#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jan  5 01:04:11 2024
# Process ID: 142824
# Current directory: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1
# Command line: vivado -log Arty100THarness.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Arty100THarness.tcl
# Log file: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/Arty100THarness.vds
# Journal file: /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/vivado.jou
# Running On: binhkieudo-ASUS, OS: Linux, CPU Frequency: 1400.000 MHz, CPU Physical cores: 16, Host memory: 33036 MB
#-----------------------------------------------------------
source Arty100THarness.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1319.305 ; gain = 0.023 ; free physical = 1640 ; free virtual = 49963
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/ip'.
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.srcs/utils_1/imports/synth_1/Arty100THarness.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.srcs/utils_1/imports/synth_1/Arty100THarness.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top Arty100THarness -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 142868
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-10515] begin/end is required for generate-for in this mode of Verilog [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:253]
INFO: [Synth 8-11241] undeclared symbol 'dbg_sel_po_incdec', assumed default net type 'wire' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:1223]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_inc', assumed default net type 'wire' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:1227]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_stg23_sel', assumed default net type 'wire' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:1228]
INFO: [Synth 8-11241] undeclared symbol 'dbg_po_f_dec', assumed default net type 'wire' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:1229]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2065.043 ; gain = 393.707 ; free physical = 646 ; free virtual = 49121
Synthesis current peak Physical Memory [PSS] (MB): peak = 1522.542; parent = 1313.594; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3091.723; parent = 2088.859; children = 1002.863
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Arty100THarness' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Arty100THarness.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetWrangler' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w13_i0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w13_i0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetRegVec_w13_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetReg.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerPrimitiveShiftReg_d3_i0_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ResetCatchAndSync_d3_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ResetWrangler' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ResetWrangler.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockGroup.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockGroup.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockGroup_1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockGroup_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockGroup_1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockGroup_1.sv:71]
INFO: [Synth 8-6157] synthesizing module 'XilinxArty100TMIG' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/XilinxArty100TMIG.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLBuffer_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_14_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_14_Arty100THarness_UNIQUIFIED.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_14_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_14_Arty100THarness_UNIQUIFIED.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_1_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_1_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_5_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_5_Arty100THarness_UNIQUIFIED.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_5_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_5_Arty100THarness_UNIQUIFIED.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_1_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLBuffer_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'TLToAXI4' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLToAXI4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_3' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_3.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_3' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_3.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_3' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_3.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_1.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_1.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_3' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_3.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'TLToAXI4' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLToAXI4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AXI4IdIndexer' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4IdIndexer.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4IdIndexer' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4IdIndexer.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AXI4Deinterleaver' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4Deinterleaver.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem_6' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_6.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem_6' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem_6.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_4.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4Deinterleaver' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4Deinterleaver.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AXI4UserYanker' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4UserYanker.sv:71]
INFO: [Synth 8-6157] synthesizing module 'Queue_20' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_20.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ram_combMem' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'ram_combMem' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ram_combMem.sv:72]
INFO: [Synth 8-6155] done synthesizing module 'Queue_20' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Queue_20.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4UserYanker' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4UserYanker.sv:71]
INFO: [Synth 8-6157] synthesizing module 'XilinxArty100TMIGIsland' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/XilinxArty100TMIGIsland.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AXI4AsyncCrossingSink' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4AsyncCrossingSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w4_d3_i0.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w61' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockCrossingReg_w61.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w61' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockCrossingReg_w61.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncValidSync_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncResetSynchronizerShiftReg_w1_d3_i0_4_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_Arty100THarness_UNIQUIFIED' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncValidSync_Arty100THarness_UNIQUIFIED.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink_2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSink_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'ClockCrossingReg_w73' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockCrossingReg_w73.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'ClockCrossingReg_w73' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockCrossingReg_w73.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_2' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSink_2.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSource.sv:71]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource_1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSource_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AsyncQueueSource_1.sv:71]
INFO: [Synth 8-6155] done synthesizing module 'AXI4AsyncCrossingSink' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/AXI4AsyncCrossingSink.sv:71]
INFO: [Synth 8-6157] synthesizing module 'arty100tmig' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig.v:70]
INFO: [Synth 8-6157] synthesizing module 'arty100tmig_mig' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:75]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_tempmon' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'XADC' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-6155] done synthesizing module 'XADC' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:136349]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_tempmon' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_tempmon.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_iodelay_ctrl' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: ARTY100TMIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: ARTY100TMIG_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
INFO: [Synth 8-6157] synthesizing module 'IDELAYCTRL' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'IDELAYCTRL' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:73432]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_iodelay_ctrl' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_iodelay_ctrl.v:80]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_clk_ibuf' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_clk_ibuf' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_clk_ibuf.v:68]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_infrastructure' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 6000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter MMCM_VCO bound to: 666 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter tCK bound to: 3000 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 12.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:79852]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6157] synthesizing module 'PLLE2_ADV' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 6.000000 - type: double 
	Parameter CLKOUT0_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 64 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: double 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 16 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: double 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter REF_JITTER2 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'PLLE2_ADV' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108916]
INFO: [Synth 8-6157] synthesizing module 'BUFH' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'BUFH' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:1329]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_infrastructure' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:78]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_memc_ui_top_axi' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:71]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 135 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 5 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 2 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 16 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 0 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 8 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: ARTY100TMIG_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: ARTY100TMIG_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 1 - type: integer 
	Parameter OUTPUT_DRV bound to: LOW - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 40 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 3000 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 16 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 128 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b0000 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1100 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001111111110111111111111101111111111 
	Parameter PHY_1_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000000000000000000000010000000000100000000001001000000000111000000000001000000000101000000000110000000000011000000010000000000010010000000010100000000010001000000011010 
	Parameter BANK_MAP bound to: 36'b000000011011000000010111000000010011 
	Parameter CAS_MAP bound to: 12'b000000010101 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011001 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000000010110 
	Parameter WE_MAP bound to: 12'b000000011000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110010000000111000000000110101000000110001000000110111000000110110000000110011 
	Parameter DATA1_MAP bound to: 96'b000000100011000000100110000000100010000000101000000000100101000000100111000000100001000000100100 
	Parameter DATA2_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA3_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000101001000000111001 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mem_intfc' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ip_top/mig_7series_v4_2_mem_intfc.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_mc' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_mach' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_cntrl' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:131794]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:509]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_cntrl' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:79]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_rank_common' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:172]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_common' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_common.v:72]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_rank_mach' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_mach.v:71]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_mach' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_compare' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_compare' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:74]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized2' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized2' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized2' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized3' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized3' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized3' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized3' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized3' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized3' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized4' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized4' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized4' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized4' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized4' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized4' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized5' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized5' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized5' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized5' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized5' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized5' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized6' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_state__parameterized6' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_state__parameterized6' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_state.v:141]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_queue__parameterized6' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_queue__parameterized6' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_queue.v:174]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_cntrl__parameterized6' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_cntrl.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_bank_common' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_common' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_common.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_mux' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_row_col' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_round_robin_arb__parameterized1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:121]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_row_col' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:83]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_arb_select' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_select' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:75]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_arb_mux' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_mux.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_bank_mach' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_mach.v:72]
WARNING: [Synth 8-7071] port 'idle' of module 'mig_7series_v4_2_bank_mach' is unconnected for instance 'bank_mach0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
WARNING: [Synth 8-7023] instance 'bank_mach0' of module 'mig_7series_v4_2_bank_mach' has 74 connections declared, but only 73 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_mc.v:670]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_col_mach' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6157] synthesizing module 'RAM32M' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'RAM32M' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:123711]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_col_mach' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:88]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_mc' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_mc.v:73]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_phy_top' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:70]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_mc_phy_wrapper' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:71]
INFO: [Synth 8-6157] synthesizing module 'OBUF' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6155] done synthesizing module 'OBUF' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90662]
INFO: [Synth 8-6157] synthesizing module 'OBUFT' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6155] done synthesizing module 'OBUFT' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:91032]
INFO: [Synth 8-6157] synthesizing module 'IOBUF_INTERMDISABLE' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF_INTERMDISABLE' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76666]
INFO: [Synth 8-6157] synthesizing module 'IOBUFDS_INTERMDISABLE' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76180]
INFO: [Synth 8-6155] done synthesizing module 'IOBUFDS_INTERMDISABLE' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:76180]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1428]
INFO: [Synth 8-6157] synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_1' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-7071] port 'afull' of module 'mig_7series_v4_2_ddr_of_pre_fifo' is unconnected for instance 'phy_ctl_pre_fifo_2' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-7023] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_2_ddr_of_pre_fifo' has 8 connections declared, but only 7 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_of_pre_fifo__parameterized1' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_of_pre_fifo.v:76]
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94268]
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:90676]
INFO: [Synth 8-6155] done synthesizing module 'PHASER_OUT_PHY' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:108739]
INFO: [Synth 8-6155] done synthesizing module 'OUT_FIFO' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94990]
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE2' (0#1) [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/scripts/rt/data/unisim_comp.v:94875]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_lane' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:70]
INFO: [Synth 8-6155] done synthesizing module 'mig_7series_v4_2_ddr_byte_group_io__parameterized0' (0#1) [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:69]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_if_post_fifo.v:110]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:1557]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_mc_phy' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-7071] port 'of_data_a_full' of module 'mig_7series_v4_2_ddr_mc_phy' is unconnected for instance 'u_ddr_mc_phy' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-7023] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_2_ddr_mc_phy' has 89 connections declared, but only 88 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:1579]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'rd_addr' is not inferred as ram due to incorrect usage [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:203]
WARNING: [Synth 8-7186] Applying attribute ram_style = "distributed" is ignored, object 'mem_out' is not inferred as ram due to incorrect usage [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:205]
INFO: [Synth 8-226] default block is never used [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:5273]
WARNING: [Synth 8-7071] port 'complex_oclk_prech_req' of module 'mig_7series_v4_2_ddr_phy_init' is unconnected for instance 'u_ddr_phy_init' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
WARNING: [Synth 8-7023] instance 'u_ddr_phy_init' of module 'mig_7series_v4_2_ddr_phy_init' has 131 connections declared, but only 130 given [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:1367]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1130]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (4) of module 'mig_7series_v4_2_ddr_calib_top' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.v:1340]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:380]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_rd_data.v:432]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_ddr_axic_register_slice.v:183]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:189]
INFO: [Synth 8-155] case statement is not full and has no default [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_r_channel.v:315]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_awaddr' does not match port width (28) of module 'arty100tmig' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/XilinxArty100TMIGIsland.sv:681]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_araddr' does not match port width (28) of module 'arty100tmig' [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/XilinxArty100TMIGIsland.sv:696]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 6 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/Rocket.sv:1212]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLUART.sv:93]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000001 
	Parameter FORMAT bound to: uart_tx_printf=%d - type: string 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter FORMAT bound to: custom_boot_pin=%d - type: string 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DEFAULT bound to: 1'b0 
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_2_infrastructure does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/clocking/mig_7series_v4_2_infrastructure.v:144]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_rank_cntrl.v:487]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_2_round_robin_arb__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:153]
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_bank_compare.v:251]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '16' to '15' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '16' to '14' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_row_col.v:357]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_2_arb_select does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_arb_select.v:390]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/controller/mig_7series_v4_2_col_mach.v:396]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_2_ddr_byte_group_io__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized0 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:276]
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized1 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_2_ddr_byte_lane__parameterized2 does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_byte_lane.v:270]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_2_ddr_mc_phy_wrapper does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_mc_phy_wrapper.v:227]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:792]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_max_reg[0] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1116]
WARNING: [Synth 8-6014] Unused sequential element rank_final_loop[0].final_do_index_reg[0] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:1146]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_2_ddr_phy_dqs_found_cal_hr does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:2697]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element sample_cnt_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:156]
WARNING: [Synth 8-6014] Unused sequential element reseed_prbs_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:157]
WARNING: [Synth 8-6014] Unused sequential element lfsr_q_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_prbs_gen.v:174]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_cs1_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4271]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.phy_tmp_odt_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4273]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1421]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_rank_cntr_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1539]
WARNING: [Synth 8-6014] Unused sequential element cnt_pwron_cke_done_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1781]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1814]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_pre_wait_done_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1815]
WARNING: [Synth 8-6014] Unused sequential element rnk_ref_cnt_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1941]
WARNING: [Synth 8-6014] Unused sequential element read_calib_int_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2720]
WARNING: [Synth 8-6014] Unused sequential element read_calib_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2727]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_rank_done_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2778]
WARNING: [Synth 8-6014] Unused sequential element pi_dqs_found_all_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:2783]
WARNING: [Synth 8-6014] Unused sequential element complex_row0_rd_done_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3339]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_wr_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3632]
WARNING: [Synth 8-6014] Unused sequential element extend_cal_pat_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3638]
WARNING: [Synth 8-6014] Unused sequential element cnt_init_data_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:3714]
WARNING: [Synth 8-6014] Unused sequential element victim_byte_cnt_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:818]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1232]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[1] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[2] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr2_r_reg[3] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4265]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[1] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[2] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element gen_single_slot_odt.tmp_mr1_r_reg[3] was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4268]
WARNING: [Synth 8-6014] Unused sequential element prech_done_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:1303]
WARNING: [Synth 8-6014] Unused sequential element calib_cmd_wren_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:4229]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_2_ddr_phy_init does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_init.v:276]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r4_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:534]
WARNING: [Synth 8-6014] Unused sequential element rd_active_r5_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:535]
WARNING: [Synth 8-6014] Unused sequential element pat1_detect_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1124]
WARNING: [Synth 8-6014] Unused sequential element early1_detect_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:1125]
WARNING: [Synth 8-6014] Unused sequential element rd_mux_sel_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_2_ddr_phy_wrcal does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_wrcal.v:155]
WARNING: [Synth 8-6014] Unused sequential element calib_complete_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:182]
WARNING: [Synth 8-6014] Unused sequential element sample_en_cnt_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:188]
WARNING: [Synth 8-6014] Unused sequential element device_temp_capture_102_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_tempmon.v:290]
WARNING: [Synth 8-6014] Unused sequential element tempmon_sel_pi_incdec_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:883]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r1_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:898]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r2_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:899]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r3_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:900]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r4_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:901]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r5_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:902]
WARNING: [Synth 8-6014] Unused sequential element ck_addr_cmd_delay_done_r6_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:903]
WARNING: [Synth 8-6014] Unused sequential element skip_calib_tap_off.skip_cal_tempmon_samp_en_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:2262]
WARNING: [Synth 8-6014] Unused sequential element wrlvl_final_mux_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net fine_delay_incdec_pb in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:341]
WARNING: [Synth 8-3848] Net fine_delay_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:342]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net complex_victim_inc in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:592]
WARNING: [Synth 8-3848] Net rd_victim_sel in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:588]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_2_ddr_calib_top does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/phy/mig_7series_v4_2_ddr_calib_top.v:616]
WARNING: [Synth 8-6014] Unused sequential element app_wdf_rdy_r_copy4_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ui/mig_7series_v4_2_ui_wr_data.v:268]
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
WARNING: [Synth 8-6014] Unused sequential element M_AXI_WUSER_II_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_ddr_w_upsizer.v:1056]
WARNING: [Synth 8-6014] Unused sequential element queue_id_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_ddr_a_upsizer.v:840]
WARNING: [Synth 8-6014] Unused sequential element ruser_wrap_buffer_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_ddr_r_upsizer.v:814]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_2_axi_mc_w_channel does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_w_channel.v:96]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:191]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_incr_cmd.v:220]
WARNING: [Synth 8-6014] Unused sequential element int_next_pending_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:221]
WARNING: [Synth 8-6014] Unused sequential element sel_first_r_reg was removed.  [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/axi/mig_7series_v4_2_axi_mc_wrap_cmd.v:239]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_2_memc_ui_top_axi does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/ip_top/mig_7series_v4_2_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:760]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:763]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:766]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:768]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:771]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity arty100tmig_mig does not have driver. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/rtl/arty100tmig_mig.v:784]
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'Memory_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Only 1 word in RAM 
RAM "Memory_reg" dissolved into registers
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'uart_0'. This will prevent further optimization [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/ClockSinkDomain_2.sv:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLUART.sv:93]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'txq'. This will prevent further optimization [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/gen-collateral/TLUART.sv:210]
WARNING: [Synth 8-7129] Port reset in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module JtagBypassChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port io_chainIn_update in module CaptureChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module CaptureUpdateChain is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[20] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[19] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[18] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[17] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[16] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[15] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[14] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[13] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[12] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[11] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[10] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[9] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[8] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[7] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[6] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[5] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[4] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[3] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[2] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[1] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_tl_in_a_bits_address[0] in module TileResetSetter is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_address[0] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[7] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[6] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[5] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[4] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[3] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[2] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_mask[1] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[63] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[62] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[61] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[60] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[59] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[58] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[57] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[56] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[55] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[54] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[53] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[52] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[51] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[50] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[49] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[48] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[47] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[46] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[45] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[44] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[43] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[42] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[41] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[40] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[39] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[38] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[37] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[36] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[35] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[34] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[33] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[32] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[31] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[30] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[29] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[28] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[27] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[26] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[25] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[24] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[23] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[22] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[21] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[20] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[19] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[18] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[17] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[16] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[15] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[14] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[13] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[12] in module TileClockGater is either unconnected or has no load
WARNING: [Synth 8-7129] Port auto_clock_gater_in_1_a_bits_data[11] in module TileClockGater is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2520.816 ; gain = 849.480 ; free physical = 888 ; free virtual = 48765
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3523.684; parent = 2520.820; children = 1002.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2535.660 ; gain = 864.324 ; free physical = 880 ; free virtual = 48757
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.527; parent = 2535.664; children = 1002.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2535.660 ; gain = 864.324 ; free physical = 880 ; free virtual = 48756
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3538.527; parent = 2535.664; children = 1002.863
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2541.598 ; gain = 0.000 ; free physical = 821 ; free virtual = 48700
INFO: [Netlist 29-17] Analyzing 347 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sys_clock_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'chiptop0/system/uartClockDomainWrapper/uart_0/ila_0'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.gen/sources_1/ip/ila_0/ila_0/ila_0_in_context.xdc] for cell 'chiptop0/system/uartClockDomainWrapper/uart_0/ila_0'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_board.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode.xdc] for cell 'harnessSysPLLNode/inst'
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc] for cell 'mig/island/blackbox'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc:346]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc:353]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc] for cell 'mig/island/blackbox'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-config.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'sw_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:14]
WARNING: [Vivado 12-584] No ports matched 'sw_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:15]
WARNING: [Vivado 12-584] No ports matched 'sw_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'sw_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'led0_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:21]
WARNING: [Vivado 12-584] No ports matched 'led0_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'led0_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:23]
WARNING: [Vivado 12-584] No ports matched 'led1_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:24]
WARNING: [Vivado 12-584] No ports matched 'led1_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:25]
WARNING: [Vivado 12-584] No ports matched 'led1_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:26]
WARNING: [Vivado 12-584] No ports matched 'led2_b'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:27]
WARNING: [Vivado 12-584] No ports matched 'led2_g'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:28]
WARNING: [Vivado 12-584] No ports matched 'led2_r'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:29]
WARNING: [Vivado 12-584] No ports matched 'led_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:36]
WARNING: [Vivado 12-584] No ports matched 'led_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:37]
WARNING: [Vivado 12-584] No ports matched 'led_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:38]
WARNING: [Vivado 12-584] No ports matched 'led_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:39]
WARNING: [Vivado 12-584] No ports matched 'btn_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:43]
WARNING: [Vivado 12-584] No ports matched 'btn_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:44]
WARNING: [Vivado 12-584] No ports matched 'btn_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:45]
WARNING: [Vivado 12-584] No ports matched 'btn_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:46]
WARNING: [Vivado 12-584] No ports matched 'ja_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:50]
WARNING: [Vivado 12-584] No ports matched 'ja_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:51]
WARNING: [Vivado 12-584] No ports matched 'ja_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:52]
WARNING: [Vivado 12-584] No ports matched 'ja_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:53]
WARNING: [Vivado 12-584] No ports matched 'ja_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:54]
WARNING: [Vivado 12-584] No ports matched 'ja_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:55]
WARNING: [Vivado 12-584] No ports matched 'ja_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:56]
WARNING: [Vivado 12-584] No ports matched 'ja_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:57]
WARNING: [Vivado 12-584] No ports matched 'jc_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'jc_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:73]
WARNING: [Vivado 12-584] No ports matched 'jc_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:74]
WARNING: [Vivado 12-584] No ports matched 'jc_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'jc_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'jc_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:77]
WARNING: [Vivado 12-584] No ports matched 'jc_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:78]
WARNING: [Vivado 12-584] No ports matched 'jc_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:79]
WARNING: [Vivado 12-584] No ports matched 'jd_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'jd_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'jd_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'jd_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'jd_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'uart_rxd_out'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'uart_txd_in'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:95]
WARNING: [Vivado 12-584] No ports matched 'ck_io_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'ck_io_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:118]
WARNING: [Vivado 12-584] No ports matched 'ck_io_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:119]
WARNING: [Vivado 12-584] No ports matched 'ck_io_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:120]
WARNING: [Vivado 12-584] No ports matched 'ck_io_4'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:121]
WARNING: [Vivado 12-584] No ports matched 'ck_io_5'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'ck_io_6'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:123]
WARNING: [Vivado 12-584] No ports matched 'ck_io_7'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:124]
WARNING: [Vivado 12-584] No ports matched 'ck_io_8'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:125]
WARNING: [Vivado 12-584] No ports matched 'ck_io_9'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:126]
WARNING: [Vivado 12-584] No ports matched 'ck_io_10'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:127]
WARNING: [Vivado 12-584] No ports matched 'ck_io_11'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:128]
WARNING: [Vivado 12-584] No ports matched 'ck_io_12'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:129]
WARNING: [Vivado 12-584] No ports matched 'ck_io_13'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:130]
WARNING: [Vivado 12-584] No ports matched 'ck_io_14'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:135]
WARNING: [Vivado 12-584] No ports matched 'ck_io_15'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:136]
WARNING: [Vivado 12-584] No ports matched 'ck_io_16'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:137]
WARNING: [Vivado 12-584] No ports matched 'ck_io_17'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:138]
WARNING: [Vivado 12-584] No ports matched 'ck_io_18'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:139]
WARNING: [Vivado 12-584] No ports matched 'ck_io_19'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:140]
WARNING: [Vivado 12-584] No ports matched 'ck_miso'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:173]
WARNING: [Vivado 12-584] No ports matched 'ck_mosi'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:174]
WARNING: [Vivado 12-584] No ports matched 'ck_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:175]
WARNING: [Vivado 12-584] No ports matched 'ck_ss'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:176]
WARNING: [Vivado 12-584] No ports matched 'ck_rst'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:188]
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'qspi_sck'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'qspi_cs'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_0'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_1'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'qspi_dq_3'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'jd_2'. [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc:233]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Arty100THarness_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/fpga-shells/xilinx/arty_a7_100/constraints/arty-master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc:7]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.sdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:69]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports uart_rxd]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:69]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:81]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_0]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:81]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:84]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_1]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:84]
CRITICAL WARNING: [Common 17-679] Invalid object type, 'port', used with '-of_objects' switch. Supported types are: 'net, pblock, pin, timing path, constant path, bel, site, slr'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:87]
WARNING: [Vivado 12-180] No cells matched 'get_cells -of_objects [all_fanin -flat -startpoints_only [get_ports sdcard_spi_dat_2]]'. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc:87]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/Arty100THarness_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Arty100THarness_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Arty100THarness_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
Finished Parsing XDC File [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/harnessSysPLLNode/harnessSysPLLNode_late.xdc] for cell 'harnessSysPLLNode/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2710.410 ; gain = 0.000 ; free physical = 651 ; free virtual = 48523
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 95 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 51 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2710.410 ; gain = 0.000 ; free physical = 651 ; free virtual = 48523
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/home/binhkieudo/Software/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:38 ; elapsed = 00:00:35 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 918 ; free virtual = 48788
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3681.262; parent = 2678.398; children = 1002.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 918 ; free virtual = 48787
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 208.948
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3693.184; parent = 2682.316; children = 1010.867
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ddr3_ck_n. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for ddr_ddr3_ck_p. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc, line 28).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 5).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 5).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 5).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 8).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 8).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 8).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 11).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 11).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 11).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 14).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 14).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 14).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 17).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 17).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 17).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 20).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 20).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 20).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 23).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 23).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 23).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 26).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 26).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 26).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 29).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 29).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 29).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 32).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 32).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 32).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 35).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 35).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 35).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 38).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 38).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 38).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 41).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 41).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 41).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 44).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 44).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 44).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 47).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 47).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 47).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 50).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 50).
Applied set_property IOB = TRUE for chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 50).
Applied set_property IOB = TRUE for chiptop0/system/uartClockDomainWrapper/uart_0/txm/out_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 72).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 75).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 78).
Applied set_property IOB = TRUE for chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig.shell.xdc, line 90).
Applied set_property KEEP_HIERARCHY = SOFT for harnessSysPLLNode/inst. (constraint file  /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/dont_touch.xdc, line 19).
Applied set_property KEEP_HIERARCHY = SOFT for harnessSysPLLNode. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for mig/island/blackbox. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for chiptop0/system/uartClockDomainWrapper/uart_0/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP = true for reset. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 926 ; free virtual = 48796
Synthesis current peak Physical Memory [PSS] (MB): peak = 1811.343; parent = 1602.416; children = 233.644
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3880.312; parent = 2682.316; children = 1197.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:42 ; elapsed = 00:00:40 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 474 ; free virtual = 48323
Synthesis current peak Physical Memory [PSS] (MB): peak = 2262.095; parent = 1619.607; children = 646.410
Synthesis current peak Virtual Memory [VSS] (MB): peak = 6238.754; parent = 2682.316; children = 3556.438
---------------------------------------------------------------------------------
AXI4AsyncCrossingSinkmig_7series_v4_2_ddr_mc_phy_wrapper__GC0RocketTile__GB1XilinxArty100TMIG__GC0mig_7series_v4_2_ddr_phy_4lanes__GC0mig_7series_v4_2_memc_ui_top_axi__GC0RocketTile__GB0mig_7series_v4_2_ddr_byte_lane__GC0mig_7series_v4_2_ddr_mc_phy__GC0mig_7series_v4_2_ddr_phy_top__GC0mig_7series_v4_2_mcarty100tmig_mig__GC0Arty100THarness__GC0---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:44 ; elapsed = 00:00:42 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 233 ; free virtual = 47846
Synthesis current peak Physical Memory [PSS] (MB): peak = 2822.485; parent = 1619.607; children = 1212.837
Synthesis current peak Virtual Memory [VSS] (MB): peak = 7595.637; parent = 2682.316; children = 4913.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:45 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 316 ; free virtual = 47313
Synthesis current peak Physical Memory [PSS] (MB): peak = 3388.752; parent = 1619.607; children = 1837.045
Synthesis current peak Virtual Memory [VSS] (MB): peak = 9052.824; parent = 2682.316; children = 6374.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Mimic Skeleton from Reference
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Mimic Skeleton from Reference : Time (s): cpu = 00:00:49 ; elapsed = 00:00:48 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 232 ; free virtual = 46769
Synthesis current peak Physical Memory [PSS] (MB): peak = 3972.485; parent = 1619.607; children = 2493.296
Synthesis current peak Virtual Memory [VSS] (MB): peak = 9623.449; parent = 2682.316; children = 6945.051
---------------------------------------------------------------------------------
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 
RAM Pipeline Warning: Read Address Register Found For RAM ram_reg. We will not be able to pipeline it. This may degrade performance. 


Incremental Synthesis Report Summary:

1. Incremental synthesis run: yes

   Stitch points used : changed


2. Change Summary

Report Incremental Modules: 
+------+------------------+------------+----------+----------+
|      |Changed Modules   |Replication |Instances |Changed % |
+------+------------------+------------+----------+----------+
|1     |ClockSinkDomain_2 |           1|       702|    0.4527|
|2     |SPIFIFO           |           1|       166|    0.1071|
+------+------------------+------------+----------+----------+


   Full Design Size (number of cells) : 155061
   Resynthesis Design Size (number of cells) : 33765
   Resynth % : 21.7753,  Reuse % : 78.2247

3. Reference Checkpoint Information

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| DCP Location:  | /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.srcs/utils_1/imports/synth_1/Arty100THarness.dcp |
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------+------------------------------+
|         DCP Information        |             Value            |
+--------------------------------+------------------------------+
| Vivado Version                 |                    v2022.2 |
| DCP State                      |                              |
+--------------------------------+------------------------------+



Report RTL Partitions: 
+------+-------------------------------------------------+------------+----------+
|      |RTL Partition                                    |Replication |Instances |
+------+-------------------------------------------------+------------+----------+
|1     |DigitalTop__GC0                                  |           1|     33628|
|2     |TilePRCIDomain__GC0                              |           1|        69|
|3     |ChipTop__GC0                                     |           1|        21|
|4     |AXI4AsyncCrossingSink_#REUSE#                    |           1|         0|
|5     |mig_7series_v4_2_mc_#REUSE#                      |           1|         0|
|6     |mig_7series_v4_2_ddr_byte_lane__GC0_#REUSE#      |           1|         0|
|7     |mig_7series_v4_2_ddr_phy_4lanes__GC0_#REUSE#     |           1|         0|
|8     |mig_7series_v4_2_ddr_mc_phy__GC0_#REUSE#         |           1|         0|
|9     |mig_7series_v4_2_ddr_mc_phy_wrapper__GC0_#REUSE# |           1|         0|
|10    |mig_7series_v4_2_ddr_phy_top__GC0_#REUSE#        |           1|         0|
|11    |mig_7series_v4_2_memc_ui_top_axi__GC0_#REUSE#    |           1|         0|
|12    |arty100tmig_mig__GC0_#REUSE#                     |           1|         0|
|13    |XilinxArty100TMIG__GC0_#REUSE#                   |           1|         0|
|14    |RocketTile__GB0_#REUSE#                          |           1|         0|
|15    |RocketTile__GB1_#REUSE#                          |           1|         0|
|16    |Arty100THarness__GC0_#REUSE#                     |           1|         0|
+------+-------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input    9 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   3 Input    3 Bit       Adders := 16    
	   2 Input    3 Bit       Adders := 29    
	   5 Input    2 Bit       Adders := 1     
	   3 Input    2 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 40    
	   3 Input    1 Bit       Adders := 7     
+---XORs : 
	   2 Input     64 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 2     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 1     
	   2 Input      2 Bit         XORs := 5     
	   2 Input      1 Bit         XORs := 21    
+---Registers : 
	              105 Bit    Registers := 1     
	              100 Bit    Registers := 1     
	               64 Bit    Registers := 7     
	               55 Bit    Registers := 1     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 5     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 2     
	               24 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 21    
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 6     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 9     
	                8 Bit    Registers := 117   
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 16    
	                3 Bit    Registers := 119   
	                2 Bit    Registers := 25    
	                1 Bit    Registers := 626   
+---Muxes : 
	   2 Input   64 Bit        Muxes := 41    
	  13 Input   64 Bit        Muxes := 1     
	   4 Input   64 Bit        Muxes := 2     
	 256 Input   64 Bit        Muxes := 1     
	   2 Input   48 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 18    
	   2 Input   31 Bit        Muxes := 9     
	   2 Input   28 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 5     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 5     
	   2 Input    9 Bit        Muxes := 13    
	   2 Input    8 Bit        Muxes := 231   
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 4     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 51    
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 169   
	   8 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 54    
	   4 Input    2 Bit        Muxes := 2     
	   8 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 429   
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'error/a/ram_ext/Memory_reg' and it is trimmed from '100' to '13' bits.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_77 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_60_65 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_54_59 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_36_41 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_30_35 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_24_29 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/wrapped_error_device/i_9/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23 from module ErrorDeviceWrapper due to constant propagation
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_opcode_reg[2]' (FDE) to 'tlDM/dmInner/dmiXing/bundleIn_0_d_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmInner/dmiXing/bundleIn_0_d_source/mem_0_opcode_reg[1] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_size_reg[1]' (FDSE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[1]' (FDSE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[2]' (FDSE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[3]' (FDSE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_mask_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[9]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[8]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[7]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[5]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[6]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[0]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[1]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[2]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[3]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[3]' (FDRE) to 'tlDM/dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmOuter/io_innerCtrl_source/mem_0_hartsel_reg[4] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_opcode_reg[0]' (FDE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[0]' (FDE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/mem_0_address_reg[1]' (FDE) to 'tlDM/dmOuter/asource/x1_a_source/mem_0_opcode_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmOuter/asource/x1_a_source/mem_0_opcode_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tlDM/\dmOuter/asource/x1_a_source/mem_0_mask_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (subsystem_cbus/atomics/\cam_a_0_lut_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (subsystem_pbus/\atomics/cam_a_0_lut_reg[0] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[42]' (FDE) to 'tlDM/dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[34]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[48]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[35]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[36]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[13]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[12]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[11]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[9]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[10]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[4]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[5]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[6]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[7]' (FDE) to 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[37]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[38]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[52]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[52]' (FDE) to 'tlDM/dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[53]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tlDM/\dmOuter/dmiBypass/error/idle_reg )
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[6]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[15]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[18]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[19]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[16]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[17]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[26]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[27]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[28]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[25]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[0]' (FDSE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[1]' (FDSE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[4]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[30]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[31]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[28]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[29]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[6]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[5]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[7]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tlDM/\dmInner/dmInner/abstractGeneratedMem_1_reg[4] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[5]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[2]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[3]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[12]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[13]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[10]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[11]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[8]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[9]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[18]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[19]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[16]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[17]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[14]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[15]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[24]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[25]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[22]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[23]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[21]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[30]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[31]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[28]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[29]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[29]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[27]'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[26]' (FDRE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_1_reg[27]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmInner/dmInner/abstractGeneratedMem_1_reg[27] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[2]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmInner/dmInner/abstractGeneratedMem_0_reg[3] )
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[0]' (FDE) to 'tlDM/dmInner/dmInner/abstractGeneratedMem_0_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tlDM/\dmInner/dmInner/abstractGeneratedMem_0_reg[1] )
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[15]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[14]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[13]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[12]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[11]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[10]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[9]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[8]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[7]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[6]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[5]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[4]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[3]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[2]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3886] merging instance 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[1]' (FDCE) to 'gpioClockDomainWrapper/gpio_0/poeReg/reg_0_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gpioClockDomainWrapper/\gpio_0/poeReg/reg_0_reg[0] )
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_72_77 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_60_65 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_54_59 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_48_53 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_42_47 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_36_41 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_30_35 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_24_29 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_18_23 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmOuter/asource/bundleIn_0_d_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (tlDM/\dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[53] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (tlDM/\dmInner/dmiXing/x1_a_sink/io_deq_bits_deq_bits_reg/cdc_reg_reg[33] )
INFO: [Synth 8-7067] Removed DRAM instance subsystem_cbus/coupler_to_prci_ctrl/i_96/buffer/bundleIn_0_d_q/ram_ext/Memory_reg_0_1_66_71 from module TLInterconnectCoupler_15 due to constant propagation
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg' (FDC) to 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg' (FDC) to 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg' (FDC) to 'tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg' (FDC) to 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_0_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/io_innerCtrl_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg' (FDC) to 'tlDM/dmOuter/asource/x1_a_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmOuter/asource/x1_a_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg' (FDC) to 'tlDM/dmOuter/asource/bundleIn_0_d_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_2_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg' (FDC) to 'tlDM/dmInner/dmiXing/bundleIn_0_d_source/source_valid_0/io_out_sink_valid_0/output_chain/sync_1_reg'
INFO: [Synth 8-3886] merging instance 'tlDM/dmInner/dmactive_synced_dmInner_io_innerCtrl_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg' (FDC) to 'tlDM/dmInner/dmiXing/x1_a_sink/sink_valid_1/io_out_sink_valid_0/output_chain/sync_2_reg'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:29 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 348 ; free virtual = 44572
Synthesis current peak Physical Memory [PSS] (MB): peak = 6193.237; parent = 1619.607; children = 4712.353
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11966.973; parent = 2682.316; children = 9288.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                         | RTL Object                                                                                             | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Arty100THarness                     | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 116              | RAM32M x 20   | 
|Arty100THarness                     | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|Arty100THarness                     | buffer/bundleIn_0_b_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 43               | RAM32M x 8    | 
|Arty100THarness                     | buffer/x1_c_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 108              | RAM32M x 18   | 
|Arty100THarness                     | buffer/x1_e_q/ram_sink_ext/Memory_reg                                                                  | Implied   | 2 x 2                | RAM16X1D x 2  | 
|subsystem_pbus                      | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 115              | RAM32M x 20   | 
|subsystem_pbus                      | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_pbus                      | buffer_1/x1_a_q/ram_ext/Memory_reg                                                                     | Implied   | 2 x 116              | RAM32M x 20   | 
|subsystem_pbus                      | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 100              | RAM32M x 17   | 
|subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|subsystem_cbus/coupler_to_prci_ctrl | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 105              | RAM32M x 18   | 
|subsystem_cbus/coupler_to_prci_ctrl | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_cbus                      | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 117              | RAM32M x 20   | 
|subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data/ram_ext/Memory_reg                                                           | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\uartClockDomainWrapper/uart_0 /txq | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|\uartClockDomainWrapper/uart_0      | rxq/ram_ext/Memory_reg                                                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|Queue_75:                           | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|Queue_75:                           | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|DigitalTop__GC0                     | subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/x1_a_q/ram_ext/Memory_reg         | Implied   | 2 x 117              | RAM32M x 20   | 
|DigitalTop__GC0                     | subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 79               | RAM32M x 14   | 
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged AreaOpt Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged AreaOpt Partitions : Time (s): cpu = 00:00:53 ; elapsed = 00:01:30 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 354 ; free virtual = 44578
Synthesis current peak Physical Memory [PSS] (MB): peak = 6193.237; parent = 1619.607; children = 4712.353
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11966.973; parent = 2682.316; children = 9288.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty through list for constraint at line 359 of /home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc. [/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/obj/ip/arty100tmig/arty100tmig/user_design/constraints/arty100tmig.xdc:359]
INFO: [Synth 8-5578] Moved timing constraint from pin 'fpga_power_on/power_on_reset' to pin 'fpga_power_on/power_on_reset_reg/Q'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:00 ; elapsed = 00:01:37 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 256 ; free virtual = 44468
Synthesis current peak Physical Memory [PSS] (MB): peak = 6238.718; parent = 1619.607; children = 4712.353
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11966.973; parent = 2682.316; children = 9288.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:02 ; elapsed = 00:01:40 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 274 ; free virtual = 44486
Synthesis current peak Physical Memory [PSS] (MB): peak = 6238.718; parent = 1619.607; children = 4712.353
Synthesis current peak Virtual Memory [VSS] (MB): peak = 11966.973; parent = 2682.316; children = 9288.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Module Name                         | RTL Object                                                                                             | Inference | Size (Depth x Width) | Primitives    | 
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+
|Arty100THarness                     | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 116              | RAM32M x 20   | 
|Arty100THarness                     | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|Arty100THarness                     | buffer/bundleIn_0_b_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 43               | RAM32M x 8    | 
|Arty100THarness                     | buffer/x1_c_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 108              | RAM32M x 18   | 
|Arty100THarness                     | buffer/x1_e_q/ram_sink_ext/Memory_reg                                                                  | Implied   | 2 x 2                | RAM16X1D x 2  | 
|subsystem_pbus                      | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 115              | RAM32M x 20   | 
|subsystem_pbus                      | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_pbus                      | buffer_1/x1_a_q/ram_ext/Memory_reg                                                                     | Implied   | 2 x 116              | RAM32M x 20   | 
|subsystem_pbus                      | buffer_1/bundleIn_0_d_q/ram_ext/Memory_reg                                                             | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_cbus/wrapped_error_device | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 100              | RAM32M x 17   | 
|subsystem_cbus/wrapped_error_device | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|subsystem_cbus/coupler_to_prci_ctrl | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 105              | RAM32M x 18   | 
|subsystem_cbus/coupler_to_prci_ctrl | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 78               | RAM32M x 13   | 
|subsystem_cbus                      | buffer/x1_a_q/ram_ext/Memory_reg                                                                       | Implied   | 2 x 117              | RAM32M x 20   | 
|subsystem_cbus                      | buffer/bundleIn_0_d_q/ram_ext/Memory_reg                                                               | Implied   | 2 x 79               | RAM32M x 14   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker/o_data/ram_ext/Memory_reg                                                           | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_1/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_2/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\subsystem_l2_wrapper/broadcast_1   | TLBroadcastTracker_3/o_data/ram_ext/Memory_reg                                                         | Implied   | 8 x 72               | RAM32M x 12   | 
|\uartClockDomainWrapper/uart_0 /txq | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|\uartClockDomainWrapper/uart_0      | rxq/ram_ext/Memory_reg                                                                                 | Implied   | 8 x 8                | RAM32M x 2    | 
|Queue_75:                           | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|Queue_75:                           | ram_ext/Memory_reg                                                                                     | Implied   | 8 x 8                | RAM32M x 2    | 
|DigitalTop__GC0                     | subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/x1_a_q/ram_ext/Memory_reg         | Implied   | 2 x 117              | RAM32M x 20   | 
|DigitalTop__GC0                     | subsystem_mbus/coupler_to_memory_controller_port_named_tl_mem/buffer/bundleIn_0_d_q/ram_ext/Memory_reg | Implied   | 2 x 79               | RAM32M x 14   | 
+------------------------------------+--------------------------------------------------------------------------------------------------------+-----------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-207] constrained pin 'i_0/harnessSysPLLNode/inst/mmcm_adv_inst/CLKFBOUT'  not found
WARNING: [Synth 8-207] constrained pin 'i_0/harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT0'  not found
WARNING: [Synth 8-207] constrained pin 'i_0/harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT1'  not found
WARNING: [Synth 8-207] constrained pin 'i_0/harnessSysPLLNode/inst/mmcm_adv_inst/CLKOUT2'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/plle2_i/CLKFBOUT'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/plle2_i/CLKOUT0'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/plle2_i/CLKOUT1'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/plle2_i/CLKOUT2'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/plle2_i/CLKOUT3'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_byte_lane_A.ddr_byte_lane_Ai_0/phaser_out/OCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/RCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/RCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLK'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKFBOUT'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT0'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/u_arty100tmig_migi_6/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKOUT1'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_byte_lane_A.ddr_byte_lane_Ai_0/phaser_out/OCLKDIV'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out/OCLKDIV'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in/ICLKDIV'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/OCLKDIV'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in/ICLKDIV'  not found
WARNING: [Synth 8-207] constrained pin 'mig/island/blackbox/ddr_phy_4lanes_0.u_ddr_phy_4lanesi_1/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/OCLKDIV'  not found
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:51 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 433 ; free virtual = 44385
Synthesis current peak Physical Memory [PSS] (MB): peak = 6374.354; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Stitch Unchanged Partitions
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Stitch Unchanged Partitions : Time (s): cpu = 00:01:03 ; elapsed = 00:01:52 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 431 ; free virtual = 44383
Synthesis current peak Physical Memory [PSS] (MB): peak = 6379.377; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/tag_array/tag_array_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_0/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/frontend/icache/data_arrays_1/data_arrays_0_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/tag_array/tag_array_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_0/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_2/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_3/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_4/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_5/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_6/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_7/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_8/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_9/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_10/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_11/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_12/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_13/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_14/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance chiptop0/system/tile_prci_domain/tile_reset_domain_tile/dcache/data/data_arrays_0/data_arrays_0_ext/mem_0_15/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/cs_dflt_0_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/txd_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/spiClockDomainWrapper/spi_0/mac/phy/sck_reg  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/oeReg/reg_0_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0]  to handle IOB=TRUE attribute
INFO: [Synth 8-4163] Replicating register \chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0]  to handle IOB=TRUE attribute
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 352 ; free virtual = 44344
Synthesis current peak Physical Memory [PSS] (MB): peak = 6389.391; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:02:00 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 351 ; free virtual = 44343
Synthesis current peak Physical Memory [PSS] (MB): peak = 6389.402; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:02:04 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 361 ; free virtual = 44353
Synthesis current peak Physical Memory [PSS] (MB): peak = 6402.551; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:02:05 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 361 ; free virtual = 44353
Synthesis current peak Physical Memory [PSS] (MB): peak = 6402.551; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:16 ; elapsed = 00:02:06 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 361 ; free virtual = 44353
Synthesis current peak Physical Memory [PSS] (MB): peak = 6405.238; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:17 ; elapsed = 00:02:06 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 360 ; free virtual = 44352
Synthesis current peak Physical Memory [PSS] (MB): peak = 6405.270; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/rclk_delay_reg[11]                                           | 12     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/rst_r4_reg | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/phy_ctl_ready_r5_reg                                                               | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_done_r4_reg                                                      | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dqsfound_done_r5_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrlvl_rank_done_r7_reg                                                                            | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/prech_done_reg                                                                                    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_start_dly_r_reg[5]                                                                          | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_start_dly0_r_reg[14]                                                                        | 15     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.pat_data_match_valid_r_reg                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/gen_pat_match_div4.gen_pat_match[0].pat_match_rise2_r_reg[0]                                     | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_pat_resume_reg                                                                             | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|arty100tmig     | u_arty100tmig_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/reset_if_r9_reg                                                                                                  | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/tile_prci_domain/intsink/chain/output_chain/sync_0_reg                                                                                                                       | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain/sync_0_reg                                                                                                    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_1/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_2/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_3/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_4/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_5/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_6/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_7/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_8/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_9/sync_0_reg                                                                                                  | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_10/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_11/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_12/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_13/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_14/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|Arty100THarness | chiptop0/system/gpioClockDomainWrapper/gpio_0/inSyncReg_inSyncReg/output_chain_15/sync_0_reg                                                                                                 | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|MulDiv      | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN+A'*B'     | 17     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 17     | 15     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | A'*B'          | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 0      | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN+A'*B'     | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|MulDiv      | PCIN>>17+A'*B' | 17     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ila_0         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |ila                   |     1|
|2     |AND2B1L               |    10|
|3     |BUFG                  |     9|
|4     |BUFH                  |     1|
|5     |BUFIO                 |     1|
|6     |CARRY4                |   596|
|7     |DSP48E1               |    10|
|8     |IDELAYCTRL            |     1|
|9     |IDELAYE2              |    16|
|10    |IN_FIFO               |     2|
|11    |ISERDESE2             |    16|
|12    |LUT1                  |   520|
|13    |LUT2                  |  1967|
|14    |LUT3                  |  3009|
|15    |LUT4                  |  4084|
|16    |LUT5                  |  5243|
|17    |LUT6                  |  9181|
|19    |MMCME2_ADV            |     2|
|20    |MUXCY                 |   131|
|21    |MUXF7                 |   592|
|22    |MUXF8                 |    88|
|23    |ODDR                  |     5|
|24    |OR2L                  |     2|
|25    |OSERDESE2             |    43|
|26    |OUT_FIFO              |     4|
|27    |PHASER_IN_PHY         |     2|
|28    |PHASER_OUT_PHY        |     4|
|29    |PHASER_REF            |     1|
|30    |PHY_CONTROL           |     1|
|31    |PLLE2_ADV             |     1|
|32    |RAM16X1D              |     2|
|33    |RAM32M                |   634|
|34    |RAM32X1D              |    37|
|35    |RAMB18E1              |    24|
|36    |SRL16E                |    37|
|37    |SRLC32E               |   199|
|38    |XADC                  |     1|
|39    |XORCY                 |    58|
|40    |FDCE                  |   394|
|41    |FDPE                  |   114|
|42    |FDRE                  | 13895|
|43    |FDSE                  |   239|
|44    |LD                    |     1|
|45    |IBUF                  |     3|
|46    |IBUFG                 |     1|
|47    |IOBUF                 |    16|
|48    |IOBUFDS_INTERMDISABLE |     2|
|49    |IOBUF_INTERMDISABLE   |    16|
|50    |OBUF                  |    24|
|51    |OBUFDS                |     1|
|52    |OBUFT                 |     7|
+------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:17 ; elapsed = 00:02:07 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 360 ; free virtual = 44352
Synthesis current peak Physical Memory [PSS] (MB): peak = 6405.324; parent = 1619.607; children = 4796.806
Synthesis current peak Virtual Memory [VSS] (MB): peak = 12131.000; parent = 2686.406; children = 9444.598
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 130 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:04 ; elapsed = 00:02:00 . Memory (MB): peak = 2710.410 ; gain = 864.324 ; free physical = 4869 ; free virtual = 48861
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:02:12 . Memory (MB): peak = 2710.410 ; gain = 1039.074 ; free physical = 4882 ; free virtual = 48861
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2710.410 ; gain = 0.000 ; free physical = 4849 ; free virtual = 48828
INFO: [Netlist 29-17] Analyzing 2274 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'sys_clock_ibufg' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 3 inverter(s) to 17 load pin(s).
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/portReg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[0] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[10] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[11] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[12] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[13] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[14] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[15] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[1] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[2] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[3] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[4] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[5] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[6] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[7] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[8] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
WARNING: [Constraints 18-5572] Instance chiptop0/system/gpioClockDomainWrapper/gpio_0/xorReg_reg[9] has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2726.418 ; gain = 0.000 ; free physical = 4800 ; free virtual = 48779
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 775 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 41 instances
  IBUFG => IBUF: 1 instance 
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  LD => LDCE (inverted pins: G): 1 instance 
  LUT6_2 => LUT6_2 (LUT5, LUT6): 24 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 634 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 37 instances

Synth Design complete, checksum: 62b30eab
INFO: [Common 17-83] Releasing license: Synthesis
469 Infos, 461 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:02:23 . Memory (MB): peak = 2726.418 ; gain = 1381.090 ; free physical = 5040 ; free virtual = 49019
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/riscv_framework/fpga/generated-src/chipyard.fpga.arty100t.Arty100THarness.RocketArty100TConfig/Arty100THarness.runs/synth_1/Arty100THarness.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2798.453 ; gain = 72.035 ; free physical = 4987 ; free virtual = 49010
INFO: [runtcl-4] Executing : report_utilization -file Arty100THarness_utilization_synth.rpt -pb Arty100THarness_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan  5 01:06:53 2024...
