["```\n#include \"scriptic.h\"\n#include \"fernvale-pll.h\"\n\nsc_new \"set_plls\", 1, 0, 0\n\n  sc_write16 0, 0, PLL_CTRL_CON2\n  sc_write16 0, 0, PLL_CTRL_CON3\n  sc_write16 0, 0, PLL_CTRL_CON0\n  sc_usleep 1\n\n  sc_write16 1, 1, PLL_CTRL_UPLL_CON0\n  sc_write16 0x1840, 0, PLL_CTRL_EPLL_CON0\n  sc_write16 0x100, 0x100, PLL_CTRL_EPLL_CON1\n  sc_write16 1, 0, PLL_CTRL_MDDS_CON0\n  sc_write16 1, 1, PLL_CTRL_MPLL_CON0\n  sc_usleep 1\n\n  sc_write16 1, 0, PLL_CTRL_EDDS_CON0\n  sc_write16 1, 1, PLL_CTRL_EPLL_CON0\n  sc_usleep 1\n\n  sc_write16 0x4000, 0x4000, PLL_CTRL_CLK_CONDB\n  sc_usleep 1\n\n  sc_write32 0x8048, 0, PLL_CTRL_CLK_CONDC\n  /* Run the SPI clock at 104 MHz */\n  sc_write32 0xd002, 0, PLL_CTRL_CLK_CONDH\n  sc_write32 0xb6a0, 0, PLL_CTRL_CLK_CONDC\n  sc_end\n```", "```\n// enable HW mode TOPSM control and clock CG of PLL control\n\n*PLL_PLL_CON2 = 0x0000; // 0xA0170048, bit 12, 10 and 8 set to 0\n                        // to enable TOPSM control\n                        // bit 4, 2 and 0 set to 0 to enable\n                        // clock CG of PLL control\n*PLL_PLL_CON3 = 0x0000; // 0xA017004C, bit 12 set to 0 to enable\n                        // TOPSM control\n\n// enable delay control\n*PLL_PLLTD_CON0= 0x0000; // 0x A0170700, bit 0 set to 0 to\n                         // enable delay control\n\n// wait for 3us for TOPSM and delay (HW) control signal stable\nfor(i = 0 ; i < loop_1us*3 ; i++);\n\n// enable and reset UPLL\nreg_val = *PLL_UPLL_CON0;\nreg_val |= 0x0001;\n*PLL_UPLL_CON0 = reg_val; // 0xA0170140, bit 0 set to 1 to\n                          // enable UPLL and\n                          // generate reset of UPLL\n```"]