spin_lock_init	,	F_13
writel_relaxed	,	F_33
msleep	,	F_46
monitor_req	,	V_18
SSI_LOG_ERR	,	F_16
used_sw_slots	,	V_61
dev	,	V_8
len	,	V_59
complete_request	,	F_59
send_request_init	,	F_58
seq_len	,	V_39
defined	,	F_41
unlikely	,	F_15
INIT_DELAYED_WORK	,	F_17
"Dequeue request tail=%u\n"	,	L_23
rc	,	V_19
cc_base	,	V_27
destroy_workqueue	,	F_7
ssi_power_mgr_runtime_get	,	F_42
GFP_KERNEL	,	V_20
device	,	V_43
EINPROGRESS	,	V_80
ssi_power_mgr_runtime_put_suspend	,	F_45
"Failed to generate IV (rc=%d)\n"	,	L_19
is_dout	,	V_60
devarg	,	V_91
req_queue	,	V_76
COMP_IN_WQ	,	F_5
wmb	,	F_34
dma_alloc_coherent	,	F_21
total_seq_len	,	V_47
MIN_HW_QUEUE_SIZE	,	V_30
EBUSY	,	V_52
BUG	,	F_56
HOST_IMR	,	V_101
hw_lock	,	V_23
seq	,	V_38
clear_bit	,	F_31
completion	,	V_45
SSI_MAX_POLL_ITER	,	V_54
DSCRPTR_QUEUE_SRAM_SIZE	,	V_29
q_free_slots	,	V_53
COMPLETION_DELAY	,	F_66
uint32_t	,	V_9
i	,	V_40
user_cb	,	V_71
irq	,	V_92
request_mgr_fini	,	F_1
tasklet_kill	,	F_8
drvdata	,	V_2
READ_REGISTER	,	F_19
is_monitored_p	,	V_75
INIT_CC_MONITOR_DESC	,	F_28
ivgen_dma_addr	,	V_73
HwDesc_s	,	T_1
platform_device	,	V_83
ivgen_size	,	V_74
"Not enough memory to allocate DMA (%zu) dropped "	,	L_9
__iomem	,	T_2
SSI_UPDATE_DMA_ADDR_TO_48BIT	,	F_22
ssi_drvdata	,	V_1
ssi_request_mgr_handle	,	V_3
"max_used_sw_slots=%d\n"	,	L_2
NS_BIT	,	V_32
seq_compl	,	V_70
comp_work_handler	,	V_25
SSI_LOG_DEBUG	,	F_4
SSI_RESTORE_DMA_ADDR_TO_48BIT	,	F_2
DSCRPTR_QUEUE_WORD0	,	V_42
STAT_PHASE_6	,	V_86
"Request completed. axi_completed=%d\n"	,	L_24
STAT_PHASE_5	,	V_85
HW_DESC_SET_QUEUE_LAST_IND	,	F_27
STAT_PHASE_4	,	V_79
STAT_PHASE_3	,	V_90
STAT_PHASE_2	,	V_102
STAT_PHASE_1	,	V_100
END_CC_MONITOR_COUNT	,	F_65
op_type	,	V_78
START_CYCLE_COUNT_AT	,	F_50
plat_dev	,	V_7
CC_CYCLE_COUNT	,	F_11
desc	,	V_58
dx_compl_h	,	V_44
work_struct	,	V_81
HW_DESC_SET_DIN_CONST	,	F_24
tasklet_init	,	F_18
max_used_sw_slots	,	V_13
kzalloc	,	F_12
create_singlethread_workqueue	,	F_14
STAT_OP_TYPE_GENERIC	,	V_89
CC_CYCLE_DESC_HEAD	,	F_49
"SW FIFO is full. req_queue_head=%d sw_fifo_len=%d\n"	,	L_13
"ssi_power_mgr_runtime_get returned %x\n"	,	L_17
CC_REG_FLD_GET	,	F_69
poll_queue	,	V_48
proc_completions	,	F_63
compwork	,	V_24
CC_HAL_READ_REGISTER	,	F_40
spin_unlock_bh	,	F_44
flush_workqueue	,	F_6
ssi_req	,	V_57
ssi_request_mgr_runtime_suspend_queue	,	F_71
SSI_LOG_INFO	,	F_67
ENOMEM	,	V_21
axi_completed	,	V_84
END_CYCLE_COUNT_AT	,	F_64
DSCRPTR_MEASURE_CNTR	,	V_37
"max_used_hw_slots=%d\n"	,	L_1
"Initializing completion workqueue\n"	,	L_3
req_mgr_h	,	V_4
likely	,	F_39
"sw_fifo_len=%d q_free_slots=%d total_seq_len=%d\n"	,	L_16
END_CYCLE_COUNT	,	F_54
work	,	V_82
MAX_REQUEST_QUEUE_SIZE	,	V_50
wait_for_completion_interruptible	,	F_57
DECL_CYCLE_COUNT_RESOURCES	,	V_67
"Acquire IV from pool into %d DMA addresses 0x%llX, 0x%llX, 0x%llX, IV-size=%u\n"	,	L_18
dummy_comp_buff	,	V_10
req_mgr_init_err	,	V_22
"hw_queue_size=0x%08X\n"	,	L_7
compl_desc	,	V_31
AXIM_MON_BASE_OFFSET	,	V_98
"Initializing completion tasklet\n"	,	L_6
DSCRPTR_QUEUE_CONTENT	,	V_55
flush_cache_all	,	F_52
FLUSH_CACHE_ALL	,	F_51
"Delay\n"	,	L_22
request_mgr_handle	,	V_5
word	,	V_41
workq	,	V_14
"HW FIFO full, timeout. req_queue_head=%d "	,	L_15
BYPASS	,	V_33
kfree	,	F_9
"HW FIFO is full. q_free_slots=%d total_seq_len=%d\n"	,	L_14
max_required_seq_len	,	V_65
iv_seq_len	,	V_62
"desc[%02d]: 0x%08X 0x%08X 0x%08X 0x%08X 0x%08X 0x%08X\n"	,	L_12
ivgen_dma_addr_len	,	V_66
axi_err	,	V_87
init_completion	,	F_47
CC_CYCLE_DESC_TAIL	,	F_55
HOST_RGF	,	V_94
MONITOR_CNTR_BIT	,	V_34
ssi_ivgen_getiv	,	F_48
comptask	,	V_15
CONFIG_PM_RUNTIME	,	V_68
"Enqueue request head=%u\n"	,	L_20
EAGAIN	,	V_56
ssi_crypto_req	,	V_17
monitor_desc	,	V_16
dummy_comp_buff_dma	,	V_6
START_CYCLE_COUNT	,	F_53
dma_free_coherent	,	F_3
complete	,	F_37
"Failed creating work queue\n"	,	L_5
min_free_hw_slots	,	V_12
ssi_request_mgr_runtime_resume_queue	,	F_70
enqueue_seq	,	F_32
isr_exit_cycles	,	V_99
VALUE	,	V_97
CC_HAL_WRITE_REGISTER	,	F_68
iv_seq	,	V_63
CONFIG_PM_SLEEP	,	V_69
"arm_cc7x_wq"	,	L_4
CRY_KERNEL	,	V_28
AXIM_MON_ERR	,	V_88
"Failed to set runtime suspension %d\n"	,	L_25
tasklet_schedule	,	F_61
request_mgr_complete	,	F_36
hw_queue_size	,	V_11
is_runtime_suspended	,	V_103
HOST_ICR	,	V_95
CC_REG_OFFSET	,	F_20
req_queue_tail	,	V_51
HW_DESC_SET_DOUT_DLLI	,	F_25
request_mgr_queues_status_check	,	F_38
HW_DESC_SET_FLOW_MODE	,	F_26
user_arg	,	V_72
DX_DUMP_DESCS	,	F_35
this_compl	,	V_46
request_mgr_init	,	F_10
monitor_null_cycles	,	V_36
"buffer\n"	,	L_10
"Invalid HW queue size = %u (Min. required is %u)\n"	,	L_8
req_queue_head	,	V_49
monitor_lock	,	V_35
SSI_COMP_IRQ_MASK	,	V_93
SSI_IVPOOL_SEQ_LEN	,	V_64
queue_delayed_work	,	F_60
set_bit	,	F_29
AXIM_MON_COMP	,	V_96
send_request	,	F_30
HW_DESC_INIT	,	F_23
ssi_request_mgr_is_queue_runtime_suspend	,	F_72
container_of	,	F_62
"Request queue is empty req_queue_head==req_queue_tail==%u\n"	,	L_21
submit_cycle	,	V_77
comp_handler	,	V_26
"Calibration time=0x%08x\n"	,	L_11
spin_lock_bh	,	F_43
