
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008344  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408344  00408344  00018344  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009e8  20000000  0040834c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000004d4  200009e8  00408d34  000209e8  2**2
                  ALLOC
  4 .stack        00003004  20000ebc  00409208  000209e8  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020a12  2**0
                  CONTENTS, READONLY
  7 .debug_info   00019386  00000000  00000000  00020a6b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000032c7  00000000  00000000  00039df1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000070fd  00000000  00000000  0003d0b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000cf8  00000000  00000000  000441b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d28  00000000  00000000  00044ead  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0000816d  00000000  00000000  00045bd5  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000e2bf  00000000  00000000  0004dd42  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    0005a9fb  00000000  00000000  0005c001  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002f50  00000000  00000000  000b69fc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 3e 00 20 d1 12 40 00 cd 12 40 00 cd 12 40 00     .>. ..@...@...@.
  400010:	cd 12 40 00 cd 12 40 00 cd 12 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	cd 12 40 00 cd 12 40 00 00 00 00 00 cd 12 40 00     ..@...@.......@.
  40003c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40004c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40005c:	cd 12 40 00 ed 1c 40 00 cd 12 40 00 00 00 00 00     ..@...@...@.....
  40006c:	55 11 40 00 69 11 40 00 7d 11 40 00 cd 12 40 00     U.@.i.@.}.@...@.
  40007c:	cd 12 40 00 00 00 00 00 00 00 00 00 cd 12 40 00     ..@...........@.
  40008c:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.
  40009c:	79 16 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     y.@...@...@...@.
  4000ac:	cd 12 40 00 cd 12 40 00 11 17 40 00 cd 12 40 00     ..@...@...@...@.
  4000bc:	cd 12 40 00 cd 12 40 00 cd 12 40 00 cd 12 40 00     ..@...@...@...@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009e8 	.word	0x200009e8
  4000e8:	00000000 	.word	0x00000000
  4000ec:	0040834c 	.word	0x0040834c

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	0040834c 	.word	0x0040834c
  40012c:	200009ec 	.word	0x200009ec
  400130:	0040834c 	.word	0x0040834c
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000e7c 	.word	0x20000e7c
  400170:	20000e74 	.word	0x20000e74

00400174 <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  400174:	b4f0      	push	{r4, r5, r6, r7}
  400176:	b082      	sub	sp, #8
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400178:	f1c0 0011 	rsb	r0, r0, #17
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40017c:	2810      	cmp	r0, #16
  40017e:	bf28      	it	cs
  400180:	2010      	movcs	r0, #16
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400182:	2800      	cmp	r0, #0
  400184:	bf08      	it	eq
  400186:	2001      	moveq	r0, #1
{
  400188:	2100      	movs	r1, #0
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40018a:	4d10      	ldr	r5, [pc, #64]	; (4001cc <aat31xx_set_backlight+0x58>)
  40018c:	f44f 5600 	mov.w	r6, #8192	; 0x2000
  400190:	4637      	mov	r7, r6

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
		ul_delay = DELAY_PULSE;
  400192:	2418      	movs	r4, #24
  400194:	636f      	str	r7, [r5, #52]	; 0x34
  400196:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  400198:	9b01      	ldr	r3, [sp, #4]
  40019a:	1e5a      	subs	r2, r3, #1
  40019c:	9201      	str	r2, [sp, #4]
  40019e:	2b00      	cmp	r3, #0
  4001a0:	d1fa      	bne.n	400198 <aat31xx_set_backlight+0x24>
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  4001a2:	632e      	str	r6, [r5, #48]	; 0x30
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);

		ul_delay = DELAY_PULSE;
  4001a4:	9401      	str	r4, [sp, #4]
		while (ul_delay--) {
  4001a6:	9b01      	ldr	r3, [sp, #4]
  4001a8:	1e5a      	subs	r2, r3, #1
  4001aa:	9201      	str	r2, [sp, #4]
  4001ac:	2b00      	cmp	r3, #0
  4001ae:	d1fa      	bne.n	4001a6 <aat31xx_set_backlight+0x32>
	for (i = 0; i < ul_level; i++) {
  4001b0:	3101      	adds	r1, #1
  4001b2:	4281      	cmp	r1, r0
  4001b4:	d3ee      	bcc.n	400194 <aat31xx_set_backlight+0x20>
		}
	}

	ul_delay = DELAY_ENABLE;
  4001b6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001ba:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001bc:	9b01      	ldr	r3, [sp, #4]
  4001be:	1e5a      	subs	r2, r3, #1
  4001c0:	9201      	str	r2, [sp, #4]
  4001c2:	2b00      	cmp	r3, #0
  4001c4:	d1fa      	bne.n	4001bc <aat31xx_set_backlight+0x48>
	}
}
  4001c6:	b002      	add	sp, #8
  4001c8:	bcf0      	pop	{r4, r5, r6, r7}
  4001ca:	4770      	bx	lr
  4001cc:	400e1200 	.word	0x400e1200

004001d0 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  4001d0:	b082      	sub	sp, #8
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  4001d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4001d6:	4b06      	ldr	r3, [pc, #24]	; (4001f0 <aat31xx_disable_backlight+0x20>)
  4001d8:	635a      	str	r2, [r3, #52]	; 0x34
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);

	ul_delay = DELAY_DISABLE;
  4001da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4001de:	9301      	str	r3, [sp, #4]
	while (ul_delay--) {
  4001e0:	9b01      	ldr	r3, [sp, #4]
  4001e2:	1e5a      	subs	r2, r3, #1
  4001e4:	9201      	str	r2, [sp, #4]
  4001e6:	2b00      	cmp	r3, #0
  4001e8:	d1fa      	bne.n	4001e0 <aat31xx_disable_backlight+0x10>
	}
}
  4001ea:	b002      	add	sp, #8
  4001ec:	4770      	bx	lr
  4001ee:	bf00      	nop
  4001f0:	400e1200 	.word	0x400e1200

004001f4 <ili93xx_write_ram_prepare>:
/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4001f4:	4b0b      	ldr	r3, [pc, #44]	; (400224 <ili93xx_write_ram_prepare+0x30>)
  4001f6:	781b      	ldrb	r3, [r3, #0]
  4001f8:	2b01      	cmp	r3, #1
  4001fa:	d002      	beq.n	400202 <ili93xx_write_ram_prepare+0xe>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
		LCD_IR(ILI9325_GRAM_DATA_REG);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  4001fc:	2b02      	cmp	r3, #2
  4001fe:	d007      	beq.n	400210 <ili93xx_write_ram_prepare+0x1c>
  400200:	4770      	bx	lr
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  400202:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400206:	2200      	movs	r2, #0
  400208:	701a      	strb	r2, [r3, #0]
  40020a:	2222      	movs	r2, #34	; 0x22
  40020c:	701a      	strb	r2, [r3, #0]
  40020e:	4770      	bx	lr
  400210:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400214:	222c      	movs	r2, #44	; 0x2c
  400216:	701a      	strb	r2, [r3, #0]
  400218:	2200      	movs	r2, #0
  40021a:	701a      	strb	r2, [r3, #0]
  40021c:	223c      	movs	r2, #60	; 0x3c
  40021e:	701a      	strb	r2, [r3, #0]
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
		LCD_IR(0);
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
	}
}
  400220:	e7ee      	b.n	400200 <ili93xx_write_ram_prepare+0xc>
  400222:	bf00      	nop
  400224:	20000a04 	.word	0x20000a04

00400228 <ili93xx_write_ram>:
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
	LCD_WD((ul_color >> 16) & 0xFF);
  400228:	f3c0 4207 	ubfx	r2, r0, #16, #8
}

static inline void LCD_WD(uint8_t lcd_data)
{
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  40022c:	4b03      	ldr	r3, [pc, #12]	; (40023c <ili93xx_write_ram+0x14>)
  40022e:	701a      	strb	r2, [r3, #0]
	LCD_WD((ul_color >> 8) & 0xFF);
  400230:	f3c0 2207 	ubfx	r2, r0, #8, #8
  400234:	701a      	strb	r2, [r3, #0]
	LCD_WD(ul_color & 0xFF);
  400236:	b2c0      	uxtb	r0, r0
  400238:	7018      	strb	r0, [r3, #0]
  40023a:	4770      	bx	lr
  40023c:	61000002 	.word	0x61000002

00400240 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  400240:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400244:	4607      	mov	r7, r0
  400246:	4688      	mov	r8, r1
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400248:	f031 0907 	bics.w	r9, r1, #7
  40024c:	d023      	beq.n	400296 <ili93xx_write_ram_buffer+0x56>
  40024e:	4604      	mov	r4, r0
  400250:	2600      	movs	r6, #0
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400252:	4d12      	ldr	r5, [pc, #72]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400254:	6820      	ldr	r0, [r4, #0]
  400256:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400258:	6860      	ldr	r0, [r4, #4]
  40025a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40025c:	68a0      	ldr	r0, [r4, #8]
  40025e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  400260:	68e0      	ldr	r0, [r4, #12]
  400262:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  400264:	6920      	ldr	r0, [r4, #16]
  400266:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400268:	6960      	ldr	r0, [r4, #20]
  40026a:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  40026c:	69a0      	ldr	r0, [r4, #24]
  40026e:	47a8      	blx	r5
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400270:	69e0      	ldr	r0, [r4, #28]
  400272:	47a8      	blx	r5
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400274:	3608      	adds	r6, #8
  400276:	3420      	adds	r4, #32
  400278:	454e      	cmp	r6, r9
  40027a:	d3eb      	bcc.n	400254 <ili93xx_write_ram_buffer+0x14>
	}
	for (; ul_addr < ul_size; ul_addr++) {
  40027c:	4546      	cmp	r6, r8
  40027e:	d208      	bcs.n	400292 <ili93xx_write_ram_buffer+0x52>
  400280:	eb07 0786 	add.w	r7, r7, r6, lsl #2
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400284:	4d05      	ldr	r5, [pc, #20]	; (40029c <ili93xx_write_ram_buffer+0x5c>)
  400286:	f857 0b04 	ldr.w	r0, [r7], #4
  40028a:	47a8      	blx	r5
	for (; ul_addr < ul_size; ul_addr++) {
  40028c:	3601      	adds	r6, #1
  40028e:	45b0      	cmp	r8, r6
  400290:	d1f9      	bne.n	400286 <ili93xx_write_ram_buffer+0x46>
  400292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400296:	464e      	mov	r6, r9
  400298:	e7f0      	b.n	40027c <ili93xx_write_ram_buffer+0x3c>
  40029a:	bf00      	nop
  40029c:	00400229 	.word	0x00400229

004002a0 <ili93xx_write_register_word>:
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002a0:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002a4:	2200      	movs	r2, #0
  4002a6:	701a      	strb	r2, [r3, #0]
  4002a8:	7018      	strb	r0, [r3, #0]
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	LCD_WD((us_data >> 8) & 0xFF);
  4002aa:	0a0a      	lsrs	r2, r1, #8
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ac:	3302      	adds	r3, #2
  4002ae:	701a      	strb	r2, [r3, #0]
	LCD_WD(us_data & 0xFF);
  4002b0:	b2c9      	uxtb	r1, r1
  4002b2:	7019      	strb	r1, [r3, #0]
  4002b4:	4770      	bx	lr
	...

004002b8 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  4002b8:	b410      	push	{r4}
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4002ba:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4002be:	2400      	movs	r4, #0
  4002c0:	701c      	strb	r4, [r3, #0]
  4002c2:	7018      	strb	r0, [r3, #0]
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002c4:	b14a      	cbz	r2, 4002da <ili93xx_write_register+0x22>
  4002c6:	1e4b      	subs	r3, r1, #1
  4002c8:	1e50      	subs	r0, r2, #1
  4002ca:	fa51 f180 	uxtab	r1, r1, r0
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  4002ce:	4804      	ldr	r0, [pc, #16]	; (4002e0 <ili93xx_write_register+0x28>)
		LCD_WD(p_data[i]);
  4002d0:	f813 2f01 	ldrb.w	r2, [r3, #1]!
  4002d4:	7002      	strb	r2, [r0, #0]
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  4002d6:	428b      	cmp	r3, r1
  4002d8:	d1fa      	bne.n	4002d0 <ili93xx_write_register+0x18>
	}
}
  4002da:	bc10      	pop	{r4}
  4002dc:	4770      	bx	lr
  4002de:	bf00      	nop
  4002e0:	61000002 	.word	0x61000002

004002e4 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  4002e4:	b082      	sub	sp, #8
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  4002e6:	2300      	movs	r3, #0
  4002e8:	9301      	str	r3, [sp, #4]
  4002ea:	9b01      	ldr	r3, [sp, #4]
  4002ec:	4298      	cmp	r0, r3
  4002ee:	d911      	bls.n	400314 <ili93xx_delay+0x30>
		for (i = 0; i < 100000; i++) {
  4002f0:	2100      	movs	r1, #0
  4002f2:	4a09      	ldr	r2, [pc, #36]	; (400318 <ili93xx_delay+0x34>)
  4002f4:	9101      	str	r1, [sp, #4]
  4002f6:	9b01      	ldr	r3, [sp, #4]
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d805      	bhi.n	400308 <ili93xx_delay+0x24>
  4002fc:	9b01      	ldr	r3, [sp, #4]
  4002fe:	3301      	adds	r3, #1
  400300:	9301      	str	r3, [sp, #4]
  400302:	9b01      	ldr	r3, [sp, #4]
  400304:	4293      	cmp	r3, r2
  400306:	d9f9      	bls.n	4002fc <ili93xx_delay+0x18>
	for (i = 0; i < ul_ms; i++) {
  400308:	9b01      	ldr	r3, [sp, #4]
  40030a:	3301      	adds	r3, #1
  40030c:	9301      	str	r3, [sp, #4]
  40030e:	9b01      	ldr	r3, [sp, #4]
  400310:	4283      	cmp	r3, r0
  400312:	d3ef      	bcc.n	4002f4 <ili93xx_delay+0x10>
		}
	}
}
  400314:	b002      	add	sp, #8
  400316:	4770      	bx	lr
  400318:	0001869f 	.word	0x0001869f

0040031c <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  40031c:	b430      	push	{r4, r5}
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  40031e:	4c15      	ldr	r4, [pc, #84]	; (400374 <ili93xx_check_box_coordinates+0x58>)
  400320:	6824      	ldr	r4, [r4, #0]
  400322:	6805      	ldr	r5, [r0, #0]
  400324:	42a5      	cmp	r5, r4
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400326:	bf24      	itt	cs
  400328:	f104 35ff 	addcs.w	r5, r4, #4294967295
  40032c:	6005      	strcs	r5, [r0, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  40032e:	6815      	ldr	r5, [r2, #0]
  400330:	42ac      	cmp	r4, r5
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400332:	bf9c      	itt	ls
  400334:	f104 34ff 	addls.w	r4, r4, #4294967295
  400338:	6014      	strls	r4, [r2, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  40033a:	4c0f      	ldr	r4, [pc, #60]	; (400378 <ili93xx_check_box_coordinates+0x5c>)
  40033c:	6824      	ldr	r4, [r4, #0]
  40033e:	680d      	ldr	r5, [r1, #0]
  400340:	42a5      	cmp	r5, r4
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400342:	bf24      	itt	cs
  400344:	f104 35ff 	addcs.w	r5, r4, #4294967295
  400348:	600d      	strcs	r5, [r1, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  40034a:	681d      	ldr	r5, [r3, #0]
  40034c:	42ac      	cmp	r4, r5
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  40034e:	bf9c      	itt	ls
  400350:	f104 34ff 	addls.w	r4, r4, #4294967295
  400354:	601c      	strls	r4, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400356:	6804      	ldr	r4, [r0, #0]
  400358:	6815      	ldr	r5, [r2, #0]
  40035a:	42ac      	cmp	r4, r5
		dw = *p_ul_x1;
		*p_ul_x1 = *p_ul_x2;
  40035c:	bf84      	itt	hi
  40035e:	6005      	strhi	r5, [r0, #0]
		*p_ul_x2 = dw;
  400360:	6014      	strhi	r4, [r2, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400362:	680a      	ldr	r2, [r1, #0]
  400364:	6818      	ldr	r0, [r3, #0]
  400366:	4282      	cmp	r2, r0
		dw = *p_ul_y1;
		*p_ul_y1 = *p_ul_y2;
  400368:	bf84      	itt	hi
  40036a:	6008      	strhi	r0, [r1, #0]
		*p_ul_y2 = dw;
  40036c:	601a      	strhi	r2, [r3, #0]
	}
}
  40036e:	bc30      	pop	{r4, r5}
  400370:	4770      	bx	lr
  400372:	bf00      	nop
  400374:	20000000 	.word	0x20000000
  400378:	20000004 	.word	0x20000004

0040037c <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  40037c:	b082      	sub	sp, #8
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40037e:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  400382:	2200      	movs	r2, #0
  400384:	701a      	strb	r2, [r3, #0]
  400386:	22d3      	movs	r2, #211	; 0xd3
  400388:	701a      	strb	r2, [r3, #0]
																lcd_data;
}

static inline uint8_t LCD_RD(void)
{
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  40038a:	491a      	ldr	r1, [pc, #104]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  40038c:	780b      	ldrb	r3, [r1, #0]
		p_data[i] = LCD_RD();
  40038e:	f88d 3000 	strb.w	r3, [sp]
  400392:	780b      	ldrb	r3, [r1, #0]
  400394:	f88d 3001 	strb.w	r3, [sp, #1]
  400398:	780b      	ldrb	r3, [r1, #0]
  40039a:	b2da      	uxtb	r2, r3
  40039c:	f88d 2002 	strb.w	r2, [sp, #2]
  4003a0:	780b      	ldrb	r3, [r1, #0]
  4003a2:	b2db      	uxtb	r3, r3
  4003a4:	f88d 3003 	strb.w	r3, [sp, #3]
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  4003a8:	eb03 2302 	add.w	r3, r3, r2, lsl #8

	if (chipid == ILI9341_DEVICE_CODE) {
  4003ac:	b29b      	uxth	r3, r3
  4003ae:	f249 3241 	movw	r2, #37697	; 0x9341
  4003b2:	4293      	cmp	r3, r2
  4003b4:	d014      	beq.n	4003e0 <ili93xx_device_type_identify+0x64>
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  4003b6:	f04f 43c2 	mov.w	r3, #1627389952	; 0x61000000
  4003ba:	2200      	movs	r2, #0
  4003bc:	701a      	strb	r2, [r3, #0]
  4003be:	701a      	strb	r2, [r3, #0]
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  4003c0:	490c      	ldr	r1, [pc, #48]	; (4003f4 <ili93xx_device_type_identify+0x78>)
  4003c2:	780b      	ldrb	r3, [r1, #0]
  4003c4:	b2da      	uxtb	r2, r3
		p_data[i] = LCD_RD();
  4003c6:	f88d 2000 	strb.w	r2, [sp]
  4003ca:	780b      	ldrb	r3, [r1, #0]
		return 0;
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  4003cc:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	if (chipid == ILI9325_DEVICE_CODE) {
  4003d0:	b29b      	uxth	r3, r3
  4003d2:	f249 3225 	movw	r2, #37669	; 0x9325
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d007      	beq.n	4003ea <ili93xx_device_type_identify+0x6e>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
		return 0;
	}

	return 1;
  4003da:	2001      	movs	r0, #1
}
  4003dc:	b002      	add	sp, #8
  4003de:	4770      	bx	lr
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  4003e0:	2202      	movs	r2, #2
  4003e2:	4b05      	ldr	r3, [pc, #20]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003e4:	701a      	strb	r2, [r3, #0]
		return 0;
  4003e6:	2000      	movs	r0, #0
  4003e8:	e7f8      	b.n	4003dc <ili93xx_device_type_identify+0x60>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  4003ea:	2201      	movs	r2, #1
  4003ec:	4b02      	ldr	r3, [pc, #8]	; (4003f8 <ili93xx_device_type_identify+0x7c>)
  4003ee:	701a      	strb	r2, [r3, #0]
		return 0;
  4003f0:	2000      	movs	r0, #0
  4003f2:	e7f3      	b.n	4003dc <ili93xx_device_type_identify+0x60>
  4003f4:	61000002 	.word	0x61000002
  4003f8:	20000a04 	.word	0x20000a04

004003fc <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  4003fc:	b508      	push	{r3, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4003fe:	4b09      	ldr	r3, [pc, #36]	; (400424 <ili93xx_display_on+0x28>)
  400400:	781b      	ldrb	r3, [r3, #0]
  400402:	2b01      	cmp	r3, #1
  400404:	d002      	beq.n	40040c <ili93xx_display_on+0x10>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400406:	2b02      	cmp	r3, #2
  400408:	d006      	beq.n	400418 <ili93xx_display_on+0x1c>
  40040a:	bd08      	pop	{r3, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  40040c:	f240 1133 	movw	r1, #307	; 0x133
  400410:	2007      	movs	r0, #7
  400412:	4b05      	ldr	r3, [pc, #20]	; (400428 <ili93xx_display_on+0x2c>)
  400414:	4798      	blx	r3
  400416:	bd08      	pop	{r3, pc}
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400418:	2200      	movs	r2, #0
  40041a:	4611      	mov	r1, r2
  40041c:	2029      	movs	r0, #41	; 0x29
  40041e:	4b03      	ldr	r3, [pc, #12]	; (40042c <ili93xx_display_on+0x30>)
  400420:	4798      	blx	r3
	}
}
  400422:	e7f2      	b.n	40040a <ili93xx_display_on+0xe>
  400424:	20000a04 	.word	0x20000a04
  400428:	004002a1 	.word	0x004002a1
  40042c:	004002b9 	.word	0x004002b9

00400430 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400430:	4a04      	ldr	r2, [pc, #16]	; (400444 <ili93xx_set_foreground_color+0x14>)
  400432:	1f13      	subs	r3, r2, #4
  400434:	f502 726f 	add.w	r2, r2, #956	; 0x3bc
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
		g_ul_pixel_cache[i] = ul_color;
  400438:	f843 0f04 	str.w	r0, [r3, #4]!
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  40043c:	4293      	cmp	r3, r2
  40043e:	d1fb      	bne.n	400438 <ili93xx_set_foreground_color+0x8>
	}
}
  400440:	4770      	bx	lr
  400442:	bf00      	nop
  400444:	20000a08 	.word	0x20000a08

00400448 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  400448:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40044c:	b082      	sub	sp, #8
  40044e:	460c      	mov	r4, r1
  400450:	4617      	mov	r7, r2
  400452:	461e      	mov	r6, r3
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400454:	4b23      	ldr	r3, [pc, #140]	; (4004e4 <ili93xx_set_window+0x9c>)
  400456:	781b      	ldrb	r3, [r3, #0]
  400458:	2b01      	cmp	r3, #1
  40045a:	d004      	beq.n	400466 <ili93xx_set_window+0x1e>
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40045c:	2b02      	cmp	r3, #2
  40045e:	d017      	beq.n	400490 <ili93xx_set_window+0x48>
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
				       paratable, 4);
	}
}
  400460:	b002      	add	sp, #8
  400462:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  400466:	b285      	uxth	r5, r0
  400468:	4629      	mov	r1, r5
  40046a:	2050      	movs	r0, #80	; 0x50
  40046c:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4004ec <ili93xx_set_window+0xa4>
  400470:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  400472:	1e78      	subs	r0, r7, #1
  400474:	4428      	add	r0, r5
  400476:	b281      	uxth	r1, r0
  400478:	2051      	movs	r0, #81	; 0x51
  40047a:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40047c:	b2a4      	uxth	r4, r4
  40047e:	4621      	mov	r1, r4
  400480:	2052      	movs	r0, #82	; 0x52
  400482:	47c0      	blx	r8
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  400484:	3e01      	subs	r6, #1
  400486:	4434      	add	r4, r6
  400488:	b2a1      	uxth	r1, r4
  40048a:	2053      	movs	r0, #83	; 0x53
  40048c:	47c0      	blx	r8
  40048e:	e7e7      	b.n	400460 <ili93xx_set_window+0x18>
		paratable[0] = (ul_x >> 8) & 0xFF;
  400490:	0a03      	lsrs	r3, r0, #8
  400492:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_x & 0xFF;
  400496:	b2c2      	uxtb	r2, r0
  400498:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40049c:	1e7b      	subs	r3, r7, #1
  40049e:	4418      	add	r0, r3
  4004a0:	0a00      	lsrs	r0, r0, #8
  4004a2:	f88d 0006 	strb.w	r0, [sp, #6]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4004a6:	461f      	mov	r7, r3
  4004a8:	4417      	add	r7, r2
  4004aa:	f88d 7007 	strb.w	r7, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4004ae:	2204      	movs	r2, #4
  4004b0:	eb0d 0102 	add.w	r1, sp, r2
  4004b4:	202a      	movs	r0, #42	; 0x2a
  4004b6:	4d0c      	ldr	r5, [pc, #48]	; (4004e8 <ili93xx_set_window+0xa0>)
  4004b8:	47a8      	blx	r5
		paratable[0] = (ul_y >> 8) & 0xFF;
  4004ba:	0a23      	lsrs	r3, r4, #8
  4004bc:	f88d 3004 	strb.w	r3, [sp, #4]
		paratable[1] = ul_y & 0xFF;
  4004c0:	b2e2      	uxtb	r2, r4
  4004c2:	f88d 2005 	strb.w	r2, [sp, #5]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4004c6:	1e73      	subs	r3, r6, #1
  4004c8:	441c      	add	r4, r3
  4004ca:	0a24      	lsrs	r4, r4, #8
  4004cc:	f88d 4006 	strb.w	r4, [sp, #6]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4004d0:	461e      	mov	r6, r3
  4004d2:	4416      	add	r6, r2
  4004d4:	f88d 6007 	strb.w	r6, [sp, #7]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4004d8:	2204      	movs	r2, #4
  4004da:	eb0d 0102 	add.w	r1, sp, r2
  4004de:	202b      	movs	r0, #43	; 0x2b
  4004e0:	47a8      	blx	r5
}
  4004e2:	e7bd      	b.n	400460 <ili93xx_set_window+0x18>
  4004e4:	20000a04 	.word	0x20000a04
  4004e8:	004002b9 	.word	0x004002b9
  4004ec:	004002a1 	.word	0x004002a1

004004f0 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  4004f0:	b538      	push	{r3, r4, r5, lr}
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  4004f2:	4b07      	ldr	r3, [pc, #28]	; (400510 <ili93xx_set_cursor_position+0x20>)
  4004f4:	781b      	ldrb	r3, [r3, #0]
  4004f6:	2b01      	cmp	r3, #1
  4004f8:	d000      	beq.n	4004fc <ili93xx_set_cursor_position+0xc>
  4004fa:	bd38      	pop	{r3, r4, r5, pc}
  4004fc:	460c      	mov	r4, r1
  4004fe:	4601      	mov	r1, r0
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  400500:	2020      	movs	r0, #32
  400502:	4d04      	ldr	r5, [pc, #16]	; (400514 <ili93xx_set_cursor_position+0x24>)
  400504:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  400506:	4621      	mov	r1, r4
  400508:	2021      	movs	r0, #33	; 0x21
  40050a:	47a8      	blx	r5
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  40050c:	e7f5      	b.n	4004fa <ili93xx_set_cursor_position+0xa>
  40050e:	bf00      	nop
  400510:	20000a04 	.word	0x20000a04
  400514:	004002a1 	.word	0x004002a1

00400518 <ili93xx_init>:
{
  400518:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40051c:	b083      	sub	sp, #12
  40051e:	4606      	mov	r6, r0
	if (ili93xx_device_type_identify() != 0) {
  400520:	4bac      	ldr	r3, [pc, #688]	; (4007d4 <ili93xx_init+0x2bc>)
  400522:	4798      	blx	r3
  400524:	2800      	cmp	r0, #0
  400526:	f040 8152 	bne.w	4007ce <ili93xx_init+0x2b6>
	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  40052a:	22f0      	movs	r2, #240	; 0xf0
  40052c:	4baa      	ldr	r3, [pc, #680]	; (4007d8 <ili93xx_init+0x2c0>)
  40052e:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400530:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400534:	4ba9      	ldr	r3, [pc, #676]	; (4007dc <ili93xx_init+0x2c4>)
  400536:	601a      	str	r2, [r3, #0]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400538:	4ba9      	ldr	r3, [pc, #676]	; (4007e0 <ili93xx_init+0x2c8>)
  40053a:	781b      	ldrb	r3, [r3, #0]
  40053c:	2b01      	cmp	r3, #1
  40053e:	d006      	beq.n	40054e <ili93xx_init+0x36>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400540:	2b02      	cmp	r3, #2
  400542:	f000 80b5 	beq.w	4006b0 <ili93xx_init+0x198>
		return 1;
  400546:	2001      	movs	r0, #1
}
  400548:	b003      	add	sp, #12
  40054a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  40054e:	2133      	movs	r1, #51	; 0x33
  400550:	2007      	movs	r0, #7
  400552:	4ca4      	ldr	r4, [pc, #656]	; (4007e4 <ili93xx_init+0x2cc>)
  400554:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400556:	2100      	movs	r1, #0
  400558:	2010      	movs	r0, #16
  40055a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  40055c:	2101      	movs	r1, #1
  40055e:	2000      	movs	r0, #0
  400560:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400562:	f44f 7180 	mov.w	r1, #256	; 0x100
  400566:	2001      	movs	r0, #1
  400568:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  40056a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  40056e:	2002      	movs	r0, #2
  400570:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400572:	2100      	movs	r1, #0
  400574:	2004      	movs	r0, #4
  400576:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400578:	f240 2107 	movw	r1, #519	; 0x207
  40057c:	2008      	movs	r0, #8
  40057e:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400580:	2100      	movs	r1, #0
  400582:	2009      	movs	r0, #9
  400584:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400586:	2100      	movs	r1, #0
  400588:	200a      	movs	r0, #10
  40058a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  40058c:	2100      	movs	r1, #0
  40058e:	200c      	movs	r0, #12
  400590:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400592:	2100      	movs	r1, #0
  400594:	200d      	movs	r0, #13
  400596:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400598:	2100      	movs	r1, #0
  40059a:	200f      	movs	r0, #15
  40059c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  40059e:	2100      	movs	r1, #0
  4005a0:	2010      	movs	r0, #16
  4005a2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  4005a4:	2100      	movs	r1, #0
  4005a6:	2011      	movs	r0, #17
  4005a8:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  4005aa:	2100      	movs	r1, #0
  4005ac:	2012      	movs	r0, #18
  4005ae:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  4005b0:	2100      	movs	r1, #0
  4005b2:	2013      	movs	r0, #19
  4005b4:	47a0      	blx	r4
		ili93xx_delay(200);
  4005b6:	20c8      	movs	r0, #200	; 0xc8
  4005b8:	4d8b      	ldr	r5, [pc, #556]	; (4007e8 <ili93xx_init+0x2d0>)
  4005ba:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  4005bc:	f241 2190 	movw	r1, #4752	; 0x1290
  4005c0:	2010      	movs	r0, #16
  4005c2:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  4005c4:	f240 2127 	movw	r1, #551	; 0x227
  4005c8:	2011      	movs	r0, #17
  4005ca:	47a0      	blx	r4
		ili93xx_delay(50);
  4005cc:	2032      	movs	r0, #50	; 0x32
  4005ce:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  4005d0:	211b      	movs	r1, #27
  4005d2:	2012      	movs	r0, #18
  4005d4:	47a0      	blx	r4
		ili93xx_delay(50);
  4005d6:	2032      	movs	r0, #50	; 0x32
  4005d8:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  4005da:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  4005de:	2013      	movs	r0, #19
  4005e0:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  4005e2:	2119      	movs	r1, #25
  4005e4:	2029      	movs	r0, #41	; 0x29
  4005e6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  4005e8:	210d      	movs	r1, #13
  4005ea:	202b      	movs	r0, #43	; 0x2b
  4005ec:	47a0      	blx	r4
		ili93xx_delay(50);
  4005ee:	2032      	movs	r0, #50	; 0x32
  4005f0:	47a8      	blx	r5
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  4005f2:	2100      	movs	r1, #0
  4005f4:	2030      	movs	r0, #48	; 0x30
  4005f6:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  4005f8:	f44f 7101 	mov.w	r1, #516	; 0x204
  4005fc:	2031      	movs	r0, #49	; 0x31
  4005fe:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400600:	f44f 7100 	mov.w	r1, #512	; 0x200
  400604:	2032      	movs	r0, #50	; 0x32
  400606:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400608:	2107      	movs	r1, #7
  40060a:	2035      	movs	r0, #53	; 0x35
  40060c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  40060e:	f241 4104 	movw	r1, #5124	; 0x1404
  400612:	2036      	movs	r0, #54	; 0x36
  400614:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400616:	f240 7105 	movw	r1, #1797	; 0x705
  40061a:	2037      	movs	r0, #55	; 0x37
  40061c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  40061e:	f240 3105 	movw	r1, #773	; 0x305
  400622:	2038      	movs	r0, #56	; 0x38
  400624:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400626:	f240 7107 	movw	r1, #1799	; 0x707
  40062a:	2039      	movs	r0, #57	; 0x39
  40062c:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  40062e:	f240 7101 	movw	r1, #1793	; 0x701
  400632:	203c      	movs	r0, #60	; 0x3c
  400634:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400636:	210e      	movs	r1, #14
  400638:	203d      	movs	r0, #61	; 0x3d
  40063a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  40063c:	f24d 0110 	movw	r1, #53264	; 0xd010
  400640:	2003      	movs	r0, #3
  400642:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400644:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400648:	2060      	movs	r0, #96	; 0x60
  40064a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  40064c:	2101      	movs	r1, #1
  40064e:	2061      	movs	r0, #97	; 0x61
  400650:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400652:	2100      	movs	r1, #0
  400654:	206a      	movs	r0, #106	; 0x6a
  400656:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400658:	2100      	movs	r1, #0
  40065a:	2080      	movs	r0, #128	; 0x80
  40065c:	47a0      	blx	r4
		ili93xx_write_register_word(
  40065e:	2100      	movs	r1, #0
  400660:	2081      	movs	r0, #129	; 0x81
  400662:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400664:	2100      	movs	r1, #0
  400666:	2082      	movs	r0, #130	; 0x82
  400668:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  40066a:	2100      	movs	r1, #0
  40066c:	2083      	movs	r0, #131	; 0x83
  40066e:	47a0      	blx	r4
		ili93xx_write_register_word(
  400670:	2100      	movs	r1, #0
  400672:	2084      	movs	r0, #132	; 0x84
  400674:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400676:	2100      	movs	r1, #0
  400678:	2085      	movs	r0, #133	; 0x85
  40067a:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  40067c:	2110      	movs	r1, #16
  40067e:	2090      	movs	r0, #144	; 0x90
  400680:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400682:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400686:	2092      	movs	r0, #146	; 0x92
  400688:	47a0      	blx	r4
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  40068a:	f44f 7188 	mov.w	r1, #272	; 0x110
  40068e:	2095      	movs	r0, #149	; 0x95
  400690:	47a0      	blx	r4
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400692:	6873      	ldr	r3, [r6, #4]
  400694:	6832      	ldr	r2, [r6, #0]
  400696:	2100      	movs	r1, #0
  400698:	4608      	mov	r0, r1
  40069a:	4c54      	ldr	r4, [pc, #336]	; (4007ec <ili93xx_init+0x2d4>)
  40069c:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  40069e:	68b0      	ldr	r0, [r6, #8]
  4006a0:	4b53      	ldr	r3, [pc, #332]	; (4007f0 <ili93xx_init+0x2d8>)
  4006a2:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  4006a4:	2100      	movs	r1, #0
  4006a6:	4608      	mov	r0, r1
  4006a8:	4b52      	ldr	r3, [pc, #328]	; (4007f4 <ili93xx_init+0x2dc>)
  4006aa:	4798      	blx	r3
	return 0;
  4006ac:	2000      	movs	r0, #0
  4006ae:	e74b      	b.n	400548 <ili93xx_init+0x30>
		paratable[0] = 0x39;
  4006b0:	2339      	movs	r3, #57	; 0x39
  4006b2:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x2C;
  4006b6:	232c      	movs	r3, #44	; 0x2c
  4006b8:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x00;
  4006bc:	2400      	movs	r4, #0
  4006be:	f88d 4002 	strb.w	r4, [sp, #2]
		paratable[3] = 0x34;
  4006c2:	2334      	movs	r3, #52	; 0x34
  4006c4:	f88d 3003 	strb.w	r3, [sp, #3]
		paratable[4] = 0x02;
  4006c8:	2702      	movs	r7, #2
  4006ca:	f88d 7004 	strb.w	r7, [sp, #4]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  4006ce:	2205      	movs	r2, #5
  4006d0:	4669      	mov	r1, sp
  4006d2:	20cb      	movs	r0, #203	; 0xcb
  4006d4:	4d48      	ldr	r5, [pc, #288]	; (4007f8 <ili93xx_init+0x2e0>)
  4006d6:	47a8      	blx	r5
		paratable[0] = 0;
  4006d8:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0xAA;
  4006dc:	23aa      	movs	r3, #170	; 0xaa
  4006de:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0xB0;
  4006e2:	23b0      	movs	r3, #176	; 0xb0
  4006e4:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  4006e8:	2203      	movs	r2, #3
  4006ea:	4669      	mov	r1, sp
  4006ec:	20cf      	movs	r0, #207	; 0xcf
  4006ee:	47a8      	blx	r5
		paratable[0] = 0x30;
  4006f0:	2330      	movs	r3, #48	; 0x30
  4006f2:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  4006f6:	2201      	movs	r2, #1
  4006f8:	4669      	mov	r1, sp
  4006fa:	20f7      	movs	r0, #247	; 0xf7
  4006fc:	47a8      	blx	r5
		paratable[0] = 0x25;
  4006fe:	2325      	movs	r3, #37	; 0x25
  400700:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400704:	2201      	movs	r2, #1
  400706:	4669      	mov	r1, sp
  400708:	20c0      	movs	r0, #192	; 0xc0
  40070a:	47a8      	blx	r5
		paratable[0] = 0x11;
  40070c:	f04f 0911 	mov.w	r9, #17
  400710:	f88d 9000 	strb.w	r9, [sp]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400714:	2201      	movs	r2, #1
  400716:	4669      	mov	r1, sp
  400718:	20c1      	movs	r0, #193	; 0xc1
  40071a:	47a8      	blx	r5
		paratable[0] = 0x5C;
  40071c:	235c      	movs	r3, #92	; 0x5c
  40071e:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x4C;
  400722:	234c      	movs	r3, #76	; 0x4c
  400724:	f88d 3001 	strb.w	r3, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400728:	463a      	mov	r2, r7
  40072a:	4669      	mov	r1, sp
  40072c:	20c5      	movs	r0, #197	; 0xc5
  40072e:	47a8      	blx	r5
		paratable[0] = 0x94;
  400730:	2394      	movs	r3, #148	; 0x94
  400732:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400736:	2201      	movs	r2, #1
  400738:	4669      	mov	r1, sp
  40073a:	20c7      	movs	r0, #199	; 0xc7
  40073c:	47a8      	blx	r5
		paratable[0] = 0x85;
  40073e:	2385      	movs	r3, #133	; 0x85
  400740:	f88d 3000 	strb.w	r3, [sp]
		paratable[1] = 0x01;
  400744:	f04f 0801 	mov.w	r8, #1
  400748:	f88d 8001 	strb.w	r8, [sp, #1]
		paratable[2] = 0x78;
  40074c:	2378      	movs	r3, #120	; 0x78
  40074e:	f88d 3002 	strb.w	r3, [sp, #2]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400752:	2203      	movs	r2, #3
  400754:	4669      	mov	r1, sp
  400756:	20e8      	movs	r0, #232	; 0xe8
  400758:	47a8      	blx	r5
		paratable[0] = 0x00;
  40075a:	f88d 4000 	strb.w	r4, [sp]
		paratable[1] = 0x00;
  40075e:	f88d 4001 	strb.w	r4, [sp, #1]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400762:	463a      	mov	r2, r7
  400764:	4669      	mov	r1, sp
  400766:	20ea      	movs	r0, #234	; 0xea
  400768:	47a8      	blx	r5
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  40076a:	2348      	movs	r3, #72	; 0x48
  40076c:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400770:	4642      	mov	r2, r8
  400772:	4669      	mov	r1, sp
  400774:	2036      	movs	r0, #54	; 0x36
  400776:	47a8      	blx	r5
		paratable[0] = 0x06;
  400778:	2306      	movs	r3, #6
  40077a:	f88d 3000 	strb.w	r3, [sp]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  40077e:	4642      	mov	r2, r8
  400780:	4669      	mov	r1, sp
  400782:	203a      	movs	r0, #58	; 0x3a
  400784:	47a8      	blx	r5
		paratable[0] = 0x02;
  400786:	f88d 7000 	strb.w	r7, [sp]
		paratable[1] = 0x82;
  40078a:	2382      	movs	r3, #130	; 0x82
  40078c:	f88d 3001 	strb.w	r3, [sp, #1]
		paratable[2] = 0x27;
  400790:	2327      	movs	r3, #39	; 0x27
  400792:	f88d 3002 	strb.w	r3, [sp, #2]
		paratable[3] = 0x00;
  400796:	f88d 4003 	strb.w	r4, [sp, #3]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  40079a:	2204      	movs	r2, #4
  40079c:	4669      	mov	r1, sp
  40079e:	20b6      	movs	r0, #182	; 0xb6
  4007a0:	47a8      	blx	r5
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  4007a2:	6873      	ldr	r3, [r6, #4]
  4007a4:	6832      	ldr	r2, [r6, #0]
  4007a6:	4621      	mov	r1, r4
  4007a8:	4620      	mov	r0, r4
  4007aa:	4f10      	ldr	r7, [pc, #64]	; (4007ec <ili93xx_init+0x2d4>)
  4007ac:	47b8      	blx	r7
		ili93xx_set_foreground_color(p_opt->foreground_color);
  4007ae:	68b0      	ldr	r0, [r6, #8]
  4007b0:	4b0f      	ldr	r3, [pc, #60]	; (4007f0 <ili93xx_init+0x2d8>)
  4007b2:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  4007b4:	4622      	mov	r2, r4
  4007b6:	4669      	mov	r1, sp
  4007b8:	4648      	mov	r0, r9
  4007ba:	47a8      	blx	r5
		ili93xx_delay(10);
  4007bc:	200a      	movs	r0, #10
  4007be:	4b0a      	ldr	r3, [pc, #40]	; (4007e8 <ili93xx_init+0x2d0>)
  4007c0:	4798      	blx	r3
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  4007c2:	4622      	mov	r2, r4
  4007c4:	4669      	mov	r1, sp
  4007c6:	2029      	movs	r0, #41	; 0x29
  4007c8:	47a8      	blx	r5
	return 0;
  4007ca:	4620      	mov	r0, r4
  4007cc:	e6bc      	b.n	400548 <ili93xx_init+0x30>
		return 1;
  4007ce:	2001      	movs	r0, #1
  4007d0:	e6ba      	b.n	400548 <ili93xx_init+0x30>
  4007d2:	bf00      	nop
  4007d4:	0040037d 	.word	0x0040037d
  4007d8:	20000000 	.word	0x20000000
  4007dc:	20000004 	.word	0x20000004
  4007e0:	20000a04 	.word	0x20000a04
  4007e4:	004002a1 	.word	0x004002a1
  4007e8:	004002e5 	.word	0x004002e5
  4007ec:	00400449 	.word	0x00400449
  4007f0:	00400431 	.word	0x00400431
  4007f4:	004004f1 	.word	0x004004f1
  4007f8:	004002b9 	.word	0x004002b9

004007fc <ili93xx_draw_pixel>:
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  4007fc:	4b16      	ldr	r3, [pc, #88]	; (400858 <ili93xx_draw_pixel+0x5c>)
  4007fe:	681b      	ldr	r3, [r3, #0]
  400800:	4283      	cmp	r3, r0
  400802:	d924      	bls.n	40084e <ili93xx_draw_pixel+0x52>
  400804:	4b15      	ldr	r3, [pc, #84]	; (40085c <ili93xx_draw_pixel+0x60>)
  400806:	681b      	ldr	r3, [r3, #0]
  400808:	428b      	cmp	r3, r1
  40080a:	d922      	bls.n	400852 <ili93xx_draw_pixel+0x56>
{
  40080c:	b510      	push	{r4, lr}
		return 1;
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  40080e:	4b14      	ldr	r3, [pc, #80]	; (400860 <ili93xx_draw_pixel+0x64>)
  400810:	781b      	ldrb	r3, [r3, #0]
  400812:	2b01      	cmp	r3, #1
  400814:	d003      	beq.n	40081e <ili93xx_draw_pixel+0x22>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400816:	2b02      	cmp	r3, #2
  400818:	d00d      	beq.n	400836 <ili93xx_draw_pixel+0x3a>
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
		ili93xx_write_ram(*g_ul_pixel_cache);
	}

	return 0;
  40081a:	2000      	movs	r0, #0
}
  40081c:	bd10      	pop	{r4, pc}
		ili93xx_set_cursor_position(ul_x, ul_y);
  40081e:	b289      	uxth	r1, r1
  400820:	b280      	uxth	r0, r0
  400822:	4b10      	ldr	r3, [pc, #64]	; (400864 <ili93xx_draw_pixel+0x68>)
  400824:	4798      	blx	r3
		ili93xx_write_ram_prepare();
  400826:	4b10      	ldr	r3, [pc, #64]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400828:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  40082a:	4b10      	ldr	r3, [pc, #64]	; (40086c <ili93xx_draw_pixel+0x70>)
  40082c:	6818      	ldr	r0, [r3, #0]
  40082e:	4b10      	ldr	r3, [pc, #64]	; (400870 <ili93xx_draw_pixel+0x74>)
  400830:	4798      	blx	r3
	return 0;
  400832:	2000      	movs	r0, #0
  400834:	bd10      	pop	{r4, pc}
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  400836:	2300      	movs	r3, #0
  400838:	461a      	mov	r2, r3
  40083a:	4c0e      	ldr	r4, [pc, #56]	; (400874 <ili93xx_draw_pixel+0x78>)
  40083c:	47a0      	blx	r4
		ili93xx_write_ram_prepare();
  40083e:	4b0a      	ldr	r3, [pc, #40]	; (400868 <ili93xx_draw_pixel+0x6c>)
  400840:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  400842:	4b0a      	ldr	r3, [pc, #40]	; (40086c <ili93xx_draw_pixel+0x70>)
  400844:	6818      	ldr	r0, [r3, #0]
  400846:	4b0a      	ldr	r3, [pc, #40]	; (400870 <ili93xx_draw_pixel+0x74>)
  400848:	4798      	blx	r3
	return 0;
  40084a:	2000      	movs	r0, #0
  40084c:	bd10      	pop	{r4, pc}
		return 1;
  40084e:	2001      	movs	r0, #1
  400850:	4770      	bx	lr
  400852:	2001      	movs	r0, #1
  400854:	4770      	bx	lr
  400856:	bf00      	nop
  400858:	20000000 	.word	0x20000000
  40085c:	20000004 	.word	0x20000004
  400860:	20000a04 	.word	0x20000a04
  400864:	004004f1 	.word	0x004004f1
  400868:	004001f5 	.word	0x004001f5
  40086c:	20000a08 	.word	0x20000a08
  400870:	00400229 	.word	0x00400229
  400874:	00400449 	.word	0x00400449

00400878 <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  400878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40087c:	b084      	sub	sp, #16
  40087e:	9003      	str	r0, [sp, #12]
  400880:	9102      	str	r1, [sp, #8]
  400882:	9201      	str	r2, [sp, #4]
  400884:	aa04      	add	r2, sp, #16
  400886:	f842 3d10 	str.w	r3, [r2, #-16]!
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  40088a:	4613      	mov	r3, r2
  40088c:	aa01      	add	r2, sp, #4
  40088e:	a902      	add	r1, sp, #8
  400890:	a803      	add	r0, sp, #12
  400892:	4c22      	ldr	r4, [pc, #136]	; (40091c <ili93xx_draw_filled_rectangle+0xa4>)
  400894:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  400896:	9803      	ldr	r0, [sp, #12]
  400898:	9902      	ldr	r1, [sp, #8]
  40089a:	9b00      	ldr	r3, [sp, #0]
  40089c:	3301      	adds	r3, #1
  40089e:	9a01      	ldr	r2, [sp, #4]
  4008a0:	3201      	adds	r2, #1
  4008a2:	1a5b      	subs	r3, r3, r1
  4008a4:	1a12      	subs	r2, r2, r0
  4008a6:	4c1e      	ldr	r4, [pc, #120]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  4008a8:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  4008aa:	f8bd 1008 	ldrh.w	r1, [sp, #8]
  4008ae:	f8bd 000c 	ldrh.w	r0, [sp, #12]
  4008b2:	4b1c      	ldr	r3, [pc, #112]	; (400924 <ili93xx_draw_filled_rectangle+0xac>)
  4008b4:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  4008b6:	4b1c      	ldr	r3, [pc, #112]	; (400928 <ili93xx_draw_filled_rectangle+0xb0>)
  4008b8:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  4008ba:	9a03      	ldr	r2, [sp, #12]
  4008bc:	9b01      	ldr	r3, [sp, #4]
  4008be:	1a9a      	subs	r2, r3, r2
  4008c0:	9b00      	ldr	r3, [sp, #0]
  4008c2:	f103 0801 	add.w	r8, r3, #1
  4008c6:	9b02      	ldr	r3, [sp, #8]
  4008c8:	eba8 0803 	sub.w	r8, r8, r3
  4008cc:	fb02 8808 	mla	r8, r2, r8, r8

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  4008d0:	4b16      	ldr	r3, [pc, #88]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008d2:	fba3 2308 	umull	r2, r3, r3, r8
  4008d6:	09db      	lsrs	r3, r3, #7
	while (blocks--) {
  4008d8:	b153      	cbz	r3, 4008f0 <ili93xx_draw_filled_rectangle+0x78>
  4008da:	1e5c      	subs	r4, r3, #1
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008dc:	4f14      	ldr	r7, [pc, #80]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  4008de:	26f0      	movs	r6, #240	; 0xf0
  4008e0:	4d14      	ldr	r5, [pc, #80]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  4008e2:	4631      	mov	r1, r6
  4008e4:	4638      	mov	r0, r7
  4008e6:	47a8      	blx	r5
	while (blocks--) {
  4008e8:	3c01      	subs	r4, #1
  4008ea:	f1b4 3fff 	cmp.w	r4, #4294967295
  4008ee:	d1f8      	bne.n	4008e2 <ili93xx_draw_filled_rectangle+0x6a>
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  4008f0:	490e      	ldr	r1, [pc, #56]	; (40092c <ili93xx_draw_filled_rectangle+0xb4>)
  4008f2:	fba1 3108 	umull	r3, r1, r1, r8
  4008f6:	09c9      	lsrs	r1, r1, #7
  4008f8:	ebc1 1101 	rsb	r1, r1, r1, lsl #4
  4008fc:	eba8 1101 	sub.w	r1, r8, r1, lsl #4
  400900:	480b      	ldr	r0, [pc, #44]	; (400930 <ili93xx_draw_filled_rectangle+0xb8>)
  400902:	4b0c      	ldr	r3, [pc, #48]	; (400934 <ili93xx_draw_filled_rectangle+0xbc>)
  400904:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  400906:	4b0c      	ldr	r3, [pc, #48]	; (400938 <ili93xx_draw_filled_rectangle+0xc0>)
  400908:	681b      	ldr	r3, [r3, #0]
  40090a:	4a0c      	ldr	r2, [pc, #48]	; (40093c <ili93xx_draw_filled_rectangle+0xc4>)
  40090c:	6812      	ldr	r2, [r2, #0]
  40090e:	2100      	movs	r1, #0
  400910:	4608      	mov	r0, r1
  400912:	4c03      	ldr	r4, [pc, #12]	; (400920 <ili93xx_draw_filled_rectangle+0xa8>)
  400914:	47a0      	blx	r4
}
  400916:	b004      	add	sp, #16
  400918:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40091c:	0040031d 	.word	0x0040031d
  400920:	00400449 	.word	0x00400449
  400924:	004004f1 	.word	0x004004f1
  400928:	004001f5 	.word	0x004001f5
  40092c:	88888889 	.word	0x88888889
  400930:	20000a08 	.word	0x20000a08
  400934:	00400241 	.word	0x00400241
  400938:	20000004 	.word	0x20000004
  40093c:	20000000 	.word	0x20000000

00400940 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  400940:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400944:	b085      	sub	sp, #20
  400946:	9003      	str	r0, [sp, #12]
  400948:	9202      	str	r2, [sp, #8]
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  40094a:	7813      	ldrb	r3, [r2, #0]
  40094c:	2b00      	cmp	r3, #0
  40094e:	d048      	beq.n	4009e2 <ili93xx_draw_string+0xa2>
  400950:	468b      	mov	fp, r1
  400952:	9001      	str	r0, [sp, #4]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400954:	f8df 8094 	ldr.w	r8, [pc, #148]	; 4009ec <ili93xx_draw_string+0xac>
  400958:	e033      	b.n	4009c2 <ili93xx_draw_string+0x82>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
			ul_y += gfont.height + 2;
  40095a:	f10b 0b10 	add.w	fp, fp, #16
			ul_x = xorg;
  40095e:	9b03      	ldr	r3, [sp, #12]
  400960:	9301      	str	r3, [sp, #4]
  400962:	e029      	b.n	4009b8 <ili93xx_draw_string+0x78>
  400964:	3c01      	subs	r4, #1
		for (row = 0; row < 8; row++) {
  400966:	f1b4 3fff 	cmp.w	r4, #4294967295
  40096a:	d009      	beq.n	400980 <ili93xx_draw_string+0x40>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  40096c:	782b      	ldrb	r3, [r5, #0]
  40096e:	4123      	asrs	r3, r4
  400970:	f013 0f01 	tst.w	r3, #1
  400974:	d0f6      	beq.n	400964 <ili93xx_draw_string+0x24>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  400976:	ebaa 0104 	sub.w	r1, sl, r4
  40097a:	4630      	mov	r0, r6
  40097c:	47c0      	blx	r8
  40097e:	e7f1      	b.n	400964 <ili93xx_draw_string+0x24>
		for (row = 0; row < 8; row++) {
  400980:	2407      	movs	r4, #7
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400982:	f10b 090f 	add.w	r9, fp, #15
  400986:	e002      	b.n	40098e <ili93xx_draw_string+0x4e>
  400988:	3c01      	subs	r4, #1
		for (row = 0; row < 6; row++) {
  40098a:	2c01      	cmp	r4, #1
  40098c:	d009      	beq.n	4009a2 <ili93xx_draw_string+0x62>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  40098e:	787b      	ldrb	r3, [r7, #1]
  400990:	4123      	asrs	r3, r4
  400992:	f013 0f01 	tst.w	r3, #1
  400996:	d0f7      	beq.n	400988 <ili93xx_draw_string+0x48>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  400998:	eba9 0104 	sub.w	r1, r9, r4
  40099c:	4630      	mov	r0, r6
  40099e:	47c0      	blx	r8
  4009a0:	e7f2      	b.n	400988 <ili93xx_draw_string+0x48>
  4009a2:	3502      	adds	r5, #2
  4009a4:	3601      	adds	r6, #1
	for (col = 0; col < 10; col++) {
  4009a6:	9b00      	ldr	r3, [sp, #0]
  4009a8:	42b3      	cmp	r3, r6
  4009aa:	d002      	beq.n	4009b2 <ili93xx_draw_string+0x72>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009ac:	2407      	movs	r4, #7
  4009ae:	462f      	mov	r7, r5
  4009b0:	e7dc      	b.n	40096c <ili93xx_draw_string+0x2c>
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
			ul_x += gfont.width + 2;
  4009b2:	9b01      	ldr	r3, [sp, #4]
  4009b4:	330c      	adds	r3, #12
  4009b6:	9301      	str	r3, [sp, #4]
	while (*p_str != 0) {
  4009b8:	9a02      	ldr	r2, [sp, #8]
  4009ba:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  4009be:	9202      	str	r2, [sp, #8]
  4009c0:	b17b      	cbz	r3, 4009e2 <ili93xx_draw_string+0xa2>
		if (*p_str == '\n') {
  4009c2:	2b0a      	cmp	r3, #10
  4009c4:	d0c9      	beq.n	40095a <ili93xx_draw_string+0x1a>
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4009c6:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  4009ca:	4d07      	ldr	r5, [pc, #28]	; (4009e8 <ili93xx_draw_string+0xa8>)
  4009cc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
  4009d0:	f5a3 7520 	sub.w	r5, r3, #640	; 0x280
  4009d4:	9e01      	ldr	r6, [sp, #4]
  4009d6:	4633      	mov	r3, r6
  4009d8:	330a      	adds	r3, #10
  4009da:	9300      	str	r3, [sp, #0]
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  4009dc:	f10b 0a07 	add.w	sl, fp, #7
  4009e0:	e7e4      	b.n	4009ac <ili93xx_draw_string+0x6c>
		}

		p_str++;
	}
}
  4009e2:	b005      	add	sp, #20
  4009e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4009e8:	004077e8 	.word	0x004077e8
  4009ec:	004007fd 	.word	0x004007fd

004009f0 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  4009f0:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  4009f2:	2401      	movs	r4, #1
  4009f4:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  4009f6:	2400      	movs	r4, #0
  4009f8:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  4009fa:	f240 2502 	movw	r5, #514	; 0x202
  4009fe:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400a02:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400a06:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a0a:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400a0c:	0052      	lsls	r2, r2, #1
  400a0e:	fbb1 f2f2 	udiv	r2, r1, r2
  400a12:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400a14:	0212      	lsls	r2, r2, #8
  400a16:	b292      	uxth	r2, r2
  400a18:	432b      	orrs	r3, r5
  400a1a:	431a      	orrs	r2, r3
  400a1c:	6042      	str	r2, [r0, #4]
	return 0;
}
  400a1e:	4620      	mov	r0, r4
  400a20:	bc30      	pop	{r4, r5}
  400a22:	4770      	bx	lr

00400a24 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  400a24:	6843      	ldr	r3, [r0, #4]
  400a26:	01d2      	lsls	r2, r2, #7
  400a28:	b2d2      	uxtb	r2, r2
  400a2a:	4319      	orrs	r1, r3
  400a2c:	430a      	orrs	r2, r1
  400a2e:	6042      	str	r2, [r0, #4]
  400a30:	4770      	bx	lr

00400a32 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  400a32:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a34:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  400a36:	0609      	lsls	r1, r1, #24
  400a38:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  400a3c:	4321      	orrs	r1, r4
  400a3e:	430a      	orrs	r2, r1
  400a40:	0719      	lsls	r1, r3, #28
  400a42:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  400a46:	4311      	orrs	r1, r2
  400a48:	6041      	str	r1, [r0, #4]
}
  400a4a:	bc10      	pop	{r4}
  400a4c:	4770      	bx	lr

00400a4e <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  400a4e:	2302      	movs	r3, #2
  400a50:	6003      	str	r3, [r0, #0]
  400a52:	4770      	bx	lr

00400a54 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  400a54:	2301      	movs	r3, #1
  400a56:	fa03 f101 	lsl.w	r1, r3, r1
  400a5a:	6101      	str	r1, [r0, #16]
  400a5c:	4770      	bx	lr

00400a5e <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  400a5e:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  400a60:	bf9a      	itte	ls
  400a62:	3050      	addls	r0, #80	; 0x50
  400a64:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  400a68:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  400a6a:	4770      	bx	lr

00400a6c <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  400a6c:	6241      	str	r1, [r0, #36]	; 0x24
  400a6e:	4770      	bx	lr

00400a70 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  400a70:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  400a72:	4770      	bx	lr

00400a74 <smc_set_setup_timing>:
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  400a74:	0109      	lsls	r1, r1, #4
  400a76:	5042      	str	r2, [r0, r1]
  400a78:	4770      	bx	lr

00400a7a <smc_set_pulse_timing>:
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  400a7a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a7e:	604a      	str	r2, [r1, #4]
  400a80:	4770      	bx	lr

00400a82 <smc_set_cycle_timing>:
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  400a82:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a86:	608a      	str	r2, [r1, #8]
  400a88:	4770      	bx	lr

00400a8a <smc_set_mode>:
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  400a8a:	eb00 1101 	add.w	r1, r0, r1, lsl #4
  400a8e:	60ca      	str	r2, [r1, #12]
  400a90:	4770      	bx	lr

00400a92 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400a92:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400a94:	0189      	lsls	r1, r1, #6
  400a96:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  400a98:	2402      	movs	r4, #2
  400a9a:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400a9c:	f04f 31ff 	mov.w	r1, #4294967295
  400aa0:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400aa2:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  400aa4:	605a      	str	r2, [r3, #4]
}
  400aa6:	bc10      	pop	{r4}
  400aa8:	4770      	bx	lr

00400aaa <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400aaa:	0189      	lsls	r1, r1, #6
  400aac:	2305      	movs	r3, #5
  400aae:	5043      	str	r3, [r0, r1]
  400ab0:	4770      	bx	lr

00400ab2 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400ab2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  400ab6:	61ca      	str	r2, [r1, #28]
  400ab8:	4770      	bx	lr

00400aba <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400aba:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400abe:	624a      	str	r2, [r1, #36]	; 0x24
  400ac0:	4770      	bx	lr

00400ac2 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400ac2:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  400ac6:	6a08      	ldr	r0, [r1, #32]
}
  400ac8:	4770      	bx	lr

00400aca <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400aca:	b4f0      	push	{r4, r5, r6, r7}
  400acc:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ace:	2402      	movs	r4, #2
  400ad0:	9401      	str	r4, [sp, #4]
  400ad2:	2408      	movs	r4, #8
  400ad4:	9402      	str	r4, [sp, #8]
  400ad6:	2420      	movs	r4, #32
  400ad8:	9403      	str	r4, [sp, #12]
  400ada:	2480      	movs	r4, #128	; 0x80
  400adc:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400ade:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400ae0:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400ae2:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  400ae4:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  400ae8:	d814      	bhi.n	400b14 <tc_find_mck_divisor+0x4a>
  400aea:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400aec:	42a0      	cmp	r0, r4
  400aee:	d217      	bcs.n	400b20 <tc_find_mck_divisor+0x56>
  400af0:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400af2:	af01      	add	r7, sp, #4
  400af4:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  400af8:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400afc:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400afe:	4284      	cmp	r4, r0
  400b00:	d30a      	bcc.n	400b18 <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400b02:	4286      	cmp	r6, r0
  400b04:	d90d      	bls.n	400b22 <tc_find_mck_divisor+0x58>
			ul_index++) {
  400b06:	3501      	adds	r5, #1
	for (ul_index = 0;
  400b08:	2d05      	cmp	r5, #5
  400b0a:	d1f3      	bne.n	400af4 <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400b0c:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400b0e:	b006      	add	sp, #24
  400b10:	bcf0      	pop	{r4, r5, r6, r7}
  400b12:	4770      	bx	lr
			return 0;
  400b14:	2000      	movs	r0, #0
  400b16:	e7fa      	b.n	400b0e <tc_find_mck_divisor+0x44>
  400b18:	2000      	movs	r0, #0
  400b1a:	e7f8      	b.n	400b0e <tc_find_mck_divisor+0x44>
	return 1;
  400b1c:	2001      	movs	r0, #1
  400b1e:	e7f6      	b.n	400b0e <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400b20:	2500      	movs	r5, #0
	if (p_uldiv) {
  400b22:	b12a      	cbz	r2, 400b30 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  400b24:	a906      	add	r1, sp, #24
  400b26:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400b2a:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400b2e:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400b30:	2b00      	cmp	r3, #0
  400b32:	d0f3      	beq.n	400b1c <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  400b34:	601d      	str	r5, [r3, #0]
	return 1;
  400b36:	2001      	movs	r0, #1
  400b38:	e7e9      	b.n	400b0e <tc_find_mck_divisor+0x44>

00400b3a <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400b3a:	6943      	ldr	r3, [r0, #20]
  400b3c:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400b40:	bf1d      	ittte	ne
  400b42:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400b46:	61c1      	strne	r1, [r0, #28]
	return 0;
  400b48:	2000      	movne	r0, #0
		return 1;
  400b4a:	2001      	moveq	r0, #1
}
  400b4c:	4770      	bx	lr

00400b4e <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400b4e:	6943      	ldr	r3, [r0, #20]
  400b50:	f013 0f01 	tst.w	r3, #1
  400b54:	d005      	beq.n	400b62 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400b56:	6983      	ldr	r3, [r0, #24]
  400b58:	f3c3 0308 	ubfx	r3, r3, #0, #9
  400b5c:	600b      	str	r3, [r1, #0]

	return 0;
  400b5e:	2000      	movs	r0, #0
  400b60:	4770      	bx	lr
		return 1;
  400b62:	2001      	movs	r0, #1
}
  400b64:	4770      	bx	lr
	...

00400b68 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b68:	3801      	subs	r0, #1
  400b6a:	2802      	cmp	r0, #2
  400b6c:	d815      	bhi.n	400b9a <_write+0x32>
{
  400b6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400b72:	460e      	mov	r6, r1
  400b74:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  400b76:	b19a      	cbz	r2, 400ba0 <_write+0x38>
  400b78:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b7a:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400bb4 <_write+0x4c>
  400b7e:	4f0c      	ldr	r7, [pc, #48]	; (400bb0 <_write+0x48>)
  400b80:	f8d8 0000 	ldr.w	r0, [r8]
  400b84:	f815 1b01 	ldrb.w	r1, [r5], #1
  400b88:	683b      	ldr	r3, [r7, #0]
  400b8a:	4798      	blx	r3
  400b8c:	2800      	cmp	r0, #0
  400b8e:	db0a      	blt.n	400ba6 <_write+0x3e>
  400b90:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  400b92:	3c01      	subs	r4, #1
  400b94:	d1f4      	bne.n	400b80 <_write+0x18>
  400b96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400b9a:	f04f 30ff 	mov.w	r0, #4294967295
  400b9e:	4770      	bx	lr
	for (; len != 0; --len) {
  400ba0:	4610      	mov	r0, r2
  400ba2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  400ba6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  400baa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400bae:	bf00      	nop
  400bb0:	20000e78 	.word	0x20000e78
  400bb4:	20000e7c 	.word	0x20000e7c

00400bb8 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400bb8:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400bba:	23ac      	movs	r3, #172	; 0xac
  400bbc:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400bbe:	680b      	ldr	r3, [r1, #0]
  400bc0:	684a      	ldr	r2, [r1, #4]
  400bc2:	fbb3 f3f2 	udiv	r3, r3, r2
  400bc6:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400bc8:	1e5c      	subs	r4, r3, #1
  400bca:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400bce:	4294      	cmp	r4, r2
  400bd0:	d80b      	bhi.n	400bea <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400bd2:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400bd4:	688b      	ldr	r3, [r1, #8]
  400bd6:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400bd8:	f240 2302 	movw	r3, #514	; 0x202
  400bdc:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400be0:	2350      	movs	r3, #80	; 0x50
  400be2:	6003      	str	r3, [r0, #0]

	return 0;
  400be4:	2000      	movs	r0, #0
}
  400be6:	bc10      	pop	{r4}
  400be8:	4770      	bx	lr
		return 1;
  400bea:	2001      	movs	r0, #1
  400bec:	e7fb      	b.n	400be6 <uart_init+0x2e>

00400bee <uart_enable_interrupt>:
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
	p_uart->UART_IER = ul_sources;
  400bee:	6081      	str	r1, [r0, #8]
  400bf0:	4770      	bx	lr

00400bf2 <uart_get_status>:
 *
 * \return The current UART status.
 */
uint32_t uart_get_status(Uart *p_uart)
{
	return p_uart->UART_SR;
  400bf2:	6940      	ldr	r0, [r0, #20]
}
  400bf4:	4770      	bx	lr

00400bf6 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400bf6:	6943      	ldr	r3, [r0, #20]
  400bf8:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400bfc:	bf1a      	itte	ne
  400bfe:	61c1      	strne	r1, [r0, #28]
	return 0;
  400c00:	2000      	movne	r0, #0
		return 1;
  400c02:	2001      	moveq	r0, #1
}
  400c04:	4770      	bx	lr

00400c06 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400c06:	6943      	ldr	r3, [r0, #20]
  400c08:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400c0c:	bf1d      	ittte	ne
  400c0e:	6983      	ldrne	r3, [r0, #24]
  400c10:	700b      	strbne	r3, [r1, #0]
	return 0;
  400c12:	2000      	movne	r0, #0
		return 1;
  400c14:	2001      	moveq	r0, #1
}
  400c16:	4770      	bx	lr

00400c18 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400c18:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400c1a:	480e      	ldr	r0, [pc, #56]	; (400c54 <sysclk_init+0x3c>)
  400c1c:	4b0e      	ldr	r3, [pc, #56]	; (400c58 <sysclk_init+0x40>)
  400c1e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400c20:	213e      	movs	r1, #62	; 0x3e
  400c22:	2000      	movs	r0, #0
  400c24:	4b0d      	ldr	r3, [pc, #52]	; (400c5c <sysclk_init+0x44>)
  400c26:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400c28:	4c0d      	ldr	r4, [pc, #52]	; (400c60 <sysclk_init+0x48>)
  400c2a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400c2c:	2800      	cmp	r0, #0
  400c2e:	d0fc      	beq.n	400c2a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400c30:	4b0c      	ldr	r3, [pc, #48]	; (400c64 <sysclk_init+0x4c>)
  400c32:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400c34:	4a0c      	ldr	r2, [pc, #48]	; (400c68 <sysclk_init+0x50>)
  400c36:	4b0d      	ldr	r3, [pc, #52]	; (400c6c <sysclk_init+0x54>)
  400c38:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400c3a:	4c0d      	ldr	r4, [pc, #52]	; (400c70 <sysclk_init+0x58>)
  400c3c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400c3e:	2800      	cmp	r0, #0
  400c40:	d0fc      	beq.n	400c3c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400c42:	2010      	movs	r0, #16
  400c44:	4b0b      	ldr	r3, [pc, #44]	; (400c74 <sysclk_init+0x5c>)
  400c46:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400c48:	4b0b      	ldr	r3, [pc, #44]	; (400c78 <sysclk_init+0x60>)
  400c4a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400c4c:	4801      	ldr	r0, [pc, #4]	; (400c54 <sysclk_init+0x3c>)
  400c4e:	4b02      	ldr	r3, [pc, #8]	; (400c58 <sysclk_init+0x40>)
  400c50:	4798      	blx	r3
  400c52:	bd10      	pop	{r4, pc}
  400c54:	07270e00 	.word	0x07270e00
  400c58:	0040148d 	.word	0x0040148d
  400c5c:	004011f5 	.word	0x004011f5
  400c60:	00401249 	.word	0x00401249
  400c64:	00401259 	.word	0x00401259
  400c68:	20133f01 	.word	0x20133f01
  400c6c:	400e0400 	.word	0x400e0400
  400c70:	00401269 	.word	0x00401269
  400c74:	00401191 	.word	0x00401191
  400c78:	0040137d 	.word	0x0040137d

00400c7c <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400c7c:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400c7e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400c82:	4b46      	ldr	r3, [pc, #280]	; (400d9c <board_init+0x120>)
  400c84:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  400c86:	200b      	movs	r0, #11
  400c88:	4c45      	ldr	r4, [pc, #276]	; (400da0 <board_init+0x124>)
  400c8a:	47a0      	blx	r4
  400c8c:	200c      	movs	r0, #12
  400c8e:	47a0      	blx	r4
  400c90:	200d      	movs	r0, #13
  400c92:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400c94:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400c98:	2013      	movs	r0, #19
  400c9a:	4c42      	ldr	r4, [pc, #264]	; (400da4 <board_init+0x128>)
  400c9c:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  400c9e:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400ca2:	2014      	movs	r0, #20
  400ca4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400ca6:	4940      	ldr	r1, [pc, #256]	; (400da8 <board_init+0x12c>)
  400ca8:	2023      	movs	r0, #35	; 0x23
  400caa:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400cac:	493f      	ldr	r1, [pc, #252]	; (400dac <board_init+0x130>)
  400cae:	204c      	movs	r0, #76	; 0x4c
  400cb0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400cb2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400cb6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400cba:	483d      	ldr	r0, [pc, #244]	; (400db0 <board_init+0x134>)
  400cbc:	4b3d      	ldr	r3, [pc, #244]	; (400db4 <board_init+0x138>)
  400cbe:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400cc0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cc4:	2000      	movs	r0, #0
  400cc6:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400cc8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400ccc:	2008      	movs	r0, #8
  400cce:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  400cd0:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400cd4:	2052      	movs	r0, #82	; 0x52
  400cd6:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400cd8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cdc:	200c      	movs	r0, #12
  400cde:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400ce0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400ce4:	200d      	movs	r0, #13
  400ce6:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400ce8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cec:	200e      	movs	r0, #14
  400cee:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400cf0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cf4:	200b      	movs	r0, #11
  400cf6:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400cf8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400cfc:	2015      	movs	r0, #21
  400cfe:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  400d00:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d04:	2016      	movs	r0, #22
  400d06:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400d08:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d0c:	2017      	movs	r0, #23
  400d0e:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  400d10:	2017      	movs	r0, #23
  400d12:	4b29      	ldr	r3, [pc, #164]	; (400db8 <board_init+0x13c>)
  400d14:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400d16:	4d29      	ldr	r5, [pc, #164]	; (400dbc <board_init+0x140>)
  400d18:	4629      	mov	r1, r5
  400d1a:	2040      	movs	r0, #64	; 0x40
  400d1c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  400d1e:	4629      	mov	r1, r5
  400d20:	2041      	movs	r0, #65	; 0x41
  400d22:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400d24:	4629      	mov	r1, r5
  400d26:	2042      	movs	r0, #66	; 0x42
  400d28:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400d2a:	4629      	mov	r1, r5
  400d2c:	2043      	movs	r0, #67	; 0x43
  400d2e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  400d30:	4629      	mov	r1, r5
  400d32:	2044      	movs	r0, #68	; 0x44
  400d34:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400d36:	4629      	mov	r1, r5
  400d38:	2045      	movs	r0, #69	; 0x45
  400d3a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400d3c:	4629      	mov	r1, r5
  400d3e:	2046      	movs	r0, #70	; 0x46
  400d40:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  400d42:	4629      	mov	r1, r5
  400d44:	2047      	movs	r0, #71	; 0x47
  400d46:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  400d48:	4629      	mov	r1, r5
  400d4a:	204b      	movs	r0, #75	; 0x4b
  400d4c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  400d4e:	4629      	mov	r1, r5
  400d50:	2048      	movs	r0, #72	; 0x48
  400d52:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  400d54:	4629      	mov	r1, r5
  400d56:	204f      	movs	r0, #79	; 0x4f
  400d58:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  400d5a:	4629      	mov	r1, r5
  400d5c:	2053      	movs	r0, #83	; 0x53
  400d5e:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400d60:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400d64:	204d      	movs	r0, #77	; 0x4d
  400d66:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  400d68:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  400d6c:	4629      	mov	r1, r5
  400d6e:	2010      	movs	r0, #16
  400d70:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  400d72:	4629      	mov	r1, r5
  400d74:	2011      	movs	r0, #17
  400d76:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400d78:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d7c:	200c      	movs	r0, #12
  400d7e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400d80:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d84:	200d      	movs	r0, #13
  400d86:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400d88:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d8c:	200e      	movs	r0, #14
  400d8e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  400d90:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400d94:	200b      	movs	r0, #11
  400d96:	47a0      	blx	r4
  400d98:	bd38      	pop	{r3, r4, r5, pc}
  400d9a:	bf00      	nop
  400d9c:	400e1450 	.word	0x400e1450
  400da0:	00401279 	.word	0x00401279
  400da4:	00400ef5 	.word	0x00400ef5
  400da8:	28000079 	.word	0x28000079
  400dac:	28000059 	.word	0x28000059
  400db0:	400e0e00 	.word	0x400e0e00
  400db4:	00401015 	.word	0x00401015
  400db8:	00400eb9 	.word	0x00400eb9
  400dbc:	08000001 	.word	0x08000001

00400dc0 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  400dc0:	6301      	str	r1, [r0, #48]	; 0x30
  400dc2:	4770      	bx	lr

00400dc4 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400dc4:	6341      	str	r1, [r0, #52]	; 0x34
  400dc6:	4770      	bx	lr

00400dc8 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400dc8:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400dca:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400dce:	d039      	beq.n	400e44 <pio_set_peripheral+0x7c>
  400dd0:	d813      	bhi.n	400dfa <pio_set_peripheral+0x32>
  400dd2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400dd6:	d025      	beq.n	400e24 <pio_set_peripheral+0x5c>
  400dd8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400ddc:	d10a      	bne.n	400df4 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400dde:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400de0:	4313      	orrs	r3, r2
  400de2:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400de4:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400de6:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400de8:	400b      	ands	r3, r1
  400dea:	ea23 0302 	bic.w	r3, r3, r2
  400dee:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400df0:	6042      	str	r2, [r0, #4]
  400df2:	4770      	bx	lr
	switch (ul_type) {
  400df4:	2900      	cmp	r1, #0
  400df6:	d1fb      	bne.n	400df0 <pio_set_peripheral+0x28>
  400df8:	4770      	bx	lr
  400dfa:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  400dfe:	d020      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e00:	d809      	bhi.n	400e16 <pio_set_peripheral+0x4e>
  400e02:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400e06:	d1f3      	bne.n	400df0 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e08:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400e0a:	4313      	orrs	r3, r2
  400e0c:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e0e:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e10:	4313      	orrs	r3, r2
  400e12:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e14:	e7ec      	b.n	400df0 <pio_set_peripheral+0x28>
	switch (ul_type) {
  400e16:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400e1a:	d012      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e1c:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  400e20:	d00f      	beq.n	400e42 <pio_set_peripheral+0x7a>
  400e22:	e7e5      	b.n	400df0 <pio_set_peripheral+0x28>
{
  400e24:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e26:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e28:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400e2a:	43d3      	mvns	r3, r2
  400e2c:	4021      	ands	r1, r4
  400e2e:	461c      	mov	r4, r3
  400e30:	4019      	ands	r1, r3
  400e32:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e34:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400e36:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400e38:	400b      	ands	r3, r1
  400e3a:	4023      	ands	r3, r4
  400e3c:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400e3e:	6042      	str	r2, [r0, #4]
}
  400e40:	bc10      	pop	{r4}
  400e42:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  400e44:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400e46:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400e48:	400b      	ands	r3, r1
  400e4a:	ea23 0302 	bic.w	r3, r3, r2
  400e4e:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400e50:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  400e52:	4313      	orrs	r3, r2
  400e54:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400e56:	e7cb      	b.n	400df0 <pio_set_peripheral+0x28>

00400e58 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400e58:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e5a:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400e5e:	bf14      	ite	ne
  400e60:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400e62:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400e64:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400e68:	bf14      	ite	ne
  400e6a:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400e6c:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400e6e:	f012 0f02 	tst.w	r2, #2
  400e72:	d107      	bne.n	400e84 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  400e74:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400e78:	bf18      	it	ne
  400e7a:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400e7e:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400e80:	6001      	str	r1, [r0, #0]
  400e82:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  400e84:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400e88:	e7f9      	b.n	400e7e <pio_set_input+0x26>

00400e8a <pio_set_output>:
{
  400e8a:	b410      	push	{r4}
  400e8c:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400e8e:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400e90:	b944      	cbnz	r4, 400ea4 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  400e92:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  400e94:	b143      	cbz	r3, 400ea8 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  400e96:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400e98:	b942      	cbnz	r2, 400eac <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400e9a:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400e9c:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400e9e:	6001      	str	r1, [r0, #0]
}
  400ea0:	bc10      	pop	{r4}
  400ea2:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400ea4:	6641      	str	r1, [r0, #100]	; 0x64
  400ea6:	e7f5      	b.n	400e94 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400ea8:	6541      	str	r1, [r0, #84]	; 0x54
  400eaa:	e7f5      	b.n	400e98 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400eac:	6301      	str	r1, [r0, #48]	; 0x30
  400eae:	e7f5      	b.n	400e9c <pio_set_output+0x12>

00400eb0 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  400eb0:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  400eb2:	4770      	bx	lr

00400eb4 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400eb4:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400eb6:	4770      	bx	lr

00400eb8 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400eb8:	0943      	lsrs	r3, r0, #5
  400eba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ebe:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400ec2:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400ec4:	f000 001f 	and.w	r0, r0, #31
  400ec8:	2201      	movs	r2, #1
  400eca:	fa02 f000 	lsl.w	r0, r2, r0
  400ece:	6358      	str	r0, [r3, #52]	; 0x34
  400ed0:	4770      	bx	lr

00400ed2 <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400ed2:	0943      	lsrs	r3, r0, #5
  400ed4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400ed8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400edc:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  400ede:	6b99      	ldr	r1, [r3, #56]	; 0x38
  400ee0:	f000 021f 	and.w	r2, r0, #31
  400ee4:	2001      	movs	r0, #1
  400ee6:	4090      	lsls	r0, r2
  400ee8:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400eea:	bf14      	ite	ne
  400eec:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  400eee:	6318      	streq	r0, [r3, #48]	; 0x30
  400ef0:	4770      	bx	lr
	...

00400ef4 <pio_configure_pin>:
{
  400ef4:	b570      	push	{r4, r5, r6, lr}
  400ef6:	b082      	sub	sp, #8
  400ef8:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400efa:	0943      	lsrs	r3, r0, #5
  400efc:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400f00:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400f04:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400f06:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400f0a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400f0e:	d053      	beq.n	400fb8 <pio_configure_pin+0xc4>
  400f10:	d80a      	bhi.n	400f28 <pio_configure_pin+0x34>
  400f12:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400f16:	d02d      	beq.n	400f74 <pio_configure_pin+0x80>
  400f18:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400f1c:	d03b      	beq.n	400f96 <pio_configure_pin+0xa2>
  400f1e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400f22:	d015      	beq.n	400f50 <pio_configure_pin+0x5c>
		return 0;
  400f24:	2000      	movs	r0, #0
  400f26:	e023      	b.n	400f70 <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400f28:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400f2c:	d055      	beq.n	400fda <pio_configure_pin+0xe6>
  400f2e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400f32:	d052      	beq.n	400fda <pio_configure_pin+0xe6>
  400f34:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400f38:	d1f4      	bne.n	400f24 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400f3a:	f000 011f 	and.w	r1, r0, #31
  400f3e:	2601      	movs	r6, #1
  400f40:	462a      	mov	r2, r5
  400f42:	fa06 f101 	lsl.w	r1, r6, r1
  400f46:	4620      	mov	r0, r4
  400f48:	4b2f      	ldr	r3, [pc, #188]	; (401008 <pio_configure_pin+0x114>)
  400f4a:	4798      	blx	r3
	return 1;
  400f4c:	4630      	mov	r0, r6
		break;
  400f4e:	e00f      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400f50:	f000 001f 	and.w	r0, r0, #31
  400f54:	2601      	movs	r6, #1
  400f56:	4086      	lsls	r6, r0
  400f58:	4632      	mov	r2, r6
  400f5a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400f5e:	4620      	mov	r0, r4
  400f60:	4b2a      	ldr	r3, [pc, #168]	; (40100c <pio_configure_pin+0x118>)
  400f62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f64:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f68:	bf14      	ite	ne
  400f6a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f6c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f6e:	2001      	movs	r0, #1
}
  400f70:	b002      	add	sp, #8
  400f72:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400f74:	f000 001f 	and.w	r0, r0, #31
  400f78:	2601      	movs	r6, #1
  400f7a:	4086      	lsls	r6, r0
  400f7c:	4632      	mov	r2, r6
  400f7e:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400f82:	4620      	mov	r0, r4
  400f84:	4b21      	ldr	r3, [pc, #132]	; (40100c <pio_configure_pin+0x118>)
  400f86:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400f88:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400f8c:	bf14      	ite	ne
  400f8e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400f90:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400f92:	2001      	movs	r0, #1
  400f94:	e7ec      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400f96:	f000 001f 	and.w	r0, r0, #31
  400f9a:	2601      	movs	r6, #1
  400f9c:	4086      	lsls	r6, r0
  400f9e:	4632      	mov	r2, r6
  400fa0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400fa4:	4620      	mov	r0, r4
  400fa6:	4b19      	ldr	r3, [pc, #100]	; (40100c <pio_configure_pin+0x118>)
  400fa8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400faa:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fae:	bf14      	ite	ne
  400fb0:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fb2:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fb4:	2001      	movs	r0, #1
  400fb6:	e7db      	b.n	400f70 <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400fb8:	f000 001f 	and.w	r0, r0, #31
  400fbc:	2601      	movs	r6, #1
  400fbe:	4086      	lsls	r6, r0
  400fc0:	4632      	mov	r2, r6
  400fc2:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400fc6:	4620      	mov	r0, r4
  400fc8:	4b10      	ldr	r3, [pc, #64]	; (40100c <pio_configure_pin+0x118>)
  400fca:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400fcc:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400fd0:	bf14      	ite	ne
  400fd2:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400fd4:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400fd6:	2001      	movs	r0, #1
  400fd8:	e7ca      	b.n	400f70 <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400fda:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400fde:	f000 011f 	and.w	r1, r0, #31
  400fe2:	2601      	movs	r6, #1
  400fe4:	ea05 0306 	and.w	r3, r5, r6
  400fe8:	9300      	str	r3, [sp, #0]
  400fea:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400fee:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ff2:	bf14      	ite	ne
  400ff4:	2200      	movne	r2, #0
  400ff6:	2201      	moveq	r2, #1
  400ff8:	fa06 f101 	lsl.w	r1, r6, r1
  400ffc:	4620      	mov	r0, r4
  400ffe:	4c04      	ldr	r4, [pc, #16]	; (401010 <pio_configure_pin+0x11c>)
  401000:	47a0      	blx	r4
	return 1;
  401002:	4630      	mov	r0, r6
		break;
  401004:	e7b4      	b.n	400f70 <pio_configure_pin+0x7c>
  401006:	bf00      	nop
  401008:	00400e59 	.word	0x00400e59
  40100c:	00400dc9 	.word	0x00400dc9
  401010:	00400e8b 	.word	0x00400e8b

00401014 <pio_configure_pin_group>:
{
  401014:	b570      	push	{r4, r5, r6, lr}
  401016:	b082      	sub	sp, #8
  401018:	4605      	mov	r5, r0
  40101a:	460e      	mov	r6, r1
  40101c:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40101e:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  401022:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401026:	d03d      	beq.n	4010a4 <pio_configure_pin_group+0x90>
  401028:	d80a      	bhi.n	401040 <pio_configure_pin_group+0x2c>
  40102a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40102e:	d021      	beq.n	401074 <pio_configure_pin_group+0x60>
  401030:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401034:	d02a      	beq.n	40108c <pio_configure_pin_group+0x78>
  401036:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40103a:	d00e      	beq.n	40105a <pio_configure_pin_group+0x46>
		return 0;
  40103c:	2000      	movs	r0, #0
  40103e:	e017      	b.n	401070 <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  401040:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401044:	d03a      	beq.n	4010bc <pio_configure_pin_group+0xa8>
  401046:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40104a:	d037      	beq.n	4010bc <pio_configure_pin_group+0xa8>
  40104c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401050:	d1f4      	bne.n	40103c <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  401052:	4b23      	ldr	r3, [pc, #140]	; (4010e0 <pio_configure_pin_group+0xcc>)
  401054:	4798      	blx	r3
	return 1;
  401056:	2001      	movs	r0, #1
		break;
  401058:	e00a      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  40105a:	460a      	mov	r2, r1
  40105c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401060:	4b20      	ldr	r3, [pc, #128]	; (4010e4 <pio_configure_pin_group+0xd0>)
  401062:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401064:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401068:	bf14      	ite	ne
  40106a:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40106c:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  40106e:	2001      	movs	r0, #1
}
  401070:	b002      	add	sp, #8
  401072:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  401074:	460a      	mov	r2, r1
  401076:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40107a:	4b1a      	ldr	r3, [pc, #104]	; (4010e4 <pio_configure_pin_group+0xd0>)
  40107c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40107e:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  401082:	bf14      	ite	ne
  401084:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  401086:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  401088:	2001      	movs	r0, #1
  40108a:	e7f1      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  40108c:	460a      	mov	r2, r1
  40108e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401092:	4b14      	ldr	r3, [pc, #80]	; (4010e4 <pio_configure_pin_group+0xd0>)
  401094:	4798      	blx	r3
	if (ul_pull_up_enable) {
  401096:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40109a:	bf14      	ite	ne
  40109c:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40109e:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010a0:	2001      	movs	r0, #1
  4010a2:	e7e5      	b.n	401070 <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  4010a4:	460a      	mov	r2, r1
  4010a6:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4010aa:	4b0e      	ldr	r3, [pc, #56]	; (4010e4 <pio_configure_pin_group+0xd0>)
  4010ac:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4010ae:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4010b2:	bf14      	ite	ne
  4010b4:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4010b6:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4010b8:	2001      	movs	r0, #1
  4010ba:	e7d9      	b.n	401070 <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4010bc:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  4010c0:	f004 0301 	and.w	r3, r4, #1
  4010c4:	9300      	str	r3, [sp, #0]
  4010c6:	f3c4 0380 	ubfx	r3, r4, #2, #1
  4010ca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  4010ce:	bf14      	ite	ne
  4010d0:	2200      	movne	r2, #0
  4010d2:	2201      	moveq	r2, #1
  4010d4:	4631      	mov	r1, r6
  4010d6:	4628      	mov	r0, r5
  4010d8:	4c03      	ldr	r4, [pc, #12]	; (4010e8 <pio_configure_pin_group+0xd4>)
  4010da:	47a0      	blx	r4
	return 1;
  4010dc:	2001      	movs	r0, #1
		break;
  4010de:	e7c7      	b.n	401070 <pio_configure_pin_group+0x5c>
  4010e0:	00400e59 	.word	0x00400e59
  4010e4:	00400dc9 	.word	0x00400dc9
  4010e8:	00400e8b 	.word	0x00400e8b

004010ec <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4010ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4010f0:	4681      	mov	r9, r0
  4010f2:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4010f4:	4b12      	ldr	r3, [pc, #72]	; (401140 <pio_handler_process+0x54>)
  4010f6:	4798      	blx	r3
  4010f8:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  4010fa:	4648      	mov	r0, r9
  4010fc:	4b11      	ldr	r3, [pc, #68]	; (401144 <pio_handler_process+0x58>)
  4010fe:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  401100:	4005      	ands	r5, r0
  401102:	d013      	beq.n	40112c <pio_handler_process+0x40>
  401104:	4c10      	ldr	r4, [pc, #64]	; (401148 <pio_handler_process+0x5c>)
  401106:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40110a:	e003      	b.n	401114 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  40110c:	42b4      	cmp	r4, r6
  40110e:	d00d      	beq.n	40112c <pio_handler_process+0x40>
  401110:	3410      	adds	r4, #16
		while (status != 0) {
  401112:	b15d      	cbz	r5, 40112c <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  401114:	6820      	ldr	r0, [r4, #0]
  401116:	42b8      	cmp	r0, r7
  401118:	d1f8      	bne.n	40110c <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40111a:	6861      	ldr	r1, [r4, #4]
  40111c:	4229      	tst	r1, r5
  40111e:	d0f5      	beq.n	40110c <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401120:	68e3      	ldr	r3, [r4, #12]
  401122:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  401124:	6863      	ldr	r3, [r4, #4]
  401126:	ea25 0503 	bic.w	r5, r5, r3
  40112a:	e7ef      	b.n	40110c <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  40112c:	4b07      	ldr	r3, [pc, #28]	; (40114c <pio_handler_process+0x60>)
  40112e:	681b      	ldr	r3, [r3, #0]
  401130:	b123      	cbz	r3, 40113c <pio_handler_process+0x50>
		if (pio_capture_handler) {
  401132:	4b07      	ldr	r3, [pc, #28]	; (401150 <pio_handler_process+0x64>)
  401134:	681b      	ldr	r3, [r3, #0]
  401136:	b10b      	cbz	r3, 40113c <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  401138:	4648      	mov	r0, r9
  40113a:	4798      	blx	r3
  40113c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  401140:	00400eb1 	.word	0x00400eb1
  401144:	00400eb5 	.word	0x00400eb5
  401148:	20000dc8 	.word	0x20000dc8
  40114c:	20000e80 	.word	0x20000e80
  401150:	20000e38 	.word	0x20000e38

00401154 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401154:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  401156:	210b      	movs	r1, #11
  401158:	4801      	ldr	r0, [pc, #4]	; (401160 <PIOA_Handler+0xc>)
  40115a:	4b02      	ldr	r3, [pc, #8]	; (401164 <PIOA_Handler+0x10>)
  40115c:	4798      	blx	r3
  40115e:	bd08      	pop	{r3, pc}
  401160:	400e0e00 	.word	0x400e0e00
  401164:	004010ed 	.word	0x004010ed

00401168 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401168:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  40116a:	210c      	movs	r1, #12
  40116c:	4801      	ldr	r0, [pc, #4]	; (401174 <PIOB_Handler+0xc>)
  40116e:	4b02      	ldr	r3, [pc, #8]	; (401178 <PIOB_Handler+0x10>)
  401170:	4798      	blx	r3
  401172:	bd08      	pop	{r3, pc}
  401174:	400e1000 	.word	0x400e1000
  401178:	004010ed 	.word	0x004010ed

0040117c <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  40117c:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40117e:	210d      	movs	r1, #13
  401180:	4801      	ldr	r0, [pc, #4]	; (401188 <PIOC_Handler+0xc>)
  401182:	4b02      	ldr	r3, [pc, #8]	; (40118c <PIOC_Handler+0x10>)
  401184:	4798      	blx	r3
  401186:	bd08      	pop	{r3, pc}
  401188:	400e1200 	.word	0x400e1200
  40118c:	004010ed 	.word	0x004010ed

00401190 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401190:	4a17      	ldr	r2, [pc, #92]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  401192:	6b13      	ldr	r3, [r2, #48]	; 0x30
  401194:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  401198:	4318      	orrs	r0, r3
  40119a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40119c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40119e:	f013 0f08 	tst.w	r3, #8
  4011a2:	d10a      	bne.n	4011ba <pmc_switch_mck_to_pllack+0x2a>
  4011a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011a8:	4911      	ldr	r1, [pc, #68]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011aa:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011ac:	f012 0f08 	tst.w	r2, #8
  4011b0:	d103      	bne.n	4011ba <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011b2:	3b01      	subs	r3, #1
  4011b4:	d1f9      	bne.n	4011aa <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  4011b6:	2001      	movs	r0, #1
  4011b8:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4011ba:	4a0d      	ldr	r2, [pc, #52]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011bc:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4011be:	f023 0303 	bic.w	r3, r3, #3
  4011c2:	f043 0302 	orr.w	r3, r3, #2
  4011c6:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4011c8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4011ca:	f013 0f08 	tst.w	r3, #8
  4011ce:	d10a      	bne.n	4011e6 <pmc_switch_mck_to_pllack+0x56>
  4011d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4011d4:	4906      	ldr	r1, [pc, #24]	; (4011f0 <pmc_switch_mck_to_pllack+0x60>)
  4011d6:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  4011d8:	f012 0f08 	tst.w	r2, #8
  4011dc:	d105      	bne.n	4011ea <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4011de:	3b01      	subs	r3, #1
  4011e0:	d1f9      	bne.n	4011d6 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  4011e2:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  4011e4:	4770      	bx	lr
	return 0;
  4011e6:	2000      	movs	r0, #0
  4011e8:	4770      	bx	lr
  4011ea:	2000      	movs	r0, #0
  4011ec:	4770      	bx	lr
  4011ee:	bf00      	nop
  4011f0:	400e0400 	.word	0x400e0400

004011f4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4011f4:	b9c8      	cbnz	r0, 40122a <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4011f6:	4a11      	ldr	r2, [pc, #68]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  4011f8:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4011fa:	0209      	lsls	r1, r1, #8
  4011fc:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4011fe:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401202:	f023 0303 	bic.w	r3, r3, #3
  401206:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40120a:	f043 0301 	orr.w	r3, r3, #1
  40120e:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401210:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401212:	6e93      	ldr	r3, [r2, #104]	; 0x68
  401214:	f013 0f01 	tst.w	r3, #1
  401218:	d0fb      	beq.n	401212 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  40121a:	4a08      	ldr	r2, [pc, #32]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  40121c:	6a13      	ldr	r3, [r2, #32]
  40121e:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401222:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401226:	6213      	str	r3, [r2, #32]
  401228:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40122a:	4904      	ldr	r1, [pc, #16]	; (40123c <pmc_switch_mainck_to_xtal+0x48>)
  40122c:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40122e:	4a04      	ldr	r2, [pc, #16]	; (401240 <pmc_switch_mainck_to_xtal+0x4c>)
  401230:	401a      	ands	r2, r3
  401232:	4b04      	ldr	r3, [pc, #16]	; (401244 <pmc_switch_mainck_to_xtal+0x50>)
  401234:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401236:	620b      	str	r3, [r1, #32]
  401238:	4770      	bx	lr
  40123a:	bf00      	nop
  40123c:	400e0400 	.word	0x400e0400
  401240:	fec8fffc 	.word	0xfec8fffc
  401244:	01370002 	.word	0x01370002

00401248 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401248:	4b02      	ldr	r3, [pc, #8]	; (401254 <pmc_osc_is_ready_mainck+0xc>)
  40124a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40124c:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  401250:	4770      	bx	lr
  401252:	bf00      	nop
  401254:	400e0400 	.word	0x400e0400

00401258 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401258:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40125c:	4b01      	ldr	r3, [pc, #4]	; (401264 <pmc_disable_pllack+0xc>)
  40125e:	629a      	str	r2, [r3, #40]	; 0x28
  401260:	4770      	bx	lr
  401262:	bf00      	nop
  401264:	400e0400 	.word	0x400e0400

00401268 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401268:	4b02      	ldr	r3, [pc, #8]	; (401274 <pmc_is_locked_pllack+0xc>)
  40126a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40126c:	f000 0002 	and.w	r0, r0, #2
  401270:	4770      	bx	lr
  401272:	bf00      	nop
  401274:	400e0400 	.word	0x400e0400

00401278 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  401278:	2822      	cmp	r0, #34	; 0x22
  40127a:	d81e      	bhi.n	4012ba <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40127c:	281f      	cmp	r0, #31
  40127e:	d80c      	bhi.n	40129a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401280:	4b11      	ldr	r3, [pc, #68]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  401282:	699a      	ldr	r2, [r3, #24]
  401284:	2301      	movs	r3, #1
  401286:	4083      	lsls	r3, r0
  401288:	4393      	bics	r3, r2
  40128a:	d018      	beq.n	4012be <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40128c:	2301      	movs	r3, #1
  40128e:	fa03 f000 	lsl.w	r0, r3, r0
  401292:	4b0d      	ldr	r3, [pc, #52]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  401294:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  401296:	2000      	movs	r0, #0
  401298:	4770      	bx	lr
		ul_id -= 32;
  40129a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40129c:	4b0a      	ldr	r3, [pc, #40]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  40129e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4012a2:	2301      	movs	r3, #1
  4012a4:	4083      	lsls	r3, r0
  4012a6:	4393      	bics	r3, r2
  4012a8:	d00b      	beq.n	4012c2 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  4012aa:	2301      	movs	r3, #1
  4012ac:	fa03 f000 	lsl.w	r0, r3, r0
  4012b0:	4b05      	ldr	r3, [pc, #20]	; (4012c8 <pmc_enable_periph_clk+0x50>)
  4012b2:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  4012b6:	2000      	movs	r0, #0
  4012b8:	4770      	bx	lr
		return 1;
  4012ba:	2001      	movs	r0, #1
  4012bc:	4770      	bx	lr
	return 0;
  4012be:	2000      	movs	r0, #0
  4012c0:	4770      	bx	lr
  4012c2:	2000      	movs	r0, #0
}
  4012c4:	4770      	bx	lr
  4012c6:	bf00      	nop
  4012c8:	400e0400 	.word	0x400e0400

004012cc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4012cc:	e7fe      	b.n	4012cc <Dummy_Handler>
	...

004012d0 <Reset_Handler>:
{
  4012d0:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  4012d2:	4b21      	ldr	r3, [pc, #132]	; (401358 <Reset_Handler+0x88>)
  4012d4:	4a21      	ldr	r2, [pc, #132]	; (40135c <Reset_Handler+0x8c>)
  4012d6:	429a      	cmp	r2, r3
  4012d8:	d928      	bls.n	40132c <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  4012da:	4b21      	ldr	r3, [pc, #132]	; (401360 <Reset_Handler+0x90>)
  4012dc:	4a1e      	ldr	r2, [pc, #120]	; (401358 <Reset_Handler+0x88>)
  4012de:	429a      	cmp	r2, r3
  4012e0:	d20c      	bcs.n	4012fc <Reset_Handler+0x2c>
  4012e2:	3b01      	subs	r3, #1
  4012e4:	1a9b      	subs	r3, r3, r2
  4012e6:	f023 0303 	bic.w	r3, r3, #3
  4012ea:	3304      	adds	r3, #4
  4012ec:	4413      	add	r3, r2
  4012ee:	491b      	ldr	r1, [pc, #108]	; (40135c <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  4012f0:	f851 0b04 	ldr.w	r0, [r1], #4
  4012f4:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  4012f8:	429a      	cmp	r2, r3
  4012fa:	d1f9      	bne.n	4012f0 <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  4012fc:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  4012fe:	4b19      	ldr	r3, [pc, #100]	; (401364 <Reset_Handler+0x94>)
  401300:	4a19      	ldr	r2, [pc, #100]	; (401368 <Reset_Handler+0x98>)
  401302:	429a      	cmp	r2, r3
  401304:	d20a      	bcs.n	40131c <Reset_Handler+0x4c>
  401306:	3b01      	subs	r3, #1
  401308:	1a9b      	subs	r3, r3, r2
  40130a:	f023 0303 	bic.w	r3, r3, #3
  40130e:	3304      	adds	r3, #4
  401310:	4413      	add	r3, r2
		*pDest++ = 0;
  401312:	2100      	movs	r1, #0
  401314:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  401318:	429a      	cmp	r2, r3
  40131a:	d1fb      	bne.n	401314 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  40131c:	4b13      	ldr	r3, [pc, #76]	; (40136c <Reset_Handler+0x9c>)
  40131e:	4a14      	ldr	r2, [pc, #80]	; (401370 <Reset_Handler+0xa0>)
  401320:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  401322:	4b14      	ldr	r3, [pc, #80]	; (401374 <Reset_Handler+0xa4>)
  401324:	4798      	blx	r3
	main();
  401326:	4b14      	ldr	r3, [pc, #80]	; (401378 <Reset_Handler+0xa8>)
  401328:	4798      	blx	r3
  40132a:	e7fe      	b.n	40132a <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  40132c:	4b0a      	ldr	r3, [pc, #40]	; (401358 <Reset_Handler+0x88>)
  40132e:	4a0b      	ldr	r2, [pc, #44]	; (40135c <Reset_Handler+0x8c>)
  401330:	429a      	cmp	r2, r3
  401332:	d2e3      	bcs.n	4012fc <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  401334:	4b0a      	ldr	r3, [pc, #40]	; (401360 <Reset_Handler+0x90>)
  401336:	4808      	ldr	r0, [pc, #32]	; (401358 <Reset_Handler+0x88>)
  401338:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  40133a:	4611      	mov	r1, r2
  40133c:	3a04      	subs	r2, #4
  40133e:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  401340:	2800      	cmp	r0, #0
  401342:	d0db      	beq.n	4012fc <Reset_Handler+0x2c>
  401344:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  401348:	f852 0904 	ldr.w	r0, [r2], #-4
  40134c:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  401350:	42ca      	cmn	r2, r1
  401352:	d1f9      	bne.n	401348 <Reset_Handler+0x78>
  401354:	e7d2      	b.n	4012fc <Reset_Handler+0x2c>
  401356:	bf00      	nop
  401358:	20000000 	.word	0x20000000
  40135c:	0040834c 	.word	0x0040834c
  401360:	200009e8 	.word	0x200009e8
  401364:	20000ebc 	.word	0x20000ebc
  401368:	200009e8 	.word	0x200009e8
  40136c:	e000ed00 	.word	0xe000ed00
  401370:	00400000 	.word	0x00400000
  401374:	004028ad 	.word	0x004028ad
  401378:	00401d81 	.word	0x00401d81

0040137c <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  40137c:	4b3c      	ldr	r3, [pc, #240]	; (401470 <SystemCoreClockUpdate+0xf4>)
  40137e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401380:	f003 0303 	and.w	r3, r3, #3
  401384:	2b03      	cmp	r3, #3
  401386:	d80e      	bhi.n	4013a6 <SystemCoreClockUpdate+0x2a>
  401388:	e8df f003 	tbb	[pc, r3]
  40138c:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  401390:	4b38      	ldr	r3, [pc, #224]	; (401474 <SystemCoreClockUpdate+0xf8>)
  401392:	695b      	ldr	r3, [r3, #20]
  401394:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401398:	bf14      	ite	ne
  40139a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  40139e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  4013a2:	4b35      	ldr	r3, [pc, #212]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013a4:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4013a6:	4b32      	ldr	r3, [pc, #200]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013aa:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013ae:	2b70      	cmp	r3, #112	; 0x70
  4013b0:	d055      	beq.n	40145e <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b2:	4b2f      	ldr	r3, [pc, #188]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  4013b6:	4930      	ldr	r1, [pc, #192]	; (401478 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4013b8:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  4013bc:	680b      	ldr	r3, [r1, #0]
  4013be:	40d3      	lsrs	r3, r2
  4013c0:	600b      	str	r3, [r1, #0]
  4013c2:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013c4:	4b2a      	ldr	r3, [pc, #168]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  4013cc:	d003      	beq.n	4013d6 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4013ce:	4a2b      	ldr	r2, [pc, #172]	; (40147c <SystemCoreClockUpdate+0x100>)
  4013d0:	4b29      	ldr	r3, [pc, #164]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013d2:	601a      	str	r2, [r3, #0]
  4013d4:	e7e7      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013d6:	4a2a      	ldr	r2, [pc, #168]	; (401480 <SystemCoreClockUpdate+0x104>)
  4013d8:	4b27      	ldr	r3, [pc, #156]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013da:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4013dc:	4b24      	ldr	r3, [pc, #144]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013de:	6a1b      	ldr	r3, [r3, #32]
  4013e0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013e4:	2b10      	cmp	r3, #16
  4013e6:	d005      	beq.n	4013f4 <SystemCoreClockUpdate+0x78>
  4013e8:	2b20      	cmp	r3, #32
  4013ea:	d1dc      	bne.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  4013ec:	4a23      	ldr	r2, [pc, #140]	; (40147c <SystemCoreClockUpdate+0x100>)
  4013ee:	4b22      	ldr	r3, [pc, #136]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013f0:	601a      	str	r2, [r3, #0]
			break;
  4013f2:	e7d8      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4013f4:	4a23      	ldr	r2, [pc, #140]	; (401484 <SystemCoreClockUpdate+0x108>)
  4013f6:	4b20      	ldr	r3, [pc, #128]	; (401478 <SystemCoreClockUpdate+0xfc>)
  4013f8:	601a      	str	r2, [r3, #0]
			break;
  4013fa:	e7d4      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4013fc:	4b1c      	ldr	r3, [pc, #112]	; (401470 <SystemCoreClockUpdate+0xf4>)
  4013fe:	6a1b      	ldr	r3, [r3, #32]
  401400:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  401404:	d018      	beq.n	401438 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  401406:	4a1d      	ldr	r2, [pc, #116]	; (40147c <SystemCoreClockUpdate+0x100>)
  401408:	4b1b      	ldr	r3, [pc, #108]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40140a:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40140c:	4b18      	ldr	r3, [pc, #96]	; (401470 <SystemCoreClockUpdate+0xf4>)
  40140e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401410:	f003 0303 	and.w	r3, r3, #3
  401414:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  401416:	4a16      	ldr	r2, [pc, #88]	; (401470 <SystemCoreClockUpdate+0xf4>)
  401418:	bf07      	ittee	eq
  40141a:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  40141c:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  40141e:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401420:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  401422:	4815      	ldr	r0, [pc, #84]	; (401478 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  401424:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  401428:	6803      	ldr	r3, [r0, #0]
  40142a:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  40142e:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  401430:	fbb3 f3f2 	udiv	r3, r3, r2
  401434:	6003      	str	r3, [r0, #0]
  401436:	e7b6      	b.n	4013a6 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  401438:	4a11      	ldr	r2, [pc, #68]	; (401480 <SystemCoreClockUpdate+0x104>)
  40143a:	4b0f      	ldr	r3, [pc, #60]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40143c:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  40143e:	4b0c      	ldr	r3, [pc, #48]	; (401470 <SystemCoreClockUpdate+0xf4>)
  401440:	6a1b      	ldr	r3, [r3, #32]
  401442:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401446:	2b10      	cmp	r3, #16
  401448:	d005      	beq.n	401456 <SystemCoreClockUpdate+0xda>
  40144a:	2b20      	cmp	r3, #32
  40144c:	d1de      	bne.n	40140c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40144e:	4a0b      	ldr	r2, [pc, #44]	; (40147c <SystemCoreClockUpdate+0x100>)
  401450:	4b09      	ldr	r3, [pc, #36]	; (401478 <SystemCoreClockUpdate+0xfc>)
  401452:	601a      	str	r2, [r3, #0]
					break;
  401454:	e7da      	b.n	40140c <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  401456:	4a0b      	ldr	r2, [pc, #44]	; (401484 <SystemCoreClockUpdate+0x108>)
  401458:	4b07      	ldr	r3, [pc, #28]	; (401478 <SystemCoreClockUpdate+0xfc>)
  40145a:	601a      	str	r2, [r3, #0]
					break;
  40145c:	e7d6      	b.n	40140c <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  40145e:	4a06      	ldr	r2, [pc, #24]	; (401478 <SystemCoreClockUpdate+0xfc>)
  401460:	6813      	ldr	r3, [r2, #0]
  401462:	4909      	ldr	r1, [pc, #36]	; (401488 <SystemCoreClockUpdate+0x10c>)
  401464:	fba1 1303 	umull	r1, r3, r1, r3
  401468:	085b      	lsrs	r3, r3, #1
  40146a:	6013      	str	r3, [r2, #0]
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0400 	.word	0x400e0400
  401474:	400e1410 	.word	0x400e1410
  401478:	20000008 	.word	0x20000008
  40147c:	00b71b00 	.word	0x00b71b00
  401480:	003d0900 	.word	0x003d0900
  401484:	007a1200 	.word	0x007a1200
  401488:	aaaaaaab 	.word	0xaaaaaaab

0040148c <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  40148c:	4b1a      	ldr	r3, [pc, #104]	; (4014f8 <system_init_flash+0x6c>)
  40148e:	4298      	cmp	r0, r3
  401490:	d914      	bls.n	4014bc <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  401492:	4b1a      	ldr	r3, [pc, #104]	; (4014fc <system_init_flash+0x70>)
  401494:	4298      	cmp	r0, r3
  401496:	d919      	bls.n	4014cc <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  401498:	4b19      	ldr	r3, [pc, #100]	; (401500 <system_init_flash+0x74>)
  40149a:	4298      	cmp	r0, r3
  40149c:	d91d      	bls.n	4014da <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40149e:	4b19      	ldr	r3, [pc, #100]	; (401504 <system_init_flash+0x78>)
  4014a0:	4298      	cmp	r0, r3
  4014a2:	d921      	bls.n	4014e8 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4014a4:	4b18      	ldr	r3, [pc, #96]	; (401508 <system_init_flash+0x7c>)
  4014a6:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014a8:	bf94      	ite	ls
  4014aa:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014ae:	4b17      	ldrhi	r3, [pc, #92]	; (40150c <system_init_flash+0x80>)
  4014b0:	4a17      	ldr	r2, [pc, #92]	; (401510 <system_init_flash+0x84>)
  4014b2:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014b4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014b8:	6013      	str	r3, [r2, #0]
  4014ba:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014bc:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  4014c0:	4a13      	ldr	r2, [pc, #76]	; (401510 <system_init_flash+0x84>)
  4014c2:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4014c4:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014c8:	6013      	str	r3, [r2, #0]
  4014ca:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014cc:	4b11      	ldr	r3, [pc, #68]	; (401514 <system_init_flash+0x88>)
  4014ce:	4a10      	ldr	r2, [pc, #64]	; (401510 <system_init_flash+0x84>)
  4014d0:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014d2:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014d6:	6013      	str	r3, [r2, #0]
  4014d8:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014da:	4b0f      	ldr	r3, [pc, #60]	; (401518 <system_init_flash+0x8c>)
  4014dc:	4a0c      	ldr	r2, [pc, #48]	; (401510 <system_init_flash+0x84>)
  4014de:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014e0:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014e4:	6013      	str	r3, [r2, #0]
  4014e6:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014e8:	4b0c      	ldr	r3, [pc, #48]	; (40151c <system_init_flash+0x90>)
  4014ea:	4a09      	ldr	r2, [pc, #36]	; (401510 <system_init_flash+0x84>)
  4014ec:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014ee:	f502 7200 	add.w	r2, r2, #512	; 0x200
  4014f2:	6013      	str	r3, [r2, #0]
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	01312cff 	.word	0x01312cff
  4014fc:	026259ff 	.word	0x026259ff
  401500:	039386ff 	.word	0x039386ff
  401504:	04c4b3ff 	.word	0x04c4b3ff
  401508:	05f5e0ff 	.word	0x05f5e0ff
  40150c:	04000500 	.word	0x04000500
  401510:	400e0a00 	.word	0x400e0a00
  401514:	04000100 	.word	0x04000100
  401518:	04000200 	.word	0x04000200
  40151c:	04000300 	.word	0x04000300

00401520 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  401520:	4b0a      	ldr	r3, [pc, #40]	; (40154c <_sbrk+0x2c>)
  401522:	681b      	ldr	r3, [r3, #0]
  401524:	b153      	cbz	r3, 40153c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  401526:	4b09      	ldr	r3, [pc, #36]	; (40154c <_sbrk+0x2c>)
  401528:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  40152a:	181a      	adds	r2, r3, r0
  40152c:	4908      	ldr	r1, [pc, #32]	; (401550 <_sbrk+0x30>)
  40152e:	4291      	cmp	r1, r2
  401530:	db08      	blt.n	401544 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  401532:	4610      	mov	r0, r2
  401534:	4a05      	ldr	r2, [pc, #20]	; (40154c <_sbrk+0x2c>)
  401536:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  401538:	4618      	mov	r0, r3
  40153a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  40153c:	4a05      	ldr	r2, [pc, #20]	; (401554 <_sbrk+0x34>)
  40153e:	4b03      	ldr	r3, [pc, #12]	; (40154c <_sbrk+0x2c>)
  401540:	601a      	str	r2, [r3, #0]
  401542:	e7f0      	b.n	401526 <_sbrk+0x6>
		return (caddr_t) -1;	
  401544:	f04f 30ff 	mov.w	r0, #4294967295
}
  401548:	4770      	bx	lr
  40154a:	bf00      	nop
  40154c:	20000e3c 	.word	0x20000e3c
  401550:	20027ffc 	.word	0x20027ffc
  401554:	20003ec0 	.word	0x20003ec0

00401558 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  401558:	f04f 30ff 	mov.w	r0, #4294967295
  40155c:	4770      	bx	lr

0040155e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  40155e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  401562:	604b      	str	r3, [r1, #4]

	return 0;
}
  401564:	2000      	movs	r0, #0
  401566:	4770      	bx	lr

00401568 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  401568:	2001      	movs	r0, #1
  40156a:	4770      	bx	lr

0040156c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  40156c:	2000      	movs	r0, #0
  40156e:	4770      	bx	lr

00401570 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  401570:	b5f0      	push	{r4, r5, r6, r7, lr}
  401572:	b083      	sub	sp, #12
  401574:	4605      	mov	r5, r0
  401576:	460c      	mov	r4, r1
	uint32_t val = 0;
  401578:	2300      	movs	r3, #0
  40157a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40157c:	4b18      	ldr	r3, [pc, #96]	; (4015e0 <usart_serial_getchar+0x70>)
  40157e:	4298      	cmp	r0, r3
  401580:	d00a      	beq.n	401598 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401582:	4b18      	ldr	r3, [pc, #96]	; (4015e4 <usart_serial_getchar+0x74>)
  401584:	4298      	cmp	r0, r3
  401586:	d00f      	beq.n	4015a8 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401588:	4b17      	ldr	r3, [pc, #92]	; (4015e8 <usart_serial_getchar+0x78>)
  40158a:	4298      	cmp	r0, r3
  40158c:	d014      	beq.n	4015b8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40158e:	4b17      	ldr	r3, [pc, #92]	; (4015ec <usart_serial_getchar+0x7c>)
  401590:	429d      	cmp	r5, r3
  401592:	d01b      	beq.n	4015cc <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401594:	b003      	add	sp, #12
  401596:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  401598:	461f      	mov	r7, r3
  40159a:	4e15      	ldr	r6, [pc, #84]	; (4015f0 <usart_serial_getchar+0x80>)
  40159c:	4621      	mov	r1, r4
  40159e:	4638      	mov	r0, r7
  4015a0:	47b0      	blx	r6
  4015a2:	2800      	cmp	r0, #0
  4015a4:	d1fa      	bne.n	40159c <usart_serial_getchar+0x2c>
  4015a6:	e7f2      	b.n	40158e <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4015a8:	461e      	mov	r6, r3
  4015aa:	4d11      	ldr	r5, [pc, #68]	; (4015f0 <usart_serial_getchar+0x80>)
  4015ac:	4621      	mov	r1, r4
  4015ae:	4630      	mov	r0, r6
  4015b0:	47a8      	blx	r5
  4015b2:	2800      	cmp	r0, #0
  4015b4:	d1fa      	bne.n	4015ac <usart_serial_getchar+0x3c>
  4015b6:	e7ed      	b.n	401594 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015b8:	461e      	mov	r6, r3
  4015ba:	4d0e      	ldr	r5, [pc, #56]	; (4015f4 <usart_serial_getchar+0x84>)
  4015bc:	a901      	add	r1, sp, #4
  4015be:	4630      	mov	r0, r6
  4015c0:	47a8      	blx	r5
  4015c2:	2800      	cmp	r0, #0
  4015c4:	d1fa      	bne.n	4015bc <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4015c6:	9b01      	ldr	r3, [sp, #4]
  4015c8:	7023      	strb	r3, [r4, #0]
  4015ca:	e7e3      	b.n	401594 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4015cc:	461e      	mov	r6, r3
  4015ce:	4d09      	ldr	r5, [pc, #36]	; (4015f4 <usart_serial_getchar+0x84>)
  4015d0:	a901      	add	r1, sp, #4
  4015d2:	4630      	mov	r0, r6
  4015d4:	47a8      	blx	r5
  4015d6:	2800      	cmp	r0, #0
  4015d8:	d1fa      	bne.n	4015d0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4015da:	9b01      	ldr	r3, [sp, #4]
  4015dc:	7023      	strb	r3, [r4, #0]
}
  4015de:	e7d9      	b.n	401594 <usart_serial_getchar+0x24>
  4015e0:	400e0600 	.word	0x400e0600
  4015e4:	400e0800 	.word	0x400e0800
  4015e8:	40024000 	.word	0x40024000
  4015ec:	40028000 	.word	0x40028000
  4015f0:	00400c07 	.word	0x00400c07
  4015f4:	00400b4f 	.word	0x00400b4f

004015f8 <usart_serial_putchar>:
{
  4015f8:	b570      	push	{r4, r5, r6, lr}
  4015fa:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  4015fc:	4b18      	ldr	r3, [pc, #96]	; (401660 <usart_serial_putchar+0x68>)
  4015fe:	4298      	cmp	r0, r3
  401600:	d00a      	beq.n	401618 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  401602:	4b18      	ldr	r3, [pc, #96]	; (401664 <usart_serial_putchar+0x6c>)
  401604:	4298      	cmp	r0, r3
  401606:	d010      	beq.n	40162a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  401608:	4b17      	ldr	r3, [pc, #92]	; (401668 <usart_serial_putchar+0x70>)
  40160a:	4298      	cmp	r0, r3
  40160c:	d016      	beq.n	40163c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  40160e:	4b17      	ldr	r3, [pc, #92]	; (40166c <usart_serial_putchar+0x74>)
  401610:	4298      	cmp	r0, r3
  401612:	d01c      	beq.n	40164e <usart_serial_putchar+0x56>
	return 0;
  401614:	2000      	movs	r0, #0
}
  401616:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  401618:	461e      	mov	r6, r3
  40161a:	4d15      	ldr	r5, [pc, #84]	; (401670 <usart_serial_putchar+0x78>)
  40161c:	4621      	mov	r1, r4
  40161e:	4630      	mov	r0, r6
  401620:	47a8      	blx	r5
  401622:	2800      	cmp	r0, #0
  401624:	d1fa      	bne.n	40161c <usart_serial_putchar+0x24>
		return 1;
  401626:	2001      	movs	r0, #1
  401628:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40162a:	461e      	mov	r6, r3
  40162c:	4d10      	ldr	r5, [pc, #64]	; (401670 <usart_serial_putchar+0x78>)
  40162e:	4621      	mov	r1, r4
  401630:	4630      	mov	r0, r6
  401632:	47a8      	blx	r5
  401634:	2800      	cmp	r0, #0
  401636:	d1fa      	bne.n	40162e <usart_serial_putchar+0x36>
		return 1;
  401638:	2001      	movs	r0, #1
  40163a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40163c:	461e      	mov	r6, r3
  40163e:	4d0d      	ldr	r5, [pc, #52]	; (401674 <usart_serial_putchar+0x7c>)
  401640:	4621      	mov	r1, r4
  401642:	4630      	mov	r0, r6
  401644:	47a8      	blx	r5
  401646:	2800      	cmp	r0, #0
  401648:	d1fa      	bne.n	401640 <usart_serial_putchar+0x48>
		return 1;
  40164a:	2001      	movs	r0, #1
  40164c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40164e:	461e      	mov	r6, r3
  401650:	4d08      	ldr	r5, [pc, #32]	; (401674 <usart_serial_putchar+0x7c>)
  401652:	4621      	mov	r1, r4
  401654:	4630      	mov	r0, r6
  401656:	47a8      	blx	r5
  401658:	2800      	cmp	r0, #0
  40165a:	d1fa      	bne.n	401652 <usart_serial_putchar+0x5a>
		return 1;
  40165c:	2001      	movs	r0, #1
  40165e:	bd70      	pop	{r4, r5, r6, pc}
  401660:	400e0600 	.word	0x400e0600
  401664:	400e0800 	.word	0x400e0800
  401668:	40024000 	.word	0x40024000
  40166c:	40028000 	.word	0x40028000
  401670:	00400bf7 	.word	0x00400bf7
  401674:	00400b3b 	.word	0x00400b3b

00401678 <TC0_Handler>:
	tc_start(TC, CHANNEL);
}

//ISR do TC
void TC_Handler(void)
{
  401678:	b530      	push	{r4, r5, lr}
  40167a:	b09b      	sub	sp, #108	; 0x6c
	tc_get_status(TC,CHANNEL);
  40167c:	2100      	movs	r1, #0
  40167e:	4817      	ldr	r0, [pc, #92]	; (4016dc <TC0_Handler+0x64>)
  401680:	4b17      	ldr	r3, [pc, #92]	; (4016e0 <TC0_Handler+0x68>)
  401682:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  401684:	2013      	movs	r0, #19
  401686:	4b17      	ldr	r3, [pc, #92]	; (4016e4 <TC0_Handler+0x6c>)
  401688:	4798      	blx	r3
	tempo_prox_medicao--;	//Contagens ocorrem apenas aps um intervalo
  40168a:	4a17      	ldr	r2, [pc, #92]	; (4016e8 <TC0_Handler+0x70>)
  40168c:	6813      	ldr	r3, [r2, #0]
  40168e:	3b01      	subs	r3, #1
  401690:	6013      	str	r3, [r2, #0]
	
	//Reiniciar contagem, iniciar ADC
	if (tempo_prox_medicao <= 0)
  401692:	b1d3      	cbz	r3, 4016ca <TC0_Handler+0x52>
		tempo_prox_medicao = tempo_entre_medicoes;
	}
	
	//Print de tempos de medio
	char buffer[100];
	sprintf(buffer, "Entre medicoes: %d\nProx medicao: %d\n", tempo_entre_medicoes, tempo_prox_medicao);
  401694:	4b14      	ldr	r3, [pc, #80]	; (4016e8 <TC0_Handler+0x70>)
  401696:	681b      	ldr	r3, [r3, #0]
  401698:	4a14      	ldr	r2, [pc, #80]	; (4016ec <TC0_Handler+0x74>)
  40169a:	6812      	ldr	r2, [r2, #0]
  40169c:	4914      	ldr	r1, [pc, #80]	; (4016f0 <TC0_Handler+0x78>)
  40169e:	a801      	add	r0, sp, #4
  4016a0:	4c14      	ldr	r4, [pc, #80]	; (4016f4 <TC0_Handler+0x7c>)
  4016a2:	47a0      	blx	r4

	ili93xx_set_foreground_color(COLOR_WHITE);
  4016a4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4016a8:	4c13      	ldr	r4, [pc, #76]	; (4016f8 <TC0_Handler+0x80>)
  4016aa:	47a0      	blx	r4
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH, 100);
  4016ac:	2364      	movs	r3, #100	; 0x64
  4016ae:	22f0      	movs	r2, #240	; 0xf0
  4016b0:	2100      	movs	r1, #0
  4016b2:	4608      	mov	r0, r1
  4016b4:	4d11      	ldr	r5, [pc, #68]	; (4016fc <TC0_Handler+0x84>)
  4016b6:	47a8      	blx	r5

	ili93xx_set_foreground_color(COLOR_BLACK);
  4016b8:	2000      	movs	r0, #0
  4016ba:	47a0      	blx	r4
	ili93xx_draw_string(5, 5, (uint8_t*) buffer);
  4016bc:	aa01      	add	r2, sp, #4
  4016be:	2105      	movs	r1, #5
  4016c0:	4608      	mov	r0, r1
  4016c2:	4b0f      	ldr	r3, [pc, #60]	; (401700 <TC0_Handler+0x88>)
  4016c4:	4798      	blx	r3
}
  4016c6:	b01b      	add	sp, #108	; 0x6c
  4016c8:	bd30      	pop	{r4, r5, pc}
		adc_start(ADC);
  4016ca:	480e      	ldr	r0, [pc, #56]	; (401704 <TC0_Handler+0x8c>)
  4016cc:	4b0e      	ldr	r3, [pc, #56]	; (401708 <TC0_Handler+0x90>)
  4016ce:	4798      	blx	r3
		tempo_prox_medicao = tempo_entre_medicoes;
  4016d0:	4b06      	ldr	r3, [pc, #24]	; (4016ec <TC0_Handler+0x74>)
  4016d2:	681a      	ldr	r2, [r3, #0]
  4016d4:	4b04      	ldr	r3, [pc, #16]	; (4016e8 <TC0_Handler+0x70>)
  4016d6:	601a      	str	r2, [r3, #0]
  4016d8:	e7dc      	b.n	401694 <TC0_Handler+0x1c>
  4016da:	bf00      	nop
  4016dc:	40010000 	.word	0x40010000
  4016e0:	00400ac3 	.word	0x00400ac3
  4016e4:	00400ed3 	.word	0x00400ed3
  4016e8:	20000024 	.word	0x20000024
  4016ec:	20000020 	.word	0x20000020
  4016f0:	00407fa4 	.word	0x00407fa4
  4016f4:	00402c19 	.word	0x00402c19
  4016f8:	00400431 	.word	0x00400431
  4016fc:	00400879 	.word	0x00400879
  401700:	00400941 	.word	0x00400941
  401704:	40038000 	.word	0x40038000
  401708:	00400a4f 	.word	0x00400a4f
  40170c:	00000000 	.word	0x00000000

00401710 <ADC_Handler>:

void ADC_Handler(void)
{
  401710:	b570      	push	{r4, r5, r6, lr}
  401712:	b088      	sub	sp, #32
	uint16_t result;

	//Tratamento do LDR
	if (adc_get_status(ADC) & ADC_ISR_LDR)
  401714:	4880      	ldr	r0, [pc, #512]	; (401918 <ADC_Handler+0x208>)
  401716:	4b81      	ldr	r3, [pc, #516]	; (40191c <ADC_Handler+0x20c>)
  401718:	4798      	blx	r3
  40171a:	f010 0f20 	tst.w	r0, #32
  40171e:	d067      	beq.n	4017f0 <ADC_Handler+0xe0>
	{
		result = adc_get_channel_value(ADC, ADC_CHANNEL_LDR);
  401720:	2105      	movs	r1, #5
  401722:	487d      	ldr	r0, [pc, #500]	; (401918 <ADC_Handler+0x208>)
  401724:	4b7e      	ldr	r3, [pc, #504]	; (401920 <ADC_Handler+0x210>)
  401726:	4798      	blx	r3
  401728:	b284      	uxth	r4, r0
		
		//exibio do ltimo valor
		char buffer[30];
		sprintf (buffer, "LDR: %d\r", result);
  40172a:	4622      	mov	r2, r4
  40172c:	497d      	ldr	r1, [pc, #500]	; (401924 <ADC_Handler+0x214>)
  40172e:	4668      	mov	r0, sp
  401730:	4b7d      	ldr	r3, [pc, #500]	; (401928 <ADC_Handler+0x218>)
  401732:	4798      	blx	r3
		puts(buffer);
  401734:	4668      	mov	r0, sp
  401736:	4b7d      	ldr	r3, [pc, #500]	; (40192c <ADC_Handler+0x21c>)
  401738:	4798      	blx	r3
		
		//Print no LCD
		ili93xx_set_foreground_color(COLOR_WHITE);
  40173a:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40173e:	4d7c      	ldr	r5, [pc, #496]	; (401930 <ADC_Handler+0x220>)
  401740:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 150, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  401742:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401746:	22f0      	movs	r2, #240	; 0xf0
  401748:	2196      	movs	r1, #150	; 0x96
  40174a:	2000      	movs	r0, #0
  40174c:	4e79      	ldr	r6, [pc, #484]	; (401934 <ADC_Handler+0x224>)
  40174e:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  401750:	2000      	movs	r0, #0
  401752:	47a8      	blx	r5
		ili93xx_draw_string(5, 155, (uint8_t*) buffer);
  401754:	466a      	mov	r2, sp
  401756:	219b      	movs	r1, #155	; 0x9b
  401758:	2005      	movs	r0, #5
  40175a:	4b77      	ldr	r3, [pc, #476]	; (401938 <ADC_Handler+0x228>)
  40175c:	4798      	blx	r3
		
		//lgica de tempo para acender lmpada
		if (result <= (4095*luz_min/100))
  40175e:	4b77      	ldr	r3, [pc, #476]	; (40193c <ADC_Handler+0x22c>)
  401760:	681b      	ldr	r3, [r3, #0]
  401762:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  401766:	4a76      	ldr	r2, [pc, #472]	; (401940 <ADC_Handler+0x230>)
  401768:	fba2 2303 	umull	r2, r3, r2, r3
  40176c:	ebb4 1f53 	cmp.w	r4, r3, lsr #5
  401770:	d830      	bhi.n	4017d4 <ADC_Handler+0xc4>
			escuro -= tempo_entre_medicoes;
  401772:	4a74      	ldr	r2, [pc, #464]	; (401944 <ADC_Handler+0x234>)
  401774:	6813      	ldr	r3, [r2, #0]
  401776:	4974      	ldr	r1, [pc, #464]	; (401948 <ADC_Handler+0x238>)
  401778:	6809      	ldr	r1, [r1, #0]
  40177a:	1a5b      	subs	r3, r3, r1
  40177c:	6013      	str	r3, [r2, #0]
		else
			escuro = escuro_max;
		sprintf (buffer, "Escuro: %d\r", escuro);
  40177e:	4c71      	ldr	r4, [pc, #452]	; (401944 <ADC_Handler+0x234>)
  401780:	6822      	ldr	r2, [r4, #0]
  401782:	4972      	ldr	r1, [pc, #456]	; (40194c <ADC_Handler+0x23c>)
  401784:	4668      	mov	r0, sp
  401786:	4b68      	ldr	r3, [pc, #416]	; (401928 <ADC_Handler+0x218>)
  401788:	4798      	blx	r3
		puts(buffer);
  40178a:	4668      	mov	r0, sp
  40178c:	4b67      	ldr	r3, [pc, #412]	; (40192c <ADC_Handler+0x21c>)
  40178e:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  401790:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  401794:	4d66      	ldr	r5, [pc, #408]	; (401930 <ADC_Handler+0x220>)
  401796:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 171, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  401798:	f44f 73a0 	mov.w	r3, #320	; 0x140
  40179c:	22f0      	movs	r2, #240	; 0xf0
  40179e:	21ab      	movs	r1, #171	; 0xab
  4017a0:	2000      	movs	r0, #0
  4017a2:	4e64      	ldr	r6, [pc, #400]	; (401934 <ADC_Handler+0x224>)
  4017a4:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  4017a6:	2000      	movs	r0, #0
  4017a8:	47a8      	blx	r5
		ili93xx_draw_string(5, 176, (uint8_t*) buffer);
  4017aa:	466a      	mov	r2, sp
  4017ac:	21b0      	movs	r1, #176	; 0xb0
  4017ae:	2005      	movs	r0, #5
  4017b0:	4b61      	ldr	r3, [pc, #388]	; (401938 <ADC_Handler+0x228>)
  4017b2:	4798      	blx	r3
		
		if (escuro <= -max_aceso)
  4017b4:	6822      	ldr	r2, [r4, #0]
  4017b6:	4b66      	ldr	r3, [pc, #408]	; (401950 <ADC_Handler+0x240>)
  4017b8:	681b      	ldr	r3, [r3, #0]
  4017ba:	425b      	negs	r3, r3
  4017bc:	4293      	cmp	r3, r2
  4017be:	da0e      	bge.n	4017de <ADC_Handler+0xce>
		{
			pio_set(PIOA, PINO_LED_VERDE);
			escuro = escuro_max;
		}
		else if (escuro <= 0)
  4017c0:	2a00      	cmp	r2, #0
			pio_clear(PIOA, PINO_LED_VERDE);
  4017c2:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4017c6:	4863      	ldr	r0, [pc, #396]	; (401954 <ADC_Handler+0x244>)
  4017c8:	bfd4      	ite	le
  4017ca:	4b63      	ldrle	r3, [pc, #396]	; (401958 <ADC_Handler+0x248>)
		else
			pio_set(PIOA, PINO_LED_VERDE);
  4017cc:	4b63      	ldrgt	r3, [pc, #396]	; (40195c <ADC_Handler+0x24c>)
  4017ce:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
		ili93xx_draw_filled_rectangle(0, 213, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
		ili93xx_set_foreground_color(COLOR_BLACK);
		ili93xx_draw_string(5, 218, (uint8_t*) buffer);
	}
}
  4017d0:	b008      	add	sp, #32
  4017d2:	bd70      	pop	{r4, r5, r6, pc}
			escuro = escuro_max;
  4017d4:	4b62      	ldr	r3, [pc, #392]	; (401960 <ADC_Handler+0x250>)
  4017d6:	681a      	ldr	r2, [r3, #0]
  4017d8:	4b5a      	ldr	r3, [pc, #360]	; (401944 <ADC_Handler+0x234>)
  4017da:	601a      	str	r2, [r3, #0]
  4017dc:	e7cf      	b.n	40177e <ADC_Handler+0x6e>
			pio_set(PIOA, PINO_LED_VERDE);
  4017de:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4017e2:	485c      	ldr	r0, [pc, #368]	; (401954 <ADC_Handler+0x244>)
  4017e4:	4b5d      	ldr	r3, [pc, #372]	; (40195c <ADC_Handler+0x24c>)
  4017e6:	4798      	blx	r3
			escuro = escuro_max;
  4017e8:	4b5d      	ldr	r3, [pc, #372]	; (401960 <ADC_Handler+0x250>)
  4017ea:	681a      	ldr	r2, [r3, #0]
  4017ec:	6022      	str	r2, [r4, #0]
  4017ee:	e7ef      	b.n	4017d0 <ADC_Handler+0xc0>
	else if (adc_get_status(ADC) & ADC_ISR_UMIDADE)
  4017f0:	4849      	ldr	r0, [pc, #292]	; (401918 <ADC_Handler+0x208>)
  4017f2:	4b4a      	ldr	r3, [pc, #296]	; (40191c <ADC_Handler+0x20c>)
  4017f4:	4798      	blx	r3
  4017f6:	f010 0f01 	tst.w	r0, #1
  4017fa:	d042      	beq.n	401882 <ADC_Handler+0x172>
		result = adc_get_channel_value(ADC, ADC_CHANNEL_UMIDADE);
  4017fc:	2100      	movs	r1, #0
  4017fe:	4846      	ldr	r0, [pc, #280]	; (401918 <ADC_Handler+0x208>)
  401800:	4b47      	ldr	r3, [pc, #284]	; (401920 <ADC_Handler+0x210>)
  401802:	4798      	blx	r3
		sprintf (buffer, "Umidade: %d\r", result);
  401804:	b284      	uxth	r4, r0
  401806:	4622      	mov	r2, r4
  401808:	4956      	ldr	r1, [pc, #344]	; (401964 <ADC_Handler+0x254>)
  40180a:	4668      	mov	r0, sp
  40180c:	4b46      	ldr	r3, [pc, #280]	; (401928 <ADC_Handler+0x218>)
  40180e:	4798      	blx	r3
		puts(buffer);
  401810:	4668      	mov	r0, sp
  401812:	4b46      	ldr	r3, [pc, #280]	; (40192c <ADC_Handler+0x21c>)
  401814:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  401816:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  40181a:	4d45      	ldr	r5, [pc, #276]	; (401930 <ADC_Handler+0x220>)
  40181c:	47a8      	blx	r5
		ili93xx_draw_filled_rectangle(0, 192, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  40181e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  401822:	22f0      	movs	r2, #240	; 0xf0
  401824:	21c0      	movs	r1, #192	; 0xc0
  401826:	2000      	movs	r0, #0
  401828:	4e42      	ldr	r6, [pc, #264]	; (401934 <ADC_Handler+0x224>)
  40182a:	47b0      	blx	r6
		ili93xx_set_foreground_color(COLOR_BLACK);
  40182c:	2000      	movs	r0, #0
  40182e:	47a8      	blx	r5
		ili93xx_draw_string(5, 197, (uint8_t*) buffer);
  401830:	466a      	mov	r2, sp
  401832:	21c5      	movs	r1, #197	; 0xc5
  401834:	2005      	movs	r0, #5
  401836:	4b40      	ldr	r3, [pc, #256]	; (401938 <ADC_Handler+0x228>)
  401838:	4798      	blx	r3
		if (result >= UMIDADE_MINIMA)
  40183a:	f5b4 6f48 	cmp.w	r4, #3200	; 0xc80
  40183e:	d30f      	bcc.n	401860 <ADC_Handler+0x150>
			duty_cycle = 0;
  401840:	2300      	movs	r3, #0
  401842:	4a49      	ldr	r2, [pc, #292]	; (401968 <ADC_Handler+0x258>)
  401844:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  401846:	4a49      	ldr	r2, [pc, #292]	; (40196c <ADC_Handler+0x25c>)
  401848:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_ATIVO)
  40184c:	4b3e      	ldr	r3, [pc, #248]	; (401948 <ADC_Handler+0x238>)
  40184e:	681b      	ldr	r3, [r3, #0]
  401850:	2b01      	cmp	r3, #1
  401852:	d0bd      	beq.n	4017d0 <ADC_Handler+0xc0>
				tempo_entre_medicoes = INTERVALO_ATIVO;
  401854:	2301      	movs	r3, #1
  401856:	4a3c      	ldr	r2, [pc, #240]	; (401948 <ADC_Handler+0x238>)
  401858:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  40185a:	4a45      	ldr	r2, [pc, #276]	; (401970 <ADC_Handler+0x260>)
  40185c:	6013      	str	r3, [r2, #0]
  40185e:	e7b7      	b.n	4017d0 <ADC_Handler+0xc0>
			duty_cycle = 4095;
  401860:	f640 73ff 	movw	r3, #4095	; 0xfff
  401864:	4a40      	ldr	r2, [pc, #256]	; (401968 <ADC_Handler+0x258>)
  401866:	6013      	str	r3, [r2, #0]
			PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  401868:	4a40      	ldr	r2, [pc, #256]	; (40196c <ADC_Handler+0x25c>)
  40186a:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
			if (tempo_entre_medicoes != INTERVALO_MEDICAO)
  40186e:	4b36      	ldr	r3, [pc, #216]	; (401948 <ADC_Handler+0x238>)
  401870:	681b      	ldr	r3, [r3, #0]
  401872:	2b0a      	cmp	r3, #10
  401874:	d0ac      	beq.n	4017d0 <ADC_Handler+0xc0>
				tempo_entre_medicoes = INTERVALO_MEDICAO;
  401876:	230a      	movs	r3, #10
  401878:	4a33      	ldr	r2, [pc, #204]	; (401948 <ADC_Handler+0x238>)
  40187a:	6013      	str	r3, [r2, #0]
				tempo_prox_medicao = tempo_entre_medicoes;
  40187c:	4a3c      	ldr	r2, [pc, #240]	; (401970 <ADC_Handler+0x260>)
  40187e:	6013      	str	r3, [r2, #0]
  401880:	e7a6      	b.n	4017d0 <ADC_Handler+0xc0>
	else if (adc_get_status(ADC) & ADC_ISR_EOC15)
  401882:	4825      	ldr	r0, [pc, #148]	; (401918 <ADC_Handler+0x208>)
  401884:	4b25      	ldr	r3, [pc, #148]	; (40191c <ADC_Handler+0x20c>)
  401886:	4798      	blx	r3
  401888:	f410 4f00 	tst.w	r0, #32768	; 0x8000
  40188c:	d0a0      	beq.n	4017d0 <ADC_Handler+0xc0>
		result = adc_get_channel_value(ADC, ADC_TEMPERATURE_SENSOR);
  40188e:	210f      	movs	r1, #15
  401890:	4821      	ldr	r0, [pc, #132]	; (401918 <ADC_Handler+0x208>)
  401892:	4b23      	ldr	r3, [pc, #140]	; (401920 <ADC_Handler+0x210>)
  401894:	4798      	blx	r3
		float	temp = (float)(result*VOLT_REF/MAX_DIGITAL - 1440) * 0.21276 + 27.0;
  401896:	b283      	uxth	r3, r0
  401898:	f640 40e4 	movw	r0, #3300	; 0xce4
  40189c:	fb00 f003 	mul.w	r0, r0, r3
  4018a0:	4b34      	ldr	r3, [pc, #208]	; (401974 <ADC_Handler+0x264>)
  4018a2:	fb83 2300 	smull	r2, r3, r3, r0
  4018a6:	4403      	add	r3, r0
  4018a8:	17c0      	asrs	r0, r0, #31
  4018aa:	ebc0 20e3 	rsb	r0, r0, r3, asr #11
  4018ae:	f5a0 60b4 	sub.w	r0, r0, #1440	; 0x5a0
  4018b2:	4b31      	ldr	r3, [pc, #196]	; (401978 <ADC_Handler+0x268>)
  4018b4:	4798      	blx	r3
  4018b6:	4c31      	ldr	r4, [pc, #196]	; (40197c <ADC_Handler+0x26c>)
  4018b8:	47a0      	blx	r4
  4018ba:	a315      	add	r3, pc, #84	; (adr r3, 401910 <ADC_Handler+0x200>)
  4018bc:	e9d3 2300 	ldrd	r2, r3, [r3]
  4018c0:	4d2f      	ldr	r5, [pc, #188]	; (401980 <ADC_Handler+0x270>)
  4018c2:	47a8      	blx	r5
  4018c4:	2200      	movs	r2, #0
  4018c6:	4b2f      	ldr	r3, [pc, #188]	; (401984 <ADC_Handler+0x274>)
  4018c8:	4d2f      	ldr	r5, [pc, #188]	; (401988 <ADC_Handler+0x278>)
  4018ca:	47a8      	blx	r5
  4018cc:	4b2f      	ldr	r3, [pc, #188]	; (40198c <ADC_Handler+0x27c>)
  4018ce:	4798      	blx	r3
		sprintf(buffer, "Temperatura: %.1f\r", temp);
  4018d0:	47a0      	blx	r4
  4018d2:	4602      	mov	r2, r0
  4018d4:	460b      	mov	r3, r1
  4018d6:	492e      	ldr	r1, [pc, #184]	; (401990 <ADC_Handler+0x280>)
  4018d8:	4668      	mov	r0, sp
  4018da:	4c13      	ldr	r4, [pc, #76]	; (401928 <ADC_Handler+0x218>)
  4018dc:	47a0      	blx	r4
		puts(buffer);
  4018de:	4668      	mov	r0, sp
  4018e0:	4b12      	ldr	r3, [pc, #72]	; (40192c <ADC_Handler+0x21c>)
  4018e2:	4798      	blx	r3
		ili93xx_set_foreground_color(COLOR_WHITE);
  4018e4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4018e8:	4c11      	ldr	r4, [pc, #68]	; (401930 <ADC_Handler+0x220>)
  4018ea:	47a0      	blx	r4
		ili93xx_draw_filled_rectangle(0, 213, ILI93XX_LCD_WIDTH, ILI93XX_LCD_HEIGHT);
  4018ec:	f44f 73a0 	mov.w	r3, #320	; 0x140
  4018f0:	22f0      	movs	r2, #240	; 0xf0
  4018f2:	21d5      	movs	r1, #213	; 0xd5
  4018f4:	2000      	movs	r0, #0
  4018f6:	4d0f      	ldr	r5, [pc, #60]	; (401934 <ADC_Handler+0x224>)
  4018f8:	47a8      	blx	r5
		ili93xx_set_foreground_color(COLOR_BLACK);
  4018fa:	2000      	movs	r0, #0
  4018fc:	47a0      	blx	r4
		ili93xx_draw_string(5, 218, (uint8_t*) buffer);
  4018fe:	466a      	mov	r2, sp
  401900:	21da      	movs	r1, #218	; 0xda
  401902:	2005      	movs	r0, #5
  401904:	4b0c      	ldr	r3, [pc, #48]	; (401938 <ADC_Handler+0x228>)
  401906:	4798      	blx	r3
}
  401908:	e762      	b.n	4017d0 <ADC_Handler+0xc0>
  40190a:	bf00      	nop
  40190c:	f3af 8000 	nop.w
  401910:	3cf2cf96 	.word	0x3cf2cf96
  401914:	3fcb3bb8 	.word	0x3fcb3bb8
  401918:	40038000 	.word	0x40038000
  40191c:	00400a71 	.word	0x00400a71
  401920:	00400a5f 	.word	0x00400a5f
  401924:	00407f68 	.word	0x00407f68
  401928:	00402c19 	.word	0x00402c19
  40192c:	00402a35 	.word	0x00402a35
  401930:	00400431 	.word	0x00400431
  401934:	00400879 	.word	0x00400879
  401938:	00400941 	.word	0x00400941
  40193c:	20000018 	.word	0x20000018
  401940:	51eb851f 	.word	0x51eb851f
  401944:	20000010 	.word	0x20000010
  401948:	20000020 	.word	0x20000020
  40194c:	00407f74 	.word	0x00407f74
  401950:	2000001c 	.word	0x2000001c
  401954:	400e0e00 	.word	0x400e0e00
  401958:	00400dc5 	.word	0x00400dc5
  40195c:	00400dc1 	.word	0x00400dc1
  401960:	20000014 	.word	0x20000014
  401964:	00407f80 	.word	0x00407f80
  401968:	2000000c 	.word	0x2000000c
  40196c:	40020000 	.word	0x40020000
  401970:	20000024 	.word	0x20000024
  401974:	80080081 	.word	0x80080081
  401978:	00402805 	.word	0x00402805
  40197c:	00402125 	.word	0x00402125
  401980:	004021cd 	.word	0x004021cd
  401984:	403b0000 	.word	0x403b0000
  401988:	00401e69 	.word	0x00401e69
  40198c:	004025f1 	.word	0x004025f1
  401990:	00407f90 	.word	0x00407f90

00401994 <configuracoes_gerais>:

//Funo de configurao para a temporizao e medio do LDR
void configuracoes_gerais()
{
  401994:	b530      	push	{r4, r5, lr}
  401996:	b0c3      	sub	sp, #268	; 0x10c
	char buffer[255], a;
	puts("Insira tempo maximo no escuro em horas:\r");
  401998:	482d      	ldr	r0, [pc, #180]	; (401a50 <configuracoes_gerais+0xbc>)
  40199a:	4b2e      	ldr	r3, [pc, #184]	; (401a54 <configuracoes_gerais+0xc0>)
  40199c:	4798      	blx	r3
	escuro_max = getchar();
  40199e:	4b2e      	ldr	r3, [pc, #184]	; (401a58 <configuracoes_gerais+0xc4>)
  4019a0:	6818      	ldr	r0, [r3, #0]
  4019a2:	6842      	ldr	r2, [r0, #4]
  4019a4:	6853      	ldr	r3, [r2, #4]
  4019a6:	3b01      	subs	r3, #1
  4019a8:	6053      	str	r3, [r2, #4]
  4019aa:	2b00      	cmp	r3, #0
  4019ac:	db43      	blt.n	401a36 <configuracoes_gerais+0xa2>
  4019ae:	6842      	ldr	r2, [r0, #4]
  4019b0:	6813      	ldr	r3, [r2, #0]
  4019b2:	1c59      	adds	r1, r3, #1
  4019b4:	6011      	str	r1, [r2, #0]
  4019b6:	7818      	ldrb	r0, [r3, #0]
	escuro_max -= 48;
  4019b8:	3830      	subs	r0, #48	; 0x30
  4019ba:	4b28      	ldr	r3, [pc, #160]	; (401a5c <configuracoes_gerais+0xc8>)
  4019bc:	6018      	str	r0, [r3, #0]
//	escuro_max *= 3600;
	escuro = escuro_max;
  4019be:	4b28      	ldr	r3, [pc, #160]	; (401a60 <configuracoes_gerais+0xcc>)
  4019c0:	6018      	str	r0, [r3, #0]
	puts("Insira a luminosidade minima em \%:\r");
  4019c2:	4828      	ldr	r0, [pc, #160]	; (401a64 <configuracoes_gerais+0xd0>)
  4019c4:	4b23      	ldr	r3, [pc, #140]	; (401a54 <configuracoes_gerais+0xc0>)
  4019c6:	4798      	blx	r3
	luz_min = getchar();
  4019c8:	4b23      	ldr	r3, [pc, #140]	; (401a58 <configuracoes_gerais+0xc4>)
  4019ca:	6818      	ldr	r0, [r3, #0]
  4019cc:	6842      	ldr	r2, [r0, #4]
  4019ce:	6853      	ldr	r3, [r2, #4]
  4019d0:	3b01      	subs	r3, #1
  4019d2:	6053      	str	r3, [r2, #4]
  4019d4:	2b00      	cmp	r3, #0
  4019d6:	db32      	blt.n	401a3e <configuracoes_gerais+0xaa>
  4019d8:	6842      	ldr	r2, [r0, #4]
  4019da:	6813      	ldr	r3, [r2, #0]
  4019dc:	1c59      	adds	r1, r3, #1
  4019de:	6011      	str	r1, [r2, #0]
  4019e0:	7818      	ldrb	r0, [r3, #0]
	luz_min -= 48;
  4019e2:	3830      	subs	r0, #48	; 0x30
	luz_min *= 10;
  4019e4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4019e8:	0040      	lsls	r0, r0, #1
  4019ea:	4b1f      	ldr	r3, [pc, #124]	; (401a68 <configuracoes_gerais+0xd4>)
  4019ec:	6018      	str	r0, [r3, #0]
	puts("Insira o tempo maximo com a luz acesa em horas\r");
  4019ee:	481f      	ldr	r0, [pc, #124]	; (401a6c <configuracoes_gerais+0xd8>)
  4019f0:	4b18      	ldr	r3, [pc, #96]	; (401a54 <configuracoes_gerais+0xc0>)
  4019f2:	4798      	blx	r3
	max_aceso = getchar();
  4019f4:	4b18      	ldr	r3, [pc, #96]	; (401a58 <configuracoes_gerais+0xc4>)
  4019f6:	6818      	ldr	r0, [r3, #0]
  4019f8:	6842      	ldr	r2, [r0, #4]
  4019fa:	6853      	ldr	r3, [r2, #4]
  4019fc:	3b01      	subs	r3, #1
  4019fe:	6053      	str	r3, [r2, #4]
  401a00:	2b00      	cmp	r3, #0
  401a02:	db20      	blt.n	401a46 <configuracoes_gerais+0xb2>
  401a04:	6842      	ldr	r2, [r0, #4]
  401a06:	6813      	ldr	r3, [r2, #0]
  401a08:	1c59      	adds	r1, r3, #1
  401a0a:	6011      	str	r1, [r2, #0]
  401a0c:	7818      	ldrb	r0, [r3, #0]
	max_aceso -= 48;
  401a0e:	4d18      	ldr	r5, [pc, #96]	; (401a70 <configuracoes_gerais+0xdc>)
  401a10:	3830      	subs	r0, #48	; 0x30
  401a12:	6028      	str	r0, [r5, #0]
//	max_aceso *= 3600;
	puts("Configuracao completa!\r");
  401a14:	4817      	ldr	r0, [pc, #92]	; (401a74 <configuracoes_gerais+0xe0>)
  401a16:	4c0f      	ldr	r4, [pc, #60]	; (401a54 <configuracoes_gerais+0xc0>)
  401a18:	47a0      	blx	r4
	sprintf(buffer,"Tempo: %i\tLuz: %i\%\tAceso: %i\n\r", escuro_max, luz_min, max_aceso);
  401a1a:	4b13      	ldr	r3, [pc, #76]	; (401a68 <configuracoes_gerais+0xd4>)
  401a1c:	681b      	ldr	r3, [r3, #0]
  401a1e:	4a0f      	ldr	r2, [pc, #60]	; (401a5c <configuracoes_gerais+0xc8>)
  401a20:	6812      	ldr	r2, [r2, #0]
  401a22:	6829      	ldr	r1, [r5, #0]
  401a24:	9100      	str	r1, [sp, #0]
  401a26:	4914      	ldr	r1, [pc, #80]	; (401a78 <configuracoes_gerais+0xe4>)
  401a28:	a802      	add	r0, sp, #8
  401a2a:	4d14      	ldr	r5, [pc, #80]	; (401a7c <configuracoes_gerais+0xe8>)
  401a2c:	47a8      	blx	r5
	puts(buffer);
  401a2e:	a802      	add	r0, sp, #8
  401a30:	47a0      	blx	r4
}
  401a32:	b043      	add	sp, #268	; 0x10c
  401a34:	bd30      	pop	{r4, r5, pc}
	escuro_max = getchar();
  401a36:	6841      	ldr	r1, [r0, #4]
  401a38:	4b11      	ldr	r3, [pc, #68]	; (401a80 <configuracoes_gerais+0xec>)
  401a3a:	4798      	blx	r3
  401a3c:	e7bc      	b.n	4019b8 <configuracoes_gerais+0x24>
	luz_min = getchar();
  401a3e:	6841      	ldr	r1, [r0, #4]
  401a40:	4b0f      	ldr	r3, [pc, #60]	; (401a80 <configuracoes_gerais+0xec>)
  401a42:	4798      	blx	r3
  401a44:	e7cd      	b.n	4019e2 <configuracoes_gerais+0x4e>
	max_aceso = getchar();
  401a46:	6841      	ldr	r1, [r0, #4]
  401a48:	4b0d      	ldr	r3, [pc, #52]	; (401a80 <configuracoes_gerais+0xec>)
  401a4a:	4798      	blx	r3
  401a4c:	e7df      	b.n	401a0e <configuracoes_gerais+0x7a>
  401a4e:	bf00      	nop
  401a50:	00407fdc 	.word	0x00407fdc
  401a54:	00402a35 	.word	0x00402a35
  401a58:	20000038 	.word	0x20000038
  401a5c:	20000014 	.word	0x20000014
  401a60:	20000010 	.word	0x20000010
  401a64:	00408008 	.word	0x00408008
  401a68:	20000018 	.word	0x20000018
  401a6c:	0040802c 	.word	0x0040802c
  401a70:	2000001c 	.word	0x2000001c
  401a74:	0040805c 	.word	0x0040805c
  401a78:	00408074 	.word	0x00408074
  401a7c:	00402c19 	.word	0x00402c19
  401a80:	00402a45 	.word	0x00402a45

00401a84 <configure_adc>:

//Configuraes do ADC
void configure_adc(void)
{
  401a84:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  401a86:	201d      	movs	r0, #29
  401a88:	4b1c      	ldr	r3, [pc, #112]	; (401afc <configure_adc+0x78>)
  401a8a:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  401a8c:	4c1c      	ldr	r4, [pc, #112]	; (401b00 <configure_adc+0x7c>)
  401a8e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  401a92:	4a1c      	ldr	r2, [pc, #112]	; (401b04 <configure_adc+0x80>)
  401a94:	491c      	ldr	r1, [pc, #112]	; (401b08 <configure_adc+0x84>)
  401a96:	4620      	mov	r0, r4
  401a98:	4d1c      	ldr	r5, [pc, #112]	; (401b0c <configure_adc+0x88>)
  401a9a:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  401a9c:	2302      	movs	r3, #2
  401a9e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  401aa2:	210f      	movs	r1, #15
  401aa4:	4620      	mov	r0, r4
  401aa6:	4d1a      	ldr	r5, [pc, #104]	; (401b10 <configure_adc+0x8c>)
  401aa8:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  401aaa:	2200      	movs	r2, #0
  401aac:	4611      	mov	r1, r2
  401aae:	4620      	mov	r0, r4
  401ab0:	4b18      	ldr	r3, [pc, #96]	; (401b14 <configure_adc+0x90>)
  401ab2:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_LDR);
  401ab4:	2105      	movs	r1, #5
  401ab6:	4620      	mov	r0, r4
  401ab8:	4d17      	ldr	r5, [pc, #92]	; (401b18 <configure_adc+0x94>)
  401aba:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_UMIDADE);
  401abc:	2100      	movs	r1, #0
  401abe:	4620      	mov	r0, r4
  401ac0:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_TEMPERATURE_SENSOR);
  401ac2:	210f      	movs	r1, #15
  401ac4:	4620      	mov	r0, r4
  401ac6:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401ac8:	4b14      	ldr	r3, [pc, #80]	; (401b1c <configure_adc+0x98>)
  401aca:	2250      	movs	r2, #80	; 0x50
  401acc:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401ad0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401ad4:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_ISR_LDR);
  401ad6:	2120      	movs	r1, #32
  401ad8:	4620      	mov	r0, r4
  401ada:	4d11      	ldr	r5, [pc, #68]	; (401b20 <configure_adc+0x9c>)
  401adc:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_UMIDADE);
  401ade:	2101      	movs	r1, #1
  401ae0:	4620      	mov	r0, r4
  401ae2:	47a8      	blx	r5
	adc_enable_interrupt(ADC, ADC_ISR_EOC15);
  401ae4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  401ae8:	4620      	mov	r0, r4
  401aea:	47a8      	blx	r5
	ADC->ADC_ACR |= ADC_ACR_TSON;	//Ativao do sensor de temperatura embutido
  401aec:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
  401af0:	f043 0310 	orr.w	r3, r3, #16
  401af4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
  401af8:	bd38      	pop	{r3, r4, r5, pc}
  401afa:	bf00      	nop
  401afc:	00401279 	.word	0x00401279
  401b00:	40038000 	.word	0x40038000
  401b04:	0061a800 	.word	0x0061a800
  401b08:	07270e00 	.word	0x07270e00
  401b0c:	004009f1 	.word	0x004009f1
  401b10:	00400a33 	.word	0x00400a33
  401b14:	00400a25 	.word	0x00400a25
  401b18:	00400a55 	.word	0x00400a55
  401b1c:	e000e100 	.word	0xe000e100
  401b20:	00400a6d 	.word	0x00400a6d

00401b24 <configure_pwm>:

//Configurao do PWM
void configure_pwm(void)
{
	// disable the PIO (peripheral controls the pin)
	PIO_BOMBA->PIO_PDR = PIN_BOMBA;
  401b24:	4b0f      	ldr	r3, [pc, #60]	; (401b64 <configure_pwm+0x40>)
  401b26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  401b2a:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIO_BOMBA->PIO_ABCDSR[0] |= PIN_BOMBA_ABCDSR;
  401b2c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401b2e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401b32:	671a      	str	r2, [r3, #112]	; 0x70
	PIO_BOMBA->PIO_ABCDSR[1] &= ~PIN_BOMBA_ABCDSR;
  401b34:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401b36:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401b3a:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  401b3c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401b40:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  401b44:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CMR = PWM_CMR_CPRE_MCK;
  401b46:	4b08      	ldr	r3, [pc, #32]	; (401b68 <configure_pwm+0x44>)
  401b48:	2200      	movs	r2, #0
  401b4a:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	// select the period 10msec
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CPRD = PERIOD_VALUE;// freq em khz
  401b4e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401b52:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	// select the duty cycle
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTY = INIT_DUTY_VALUE;
  401b56:	f44f 6280 	mov.w	r2, #1024	; 0x400
  401b5a:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	// enable the channel
	PWM->PWM_ENA = PWM_CHANNEL_BOMBA_EN;
  401b5e:	2204      	movs	r2, #4
  401b60:	605a      	str	r2, [r3, #4]
  401b62:	4770      	bx	lr
  401b64:	400e0e00 	.word	0x400e0e00
  401b68:	40020000 	.word	0x40020000

00401b6c <configure_lcd>:
}

//Configurao do LCD
void configure_lcd()
{
  401b6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  401b70:	200a      	movs	r0, #10
  401b72:	4b1e      	ldr	r3, [pc, #120]	; (401bec <configure_lcd+0x80>)
  401b74:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  401b76:	4c1e      	ldr	r4, [pc, #120]	; (401bf0 <configure_lcd+0x84>)
  401b78:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  401b7c:	2101      	movs	r1, #1
  401b7e:	4620      	mov	r0, r4
  401b80:	4b1c      	ldr	r3, [pc, #112]	; (401bf4 <configure_lcd+0x88>)
  401b82:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  401b84:	4a1c      	ldr	r2, [pc, #112]	; (401bf8 <configure_lcd+0x8c>)
  401b86:	2101      	movs	r1, #1
  401b88:	4620      	mov	r0, r4
  401b8a:	4b1c      	ldr	r3, [pc, #112]	; (401bfc <configure_lcd+0x90>)
  401b8c:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  401b8e:	4a1c      	ldr	r2, [pc, #112]	; (401c00 <configure_lcd+0x94>)
  401b90:	2101      	movs	r1, #1
  401b92:	4620      	mov	r0, r4
  401b94:	4b1b      	ldr	r3, [pc, #108]	; (401c04 <configure_lcd+0x98>)
  401b96:	4798      	blx	r3
	| SMC_CYCLE_NRD_CYCLE(22));
	
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  401b98:	2203      	movs	r2, #3
  401b9a:	2101      	movs	r1, #1
  401b9c:	4620      	mov	r0, r4
  401b9e:	4b1a      	ldr	r3, [pc, #104]	; (401c08 <configure_lcd+0x9c>)
  401ba0:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);

	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  401ba2:	4d1a      	ldr	r5, [pc, #104]	; (401c0c <configure_lcd+0xa0>)
  401ba4:	26f0      	movs	r6, #240	; 0xf0
  401ba6:	602e      	str	r6, [r5, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  401ba8:	f44f 77a0 	mov.w	r7, #320	; 0x140
  401bac:	606f      	str	r7, [r5, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  401bae:	2400      	movs	r4, #0
  401bb0:	60ac      	str	r4, [r5, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  401bb2:	f06f 487f 	mvn.w	r8, #4278190080	; 0xff000000
  401bb6:	f8c5 800c 	str.w	r8, [r5, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  401bba:	4b15      	ldr	r3, [pc, #84]	; (401c10 <configure_lcd+0xa4>)
  401bbc:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  401bbe:	4628      	mov	r0, r5
  401bc0:	4b14      	ldr	r3, [pc, #80]	; (401c14 <configure_lcd+0xa8>)
  401bc2:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  401bc4:	2008      	movs	r0, #8
  401bc6:	4b14      	ldr	r3, [pc, #80]	; (401c18 <configure_lcd+0xac>)
  401bc8:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  401bca:	4640      	mov	r0, r8
  401bcc:	4b13      	ldr	r3, [pc, #76]	; (401c1c <configure_lcd+0xb0>)
  401bce:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  401bd0:	463b      	mov	r3, r7
  401bd2:	4632      	mov	r2, r6
  401bd4:	4621      	mov	r1, r4
  401bd6:	4620      	mov	r0, r4
  401bd8:	4d11      	ldr	r5, [pc, #68]	; (401c20 <configure_lcd+0xb4>)
  401bda:	47a8      	blx	r5
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  401bdc:	4b11      	ldr	r3, [pc, #68]	; (401c24 <configure_lcd+0xb8>)
  401bde:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  401be0:	4621      	mov	r1, r4
  401be2:	4620      	mov	r0, r4
  401be4:	4b10      	ldr	r3, [pc, #64]	; (401c28 <configure_lcd+0xbc>)
  401be6:	4798      	blx	r3
  401be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401bec:	00401279 	.word	0x00401279
  401bf0:	400e0000 	.word	0x400e0000
  401bf4:	00400a75 	.word	0x00400a75
  401bf8:	0a0a0404 	.word	0x0a0a0404
  401bfc:	00400a7b 	.word	0x00400a7b
  401c00:	0016000a 	.word	0x0016000a
  401c04:	00400a83 	.word	0x00400a83
  401c08:	00400a8b 	.word	0x00400a8b
  401c0c:	20000e84 	.word	0x20000e84
  401c10:	004001d1 	.word	0x004001d1
  401c14:	00400519 	.word	0x00400519
  401c18:	00400175 	.word	0x00400175
  401c1c:	00400431 	.word	0x00400431
  401c20:	00400879 	.word	0x00400879
  401c24:	004003fd 	.word	0x004003fd
  401c28:	004004f1 	.word	0x004004f1

00401c2c <inicializacao_UART>:
}

//Configurao da UART
void inicializacao_UART (){
  401c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401c30:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c32:	f8df 80b4 	ldr.w	r8, [pc, #180]	; 401ce8 <inicializacao_UART+0xbc>
  401c36:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401c3a:	4d1d      	ldr	r5, [pc, #116]	; (401cb0 <inicializacao_UART+0x84>)
  401c3c:	682b      	ldr	r3, [r5, #0]
  401c3e:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401c40:	68ab      	ldr	r3, [r5, #8]
  401c42:	9303      	str	r3, [sp, #12]
  401c44:	2008      	movs	r0, #8
  401c46:	4f1b      	ldr	r7, [pc, #108]	; (401cb4 <inicializacao_UART+0x88>)
  401c48:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401c4a:	4c1b      	ldr	r4, [pc, #108]	; (401cb8 <inicializacao_UART+0x8c>)
  401c4c:	a901      	add	r1, sp, #4
  401c4e:	4620      	mov	r0, r4
  401c50:	4e1a      	ldr	r6, [pc, #104]	; (401cbc <inicializacao_UART+0x90>)
  401c52:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  401c54:	4b1a      	ldr	r3, [pc, #104]	; (401cc0 <inicializacao_UART+0x94>)
  401c56:	601c      	str	r4, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401c58:	4a1a      	ldr	r2, [pc, #104]	; (401cc4 <inicializacao_UART+0x98>)
  401c5a:	4b1b      	ldr	r3, [pc, #108]	; (401cc8 <inicializacao_UART+0x9c>)
  401c5c:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401c5e:	4a1b      	ldr	r2, [pc, #108]	; (401ccc <inicializacao_UART+0xa0>)
  401c60:	4b1b      	ldr	r3, [pc, #108]	; (401cd0 <inicializacao_UART+0xa4>)
  401c62:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  401c64:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  401c68:	682b      	ldr	r3, [r5, #0]
  401c6a:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  401c6c:	68ab      	ldr	r3, [r5, #8]
  401c6e:	9303      	str	r3, [sp, #12]
  401c70:	2008      	movs	r0, #8
  401c72:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  401c74:	a901      	add	r1, sp, #4
  401c76:	4620      	mov	r0, r4
  401c78:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401c7a:	4e16      	ldr	r6, [pc, #88]	; (401cd4 <inicializacao_UART+0xa8>)
  401c7c:	6833      	ldr	r3, [r6, #0]
  401c7e:	2100      	movs	r1, #0
  401c80:	6898      	ldr	r0, [r3, #8]
  401c82:	4d15      	ldr	r5, [pc, #84]	; (401cd8 <inicializacao_UART+0xac>)
  401c84:	47a8      	blx	r5
	setbuf(stdin, NULL);
  401c86:	6833      	ldr	r3, [r6, #0]
  401c88:	2100      	movs	r1, #0
  401c8a:	6858      	ldr	r0, [r3, #4]
  401c8c:	47a8      	blx	r5
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
	configuracoes_gerais();
  401c8e:	4b13      	ldr	r3, [pc, #76]	; (401cdc <inicializacao_UART+0xb0>)
  401c90:	4798      	blx	r3
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401c92:	4b13      	ldr	r3, [pc, #76]	; (401ce0 <inicializacao_UART+0xb4>)
  401c94:	2250      	movs	r2, #80	; 0x50
  401c96:	f883 2308 	strb.w	r2, [r3, #776]	; 0x308
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401c9a:	f44f 7280 	mov.w	r2, #256	; 0x100
  401c9e:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority( UART0_IRQn, 5);
	NVIC_EnableIRQ( UART0_IRQn);
	uart_enable_interrupt(UART0, UART_IER_RXRDY);
  401ca0:	2101      	movs	r1, #1
  401ca2:	4620      	mov	r0, r4
  401ca4:	4b0f      	ldr	r3, [pc, #60]	; (401ce4 <inicializacao_UART+0xb8>)
  401ca6:	4798      	blx	r3
}
  401ca8:	b004      	add	sp, #16
  401caa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  401cae:	bf00      	nop
  401cb0:	20000028 	.word	0x20000028
  401cb4:	00401279 	.word	0x00401279
  401cb8:	400e0600 	.word	0x400e0600
  401cbc:	00400bb9 	.word	0x00400bb9
  401cc0:	20000e7c 	.word	0x20000e7c
  401cc4:	004015f9 	.word	0x004015f9
  401cc8:	20000e78 	.word	0x20000e78
  401ccc:	00401571 	.word	0x00401571
  401cd0:	20000e74 	.word	0x20000e74
  401cd4:	20000038 	.word	0x20000038
  401cd8:	00402a79 	.word	0x00402a79
  401cdc:	00401995 	.word	0x00401995
  401ce0:	e000e100 	.word	0xe000e100
  401ce4:	00400bef 	.word	0x00400bef
  401ce8:	07270e00 	.word	0x07270e00

00401cec <UART0_Handler>:

//Comandos UART
void UART0_Handler()
{
  401cec:	b500      	push	{lr}
  401cee:	b083      	sub	sp, #12
	/* Get UART status and check if PDC receive buffer is full */
	if ((uart_get_status(UART0) & UART_IER_RXRDY) == UART_IER_RXRDY)
  401cf0:	4817      	ldr	r0, [pc, #92]	; (401d50 <UART0_Handler+0x64>)
  401cf2:	4b18      	ldr	r3, [pc, #96]	; (401d54 <UART0_Handler+0x68>)
  401cf4:	4798      	blx	r3
  401cf6:	f010 0f01 	tst.w	r0, #1
  401cfa:	d102      	bne.n	401d02 <UART0_Handler+0x16>
			case 'm':	//Com a letra 'm', as medies atuais so enviadas para o Bluetooth
				adc_start(ADC);
				break;
		}
	}
}
  401cfc:	b003      	add	sp, #12
  401cfe:	f85d fb04 	ldr.w	pc, [sp], #4
		uart_read(UART0, &key);
  401d02:	f10d 0107 	add.w	r1, sp, #7
  401d06:	4812      	ldr	r0, [pc, #72]	; (401d50 <UART0_Handler+0x64>)
  401d08:	4b13      	ldr	r3, [pc, #76]	; (401d58 <UART0_Handler+0x6c>)
  401d0a:	4798      	blx	r3
		switch (key)
  401d0c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  401d10:	2b63      	cmp	r3, #99	; 0x63
  401d12:	d016      	beq.n	401d42 <UART0_Handler+0x56>
  401d14:	2b6d      	cmp	r3, #109	; 0x6d
  401d16:	d017      	beq.n	401d48 <UART0_Handler+0x5c>
  401d18:	2b62      	cmp	r3, #98	; 0x62
  401d1a:	d1ef      	bne.n	401cfc <UART0_Handler+0x10>
				duty_cycle = 0;
  401d1c:	2300      	movs	r3, #0
  401d1e:	4a0f      	ldr	r2, [pc, #60]	; (401d5c <UART0_Handler+0x70>)
  401d20:	6013      	str	r3, [r2, #0]
				PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
  401d22:	4a0f      	ldr	r2, [pc, #60]	; (401d60 <UART0_Handler+0x74>)
  401d24:	f8c2 3248 	str.w	r3, [r2, #584]	; 0x248
				if (tempo_entre_medicoes != INTERVALO_ATIVO)
  401d28:	4b0e      	ldr	r3, [pc, #56]	; (401d64 <UART0_Handler+0x78>)
  401d2a:	681b      	ldr	r3, [r3, #0]
  401d2c:	2b01      	cmp	r3, #1
  401d2e:	d004      	beq.n	401d3a <UART0_Handler+0x4e>
					tempo_entre_medicoes = INTERVALO_ATIVO;
  401d30:	2301      	movs	r3, #1
  401d32:	4a0c      	ldr	r2, [pc, #48]	; (401d64 <UART0_Handler+0x78>)
  401d34:	6013      	str	r3, [r2, #0]
					tempo_prox_medicao = tempo_entre_medicoes;
  401d36:	4a0c      	ldr	r2, [pc, #48]	; (401d68 <UART0_Handler+0x7c>)
  401d38:	6013      	str	r3, [r2, #0]
				puts("Bomba iniciada\r");
  401d3a:	480c      	ldr	r0, [pc, #48]	; (401d6c <UART0_Handler+0x80>)
  401d3c:	4b0c      	ldr	r3, [pc, #48]	; (401d70 <UART0_Handler+0x84>)
  401d3e:	4798      	blx	r3
				break;
  401d40:	e7dc      	b.n	401cfc <UART0_Handler+0x10>
				configuracoes_gerais();
  401d42:	4b0c      	ldr	r3, [pc, #48]	; (401d74 <UART0_Handler+0x88>)
  401d44:	4798      	blx	r3
				break;
  401d46:	e7d9      	b.n	401cfc <UART0_Handler+0x10>
				adc_start(ADC);
  401d48:	480b      	ldr	r0, [pc, #44]	; (401d78 <UART0_Handler+0x8c>)
  401d4a:	4b0c      	ldr	r3, [pc, #48]	; (401d7c <UART0_Handler+0x90>)
  401d4c:	4798      	blx	r3
}
  401d4e:	e7d5      	b.n	401cfc <UART0_Handler+0x10>
  401d50:	400e0600 	.word	0x400e0600
  401d54:	00400bf3 	.word	0x00400bf3
  401d58:	00400c07 	.word	0x00400c07
  401d5c:	2000000c 	.word	0x2000000c
  401d60:	40020000 	.word	0x40020000
  401d64:	20000020 	.word	0x20000020
  401d68:	20000024 	.word	0x20000024
  401d6c:	00407fcc 	.word	0x00407fcc
  401d70:	00402a35 	.word	0x00402a35
  401d74:	00401995 	.word	0x00401995
  401d78:	40038000 	.word	0x40038000
  401d7c:	00400a4f 	.word	0x00400a4f

00401d80 <main>:

int main (void)
{
  401d80:	b500      	push	{lr}
  401d82:	b085      	sub	sp, #20
	sysclk_init();
  401d84:	4b24      	ldr	r3, [pc, #144]	; (401e18 <main+0x98>)
  401d86:	4798      	blx	r3
	board_init();
  401d88:	4b24      	ldr	r3, [pc, #144]	; (401e1c <main+0x9c>)
  401d8a:	4798      	blx	r3
	inicializacao_UART();
  401d8c:	4b24      	ldr	r3, [pc, #144]	; (401e20 <main+0xa0>)
  401d8e:	4798      	blx	r3
	configure_adc();
  401d90:	4b24      	ldr	r3, [pc, #144]	; (401e24 <main+0xa4>)
  401d92:	4798      	blx	r3
	configure_pwm();
  401d94:	4b24      	ldr	r3, [pc, #144]	; (401e28 <main+0xa8>)
  401d96:	4798      	blx	r3
	configure_lcd();
  401d98:	4b24      	ldr	r3, [pc, #144]	; (401e2c <main+0xac>)
  401d9a:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401d9c:	2017      	movs	r0, #23
  401d9e:	4b24      	ldr	r3, [pc, #144]	; (401e30 <main+0xb0>)
  401da0:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  401da2:	4d24      	ldr	r5, [pc, #144]	; (401e34 <main+0xb4>)
  401da4:	9500      	str	r5, [sp, #0]
  401da6:	ab03      	add	r3, sp, #12
  401da8:	aa02      	add	r2, sp, #8
  401daa:	4629      	mov	r1, r5
  401dac:	2001      	movs	r0, #1
  401dae:	4c22      	ldr	r4, [pc, #136]	; (401e38 <main+0xb8>)
  401db0:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  401db2:	4c22      	ldr	r4, [pc, #136]	; (401e3c <main+0xbc>)
  401db4:	9a03      	ldr	r2, [sp, #12]
  401db6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401dba:	2100      	movs	r1, #0
  401dbc:	4620      	mov	r0, r4
  401dbe:	4b20      	ldr	r3, [pc, #128]	; (401e40 <main+0xc0>)
  401dc0:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  401dc2:	9a02      	ldr	r2, [sp, #8]
  401dc4:	fbb5 f2f2 	udiv	r2, r5, r2
  401dc8:	2100      	movs	r1, #0
  401dca:	4620      	mov	r0, r4
  401dcc:	4b1d      	ldr	r3, [pc, #116]	; (401e44 <main+0xc4>)
  401dce:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401dd0:	4b1d      	ldr	r3, [pc, #116]	; (401e48 <main+0xc8>)
  401dd2:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  401dd6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401dda:	2140      	movs	r1, #64	; 0x40
  401ddc:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401de0:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  401de2:	2210      	movs	r2, #16
  401de4:	2100      	movs	r1, #0
  401de6:	4620      	mov	r0, r4
  401de8:	4b18      	ldr	r3, [pc, #96]	; (401e4c <main+0xcc>)
  401dea:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  401dec:	2100      	movs	r1, #0
  401dee:	4620      	mov	r0, r4
  401df0:	4b17      	ldr	r3, [pc, #92]	; (401e50 <main+0xd0>)
  401df2:	4798      	blx	r3
	tc_config(1);

	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  401df4:	4e17      	ldr	r6, [pc, #92]	; (401e54 <main+0xd4>)
  401df6:	2401      	movs	r4, #1
  401df8:	9400      	str	r4, [sp, #0]
  401dfa:	2300      	movs	r3, #0
  401dfc:	4622      	mov	r2, r4
  401dfe:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  401e02:	4630      	mov	r0, r6
  401e04:	4d14      	ldr	r5, [pc, #80]	; (401e58 <main+0xd8>)
  401e06:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  401e08:	9400      	str	r4, [sp, #0]
  401e0a:	2300      	movs	r3, #0
  401e0c:	4622      	mov	r2, r4
  401e0e:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  401e12:	4630      	mov	r0, r6
  401e14:	47a8      	blx	r5
  401e16:	e7fe      	b.n	401e16 <main+0x96>
  401e18:	00400c19 	.word	0x00400c19
  401e1c:	00400c7d 	.word	0x00400c7d
  401e20:	00401c2d 	.word	0x00401c2d
  401e24:	00401a85 	.word	0x00401a85
  401e28:	00401b25 	.word	0x00401b25
  401e2c:	00401b6d 	.word	0x00401b6d
  401e30:	00401279 	.word	0x00401279
  401e34:	07270e00 	.word	0x07270e00
  401e38:	00400acb 	.word	0x00400acb
  401e3c:	40010000 	.word	0x40010000
  401e40:	00400a93 	.word	0x00400a93
  401e44:	00400ab3 	.word	0x00400ab3
  401e48:	e000e100 	.word	0xe000e100
  401e4c:	00400abb 	.word	0x00400abb
  401e50:	00400aab 	.word	0x00400aab
  401e54:	400e0e00 	.word	0x400e0e00
  401e58:	00400e8b 	.word	0x00400e8b

00401e5c <__aeabi_drsub>:
  401e5c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  401e60:	e002      	b.n	401e68 <__adddf3>
  401e62:	bf00      	nop

00401e64 <__aeabi_dsub>:
  401e64:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401e68 <__adddf3>:
  401e68:	b530      	push	{r4, r5, lr}
  401e6a:	ea4f 0441 	mov.w	r4, r1, lsl #1
  401e6e:	ea4f 0543 	mov.w	r5, r3, lsl #1
  401e72:	ea94 0f05 	teq	r4, r5
  401e76:	bf08      	it	eq
  401e78:	ea90 0f02 	teqeq	r0, r2
  401e7c:	bf1f      	itttt	ne
  401e7e:	ea54 0c00 	orrsne.w	ip, r4, r0
  401e82:	ea55 0c02 	orrsne.w	ip, r5, r2
  401e86:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401e8a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  401e8e:	f000 80e2 	beq.w	402056 <__adddf3+0x1ee>
  401e92:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401e96:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401e9a:	bfb8      	it	lt
  401e9c:	426d      	neglt	r5, r5
  401e9e:	dd0c      	ble.n	401eba <__adddf3+0x52>
  401ea0:	442c      	add	r4, r5
  401ea2:	ea80 0202 	eor.w	r2, r0, r2
  401ea6:	ea81 0303 	eor.w	r3, r1, r3
  401eaa:	ea82 0000 	eor.w	r0, r2, r0
  401eae:	ea83 0101 	eor.w	r1, r3, r1
  401eb2:	ea80 0202 	eor.w	r2, r0, r2
  401eb6:	ea81 0303 	eor.w	r3, r1, r3
  401eba:	2d36      	cmp	r5, #54	; 0x36
  401ebc:	bf88      	it	hi
  401ebe:	bd30      	pophi	{r4, r5, pc}
  401ec0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401ec4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401ec8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401ecc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  401ed0:	d002      	beq.n	401ed8 <__adddf3+0x70>
  401ed2:	4240      	negs	r0, r0
  401ed4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401ed8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401edc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  401ee0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401ee4:	d002      	beq.n	401eec <__adddf3+0x84>
  401ee6:	4252      	negs	r2, r2
  401ee8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401eec:	ea94 0f05 	teq	r4, r5
  401ef0:	f000 80a7 	beq.w	402042 <__adddf3+0x1da>
  401ef4:	f1a4 0401 	sub.w	r4, r4, #1
  401ef8:	f1d5 0e20 	rsbs	lr, r5, #32
  401efc:	db0d      	blt.n	401f1a <__adddf3+0xb2>
  401efe:	fa02 fc0e 	lsl.w	ip, r2, lr
  401f02:	fa22 f205 	lsr.w	r2, r2, r5
  401f06:	1880      	adds	r0, r0, r2
  401f08:	f141 0100 	adc.w	r1, r1, #0
  401f0c:	fa03 f20e 	lsl.w	r2, r3, lr
  401f10:	1880      	adds	r0, r0, r2
  401f12:	fa43 f305 	asr.w	r3, r3, r5
  401f16:	4159      	adcs	r1, r3
  401f18:	e00e      	b.n	401f38 <__adddf3+0xd0>
  401f1a:	f1a5 0520 	sub.w	r5, r5, #32
  401f1e:	f10e 0e20 	add.w	lr, lr, #32
  401f22:	2a01      	cmp	r2, #1
  401f24:	fa03 fc0e 	lsl.w	ip, r3, lr
  401f28:	bf28      	it	cs
  401f2a:	f04c 0c02 	orrcs.w	ip, ip, #2
  401f2e:	fa43 f305 	asr.w	r3, r3, r5
  401f32:	18c0      	adds	r0, r0, r3
  401f34:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  401f38:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401f3c:	d507      	bpl.n	401f4e <__adddf3+0xe6>
  401f3e:	f04f 0e00 	mov.w	lr, #0
  401f42:	f1dc 0c00 	rsbs	ip, ip, #0
  401f46:	eb7e 0000 	sbcs.w	r0, lr, r0
  401f4a:	eb6e 0101 	sbc.w	r1, lr, r1
  401f4e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  401f52:	d31b      	bcc.n	401f8c <__adddf3+0x124>
  401f54:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401f58:	d30c      	bcc.n	401f74 <__adddf3+0x10c>
  401f5a:	0849      	lsrs	r1, r1, #1
  401f5c:	ea5f 0030 	movs.w	r0, r0, rrx
  401f60:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401f64:	f104 0401 	add.w	r4, r4, #1
  401f68:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401f6c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  401f70:	f080 809a 	bcs.w	4020a8 <__adddf3+0x240>
  401f74:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401f78:	bf08      	it	eq
  401f7a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  401f7e:	f150 0000 	adcs.w	r0, r0, #0
  401f82:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401f86:	ea41 0105 	orr.w	r1, r1, r5
  401f8a:	bd30      	pop	{r4, r5, pc}
  401f8c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  401f90:	4140      	adcs	r0, r0
  401f92:	eb41 0101 	adc.w	r1, r1, r1
  401f96:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401f9a:	f1a4 0401 	sub.w	r4, r4, #1
  401f9e:	d1e9      	bne.n	401f74 <__adddf3+0x10c>
  401fa0:	f091 0f00 	teq	r1, #0
  401fa4:	bf04      	itt	eq
  401fa6:	4601      	moveq	r1, r0
  401fa8:	2000      	moveq	r0, #0
  401faa:	fab1 f381 	clz	r3, r1
  401fae:	bf08      	it	eq
  401fb0:	3320      	addeq	r3, #32
  401fb2:	f1a3 030b 	sub.w	r3, r3, #11
  401fb6:	f1b3 0220 	subs.w	r2, r3, #32
  401fba:	da0c      	bge.n	401fd6 <__adddf3+0x16e>
  401fbc:	320c      	adds	r2, #12
  401fbe:	dd08      	ble.n	401fd2 <__adddf3+0x16a>
  401fc0:	f102 0c14 	add.w	ip, r2, #20
  401fc4:	f1c2 020c 	rsb	r2, r2, #12
  401fc8:	fa01 f00c 	lsl.w	r0, r1, ip
  401fcc:	fa21 f102 	lsr.w	r1, r1, r2
  401fd0:	e00c      	b.n	401fec <__adddf3+0x184>
  401fd2:	f102 0214 	add.w	r2, r2, #20
  401fd6:	bfd8      	it	le
  401fd8:	f1c2 0c20 	rsble	ip, r2, #32
  401fdc:	fa01 f102 	lsl.w	r1, r1, r2
  401fe0:	fa20 fc0c 	lsr.w	ip, r0, ip
  401fe4:	bfdc      	itt	le
  401fe6:	ea41 010c 	orrle.w	r1, r1, ip
  401fea:	4090      	lslle	r0, r2
  401fec:	1ae4      	subs	r4, r4, r3
  401fee:	bfa2      	ittt	ge
  401ff0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  401ff4:	4329      	orrge	r1, r5
  401ff6:	bd30      	popge	{r4, r5, pc}
  401ff8:	ea6f 0404 	mvn.w	r4, r4
  401ffc:	3c1f      	subs	r4, #31
  401ffe:	da1c      	bge.n	40203a <__adddf3+0x1d2>
  402000:	340c      	adds	r4, #12
  402002:	dc0e      	bgt.n	402022 <__adddf3+0x1ba>
  402004:	f104 0414 	add.w	r4, r4, #20
  402008:	f1c4 0220 	rsb	r2, r4, #32
  40200c:	fa20 f004 	lsr.w	r0, r0, r4
  402010:	fa01 f302 	lsl.w	r3, r1, r2
  402014:	ea40 0003 	orr.w	r0, r0, r3
  402018:	fa21 f304 	lsr.w	r3, r1, r4
  40201c:	ea45 0103 	orr.w	r1, r5, r3
  402020:	bd30      	pop	{r4, r5, pc}
  402022:	f1c4 040c 	rsb	r4, r4, #12
  402026:	f1c4 0220 	rsb	r2, r4, #32
  40202a:	fa20 f002 	lsr.w	r0, r0, r2
  40202e:	fa01 f304 	lsl.w	r3, r1, r4
  402032:	ea40 0003 	orr.w	r0, r0, r3
  402036:	4629      	mov	r1, r5
  402038:	bd30      	pop	{r4, r5, pc}
  40203a:	fa21 f004 	lsr.w	r0, r1, r4
  40203e:	4629      	mov	r1, r5
  402040:	bd30      	pop	{r4, r5, pc}
  402042:	f094 0f00 	teq	r4, #0
  402046:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40204a:	bf06      	itte	eq
  40204c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  402050:	3401      	addeq	r4, #1
  402052:	3d01      	subne	r5, #1
  402054:	e74e      	b.n	401ef4 <__adddf3+0x8c>
  402056:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40205a:	bf18      	it	ne
  40205c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  402060:	d029      	beq.n	4020b6 <__adddf3+0x24e>
  402062:	ea94 0f05 	teq	r4, r5
  402066:	bf08      	it	eq
  402068:	ea90 0f02 	teqeq	r0, r2
  40206c:	d005      	beq.n	40207a <__adddf3+0x212>
  40206e:	ea54 0c00 	orrs.w	ip, r4, r0
  402072:	bf04      	itt	eq
  402074:	4619      	moveq	r1, r3
  402076:	4610      	moveq	r0, r2
  402078:	bd30      	pop	{r4, r5, pc}
  40207a:	ea91 0f03 	teq	r1, r3
  40207e:	bf1e      	ittt	ne
  402080:	2100      	movne	r1, #0
  402082:	2000      	movne	r0, #0
  402084:	bd30      	popne	{r4, r5, pc}
  402086:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40208a:	d105      	bne.n	402098 <__adddf3+0x230>
  40208c:	0040      	lsls	r0, r0, #1
  40208e:	4149      	adcs	r1, r1
  402090:	bf28      	it	cs
  402092:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  402096:	bd30      	pop	{r4, r5, pc}
  402098:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40209c:	bf3c      	itt	cc
  40209e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4020a2:	bd30      	popcc	{r4, r5, pc}
  4020a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4020a8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4020ac:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4020b0:	f04f 0000 	mov.w	r0, #0
  4020b4:	bd30      	pop	{r4, r5, pc}
  4020b6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4020ba:	bf1a      	itte	ne
  4020bc:	4619      	movne	r1, r3
  4020be:	4610      	movne	r0, r2
  4020c0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4020c4:	bf1c      	itt	ne
  4020c6:	460b      	movne	r3, r1
  4020c8:	4602      	movne	r2, r0
  4020ca:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4020ce:	bf06      	itte	eq
  4020d0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4020d4:	ea91 0f03 	teqeq	r1, r3
  4020d8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  4020dc:	bd30      	pop	{r4, r5, pc}
  4020de:	bf00      	nop

004020e0 <__aeabi_ui2d>:
  4020e0:	f090 0f00 	teq	r0, #0
  4020e4:	bf04      	itt	eq
  4020e6:	2100      	moveq	r1, #0
  4020e8:	4770      	bxeq	lr
  4020ea:	b530      	push	{r4, r5, lr}
  4020ec:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4020f0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4020f4:	f04f 0500 	mov.w	r5, #0
  4020f8:	f04f 0100 	mov.w	r1, #0
  4020fc:	e750      	b.n	401fa0 <__adddf3+0x138>
  4020fe:	bf00      	nop

00402100 <__aeabi_i2d>:
  402100:	f090 0f00 	teq	r0, #0
  402104:	bf04      	itt	eq
  402106:	2100      	moveq	r1, #0
  402108:	4770      	bxeq	lr
  40210a:	b530      	push	{r4, r5, lr}
  40210c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  402110:	f104 0432 	add.w	r4, r4, #50	; 0x32
  402114:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  402118:	bf48      	it	mi
  40211a:	4240      	negmi	r0, r0
  40211c:	f04f 0100 	mov.w	r1, #0
  402120:	e73e      	b.n	401fa0 <__adddf3+0x138>
  402122:	bf00      	nop

00402124 <__aeabi_f2d>:
  402124:	0042      	lsls	r2, r0, #1
  402126:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40212a:	ea4f 0131 	mov.w	r1, r1, rrx
  40212e:	ea4f 7002 	mov.w	r0, r2, lsl #28
  402132:	bf1f      	itttt	ne
  402134:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  402138:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40213c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  402140:	4770      	bxne	lr
  402142:	f092 0f00 	teq	r2, #0
  402146:	bf14      	ite	ne
  402148:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40214c:	4770      	bxeq	lr
  40214e:	b530      	push	{r4, r5, lr}
  402150:	f44f 7460 	mov.w	r4, #896	; 0x380
  402154:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  402158:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40215c:	e720      	b.n	401fa0 <__adddf3+0x138>
  40215e:	bf00      	nop

00402160 <__aeabi_ul2d>:
  402160:	ea50 0201 	orrs.w	r2, r0, r1
  402164:	bf08      	it	eq
  402166:	4770      	bxeq	lr
  402168:	b530      	push	{r4, r5, lr}
  40216a:	f04f 0500 	mov.w	r5, #0
  40216e:	e00a      	b.n	402186 <__aeabi_l2d+0x16>

00402170 <__aeabi_l2d>:
  402170:	ea50 0201 	orrs.w	r2, r0, r1
  402174:	bf08      	it	eq
  402176:	4770      	bxeq	lr
  402178:	b530      	push	{r4, r5, lr}
  40217a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40217e:	d502      	bpl.n	402186 <__aeabi_l2d+0x16>
  402180:	4240      	negs	r0, r0
  402182:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402186:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40218a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40218e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  402192:	f43f aedc 	beq.w	401f4e <__adddf3+0xe6>
  402196:	f04f 0203 	mov.w	r2, #3
  40219a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40219e:	bf18      	it	ne
  4021a0:	3203      	addne	r2, #3
  4021a2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4021a6:	bf18      	it	ne
  4021a8:	3203      	addne	r2, #3
  4021aa:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4021ae:	f1c2 0320 	rsb	r3, r2, #32
  4021b2:	fa00 fc03 	lsl.w	ip, r0, r3
  4021b6:	fa20 f002 	lsr.w	r0, r0, r2
  4021ba:	fa01 fe03 	lsl.w	lr, r1, r3
  4021be:	ea40 000e 	orr.w	r0, r0, lr
  4021c2:	fa21 f102 	lsr.w	r1, r1, r2
  4021c6:	4414      	add	r4, r2
  4021c8:	e6c1      	b.n	401f4e <__adddf3+0xe6>
  4021ca:	bf00      	nop

004021cc <__aeabi_dmul>:
  4021cc:	b570      	push	{r4, r5, r6, lr}
  4021ce:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4021d2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4021d6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4021da:	bf1d      	ittte	ne
  4021dc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4021e0:	ea94 0f0c 	teqne	r4, ip
  4021e4:	ea95 0f0c 	teqne	r5, ip
  4021e8:	f000 f8de 	bleq	4023a8 <__aeabi_dmul+0x1dc>
  4021ec:	442c      	add	r4, r5
  4021ee:	ea81 0603 	eor.w	r6, r1, r3
  4021f2:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  4021f6:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  4021fa:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  4021fe:	bf18      	it	ne
  402200:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  402204:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402208:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40220c:	d038      	beq.n	402280 <__aeabi_dmul+0xb4>
  40220e:	fba0 ce02 	umull	ip, lr, r0, r2
  402212:	f04f 0500 	mov.w	r5, #0
  402216:	fbe1 e502 	umlal	lr, r5, r1, r2
  40221a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40221e:	fbe0 e503 	umlal	lr, r5, r0, r3
  402222:	f04f 0600 	mov.w	r6, #0
  402226:	fbe1 5603 	umlal	r5, r6, r1, r3
  40222a:	f09c 0f00 	teq	ip, #0
  40222e:	bf18      	it	ne
  402230:	f04e 0e01 	orrne.w	lr, lr, #1
  402234:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  402238:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40223c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  402240:	d204      	bcs.n	40224c <__aeabi_dmul+0x80>
  402242:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  402246:	416d      	adcs	r5, r5
  402248:	eb46 0606 	adc.w	r6, r6, r6
  40224c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  402250:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  402254:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  402258:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40225c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  402260:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402264:	bf88      	it	hi
  402266:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40226a:	d81e      	bhi.n	4022aa <__aeabi_dmul+0xde>
  40226c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  402270:	bf08      	it	eq
  402272:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  402276:	f150 0000 	adcs.w	r0, r0, #0
  40227a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40227e:	bd70      	pop	{r4, r5, r6, pc}
  402280:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  402284:	ea46 0101 	orr.w	r1, r6, r1
  402288:	ea40 0002 	orr.w	r0, r0, r2
  40228c:	ea81 0103 	eor.w	r1, r1, r3
  402290:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  402294:	bfc2      	ittt	gt
  402296:	ebd4 050c 	rsbsgt	r5, r4, ip
  40229a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40229e:	bd70      	popgt	{r4, r5, r6, pc}
  4022a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4022a4:	f04f 0e00 	mov.w	lr, #0
  4022a8:	3c01      	subs	r4, #1
  4022aa:	f300 80ab 	bgt.w	402404 <__aeabi_dmul+0x238>
  4022ae:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4022b2:	bfde      	ittt	le
  4022b4:	2000      	movle	r0, #0
  4022b6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4022ba:	bd70      	pople	{r4, r5, r6, pc}
  4022bc:	f1c4 0400 	rsb	r4, r4, #0
  4022c0:	3c20      	subs	r4, #32
  4022c2:	da35      	bge.n	402330 <__aeabi_dmul+0x164>
  4022c4:	340c      	adds	r4, #12
  4022c6:	dc1b      	bgt.n	402300 <__aeabi_dmul+0x134>
  4022c8:	f104 0414 	add.w	r4, r4, #20
  4022cc:	f1c4 0520 	rsb	r5, r4, #32
  4022d0:	fa00 f305 	lsl.w	r3, r0, r5
  4022d4:	fa20 f004 	lsr.w	r0, r0, r4
  4022d8:	fa01 f205 	lsl.w	r2, r1, r5
  4022dc:	ea40 0002 	orr.w	r0, r0, r2
  4022e0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  4022e4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4022e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4022ec:	fa21 f604 	lsr.w	r6, r1, r4
  4022f0:	eb42 0106 	adc.w	r1, r2, r6
  4022f4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4022f8:	bf08      	it	eq
  4022fa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4022fe:	bd70      	pop	{r4, r5, r6, pc}
  402300:	f1c4 040c 	rsb	r4, r4, #12
  402304:	f1c4 0520 	rsb	r5, r4, #32
  402308:	fa00 f304 	lsl.w	r3, r0, r4
  40230c:	fa20 f005 	lsr.w	r0, r0, r5
  402310:	fa01 f204 	lsl.w	r2, r1, r4
  402314:	ea40 0002 	orr.w	r0, r0, r2
  402318:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  40231c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  402320:	f141 0100 	adc.w	r1, r1, #0
  402324:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402328:	bf08      	it	eq
  40232a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40232e:	bd70      	pop	{r4, r5, r6, pc}
  402330:	f1c4 0520 	rsb	r5, r4, #32
  402334:	fa00 f205 	lsl.w	r2, r0, r5
  402338:	ea4e 0e02 	orr.w	lr, lr, r2
  40233c:	fa20 f304 	lsr.w	r3, r0, r4
  402340:	fa01 f205 	lsl.w	r2, r1, r5
  402344:	ea43 0302 	orr.w	r3, r3, r2
  402348:	fa21 f004 	lsr.w	r0, r1, r4
  40234c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402350:	fa21 f204 	lsr.w	r2, r1, r4
  402354:	ea20 0002 	bic.w	r0, r0, r2
  402358:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  40235c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  402360:	bf08      	it	eq
  402362:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  402366:	bd70      	pop	{r4, r5, r6, pc}
  402368:	f094 0f00 	teq	r4, #0
  40236c:	d10f      	bne.n	40238e <__aeabi_dmul+0x1c2>
  40236e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  402372:	0040      	lsls	r0, r0, #1
  402374:	eb41 0101 	adc.w	r1, r1, r1
  402378:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40237c:	bf08      	it	eq
  40237e:	3c01      	subeq	r4, #1
  402380:	d0f7      	beq.n	402372 <__aeabi_dmul+0x1a6>
  402382:	ea41 0106 	orr.w	r1, r1, r6
  402386:	f095 0f00 	teq	r5, #0
  40238a:	bf18      	it	ne
  40238c:	4770      	bxne	lr
  40238e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  402392:	0052      	lsls	r2, r2, #1
  402394:	eb43 0303 	adc.w	r3, r3, r3
  402398:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  40239c:	bf08      	it	eq
  40239e:	3d01      	subeq	r5, #1
  4023a0:	d0f7      	beq.n	402392 <__aeabi_dmul+0x1c6>
  4023a2:	ea43 0306 	orr.w	r3, r3, r6
  4023a6:	4770      	bx	lr
  4023a8:	ea94 0f0c 	teq	r4, ip
  4023ac:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4023b0:	bf18      	it	ne
  4023b2:	ea95 0f0c 	teqne	r5, ip
  4023b6:	d00c      	beq.n	4023d2 <__aeabi_dmul+0x206>
  4023b8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4023bc:	bf18      	it	ne
  4023be:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4023c2:	d1d1      	bne.n	402368 <__aeabi_dmul+0x19c>
  4023c4:	ea81 0103 	eor.w	r1, r1, r3
  4023c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4023cc:	f04f 0000 	mov.w	r0, #0
  4023d0:	bd70      	pop	{r4, r5, r6, pc}
  4023d2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4023d6:	bf06      	itte	eq
  4023d8:	4610      	moveq	r0, r2
  4023da:	4619      	moveq	r1, r3
  4023dc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4023e0:	d019      	beq.n	402416 <__aeabi_dmul+0x24a>
  4023e2:	ea94 0f0c 	teq	r4, ip
  4023e6:	d102      	bne.n	4023ee <__aeabi_dmul+0x222>
  4023e8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  4023ec:	d113      	bne.n	402416 <__aeabi_dmul+0x24a>
  4023ee:	ea95 0f0c 	teq	r5, ip
  4023f2:	d105      	bne.n	402400 <__aeabi_dmul+0x234>
  4023f4:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  4023f8:	bf1c      	itt	ne
  4023fa:	4610      	movne	r0, r2
  4023fc:	4619      	movne	r1, r3
  4023fe:	d10a      	bne.n	402416 <__aeabi_dmul+0x24a>
  402400:	ea81 0103 	eor.w	r1, r1, r3
  402404:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  402408:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40240c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  402410:	f04f 0000 	mov.w	r0, #0
  402414:	bd70      	pop	{r4, r5, r6, pc}
  402416:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  40241a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  40241e:	bd70      	pop	{r4, r5, r6, pc}

00402420 <__aeabi_ddiv>:
  402420:	b570      	push	{r4, r5, r6, lr}
  402422:	f04f 0cff 	mov.w	ip, #255	; 0xff
  402426:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40242a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40242e:	bf1d      	ittte	ne
  402430:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  402434:	ea94 0f0c 	teqne	r4, ip
  402438:	ea95 0f0c 	teqne	r5, ip
  40243c:	f000 f8a7 	bleq	40258e <__aeabi_ddiv+0x16e>
  402440:	eba4 0405 	sub.w	r4, r4, r5
  402444:	ea81 0e03 	eor.w	lr, r1, r3
  402448:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40244c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  402450:	f000 8088 	beq.w	402564 <__aeabi_ddiv+0x144>
  402454:	ea4f 3303 	mov.w	r3, r3, lsl #12
  402458:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  40245c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  402460:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  402464:	ea4f 2202 	mov.w	r2, r2, lsl #8
  402468:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  40246c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  402470:	ea4f 2600 	mov.w	r6, r0, lsl #8
  402474:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  402478:	429d      	cmp	r5, r3
  40247a:	bf08      	it	eq
  40247c:	4296      	cmpeq	r6, r2
  40247e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  402482:	f504 7440 	add.w	r4, r4, #768	; 0x300
  402486:	d202      	bcs.n	40248e <__aeabi_ddiv+0x6e>
  402488:	085b      	lsrs	r3, r3, #1
  40248a:	ea4f 0232 	mov.w	r2, r2, rrx
  40248e:	1ab6      	subs	r6, r6, r2
  402490:	eb65 0503 	sbc.w	r5, r5, r3
  402494:	085b      	lsrs	r3, r3, #1
  402496:	ea4f 0232 	mov.w	r2, r2, rrx
  40249a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  40249e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4024a2:	ebb6 0e02 	subs.w	lr, r6, r2
  4024a6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024aa:	bf22      	ittt	cs
  4024ac:	1ab6      	subcs	r6, r6, r2
  4024ae:	4675      	movcs	r5, lr
  4024b0:	ea40 000c 	orrcs.w	r0, r0, ip
  4024b4:	085b      	lsrs	r3, r3, #1
  4024b6:	ea4f 0232 	mov.w	r2, r2, rrx
  4024ba:	ebb6 0e02 	subs.w	lr, r6, r2
  4024be:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024c2:	bf22      	ittt	cs
  4024c4:	1ab6      	subcs	r6, r6, r2
  4024c6:	4675      	movcs	r5, lr
  4024c8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4024cc:	085b      	lsrs	r3, r3, #1
  4024ce:	ea4f 0232 	mov.w	r2, r2, rrx
  4024d2:	ebb6 0e02 	subs.w	lr, r6, r2
  4024d6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024da:	bf22      	ittt	cs
  4024dc:	1ab6      	subcs	r6, r6, r2
  4024de:	4675      	movcs	r5, lr
  4024e0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  4024e4:	085b      	lsrs	r3, r3, #1
  4024e6:	ea4f 0232 	mov.w	r2, r2, rrx
  4024ea:	ebb6 0e02 	subs.w	lr, r6, r2
  4024ee:	eb75 0e03 	sbcs.w	lr, r5, r3
  4024f2:	bf22      	ittt	cs
  4024f4:	1ab6      	subcs	r6, r6, r2
  4024f6:	4675      	movcs	r5, lr
  4024f8:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  4024fc:	ea55 0e06 	orrs.w	lr, r5, r6
  402500:	d018      	beq.n	402534 <__aeabi_ddiv+0x114>
  402502:	ea4f 1505 	mov.w	r5, r5, lsl #4
  402506:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  40250a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  40250e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  402512:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  402516:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  40251a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  40251e:	d1c0      	bne.n	4024a2 <__aeabi_ddiv+0x82>
  402520:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402524:	d10b      	bne.n	40253e <__aeabi_ddiv+0x11e>
  402526:	ea41 0100 	orr.w	r1, r1, r0
  40252a:	f04f 0000 	mov.w	r0, #0
  40252e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  402532:	e7b6      	b.n	4024a2 <__aeabi_ddiv+0x82>
  402534:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  402538:	bf04      	itt	eq
  40253a:	4301      	orreq	r1, r0
  40253c:	2000      	moveq	r0, #0
  40253e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  402542:	bf88      	it	hi
  402544:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  402548:	f63f aeaf 	bhi.w	4022aa <__aeabi_dmul+0xde>
  40254c:	ebb5 0c03 	subs.w	ip, r5, r3
  402550:	bf04      	itt	eq
  402552:	ebb6 0c02 	subseq.w	ip, r6, r2
  402556:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40255a:	f150 0000 	adcs.w	r0, r0, #0
  40255e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  402562:	bd70      	pop	{r4, r5, r6, pc}
  402564:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  402568:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  40256c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  402570:	bfc2      	ittt	gt
  402572:	ebd4 050c 	rsbsgt	r5, r4, ip
  402576:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  40257a:	bd70      	popgt	{r4, r5, r6, pc}
  40257c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402580:	f04f 0e00 	mov.w	lr, #0
  402584:	3c01      	subs	r4, #1
  402586:	e690      	b.n	4022aa <__aeabi_dmul+0xde>
  402588:	ea45 0e06 	orr.w	lr, r5, r6
  40258c:	e68d      	b.n	4022aa <__aeabi_dmul+0xde>
  40258e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  402592:	ea94 0f0c 	teq	r4, ip
  402596:	bf08      	it	eq
  402598:	ea95 0f0c 	teqeq	r5, ip
  40259c:	f43f af3b 	beq.w	402416 <__aeabi_dmul+0x24a>
  4025a0:	ea94 0f0c 	teq	r4, ip
  4025a4:	d10a      	bne.n	4025bc <__aeabi_ddiv+0x19c>
  4025a6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4025aa:	f47f af34 	bne.w	402416 <__aeabi_dmul+0x24a>
  4025ae:	ea95 0f0c 	teq	r5, ip
  4025b2:	f47f af25 	bne.w	402400 <__aeabi_dmul+0x234>
  4025b6:	4610      	mov	r0, r2
  4025b8:	4619      	mov	r1, r3
  4025ba:	e72c      	b.n	402416 <__aeabi_dmul+0x24a>
  4025bc:	ea95 0f0c 	teq	r5, ip
  4025c0:	d106      	bne.n	4025d0 <__aeabi_ddiv+0x1b0>
  4025c2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4025c6:	f43f aefd 	beq.w	4023c4 <__aeabi_dmul+0x1f8>
  4025ca:	4610      	mov	r0, r2
  4025cc:	4619      	mov	r1, r3
  4025ce:	e722      	b.n	402416 <__aeabi_dmul+0x24a>
  4025d0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4025d4:	bf18      	it	ne
  4025d6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4025da:	f47f aec5 	bne.w	402368 <__aeabi_dmul+0x19c>
  4025de:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  4025e2:	f47f af0d 	bne.w	402400 <__aeabi_dmul+0x234>
  4025e6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  4025ea:	f47f aeeb 	bne.w	4023c4 <__aeabi_dmul+0x1f8>
  4025ee:	e712      	b.n	402416 <__aeabi_dmul+0x24a>

004025f0 <__aeabi_d2f>:
  4025f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4025f4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
  4025f8:	bf24      	itt	cs
  4025fa:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
  4025fe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
  402602:	d90d      	bls.n	402620 <__aeabi_d2f+0x30>
  402604:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
  402608:	ea4f 02c0 	mov.w	r2, r0, lsl #3
  40260c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
  402610:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
  402614:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
  402618:	bf08      	it	eq
  40261a:	f020 0001 	biceq.w	r0, r0, #1
  40261e:	4770      	bx	lr
  402620:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
  402624:	d121      	bne.n	40266a <__aeabi_d2f+0x7a>
  402626:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
  40262a:	bfbc      	itt	lt
  40262c:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
  402630:	4770      	bxlt	lr
  402632:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  402636:	ea4f 5252 	mov.w	r2, r2, lsr #21
  40263a:	f1c2 0218 	rsb	r2, r2, #24
  40263e:	f1c2 0c20 	rsb	ip, r2, #32
  402642:	fa10 f30c 	lsls.w	r3, r0, ip
  402646:	fa20 f002 	lsr.w	r0, r0, r2
  40264a:	bf18      	it	ne
  40264c:	f040 0001 	orrne.w	r0, r0, #1
  402650:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  402654:	ea4f 23d3 	mov.w	r3, r3, lsr #11
  402658:	fa03 fc0c 	lsl.w	ip, r3, ip
  40265c:	ea40 000c 	orr.w	r0, r0, ip
  402660:	fa23 f302 	lsr.w	r3, r3, r2
  402664:	ea4f 0343 	mov.w	r3, r3, lsl #1
  402668:	e7cc      	b.n	402604 <__aeabi_d2f+0x14>
  40266a:	ea7f 5362 	mvns.w	r3, r2, asr #21
  40266e:	d107      	bne.n	402680 <__aeabi_d2f+0x90>
  402670:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
  402674:	bf1e      	ittt	ne
  402676:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
  40267a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
  40267e:	4770      	bxne	lr
  402680:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
  402684:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
  402688:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  40268c:	4770      	bx	lr
  40268e:	bf00      	nop

00402690 <__aeabi_frsub>:
  402690:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
  402694:	e002      	b.n	40269c <__addsf3>
  402696:	bf00      	nop

00402698 <__aeabi_fsub>:
  402698:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0040269c <__addsf3>:
  40269c:	0042      	lsls	r2, r0, #1
  40269e:	bf1f      	itttt	ne
  4026a0:	ea5f 0341 	movsne.w	r3, r1, lsl #1
  4026a4:	ea92 0f03 	teqne	r2, r3
  4026a8:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
  4026ac:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  4026b0:	d06a      	beq.n	402788 <__addsf3+0xec>
  4026b2:	ea4f 6212 	mov.w	r2, r2, lsr #24
  4026b6:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
  4026ba:	bfc1      	itttt	gt
  4026bc:	18d2      	addgt	r2, r2, r3
  4026be:	4041      	eorgt	r1, r0
  4026c0:	4048      	eorgt	r0, r1
  4026c2:	4041      	eorgt	r1, r0
  4026c4:	bfb8      	it	lt
  4026c6:	425b      	neglt	r3, r3
  4026c8:	2b19      	cmp	r3, #25
  4026ca:	bf88      	it	hi
  4026cc:	4770      	bxhi	lr
  4026ce:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
  4026d2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4026d6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
  4026da:	bf18      	it	ne
  4026dc:	4240      	negne	r0, r0
  4026de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4026e2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
  4026e6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
  4026ea:	bf18      	it	ne
  4026ec:	4249      	negne	r1, r1
  4026ee:	ea92 0f03 	teq	r2, r3
  4026f2:	d03f      	beq.n	402774 <__addsf3+0xd8>
  4026f4:	f1a2 0201 	sub.w	r2, r2, #1
  4026f8:	fa41 fc03 	asr.w	ip, r1, r3
  4026fc:	eb10 000c 	adds.w	r0, r0, ip
  402700:	f1c3 0320 	rsb	r3, r3, #32
  402704:	fa01 f103 	lsl.w	r1, r1, r3
  402708:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  40270c:	d502      	bpl.n	402714 <__addsf3+0x78>
  40270e:	4249      	negs	r1, r1
  402710:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
  402714:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
  402718:	d313      	bcc.n	402742 <__addsf3+0xa6>
  40271a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
  40271e:	d306      	bcc.n	40272e <__addsf3+0x92>
  402720:	0840      	lsrs	r0, r0, #1
  402722:	ea4f 0131 	mov.w	r1, r1, rrx
  402726:	f102 0201 	add.w	r2, r2, #1
  40272a:	2afe      	cmp	r2, #254	; 0xfe
  40272c:	d251      	bcs.n	4027d2 <__addsf3+0x136>
  40272e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
  402732:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
  402736:	bf08      	it	eq
  402738:	f020 0001 	biceq.w	r0, r0, #1
  40273c:	ea40 0003 	orr.w	r0, r0, r3
  402740:	4770      	bx	lr
  402742:	0049      	lsls	r1, r1, #1
  402744:	eb40 0000 	adc.w	r0, r0, r0
  402748:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
  40274c:	f1a2 0201 	sub.w	r2, r2, #1
  402750:	d1ed      	bne.n	40272e <__addsf3+0x92>
  402752:	fab0 fc80 	clz	ip, r0
  402756:	f1ac 0c08 	sub.w	ip, ip, #8
  40275a:	ebb2 020c 	subs.w	r2, r2, ip
  40275e:	fa00 f00c 	lsl.w	r0, r0, ip
  402762:	bfaa      	itet	ge
  402764:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
  402768:	4252      	neglt	r2, r2
  40276a:	4318      	orrge	r0, r3
  40276c:	bfbc      	itt	lt
  40276e:	40d0      	lsrlt	r0, r2
  402770:	4318      	orrlt	r0, r3
  402772:	4770      	bx	lr
  402774:	f092 0f00 	teq	r2, #0
  402778:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
  40277c:	bf06      	itte	eq
  40277e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
  402782:	3201      	addeq	r2, #1
  402784:	3b01      	subne	r3, #1
  402786:	e7b5      	b.n	4026f4 <__addsf3+0x58>
  402788:	ea4f 0341 	mov.w	r3, r1, lsl #1
  40278c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
  402790:	bf18      	it	ne
  402792:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
  402796:	d021      	beq.n	4027dc <__addsf3+0x140>
  402798:	ea92 0f03 	teq	r2, r3
  40279c:	d004      	beq.n	4027a8 <__addsf3+0x10c>
  40279e:	f092 0f00 	teq	r2, #0
  4027a2:	bf08      	it	eq
  4027a4:	4608      	moveq	r0, r1
  4027a6:	4770      	bx	lr
  4027a8:	ea90 0f01 	teq	r0, r1
  4027ac:	bf1c      	itt	ne
  4027ae:	2000      	movne	r0, #0
  4027b0:	4770      	bxne	lr
  4027b2:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
  4027b6:	d104      	bne.n	4027c2 <__addsf3+0x126>
  4027b8:	0040      	lsls	r0, r0, #1
  4027ba:	bf28      	it	cs
  4027bc:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
  4027c0:	4770      	bx	lr
  4027c2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
  4027c6:	bf3c      	itt	cc
  4027c8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
  4027cc:	4770      	bxcc	lr
  4027ce:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
  4027d2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
  4027d6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
  4027da:	4770      	bx	lr
  4027dc:	ea7f 6222 	mvns.w	r2, r2, asr #24
  4027e0:	bf16      	itet	ne
  4027e2:	4608      	movne	r0, r1
  4027e4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
  4027e8:	4601      	movne	r1, r0
  4027ea:	0242      	lsls	r2, r0, #9
  4027ec:	bf06      	itte	eq
  4027ee:	ea5f 2341 	movseq.w	r3, r1, lsl #9
  4027f2:	ea90 0f01 	teqeq	r0, r1
  4027f6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
  4027fa:	4770      	bx	lr

004027fc <__aeabi_ui2f>:
  4027fc:	f04f 0300 	mov.w	r3, #0
  402800:	e004      	b.n	40280c <__aeabi_i2f+0x8>
  402802:	bf00      	nop

00402804 <__aeabi_i2f>:
  402804:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
  402808:	bf48      	it	mi
  40280a:	4240      	negmi	r0, r0
  40280c:	ea5f 0c00 	movs.w	ip, r0
  402810:	bf08      	it	eq
  402812:	4770      	bxeq	lr
  402814:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
  402818:	4601      	mov	r1, r0
  40281a:	f04f 0000 	mov.w	r0, #0
  40281e:	e01c      	b.n	40285a <__aeabi_l2f+0x2a>

00402820 <__aeabi_ul2f>:
  402820:	ea50 0201 	orrs.w	r2, r0, r1
  402824:	bf08      	it	eq
  402826:	4770      	bxeq	lr
  402828:	f04f 0300 	mov.w	r3, #0
  40282c:	e00a      	b.n	402844 <__aeabi_l2f+0x14>
  40282e:	bf00      	nop

00402830 <__aeabi_l2f>:
  402830:	ea50 0201 	orrs.w	r2, r0, r1
  402834:	bf08      	it	eq
  402836:	4770      	bxeq	lr
  402838:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
  40283c:	d502      	bpl.n	402844 <__aeabi_l2f+0x14>
  40283e:	4240      	negs	r0, r0
  402840:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  402844:	ea5f 0c01 	movs.w	ip, r1
  402848:	bf02      	ittt	eq
  40284a:	4684      	moveq	ip, r0
  40284c:	4601      	moveq	r1, r0
  40284e:	2000      	moveq	r0, #0
  402850:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
  402854:	bf08      	it	eq
  402856:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
  40285a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
  40285e:	fabc f28c 	clz	r2, ip
  402862:	3a08      	subs	r2, #8
  402864:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
  402868:	db10      	blt.n	40288c <__aeabi_l2f+0x5c>
  40286a:	fa01 fc02 	lsl.w	ip, r1, r2
  40286e:	4463      	add	r3, ip
  402870:	fa00 fc02 	lsl.w	ip, r0, r2
  402874:	f1c2 0220 	rsb	r2, r2, #32
  402878:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40287c:	fa20 f202 	lsr.w	r2, r0, r2
  402880:	eb43 0002 	adc.w	r0, r3, r2
  402884:	bf08      	it	eq
  402886:	f020 0001 	biceq.w	r0, r0, #1
  40288a:	4770      	bx	lr
  40288c:	f102 0220 	add.w	r2, r2, #32
  402890:	fa01 fc02 	lsl.w	ip, r1, r2
  402894:	f1c2 0220 	rsb	r2, r2, #32
  402898:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
  40289c:	fa21 f202 	lsr.w	r2, r1, r2
  4028a0:	eb43 0002 	adc.w	r0, r3, r2
  4028a4:	bf08      	it	eq
  4028a6:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
  4028aa:	4770      	bx	lr

004028ac <__libc_init_array>:
  4028ac:	b570      	push	{r4, r5, r6, lr}
  4028ae:	4e0f      	ldr	r6, [pc, #60]	; (4028ec <__libc_init_array+0x40>)
  4028b0:	4d0f      	ldr	r5, [pc, #60]	; (4028f0 <__libc_init_array+0x44>)
  4028b2:	1b76      	subs	r6, r6, r5
  4028b4:	10b6      	asrs	r6, r6, #2
  4028b6:	bf18      	it	ne
  4028b8:	2400      	movne	r4, #0
  4028ba:	d005      	beq.n	4028c8 <__libc_init_array+0x1c>
  4028bc:	3401      	adds	r4, #1
  4028be:	f855 3b04 	ldr.w	r3, [r5], #4
  4028c2:	4798      	blx	r3
  4028c4:	42a6      	cmp	r6, r4
  4028c6:	d1f9      	bne.n	4028bc <__libc_init_array+0x10>
  4028c8:	4e0a      	ldr	r6, [pc, #40]	; (4028f4 <__libc_init_array+0x48>)
  4028ca:	4d0b      	ldr	r5, [pc, #44]	; (4028f8 <__libc_init_array+0x4c>)
  4028cc:	1b76      	subs	r6, r6, r5
  4028ce:	f005 fd27 	bl	408320 <_init>
  4028d2:	10b6      	asrs	r6, r6, #2
  4028d4:	bf18      	it	ne
  4028d6:	2400      	movne	r4, #0
  4028d8:	d006      	beq.n	4028e8 <__libc_init_array+0x3c>
  4028da:	3401      	adds	r4, #1
  4028dc:	f855 3b04 	ldr.w	r3, [r5], #4
  4028e0:	4798      	blx	r3
  4028e2:	42a6      	cmp	r6, r4
  4028e4:	d1f9      	bne.n	4028da <__libc_init_array+0x2e>
  4028e6:	bd70      	pop	{r4, r5, r6, pc}
  4028e8:	bd70      	pop	{r4, r5, r6, pc}
  4028ea:	bf00      	nop
  4028ec:	0040832c 	.word	0x0040832c
  4028f0:	0040832c 	.word	0x0040832c
  4028f4:	00408334 	.word	0x00408334
  4028f8:	0040832c 	.word	0x0040832c

004028fc <memset>:
  4028fc:	b470      	push	{r4, r5, r6}
  4028fe:	0786      	lsls	r6, r0, #30
  402900:	d046      	beq.n	402990 <memset+0x94>
  402902:	1e54      	subs	r4, r2, #1
  402904:	2a00      	cmp	r2, #0
  402906:	d041      	beq.n	40298c <memset+0x90>
  402908:	b2ca      	uxtb	r2, r1
  40290a:	4603      	mov	r3, r0
  40290c:	e002      	b.n	402914 <memset+0x18>
  40290e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402912:	d33b      	bcc.n	40298c <memset+0x90>
  402914:	f803 2b01 	strb.w	r2, [r3], #1
  402918:	079d      	lsls	r5, r3, #30
  40291a:	d1f8      	bne.n	40290e <memset+0x12>
  40291c:	2c03      	cmp	r4, #3
  40291e:	d92e      	bls.n	40297e <memset+0x82>
  402920:	b2cd      	uxtb	r5, r1
  402922:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402926:	2c0f      	cmp	r4, #15
  402928:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40292c:	d919      	bls.n	402962 <memset+0x66>
  40292e:	f103 0210 	add.w	r2, r3, #16
  402932:	4626      	mov	r6, r4
  402934:	3e10      	subs	r6, #16
  402936:	2e0f      	cmp	r6, #15
  402938:	f842 5c10 	str.w	r5, [r2, #-16]
  40293c:	f842 5c0c 	str.w	r5, [r2, #-12]
  402940:	f842 5c08 	str.w	r5, [r2, #-8]
  402944:	f842 5c04 	str.w	r5, [r2, #-4]
  402948:	f102 0210 	add.w	r2, r2, #16
  40294c:	d8f2      	bhi.n	402934 <memset+0x38>
  40294e:	f1a4 0210 	sub.w	r2, r4, #16
  402952:	f022 020f 	bic.w	r2, r2, #15
  402956:	f004 040f 	and.w	r4, r4, #15
  40295a:	3210      	adds	r2, #16
  40295c:	2c03      	cmp	r4, #3
  40295e:	4413      	add	r3, r2
  402960:	d90d      	bls.n	40297e <memset+0x82>
  402962:	461e      	mov	r6, r3
  402964:	4622      	mov	r2, r4
  402966:	3a04      	subs	r2, #4
  402968:	2a03      	cmp	r2, #3
  40296a:	f846 5b04 	str.w	r5, [r6], #4
  40296e:	d8fa      	bhi.n	402966 <memset+0x6a>
  402970:	1f22      	subs	r2, r4, #4
  402972:	f022 0203 	bic.w	r2, r2, #3
  402976:	3204      	adds	r2, #4
  402978:	4413      	add	r3, r2
  40297a:	f004 0403 	and.w	r4, r4, #3
  40297e:	b12c      	cbz	r4, 40298c <memset+0x90>
  402980:	b2c9      	uxtb	r1, r1
  402982:	441c      	add	r4, r3
  402984:	f803 1b01 	strb.w	r1, [r3], #1
  402988:	429c      	cmp	r4, r3
  40298a:	d1fb      	bne.n	402984 <memset+0x88>
  40298c:	bc70      	pop	{r4, r5, r6}
  40298e:	4770      	bx	lr
  402990:	4614      	mov	r4, r2
  402992:	4603      	mov	r3, r0
  402994:	e7c2      	b.n	40291c <memset+0x20>
  402996:	bf00      	nop

00402998 <_puts_r>:
  402998:	b5f0      	push	{r4, r5, r6, r7, lr}
  40299a:	4605      	mov	r5, r0
  40299c:	b089      	sub	sp, #36	; 0x24
  40299e:	4608      	mov	r0, r1
  4029a0:	460c      	mov	r4, r1
  4029a2:	f000 f96d 	bl	402c80 <strlen>
  4029a6:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4029a8:	4f21      	ldr	r7, [pc, #132]	; (402a30 <_puts_r+0x98>)
  4029aa:	9404      	str	r4, [sp, #16]
  4029ac:	2601      	movs	r6, #1
  4029ae:	1c44      	adds	r4, r0, #1
  4029b0:	a904      	add	r1, sp, #16
  4029b2:	2202      	movs	r2, #2
  4029b4:	9403      	str	r4, [sp, #12]
  4029b6:	9005      	str	r0, [sp, #20]
  4029b8:	68ac      	ldr	r4, [r5, #8]
  4029ba:	9706      	str	r7, [sp, #24]
  4029bc:	9607      	str	r6, [sp, #28]
  4029be:	9101      	str	r1, [sp, #4]
  4029c0:	9202      	str	r2, [sp, #8]
  4029c2:	b353      	cbz	r3, 402a1a <_puts_r+0x82>
  4029c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4029c6:	f013 0f01 	tst.w	r3, #1
  4029ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4029ce:	b29a      	uxth	r2, r3
  4029d0:	d101      	bne.n	4029d6 <_puts_r+0x3e>
  4029d2:	0590      	lsls	r0, r2, #22
  4029d4:	d525      	bpl.n	402a22 <_puts_r+0x8a>
  4029d6:	0491      	lsls	r1, r2, #18
  4029d8:	d406      	bmi.n	4029e8 <_puts_r+0x50>
  4029da:	6e62      	ldr	r2, [r4, #100]	; 0x64
  4029dc:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4029e0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  4029e4:	81a3      	strh	r3, [r4, #12]
  4029e6:	6662      	str	r2, [r4, #100]	; 0x64
  4029e8:	4628      	mov	r0, r5
  4029ea:	aa01      	add	r2, sp, #4
  4029ec:	4621      	mov	r1, r4
  4029ee:	f002 fea7 	bl	405740 <__sfvwrite_r>
  4029f2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4029f4:	2800      	cmp	r0, #0
  4029f6:	bf0c      	ite	eq
  4029f8:	250a      	moveq	r5, #10
  4029fa:	f04f 35ff 	movne.w	r5, #4294967295
  4029fe:	07da      	lsls	r2, r3, #31
  402a00:	d402      	bmi.n	402a08 <_puts_r+0x70>
  402a02:	89a3      	ldrh	r3, [r4, #12]
  402a04:	059b      	lsls	r3, r3, #22
  402a06:	d502      	bpl.n	402a0e <_puts_r+0x76>
  402a08:	4628      	mov	r0, r5
  402a0a:	b009      	add	sp, #36	; 0x24
  402a0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a10:	f003 f872 	bl	405af8 <__retarget_lock_release_recursive>
  402a14:	4628      	mov	r0, r5
  402a16:	b009      	add	sp, #36	; 0x24
  402a18:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402a1a:	4628      	mov	r0, r5
  402a1c:	f002 fd08 	bl	405430 <__sinit>
  402a20:	e7d0      	b.n	4029c4 <_puts_r+0x2c>
  402a22:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402a24:	f003 f866 	bl	405af4 <__retarget_lock_acquire_recursive>
  402a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a2c:	b29a      	uxth	r2, r3
  402a2e:	e7d2      	b.n	4029d6 <_puts_r+0x3e>
  402a30:	00408098 	.word	0x00408098

00402a34 <puts>:
  402a34:	4b02      	ldr	r3, [pc, #8]	; (402a40 <puts+0xc>)
  402a36:	4601      	mov	r1, r0
  402a38:	6818      	ldr	r0, [r3, #0]
  402a3a:	f7ff bfad 	b.w	402998 <_puts_r>
  402a3e:	bf00      	nop
  402a40:	20000038 	.word	0x20000038

00402a44 <__srget_r>:
  402a44:	b538      	push	{r3, r4, r5, lr}
  402a46:	460c      	mov	r4, r1
  402a48:	4605      	mov	r5, r0
  402a4a:	b108      	cbz	r0, 402a50 <__srget_r+0xc>
  402a4c:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402a4e:	b163      	cbz	r3, 402a6a <__srget_r+0x26>
  402a50:	4628      	mov	r0, r5
  402a52:	4621      	mov	r1, r4
  402a54:	f004 f9a0 	bl	406d98 <__srefill_r>
  402a58:	b950      	cbnz	r0, 402a70 <__srget_r+0x2c>
  402a5a:	e894 000c 	ldmia.w	r4, {r2, r3}
  402a5e:	3b01      	subs	r3, #1
  402a60:	1c51      	adds	r1, r2, #1
  402a62:	e884 000a 	stmia.w	r4, {r1, r3}
  402a66:	7810      	ldrb	r0, [r2, #0]
  402a68:	bd38      	pop	{r3, r4, r5, pc}
  402a6a:	f002 fce1 	bl	405430 <__sinit>
  402a6e:	e7ef      	b.n	402a50 <__srget_r+0xc>
  402a70:	f04f 30ff 	mov.w	r0, #4294967295
  402a74:	bd38      	pop	{r3, r4, r5, pc}
  402a76:	bf00      	nop

00402a78 <setbuf>:
  402a78:	2900      	cmp	r1, #0
  402a7a:	bf0c      	ite	eq
  402a7c:	2202      	moveq	r2, #2
  402a7e:	2200      	movne	r2, #0
  402a80:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402a84:	f000 b800 	b.w	402a88 <setvbuf>

00402a88 <setvbuf>:
  402a88:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402a8c:	4c61      	ldr	r4, [pc, #388]	; (402c14 <setvbuf+0x18c>)
  402a8e:	6825      	ldr	r5, [r4, #0]
  402a90:	b083      	sub	sp, #12
  402a92:	4604      	mov	r4, r0
  402a94:	460f      	mov	r7, r1
  402a96:	4690      	mov	r8, r2
  402a98:	461e      	mov	r6, r3
  402a9a:	b115      	cbz	r5, 402aa2 <setvbuf+0x1a>
  402a9c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402a9e:	2b00      	cmp	r3, #0
  402aa0:	d064      	beq.n	402b6c <setvbuf+0xe4>
  402aa2:	f1b8 0f02 	cmp.w	r8, #2
  402aa6:	d006      	beq.n	402ab6 <setvbuf+0x2e>
  402aa8:	f1b8 0f01 	cmp.w	r8, #1
  402aac:	f200 809f 	bhi.w	402bee <setvbuf+0x166>
  402ab0:	2e00      	cmp	r6, #0
  402ab2:	f2c0 809c 	blt.w	402bee <setvbuf+0x166>
  402ab6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402ab8:	07d8      	lsls	r0, r3, #31
  402aba:	d534      	bpl.n	402b26 <setvbuf+0x9e>
  402abc:	4621      	mov	r1, r4
  402abe:	4628      	mov	r0, r5
  402ac0:	f002 fc4c 	bl	40535c <_fflush_r>
  402ac4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402ac6:	b141      	cbz	r1, 402ada <setvbuf+0x52>
  402ac8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402acc:	4299      	cmp	r1, r3
  402ace:	d002      	beq.n	402ad6 <setvbuf+0x4e>
  402ad0:	4628      	mov	r0, r5
  402ad2:	f002 fd4f 	bl	405574 <_free_r>
  402ad6:	2300      	movs	r3, #0
  402ad8:	6323      	str	r3, [r4, #48]	; 0x30
  402ada:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402ade:	2200      	movs	r2, #0
  402ae0:	61a2      	str	r2, [r4, #24]
  402ae2:	6062      	str	r2, [r4, #4]
  402ae4:	061a      	lsls	r2, r3, #24
  402ae6:	d43a      	bmi.n	402b5e <setvbuf+0xd6>
  402ae8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  402aec:	f023 0303 	bic.w	r3, r3, #3
  402af0:	f1b8 0f02 	cmp.w	r8, #2
  402af4:	81a3      	strh	r3, [r4, #12]
  402af6:	d01d      	beq.n	402b34 <setvbuf+0xac>
  402af8:	ab01      	add	r3, sp, #4
  402afa:	466a      	mov	r2, sp
  402afc:	4621      	mov	r1, r4
  402afe:	4628      	mov	r0, r5
  402b00:	f002 fffc 	bl	405afc <__swhatbuf_r>
  402b04:	89a3      	ldrh	r3, [r4, #12]
  402b06:	4318      	orrs	r0, r3
  402b08:	81a0      	strh	r0, [r4, #12]
  402b0a:	2e00      	cmp	r6, #0
  402b0c:	d132      	bne.n	402b74 <setvbuf+0xec>
  402b0e:	9e00      	ldr	r6, [sp, #0]
  402b10:	4630      	mov	r0, r6
  402b12:	f003 f86b 	bl	405bec <malloc>
  402b16:	4607      	mov	r7, r0
  402b18:	2800      	cmp	r0, #0
  402b1a:	d06b      	beq.n	402bf4 <setvbuf+0x16c>
  402b1c:	89a3      	ldrh	r3, [r4, #12]
  402b1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402b22:	81a3      	strh	r3, [r4, #12]
  402b24:	e028      	b.n	402b78 <setvbuf+0xf0>
  402b26:	89a3      	ldrh	r3, [r4, #12]
  402b28:	0599      	lsls	r1, r3, #22
  402b2a:	d4c7      	bmi.n	402abc <setvbuf+0x34>
  402b2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402b2e:	f002 ffe1 	bl	405af4 <__retarget_lock_acquire_recursive>
  402b32:	e7c3      	b.n	402abc <setvbuf+0x34>
  402b34:	2500      	movs	r5, #0
  402b36:	6e61      	ldr	r1, [r4, #100]	; 0x64
  402b38:	2600      	movs	r6, #0
  402b3a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402b3e:	f043 0302 	orr.w	r3, r3, #2
  402b42:	2001      	movs	r0, #1
  402b44:	60a6      	str	r6, [r4, #8]
  402b46:	07ce      	lsls	r6, r1, #31
  402b48:	81a3      	strh	r3, [r4, #12]
  402b4a:	6022      	str	r2, [r4, #0]
  402b4c:	6122      	str	r2, [r4, #16]
  402b4e:	6160      	str	r0, [r4, #20]
  402b50:	d401      	bmi.n	402b56 <setvbuf+0xce>
  402b52:	0598      	lsls	r0, r3, #22
  402b54:	d53e      	bpl.n	402bd4 <setvbuf+0x14c>
  402b56:	4628      	mov	r0, r5
  402b58:	b003      	add	sp, #12
  402b5a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402b5e:	6921      	ldr	r1, [r4, #16]
  402b60:	4628      	mov	r0, r5
  402b62:	f002 fd07 	bl	405574 <_free_r>
  402b66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b6a:	e7bd      	b.n	402ae8 <setvbuf+0x60>
  402b6c:	4628      	mov	r0, r5
  402b6e:	f002 fc5f 	bl	405430 <__sinit>
  402b72:	e796      	b.n	402aa2 <setvbuf+0x1a>
  402b74:	2f00      	cmp	r7, #0
  402b76:	d0cb      	beq.n	402b10 <setvbuf+0x88>
  402b78:	6bab      	ldr	r3, [r5, #56]	; 0x38
  402b7a:	2b00      	cmp	r3, #0
  402b7c:	d033      	beq.n	402be6 <setvbuf+0x15e>
  402b7e:	9b00      	ldr	r3, [sp, #0]
  402b80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402b84:	6027      	str	r7, [r4, #0]
  402b86:	429e      	cmp	r6, r3
  402b88:	bf1c      	itt	ne
  402b8a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  402b8e:	81a2      	strhne	r2, [r4, #12]
  402b90:	f1b8 0f01 	cmp.w	r8, #1
  402b94:	bf04      	itt	eq
  402b96:	f042 0201 	orreq.w	r2, r2, #1
  402b9a:	81a2      	strheq	r2, [r4, #12]
  402b9c:	b292      	uxth	r2, r2
  402b9e:	f012 0308 	ands.w	r3, r2, #8
  402ba2:	6127      	str	r7, [r4, #16]
  402ba4:	6166      	str	r6, [r4, #20]
  402ba6:	d00e      	beq.n	402bc6 <setvbuf+0x13e>
  402ba8:	07d1      	lsls	r1, r2, #31
  402baa:	d51a      	bpl.n	402be2 <setvbuf+0x15a>
  402bac:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402bae:	4276      	negs	r6, r6
  402bb0:	2300      	movs	r3, #0
  402bb2:	f015 0501 	ands.w	r5, r5, #1
  402bb6:	61a6      	str	r6, [r4, #24]
  402bb8:	60a3      	str	r3, [r4, #8]
  402bba:	d009      	beq.n	402bd0 <setvbuf+0x148>
  402bbc:	2500      	movs	r5, #0
  402bbe:	4628      	mov	r0, r5
  402bc0:	b003      	add	sp, #12
  402bc2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402bc6:	60a3      	str	r3, [r4, #8]
  402bc8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  402bca:	f015 0501 	ands.w	r5, r5, #1
  402bce:	d1f5      	bne.n	402bbc <setvbuf+0x134>
  402bd0:	0593      	lsls	r3, r2, #22
  402bd2:	d4c0      	bmi.n	402b56 <setvbuf+0xce>
  402bd4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402bd6:	f002 ff8f 	bl	405af8 <__retarget_lock_release_recursive>
  402bda:	4628      	mov	r0, r5
  402bdc:	b003      	add	sp, #12
  402bde:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402be2:	60a6      	str	r6, [r4, #8]
  402be4:	e7f0      	b.n	402bc8 <setvbuf+0x140>
  402be6:	4628      	mov	r0, r5
  402be8:	f002 fc22 	bl	405430 <__sinit>
  402bec:	e7c7      	b.n	402b7e <setvbuf+0xf6>
  402bee:	f04f 35ff 	mov.w	r5, #4294967295
  402bf2:	e7b0      	b.n	402b56 <setvbuf+0xce>
  402bf4:	f8dd 9000 	ldr.w	r9, [sp]
  402bf8:	45b1      	cmp	r9, r6
  402bfa:	d004      	beq.n	402c06 <setvbuf+0x17e>
  402bfc:	4648      	mov	r0, r9
  402bfe:	f002 fff5 	bl	405bec <malloc>
  402c02:	4607      	mov	r7, r0
  402c04:	b920      	cbnz	r0, 402c10 <setvbuf+0x188>
  402c06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402c0a:	f04f 35ff 	mov.w	r5, #4294967295
  402c0e:	e792      	b.n	402b36 <setvbuf+0xae>
  402c10:	464e      	mov	r6, r9
  402c12:	e783      	b.n	402b1c <setvbuf+0x94>
  402c14:	20000038 	.word	0x20000038

00402c18 <sprintf>:
  402c18:	b40e      	push	{r1, r2, r3}
  402c1a:	b5f0      	push	{r4, r5, r6, r7, lr}
  402c1c:	b09c      	sub	sp, #112	; 0x70
  402c1e:	ab21      	add	r3, sp, #132	; 0x84
  402c20:	490f      	ldr	r1, [pc, #60]	; (402c60 <sprintf+0x48>)
  402c22:	f853 2b04 	ldr.w	r2, [r3], #4
  402c26:	9301      	str	r3, [sp, #4]
  402c28:	4605      	mov	r5, r0
  402c2a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402c2e:	6808      	ldr	r0, [r1, #0]
  402c30:	9502      	str	r5, [sp, #8]
  402c32:	f44f 7702 	mov.w	r7, #520	; 0x208
  402c36:	f64f 76ff 	movw	r6, #65535	; 0xffff
  402c3a:	a902      	add	r1, sp, #8
  402c3c:	9506      	str	r5, [sp, #24]
  402c3e:	f8ad 7014 	strh.w	r7, [sp, #20]
  402c42:	9404      	str	r4, [sp, #16]
  402c44:	9407      	str	r4, [sp, #28]
  402c46:	f8ad 6016 	strh.w	r6, [sp, #22]
  402c4a:	f000 f887 	bl	402d5c <_svfprintf_r>
  402c4e:	9b02      	ldr	r3, [sp, #8]
  402c50:	2200      	movs	r2, #0
  402c52:	701a      	strb	r2, [r3, #0]
  402c54:	b01c      	add	sp, #112	; 0x70
  402c56:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  402c5a:	b003      	add	sp, #12
  402c5c:	4770      	bx	lr
  402c5e:	bf00      	nop
  402c60:	20000038 	.word	0x20000038
	...

00402c80 <strlen>:
  402c80:	f890 f000 	pld	[r0]
  402c84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  402c88:	f020 0107 	bic.w	r1, r0, #7
  402c8c:	f06f 0c00 	mvn.w	ip, #0
  402c90:	f010 0407 	ands.w	r4, r0, #7
  402c94:	f891 f020 	pld	[r1, #32]
  402c98:	f040 8049 	bne.w	402d2e <strlen+0xae>
  402c9c:	f04f 0400 	mov.w	r4, #0
  402ca0:	f06f 0007 	mvn.w	r0, #7
  402ca4:	e9d1 2300 	ldrd	r2, r3, [r1]
  402ca8:	f891 f040 	pld	[r1, #64]	; 0x40
  402cac:	f100 0008 	add.w	r0, r0, #8
  402cb0:	fa82 f24c 	uadd8	r2, r2, ip
  402cb4:	faa4 f28c 	sel	r2, r4, ip
  402cb8:	fa83 f34c 	uadd8	r3, r3, ip
  402cbc:	faa2 f38c 	sel	r3, r2, ip
  402cc0:	bb4b      	cbnz	r3, 402d16 <strlen+0x96>
  402cc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  402cc6:	fa82 f24c 	uadd8	r2, r2, ip
  402cca:	f100 0008 	add.w	r0, r0, #8
  402cce:	faa4 f28c 	sel	r2, r4, ip
  402cd2:	fa83 f34c 	uadd8	r3, r3, ip
  402cd6:	faa2 f38c 	sel	r3, r2, ip
  402cda:	b9e3      	cbnz	r3, 402d16 <strlen+0x96>
  402cdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  402ce0:	fa82 f24c 	uadd8	r2, r2, ip
  402ce4:	f100 0008 	add.w	r0, r0, #8
  402ce8:	faa4 f28c 	sel	r2, r4, ip
  402cec:	fa83 f34c 	uadd8	r3, r3, ip
  402cf0:	faa2 f38c 	sel	r3, r2, ip
  402cf4:	b97b      	cbnz	r3, 402d16 <strlen+0x96>
  402cf6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  402cfa:	f101 0120 	add.w	r1, r1, #32
  402cfe:	fa82 f24c 	uadd8	r2, r2, ip
  402d02:	f100 0008 	add.w	r0, r0, #8
  402d06:	faa4 f28c 	sel	r2, r4, ip
  402d0a:	fa83 f34c 	uadd8	r3, r3, ip
  402d0e:	faa2 f38c 	sel	r3, r2, ip
  402d12:	2b00      	cmp	r3, #0
  402d14:	d0c6      	beq.n	402ca4 <strlen+0x24>
  402d16:	2a00      	cmp	r2, #0
  402d18:	bf04      	itt	eq
  402d1a:	3004      	addeq	r0, #4
  402d1c:	461a      	moveq	r2, r3
  402d1e:	ba12      	rev	r2, r2
  402d20:	fab2 f282 	clz	r2, r2
  402d24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  402d28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  402d2c:	4770      	bx	lr
  402d2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  402d32:	f004 0503 	and.w	r5, r4, #3
  402d36:	f1c4 0000 	rsb	r0, r4, #0
  402d3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  402d3e:	f014 0f04 	tst.w	r4, #4
  402d42:	f891 f040 	pld	[r1, #64]	; 0x40
  402d46:	fa0c f505 	lsl.w	r5, ip, r5
  402d4a:	ea62 0205 	orn	r2, r2, r5
  402d4e:	bf1c      	itt	ne
  402d50:	ea63 0305 	ornne	r3, r3, r5
  402d54:	4662      	movne	r2, ip
  402d56:	f04f 0400 	mov.w	r4, #0
  402d5a:	e7a9      	b.n	402cb0 <strlen+0x30>

00402d5c <_svfprintf_r>:
  402d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402d60:	b0c3      	sub	sp, #268	; 0x10c
  402d62:	460c      	mov	r4, r1
  402d64:	910b      	str	r1, [sp, #44]	; 0x2c
  402d66:	4692      	mov	sl, r2
  402d68:	930f      	str	r3, [sp, #60]	; 0x3c
  402d6a:	900c      	str	r0, [sp, #48]	; 0x30
  402d6c:	f002 feb0 	bl	405ad0 <_localeconv_r>
  402d70:	6803      	ldr	r3, [r0, #0]
  402d72:	931a      	str	r3, [sp, #104]	; 0x68
  402d74:	4618      	mov	r0, r3
  402d76:	f7ff ff83 	bl	402c80 <strlen>
  402d7a:	89a3      	ldrh	r3, [r4, #12]
  402d7c:	9019      	str	r0, [sp, #100]	; 0x64
  402d7e:	0619      	lsls	r1, r3, #24
  402d80:	d503      	bpl.n	402d8a <_svfprintf_r+0x2e>
  402d82:	6923      	ldr	r3, [r4, #16]
  402d84:	2b00      	cmp	r3, #0
  402d86:	f001 8003 	beq.w	403d90 <_svfprintf_r+0x1034>
  402d8a:	2300      	movs	r3, #0
  402d8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402d90:	9313      	str	r3, [sp, #76]	; 0x4c
  402d92:	9315      	str	r3, [sp, #84]	; 0x54
  402d94:	9314      	str	r3, [sp, #80]	; 0x50
  402d96:	9327      	str	r3, [sp, #156]	; 0x9c
  402d98:	9326      	str	r3, [sp, #152]	; 0x98
  402d9a:	9318      	str	r3, [sp, #96]	; 0x60
  402d9c:	931b      	str	r3, [sp, #108]	; 0x6c
  402d9e:	9309      	str	r3, [sp, #36]	; 0x24
  402da0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  402da4:	46c8      	mov	r8, r9
  402da6:	9316      	str	r3, [sp, #88]	; 0x58
  402da8:	9317      	str	r3, [sp, #92]	; 0x5c
  402daa:	f89a 3000 	ldrb.w	r3, [sl]
  402dae:	4654      	mov	r4, sl
  402db0:	b1e3      	cbz	r3, 402dec <_svfprintf_r+0x90>
  402db2:	2b25      	cmp	r3, #37	; 0x25
  402db4:	d102      	bne.n	402dbc <_svfprintf_r+0x60>
  402db6:	e019      	b.n	402dec <_svfprintf_r+0x90>
  402db8:	2b25      	cmp	r3, #37	; 0x25
  402dba:	d003      	beq.n	402dc4 <_svfprintf_r+0x68>
  402dbc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402dc0:	2b00      	cmp	r3, #0
  402dc2:	d1f9      	bne.n	402db8 <_svfprintf_r+0x5c>
  402dc4:	eba4 050a 	sub.w	r5, r4, sl
  402dc8:	b185      	cbz	r5, 402dec <_svfprintf_r+0x90>
  402dca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402dcc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402dce:	f8c8 a000 	str.w	sl, [r8]
  402dd2:	3301      	adds	r3, #1
  402dd4:	442a      	add	r2, r5
  402dd6:	2b07      	cmp	r3, #7
  402dd8:	f8c8 5004 	str.w	r5, [r8, #4]
  402ddc:	9227      	str	r2, [sp, #156]	; 0x9c
  402dde:	9326      	str	r3, [sp, #152]	; 0x98
  402de0:	dc7f      	bgt.n	402ee2 <_svfprintf_r+0x186>
  402de2:	f108 0808 	add.w	r8, r8, #8
  402de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402de8:	442b      	add	r3, r5
  402dea:	9309      	str	r3, [sp, #36]	; 0x24
  402dec:	7823      	ldrb	r3, [r4, #0]
  402dee:	2b00      	cmp	r3, #0
  402df0:	d07f      	beq.n	402ef2 <_svfprintf_r+0x196>
  402df2:	2300      	movs	r3, #0
  402df4:	461a      	mov	r2, r3
  402df6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402dfa:	4619      	mov	r1, r3
  402dfc:	930d      	str	r3, [sp, #52]	; 0x34
  402dfe:	469b      	mov	fp, r3
  402e00:	f04f 30ff 	mov.w	r0, #4294967295
  402e04:	7863      	ldrb	r3, [r4, #1]
  402e06:	900a      	str	r0, [sp, #40]	; 0x28
  402e08:	f104 0a01 	add.w	sl, r4, #1
  402e0c:	f10a 0a01 	add.w	sl, sl, #1
  402e10:	f1a3 0020 	sub.w	r0, r3, #32
  402e14:	2858      	cmp	r0, #88	; 0x58
  402e16:	f200 83c1 	bhi.w	40359c <_svfprintf_r+0x840>
  402e1a:	e8df f010 	tbh	[pc, r0, lsl #1]
  402e1e:	0238      	.short	0x0238
  402e20:	03bf03bf 	.word	0x03bf03bf
  402e24:	03bf0240 	.word	0x03bf0240
  402e28:	03bf03bf 	.word	0x03bf03bf
  402e2c:	03bf03bf 	.word	0x03bf03bf
  402e30:	024503bf 	.word	0x024503bf
  402e34:	03bf0203 	.word	0x03bf0203
  402e38:	026b005d 	.word	0x026b005d
  402e3c:	028603bf 	.word	0x028603bf
  402e40:	039d039d 	.word	0x039d039d
  402e44:	039d039d 	.word	0x039d039d
  402e48:	039d039d 	.word	0x039d039d
  402e4c:	039d039d 	.word	0x039d039d
  402e50:	03bf039d 	.word	0x03bf039d
  402e54:	03bf03bf 	.word	0x03bf03bf
  402e58:	03bf03bf 	.word	0x03bf03bf
  402e5c:	03bf03bf 	.word	0x03bf03bf
  402e60:	03bf03bf 	.word	0x03bf03bf
  402e64:	033703bf 	.word	0x033703bf
  402e68:	03bf0357 	.word	0x03bf0357
  402e6c:	03bf0357 	.word	0x03bf0357
  402e70:	03bf03bf 	.word	0x03bf03bf
  402e74:	039803bf 	.word	0x039803bf
  402e78:	03bf03bf 	.word	0x03bf03bf
  402e7c:	03bf03ad 	.word	0x03bf03ad
  402e80:	03bf03bf 	.word	0x03bf03bf
  402e84:	03bf03bf 	.word	0x03bf03bf
  402e88:	03bf0259 	.word	0x03bf0259
  402e8c:	031e03bf 	.word	0x031e03bf
  402e90:	03bf03bf 	.word	0x03bf03bf
  402e94:	03bf03bf 	.word	0x03bf03bf
  402e98:	03bf03bf 	.word	0x03bf03bf
  402e9c:	03bf03bf 	.word	0x03bf03bf
  402ea0:	03bf03bf 	.word	0x03bf03bf
  402ea4:	02db02c6 	.word	0x02db02c6
  402ea8:	03570357 	.word	0x03570357
  402eac:	028b0357 	.word	0x028b0357
  402eb0:	03bf02db 	.word	0x03bf02db
  402eb4:	029003bf 	.word	0x029003bf
  402eb8:	029d03bf 	.word	0x029d03bf
  402ebc:	02b401cc 	.word	0x02b401cc
  402ec0:	03bf0208 	.word	0x03bf0208
  402ec4:	03bf01e1 	.word	0x03bf01e1
  402ec8:	03bf007e 	.word	0x03bf007e
  402ecc:	020d03bf 	.word	0x020d03bf
  402ed0:	980d      	ldr	r0, [sp, #52]	; 0x34
  402ed2:	930f      	str	r3, [sp, #60]	; 0x3c
  402ed4:	4240      	negs	r0, r0
  402ed6:	900d      	str	r0, [sp, #52]	; 0x34
  402ed8:	f04b 0b04 	orr.w	fp, fp, #4
  402edc:	f89a 3000 	ldrb.w	r3, [sl]
  402ee0:	e794      	b.n	402e0c <_svfprintf_r+0xb0>
  402ee2:	aa25      	add	r2, sp, #148	; 0x94
  402ee4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402ee6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ee8:	f004 f836 	bl	406f58 <__ssprint_r>
  402eec:	b940      	cbnz	r0, 402f00 <_svfprintf_r+0x1a4>
  402eee:	46c8      	mov	r8, r9
  402ef0:	e779      	b.n	402de6 <_svfprintf_r+0x8a>
  402ef2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402ef4:	b123      	cbz	r3, 402f00 <_svfprintf_r+0x1a4>
  402ef6:	980c      	ldr	r0, [sp, #48]	; 0x30
  402ef8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402efa:	aa25      	add	r2, sp, #148	; 0x94
  402efc:	f004 f82c 	bl	406f58 <__ssprint_r>
  402f00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402f02:	899b      	ldrh	r3, [r3, #12]
  402f04:	f013 0f40 	tst.w	r3, #64	; 0x40
  402f08:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402f0a:	bf18      	it	ne
  402f0c:	f04f 33ff 	movne.w	r3, #4294967295
  402f10:	9309      	str	r3, [sp, #36]	; 0x24
  402f12:	9809      	ldr	r0, [sp, #36]	; 0x24
  402f14:	b043      	add	sp, #268	; 0x10c
  402f16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402f1a:	f01b 0f20 	tst.w	fp, #32
  402f1e:	9311      	str	r3, [sp, #68]	; 0x44
  402f20:	f040 81dd 	bne.w	4032de <_svfprintf_r+0x582>
  402f24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f26:	f01b 0f10 	tst.w	fp, #16
  402f2a:	4613      	mov	r3, r2
  402f2c:	f040 856e 	bne.w	403a0c <_svfprintf_r+0xcb0>
  402f30:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402f34:	f000 856a 	beq.w	403a0c <_svfprintf_r+0xcb0>
  402f38:	8814      	ldrh	r4, [r2, #0]
  402f3a:	3204      	adds	r2, #4
  402f3c:	2500      	movs	r5, #0
  402f3e:	2301      	movs	r3, #1
  402f40:	920f      	str	r2, [sp, #60]	; 0x3c
  402f42:	2700      	movs	r7, #0
  402f44:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402f48:	990a      	ldr	r1, [sp, #40]	; 0x28
  402f4a:	1c4a      	adds	r2, r1, #1
  402f4c:	f000 8265 	beq.w	40341a <_svfprintf_r+0x6be>
  402f50:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402f54:	9207      	str	r2, [sp, #28]
  402f56:	ea54 0205 	orrs.w	r2, r4, r5
  402f5a:	f040 8264 	bne.w	403426 <_svfprintf_r+0x6ca>
  402f5e:	2900      	cmp	r1, #0
  402f60:	f040 843c 	bne.w	4037dc <_svfprintf_r+0xa80>
  402f64:	2b00      	cmp	r3, #0
  402f66:	f040 84d7 	bne.w	403918 <_svfprintf_r+0xbbc>
  402f6a:	f01b 0301 	ands.w	r3, fp, #1
  402f6e:	930e      	str	r3, [sp, #56]	; 0x38
  402f70:	f000 8604 	beq.w	403b7c <_svfprintf_r+0xe20>
  402f74:	ae42      	add	r6, sp, #264	; 0x108
  402f76:	2330      	movs	r3, #48	; 0x30
  402f78:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402f7c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402f7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f80:	4293      	cmp	r3, r2
  402f82:	bfb8      	it	lt
  402f84:	4613      	movlt	r3, r2
  402f86:	9308      	str	r3, [sp, #32]
  402f88:	2300      	movs	r3, #0
  402f8a:	9312      	str	r3, [sp, #72]	; 0x48
  402f8c:	b117      	cbz	r7, 402f94 <_svfprintf_r+0x238>
  402f8e:	9b08      	ldr	r3, [sp, #32]
  402f90:	3301      	adds	r3, #1
  402f92:	9308      	str	r3, [sp, #32]
  402f94:	9b07      	ldr	r3, [sp, #28]
  402f96:	f013 0302 	ands.w	r3, r3, #2
  402f9a:	9310      	str	r3, [sp, #64]	; 0x40
  402f9c:	d002      	beq.n	402fa4 <_svfprintf_r+0x248>
  402f9e:	9b08      	ldr	r3, [sp, #32]
  402fa0:	3302      	adds	r3, #2
  402fa2:	9308      	str	r3, [sp, #32]
  402fa4:	9b07      	ldr	r3, [sp, #28]
  402fa6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402faa:	f040 830e 	bne.w	4035ca <_svfprintf_r+0x86e>
  402fae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402fb0:	9a08      	ldr	r2, [sp, #32]
  402fb2:	eba3 0b02 	sub.w	fp, r3, r2
  402fb6:	f1bb 0f00 	cmp.w	fp, #0
  402fba:	f340 8306 	ble.w	4035ca <_svfprintf_r+0x86e>
  402fbe:	f1bb 0f10 	cmp.w	fp, #16
  402fc2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402fc4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402fc6:	dd29      	ble.n	40301c <_svfprintf_r+0x2c0>
  402fc8:	4643      	mov	r3, r8
  402fca:	4621      	mov	r1, r4
  402fcc:	46a8      	mov	r8, r5
  402fce:	2710      	movs	r7, #16
  402fd0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402fd2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402fd4:	e006      	b.n	402fe4 <_svfprintf_r+0x288>
  402fd6:	f1ab 0b10 	sub.w	fp, fp, #16
  402fda:	f1bb 0f10 	cmp.w	fp, #16
  402fde:	f103 0308 	add.w	r3, r3, #8
  402fe2:	dd18      	ble.n	403016 <_svfprintf_r+0x2ba>
  402fe4:	3201      	adds	r2, #1
  402fe6:	48b7      	ldr	r0, [pc, #732]	; (4032c4 <_svfprintf_r+0x568>)
  402fe8:	9226      	str	r2, [sp, #152]	; 0x98
  402fea:	3110      	adds	r1, #16
  402fec:	2a07      	cmp	r2, #7
  402fee:	9127      	str	r1, [sp, #156]	; 0x9c
  402ff0:	e883 0081 	stmia.w	r3, {r0, r7}
  402ff4:	ddef      	ble.n	402fd6 <_svfprintf_r+0x27a>
  402ff6:	aa25      	add	r2, sp, #148	; 0x94
  402ff8:	4629      	mov	r1, r5
  402ffa:	4620      	mov	r0, r4
  402ffc:	f003 ffac 	bl	406f58 <__ssprint_r>
  403000:	2800      	cmp	r0, #0
  403002:	f47f af7d 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403006:	f1ab 0b10 	sub.w	fp, fp, #16
  40300a:	f1bb 0f10 	cmp.w	fp, #16
  40300e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403010:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403012:	464b      	mov	r3, r9
  403014:	dce6      	bgt.n	402fe4 <_svfprintf_r+0x288>
  403016:	4645      	mov	r5, r8
  403018:	460c      	mov	r4, r1
  40301a:	4698      	mov	r8, r3
  40301c:	3201      	adds	r2, #1
  40301e:	4ba9      	ldr	r3, [pc, #676]	; (4032c4 <_svfprintf_r+0x568>)
  403020:	9226      	str	r2, [sp, #152]	; 0x98
  403022:	445c      	add	r4, fp
  403024:	2a07      	cmp	r2, #7
  403026:	9427      	str	r4, [sp, #156]	; 0x9c
  403028:	e888 0808 	stmia.w	r8, {r3, fp}
  40302c:	f300 8498 	bgt.w	403960 <_svfprintf_r+0xc04>
  403030:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403034:	f108 0808 	add.w	r8, r8, #8
  403038:	b177      	cbz	r7, 403058 <_svfprintf_r+0x2fc>
  40303a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40303c:	3301      	adds	r3, #1
  40303e:	3401      	adds	r4, #1
  403040:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403044:	2201      	movs	r2, #1
  403046:	2b07      	cmp	r3, #7
  403048:	9427      	str	r4, [sp, #156]	; 0x9c
  40304a:	9326      	str	r3, [sp, #152]	; 0x98
  40304c:	e888 0006 	stmia.w	r8, {r1, r2}
  403050:	f300 83db 	bgt.w	40380a <_svfprintf_r+0xaae>
  403054:	f108 0808 	add.w	r8, r8, #8
  403058:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40305a:	b16b      	cbz	r3, 403078 <_svfprintf_r+0x31c>
  40305c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40305e:	3301      	adds	r3, #1
  403060:	3402      	adds	r4, #2
  403062:	a91e      	add	r1, sp, #120	; 0x78
  403064:	2202      	movs	r2, #2
  403066:	2b07      	cmp	r3, #7
  403068:	9427      	str	r4, [sp, #156]	; 0x9c
  40306a:	9326      	str	r3, [sp, #152]	; 0x98
  40306c:	e888 0006 	stmia.w	r8, {r1, r2}
  403070:	f300 83d6 	bgt.w	403820 <_svfprintf_r+0xac4>
  403074:	f108 0808 	add.w	r8, r8, #8
  403078:	2d80      	cmp	r5, #128	; 0x80
  40307a:	f000 8315 	beq.w	4036a8 <_svfprintf_r+0x94c>
  40307e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403080:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403082:	1a9f      	subs	r7, r3, r2
  403084:	2f00      	cmp	r7, #0
  403086:	dd36      	ble.n	4030f6 <_svfprintf_r+0x39a>
  403088:	2f10      	cmp	r7, #16
  40308a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40308c:	4d8e      	ldr	r5, [pc, #568]	; (4032c8 <_svfprintf_r+0x56c>)
  40308e:	dd27      	ble.n	4030e0 <_svfprintf_r+0x384>
  403090:	4642      	mov	r2, r8
  403092:	4621      	mov	r1, r4
  403094:	46b0      	mov	r8, r6
  403096:	f04f 0b10 	mov.w	fp, #16
  40309a:	462e      	mov	r6, r5
  40309c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40309e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4030a0:	e004      	b.n	4030ac <_svfprintf_r+0x350>
  4030a2:	3f10      	subs	r7, #16
  4030a4:	2f10      	cmp	r7, #16
  4030a6:	f102 0208 	add.w	r2, r2, #8
  4030aa:	dd15      	ble.n	4030d8 <_svfprintf_r+0x37c>
  4030ac:	3301      	adds	r3, #1
  4030ae:	3110      	adds	r1, #16
  4030b0:	2b07      	cmp	r3, #7
  4030b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4030b4:	9326      	str	r3, [sp, #152]	; 0x98
  4030b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4030ba:	ddf2      	ble.n	4030a2 <_svfprintf_r+0x346>
  4030bc:	aa25      	add	r2, sp, #148	; 0x94
  4030be:	4629      	mov	r1, r5
  4030c0:	4620      	mov	r0, r4
  4030c2:	f003 ff49 	bl	406f58 <__ssprint_r>
  4030c6:	2800      	cmp	r0, #0
  4030c8:	f47f af1a 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4030cc:	3f10      	subs	r7, #16
  4030ce:	2f10      	cmp	r7, #16
  4030d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4030d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4030d4:	464a      	mov	r2, r9
  4030d6:	dce9      	bgt.n	4030ac <_svfprintf_r+0x350>
  4030d8:	4635      	mov	r5, r6
  4030da:	460c      	mov	r4, r1
  4030dc:	4646      	mov	r6, r8
  4030de:	4690      	mov	r8, r2
  4030e0:	3301      	adds	r3, #1
  4030e2:	443c      	add	r4, r7
  4030e4:	2b07      	cmp	r3, #7
  4030e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4030e8:	9326      	str	r3, [sp, #152]	; 0x98
  4030ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4030ee:	f300 8381 	bgt.w	4037f4 <_svfprintf_r+0xa98>
  4030f2:	f108 0808 	add.w	r8, r8, #8
  4030f6:	9b07      	ldr	r3, [sp, #28]
  4030f8:	05df      	lsls	r7, r3, #23
  4030fa:	f100 8268 	bmi.w	4035ce <_svfprintf_r+0x872>
  4030fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403100:	990e      	ldr	r1, [sp, #56]	; 0x38
  403102:	f8c8 6000 	str.w	r6, [r8]
  403106:	3301      	adds	r3, #1
  403108:	440c      	add	r4, r1
  40310a:	2b07      	cmp	r3, #7
  40310c:	9427      	str	r4, [sp, #156]	; 0x9c
  40310e:	f8c8 1004 	str.w	r1, [r8, #4]
  403112:	9326      	str	r3, [sp, #152]	; 0x98
  403114:	f300 834d 	bgt.w	4037b2 <_svfprintf_r+0xa56>
  403118:	f108 0808 	add.w	r8, r8, #8
  40311c:	9b07      	ldr	r3, [sp, #28]
  40311e:	075b      	lsls	r3, r3, #29
  403120:	d53a      	bpl.n	403198 <_svfprintf_r+0x43c>
  403122:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403124:	9a08      	ldr	r2, [sp, #32]
  403126:	1a9d      	subs	r5, r3, r2
  403128:	2d00      	cmp	r5, #0
  40312a:	dd35      	ble.n	403198 <_svfprintf_r+0x43c>
  40312c:	2d10      	cmp	r5, #16
  40312e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403130:	dd20      	ble.n	403174 <_svfprintf_r+0x418>
  403132:	2610      	movs	r6, #16
  403134:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403136:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40313a:	e004      	b.n	403146 <_svfprintf_r+0x3ea>
  40313c:	3d10      	subs	r5, #16
  40313e:	2d10      	cmp	r5, #16
  403140:	f108 0808 	add.w	r8, r8, #8
  403144:	dd16      	ble.n	403174 <_svfprintf_r+0x418>
  403146:	3301      	adds	r3, #1
  403148:	4a5e      	ldr	r2, [pc, #376]	; (4032c4 <_svfprintf_r+0x568>)
  40314a:	9326      	str	r3, [sp, #152]	; 0x98
  40314c:	3410      	adds	r4, #16
  40314e:	2b07      	cmp	r3, #7
  403150:	9427      	str	r4, [sp, #156]	; 0x9c
  403152:	e888 0044 	stmia.w	r8, {r2, r6}
  403156:	ddf1      	ble.n	40313c <_svfprintf_r+0x3e0>
  403158:	aa25      	add	r2, sp, #148	; 0x94
  40315a:	4659      	mov	r1, fp
  40315c:	4638      	mov	r0, r7
  40315e:	f003 fefb 	bl	406f58 <__ssprint_r>
  403162:	2800      	cmp	r0, #0
  403164:	f47f aecc 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403168:	3d10      	subs	r5, #16
  40316a:	2d10      	cmp	r5, #16
  40316c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40316e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403170:	46c8      	mov	r8, r9
  403172:	dce8      	bgt.n	403146 <_svfprintf_r+0x3ea>
  403174:	3301      	adds	r3, #1
  403176:	4a53      	ldr	r2, [pc, #332]	; (4032c4 <_svfprintf_r+0x568>)
  403178:	9326      	str	r3, [sp, #152]	; 0x98
  40317a:	442c      	add	r4, r5
  40317c:	2b07      	cmp	r3, #7
  40317e:	9427      	str	r4, [sp, #156]	; 0x9c
  403180:	e888 0024 	stmia.w	r8, {r2, r5}
  403184:	dd08      	ble.n	403198 <_svfprintf_r+0x43c>
  403186:	aa25      	add	r2, sp, #148	; 0x94
  403188:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40318a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40318c:	f003 fee4 	bl	406f58 <__ssprint_r>
  403190:	2800      	cmp	r0, #0
  403192:	f47f aeb5 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403196:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403198:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40319a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40319c:	9908      	ldr	r1, [sp, #32]
  40319e:	428a      	cmp	r2, r1
  4031a0:	bfac      	ite	ge
  4031a2:	189b      	addge	r3, r3, r2
  4031a4:	185b      	addlt	r3, r3, r1
  4031a6:	9309      	str	r3, [sp, #36]	; 0x24
  4031a8:	2c00      	cmp	r4, #0
  4031aa:	f040 830d 	bne.w	4037c8 <_svfprintf_r+0xa6c>
  4031ae:	2300      	movs	r3, #0
  4031b0:	9326      	str	r3, [sp, #152]	; 0x98
  4031b2:	46c8      	mov	r8, r9
  4031b4:	e5f9      	b.n	402daa <_svfprintf_r+0x4e>
  4031b6:	9311      	str	r3, [sp, #68]	; 0x44
  4031b8:	f01b 0320 	ands.w	r3, fp, #32
  4031bc:	f040 81e3 	bne.w	403586 <_svfprintf_r+0x82a>
  4031c0:	f01b 0210 	ands.w	r2, fp, #16
  4031c4:	f040 842e 	bne.w	403a24 <_svfprintf_r+0xcc8>
  4031c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4031cc:	f000 842a 	beq.w	403a24 <_svfprintf_r+0xcc8>
  4031d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4031d2:	4613      	mov	r3, r2
  4031d4:	460a      	mov	r2, r1
  4031d6:	3204      	adds	r2, #4
  4031d8:	880c      	ldrh	r4, [r1, #0]
  4031da:	920f      	str	r2, [sp, #60]	; 0x3c
  4031dc:	2500      	movs	r5, #0
  4031de:	e6b0      	b.n	402f42 <_svfprintf_r+0x1e6>
  4031e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4031e2:	9311      	str	r3, [sp, #68]	; 0x44
  4031e4:	6816      	ldr	r6, [r2, #0]
  4031e6:	2400      	movs	r4, #0
  4031e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4031ec:	1d15      	adds	r5, r2, #4
  4031ee:	2e00      	cmp	r6, #0
  4031f0:	f000 86a7 	beq.w	403f42 <_svfprintf_r+0x11e6>
  4031f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4031f6:	1c53      	adds	r3, r2, #1
  4031f8:	f000 8609 	beq.w	403e0e <_svfprintf_r+0x10b2>
  4031fc:	4621      	mov	r1, r4
  4031fe:	4630      	mov	r0, r6
  403200:	f002 ffc6 	bl	406190 <memchr>
  403204:	2800      	cmp	r0, #0
  403206:	f000 86e1 	beq.w	403fcc <_svfprintf_r+0x1270>
  40320a:	1b83      	subs	r3, r0, r6
  40320c:	930e      	str	r3, [sp, #56]	; 0x38
  40320e:	940a      	str	r4, [sp, #40]	; 0x28
  403210:	950f      	str	r5, [sp, #60]	; 0x3c
  403212:	f8cd b01c 	str.w	fp, [sp, #28]
  403216:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40321a:	9308      	str	r3, [sp, #32]
  40321c:	9412      	str	r4, [sp, #72]	; 0x48
  40321e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403222:	e6b3      	b.n	402f8c <_svfprintf_r+0x230>
  403224:	f89a 3000 	ldrb.w	r3, [sl]
  403228:	2201      	movs	r2, #1
  40322a:	212b      	movs	r1, #43	; 0x2b
  40322c:	e5ee      	b.n	402e0c <_svfprintf_r+0xb0>
  40322e:	f04b 0b20 	orr.w	fp, fp, #32
  403232:	f89a 3000 	ldrb.w	r3, [sl]
  403236:	e5e9      	b.n	402e0c <_svfprintf_r+0xb0>
  403238:	9311      	str	r3, [sp, #68]	; 0x44
  40323a:	2a00      	cmp	r2, #0
  40323c:	f040 8795 	bne.w	40416a <_svfprintf_r+0x140e>
  403240:	4b22      	ldr	r3, [pc, #136]	; (4032cc <_svfprintf_r+0x570>)
  403242:	9318      	str	r3, [sp, #96]	; 0x60
  403244:	f01b 0f20 	tst.w	fp, #32
  403248:	f040 8111 	bne.w	40346e <_svfprintf_r+0x712>
  40324c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40324e:	f01b 0f10 	tst.w	fp, #16
  403252:	4613      	mov	r3, r2
  403254:	f040 83e1 	bne.w	403a1a <_svfprintf_r+0xcbe>
  403258:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40325c:	f000 83dd 	beq.w	403a1a <_svfprintf_r+0xcbe>
  403260:	3304      	adds	r3, #4
  403262:	8814      	ldrh	r4, [r2, #0]
  403264:	930f      	str	r3, [sp, #60]	; 0x3c
  403266:	2500      	movs	r5, #0
  403268:	f01b 0f01 	tst.w	fp, #1
  40326c:	f000 810c 	beq.w	403488 <_svfprintf_r+0x72c>
  403270:	ea54 0305 	orrs.w	r3, r4, r5
  403274:	f000 8108 	beq.w	403488 <_svfprintf_r+0x72c>
  403278:	2330      	movs	r3, #48	; 0x30
  40327a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40327e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  403282:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  403286:	f04b 0b02 	orr.w	fp, fp, #2
  40328a:	2302      	movs	r3, #2
  40328c:	e659      	b.n	402f42 <_svfprintf_r+0x1e6>
  40328e:	f89a 3000 	ldrb.w	r3, [sl]
  403292:	2900      	cmp	r1, #0
  403294:	f47f adba 	bne.w	402e0c <_svfprintf_r+0xb0>
  403298:	2201      	movs	r2, #1
  40329a:	2120      	movs	r1, #32
  40329c:	e5b6      	b.n	402e0c <_svfprintf_r+0xb0>
  40329e:	f04b 0b01 	orr.w	fp, fp, #1
  4032a2:	f89a 3000 	ldrb.w	r3, [sl]
  4032a6:	e5b1      	b.n	402e0c <_svfprintf_r+0xb0>
  4032a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4032aa:	6823      	ldr	r3, [r4, #0]
  4032ac:	930d      	str	r3, [sp, #52]	; 0x34
  4032ae:	4618      	mov	r0, r3
  4032b0:	2800      	cmp	r0, #0
  4032b2:	4623      	mov	r3, r4
  4032b4:	f103 0304 	add.w	r3, r3, #4
  4032b8:	f6ff ae0a 	blt.w	402ed0 <_svfprintf_r+0x174>
  4032bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4032be:	f89a 3000 	ldrb.w	r3, [sl]
  4032c2:	e5a3      	b.n	402e0c <_svfprintf_r+0xb0>
  4032c4:	004080e0 	.word	0x004080e0
  4032c8:	004080f0 	.word	0x004080f0
  4032cc:	004080c0 	.word	0x004080c0
  4032d0:	f04b 0b10 	orr.w	fp, fp, #16
  4032d4:	f01b 0f20 	tst.w	fp, #32
  4032d8:	9311      	str	r3, [sp, #68]	; 0x44
  4032da:	f43f ae23 	beq.w	402f24 <_svfprintf_r+0x1c8>
  4032de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4032e0:	3507      	adds	r5, #7
  4032e2:	f025 0307 	bic.w	r3, r5, #7
  4032e6:	f103 0208 	add.w	r2, r3, #8
  4032ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4032ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4032f0:	2301      	movs	r3, #1
  4032f2:	e626      	b.n	402f42 <_svfprintf_r+0x1e6>
  4032f4:	f89a 3000 	ldrb.w	r3, [sl]
  4032f8:	2b2a      	cmp	r3, #42	; 0x2a
  4032fa:	f10a 0401 	add.w	r4, sl, #1
  4032fe:	f000 8727 	beq.w	404150 <_svfprintf_r+0x13f4>
  403302:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403306:	2809      	cmp	r0, #9
  403308:	46a2      	mov	sl, r4
  40330a:	f200 86ad 	bhi.w	404068 <_svfprintf_r+0x130c>
  40330e:	2300      	movs	r3, #0
  403310:	461c      	mov	r4, r3
  403312:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403316:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40331a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40331e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403322:	2809      	cmp	r0, #9
  403324:	d9f5      	bls.n	403312 <_svfprintf_r+0x5b6>
  403326:	940a      	str	r4, [sp, #40]	; 0x28
  403328:	e572      	b.n	402e10 <_svfprintf_r+0xb4>
  40332a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40332e:	f89a 3000 	ldrb.w	r3, [sl]
  403332:	e56b      	b.n	402e0c <_svfprintf_r+0xb0>
  403334:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  403338:	f89a 3000 	ldrb.w	r3, [sl]
  40333c:	e566      	b.n	402e0c <_svfprintf_r+0xb0>
  40333e:	f89a 3000 	ldrb.w	r3, [sl]
  403342:	2b6c      	cmp	r3, #108	; 0x6c
  403344:	bf03      	ittte	eq
  403346:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40334a:	f04b 0b20 	orreq.w	fp, fp, #32
  40334e:	f10a 0a01 	addeq.w	sl, sl, #1
  403352:	f04b 0b10 	orrne.w	fp, fp, #16
  403356:	e559      	b.n	402e0c <_svfprintf_r+0xb0>
  403358:	2a00      	cmp	r2, #0
  40335a:	f040 8711 	bne.w	404180 <_svfprintf_r+0x1424>
  40335e:	f01b 0f20 	tst.w	fp, #32
  403362:	f040 84f9 	bne.w	403d58 <_svfprintf_r+0xffc>
  403366:	f01b 0f10 	tst.w	fp, #16
  40336a:	f040 84ac 	bne.w	403cc6 <_svfprintf_r+0xf6a>
  40336e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403372:	f000 84a8 	beq.w	403cc6 <_svfprintf_r+0xf6a>
  403376:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403378:	6813      	ldr	r3, [r2, #0]
  40337a:	3204      	adds	r2, #4
  40337c:	920f      	str	r2, [sp, #60]	; 0x3c
  40337e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  403382:	801a      	strh	r2, [r3, #0]
  403384:	e511      	b.n	402daa <_svfprintf_r+0x4e>
  403386:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403388:	4bb3      	ldr	r3, [pc, #716]	; (403658 <_svfprintf_r+0x8fc>)
  40338a:	680c      	ldr	r4, [r1, #0]
  40338c:	9318      	str	r3, [sp, #96]	; 0x60
  40338e:	2230      	movs	r2, #48	; 0x30
  403390:	2378      	movs	r3, #120	; 0x78
  403392:	3104      	adds	r1, #4
  403394:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  403398:	9311      	str	r3, [sp, #68]	; 0x44
  40339a:	f04b 0b02 	orr.w	fp, fp, #2
  40339e:	910f      	str	r1, [sp, #60]	; 0x3c
  4033a0:	2500      	movs	r5, #0
  4033a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4033a6:	2302      	movs	r3, #2
  4033a8:	e5cb      	b.n	402f42 <_svfprintf_r+0x1e6>
  4033aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4033ac:	9311      	str	r3, [sp, #68]	; 0x44
  4033ae:	680a      	ldr	r2, [r1, #0]
  4033b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4033b4:	2300      	movs	r3, #0
  4033b6:	460a      	mov	r2, r1
  4033b8:	461f      	mov	r7, r3
  4033ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4033be:	3204      	adds	r2, #4
  4033c0:	2301      	movs	r3, #1
  4033c2:	9308      	str	r3, [sp, #32]
  4033c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4033c8:	970a      	str	r7, [sp, #40]	; 0x28
  4033ca:	9712      	str	r7, [sp, #72]	; 0x48
  4033cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4033ce:	930e      	str	r3, [sp, #56]	; 0x38
  4033d0:	ae28      	add	r6, sp, #160	; 0xa0
  4033d2:	e5df      	b.n	402f94 <_svfprintf_r+0x238>
  4033d4:	9311      	str	r3, [sp, #68]	; 0x44
  4033d6:	2a00      	cmp	r2, #0
  4033d8:	f040 86ea 	bne.w	4041b0 <_svfprintf_r+0x1454>
  4033dc:	f01b 0f20 	tst.w	fp, #32
  4033e0:	d15d      	bne.n	40349e <_svfprintf_r+0x742>
  4033e2:	f01b 0f10 	tst.w	fp, #16
  4033e6:	f040 8308 	bne.w	4039fa <_svfprintf_r+0xc9e>
  4033ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4033ee:	f000 8304 	beq.w	4039fa <_svfprintf_r+0xc9e>
  4033f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4033f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4033f8:	3104      	adds	r1, #4
  4033fa:	17e5      	asrs	r5, r4, #31
  4033fc:	4622      	mov	r2, r4
  4033fe:	462b      	mov	r3, r5
  403400:	910f      	str	r1, [sp, #60]	; 0x3c
  403402:	2a00      	cmp	r2, #0
  403404:	f173 0300 	sbcs.w	r3, r3, #0
  403408:	db58      	blt.n	4034bc <_svfprintf_r+0x760>
  40340a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40340c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403410:	1c4a      	adds	r2, r1, #1
  403412:	f04f 0301 	mov.w	r3, #1
  403416:	f47f ad9b 	bne.w	402f50 <_svfprintf_r+0x1f4>
  40341a:	ea54 0205 	orrs.w	r2, r4, r5
  40341e:	f000 81df 	beq.w	4037e0 <_svfprintf_r+0xa84>
  403422:	f8cd b01c 	str.w	fp, [sp, #28]
  403426:	2b01      	cmp	r3, #1
  403428:	f000 827b 	beq.w	403922 <_svfprintf_r+0xbc6>
  40342c:	2b02      	cmp	r3, #2
  40342e:	f040 8206 	bne.w	40383e <_svfprintf_r+0xae2>
  403432:	9818      	ldr	r0, [sp, #96]	; 0x60
  403434:	464e      	mov	r6, r9
  403436:	0923      	lsrs	r3, r4, #4
  403438:	f004 010f 	and.w	r1, r4, #15
  40343c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  403440:	092a      	lsrs	r2, r5, #4
  403442:	461c      	mov	r4, r3
  403444:	4615      	mov	r5, r2
  403446:	5c43      	ldrb	r3, [r0, r1]
  403448:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40344c:	ea54 0305 	orrs.w	r3, r4, r5
  403450:	d1f1      	bne.n	403436 <_svfprintf_r+0x6da>
  403452:	eba9 0306 	sub.w	r3, r9, r6
  403456:	930e      	str	r3, [sp, #56]	; 0x38
  403458:	e590      	b.n	402f7c <_svfprintf_r+0x220>
  40345a:	9311      	str	r3, [sp, #68]	; 0x44
  40345c:	2a00      	cmp	r2, #0
  40345e:	f040 86a3 	bne.w	4041a8 <_svfprintf_r+0x144c>
  403462:	4b7e      	ldr	r3, [pc, #504]	; (40365c <_svfprintf_r+0x900>)
  403464:	9318      	str	r3, [sp, #96]	; 0x60
  403466:	f01b 0f20 	tst.w	fp, #32
  40346a:	f43f aeef 	beq.w	40324c <_svfprintf_r+0x4f0>
  40346e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403470:	3507      	adds	r5, #7
  403472:	f025 0307 	bic.w	r3, r5, #7
  403476:	f103 0208 	add.w	r2, r3, #8
  40347a:	f01b 0f01 	tst.w	fp, #1
  40347e:	920f      	str	r2, [sp, #60]	; 0x3c
  403480:	e9d3 4500 	ldrd	r4, r5, [r3]
  403484:	f47f aef4 	bne.w	403270 <_svfprintf_r+0x514>
  403488:	2302      	movs	r3, #2
  40348a:	e55a      	b.n	402f42 <_svfprintf_r+0x1e6>
  40348c:	9311      	str	r3, [sp, #68]	; 0x44
  40348e:	2a00      	cmp	r2, #0
  403490:	f040 8686 	bne.w	4041a0 <_svfprintf_r+0x1444>
  403494:	f04b 0b10 	orr.w	fp, fp, #16
  403498:	f01b 0f20 	tst.w	fp, #32
  40349c:	d0a1      	beq.n	4033e2 <_svfprintf_r+0x686>
  40349e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034a0:	3507      	adds	r5, #7
  4034a2:	f025 0507 	bic.w	r5, r5, #7
  4034a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4034aa:	2a00      	cmp	r2, #0
  4034ac:	f105 0108 	add.w	r1, r5, #8
  4034b0:	461d      	mov	r5, r3
  4034b2:	f173 0300 	sbcs.w	r3, r3, #0
  4034b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4034b8:	4614      	mov	r4, r2
  4034ba:	daa6      	bge.n	40340a <_svfprintf_r+0x6ae>
  4034bc:	272d      	movs	r7, #45	; 0x2d
  4034be:	4264      	negs	r4, r4
  4034c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4034c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4034c8:	2301      	movs	r3, #1
  4034ca:	e53d      	b.n	402f48 <_svfprintf_r+0x1ec>
  4034cc:	9311      	str	r3, [sp, #68]	; 0x44
  4034ce:	2a00      	cmp	r2, #0
  4034d0:	f040 8662 	bne.w	404198 <_svfprintf_r+0x143c>
  4034d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4034d6:	3507      	adds	r5, #7
  4034d8:	f025 0307 	bic.w	r3, r5, #7
  4034dc:	f103 0208 	add.w	r2, r3, #8
  4034e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4034e2:	681a      	ldr	r2, [r3, #0]
  4034e4:	9215      	str	r2, [sp, #84]	; 0x54
  4034e6:	685b      	ldr	r3, [r3, #4]
  4034e8:	9314      	str	r3, [sp, #80]	; 0x50
  4034ea:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4034ec:	9d15      	ldr	r5, [sp, #84]	; 0x54
  4034ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4034f2:	4628      	mov	r0, r5
  4034f4:	4621      	mov	r1, r4
  4034f6:	f04f 32ff 	mov.w	r2, #4294967295
  4034fa:	4b59      	ldr	r3, [pc, #356]	; (403660 <_svfprintf_r+0x904>)
  4034fc:	f003 ffae 	bl	40745c <__aeabi_dcmpun>
  403500:	2800      	cmp	r0, #0
  403502:	f040 834a 	bne.w	403b9a <_svfprintf_r+0xe3e>
  403506:	4628      	mov	r0, r5
  403508:	4621      	mov	r1, r4
  40350a:	f04f 32ff 	mov.w	r2, #4294967295
  40350e:	4b54      	ldr	r3, [pc, #336]	; (403660 <_svfprintf_r+0x904>)
  403510:	f003 ff86 	bl	407420 <__aeabi_dcmple>
  403514:	2800      	cmp	r0, #0
  403516:	f040 8340 	bne.w	403b9a <_svfprintf_r+0xe3e>
  40351a:	a815      	add	r0, sp, #84	; 0x54
  40351c:	c80d      	ldmia	r0, {r0, r2, r3}
  40351e:	9914      	ldr	r1, [sp, #80]	; 0x50
  403520:	f003 ff74 	bl	40740c <__aeabi_dcmplt>
  403524:	2800      	cmp	r0, #0
  403526:	f040 8530 	bne.w	403f8a <_svfprintf_r+0x122e>
  40352a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40352e:	4e4d      	ldr	r6, [pc, #308]	; (403664 <_svfprintf_r+0x908>)
  403530:	4b4d      	ldr	r3, [pc, #308]	; (403668 <_svfprintf_r+0x90c>)
  403532:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  403536:	9007      	str	r0, [sp, #28]
  403538:	9811      	ldr	r0, [sp, #68]	; 0x44
  40353a:	2203      	movs	r2, #3
  40353c:	2100      	movs	r1, #0
  40353e:	9208      	str	r2, [sp, #32]
  403540:	910a      	str	r1, [sp, #40]	; 0x28
  403542:	2847      	cmp	r0, #71	; 0x47
  403544:	bfd8      	it	le
  403546:	461e      	movle	r6, r3
  403548:	920e      	str	r2, [sp, #56]	; 0x38
  40354a:	9112      	str	r1, [sp, #72]	; 0x48
  40354c:	e51e      	b.n	402f8c <_svfprintf_r+0x230>
  40354e:	f04b 0b08 	orr.w	fp, fp, #8
  403552:	f89a 3000 	ldrb.w	r3, [sl]
  403556:	e459      	b.n	402e0c <_svfprintf_r+0xb0>
  403558:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40355c:	2300      	movs	r3, #0
  40355e:	461c      	mov	r4, r3
  403560:	f81a 3b01 	ldrb.w	r3, [sl], #1
  403564:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  403568:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40356c:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  403570:	2809      	cmp	r0, #9
  403572:	d9f5      	bls.n	403560 <_svfprintf_r+0x804>
  403574:	940d      	str	r4, [sp, #52]	; 0x34
  403576:	e44b      	b.n	402e10 <_svfprintf_r+0xb4>
  403578:	f04b 0b10 	orr.w	fp, fp, #16
  40357c:	9311      	str	r3, [sp, #68]	; 0x44
  40357e:	f01b 0320 	ands.w	r3, fp, #32
  403582:	f43f ae1d 	beq.w	4031c0 <_svfprintf_r+0x464>
  403586:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403588:	3507      	adds	r5, #7
  40358a:	f025 0307 	bic.w	r3, r5, #7
  40358e:	f103 0208 	add.w	r2, r3, #8
  403592:	e9d3 4500 	ldrd	r4, r5, [r3]
  403596:	920f      	str	r2, [sp, #60]	; 0x3c
  403598:	2300      	movs	r3, #0
  40359a:	e4d2      	b.n	402f42 <_svfprintf_r+0x1e6>
  40359c:	9311      	str	r3, [sp, #68]	; 0x44
  40359e:	2a00      	cmp	r2, #0
  4035a0:	f040 85e7 	bne.w	404172 <_svfprintf_r+0x1416>
  4035a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4035a6:	2a00      	cmp	r2, #0
  4035a8:	f43f aca3 	beq.w	402ef2 <_svfprintf_r+0x196>
  4035ac:	2300      	movs	r3, #0
  4035ae:	2101      	movs	r1, #1
  4035b0:	461f      	mov	r7, r3
  4035b2:	9108      	str	r1, [sp, #32]
  4035b4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4035b8:	f8cd b01c 	str.w	fp, [sp, #28]
  4035bc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4035c0:	930a      	str	r3, [sp, #40]	; 0x28
  4035c2:	9312      	str	r3, [sp, #72]	; 0x48
  4035c4:	910e      	str	r1, [sp, #56]	; 0x38
  4035c6:	ae28      	add	r6, sp, #160	; 0xa0
  4035c8:	e4e4      	b.n	402f94 <_svfprintf_r+0x238>
  4035ca:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035cc:	e534      	b.n	403038 <_svfprintf_r+0x2dc>
  4035ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4035d0:	2b65      	cmp	r3, #101	; 0x65
  4035d2:	f340 80a7 	ble.w	403724 <_svfprintf_r+0x9c8>
  4035d6:	a815      	add	r0, sp, #84	; 0x54
  4035d8:	c80d      	ldmia	r0, {r0, r2, r3}
  4035da:	9914      	ldr	r1, [sp, #80]	; 0x50
  4035dc:	f003 ff0c 	bl	4073f8 <__aeabi_dcmpeq>
  4035e0:	2800      	cmp	r0, #0
  4035e2:	f000 8150 	beq.w	403886 <_svfprintf_r+0xb2a>
  4035e6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4035e8:	4a20      	ldr	r2, [pc, #128]	; (40366c <_svfprintf_r+0x910>)
  4035ea:	f8c8 2000 	str.w	r2, [r8]
  4035ee:	3301      	adds	r3, #1
  4035f0:	3401      	adds	r4, #1
  4035f2:	2201      	movs	r2, #1
  4035f4:	2b07      	cmp	r3, #7
  4035f6:	9427      	str	r4, [sp, #156]	; 0x9c
  4035f8:	9326      	str	r3, [sp, #152]	; 0x98
  4035fa:	f8c8 2004 	str.w	r2, [r8, #4]
  4035fe:	f300 836a 	bgt.w	403cd6 <_svfprintf_r+0xf7a>
  403602:	f108 0808 	add.w	r8, r8, #8
  403606:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403608:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40360a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40360c:	4293      	cmp	r3, r2
  40360e:	db03      	blt.n	403618 <_svfprintf_r+0x8bc>
  403610:	9b07      	ldr	r3, [sp, #28]
  403612:	07dd      	lsls	r5, r3, #31
  403614:	f57f ad82 	bpl.w	40311c <_svfprintf_r+0x3c0>
  403618:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40361a:	9919      	ldr	r1, [sp, #100]	; 0x64
  40361c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40361e:	f8c8 2000 	str.w	r2, [r8]
  403622:	3301      	adds	r3, #1
  403624:	440c      	add	r4, r1
  403626:	2b07      	cmp	r3, #7
  403628:	f8c8 1004 	str.w	r1, [r8, #4]
  40362c:	9427      	str	r4, [sp, #156]	; 0x9c
  40362e:	9326      	str	r3, [sp, #152]	; 0x98
  403630:	f300 839e 	bgt.w	403d70 <_svfprintf_r+0x1014>
  403634:	f108 0808 	add.w	r8, r8, #8
  403638:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40363a:	1e5e      	subs	r6, r3, #1
  40363c:	2e00      	cmp	r6, #0
  40363e:	f77f ad6d 	ble.w	40311c <_svfprintf_r+0x3c0>
  403642:	2e10      	cmp	r6, #16
  403644:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403646:	4d0a      	ldr	r5, [pc, #40]	; (403670 <_svfprintf_r+0x914>)
  403648:	f340 81f5 	ble.w	403a36 <_svfprintf_r+0xcda>
  40364c:	4622      	mov	r2, r4
  40364e:	2710      	movs	r7, #16
  403650:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403654:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403656:	e013      	b.n	403680 <_svfprintf_r+0x924>
  403658:	004080c0 	.word	0x004080c0
  40365c:	004080ac 	.word	0x004080ac
  403660:	7fefffff 	.word	0x7fefffff
  403664:	004080a0 	.word	0x004080a0
  403668:	0040809c 	.word	0x0040809c
  40366c:	004080dc 	.word	0x004080dc
  403670:	004080f0 	.word	0x004080f0
  403674:	f108 0808 	add.w	r8, r8, #8
  403678:	3e10      	subs	r6, #16
  40367a:	2e10      	cmp	r6, #16
  40367c:	f340 81da 	ble.w	403a34 <_svfprintf_r+0xcd8>
  403680:	3301      	adds	r3, #1
  403682:	3210      	adds	r2, #16
  403684:	2b07      	cmp	r3, #7
  403686:	9227      	str	r2, [sp, #156]	; 0x9c
  403688:	9326      	str	r3, [sp, #152]	; 0x98
  40368a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40368e:	ddf1      	ble.n	403674 <_svfprintf_r+0x918>
  403690:	aa25      	add	r2, sp, #148	; 0x94
  403692:	4621      	mov	r1, r4
  403694:	4658      	mov	r0, fp
  403696:	f003 fc5f 	bl	406f58 <__ssprint_r>
  40369a:	2800      	cmp	r0, #0
  40369c:	f47f ac30 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4036a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4036a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036a4:	46c8      	mov	r8, r9
  4036a6:	e7e7      	b.n	403678 <_svfprintf_r+0x91c>
  4036a8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4036aa:	9a08      	ldr	r2, [sp, #32]
  4036ac:	1a9f      	subs	r7, r3, r2
  4036ae:	2f00      	cmp	r7, #0
  4036b0:	f77f ace5 	ble.w	40307e <_svfprintf_r+0x322>
  4036b4:	2f10      	cmp	r7, #16
  4036b6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4036b8:	4db6      	ldr	r5, [pc, #728]	; (403994 <_svfprintf_r+0xc38>)
  4036ba:	dd27      	ble.n	40370c <_svfprintf_r+0x9b0>
  4036bc:	4642      	mov	r2, r8
  4036be:	4621      	mov	r1, r4
  4036c0:	46b0      	mov	r8, r6
  4036c2:	f04f 0b10 	mov.w	fp, #16
  4036c6:	462e      	mov	r6, r5
  4036c8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4036ca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4036cc:	e004      	b.n	4036d8 <_svfprintf_r+0x97c>
  4036ce:	3f10      	subs	r7, #16
  4036d0:	2f10      	cmp	r7, #16
  4036d2:	f102 0208 	add.w	r2, r2, #8
  4036d6:	dd15      	ble.n	403704 <_svfprintf_r+0x9a8>
  4036d8:	3301      	adds	r3, #1
  4036da:	3110      	adds	r1, #16
  4036dc:	2b07      	cmp	r3, #7
  4036de:	9127      	str	r1, [sp, #156]	; 0x9c
  4036e0:	9326      	str	r3, [sp, #152]	; 0x98
  4036e2:	e882 0840 	stmia.w	r2, {r6, fp}
  4036e6:	ddf2      	ble.n	4036ce <_svfprintf_r+0x972>
  4036e8:	aa25      	add	r2, sp, #148	; 0x94
  4036ea:	4629      	mov	r1, r5
  4036ec:	4620      	mov	r0, r4
  4036ee:	f003 fc33 	bl	406f58 <__ssprint_r>
  4036f2:	2800      	cmp	r0, #0
  4036f4:	f47f ac04 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4036f8:	3f10      	subs	r7, #16
  4036fa:	2f10      	cmp	r7, #16
  4036fc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4036fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403700:	464a      	mov	r2, r9
  403702:	dce9      	bgt.n	4036d8 <_svfprintf_r+0x97c>
  403704:	4635      	mov	r5, r6
  403706:	460c      	mov	r4, r1
  403708:	4646      	mov	r6, r8
  40370a:	4690      	mov	r8, r2
  40370c:	3301      	adds	r3, #1
  40370e:	443c      	add	r4, r7
  403710:	2b07      	cmp	r3, #7
  403712:	9427      	str	r4, [sp, #156]	; 0x9c
  403714:	9326      	str	r3, [sp, #152]	; 0x98
  403716:	e888 00a0 	stmia.w	r8, {r5, r7}
  40371a:	f300 8232 	bgt.w	403b82 <_svfprintf_r+0xe26>
  40371e:	f108 0808 	add.w	r8, r8, #8
  403722:	e4ac      	b.n	40307e <_svfprintf_r+0x322>
  403724:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403726:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403728:	2b01      	cmp	r3, #1
  40372a:	f340 81fe 	ble.w	403b2a <_svfprintf_r+0xdce>
  40372e:	3701      	adds	r7, #1
  403730:	3401      	adds	r4, #1
  403732:	2301      	movs	r3, #1
  403734:	2f07      	cmp	r7, #7
  403736:	9427      	str	r4, [sp, #156]	; 0x9c
  403738:	9726      	str	r7, [sp, #152]	; 0x98
  40373a:	f8c8 6000 	str.w	r6, [r8]
  40373e:	f8c8 3004 	str.w	r3, [r8, #4]
  403742:	f300 8203 	bgt.w	403b4c <_svfprintf_r+0xdf0>
  403746:	f108 0808 	add.w	r8, r8, #8
  40374a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40374c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40374e:	f8c8 3000 	str.w	r3, [r8]
  403752:	3701      	adds	r7, #1
  403754:	4414      	add	r4, r2
  403756:	2f07      	cmp	r7, #7
  403758:	9427      	str	r4, [sp, #156]	; 0x9c
  40375a:	9726      	str	r7, [sp, #152]	; 0x98
  40375c:	f8c8 2004 	str.w	r2, [r8, #4]
  403760:	f300 8200 	bgt.w	403b64 <_svfprintf_r+0xe08>
  403764:	f108 0808 	add.w	r8, r8, #8
  403768:	a815      	add	r0, sp, #84	; 0x54
  40376a:	c80d      	ldmia	r0, {r0, r2, r3}
  40376c:	9914      	ldr	r1, [sp, #80]	; 0x50
  40376e:	f003 fe43 	bl	4073f8 <__aeabi_dcmpeq>
  403772:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403774:	2800      	cmp	r0, #0
  403776:	f040 8101 	bne.w	40397c <_svfprintf_r+0xc20>
  40377a:	3b01      	subs	r3, #1
  40377c:	3701      	adds	r7, #1
  40377e:	3601      	adds	r6, #1
  403780:	441c      	add	r4, r3
  403782:	2f07      	cmp	r7, #7
  403784:	9726      	str	r7, [sp, #152]	; 0x98
  403786:	9427      	str	r4, [sp, #156]	; 0x9c
  403788:	f8c8 6000 	str.w	r6, [r8]
  40378c:	f8c8 3004 	str.w	r3, [r8, #4]
  403790:	f300 8127 	bgt.w	4039e2 <_svfprintf_r+0xc86>
  403794:	f108 0808 	add.w	r8, r8, #8
  403798:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40379a:	f8c8 2004 	str.w	r2, [r8, #4]
  40379e:	3701      	adds	r7, #1
  4037a0:	4414      	add	r4, r2
  4037a2:	ab21      	add	r3, sp, #132	; 0x84
  4037a4:	2f07      	cmp	r7, #7
  4037a6:	9427      	str	r4, [sp, #156]	; 0x9c
  4037a8:	9726      	str	r7, [sp, #152]	; 0x98
  4037aa:	f8c8 3000 	str.w	r3, [r8]
  4037ae:	f77f acb3 	ble.w	403118 <_svfprintf_r+0x3bc>
  4037b2:	aa25      	add	r2, sp, #148	; 0x94
  4037b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037b8:	f003 fbce 	bl	406f58 <__ssprint_r>
  4037bc:	2800      	cmp	r0, #0
  4037be:	f47f ab9f 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4037c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4037c4:	46c8      	mov	r8, r9
  4037c6:	e4a9      	b.n	40311c <_svfprintf_r+0x3c0>
  4037c8:	aa25      	add	r2, sp, #148	; 0x94
  4037ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037cc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037ce:	f003 fbc3 	bl	406f58 <__ssprint_r>
  4037d2:	2800      	cmp	r0, #0
  4037d4:	f43f aceb 	beq.w	4031ae <_svfprintf_r+0x452>
  4037d8:	f7ff bb92 	b.w	402f00 <_svfprintf_r+0x1a4>
  4037dc:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4037e0:	2b01      	cmp	r3, #1
  4037e2:	f000 8134 	beq.w	403a4e <_svfprintf_r+0xcf2>
  4037e6:	2b02      	cmp	r3, #2
  4037e8:	d125      	bne.n	403836 <_svfprintf_r+0xada>
  4037ea:	f8cd b01c 	str.w	fp, [sp, #28]
  4037ee:	2400      	movs	r4, #0
  4037f0:	2500      	movs	r5, #0
  4037f2:	e61e      	b.n	403432 <_svfprintf_r+0x6d6>
  4037f4:	aa25      	add	r2, sp, #148	; 0x94
  4037f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4037f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4037fa:	f003 fbad 	bl	406f58 <__ssprint_r>
  4037fe:	2800      	cmp	r0, #0
  403800:	f47f ab7e 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403804:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403806:	46c8      	mov	r8, r9
  403808:	e475      	b.n	4030f6 <_svfprintf_r+0x39a>
  40380a:	aa25      	add	r2, sp, #148	; 0x94
  40380c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40380e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403810:	f003 fba2 	bl	406f58 <__ssprint_r>
  403814:	2800      	cmp	r0, #0
  403816:	f47f ab73 	bne.w	402f00 <_svfprintf_r+0x1a4>
  40381a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40381c:	46c8      	mov	r8, r9
  40381e:	e41b      	b.n	403058 <_svfprintf_r+0x2fc>
  403820:	aa25      	add	r2, sp, #148	; 0x94
  403822:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403824:	980c      	ldr	r0, [sp, #48]	; 0x30
  403826:	f003 fb97 	bl	406f58 <__ssprint_r>
  40382a:	2800      	cmp	r0, #0
  40382c:	f47f ab68 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403830:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403832:	46c8      	mov	r8, r9
  403834:	e420      	b.n	403078 <_svfprintf_r+0x31c>
  403836:	f8cd b01c 	str.w	fp, [sp, #28]
  40383a:	2400      	movs	r4, #0
  40383c:	2500      	movs	r5, #0
  40383e:	4649      	mov	r1, r9
  403840:	e000      	b.n	403844 <_svfprintf_r+0xae8>
  403842:	4631      	mov	r1, r6
  403844:	08e2      	lsrs	r2, r4, #3
  403846:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40384a:	08e8      	lsrs	r0, r5, #3
  40384c:	f004 0307 	and.w	r3, r4, #7
  403850:	4605      	mov	r5, r0
  403852:	4614      	mov	r4, r2
  403854:	3330      	adds	r3, #48	; 0x30
  403856:	ea54 0205 	orrs.w	r2, r4, r5
  40385a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40385e:	f101 36ff 	add.w	r6, r1, #4294967295
  403862:	d1ee      	bne.n	403842 <_svfprintf_r+0xae6>
  403864:	9a07      	ldr	r2, [sp, #28]
  403866:	07d2      	lsls	r2, r2, #31
  403868:	f57f adf3 	bpl.w	403452 <_svfprintf_r+0x6f6>
  40386c:	2b30      	cmp	r3, #48	; 0x30
  40386e:	f43f adf0 	beq.w	403452 <_svfprintf_r+0x6f6>
  403872:	3902      	subs	r1, #2
  403874:	2330      	movs	r3, #48	; 0x30
  403876:	f806 3c01 	strb.w	r3, [r6, #-1]
  40387a:	eba9 0301 	sub.w	r3, r9, r1
  40387e:	930e      	str	r3, [sp, #56]	; 0x38
  403880:	460e      	mov	r6, r1
  403882:	f7ff bb7b 	b.w	402f7c <_svfprintf_r+0x220>
  403886:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403888:	2900      	cmp	r1, #0
  40388a:	f340 822e 	ble.w	403cea <_svfprintf_r+0xf8e>
  40388e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403890:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403892:	4293      	cmp	r3, r2
  403894:	bfa8      	it	ge
  403896:	4613      	movge	r3, r2
  403898:	2b00      	cmp	r3, #0
  40389a:	461f      	mov	r7, r3
  40389c:	dd0d      	ble.n	4038ba <_svfprintf_r+0xb5e>
  40389e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038a0:	f8c8 6000 	str.w	r6, [r8]
  4038a4:	3301      	adds	r3, #1
  4038a6:	443c      	add	r4, r7
  4038a8:	2b07      	cmp	r3, #7
  4038aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4038ac:	f8c8 7004 	str.w	r7, [r8, #4]
  4038b0:	9326      	str	r3, [sp, #152]	; 0x98
  4038b2:	f300 831f 	bgt.w	403ef4 <_svfprintf_r+0x1198>
  4038b6:	f108 0808 	add.w	r8, r8, #8
  4038ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4038bc:	2f00      	cmp	r7, #0
  4038be:	bfa8      	it	ge
  4038c0:	1bdb      	subge	r3, r3, r7
  4038c2:	2b00      	cmp	r3, #0
  4038c4:	461f      	mov	r7, r3
  4038c6:	f340 80d6 	ble.w	403a76 <_svfprintf_r+0xd1a>
  4038ca:	2f10      	cmp	r7, #16
  4038cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038ce:	4d31      	ldr	r5, [pc, #196]	; (403994 <_svfprintf_r+0xc38>)
  4038d0:	f340 81ed 	ble.w	403cae <_svfprintf_r+0xf52>
  4038d4:	4642      	mov	r2, r8
  4038d6:	4621      	mov	r1, r4
  4038d8:	46b0      	mov	r8, r6
  4038da:	f04f 0b10 	mov.w	fp, #16
  4038de:	462e      	mov	r6, r5
  4038e0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4038e2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4038e4:	e004      	b.n	4038f0 <_svfprintf_r+0xb94>
  4038e6:	3208      	adds	r2, #8
  4038e8:	3f10      	subs	r7, #16
  4038ea:	2f10      	cmp	r7, #16
  4038ec:	f340 81db 	ble.w	403ca6 <_svfprintf_r+0xf4a>
  4038f0:	3301      	adds	r3, #1
  4038f2:	3110      	adds	r1, #16
  4038f4:	2b07      	cmp	r3, #7
  4038f6:	9127      	str	r1, [sp, #156]	; 0x9c
  4038f8:	9326      	str	r3, [sp, #152]	; 0x98
  4038fa:	e882 0840 	stmia.w	r2, {r6, fp}
  4038fe:	ddf2      	ble.n	4038e6 <_svfprintf_r+0xb8a>
  403900:	aa25      	add	r2, sp, #148	; 0x94
  403902:	4629      	mov	r1, r5
  403904:	4620      	mov	r0, r4
  403906:	f003 fb27 	bl	406f58 <__ssprint_r>
  40390a:	2800      	cmp	r0, #0
  40390c:	f47f aaf8 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403910:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403914:	464a      	mov	r2, r9
  403916:	e7e7      	b.n	4038e8 <_svfprintf_r+0xb8c>
  403918:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40391a:	930e      	str	r3, [sp, #56]	; 0x38
  40391c:	464e      	mov	r6, r9
  40391e:	f7ff bb2d 	b.w	402f7c <_svfprintf_r+0x220>
  403922:	2d00      	cmp	r5, #0
  403924:	bf08      	it	eq
  403926:	2c0a      	cmpeq	r4, #10
  403928:	f0c0 808f 	bcc.w	403a4a <_svfprintf_r+0xcee>
  40392c:	464e      	mov	r6, r9
  40392e:	4620      	mov	r0, r4
  403930:	4629      	mov	r1, r5
  403932:	220a      	movs	r2, #10
  403934:	2300      	movs	r3, #0
  403936:	f003 fdcf 	bl	4074d8 <__aeabi_uldivmod>
  40393a:	3230      	adds	r2, #48	; 0x30
  40393c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  403940:	4620      	mov	r0, r4
  403942:	4629      	mov	r1, r5
  403944:	2300      	movs	r3, #0
  403946:	220a      	movs	r2, #10
  403948:	f003 fdc6 	bl	4074d8 <__aeabi_uldivmod>
  40394c:	4604      	mov	r4, r0
  40394e:	460d      	mov	r5, r1
  403950:	ea54 0305 	orrs.w	r3, r4, r5
  403954:	d1eb      	bne.n	40392e <_svfprintf_r+0xbd2>
  403956:	eba9 0306 	sub.w	r3, r9, r6
  40395a:	930e      	str	r3, [sp, #56]	; 0x38
  40395c:	f7ff bb0e 	b.w	402f7c <_svfprintf_r+0x220>
  403960:	aa25      	add	r2, sp, #148	; 0x94
  403962:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403964:	980c      	ldr	r0, [sp, #48]	; 0x30
  403966:	f003 faf7 	bl	406f58 <__ssprint_r>
  40396a:	2800      	cmp	r0, #0
  40396c:	f47f aac8 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403970:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403974:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403976:	46c8      	mov	r8, r9
  403978:	f7ff bb5e 	b.w	403038 <_svfprintf_r+0x2dc>
  40397c:	1e5e      	subs	r6, r3, #1
  40397e:	2e00      	cmp	r6, #0
  403980:	f77f af0a 	ble.w	403798 <_svfprintf_r+0xa3c>
  403984:	2e10      	cmp	r6, #16
  403986:	4d03      	ldr	r5, [pc, #12]	; (403994 <_svfprintf_r+0xc38>)
  403988:	dd22      	ble.n	4039d0 <_svfprintf_r+0xc74>
  40398a:	4622      	mov	r2, r4
  40398c:	f04f 0b10 	mov.w	fp, #16
  403990:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403992:	e006      	b.n	4039a2 <_svfprintf_r+0xc46>
  403994:	004080f0 	.word	0x004080f0
  403998:	3e10      	subs	r6, #16
  40399a:	2e10      	cmp	r6, #16
  40399c:	f108 0808 	add.w	r8, r8, #8
  4039a0:	dd15      	ble.n	4039ce <_svfprintf_r+0xc72>
  4039a2:	3701      	adds	r7, #1
  4039a4:	3210      	adds	r2, #16
  4039a6:	2f07      	cmp	r7, #7
  4039a8:	9227      	str	r2, [sp, #156]	; 0x9c
  4039aa:	9726      	str	r7, [sp, #152]	; 0x98
  4039ac:	e888 0820 	stmia.w	r8, {r5, fp}
  4039b0:	ddf2      	ble.n	403998 <_svfprintf_r+0xc3c>
  4039b2:	aa25      	add	r2, sp, #148	; 0x94
  4039b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4039b6:	4620      	mov	r0, r4
  4039b8:	f003 face 	bl	406f58 <__ssprint_r>
  4039bc:	2800      	cmp	r0, #0
  4039be:	f47f aa9f 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4039c2:	3e10      	subs	r6, #16
  4039c4:	2e10      	cmp	r6, #16
  4039c6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4039c8:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4039ca:	46c8      	mov	r8, r9
  4039cc:	dce9      	bgt.n	4039a2 <_svfprintf_r+0xc46>
  4039ce:	4614      	mov	r4, r2
  4039d0:	3701      	adds	r7, #1
  4039d2:	4434      	add	r4, r6
  4039d4:	2f07      	cmp	r7, #7
  4039d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4039d8:	9726      	str	r7, [sp, #152]	; 0x98
  4039da:	e888 0060 	stmia.w	r8, {r5, r6}
  4039de:	f77f aed9 	ble.w	403794 <_svfprintf_r+0xa38>
  4039e2:	aa25      	add	r2, sp, #148	; 0x94
  4039e4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4039e6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4039e8:	f003 fab6 	bl	406f58 <__ssprint_r>
  4039ec:	2800      	cmp	r0, #0
  4039ee:	f47f aa87 	bne.w	402f00 <_svfprintf_r+0x1a4>
  4039f2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4039f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4039f6:	46c8      	mov	r8, r9
  4039f8:	e6ce      	b.n	403798 <_svfprintf_r+0xa3c>
  4039fa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4039fc:	6814      	ldr	r4, [r2, #0]
  4039fe:	4613      	mov	r3, r2
  403a00:	3304      	adds	r3, #4
  403a02:	17e5      	asrs	r5, r4, #31
  403a04:	930f      	str	r3, [sp, #60]	; 0x3c
  403a06:	4622      	mov	r2, r4
  403a08:	462b      	mov	r3, r5
  403a0a:	e4fa      	b.n	403402 <_svfprintf_r+0x6a6>
  403a0c:	3204      	adds	r2, #4
  403a0e:	681c      	ldr	r4, [r3, #0]
  403a10:	920f      	str	r2, [sp, #60]	; 0x3c
  403a12:	2301      	movs	r3, #1
  403a14:	2500      	movs	r5, #0
  403a16:	f7ff ba94 	b.w	402f42 <_svfprintf_r+0x1e6>
  403a1a:	681c      	ldr	r4, [r3, #0]
  403a1c:	3304      	adds	r3, #4
  403a1e:	930f      	str	r3, [sp, #60]	; 0x3c
  403a20:	2500      	movs	r5, #0
  403a22:	e421      	b.n	403268 <_svfprintf_r+0x50c>
  403a24:	990f      	ldr	r1, [sp, #60]	; 0x3c
  403a26:	460a      	mov	r2, r1
  403a28:	3204      	adds	r2, #4
  403a2a:	680c      	ldr	r4, [r1, #0]
  403a2c:	920f      	str	r2, [sp, #60]	; 0x3c
  403a2e:	2500      	movs	r5, #0
  403a30:	f7ff ba87 	b.w	402f42 <_svfprintf_r+0x1e6>
  403a34:	4614      	mov	r4, r2
  403a36:	3301      	adds	r3, #1
  403a38:	4434      	add	r4, r6
  403a3a:	2b07      	cmp	r3, #7
  403a3c:	9427      	str	r4, [sp, #156]	; 0x9c
  403a3e:	9326      	str	r3, [sp, #152]	; 0x98
  403a40:	e888 0060 	stmia.w	r8, {r5, r6}
  403a44:	f77f ab68 	ble.w	403118 <_svfprintf_r+0x3bc>
  403a48:	e6b3      	b.n	4037b2 <_svfprintf_r+0xa56>
  403a4a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403a4e:	f8cd b01c 	str.w	fp, [sp, #28]
  403a52:	ae42      	add	r6, sp, #264	; 0x108
  403a54:	3430      	adds	r4, #48	; 0x30
  403a56:	2301      	movs	r3, #1
  403a58:	f806 4d41 	strb.w	r4, [r6, #-65]!
  403a5c:	930e      	str	r3, [sp, #56]	; 0x38
  403a5e:	f7ff ba8d 	b.w	402f7c <_svfprintf_r+0x220>
  403a62:	aa25      	add	r2, sp, #148	; 0x94
  403a64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a66:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a68:	f003 fa76 	bl	406f58 <__ssprint_r>
  403a6c:	2800      	cmp	r0, #0
  403a6e:	f47f aa47 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403a72:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a74:	46c8      	mov	r8, r9
  403a76:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403a78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403a7a:	429a      	cmp	r2, r3
  403a7c:	db44      	blt.n	403b08 <_svfprintf_r+0xdac>
  403a7e:	9b07      	ldr	r3, [sp, #28]
  403a80:	07d9      	lsls	r1, r3, #31
  403a82:	d441      	bmi.n	403b08 <_svfprintf_r+0xdac>
  403a84:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403a86:	9812      	ldr	r0, [sp, #72]	; 0x48
  403a88:	1a9a      	subs	r2, r3, r2
  403a8a:	1a1d      	subs	r5, r3, r0
  403a8c:	4295      	cmp	r5, r2
  403a8e:	bfa8      	it	ge
  403a90:	4615      	movge	r5, r2
  403a92:	2d00      	cmp	r5, #0
  403a94:	dd0e      	ble.n	403ab4 <_svfprintf_r+0xd58>
  403a96:	9926      	ldr	r1, [sp, #152]	; 0x98
  403a98:	f8c8 5004 	str.w	r5, [r8, #4]
  403a9c:	3101      	adds	r1, #1
  403a9e:	4406      	add	r6, r0
  403aa0:	442c      	add	r4, r5
  403aa2:	2907      	cmp	r1, #7
  403aa4:	f8c8 6000 	str.w	r6, [r8]
  403aa8:	9427      	str	r4, [sp, #156]	; 0x9c
  403aaa:	9126      	str	r1, [sp, #152]	; 0x98
  403aac:	f300 823b 	bgt.w	403f26 <_svfprintf_r+0x11ca>
  403ab0:	f108 0808 	add.w	r8, r8, #8
  403ab4:	2d00      	cmp	r5, #0
  403ab6:	bfac      	ite	ge
  403ab8:	1b56      	subge	r6, r2, r5
  403aba:	4616      	movlt	r6, r2
  403abc:	2e00      	cmp	r6, #0
  403abe:	f77f ab2d 	ble.w	40311c <_svfprintf_r+0x3c0>
  403ac2:	2e10      	cmp	r6, #16
  403ac4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ac6:	4db0      	ldr	r5, [pc, #704]	; (403d88 <_svfprintf_r+0x102c>)
  403ac8:	ddb5      	ble.n	403a36 <_svfprintf_r+0xcda>
  403aca:	4622      	mov	r2, r4
  403acc:	2710      	movs	r7, #16
  403ace:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403ad2:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  403ad4:	e004      	b.n	403ae0 <_svfprintf_r+0xd84>
  403ad6:	f108 0808 	add.w	r8, r8, #8
  403ada:	3e10      	subs	r6, #16
  403adc:	2e10      	cmp	r6, #16
  403ade:	dda9      	ble.n	403a34 <_svfprintf_r+0xcd8>
  403ae0:	3301      	adds	r3, #1
  403ae2:	3210      	adds	r2, #16
  403ae4:	2b07      	cmp	r3, #7
  403ae6:	9227      	str	r2, [sp, #156]	; 0x9c
  403ae8:	9326      	str	r3, [sp, #152]	; 0x98
  403aea:	e888 00a0 	stmia.w	r8, {r5, r7}
  403aee:	ddf2      	ble.n	403ad6 <_svfprintf_r+0xd7a>
  403af0:	aa25      	add	r2, sp, #148	; 0x94
  403af2:	4621      	mov	r1, r4
  403af4:	4658      	mov	r0, fp
  403af6:	f003 fa2f 	bl	406f58 <__ssprint_r>
  403afa:	2800      	cmp	r0, #0
  403afc:	f47f aa00 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403b00:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403b02:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b04:	46c8      	mov	r8, r9
  403b06:	e7e8      	b.n	403ada <_svfprintf_r+0xd7e>
  403b08:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403b0a:	9819      	ldr	r0, [sp, #100]	; 0x64
  403b0c:	991a      	ldr	r1, [sp, #104]	; 0x68
  403b0e:	f8c8 1000 	str.w	r1, [r8]
  403b12:	3301      	adds	r3, #1
  403b14:	4404      	add	r4, r0
  403b16:	2b07      	cmp	r3, #7
  403b18:	9427      	str	r4, [sp, #156]	; 0x9c
  403b1a:	f8c8 0004 	str.w	r0, [r8, #4]
  403b1e:	9326      	str	r3, [sp, #152]	; 0x98
  403b20:	f300 81f5 	bgt.w	403f0e <_svfprintf_r+0x11b2>
  403b24:	f108 0808 	add.w	r8, r8, #8
  403b28:	e7ac      	b.n	403a84 <_svfprintf_r+0xd28>
  403b2a:	9b07      	ldr	r3, [sp, #28]
  403b2c:	07da      	lsls	r2, r3, #31
  403b2e:	f53f adfe 	bmi.w	40372e <_svfprintf_r+0x9d2>
  403b32:	3701      	adds	r7, #1
  403b34:	3401      	adds	r4, #1
  403b36:	2301      	movs	r3, #1
  403b38:	2f07      	cmp	r7, #7
  403b3a:	9427      	str	r4, [sp, #156]	; 0x9c
  403b3c:	9726      	str	r7, [sp, #152]	; 0x98
  403b3e:	f8c8 6000 	str.w	r6, [r8]
  403b42:	f8c8 3004 	str.w	r3, [r8, #4]
  403b46:	f77f ae25 	ble.w	403794 <_svfprintf_r+0xa38>
  403b4a:	e74a      	b.n	4039e2 <_svfprintf_r+0xc86>
  403b4c:	aa25      	add	r2, sp, #148	; 0x94
  403b4e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b50:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b52:	f003 fa01 	bl	406f58 <__ssprint_r>
  403b56:	2800      	cmp	r0, #0
  403b58:	f47f a9d2 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403b5c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b5e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403b60:	46c8      	mov	r8, r9
  403b62:	e5f2      	b.n	40374a <_svfprintf_r+0x9ee>
  403b64:	aa25      	add	r2, sp, #148	; 0x94
  403b66:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b68:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b6a:	f003 f9f5 	bl	406f58 <__ssprint_r>
  403b6e:	2800      	cmp	r0, #0
  403b70:	f47f a9c6 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403b74:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b76:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403b78:	46c8      	mov	r8, r9
  403b7a:	e5f5      	b.n	403768 <_svfprintf_r+0xa0c>
  403b7c:	464e      	mov	r6, r9
  403b7e:	f7ff b9fd 	b.w	402f7c <_svfprintf_r+0x220>
  403b82:	aa25      	add	r2, sp, #148	; 0x94
  403b84:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403b86:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b88:	f003 f9e6 	bl	406f58 <__ssprint_r>
  403b8c:	2800      	cmp	r0, #0
  403b8e:	f47f a9b7 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403b92:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403b94:	46c8      	mov	r8, r9
  403b96:	f7ff ba72 	b.w	40307e <_svfprintf_r+0x322>
  403b9a:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403b9c:	4622      	mov	r2, r4
  403b9e:	4620      	mov	r0, r4
  403ba0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  403ba2:	4623      	mov	r3, r4
  403ba4:	4621      	mov	r1, r4
  403ba6:	f003 fc59 	bl	40745c <__aeabi_dcmpun>
  403baa:	2800      	cmp	r0, #0
  403bac:	f040 8286 	bne.w	4040bc <_svfprintf_r+0x1360>
  403bb0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403bb2:	3301      	adds	r3, #1
  403bb4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403bb6:	f023 0320 	bic.w	r3, r3, #32
  403bba:	930e      	str	r3, [sp, #56]	; 0x38
  403bbc:	f000 81e2 	beq.w	403f84 <_svfprintf_r+0x1228>
  403bc0:	2b47      	cmp	r3, #71	; 0x47
  403bc2:	f000 811e 	beq.w	403e02 <_svfprintf_r+0x10a6>
  403bc6:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403bca:	9307      	str	r3, [sp, #28]
  403bcc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403bce:	1e1f      	subs	r7, r3, #0
  403bd0:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403bd2:	9308      	str	r3, [sp, #32]
  403bd4:	bfbb      	ittet	lt
  403bd6:	463b      	movlt	r3, r7
  403bd8:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403bdc:	2300      	movge	r3, #0
  403bde:	232d      	movlt	r3, #45	; 0x2d
  403be0:	9310      	str	r3, [sp, #64]	; 0x40
  403be2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403be4:	2b66      	cmp	r3, #102	; 0x66
  403be6:	f000 81bb 	beq.w	403f60 <_svfprintf_r+0x1204>
  403bea:	2b46      	cmp	r3, #70	; 0x46
  403bec:	f000 80df 	beq.w	403dae <_svfprintf_r+0x1052>
  403bf0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403bf2:	9a08      	ldr	r2, [sp, #32]
  403bf4:	2b45      	cmp	r3, #69	; 0x45
  403bf6:	bf0c      	ite	eq
  403bf8:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403bfa:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403bfc:	a823      	add	r0, sp, #140	; 0x8c
  403bfe:	a920      	add	r1, sp, #128	; 0x80
  403c00:	bf08      	it	eq
  403c02:	1c5d      	addeq	r5, r3, #1
  403c04:	9004      	str	r0, [sp, #16]
  403c06:	9103      	str	r1, [sp, #12]
  403c08:	a81f      	add	r0, sp, #124	; 0x7c
  403c0a:	2102      	movs	r1, #2
  403c0c:	463b      	mov	r3, r7
  403c0e:	9002      	str	r0, [sp, #8]
  403c10:	9501      	str	r5, [sp, #4]
  403c12:	9100      	str	r1, [sp, #0]
  403c14:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c16:	f000 fbd7 	bl	4043c8 <_dtoa_r>
  403c1a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c1c:	2b67      	cmp	r3, #103	; 0x67
  403c1e:	4606      	mov	r6, r0
  403c20:	f040 81e0 	bne.w	403fe4 <_svfprintf_r+0x1288>
  403c24:	f01b 0f01 	tst.w	fp, #1
  403c28:	f000 8246 	beq.w	4040b8 <_svfprintf_r+0x135c>
  403c2c:	1974      	adds	r4, r6, r5
  403c2e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403c30:	9808      	ldr	r0, [sp, #32]
  403c32:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403c34:	4639      	mov	r1, r7
  403c36:	f003 fbdf 	bl	4073f8 <__aeabi_dcmpeq>
  403c3a:	2800      	cmp	r0, #0
  403c3c:	f040 8165 	bne.w	403f0a <_svfprintf_r+0x11ae>
  403c40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403c42:	42a3      	cmp	r3, r4
  403c44:	d206      	bcs.n	403c54 <_svfprintf_r+0xef8>
  403c46:	2130      	movs	r1, #48	; 0x30
  403c48:	1c5a      	adds	r2, r3, #1
  403c4a:	9223      	str	r2, [sp, #140]	; 0x8c
  403c4c:	7019      	strb	r1, [r3, #0]
  403c4e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403c50:	429c      	cmp	r4, r3
  403c52:	d8f9      	bhi.n	403c48 <_svfprintf_r+0xeec>
  403c54:	1b9b      	subs	r3, r3, r6
  403c56:	9313      	str	r3, [sp, #76]	; 0x4c
  403c58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403c5a:	2b47      	cmp	r3, #71	; 0x47
  403c5c:	f000 80e9 	beq.w	403e32 <_svfprintf_r+0x10d6>
  403c60:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c62:	2b65      	cmp	r3, #101	; 0x65
  403c64:	f340 81cd 	ble.w	404002 <_svfprintf_r+0x12a6>
  403c68:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c6a:	2b66      	cmp	r3, #102	; 0x66
  403c6c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403c6e:	9312      	str	r3, [sp, #72]	; 0x48
  403c70:	f000 819e 	beq.w	403fb0 <_svfprintf_r+0x1254>
  403c74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403c76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403c78:	4619      	mov	r1, r3
  403c7a:	4291      	cmp	r1, r2
  403c7c:	f300 818a 	bgt.w	403f94 <_svfprintf_r+0x1238>
  403c80:	f01b 0f01 	tst.w	fp, #1
  403c84:	f040 8213 	bne.w	4040ae <_svfprintf_r+0x1352>
  403c88:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403c8c:	9308      	str	r3, [sp, #32]
  403c8e:	2367      	movs	r3, #103	; 0x67
  403c90:	920e      	str	r2, [sp, #56]	; 0x38
  403c92:	9311      	str	r3, [sp, #68]	; 0x44
  403c94:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403c96:	2b00      	cmp	r3, #0
  403c98:	f040 80c4 	bne.w	403e24 <_svfprintf_r+0x10c8>
  403c9c:	930a      	str	r3, [sp, #40]	; 0x28
  403c9e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403ca2:	f7ff b973 	b.w	402f8c <_svfprintf_r+0x230>
  403ca6:	4635      	mov	r5, r6
  403ca8:	460c      	mov	r4, r1
  403caa:	4646      	mov	r6, r8
  403cac:	4690      	mov	r8, r2
  403cae:	3301      	adds	r3, #1
  403cb0:	443c      	add	r4, r7
  403cb2:	2b07      	cmp	r3, #7
  403cb4:	9427      	str	r4, [sp, #156]	; 0x9c
  403cb6:	9326      	str	r3, [sp, #152]	; 0x98
  403cb8:	e888 00a0 	stmia.w	r8, {r5, r7}
  403cbc:	f73f aed1 	bgt.w	403a62 <_svfprintf_r+0xd06>
  403cc0:	f108 0808 	add.w	r8, r8, #8
  403cc4:	e6d7      	b.n	403a76 <_svfprintf_r+0xd1a>
  403cc6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403cc8:	6813      	ldr	r3, [r2, #0]
  403cca:	3204      	adds	r2, #4
  403ccc:	920f      	str	r2, [sp, #60]	; 0x3c
  403cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403cd0:	601a      	str	r2, [r3, #0]
  403cd2:	f7ff b86a 	b.w	402daa <_svfprintf_r+0x4e>
  403cd6:	aa25      	add	r2, sp, #148	; 0x94
  403cd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403cda:	980c      	ldr	r0, [sp, #48]	; 0x30
  403cdc:	f003 f93c 	bl	406f58 <__ssprint_r>
  403ce0:	2800      	cmp	r0, #0
  403ce2:	f47f a90d 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403ce6:	46c8      	mov	r8, r9
  403ce8:	e48d      	b.n	403606 <_svfprintf_r+0x8aa>
  403cea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cec:	4a27      	ldr	r2, [pc, #156]	; (403d8c <_svfprintf_r+0x1030>)
  403cee:	f8c8 2000 	str.w	r2, [r8]
  403cf2:	3301      	adds	r3, #1
  403cf4:	3401      	adds	r4, #1
  403cf6:	2201      	movs	r2, #1
  403cf8:	2b07      	cmp	r3, #7
  403cfa:	9427      	str	r4, [sp, #156]	; 0x9c
  403cfc:	9326      	str	r3, [sp, #152]	; 0x98
  403cfe:	f8c8 2004 	str.w	r2, [r8, #4]
  403d02:	dc72      	bgt.n	403dea <_svfprintf_r+0x108e>
  403d04:	f108 0808 	add.w	r8, r8, #8
  403d08:	b929      	cbnz	r1, 403d16 <_svfprintf_r+0xfba>
  403d0a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d0c:	b91b      	cbnz	r3, 403d16 <_svfprintf_r+0xfba>
  403d0e:	9b07      	ldr	r3, [sp, #28]
  403d10:	07d8      	lsls	r0, r3, #31
  403d12:	f57f aa03 	bpl.w	40311c <_svfprintf_r+0x3c0>
  403d16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403d18:	9819      	ldr	r0, [sp, #100]	; 0x64
  403d1a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  403d1c:	f8c8 2000 	str.w	r2, [r8]
  403d20:	3301      	adds	r3, #1
  403d22:	4602      	mov	r2, r0
  403d24:	4422      	add	r2, r4
  403d26:	2b07      	cmp	r3, #7
  403d28:	9227      	str	r2, [sp, #156]	; 0x9c
  403d2a:	f8c8 0004 	str.w	r0, [r8, #4]
  403d2e:	9326      	str	r3, [sp, #152]	; 0x98
  403d30:	f300 818d 	bgt.w	40404e <_svfprintf_r+0x12f2>
  403d34:	f108 0808 	add.w	r8, r8, #8
  403d38:	2900      	cmp	r1, #0
  403d3a:	f2c0 8165 	blt.w	404008 <_svfprintf_r+0x12ac>
  403d3e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  403d40:	f8c8 6000 	str.w	r6, [r8]
  403d44:	3301      	adds	r3, #1
  403d46:	188c      	adds	r4, r1, r2
  403d48:	2b07      	cmp	r3, #7
  403d4a:	9427      	str	r4, [sp, #156]	; 0x9c
  403d4c:	9326      	str	r3, [sp, #152]	; 0x98
  403d4e:	f8c8 1004 	str.w	r1, [r8, #4]
  403d52:	f77f a9e1 	ble.w	403118 <_svfprintf_r+0x3bc>
  403d56:	e52c      	b.n	4037b2 <_svfprintf_r+0xa56>
  403d58:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403d5a:	9909      	ldr	r1, [sp, #36]	; 0x24
  403d5c:	6813      	ldr	r3, [r2, #0]
  403d5e:	17cd      	asrs	r5, r1, #31
  403d60:	4608      	mov	r0, r1
  403d62:	3204      	adds	r2, #4
  403d64:	4629      	mov	r1, r5
  403d66:	920f      	str	r2, [sp, #60]	; 0x3c
  403d68:	e9c3 0100 	strd	r0, r1, [r3]
  403d6c:	f7ff b81d 	b.w	402daa <_svfprintf_r+0x4e>
  403d70:	aa25      	add	r2, sp, #148	; 0x94
  403d72:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403d74:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d76:	f003 f8ef 	bl	406f58 <__ssprint_r>
  403d7a:	2800      	cmp	r0, #0
  403d7c:	f47f a8c0 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403d80:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403d82:	46c8      	mov	r8, r9
  403d84:	e458      	b.n	403638 <_svfprintf_r+0x8dc>
  403d86:	bf00      	nop
  403d88:	004080f0 	.word	0x004080f0
  403d8c:	004080dc 	.word	0x004080dc
  403d90:	2140      	movs	r1, #64	; 0x40
  403d92:	980c      	ldr	r0, [sp, #48]	; 0x30
  403d94:	f001 ff32 	bl	405bfc <_malloc_r>
  403d98:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403d9a:	6010      	str	r0, [r2, #0]
  403d9c:	6110      	str	r0, [r2, #16]
  403d9e:	2800      	cmp	r0, #0
  403da0:	f000 81f2 	beq.w	404188 <_svfprintf_r+0x142c>
  403da4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403da6:	2340      	movs	r3, #64	; 0x40
  403da8:	6153      	str	r3, [r2, #20]
  403daa:	f7fe bfee 	b.w	402d8a <_svfprintf_r+0x2e>
  403dae:	a823      	add	r0, sp, #140	; 0x8c
  403db0:	a920      	add	r1, sp, #128	; 0x80
  403db2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  403db4:	9004      	str	r0, [sp, #16]
  403db6:	9103      	str	r1, [sp, #12]
  403db8:	a81f      	add	r0, sp, #124	; 0x7c
  403dba:	2103      	movs	r1, #3
  403dbc:	9002      	str	r0, [sp, #8]
  403dbe:	9a08      	ldr	r2, [sp, #32]
  403dc0:	9401      	str	r4, [sp, #4]
  403dc2:	463b      	mov	r3, r7
  403dc4:	9100      	str	r1, [sp, #0]
  403dc6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403dc8:	f000 fafe 	bl	4043c8 <_dtoa_r>
  403dcc:	4625      	mov	r5, r4
  403dce:	4606      	mov	r6, r0
  403dd0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403dd2:	2b46      	cmp	r3, #70	; 0x46
  403dd4:	eb06 0405 	add.w	r4, r6, r5
  403dd8:	f47f af29 	bne.w	403c2e <_svfprintf_r+0xed2>
  403ddc:	7833      	ldrb	r3, [r6, #0]
  403dde:	2b30      	cmp	r3, #48	; 0x30
  403de0:	f000 8178 	beq.w	4040d4 <_svfprintf_r+0x1378>
  403de4:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  403de6:	442c      	add	r4, r5
  403de8:	e721      	b.n	403c2e <_svfprintf_r+0xed2>
  403dea:	aa25      	add	r2, sp, #148	; 0x94
  403dec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403dee:	980c      	ldr	r0, [sp, #48]	; 0x30
  403df0:	f003 f8b2 	bl	406f58 <__ssprint_r>
  403df4:	2800      	cmp	r0, #0
  403df6:	f47f a883 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403dfa:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403dfc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403dfe:	46c8      	mov	r8, r9
  403e00:	e782      	b.n	403d08 <_svfprintf_r+0xfac>
  403e02:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e04:	2b00      	cmp	r3, #0
  403e06:	bf08      	it	eq
  403e08:	2301      	moveq	r3, #1
  403e0a:	930a      	str	r3, [sp, #40]	; 0x28
  403e0c:	e6db      	b.n	403bc6 <_svfprintf_r+0xe6a>
  403e0e:	4630      	mov	r0, r6
  403e10:	940a      	str	r4, [sp, #40]	; 0x28
  403e12:	f7fe ff35 	bl	402c80 <strlen>
  403e16:	950f      	str	r5, [sp, #60]	; 0x3c
  403e18:	900e      	str	r0, [sp, #56]	; 0x38
  403e1a:	f8cd b01c 	str.w	fp, [sp, #28]
  403e1e:	4603      	mov	r3, r0
  403e20:	f7ff b9f9 	b.w	403216 <_svfprintf_r+0x4ba>
  403e24:	272d      	movs	r7, #45	; 0x2d
  403e26:	2300      	movs	r3, #0
  403e28:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403e2c:	930a      	str	r3, [sp, #40]	; 0x28
  403e2e:	f7ff b8ae 	b.w	402f8e <_svfprintf_r+0x232>
  403e32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403e34:	9312      	str	r3, [sp, #72]	; 0x48
  403e36:	461a      	mov	r2, r3
  403e38:	3303      	adds	r3, #3
  403e3a:	db04      	blt.n	403e46 <_svfprintf_r+0x10ea>
  403e3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403e3e:	4619      	mov	r1, r3
  403e40:	4291      	cmp	r1, r2
  403e42:	f6bf af17 	bge.w	403c74 <_svfprintf_r+0xf18>
  403e46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403e48:	3b02      	subs	r3, #2
  403e4a:	9311      	str	r3, [sp, #68]	; 0x44
  403e4c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  403e50:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  403e54:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403e56:	3b01      	subs	r3, #1
  403e58:	2b00      	cmp	r3, #0
  403e5a:	931f      	str	r3, [sp, #124]	; 0x7c
  403e5c:	bfbd      	ittte	lt
  403e5e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  403e60:	f1c3 0301 	rsblt	r3, r3, #1
  403e64:	222d      	movlt	r2, #45	; 0x2d
  403e66:	222b      	movge	r2, #43	; 0x2b
  403e68:	2b09      	cmp	r3, #9
  403e6a:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  403e6e:	f340 8116 	ble.w	40409e <_svfprintf_r+0x1342>
  403e72:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  403e76:	4620      	mov	r0, r4
  403e78:	4dab      	ldr	r5, [pc, #684]	; (404128 <_svfprintf_r+0x13cc>)
  403e7a:	e000      	b.n	403e7e <_svfprintf_r+0x1122>
  403e7c:	4610      	mov	r0, r2
  403e7e:	fb85 1203 	smull	r1, r2, r5, r3
  403e82:	17d9      	asrs	r1, r3, #31
  403e84:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403e88:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403e8c:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403e90:	3230      	adds	r2, #48	; 0x30
  403e92:	2909      	cmp	r1, #9
  403e94:	f800 2c01 	strb.w	r2, [r0, #-1]
  403e98:	460b      	mov	r3, r1
  403e9a:	f100 32ff 	add.w	r2, r0, #4294967295
  403e9e:	dced      	bgt.n	403e7c <_svfprintf_r+0x1120>
  403ea0:	3330      	adds	r3, #48	; 0x30
  403ea2:	3802      	subs	r0, #2
  403ea4:	b2d9      	uxtb	r1, r3
  403ea6:	4284      	cmp	r4, r0
  403ea8:	f802 1c01 	strb.w	r1, [r2, #-1]
  403eac:	f240 8165 	bls.w	40417a <_svfprintf_r+0x141e>
  403eb0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403eb4:	4613      	mov	r3, r2
  403eb6:	e001      	b.n	403ebc <_svfprintf_r+0x1160>
  403eb8:	f813 1b01 	ldrb.w	r1, [r3], #1
  403ebc:	f800 1b01 	strb.w	r1, [r0], #1
  403ec0:	42a3      	cmp	r3, r4
  403ec2:	d1f9      	bne.n	403eb8 <_svfprintf_r+0x115c>
  403ec4:	3301      	adds	r3, #1
  403ec6:	1a9b      	subs	r3, r3, r2
  403ec8:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403ecc:	4413      	add	r3, r2
  403ece:	aa21      	add	r2, sp, #132	; 0x84
  403ed0:	1a9b      	subs	r3, r3, r2
  403ed2:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403ed4:	931b      	str	r3, [sp, #108]	; 0x6c
  403ed6:	2a01      	cmp	r2, #1
  403ed8:	4413      	add	r3, r2
  403eda:	930e      	str	r3, [sp, #56]	; 0x38
  403edc:	f340 8119 	ble.w	404112 <_svfprintf_r+0x13b6>
  403ee0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ee2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403ee4:	4413      	add	r3, r2
  403ee6:	930e      	str	r3, [sp, #56]	; 0x38
  403ee8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403eec:	9308      	str	r3, [sp, #32]
  403eee:	2300      	movs	r3, #0
  403ef0:	9312      	str	r3, [sp, #72]	; 0x48
  403ef2:	e6cf      	b.n	403c94 <_svfprintf_r+0xf38>
  403ef4:	aa25      	add	r2, sp, #148	; 0x94
  403ef6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ef8:	980c      	ldr	r0, [sp, #48]	; 0x30
  403efa:	f003 f82d 	bl	406f58 <__ssprint_r>
  403efe:	2800      	cmp	r0, #0
  403f00:	f47e affe 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403f04:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f06:	46c8      	mov	r8, r9
  403f08:	e4d7      	b.n	4038ba <_svfprintf_r+0xb5e>
  403f0a:	4623      	mov	r3, r4
  403f0c:	e6a2      	b.n	403c54 <_svfprintf_r+0xef8>
  403f0e:	aa25      	add	r2, sp, #148	; 0x94
  403f10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f12:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f14:	f003 f820 	bl	406f58 <__ssprint_r>
  403f18:	2800      	cmp	r0, #0
  403f1a:	f47e aff1 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403f1e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403f20:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f22:	46c8      	mov	r8, r9
  403f24:	e5ae      	b.n	403a84 <_svfprintf_r+0xd28>
  403f26:	aa25      	add	r2, sp, #148	; 0x94
  403f28:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403f2a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f2c:	f003 f814 	bl	406f58 <__ssprint_r>
  403f30:	2800      	cmp	r0, #0
  403f32:	f47e afe5 	bne.w	402f00 <_svfprintf_r+0x1a4>
  403f36:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403f38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f3a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403f3c:	1a9a      	subs	r2, r3, r2
  403f3e:	46c8      	mov	r8, r9
  403f40:	e5b8      	b.n	403ab4 <_svfprintf_r+0xd58>
  403f42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403f44:	9612      	str	r6, [sp, #72]	; 0x48
  403f46:	2b06      	cmp	r3, #6
  403f48:	bf28      	it	cs
  403f4a:	2306      	movcs	r3, #6
  403f4c:	960a      	str	r6, [sp, #40]	; 0x28
  403f4e:	4637      	mov	r7, r6
  403f50:	9308      	str	r3, [sp, #32]
  403f52:	950f      	str	r5, [sp, #60]	; 0x3c
  403f54:	f8cd b01c 	str.w	fp, [sp, #28]
  403f58:	930e      	str	r3, [sp, #56]	; 0x38
  403f5a:	4e74      	ldr	r6, [pc, #464]	; (40412c <_svfprintf_r+0x13d0>)
  403f5c:	f7ff b816 	b.w	402f8c <_svfprintf_r+0x230>
  403f60:	a823      	add	r0, sp, #140	; 0x8c
  403f62:	a920      	add	r1, sp, #128	; 0x80
  403f64:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403f66:	9004      	str	r0, [sp, #16]
  403f68:	9103      	str	r1, [sp, #12]
  403f6a:	a81f      	add	r0, sp, #124	; 0x7c
  403f6c:	2103      	movs	r1, #3
  403f6e:	9002      	str	r0, [sp, #8]
  403f70:	9a08      	ldr	r2, [sp, #32]
  403f72:	9501      	str	r5, [sp, #4]
  403f74:	463b      	mov	r3, r7
  403f76:	9100      	str	r1, [sp, #0]
  403f78:	980c      	ldr	r0, [sp, #48]	; 0x30
  403f7a:	f000 fa25 	bl	4043c8 <_dtoa_r>
  403f7e:	4606      	mov	r6, r0
  403f80:	1944      	adds	r4, r0, r5
  403f82:	e72b      	b.n	403ddc <_svfprintf_r+0x1080>
  403f84:	2306      	movs	r3, #6
  403f86:	930a      	str	r3, [sp, #40]	; 0x28
  403f88:	e61d      	b.n	403bc6 <_svfprintf_r+0xe6a>
  403f8a:	272d      	movs	r7, #45	; 0x2d
  403f8c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403f90:	f7ff bacd 	b.w	40352e <_svfprintf_r+0x7d2>
  403f94:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403f96:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403f98:	4413      	add	r3, r2
  403f9a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403f9c:	930e      	str	r3, [sp, #56]	; 0x38
  403f9e:	2a00      	cmp	r2, #0
  403fa0:	f340 80b0 	ble.w	404104 <_svfprintf_r+0x13a8>
  403fa4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403fa8:	9308      	str	r3, [sp, #32]
  403faa:	2367      	movs	r3, #103	; 0x67
  403fac:	9311      	str	r3, [sp, #68]	; 0x44
  403fae:	e671      	b.n	403c94 <_svfprintf_r+0xf38>
  403fb0:	2b00      	cmp	r3, #0
  403fb2:	f340 80c3 	ble.w	40413c <_svfprintf_r+0x13e0>
  403fb6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403fb8:	2a00      	cmp	r2, #0
  403fba:	f040 8099 	bne.w	4040f0 <_svfprintf_r+0x1394>
  403fbe:	f01b 0f01 	tst.w	fp, #1
  403fc2:	f040 8095 	bne.w	4040f0 <_svfprintf_r+0x1394>
  403fc6:	9308      	str	r3, [sp, #32]
  403fc8:	930e      	str	r3, [sp, #56]	; 0x38
  403fca:	e663      	b.n	403c94 <_svfprintf_r+0xf38>
  403fcc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fce:	9308      	str	r3, [sp, #32]
  403fd0:	930e      	str	r3, [sp, #56]	; 0x38
  403fd2:	900a      	str	r0, [sp, #40]	; 0x28
  403fd4:	950f      	str	r5, [sp, #60]	; 0x3c
  403fd6:	f8cd b01c 	str.w	fp, [sp, #28]
  403fda:	9012      	str	r0, [sp, #72]	; 0x48
  403fdc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403fe0:	f7fe bfd4 	b.w	402f8c <_svfprintf_r+0x230>
  403fe4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403fe6:	2b47      	cmp	r3, #71	; 0x47
  403fe8:	f47f ae20 	bne.w	403c2c <_svfprintf_r+0xed0>
  403fec:	f01b 0f01 	tst.w	fp, #1
  403ff0:	f47f aeee 	bne.w	403dd0 <_svfprintf_r+0x1074>
  403ff4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403ff6:	1b9b      	subs	r3, r3, r6
  403ff8:	9313      	str	r3, [sp, #76]	; 0x4c
  403ffa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ffc:	2b47      	cmp	r3, #71	; 0x47
  403ffe:	f43f af18 	beq.w	403e32 <_svfprintf_r+0x10d6>
  404002:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404004:	9312      	str	r3, [sp, #72]	; 0x48
  404006:	e721      	b.n	403e4c <_svfprintf_r+0x10f0>
  404008:	424f      	negs	r7, r1
  40400a:	3110      	adds	r1, #16
  40400c:	4d48      	ldr	r5, [pc, #288]	; (404130 <_svfprintf_r+0x13d4>)
  40400e:	da2f      	bge.n	404070 <_svfprintf_r+0x1314>
  404010:	2410      	movs	r4, #16
  404012:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404016:	e004      	b.n	404022 <_svfprintf_r+0x12c6>
  404018:	f108 0808 	add.w	r8, r8, #8
  40401c:	3f10      	subs	r7, #16
  40401e:	2f10      	cmp	r7, #16
  404020:	dd26      	ble.n	404070 <_svfprintf_r+0x1314>
  404022:	3301      	adds	r3, #1
  404024:	3210      	adds	r2, #16
  404026:	2b07      	cmp	r3, #7
  404028:	9227      	str	r2, [sp, #156]	; 0x9c
  40402a:	9326      	str	r3, [sp, #152]	; 0x98
  40402c:	f8c8 5000 	str.w	r5, [r8]
  404030:	f8c8 4004 	str.w	r4, [r8, #4]
  404034:	ddf0      	ble.n	404018 <_svfprintf_r+0x12bc>
  404036:	aa25      	add	r2, sp, #148	; 0x94
  404038:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40403a:	4658      	mov	r0, fp
  40403c:	f002 ff8c 	bl	406f58 <__ssprint_r>
  404040:	2800      	cmp	r0, #0
  404042:	f47e af5d 	bne.w	402f00 <_svfprintf_r+0x1a4>
  404046:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404048:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40404a:	46c8      	mov	r8, r9
  40404c:	e7e6      	b.n	40401c <_svfprintf_r+0x12c0>
  40404e:	aa25      	add	r2, sp, #148	; 0x94
  404050:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404052:	980c      	ldr	r0, [sp, #48]	; 0x30
  404054:	f002 ff80 	bl	406f58 <__ssprint_r>
  404058:	2800      	cmp	r0, #0
  40405a:	f47e af51 	bne.w	402f00 <_svfprintf_r+0x1a4>
  40405e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404060:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404062:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404064:	46c8      	mov	r8, r9
  404066:	e667      	b.n	403d38 <_svfprintf_r+0xfdc>
  404068:	2000      	movs	r0, #0
  40406a:	900a      	str	r0, [sp, #40]	; 0x28
  40406c:	f7fe bed0 	b.w	402e10 <_svfprintf_r+0xb4>
  404070:	3301      	adds	r3, #1
  404072:	443a      	add	r2, r7
  404074:	2b07      	cmp	r3, #7
  404076:	e888 00a0 	stmia.w	r8, {r5, r7}
  40407a:	9227      	str	r2, [sp, #156]	; 0x9c
  40407c:	9326      	str	r3, [sp, #152]	; 0x98
  40407e:	f108 0808 	add.w	r8, r8, #8
  404082:	f77f ae5c 	ble.w	403d3e <_svfprintf_r+0xfe2>
  404086:	aa25      	add	r2, sp, #148	; 0x94
  404088:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40408a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40408c:	f002 ff64 	bl	406f58 <__ssprint_r>
  404090:	2800      	cmp	r0, #0
  404092:	f47e af35 	bne.w	402f00 <_svfprintf_r+0x1a4>
  404096:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404098:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40409a:	46c8      	mov	r8, r9
  40409c:	e64f      	b.n	403d3e <_svfprintf_r+0xfe2>
  40409e:	3330      	adds	r3, #48	; 0x30
  4040a0:	2230      	movs	r2, #48	; 0x30
  4040a2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4040a6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4040aa:	ab22      	add	r3, sp, #136	; 0x88
  4040ac:	e70f      	b.n	403ece <_svfprintf_r+0x1172>
  4040ae:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040b0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4040b2:	4413      	add	r3, r2
  4040b4:	930e      	str	r3, [sp, #56]	; 0x38
  4040b6:	e775      	b.n	403fa4 <_svfprintf_r+0x1248>
  4040b8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4040ba:	e5cb      	b.n	403c54 <_svfprintf_r+0xef8>
  4040bc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4040be:	4e1d      	ldr	r6, [pc, #116]	; (404134 <_svfprintf_r+0x13d8>)
  4040c0:	2b00      	cmp	r3, #0
  4040c2:	bfb6      	itet	lt
  4040c4:	272d      	movlt	r7, #45	; 0x2d
  4040c6:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  4040ca:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  4040ce:	4b1a      	ldr	r3, [pc, #104]	; (404138 <_svfprintf_r+0x13dc>)
  4040d0:	f7ff ba2f 	b.w	403532 <_svfprintf_r+0x7d6>
  4040d4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4040d6:	9808      	ldr	r0, [sp, #32]
  4040d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4040da:	4639      	mov	r1, r7
  4040dc:	f003 f98c 	bl	4073f8 <__aeabi_dcmpeq>
  4040e0:	2800      	cmp	r0, #0
  4040e2:	f47f ae7f 	bne.w	403de4 <_svfprintf_r+0x1088>
  4040e6:	f1c5 0501 	rsb	r5, r5, #1
  4040ea:	951f      	str	r5, [sp, #124]	; 0x7c
  4040ec:	442c      	add	r4, r5
  4040ee:	e59e      	b.n	403c2e <_svfprintf_r+0xed2>
  4040f0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4040f2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4040f4:	4413      	add	r3, r2
  4040f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4040f8:	441a      	add	r2, r3
  4040fa:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4040fe:	920e      	str	r2, [sp, #56]	; 0x38
  404100:	9308      	str	r3, [sp, #32]
  404102:	e5c7      	b.n	403c94 <_svfprintf_r+0xf38>
  404104:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404106:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404108:	f1c3 0301 	rsb	r3, r3, #1
  40410c:	441a      	add	r2, r3
  40410e:	4613      	mov	r3, r2
  404110:	e7d0      	b.n	4040b4 <_svfprintf_r+0x1358>
  404112:	f01b 0301 	ands.w	r3, fp, #1
  404116:	9312      	str	r3, [sp, #72]	; 0x48
  404118:	f47f aee2 	bne.w	403ee0 <_svfprintf_r+0x1184>
  40411c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40411e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404122:	9308      	str	r3, [sp, #32]
  404124:	e5b6      	b.n	403c94 <_svfprintf_r+0xf38>
  404126:	bf00      	nop
  404128:	66666667 	.word	0x66666667
  40412c:	004080d4 	.word	0x004080d4
  404130:	004080f0 	.word	0x004080f0
  404134:	004080a8 	.word	0x004080a8
  404138:	004080a4 	.word	0x004080a4
  40413c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40413e:	b913      	cbnz	r3, 404146 <_svfprintf_r+0x13ea>
  404140:	f01b 0f01 	tst.w	fp, #1
  404144:	d002      	beq.n	40414c <_svfprintf_r+0x13f0>
  404146:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404148:	3301      	adds	r3, #1
  40414a:	e7d4      	b.n	4040f6 <_svfprintf_r+0x139a>
  40414c:	2301      	movs	r3, #1
  40414e:	e73a      	b.n	403fc6 <_svfprintf_r+0x126a>
  404150:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404152:	f89a 3001 	ldrb.w	r3, [sl, #1]
  404156:	6828      	ldr	r0, [r5, #0]
  404158:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40415c:	900a      	str	r0, [sp, #40]	; 0x28
  40415e:	4628      	mov	r0, r5
  404160:	3004      	adds	r0, #4
  404162:	46a2      	mov	sl, r4
  404164:	900f      	str	r0, [sp, #60]	; 0x3c
  404166:	f7fe be51 	b.w	402e0c <_svfprintf_r+0xb0>
  40416a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40416e:	f7ff b867 	b.w	403240 <_svfprintf_r+0x4e4>
  404172:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404176:	f7ff ba15 	b.w	4035a4 <_svfprintf_r+0x848>
  40417a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40417e:	e6a6      	b.n	403ece <_svfprintf_r+0x1172>
  404180:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  404184:	f7ff b8eb 	b.w	40335e <_svfprintf_r+0x602>
  404188:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40418a:	230c      	movs	r3, #12
  40418c:	6013      	str	r3, [r2, #0]
  40418e:	f04f 33ff 	mov.w	r3, #4294967295
  404192:	9309      	str	r3, [sp, #36]	; 0x24
  404194:	f7fe bebd 	b.w	402f12 <_svfprintf_r+0x1b6>
  404198:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40419c:	f7ff b99a 	b.w	4034d4 <_svfprintf_r+0x778>
  4041a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4041a4:	f7ff b976 	b.w	403494 <_svfprintf_r+0x738>
  4041a8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4041ac:	f7ff b959 	b.w	403462 <_svfprintf_r+0x706>
  4041b0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4041b4:	f7ff b912 	b.w	4033dc <_svfprintf_r+0x680>

004041b8 <__swsetup_r>:
  4041b8:	b538      	push	{r3, r4, r5, lr}
  4041ba:	4b30      	ldr	r3, [pc, #192]	; (40427c <__swsetup_r+0xc4>)
  4041bc:	681b      	ldr	r3, [r3, #0]
  4041be:	4605      	mov	r5, r0
  4041c0:	460c      	mov	r4, r1
  4041c2:	b113      	cbz	r3, 4041ca <__swsetup_r+0x12>
  4041c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  4041c6:	2a00      	cmp	r2, #0
  4041c8:	d038      	beq.n	40423c <__swsetup_r+0x84>
  4041ca:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4041ce:	b293      	uxth	r3, r2
  4041d0:	0718      	lsls	r0, r3, #28
  4041d2:	d50c      	bpl.n	4041ee <__swsetup_r+0x36>
  4041d4:	6920      	ldr	r0, [r4, #16]
  4041d6:	b1a8      	cbz	r0, 404204 <__swsetup_r+0x4c>
  4041d8:	f013 0201 	ands.w	r2, r3, #1
  4041dc:	d01e      	beq.n	40421c <__swsetup_r+0x64>
  4041de:	6963      	ldr	r3, [r4, #20]
  4041e0:	2200      	movs	r2, #0
  4041e2:	425b      	negs	r3, r3
  4041e4:	61a3      	str	r3, [r4, #24]
  4041e6:	60a2      	str	r2, [r4, #8]
  4041e8:	b1f0      	cbz	r0, 404228 <__swsetup_r+0x70>
  4041ea:	2000      	movs	r0, #0
  4041ec:	bd38      	pop	{r3, r4, r5, pc}
  4041ee:	06d9      	lsls	r1, r3, #27
  4041f0:	d53c      	bpl.n	40426c <__swsetup_r+0xb4>
  4041f2:	0758      	lsls	r0, r3, #29
  4041f4:	d426      	bmi.n	404244 <__swsetup_r+0x8c>
  4041f6:	6920      	ldr	r0, [r4, #16]
  4041f8:	f042 0308 	orr.w	r3, r2, #8
  4041fc:	81a3      	strh	r3, [r4, #12]
  4041fe:	b29b      	uxth	r3, r3
  404200:	2800      	cmp	r0, #0
  404202:	d1e9      	bne.n	4041d8 <__swsetup_r+0x20>
  404204:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404208:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40420c:	d0e4      	beq.n	4041d8 <__swsetup_r+0x20>
  40420e:	4628      	mov	r0, r5
  404210:	4621      	mov	r1, r4
  404212:	f001 fca1 	bl	405b58 <__smakebuf_r>
  404216:	89a3      	ldrh	r3, [r4, #12]
  404218:	6920      	ldr	r0, [r4, #16]
  40421a:	e7dd      	b.n	4041d8 <__swsetup_r+0x20>
  40421c:	0799      	lsls	r1, r3, #30
  40421e:	bf58      	it	pl
  404220:	6962      	ldrpl	r2, [r4, #20]
  404222:	60a2      	str	r2, [r4, #8]
  404224:	2800      	cmp	r0, #0
  404226:	d1e0      	bne.n	4041ea <__swsetup_r+0x32>
  404228:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40422c:	061a      	lsls	r2, r3, #24
  40422e:	d5dd      	bpl.n	4041ec <__swsetup_r+0x34>
  404230:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404234:	81a3      	strh	r3, [r4, #12]
  404236:	f04f 30ff 	mov.w	r0, #4294967295
  40423a:	bd38      	pop	{r3, r4, r5, pc}
  40423c:	4618      	mov	r0, r3
  40423e:	f001 f8f7 	bl	405430 <__sinit>
  404242:	e7c2      	b.n	4041ca <__swsetup_r+0x12>
  404244:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404246:	b151      	cbz	r1, 40425e <__swsetup_r+0xa6>
  404248:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40424c:	4299      	cmp	r1, r3
  40424e:	d004      	beq.n	40425a <__swsetup_r+0xa2>
  404250:	4628      	mov	r0, r5
  404252:	f001 f98f 	bl	405574 <_free_r>
  404256:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40425a:	2300      	movs	r3, #0
  40425c:	6323      	str	r3, [r4, #48]	; 0x30
  40425e:	2300      	movs	r3, #0
  404260:	6920      	ldr	r0, [r4, #16]
  404262:	6063      	str	r3, [r4, #4]
  404264:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404268:	6020      	str	r0, [r4, #0]
  40426a:	e7c5      	b.n	4041f8 <__swsetup_r+0x40>
  40426c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404270:	2309      	movs	r3, #9
  404272:	602b      	str	r3, [r5, #0]
  404274:	f04f 30ff 	mov.w	r0, #4294967295
  404278:	81a2      	strh	r2, [r4, #12]
  40427a:	bd38      	pop	{r3, r4, r5, pc}
  40427c:	20000038 	.word	0x20000038

00404280 <register_fini>:
  404280:	4b02      	ldr	r3, [pc, #8]	; (40428c <register_fini+0xc>)
  404282:	b113      	cbz	r3, 40428a <register_fini+0xa>
  404284:	4802      	ldr	r0, [pc, #8]	; (404290 <register_fini+0x10>)
  404286:	f000 b805 	b.w	404294 <atexit>
  40428a:	4770      	bx	lr
  40428c:	00000000 	.word	0x00000000
  404290:	004054a1 	.word	0x004054a1

00404294 <atexit>:
  404294:	2300      	movs	r3, #0
  404296:	4601      	mov	r1, r0
  404298:	461a      	mov	r2, r3
  40429a:	4618      	mov	r0, r3
  40429c:	f002 befe 	b.w	40709c <__register_exitproc>

004042a0 <quorem>:
  4042a0:	6902      	ldr	r2, [r0, #16]
  4042a2:	690b      	ldr	r3, [r1, #16]
  4042a4:	4293      	cmp	r3, r2
  4042a6:	f300 808d 	bgt.w	4043c4 <quorem+0x124>
  4042aa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4042ae:	f103 38ff 	add.w	r8, r3, #4294967295
  4042b2:	f101 0714 	add.w	r7, r1, #20
  4042b6:	f100 0b14 	add.w	fp, r0, #20
  4042ba:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  4042be:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  4042c2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4042c6:	b083      	sub	sp, #12
  4042c8:	3201      	adds	r2, #1
  4042ca:	fbb3 f9f2 	udiv	r9, r3, r2
  4042ce:	eb0b 0304 	add.w	r3, fp, r4
  4042d2:	9400      	str	r4, [sp, #0]
  4042d4:	eb07 0a04 	add.w	sl, r7, r4
  4042d8:	9301      	str	r3, [sp, #4]
  4042da:	f1b9 0f00 	cmp.w	r9, #0
  4042de:	d039      	beq.n	404354 <quorem+0xb4>
  4042e0:	2500      	movs	r5, #0
  4042e2:	462e      	mov	r6, r5
  4042e4:	46bc      	mov	ip, r7
  4042e6:	46de      	mov	lr, fp
  4042e8:	f85c 4b04 	ldr.w	r4, [ip], #4
  4042ec:	f8de 3000 	ldr.w	r3, [lr]
  4042f0:	b2a2      	uxth	r2, r4
  4042f2:	fb09 5502 	mla	r5, r9, r2, r5
  4042f6:	0c22      	lsrs	r2, r4, #16
  4042f8:	0c2c      	lsrs	r4, r5, #16
  4042fa:	fb09 4202 	mla	r2, r9, r2, r4
  4042fe:	b2ad      	uxth	r5, r5
  404300:	1b75      	subs	r5, r6, r5
  404302:	b296      	uxth	r6, r2
  404304:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404308:	fa15 f383 	uxtah	r3, r5, r3
  40430c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404310:	b29b      	uxth	r3, r3
  404312:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404316:	45e2      	cmp	sl, ip
  404318:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40431c:	f84e 3b04 	str.w	r3, [lr], #4
  404320:	ea4f 4626 	mov.w	r6, r6, asr #16
  404324:	d2e0      	bcs.n	4042e8 <quorem+0x48>
  404326:	9b00      	ldr	r3, [sp, #0]
  404328:	f85b 3003 	ldr.w	r3, [fp, r3]
  40432c:	b993      	cbnz	r3, 404354 <quorem+0xb4>
  40432e:	9c01      	ldr	r4, [sp, #4]
  404330:	1f23      	subs	r3, r4, #4
  404332:	459b      	cmp	fp, r3
  404334:	d20c      	bcs.n	404350 <quorem+0xb0>
  404336:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40433a:	b94b      	cbnz	r3, 404350 <quorem+0xb0>
  40433c:	f1a4 0308 	sub.w	r3, r4, #8
  404340:	e002      	b.n	404348 <quorem+0xa8>
  404342:	681a      	ldr	r2, [r3, #0]
  404344:	3b04      	subs	r3, #4
  404346:	b91a      	cbnz	r2, 404350 <quorem+0xb0>
  404348:	459b      	cmp	fp, r3
  40434a:	f108 38ff 	add.w	r8, r8, #4294967295
  40434e:	d3f8      	bcc.n	404342 <quorem+0xa2>
  404350:	f8c0 8010 	str.w	r8, [r0, #16]
  404354:	4604      	mov	r4, r0
  404356:	f002 fa73 	bl	406840 <__mcmp>
  40435a:	2800      	cmp	r0, #0
  40435c:	db2e      	blt.n	4043bc <quorem+0x11c>
  40435e:	f109 0901 	add.w	r9, r9, #1
  404362:	465d      	mov	r5, fp
  404364:	2300      	movs	r3, #0
  404366:	f857 1b04 	ldr.w	r1, [r7], #4
  40436a:	6828      	ldr	r0, [r5, #0]
  40436c:	b28a      	uxth	r2, r1
  40436e:	1a9a      	subs	r2, r3, r2
  404370:	0c0b      	lsrs	r3, r1, #16
  404372:	fa12 f280 	uxtah	r2, r2, r0
  404376:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40437a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40437e:	b292      	uxth	r2, r2
  404380:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404384:	45ba      	cmp	sl, r7
  404386:	f845 2b04 	str.w	r2, [r5], #4
  40438a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40438e:	d2ea      	bcs.n	404366 <quorem+0xc6>
  404390:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404394:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404398:	b982      	cbnz	r2, 4043bc <quorem+0x11c>
  40439a:	1f1a      	subs	r2, r3, #4
  40439c:	4593      	cmp	fp, r2
  40439e:	d20b      	bcs.n	4043b8 <quorem+0x118>
  4043a0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  4043a4:	b942      	cbnz	r2, 4043b8 <quorem+0x118>
  4043a6:	3b08      	subs	r3, #8
  4043a8:	e002      	b.n	4043b0 <quorem+0x110>
  4043aa:	681a      	ldr	r2, [r3, #0]
  4043ac:	3b04      	subs	r3, #4
  4043ae:	b91a      	cbnz	r2, 4043b8 <quorem+0x118>
  4043b0:	459b      	cmp	fp, r3
  4043b2:	f108 38ff 	add.w	r8, r8, #4294967295
  4043b6:	d3f8      	bcc.n	4043aa <quorem+0x10a>
  4043b8:	f8c4 8010 	str.w	r8, [r4, #16]
  4043bc:	4648      	mov	r0, r9
  4043be:	b003      	add	sp, #12
  4043c0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4043c4:	2000      	movs	r0, #0
  4043c6:	4770      	bx	lr

004043c8 <_dtoa_r>:
  4043c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043cc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4043ce:	b09b      	sub	sp, #108	; 0x6c
  4043d0:	4604      	mov	r4, r0
  4043d2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4043d4:	4692      	mov	sl, r2
  4043d6:	469b      	mov	fp, r3
  4043d8:	b141      	cbz	r1, 4043ec <_dtoa_r+0x24>
  4043da:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4043dc:	604a      	str	r2, [r1, #4]
  4043de:	2301      	movs	r3, #1
  4043e0:	4093      	lsls	r3, r2
  4043e2:	608b      	str	r3, [r1, #8]
  4043e4:	f002 f854 	bl	406490 <_Bfree>
  4043e8:	2300      	movs	r3, #0
  4043ea:	6423      	str	r3, [r4, #64]	; 0x40
  4043ec:	f1bb 0f00 	cmp.w	fp, #0
  4043f0:	465d      	mov	r5, fp
  4043f2:	db35      	blt.n	404460 <_dtoa_r+0x98>
  4043f4:	2300      	movs	r3, #0
  4043f6:	6033      	str	r3, [r6, #0]
  4043f8:	4b9d      	ldr	r3, [pc, #628]	; (404670 <_dtoa_r+0x2a8>)
  4043fa:	43ab      	bics	r3, r5
  4043fc:	d015      	beq.n	40442a <_dtoa_r+0x62>
  4043fe:	4650      	mov	r0, sl
  404400:	4659      	mov	r1, fp
  404402:	2200      	movs	r2, #0
  404404:	2300      	movs	r3, #0
  404406:	f002 fff7 	bl	4073f8 <__aeabi_dcmpeq>
  40440a:	4680      	mov	r8, r0
  40440c:	2800      	cmp	r0, #0
  40440e:	d02d      	beq.n	40446c <_dtoa_r+0xa4>
  404410:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404412:	2301      	movs	r3, #1
  404414:	6013      	str	r3, [r2, #0]
  404416:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404418:	2b00      	cmp	r3, #0
  40441a:	f000 80bd 	beq.w	404598 <_dtoa_r+0x1d0>
  40441e:	4895      	ldr	r0, [pc, #596]	; (404674 <_dtoa_r+0x2ac>)
  404420:	6018      	str	r0, [r3, #0]
  404422:	3801      	subs	r0, #1
  404424:	b01b      	add	sp, #108	; 0x6c
  404426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40442a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40442c:	f242 730f 	movw	r3, #9999	; 0x270f
  404430:	6013      	str	r3, [r2, #0]
  404432:	f1ba 0f00 	cmp.w	sl, #0
  404436:	d10d      	bne.n	404454 <_dtoa_r+0x8c>
  404438:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40443c:	b955      	cbnz	r5, 404454 <_dtoa_r+0x8c>
  40443e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404440:	488d      	ldr	r0, [pc, #564]	; (404678 <_dtoa_r+0x2b0>)
  404442:	2b00      	cmp	r3, #0
  404444:	d0ee      	beq.n	404424 <_dtoa_r+0x5c>
  404446:	f100 0308 	add.w	r3, r0, #8
  40444a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40444c:	6013      	str	r3, [r2, #0]
  40444e:	b01b      	add	sp, #108	; 0x6c
  404450:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404454:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404456:	4889      	ldr	r0, [pc, #548]	; (40467c <_dtoa_r+0x2b4>)
  404458:	2b00      	cmp	r3, #0
  40445a:	d0e3      	beq.n	404424 <_dtoa_r+0x5c>
  40445c:	1cc3      	adds	r3, r0, #3
  40445e:	e7f4      	b.n	40444a <_dtoa_r+0x82>
  404460:	2301      	movs	r3, #1
  404462:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404466:	6033      	str	r3, [r6, #0]
  404468:	46ab      	mov	fp, r5
  40446a:	e7c5      	b.n	4043f8 <_dtoa_r+0x30>
  40446c:	aa18      	add	r2, sp, #96	; 0x60
  40446e:	ab19      	add	r3, sp, #100	; 0x64
  404470:	9201      	str	r2, [sp, #4]
  404472:	9300      	str	r3, [sp, #0]
  404474:	4652      	mov	r2, sl
  404476:	465b      	mov	r3, fp
  404478:	4620      	mov	r0, r4
  40447a:	f002 fa81 	bl	406980 <__d2b>
  40447e:	0d2b      	lsrs	r3, r5, #20
  404480:	4681      	mov	r9, r0
  404482:	d071      	beq.n	404568 <_dtoa_r+0x1a0>
  404484:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404488:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40448c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40448e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404492:	4650      	mov	r0, sl
  404494:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404498:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40449c:	2200      	movs	r2, #0
  40449e:	4b78      	ldr	r3, [pc, #480]	; (404680 <_dtoa_r+0x2b8>)
  4044a0:	f7fd fce0 	bl	401e64 <__aeabi_dsub>
  4044a4:	a36c      	add	r3, pc, #432	; (adr r3, 404658 <_dtoa_r+0x290>)
  4044a6:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044aa:	f7fd fe8f 	bl	4021cc <__aeabi_dmul>
  4044ae:	a36c      	add	r3, pc, #432	; (adr r3, 404660 <_dtoa_r+0x298>)
  4044b0:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044b4:	f7fd fcd8 	bl	401e68 <__adddf3>
  4044b8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  4044bc:	4630      	mov	r0, r6
  4044be:	f7fd fe1f 	bl	402100 <__aeabi_i2d>
  4044c2:	a369      	add	r3, pc, #420	; (adr r3, 404668 <_dtoa_r+0x2a0>)
  4044c4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4044c8:	f7fd fe80 	bl	4021cc <__aeabi_dmul>
  4044cc:	4602      	mov	r2, r0
  4044ce:	460b      	mov	r3, r1
  4044d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4044d4:	f7fd fcc8 	bl	401e68 <__adddf3>
  4044d8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4044dc:	f002 ffd4 	bl	407488 <__aeabi_d2iz>
  4044e0:	2200      	movs	r2, #0
  4044e2:	9002      	str	r0, [sp, #8]
  4044e4:	2300      	movs	r3, #0
  4044e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4044ea:	f002 ff8f 	bl	40740c <__aeabi_dcmplt>
  4044ee:	2800      	cmp	r0, #0
  4044f0:	f040 8173 	bne.w	4047da <_dtoa_r+0x412>
  4044f4:	9d02      	ldr	r5, [sp, #8]
  4044f6:	2d16      	cmp	r5, #22
  4044f8:	f200 815d 	bhi.w	4047b6 <_dtoa_r+0x3ee>
  4044fc:	4b61      	ldr	r3, [pc, #388]	; (404684 <_dtoa_r+0x2bc>)
  4044fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404502:	e9d3 0100 	ldrd	r0, r1, [r3]
  404506:	4652      	mov	r2, sl
  404508:	465b      	mov	r3, fp
  40450a:	f002 ff9d 	bl	407448 <__aeabi_dcmpgt>
  40450e:	2800      	cmp	r0, #0
  404510:	f000 81c5 	beq.w	40489e <_dtoa_r+0x4d6>
  404514:	1e6b      	subs	r3, r5, #1
  404516:	9302      	str	r3, [sp, #8]
  404518:	2300      	movs	r3, #0
  40451a:	930e      	str	r3, [sp, #56]	; 0x38
  40451c:	1bbf      	subs	r7, r7, r6
  40451e:	1e7b      	subs	r3, r7, #1
  404520:	9306      	str	r3, [sp, #24]
  404522:	f100 8154 	bmi.w	4047ce <_dtoa_r+0x406>
  404526:	2300      	movs	r3, #0
  404528:	9308      	str	r3, [sp, #32]
  40452a:	9b02      	ldr	r3, [sp, #8]
  40452c:	2b00      	cmp	r3, #0
  40452e:	f2c0 8145 	blt.w	4047bc <_dtoa_r+0x3f4>
  404532:	9a06      	ldr	r2, [sp, #24]
  404534:	930d      	str	r3, [sp, #52]	; 0x34
  404536:	4611      	mov	r1, r2
  404538:	4419      	add	r1, r3
  40453a:	2300      	movs	r3, #0
  40453c:	9106      	str	r1, [sp, #24]
  40453e:	930c      	str	r3, [sp, #48]	; 0x30
  404540:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404542:	2b09      	cmp	r3, #9
  404544:	d82a      	bhi.n	40459c <_dtoa_r+0x1d4>
  404546:	2b05      	cmp	r3, #5
  404548:	f340 865b 	ble.w	405202 <_dtoa_r+0xe3a>
  40454c:	3b04      	subs	r3, #4
  40454e:	9324      	str	r3, [sp, #144]	; 0x90
  404550:	2500      	movs	r5, #0
  404552:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404554:	3b02      	subs	r3, #2
  404556:	2b03      	cmp	r3, #3
  404558:	f200 8642 	bhi.w	4051e0 <_dtoa_r+0xe18>
  40455c:	e8df f013 	tbh	[pc, r3, lsl #1]
  404560:	02c903d4 	.word	0x02c903d4
  404564:	046103df 	.word	0x046103df
  404568:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40456a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40456c:	443e      	add	r6, r7
  40456e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404572:	2b20      	cmp	r3, #32
  404574:	f340 818e 	ble.w	404894 <_dtoa_r+0x4cc>
  404578:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40457c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404580:	409d      	lsls	r5, r3
  404582:	fa2a f000 	lsr.w	r0, sl, r0
  404586:	4328      	orrs	r0, r5
  404588:	f7fd fdaa 	bl	4020e0 <__aeabi_ui2d>
  40458c:	2301      	movs	r3, #1
  40458e:	3e01      	subs	r6, #1
  404590:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404594:	9314      	str	r3, [sp, #80]	; 0x50
  404596:	e781      	b.n	40449c <_dtoa_r+0xd4>
  404598:	483b      	ldr	r0, [pc, #236]	; (404688 <_dtoa_r+0x2c0>)
  40459a:	e743      	b.n	404424 <_dtoa_r+0x5c>
  40459c:	2100      	movs	r1, #0
  40459e:	6461      	str	r1, [r4, #68]	; 0x44
  4045a0:	4620      	mov	r0, r4
  4045a2:	9125      	str	r1, [sp, #148]	; 0x94
  4045a4:	f001 ff4e 	bl	406444 <_Balloc>
  4045a8:	f04f 33ff 	mov.w	r3, #4294967295
  4045ac:	930a      	str	r3, [sp, #40]	; 0x28
  4045ae:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4045b0:	930f      	str	r3, [sp, #60]	; 0x3c
  4045b2:	2301      	movs	r3, #1
  4045b4:	9004      	str	r0, [sp, #16]
  4045b6:	6420      	str	r0, [r4, #64]	; 0x40
  4045b8:	9224      	str	r2, [sp, #144]	; 0x90
  4045ba:	930b      	str	r3, [sp, #44]	; 0x2c
  4045bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  4045be:	2b00      	cmp	r3, #0
  4045c0:	f2c0 80d9 	blt.w	404776 <_dtoa_r+0x3ae>
  4045c4:	9a02      	ldr	r2, [sp, #8]
  4045c6:	2a0e      	cmp	r2, #14
  4045c8:	f300 80d5 	bgt.w	404776 <_dtoa_r+0x3ae>
  4045cc:	4b2d      	ldr	r3, [pc, #180]	; (404684 <_dtoa_r+0x2bc>)
  4045ce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4045d2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4045d6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4045da:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4045dc:	2b00      	cmp	r3, #0
  4045de:	f2c0 83ba 	blt.w	404d56 <_dtoa_r+0x98e>
  4045e2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4045e6:	4650      	mov	r0, sl
  4045e8:	462a      	mov	r2, r5
  4045ea:	4633      	mov	r3, r6
  4045ec:	4659      	mov	r1, fp
  4045ee:	f7fd ff17 	bl	402420 <__aeabi_ddiv>
  4045f2:	f002 ff49 	bl	407488 <__aeabi_d2iz>
  4045f6:	4680      	mov	r8, r0
  4045f8:	f7fd fd82 	bl	402100 <__aeabi_i2d>
  4045fc:	462a      	mov	r2, r5
  4045fe:	4633      	mov	r3, r6
  404600:	f7fd fde4 	bl	4021cc <__aeabi_dmul>
  404604:	460b      	mov	r3, r1
  404606:	4602      	mov	r2, r0
  404608:	4659      	mov	r1, fp
  40460a:	4650      	mov	r0, sl
  40460c:	f7fd fc2a 	bl	401e64 <__aeabi_dsub>
  404610:	9d04      	ldr	r5, [sp, #16]
  404612:	f108 0330 	add.w	r3, r8, #48	; 0x30
  404616:	702b      	strb	r3, [r5, #0]
  404618:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40461a:	2b01      	cmp	r3, #1
  40461c:	4606      	mov	r6, r0
  40461e:	460f      	mov	r7, r1
  404620:	f105 0501 	add.w	r5, r5, #1
  404624:	d068      	beq.n	4046f8 <_dtoa_r+0x330>
  404626:	2200      	movs	r2, #0
  404628:	4b18      	ldr	r3, [pc, #96]	; (40468c <_dtoa_r+0x2c4>)
  40462a:	f7fd fdcf 	bl	4021cc <__aeabi_dmul>
  40462e:	2200      	movs	r2, #0
  404630:	2300      	movs	r3, #0
  404632:	4606      	mov	r6, r0
  404634:	460f      	mov	r7, r1
  404636:	f002 fedf 	bl	4073f8 <__aeabi_dcmpeq>
  40463a:	2800      	cmp	r0, #0
  40463c:	f040 8088 	bne.w	404750 <_dtoa_r+0x388>
  404640:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  404644:	f04f 0a00 	mov.w	sl, #0
  404648:	f8df b040 	ldr.w	fp, [pc, #64]	; 40468c <_dtoa_r+0x2c4>
  40464c:	940c      	str	r4, [sp, #48]	; 0x30
  40464e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404652:	e028      	b.n	4046a6 <_dtoa_r+0x2de>
  404654:	f3af 8000 	nop.w
  404658:	636f4361 	.word	0x636f4361
  40465c:	3fd287a7 	.word	0x3fd287a7
  404660:	8b60c8b3 	.word	0x8b60c8b3
  404664:	3fc68a28 	.word	0x3fc68a28
  404668:	509f79fb 	.word	0x509f79fb
  40466c:	3fd34413 	.word	0x3fd34413
  404670:	7ff00000 	.word	0x7ff00000
  404674:	004080dd 	.word	0x004080dd
  404678:	00408100 	.word	0x00408100
  40467c:	0040810c 	.word	0x0040810c
  404680:	3ff80000 	.word	0x3ff80000
  404684:	00408148 	.word	0x00408148
  404688:	004080dc 	.word	0x004080dc
  40468c:	40240000 	.word	0x40240000
  404690:	f7fd fd9c 	bl	4021cc <__aeabi_dmul>
  404694:	2200      	movs	r2, #0
  404696:	2300      	movs	r3, #0
  404698:	4606      	mov	r6, r0
  40469a:	460f      	mov	r7, r1
  40469c:	f002 feac 	bl	4073f8 <__aeabi_dcmpeq>
  4046a0:	2800      	cmp	r0, #0
  4046a2:	f040 83c1 	bne.w	404e28 <_dtoa_r+0xa60>
  4046a6:	4642      	mov	r2, r8
  4046a8:	464b      	mov	r3, r9
  4046aa:	4630      	mov	r0, r6
  4046ac:	4639      	mov	r1, r7
  4046ae:	f7fd feb7 	bl	402420 <__aeabi_ddiv>
  4046b2:	f002 fee9 	bl	407488 <__aeabi_d2iz>
  4046b6:	4604      	mov	r4, r0
  4046b8:	f7fd fd22 	bl	402100 <__aeabi_i2d>
  4046bc:	4642      	mov	r2, r8
  4046be:	464b      	mov	r3, r9
  4046c0:	f7fd fd84 	bl	4021cc <__aeabi_dmul>
  4046c4:	4602      	mov	r2, r0
  4046c6:	460b      	mov	r3, r1
  4046c8:	4630      	mov	r0, r6
  4046ca:	4639      	mov	r1, r7
  4046cc:	f7fd fbca 	bl	401e64 <__aeabi_dsub>
  4046d0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4046d4:	9e04      	ldr	r6, [sp, #16]
  4046d6:	f805 eb01 	strb.w	lr, [r5], #1
  4046da:	eba5 0e06 	sub.w	lr, r5, r6
  4046de:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4046e0:	45b6      	cmp	lr, r6
  4046e2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4046e6:	4652      	mov	r2, sl
  4046e8:	465b      	mov	r3, fp
  4046ea:	d1d1      	bne.n	404690 <_dtoa_r+0x2c8>
  4046ec:	46a0      	mov	r8, r4
  4046ee:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4046f2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4046f4:	4606      	mov	r6, r0
  4046f6:	460f      	mov	r7, r1
  4046f8:	4632      	mov	r2, r6
  4046fa:	463b      	mov	r3, r7
  4046fc:	4630      	mov	r0, r6
  4046fe:	4639      	mov	r1, r7
  404700:	f7fd fbb2 	bl	401e68 <__adddf3>
  404704:	4606      	mov	r6, r0
  404706:	460f      	mov	r7, r1
  404708:	4602      	mov	r2, r0
  40470a:	460b      	mov	r3, r1
  40470c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404710:	f002 fe7c 	bl	40740c <__aeabi_dcmplt>
  404714:	b948      	cbnz	r0, 40472a <_dtoa_r+0x362>
  404716:	4632      	mov	r2, r6
  404718:	463b      	mov	r3, r7
  40471a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40471e:	f002 fe6b 	bl	4073f8 <__aeabi_dcmpeq>
  404722:	b1a8      	cbz	r0, 404750 <_dtoa_r+0x388>
  404724:	f018 0f01 	tst.w	r8, #1
  404728:	d012      	beq.n	404750 <_dtoa_r+0x388>
  40472a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40472e:	9a04      	ldr	r2, [sp, #16]
  404730:	1e6b      	subs	r3, r5, #1
  404732:	e004      	b.n	40473e <_dtoa_r+0x376>
  404734:	429a      	cmp	r2, r3
  404736:	f000 8401 	beq.w	404f3c <_dtoa_r+0xb74>
  40473a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40473e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  404742:	f103 0501 	add.w	r5, r3, #1
  404746:	d0f5      	beq.n	404734 <_dtoa_r+0x36c>
  404748:	f108 0801 	add.w	r8, r8, #1
  40474c:	f883 8000 	strb.w	r8, [r3]
  404750:	4649      	mov	r1, r9
  404752:	4620      	mov	r0, r4
  404754:	f001 fe9c 	bl	406490 <_Bfree>
  404758:	2200      	movs	r2, #0
  40475a:	9b02      	ldr	r3, [sp, #8]
  40475c:	702a      	strb	r2, [r5, #0]
  40475e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404760:	3301      	adds	r3, #1
  404762:	6013      	str	r3, [r2, #0]
  404764:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404766:	2b00      	cmp	r3, #0
  404768:	f000 839e 	beq.w	404ea8 <_dtoa_r+0xae0>
  40476c:	9804      	ldr	r0, [sp, #16]
  40476e:	601d      	str	r5, [r3, #0]
  404770:	b01b      	add	sp, #108	; 0x6c
  404772:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404776:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404778:	2a00      	cmp	r2, #0
  40477a:	d03e      	beq.n	4047fa <_dtoa_r+0x432>
  40477c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40477e:	2a01      	cmp	r2, #1
  404780:	f340 8311 	ble.w	404da6 <_dtoa_r+0x9de>
  404784:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404786:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404788:	1e5f      	subs	r7, r3, #1
  40478a:	42ba      	cmp	r2, r7
  40478c:	f2c0 838f 	blt.w	404eae <_dtoa_r+0xae6>
  404790:	1bd7      	subs	r7, r2, r7
  404792:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404794:	2b00      	cmp	r3, #0
  404796:	f2c0 848b 	blt.w	4050b0 <_dtoa_r+0xce8>
  40479a:	9d08      	ldr	r5, [sp, #32]
  40479c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40479e:	9a08      	ldr	r2, [sp, #32]
  4047a0:	441a      	add	r2, r3
  4047a2:	9208      	str	r2, [sp, #32]
  4047a4:	9a06      	ldr	r2, [sp, #24]
  4047a6:	2101      	movs	r1, #1
  4047a8:	441a      	add	r2, r3
  4047aa:	4620      	mov	r0, r4
  4047ac:	9206      	str	r2, [sp, #24]
  4047ae:	f001 ff09 	bl	4065c4 <__i2b>
  4047b2:	4606      	mov	r6, r0
  4047b4:	e024      	b.n	404800 <_dtoa_r+0x438>
  4047b6:	2301      	movs	r3, #1
  4047b8:	930e      	str	r3, [sp, #56]	; 0x38
  4047ba:	e6af      	b.n	40451c <_dtoa_r+0x154>
  4047bc:	9a08      	ldr	r2, [sp, #32]
  4047be:	9b02      	ldr	r3, [sp, #8]
  4047c0:	1ad2      	subs	r2, r2, r3
  4047c2:	425b      	negs	r3, r3
  4047c4:	930c      	str	r3, [sp, #48]	; 0x30
  4047c6:	2300      	movs	r3, #0
  4047c8:	9208      	str	r2, [sp, #32]
  4047ca:	930d      	str	r3, [sp, #52]	; 0x34
  4047cc:	e6b8      	b.n	404540 <_dtoa_r+0x178>
  4047ce:	f1c7 0301 	rsb	r3, r7, #1
  4047d2:	9308      	str	r3, [sp, #32]
  4047d4:	2300      	movs	r3, #0
  4047d6:	9306      	str	r3, [sp, #24]
  4047d8:	e6a7      	b.n	40452a <_dtoa_r+0x162>
  4047da:	9d02      	ldr	r5, [sp, #8]
  4047dc:	4628      	mov	r0, r5
  4047de:	f7fd fc8f 	bl	402100 <__aeabi_i2d>
  4047e2:	4602      	mov	r2, r0
  4047e4:	460b      	mov	r3, r1
  4047e6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4047ea:	f002 fe05 	bl	4073f8 <__aeabi_dcmpeq>
  4047ee:	2800      	cmp	r0, #0
  4047f0:	f47f ae80 	bne.w	4044f4 <_dtoa_r+0x12c>
  4047f4:	1e6b      	subs	r3, r5, #1
  4047f6:	9302      	str	r3, [sp, #8]
  4047f8:	e67c      	b.n	4044f4 <_dtoa_r+0x12c>
  4047fa:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4047fc:	9d08      	ldr	r5, [sp, #32]
  4047fe:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  404800:	2d00      	cmp	r5, #0
  404802:	dd0c      	ble.n	40481e <_dtoa_r+0x456>
  404804:	9906      	ldr	r1, [sp, #24]
  404806:	2900      	cmp	r1, #0
  404808:	460b      	mov	r3, r1
  40480a:	dd08      	ble.n	40481e <_dtoa_r+0x456>
  40480c:	42a9      	cmp	r1, r5
  40480e:	9a08      	ldr	r2, [sp, #32]
  404810:	bfa8      	it	ge
  404812:	462b      	movge	r3, r5
  404814:	1ad2      	subs	r2, r2, r3
  404816:	1aed      	subs	r5, r5, r3
  404818:	1acb      	subs	r3, r1, r3
  40481a:	9208      	str	r2, [sp, #32]
  40481c:	9306      	str	r3, [sp, #24]
  40481e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404820:	b1d3      	cbz	r3, 404858 <_dtoa_r+0x490>
  404822:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404824:	2b00      	cmp	r3, #0
  404826:	f000 82b7 	beq.w	404d98 <_dtoa_r+0x9d0>
  40482a:	2f00      	cmp	r7, #0
  40482c:	dd10      	ble.n	404850 <_dtoa_r+0x488>
  40482e:	4631      	mov	r1, r6
  404830:	463a      	mov	r2, r7
  404832:	4620      	mov	r0, r4
  404834:	f001 ff62 	bl	4066fc <__pow5mult>
  404838:	464a      	mov	r2, r9
  40483a:	4601      	mov	r1, r0
  40483c:	4606      	mov	r6, r0
  40483e:	4620      	mov	r0, r4
  404840:	f001 feca 	bl	4065d8 <__multiply>
  404844:	4649      	mov	r1, r9
  404846:	4680      	mov	r8, r0
  404848:	4620      	mov	r0, r4
  40484a:	f001 fe21 	bl	406490 <_Bfree>
  40484e:	46c1      	mov	r9, r8
  404850:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404852:	1bda      	subs	r2, r3, r7
  404854:	f040 82a1 	bne.w	404d9a <_dtoa_r+0x9d2>
  404858:	2101      	movs	r1, #1
  40485a:	4620      	mov	r0, r4
  40485c:	f001 feb2 	bl	4065c4 <__i2b>
  404860:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404862:	2b00      	cmp	r3, #0
  404864:	4680      	mov	r8, r0
  404866:	dd1c      	ble.n	4048a2 <_dtoa_r+0x4da>
  404868:	4601      	mov	r1, r0
  40486a:	461a      	mov	r2, r3
  40486c:	4620      	mov	r0, r4
  40486e:	f001 ff45 	bl	4066fc <__pow5mult>
  404872:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404874:	2b01      	cmp	r3, #1
  404876:	4680      	mov	r8, r0
  404878:	f340 8254 	ble.w	404d24 <_dtoa_r+0x95c>
  40487c:	2300      	movs	r3, #0
  40487e:	930c      	str	r3, [sp, #48]	; 0x30
  404880:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404884:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404888:	6918      	ldr	r0, [r3, #16]
  40488a:	f001 fe4b 	bl	406524 <__hi0bits>
  40488e:	f1c0 0020 	rsb	r0, r0, #32
  404892:	e010      	b.n	4048b6 <_dtoa_r+0x4ee>
  404894:	f1c3 0520 	rsb	r5, r3, #32
  404898:	fa0a f005 	lsl.w	r0, sl, r5
  40489c:	e674      	b.n	404588 <_dtoa_r+0x1c0>
  40489e:	900e      	str	r0, [sp, #56]	; 0x38
  4048a0:	e63c      	b.n	40451c <_dtoa_r+0x154>
  4048a2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4048a4:	2b01      	cmp	r3, #1
  4048a6:	f340 8287 	ble.w	404db8 <_dtoa_r+0x9f0>
  4048aa:	2300      	movs	r3, #0
  4048ac:	930c      	str	r3, [sp, #48]	; 0x30
  4048ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4048b0:	2001      	movs	r0, #1
  4048b2:	2b00      	cmp	r3, #0
  4048b4:	d1e4      	bne.n	404880 <_dtoa_r+0x4b8>
  4048b6:	9a06      	ldr	r2, [sp, #24]
  4048b8:	4410      	add	r0, r2
  4048ba:	f010 001f 	ands.w	r0, r0, #31
  4048be:	f000 80a1 	beq.w	404a04 <_dtoa_r+0x63c>
  4048c2:	f1c0 0320 	rsb	r3, r0, #32
  4048c6:	2b04      	cmp	r3, #4
  4048c8:	f340 849e 	ble.w	405208 <_dtoa_r+0xe40>
  4048cc:	9b08      	ldr	r3, [sp, #32]
  4048ce:	f1c0 001c 	rsb	r0, r0, #28
  4048d2:	4403      	add	r3, r0
  4048d4:	9308      	str	r3, [sp, #32]
  4048d6:	4613      	mov	r3, r2
  4048d8:	4403      	add	r3, r0
  4048da:	4405      	add	r5, r0
  4048dc:	9306      	str	r3, [sp, #24]
  4048de:	9b08      	ldr	r3, [sp, #32]
  4048e0:	2b00      	cmp	r3, #0
  4048e2:	dd05      	ble.n	4048f0 <_dtoa_r+0x528>
  4048e4:	4649      	mov	r1, r9
  4048e6:	461a      	mov	r2, r3
  4048e8:	4620      	mov	r0, r4
  4048ea:	f001 ff57 	bl	40679c <__lshift>
  4048ee:	4681      	mov	r9, r0
  4048f0:	9b06      	ldr	r3, [sp, #24]
  4048f2:	2b00      	cmp	r3, #0
  4048f4:	dd05      	ble.n	404902 <_dtoa_r+0x53a>
  4048f6:	4641      	mov	r1, r8
  4048f8:	461a      	mov	r2, r3
  4048fa:	4620      	mov	r0, r4
  4048fc:	f001 ff4e 	bl	40679c <__lshift>
  404900:	4680      	mov	r8, r0
  404902:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404904:	2b00      	cmp	r3, #0
  404906:	f040 8086 	bne.w	404a16 <_dtoa_r+0x64e>
  40490a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40490c:	2b00      	cmp	r3, #0
  40490e:	f340 8266 	ble.w	404dde <_dtoa_r+0xa16>
  404912:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404914:	2b00      	cmp	r3, #0
  404916:	f000 8098 	beq.w	404a4a <_dtoa_r+0x682>
  40491a:	2d00      	cmp	r5, #0
  40491c:	dd05      	ble.n	40492a <_dtoa_r+0x562>
  40491e:	4631      	mov	r1, r6
  404920:	462a      	mov	r2, r5
  404922:	4620      	mov	r0, r4
  404924:	f001 ff3a 	bl	40679c <__lshift>
  404928:	4606      	mov	r6, r0
  40492a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40492c:	2b00      	cmp	r3, #0
  40492e:	f040 8337 	bne.w	404fa0 <_dtoa_r+0xbd8>
  404932:	9606      	str	r6, [sp, #24]
  404934:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404936:	9a04      	ldr	r2, [sp, #16]
  404938:	f8dd b018 	ldr.w	fp, [sp, #24]
  40493c:	3b01      	subs	r3, #1
  40493e:	18d3      	adds	r3, r2, r3
  404940:	930b      	str	r3, [sp, #44]	; 0x2c
  404942:	f00a 0301 	and.w	r3, sl, #1
  404946:	930c      	str	r3, [sp, #48]	; 0x30
  404948:	4617      	mov	r7, r2
  40494a:	46c2      	mov	sl, r8
  40494c:	4651      	mov	r1, sl
  40494e:	4648      	mov	r0, r9
  404950:	f7ff fca6 	bl	4042a0 <quorem>
  404954:	4631      	mov	r1, r6
  404956:	4605      	mov	r5, r0
  404958:	4648      	mov	r0, r9
  40495a:	f001 ff71 	bl	406840 <__mcmp>
  40495e:	465a      	mov	r2, fp
  404960:	900a      	str	r0, [sp, #40]	; 0x28
  404962:	4651      	mov	r1, sl
  404964:	4620      	mov	r0, r4
  404966:	f001 ff87 	bl	406878 <__mdiff>
  40496a:	68c2      	ldr	r2, [r0, #12]
  40496c:	4680      	mov	r8, r0
  40496e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  404972:	2a00      	cmp	r2, #0
  404974:	f040 822b 	bne.w	404dce <_dtoa_r+0xa06>
  404978:	4601      	mov	r1, r0
  40497a:	4648      	mov	r0, r9
  40497c:	9308      	str	r3, [sp, #32]
  40497e:	f001 ff5f 	bl	406840 <__mcmp>
  404982:	4641      	mov	r1, r8
  404984:	9006      	str	r0, [sp, #24]
  404986:	4620      	mov	r0, r4
  404988:	f001 fd82 	bl	406490 <_Bfree>
  40498c:	9a06      	ldr	r2, [sp, #24]
  40498e:	9b08      	ldr	r3, [sp, #32]
  404990:	b932      	cbnz	r2, 4049a0 <_dtoa_r+0x5d8>
  404992:	9924      	ldr	r1, [sp, #144]	; 0x90
  404994:	b921      	cbnz	r1, 4049a0 <_dtoa_r+0x5d8>
  404996:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404998:	2a00      	cmp	r2, #0
  40499a:	f000 83ef 	beq.w	40517c <_dtoa_r+0xdb4>
  40499e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4049a0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4049a2:	2900      	cmp	r1, #0
  4049a4:	f2c0 829f 	blt.w	404ee6 <_dtoa_r+0xb1e>
  4049a8:	d105      	bne.n	4049b6 <_dtoa_r+0x5ee>
  4049aa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4049ac:	b919      	cbnz	r1, 4049b6 <_dtoa_r+0x5ee>
  4049ae:	990c      	ldr	r1, [sp, #48]	; 0x30
  4049b0:	2900      	cmp	r1, #0
  4049b2:	f000 8298 	beq.w	404ee6 <_dtoa_r+0xb1e>
  4049b6:	2a00      	cmp	r2, #0
  4049b8:	f300 8306 	bgt.w	404fc8 <_dtoa_r+0xc00>
  4049bc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4049be:	703b      	strb	r3, [r7, #0]
  4049c0:	f107 0801 	add.w	r8, r7, #1
  4049c4:	4297      	cmp	r7, r2
  4049c6:	4645      	mov	r5, r8
  4049c8:	f000 830c 	beq.w	404fe4 <_dtoa_r+0xc1c>
  4049cc:	4649      	mov	r1, r9
  4049ce:	2300      	movs	r3, #0
  4049d0:	220a      	movs	r2, #10
  4049d2:	4620      	mov	r0, r4
  4049d4:	f001 fd66 	bl	4064a4 <__multadd>
  4049d8:	455e      	cmp	r6, fp
  4049da:	4681      	mov	r9, r0
  4049dc:	4631      	mov	r1, r6
  4049de:	f04f 0300 	mov.w	r3, #0
  4049e2:	f04f 020a 	mov.w	r2, #10
  4049e6:	4620      	mov	r0, r4
  4049e8:	f000 81eb 	beq.w	404dc2 <_dtoa_r+0x9fa>
  4049ec:	f001 fd5a 	bl	4064a4 <__multadd>
  4049f0:	4659      	mov	r1, fp
  4049f2:	4606      	mov	r6, r0
  4049f4:	2300      	movs	r3, #0
  4049f6:	220a      	movs	r2, #10
  4049f8:	4620      	mov	r0, r4
  4049fa:	f001 fd53 	bl	4064a4 <__multadd>
  4049fe:	4647      	mov	r7, r8
  404a00:	4683      	mov	fp, r0
  404a02:	e7a3      	b.n	40494c <_dtoa_r+0x584>
  404a04:	201c      	movs	r0, #28
  404a06:	9b08      	ldr	r3, [sp, #32]
  404a08:	4403      	add	r3, r0
  404a0a:	9308      	str	r3, [sp, #32]
  404a0c:	9b06      	ldr	r3, [sp, #24]
  404a0e:	4403      	add	r3, r0
  404a10:	4405      	add	r5, r0
  404a12:	9306      	str	r3, [sp, #24]
  404a14:	e763      	b.n	4048de <_dtoa_r+0x516>
  404a16:	4641      	mov	r1, r8
  404a18:	4648      	mov	r0, r9
  404a1a:	f001 ff11 	bl	406840 <__mcmp>
  404a1e:	2800      	cmp	r0, #0
  404a20:	f6bf af73 	bge.w	40490a <_dtoa_r+0x542>
  404a24:	9f02      	ldr	r7, [sp, #8]
  404a26:	4649      	mov	r1, r9
  404a28:	2300      	movs	r3, #0
  404a2a:	220a      	movs	r2, #10
  404a2c:	4620      	mov	r0, r4
  404a2e:	3f01      	subs	r7, #1
  404a30:	9702      	str	r7, [sp, #8]
  404a32:	f001 fd37 	bl	4064a4 <__multadd>
  404a36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404a38:	4681      	mov	r9, r0
  404a3a:	2b00      	cmp	r3, #0
  404a3c:	f040 83b6 	bne.w	4051ac <_dtoa_r+0xde4>
  404a40:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  404a42:	2b00      	cmp	r3, #0
  404a44:	f340 83bf 	ble.w	4051c6 <_dtoa_r+0xdfe>
  404a48:	930a      	str	r3, [sp, #40]	; 0x28
  404a4a:	f8dd b010 	ldr.w	fp, [sp, #16]
  404a4e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  404a50:	465d      	mov	r5, fp
  404a52:	e002      	b.n	404a5a <_dtoa_r+0x692>
  404a54:	f001 fd26 	bl	4064a4 <__multadd>
  404a58:	4681      	mov	r9, r0
  404a5a:	4641      	mov	r1, r8
  404a5c:	4648      	mov	r0, r9
  404a5e:	f7ff fc1f 	bl	4042a0 <quorem>
  404a62:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  404a66:	f805 ab01 	strb.w	sl, [r5], #1
  404a6a:	eba5 030b 	sub.w	r3, r5, fp
  404a6e:	42bb      	cmp	r3, r7
  404a70:	f04f 020a 	mov.w	r2, #10
  404a74:	f04f 0300 	mov.w	r3, #0
  404a78:	4649      	mov	r1, r9
  404a7a:	4620      	mov	r0, r4
  404a7c:	dbea      	blt.n	404a54 <_dtoa_r+0x68c>
  404a7e:	9b04      	ldr	r3, [sp, #16]
  404a80:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404a82:	2a01      	cmp	r2, #1
  404a84:	bfac      	ite	ge
  404a86:	189b      	addge	r3, r3, r2
  404a88:	3301      	addlt	r3, #1
  404a8a:	461d      	mov	r5, r3
  404a8c:	f04f 0b00 	mov.w	fp, #0
  404a90:	4649      	mov	r1, r9
  404a92:	2201      	movs	r2, #1
  404a94:	4620      	mov	r0, r4
  404a96:	f001 fe81 	bl	40679c <__lshift>
  404a9a:	4641      	mov	r1, r8
  404a9c:	4681      	mov	r9, r0
  404a9e:	f001 fecf 	bl	406840 <__mcmp>
  404aa2:	2800      	cmp	r0, #0
  404aa4:	f340 823d 	ble.w	404f22 <_dtoa_r+0xb5a>
  404aa8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404aac:	9904      	ldr	r1, [sp, #16]
  404aae:	1e6b      	subs	r3, r5, #1
  404ab0:	e004      	b.n	404abc <_dtoa_r+0x6f4>
  404ab2:	428b      	cmp	r3, r1
  404ab4:	f000 81ae 	beq.w	404e14 <_dtoa_r+0xa4c>
  404ab8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404abc:	2a39      	cmp	r2, #57	; 0x39
  404abe:	f103 0501 	add.w	r5, r3, #1
  404ac2:	d0f6      	beq.n	404ab2 <_dtoa_r+0x6ea>
  404ac4:	3201      	adds	r2, #1
  404ac6:	701a      	strb	r2, [r3, #0]
  404ac8:	4641      	mov	r1, r8
  404aca:	4620      	mov	r0, r4
  404acc:	f001 fce0 	bl	406490 <_Bfree>
  404ad0:	2e00      	cmp	r6, #0
  404ad2:	f43f ae3d 	beq.w	404750 <_dtoa_r+0x388>
  404ad6:	f1bb 0f00 	cmp.w	fp, #0
  404ada:	d005      	beq.n	404ae8 <_dtoa_r+0x720>
  404adc:	45b3      	cmp	fp, r6
  404ade:	d003      	beq.n	404ae8 <_dtoa_r+0x720>
  404ae0:	4659      	mov	r1, fp
  404ae2:	4620      	mov	r0, r4
  404ae4:	f001 fcd4 	bl	406490 <_Bfree>
  404ae8:	4631      	mov	r1, r6
  404aea:	4620      	mov	r0, r4
  404aec:	f001 fcd0 	bl	406490 <_Bfree>
  404af0:	e62e      	b.n	404750 <_dtoa_r+0x388>
  404af2:	2300      	movs	r3, #0
  404af4:	930b      	str	r3, [sp, #44]	; 0x2c
  404af6:	9b02      	ldr	r3, [sp, #8]
  404af8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404afa:	4413      	add	r3, r2
  404afc:	930f      	str	r3, [sp, #60]	; 0x3c
  404afe:	3301      	adds	r3, #1
  404b00:	2b01      	cmp	r3, #1
  404b02:	461f      	mov	r7, r3
  404b04:	461e      	mov	r6, r3
  404b06:	930a      	str	r3, [sp, #40]	; 0x28
  404b08:	bfb8      	it	lt
  404b0a:	2701      	movlt	r7, #1
  404b0c:	2100      	movs	r1, #0
  404b0e:	2f17      	cmp	r7, #23
  404b10:	6461      	str	r1, [r4, #68]	; 0x44
  404b12:	d90a      	bls.n	404b2a <_dtoa_r+0x762>
  404b14:	2201      	movs	r2, #1
  404b16:	2304      	movs	r3, #4
  404b18:	005b      	lsls	r3, r3, #1
  404b1a:	f103 0014 	add.w	r0, r3, #20
  404b1e:	4287      	cmp	r7, r0
  404b20:	4611      	mov	r1, r2
  404b22:	f102 0201 	add.w	r2, r2, #1
  404b26:	d2f7      	bcs.n	404b18 <_dtoa_r+0x750>
  404b28:	6461      	str	r1, [r4, #68]	; 0x44
  404b2a:	4620      	mov	r0, r4
  404b2c:	f001 fc8a 	bl	406444 <_Balloc>
  404b30:	2e0e      	cmp	r6, #14
  404b32:	9004      	str	r0, [sp, #16]
  404b34:	6420      	str	r0, [r4, #64]	; 0x40
  404b36:	f63f ad41 	bhi.w	4045bc <_dtoa_r+0x1f4>
  404b3a:	2d00      	cmp	r5, #0
  404b3c:	f43f ad3e 	beq.w	4045bc <_dtoa_r+0x1f4>
  404b40:	9902      	ldr	r1, [sp, #8]
  404b42:	2900      	cmp	r1, #0
  404b44:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  404b48:	f340 8202 	ble.w	404f50 <_dtoa_r+0xb88>
  404b4c:	4bb8      	ldr	r3, [pc, #736]	; (404e30 <_dtoa_r+0xa68>)
  404b4e:	f001 020f 	and.w	r2, r1, #15
  404b52:	110d      	asrs	r5, r1, #4
  404b54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404b58:	06e9      	lsls	r1, r5, #27
  404b5a:	e9d3 6700 	ldrd	r6, r7, [r3]
  404b5e:	f140 81ae 	bpl.w	404ebe <_dtoa_r+0xaf6>
  404b62:	4bb4      	ldr	r3, [pc, #720]	; (404e34 <_dtoa_r+0xa6c>)
  404b64:	4650      	mov	r0, sl
  404b66:	4659      	mov	r1, fp
  404b68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404b6c:	f7fd fc58 	bl	402420 <__aeabi_ddiv>
  404b70:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  404b74:	f005 050f 	and.w	r5, r5, #15
  404b78:	f04f 0a03 	mov.w	sl, #3
  404b7c:	b18d      	cbz	r5, 404ba2 <_dtoa_r+0x7da>
  404b7e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 404e34 <_dtoa_r+0xa6c>
  404b82:	07ea      	lsls	r2, r5, #31
  404b84:	d509      	bpl.n	404b9a <_dtoa_r+0x7d2>
  404b86:	4630      	mov	r0, r6
  404b88:	4639      	mov	r1, r7
  404b8a:	e9d8 2300 	ldrd	r2, r3, [r8]
  404b8e:	f7fd fb1d 	bl	4021cc <__aeabi_dmul>
  404b92:	f10a 0a01 	add.w	sl, sl, #1
  404b96:	4606      	mov	r6, r0
  404b98:	460f      	mov	r7, r1
  404b9a:	106d      	asrs	r5, r5, #1
  404b9c:	f108 0808 	add.w	r8, r8, #8
  404ba0:	d1ef      	bne.n	404b82 <_dtoa_r+0x7ba>
  404ba2:	463b      	mov	r3, r7
  404ba4:	4632      	mov	r2, r6
  404ba6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  404baa:	f7fd fc39 	bl	402420 <__aeabi_ddiv>
  404bae:	4607      	mov	r7, r0
  404bb0:	4688      	mov	r8, r1
  404bb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404bb4:	b143      	cbz	r3, 404bc8 <_dtoa_r+0x800>
  404bb6:	2200      	movs	r2, #0
  404bb8:	4b9f      	ldr	r3, [pc, #636]	; (404e38 <_dtoa_r+0xa70>)
  404bba:	4638      	mov	r0, r7
  404bbc:	4641      	mov	r1, r8
  404bbe:	f002 fc25 	bl	40740c <__aeabi_dcmplt>
  404bc2:	2800      	cmp	r0, #0
  404bc4:	f040 8286 	bne.w	4050d4 <_dtoa_r+0xd0c>
  404bc8:	4650      	mov	r0, sl
  404bca:	f7fd fa99 	bl	402100 <__aeabi_i2d>
  404bce:	463a      	mov	r2, r7
  404bd0:	4643      	mov	r3, r8
  404bd2:	f7fd fafb 	bl	4021cc <__aeabi_dmul>
  404bd6:	4b99      	ldr	r3, [pc, #612]	; (404e3c <_dtoa_r+0xa74>)
  404bd8:	2200      	movs	r2, #0
  404bda:	f7fd f945 	bl	401e68 <__adddf3>
  404bde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404be0:	4605      	mov	r5, r0
  404be2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404be6:	2b00      	cmp	r3, #0
  404be8:	f000 813e 	beq.w	404e68 <_dtoa_r+0xaa0>
  404bec:	9b02      	ldr	r3, [sp, #8]
  404bee:	9315      	str	r3, [sp, #84]	; 0x54
  404bf0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404bf2:	9312      	str	r3, [sp, #72]	; 0x48
  404bf4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404bf6:	2b00      	cmp	r3, #0
  404bf8:	f000 81fa 	beq.w	404ff0 <_dtoa_r+0xc28>
  404bfc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404bfe:	4b8c      	ldr	r3, [pc, #560]	; (404e30 <_dtoa_r+0xa68>)
  404c00:	498f      	ldr	r1, [pc, #572]	; (404e40 <_dtoa_r+0xa78>)
  404c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404c06:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  404c0a:	2000      	movs	r0, #0
  404c0c:	f7fd fc08 	bl	402420 <__aeabi_ddiv>
  404c10:	462a      	mov	r2, r5
  404c12:	4633      	mov	r3, r6
  404c14:	f7fd f926 	bl	401e64 <__aeabi_dsub>
  404c18:	4682      	mov	sl, r0
  404c1a:	468b      	mov	fp, r1
  404c1c:	4638      	mov	r0, r7
  404c1e:	4641      	mov	r1, r8
  404c20:	f002 fc32 	bl	407488 <__aeabi_d2iz>
  404c24:	4605      	mov	r5, r0
  404c26:	f7fd fa6b 	bl	402100 <__aeabi_i2d>
  404c2a:	4602      	mov	r2, r0
  404c2c:	460b      	mov	r3, r1
  404c2e:	4638      	mov	r0, r7
  404c30:	4641      	mov	r1, r8
  404c32:	f7fd f917 	bl	401e64 <__aeabi_dsub>
  404c36:	3530      	adds	r5, #48	; 0x30
  404c38:	fa5f f885 	uxtb.w	r8, r5
  404c3c:	9d04      	ldr	r5, [sp, #16]
  404c3e:	4606      	mov	r6, r0
  404c40:	460f      	mov	r7, r1
  404c42:	f885 8000 	strb.w	r8, [r5]
  404c46:	4602      	mov	r2, r0
  404c48:	460b      	mov	r3, r1
  404c4a:	4650      	mov	r0, sl
  404c4c:	4659      	mov	r1, fp
  404c4e:	3501      	adds	r5, #1
  404c50:	f002 fbfa 	bl	407448 <__aeabi_dcmpgt>
  404c54:	2800      	cmp	r0, #0
  404c56:	d154      	bne.n	404d02 <_dtoa_r+0x93a>
  404c58:	4632      	mov	r2, r6
  404c5a:	463b      	mov	r3, r7
  404c5c:	2000      	movs	r0, #0
  404c5e:	4976      	ldr	r1, [pc, #472]	; (404e38 <_dtoa_r+0xa70>)
  404c60:	f7fd f900 	bl	401e64 <__aeabi_dsub>
  404c64:	4602      	mov	r2, r0
  404c66:	460b      	mov	r3, r1
  404c68:	4650      	mov	r0, sl
  404c6a:	4659      	mov	r1, fp
  404c6c:	f002 fbec 	bl	407448 <__aeabi_dcmpgt>
  404c70:	2800      	cmp	r0, #0
  404c72:	f040 8270 	bne.w	405156 <_dtoa_r+0xd8e>
  404c76:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404c78:	2a01      	cmp	r2, #1
  404c7a:	f000 8111 	beq.w	404ea0 <_dtoa_r+0xad8>
  404c7e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404c80:	9a04      	ldr	r2, [sp, #16]
  404c82:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  404c86:	4413      	add	r3, r2
  404c88:	4699      	mov	r9, r3
  404c8a:	e00d      	b.n	404ca8 <_dtoa_r+0x8e0>
  404c8c:	2000      	movs	r0, #0
  404c8e:	496a      	ldr	r1, [pc, #424]	; (404e38 <_dtoa_r+0xa70>)
  404c90:	f7fd f8e8 	bl	401e64 <__aeabi_dsub>
  404c94:	4652      	mov	r2, sl
  404c96:	465b      	mov	r3, fp
  404c98:	f002 fbb8 	bl	40740c <__aeabi_dcmplt>
  404c9c:	2800      	cmp	r0, #0
  404c9e:	f040 8258 	bne.w	405152 <_dtoa_r+0xd8a>
  404ca2:	454d      	cmp	r5, r9
  404ca4:	f000 80fa 	beq.w	404e9c <_dtoa_r+0xad4>
  404ca8:	4650      	mov	r0, sl
  404caa:	4659      	mov	r1, fp
  404cac:	2200      	movs	r2, #0
  404cae:	4b65      	ldr	r3, [pc, #404]	; (404e44 <_dtoa_r+0xa7c>)
  404cb0:	f7fd fa8c 	bl	4021cc <__aeabi_dmul>
  404cb4:	2200      	movs	r2, #0
  404cb6:	4b63      	ldr	r3, [pc, #396]	; (404e44 <_dtoa_r+0xa7c>)
  404cb8:	4682      	mov	sl, r0
  404cba:	468b      	mov	fp, r1
  404cbc:	4630      	mov	r0, r6
  404cbe:	4639      	mov	r1, r7
  404cc0:	f7fd fa84 	bl	4021cc <__aeabi_dmul>
  404cc4:	460f      	mov	r7, r1
  404cc6:	4606      	mov	r6, r0
  404cc8:	f002 fbde 	bl	407488 <__aeabi_d2iz>
  404ccc:	4680      	mov	r8, r0
  404cce:	f7fd fa17 	bl	402100 <__aeabi_i2d>
  404cd2:	4602      	mov	r2, r0
  404cd4:	460b      	mov	r3, r1
  404cd6:	4630      	mov	r0, r6
  404cd8:	4639      	mov	r1, r7
  404cda:	f7fd f8c3 	bl	401e64 <__aeabi_dsub>
  404cde:	f108 0830 	add.w	r8, r8, #48	; 0x30
  404ce2:	fa5f f888 	uxtb.w	r8, r8
  404ce6:	4652      	mov	r2, sl
  404ce8:	465b      	mov	r3, fp
  404cea:	f805 8b01 	strb.w	r8, [r5], #1
  404cee:	4606      	mov	r6, r0
  404cf0:	460f      	mov	r7, r1
  404cf2:	f002 fb8b 	bl	40740c <__aeabi_dcmplt>
  404cf6:	4632      	mov	r2, r6
  404cf8:	463b      	mov	r3, r7
  404cfa:	2800      	cmp	r0, #0
  404cfc:	d0c6      	beq.n	404c8c <_dtoa_r+0x8c4>
  404cfe:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404d02:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404d04:	9302      	str	r3, [sp, #8]
  404d06:	e523      	b.n	404750 <_dtoa_r+0x388>
  404d08:	2300      	movs	r3, #0
  404d0a:	930b      	str	r3, [sp, #44]	; 0x2c
  404d0c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d0e:	2b00      	cmp	r3, #0
  404d10:	f340 80dc 	ble.w	404ecc <_dtoa_r+0xb04>
  404d14:	461f      	mov	r7, r3
  404d16:	461e      	mov	r6, r3
  404d18:	930f      	str	r3, [sp, #60]	; 0x3c
  404d1a:	930a      	str	r3, [sp, #40]	; 0x28
  404d1c:	e6f6      	b.n	404b0c <_dtoa_r+0x744>
  404d1e:	2301      	movs	r3, #1
  404d20:	930b      	str	r3, [sp, #44]	; 0x2c
  404d22:	e7f3      	b.n	404d0c <_dtoa_r+0x944>
  404d24:	f1ba 0f00 	cmp.w	sl, #0
  404d28:	f47f ada8 	bne.w	40487c <_dtoa_r+0x4b4>
  404d2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  404d30:	2b00      	cmp	r3, #0
  404d32:	f47f adba 	bne.w	4048aa <_dtoa_r+0x4e2>
  404d36:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  404d3a:	0d3f      	lsrs	r7, r7, #20
  404d3c:	053f      	lsls	r7, r7, #20
  404d3e:	2f00      	cmp	r7, #0
  404d40:	f000 820d 	beq.w	40515e <_dtoa_r+0xd96>
  404d44:	9b08      	ldr	r3, [sp, #32]
  404d46:	3301      	adds	r3, #1
  404d48:	9308      	str	r3, [sp, #32]
  404d4a:	9b06      	ldr	r3, [sp, #24]
  404d4c:	3301      	adds	r3, #1
  404d4e:	9306      	str	r3, [sp, #24]
  404d50:	2301      	movs	r3, #1
  404d52:	930c      	str	r3, [sp, #48]	; 0x30
  404d54:	e5ab      	b.n	4048ae <_dtoa_r+0x4e6>
  404d56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d58:	2b00      	cmp	r3, #0
  404d5a:	f73f ac42 	bgt.w	4045e2 <_dtoa_r+0x21a>
  404d5e:	f040 8221 	bne.w	4051a4 <_dtoa_r+0xddc>
  404d62:	2200      	movs	r2, #0
  404d64:	4b38      	ldr	r3, [pc, #224]	; (404e48 <_dtoa_r+0xa80>)
  404d66:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  404d6a:	f7fd fa2f 	bl	4021cc <__aeabi_dmul>
  404d6e:	4652      	mov	r2, sl
  404d70:	465b      	mov	r3, fp
  404d72:	f002 fb5f 	bl	407434 <__aeabi_dcmpge>
  404d76:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  404d7a:	4646      	mov	r6, r8
  404d7c:	2800      	cmp	r0, #0
  404d7e:	d041      	beq.n	404e04 <_dtoa_r+0xa3c>
  404d80:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404d82:	9d04      	ldr	r5, [sp, #16]
  404d84:	43db      	mvns	r3, r3
  404d86:	9302      	str	r3, [sp, #8]
  404d88:	4641      	mov	r1, r8
  404d8a:	4620      	mov	r0, r4
  404d8c:	f001 fb80 	bl	406490 <_Bfree>
  404d90:	2e00      	cmp	r6, #0
  404d92:	f43f acdd 	beq.w	404750 <_dtoa_r+0x388>
  404d96:	e6a7      	b.n	404ae8 <_dtoa_r+0x720>
  404d98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  404d9a:	4649      	mov	r1, r9
  404d9c:	4620      	mov	r0, r4
  404d9e:	f001 fcad 	bl	4066fc <__pow5mult>
  404da2:	4681      	mov	r9, r0
  404da4:	e558      	b.n	404858 <_dtoa_r+0x490>
  404da6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  404da8:	2a00      	cmp	r2, #0
  404daa:	f000 8187 	beq.w	4050bc <_dtoa_r+0xcf4>
  404dae:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404db2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404db4:	9d08      	ldr	r5, [sp, #32]
  404db6:	e4f2      	b.n	40479e <_dtoa_r+0x3d6>
  404db8:	f1ba 0f00 	cmp.w	sl, #0
  404dbc:	f47f ad75 	bne.w	4048aa <_dtoa_r+0x4e2>
  404dc0:	e7b4      	b.n	404d2c <_dtoa_r+0x964>
  404dc2:	f001 fb6f 	bl	4064a4 <__multadd>
  404dc6:	4647      	mov	r7, r8
  404dc8:	4606      	mov	r6, r0
  404dca:	4683      	mov	fp, r0
  404dcc:	e5be      	b.n	40494c <_dtoa_r+0x584>
  404dce:	4601      	mov	r1, r0
  404dd0:	4620      	mov	r0, r4
  404dd2:	9306      	str	r3, [sp, #24]
  404dd4:	f001 fb5c 	bl	406490 <_Bfree>
  404dd8:	2201      	movs	r2, #1
  404dda:	9b06      	ldr	r3, [sp, #24]
  404ddc:	e5e0      	b.n	4049a0 <_dtoa_r+0x5d8>
  404dde:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404de0:	2b02      	cmp	r3, #2
  404de2:	f77f ad96 	ble.w	404912 <_dtoa_r+0x54a>
  404de6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404de8:	2b00      	cmp	r3, #0
  404dea:	d1c9      	bne.n	404d80 <_dtoa_r+0x9b8>
  404dec:	4641      	mov	r1, r8
  404dee:	2205      	movs	r2, #5
  404df0:	4620      	mov	r0, r4
  404df2:	f001 fb57 	bl	4064a4 <__multadd>
  404df6:	4601      	mov	r1, r0
  404df8:	4680      	mov	r8, r0
  404dfa:	4648      	mov	r0, r9
  404dfc:	f001 fd20 	bl	406840 <__mcmp>
  404e00:	2800      	cmp	r0, #0
  404e02:	ddbd      	ble.n	404d80 <_dtoa_r+0x9b8>
  404e04:	9a02      	ldr	r2, [sp, #8]
  404e06:	9904      	ldr	r1, [sp, #16]
  404e08:	2331      	movs	r3, #49	; 0x31
  404e0a:	3201      	adds	r2, #1
  404e0c:	9202      	str	r2, [sp, #8]
  404e0e:	700b      	strb	r3, [r1, #0]
  404e10:	1c4d      	adds	r5, r1, #1
  404e12:	e7b9      	b.n	404d88 <_dtoa_r+0x9c0>
  404e14:	9a02      	ldr	r2, [sp, #8]
  404e16:	3201      	adds	r2, #1
  404e18:	9202      	str	r2, [sp, #8]
  404e1a:	9a04      	ldr	r2, [sp, #16]
  404e1c:	2331      	movs	r3, #49	; 0x31
  404e1e:	7013      	strb	r3, [r2, #0]
  404e20:	e652      	b.n	404ac8 <_dtoa_r+0x700>
  404e22:	2301      	movs	r3, #1
  404e24:	930b      	str	r3, [sp, #44]	; 0x2c
  404e26:	e666      	b.n	404af6 <_dtoa_r+0x72e>
  404e28:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  404e2c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404e2e:	e48f      	b.n	404750 <_dtoa_r+0x388>
  404e30:	00408148 	.word	0x00408148
  404e34:	00408120 	.word	0x00408120
  404e38:	3ff00000 	.word	0x3ff00000
  404e3c:	401c0000 	.word	0x401c0000
  404e40:	3fe00000 	.word	0x3fe00000
  404e44:	40240000 	.word	0x40240000
  404e48:	40140000 	.word	0x40140000
  404e4c:	4650      	mov	r0, sl
  404e4e:	f7fd f957 	bl	402100 <__aeabi_i2d>
  404e52:	463a      	mov	r2, r7
  404e54:	4643      	mov	r3, r8
  404e56:	f7fd f9b9 	bl	4021cc <__aeabi_dmul>
  404e5a:	2200      	movs	r2, #0
  404e5c:	4bc1      	ldr	r3, [pc, #772]	; (405164 <_dtoa_r+0xd9c>)
  404e5e:	f7fd f803 	bl	401e68 <__adddf3>
  404e62:	4605      	mov	r5, r0
  404e64:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  404e68:	4641      	mov	r1, r8
  404e6a:	2200      	movs	r2, #0
  404e6c:	4bbe      	ldr	r3, [pc, #760]	; (405168 <_dtoa_r+0xda0>)
  404e6e:	4638      	mov	r0, r7
  404e70:	f7fc fff8 	bl	401e64 <__aeabi_dsub>
  404e74:	462a      	mov	r2, r5
  404e76:	4633      	mov	r3, r6
  404e78:	4682      	mov	sl, r0
  404e7a:	468b      	mov	fp, r1
  404e7c:	f002 fae4 	bl	407448 <__aeabi_dcmpgt>
  404e80:	4680      	mov	r8, r0
  404e82:	2800      	cmp	r0, #0
  404e84:	f040 8110 	bne.w	4050a8 <_dtoa_r+0xce0>
  404e88:	462a      	mov	r2, r5
  404e8a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  404e8e:	4650      	mov	r0, sl
  404e90:	4659      	mov	r1, fp
  404e92:	f002 fabb 	bl	40740c <__aeabi_dcmplt>
  404e96:	b118      	cbz	r0, 404ea0 <_dtoa_r+0xad8>
  404e98:	4646      	mov	r6, r8
  404e9a:	e771      	b.n	404d80 <_dtoa_r+0x9b8>
  404e9c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  404ea0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404ea4:	f7ff bb8a 	b.w	4045bc <_dtoa_r+0x1f4>
  404ea8:	9804      	ldr	r0, [sp, #16]
  404eaa:	f7ff babb 	b.w	404424 <_dtoa_r+0x5c>
  404eae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404eb0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  404eb2:	970c      	str	r7, [sp, #48]	; 0x30
  404eb4:	1afb      	subs	r3, r7, r3
  404eb6:	441a      	add	r2, r3
  404eb8:	920d      	str	r2, [sp, #52]	; 0x34
  404eba:	2700      	movs	r7, #0
  404ebc:	e469      	b.n	404792 <_dtoa_r+0x3ca>
  404ebe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404ec2:	f04f 0a02 	mov.w	sl, #2
  404ec6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  404eca:	e657      	b.n	404b7c <_dtoa_r+0x7b4>
  404ecc:	2100      	movs	r1, #0
  404ece:	2301      	movs	r3, #1
  404ed0:	6461      	str	r1, [r4, #68]	; 0x44
  404ed2:	4620      	mov	r0, r4
  404ed4:	9325      	str	r3, [sp, #148]	; 0x94
  404ed6:	f001 fab5 	bl	406444 <_Balloc>
  404eda:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404edc:	9004      	str	r0, [sp, #16]
  404ede:	6420      	str	r0, [r4, #64]	; 0x40
  404ee0:	930a      	str	r3, [sp, #40]	; 0x28
  404ee2:	930f      	str	r3, [sp, #60]	; 0x3c
  404ee4:	e629      	b.n	404b3a <_dtoa_r+0x772>
  404ee6:	2a00      	cmp	r2, #0
  404ee8:	46d0      	mov	r8, sl
  404eea:	f8cd b018 	str.w	fp, [sp, #24]
  404eee:	469a      	mov	sl, r3
  404ef0:	dd11      	ble.n	404f16 <_dtoa_r+0xb4e>
  404ef2:	4649      	mov	r1, r9
  404ef4:	2201      	movs	r2, #1
  404ef6:	4620      	mov	r0, r4
  404ef8:	f001 fc50 	bl	40679c <__lshift>
  404efc:	4641      	mov	r1, r8
  404efe:	4681      	mov	r9, r0
  404f00:	f001 fc9e 	bl	406840 <__mcmp>
  404f04:	2800      	cmp	r0, #0
  404f06:	f340 8146 	ble.w	405196 <_dtoa_r+0xdce>
  404f0a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  404f0e:	f000 8106 	beq.w	40511e <_dtoa_r+0xd56>
  404f12:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  404f16:	46b3      	mov	fp, r6
  404f18:	f887 a000 	strb.w	sl, [r7]
  404f1c:	1c7d      	adds	r5, r7, #1
  404f1e:	9e06      	ldr	r6, [sp, #24]
  404f20:	e5d2      	b.n	404ac8 <_dtoa_r+0x700>
  404f22:	d104      	bne.n	404f2e <_dtoa_r+0xb66>
  404f24:	f01a 0f01 	tst.w	sl, #1
  404f28:	d001      	beq.n	404f2e <_dtoa_r+0xb66>
  404f2a:	e5bd      	b.n	404aa8 <_dtoa_r+0x6e0>
  404f2c:	4615      	mov	r5, r2
  404f2e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404f32:	2b30      	cmp	r3, #48	; 0x30
  404f34:	f105 32ff 	add.w	r2, r5, #4294967295
  404f38:	d0f8      	beq.n	404f2c <_dtoa_r+0xb64>
  404f3a:	e5c5      	b.n	404ac8 <_dtoa_r+0x700>
  404f3c:	9904      	ldr	r1, [sp, #16]
  404f3e:	2230      	movs	r2, #48	; 0x30
  404f40:	700a      	strb	r2, [r1, #0]
  404f42:	9a02      	ldr	r2, [sp, #8]
  404f44:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404f48:	3201      	adds	r2, #1
  404f4a:	9202      	str	r2, [sp, #8]
  404f4c:	f7ff bbfc 	b.w	404748 <_dtoa_r+0x380>
  404f50:	f000 80bb 	beq.w	4050ca <_dtoa_r+0xd02>
  404f54:	9b02      	ldr	r3, [sp, #8]
  404f56:	425d      	negs	r5, r3
  404f58:	4b84      	ldr	r3, [pc, #528]	; (40516c <_dtoa_r+0xda4>)
  404f5a:	f005 020f 	and.w	r2, r5, #15
  404f5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404f62:	e9d3 2300 	ldrd	r2, r3, [r3]
  404f66:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404f6a:	f7fd f92f 	bl	4021cc <__aeabi_dmul>
  404f6e:	112d      	asrs	r5, r5, #4
  404f70:	4607      	mov	r7, r0
  404f72:	4688      	mov	r8, r1
  404f74:	f000 812c 	beq.w	4051d0 <_dtoa_r+0xe08>
  404f78:	4e7d      	ldr	r6, [pc, #500]	; (405170 <_dtoa_r+0xda8>)
  404f7a:	f04f 0a02 	mov.w	sl, #2
  404f7e:	07eb      	lsls	r3, r5, #31
  404f80:	d509      	bpl.n	404f96 <_dtoa_r+0xbce>
  404f82:	4638      	mov	r0, r7
  404f84:	4641      	mov	r1, r8
  404f86:	e9d6 2300 	ldrd	r2, r3, [r6]
  404f8a:	f7fd f91f 	bl	4021cc <__aeabi_dmul>
  404f8e:	f10a 0a01 	add.w	sl, sl, #1
  404f92:	4607      	mov	r7, r0
  404f94:	4688      	mov	r8, r1
  404f96:	106d      	asrs	r5, r5, #1
  404f98:	f106 0608 	add.w	r6, r6, #8
  404f9c:	d1ef      	bne.n	404f7e <_dtoa_r+0xbb6>
  404f9e:	e608      	b.n	404bb2 <_dtoa_r+0x7ea>
  404fa0:	6871      	ldr	r1, [r6, #4]
  404fa2:	4620      	mov	r0, r4
  404fa4:	f001 fa4e 	bl	406444 <_Balloc>
  404fa8:	6933      	ldr	r3, [r6, #16]
  404faa:	3302      	adds	r3, #2
  404fac:	009a      	lsls	r2, r3, #2
  404fae:	4605      	mov	r5, r0
  404fb0:	f106 010c 	add.w	r1, r6, #12
  404fb4:	300c      	adds	r0, #12
  404fb6:	f001 f93b 	bl	406230 <memcpy>
  404fba:	4629      	mov	r1, r5
  404fbc:	2201      	movs	r2, #1
  404fbe:	4620      	mov	r0, r4
  404fc0:	f001 fbec 	bl	40679c <__lshift>
  404fc4:	9006      	str	r0, [sp, #24]
  404fc6:	e4b5      	b.n	404934 <_dtoa_r+0x56c>
  404fc8:	2b39      	cmp	r3, #57	; 0x39
  404fca:	f8cd b018 	str.w	fp, [sp, #24]
  404fce:	46d0      	mov	r8, sl
  404fd0:	f000 80a5 	beq.w	40511e <_dtoa_r+0xd56>
  404fd4:	f103 0a01 	add.w	sl, r3, #1
  404fd8:	46b3      	mov	fp, r6
  404fda:	f887 a000 	strb.w	sl, [r7]
  404fde:	1c7d      	adds	r5, r7, #1
  404fe0:	9e06      	ldr	r6, [sp, #24]
  404fe2:	e571      	b.n	404ac8 <_dtoa_r+0x700>
  404fe4:	465a      	mov	r2, fp
  404fe6:	46d0      	mov	r8, sl
  404fe8:	46b3      	mov	fp, r6
  404fea:	469a      	mov	sl, r3
  404fec:	4616      	mov	r6, r2
  404fee:	e54f      	b.n	404a90 <_dtoa_r+0x6c8>
  404ff0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ff2:	495e      	ldr	r1, [pc, #376]	; (40516c <_dtoa_r+0xda4>)
  404ff4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404ff8:	462a      	mov	r2, r5
  404ffa:	4633      	mov	r3, r6
  404ffc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405000:	f7fd f8e4 	bl	4021cc <__aeabi_dmul>
  405004:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405008:	4638      	mov	r0, r7
  40500a:	4641      	mov	r1, r8
  40500c:	f002 fa3c 	bl	407488 <__aeabi_d2iz>
  405010:	4605      	mov	r5, r0
  405012:	f7fd f875 	bl	402100 <__aeabi_i2d>
  405016:	460b      	mov	r3, r1
  405018:	4602      	mov	r2, r0
  40501a:	4641      	mov	r1, r8
  40501c:	4638      	mov	r0, r7
  40501e:	f7fc ff21 	bl	401e64 <__aeabi_dsub>
  405022:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405024:	460f      	mov	r7, r1
  405026:	9904      	ldr	r1, [sp, #16]
  405028:	3530      	adds	r5, #48	; 0x30
  40502a:	2b01      	cmp	r3, #1
  40502c:	700d      	strb	r5, [r1, #0]
  40502e:	4606      	mov	r6, r0
  405030:	f101 0501 	add.w	r5, r1, #1
  405034:	d026      	beq.n	405084 <_dtoa_r+0xcbc>
  405036:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405038:	9a04      	ldr	r2, [sp, #16]
  40503a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405178 <_dtoa_r+0xdb0>
  40503e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405042:	4413      	add	r3, r2
  405044:	f04f 0a00 	mov.w	sl, #0
  405048:	4699      	mov	r9, r3
  40504a:	4652      	mov	r2, sl
  40504c:	465b      	mov	r3, fp
  40504e:	4630      	mov	r0, r6
  405050:	4639      	mov	r1, r7
  405052:	f7fd f8bb 	bl	4021cc <__aeabi_dmul>
  405056:	460f      	mov	r7, r1
  405058:	4606      	mov	r6, r0
  40505a:	f002 fa15 	bl	407488 <__aeabi_d2iz>
  40505e:	4680      	mov	r8, r0
  405060:	f7fd f84e 	bl	402100 <__aeabi_i2d>
  405064:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405068:	4602      	mov	r2, r0
  40506a:	460b      	mov	r3, r1
  40506c:	4630      	mov	r0, r6
  40506e:	4639      	mov	r1, r7
  405070:	f7fc fef8 	bl	401e64 <__aeabi_dsub>
  405074:	f805 8b01 	strb.w	r8, [r5], #1
  405078:	454d      	cmp	r5, r9
  40507a:	4606      	mov	r6, r0
  40507c:	460f      	mov	r7, r1
  40507e:	d1e4      	bne.n	40504a <_dtoa_r+0xc82>
  405080:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405084:	4b3b      	ldr	r3, [pc, #236]	; (405174 <_dtoa_r+0xdac>)
  405086:	2200      	movs	r2, #0
  405088:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40508c:	f7fc feec 	bl	401e68 <__adddf3>
  405090:	4632      	mov	r2, r6
  405092:	463b      	mov	r3, r7
  405094:	f002 f9ba 	bl	40740c <__aeabi_dcmplt>
  405098:	2800      	cmp	r0, #0
  40509a:	d046      	beq.n	40512a <_dtoa_r+0xd62>
  40509c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40509e:	9302      	str	r3, [sp, #8]
  4050a0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4050a4:	f7ff bb43 	b.w	40472e <_dtoa_r+0x366>
  4050a8:	f04f 0800 	mov.w	r8, #0
  4050ac:	4646      	mov	r6, r8
  4050ae:	e6a9      	b.n	404e04 <_dtoa_r+0xa3c>
  4050b0:	9b08      	ldr	r3, [sp, #32]
  4050b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4050b4:	1a9d      	subs	r5, r3, r2
  4050b6:	2300      	movs	r3, #0
  4050b8:	f7ff bb71 	b.w	40479e <_dtoa_r+0x3d6>
  4050bc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4050be:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4050c0:	9d08      	ldr	r5, [sp, #32]
  4050c2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4050c6:	f7ff bb6a 	b.w	40479e <_dtoa_r+0x3d6>
  4050ca:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4050ce:	f04f 0a02 	mov.w	sl, #2
  4050d2:	e56e      	b.n	404bb2 <_dtoa_r+0x7ea>
  4050d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050d6:	2b00      	cmp	r3, #0
  4050d8:	f43f aeb8 	beq.w	404e4c <_dtoa_r+0xa84>
  4050dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4050de:	2b00      	cmp	r3, #0
  4050e0:	f77f aede 	ble.w	404ea0 <_dtoa_r+0xad8>
  4050e4:	2200      	movs	r2, #0
  4050e6:	4b24      	ldr	r3, [pc, #144]	; (405178 <_dtoa_r+0xdb0>)
  4050e8:	4638      	mov	r0, r7
  4050ea:	4641      	mov	r1, r8
  4050ec:	f7fd f86e 	bl	4021cc <__aeabi_dmul>
  4050f0:	4607      	mov	r7, r0
  4050f2:	4688      	mov	r8, r1
  4050f4:	f10a 0001 	add.w	r0, sl, #1
  4050f8:	f7fd f802 	bl	402100 <__aeabi_i2d>
  4050fc:	463a      	mov	r2, r7
  4050fe:	4643      	mov	r3, r8
  405100:	f7fd f864 	bl	4021cc <__aeabi_dmul>
  405104:	2200      	movs	r2, #0
  405106:	4b17      	ldr	r3, [pc, #92]	; (405164 <_dtoa_r+0xd9c>)
  405108:	f7fc feae 	bl	401e68 <__adddf3>
  40510c:	9a02      	ldr	r2, [sp, #8]
  40510e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405110:	9312      	str	r3, [sp, #72]	; 0x48
  405112:	3a01      	subs	r2, #1
  405114:	4605      	mov	r5, r0
  405116:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40511a:	9215      	str	r2, [sp, #84]	; 0x54
  40511c:	e56a      	b.n	404bf4 <_dtoa_r+0x82c>
  40511e:	2239      	movs	r2, #57	; 0x39
  405120:	46b3      	mov	fp, r6
  405122:	703a      	strb	r2, [r7, #0]
  405124:	9e06      	ldr	r6, [sp, #24]
  405126:	1c7d      	adds	r5, r7, #1
  405128:	e4c0      	b.n	404aac <_dtoa_r+0x6e4>
  40512a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40512e:	2000      	movs	r0, #0
  405130:	4910      	ldr	r1, [pc, #64]	; (405174 <_dtoa_r+0xdac>)
  405132:	f7fc fe97 	bl	401e64 <__aeabi_dsub>
  405136:	4632      	mov	r2, r6
  405138:	463b      	mov	r3, r7
  40513a:	f002 f985 	bl	407448 <__aeabi_dcmpgt>
  40513e:	b908      	cbnz	r0, 405144 <_dtoa_r+0xd7c>
  405140:	e6ae      	b.n	404ea0 <_dtoa_r+0xad8>
  405142:	4615      	mov	r5, r2
  405144:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405148:	2b30      	cmp	r3, #48	; 0x30
  40514a:	f105 32ff 	add.w	r2, r5, #4294967295
  40514e:	d0f8      	beq.n	405142 <_dtoa_r+0xd7a>
  405150:	e5d7      	b.n	404d02 <_dtoa_r+0x93a>
  405152:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405156:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405158:	9302      	str	r3, [sp, #8]
  40515a:	f7ff bae8 	b.w	40472e <_dtoa_r+0x366>
  40515e:	970c      	str	r7, [sp, #48]	; 0x30
  405160:	f7ff bba5 	b.w	4048ae <_dtoa_r+0x4e6>
  405164:	401c0000 	.word	0x401c0000
  405168:	40140000 	.word	0x40140000
  40516c:	00408148 	.word	0x00408148
  405170:	00408120 	.word	0x00408120
  405174:	3fe00000 	.word	0x3fe00000
  405178:	40240000 	.word	0x40240000
  40517c:	2b39      	cmp	r3, #57	; 0x39
  40517e:	f8cd b018 	str.w	fp, [sp, #24]
  405182:	46d0      	mov	r8, sl
  405184:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405188:	469a      	mov	sl, r3
  40518a:	d0c8      	beq.n	40511e <_dtoa_r+0xd56>
  40518c:	f1bb 0f00 	cmp.w	fp, #0
  405190:	f73f aebf 	bgt.w	404f12 <_dtoa_r+0xb4a>
  405194:	e6bf      	b.n	404f16 <_dtoa_r+0xb4e>
  405196:	f47f aebe 	bne.w	404f16 <_dtoa_r+0xb4e>
  40519a:	f01a 0f01 	tst.w	sl, #1
  40519e:	f43f aeba 	beq.w	404f16 <_dtoa_r+0xb4e>
  4051a2:	e6b2      	b.n	404f0a <_dtoa_r+0xb42>
  4051a4:	f04f 0800 	mov.w	r8, #0
  4051a8:	4646      	mov	r6, r8
  4051aa:	e5e9      	b.n	404d80 <_dtoa_r+0x9b8>
  4051ac:	4631      	mov	r1, r6
  4051ae:	2300      	movs	r3, #0
  4051b0:	220a      	movs	r2, #10
  4051b2:	4620      	mov	r0, r4
  4051b4:	f001 f976 	bl	4064a4 <__multadd>
  4051b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4051ba:	2b00      	cmp	r3, #0
  4051bc:	4606      	mov	r6, r0
  4051be:	dd0a      	ble.n	4051d6 <_dtoa_r+0xe0e>
  4051c0:	930a      	str	r3, [sp, #40]	; 0x28
  4051c2:	f7ff bbaa 	b.w	40491a <_dtoa_r+0x552>
  4051c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4051c8:	2b02      	cmp	r3, #2
  4051ca:	dc23      	bgt.n	405214 <_dtoa_r+0xe4c>
  4051cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4051ce:	e43b      	b.n	404a48 <_dtoa_r+0x680>
  4051d0:	f04f 0a02 	mov.w	sl, #2
  4051d4:	e4ed      	b.n	404bb2 <_dtoa_r+0x7ea>
  4051d6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4051d8:	2b02      	cmp	r3, #2
  4051da:	dc1b      	bgt.n	405214 <_dtoa_r+0xe4c>
  4051dc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4051de:	e7ef      	b.n	4051c0 <_dtoa_r+0xdf8>
  4051e0:	2500      	movs	r5, #0
  4051e2:	6465      	str	r5, [r4, #68]	; 0x44
  4051e4:	4629      	mov	r1, r5
  4051e6:	4620      	mov	r0, r4
  4051e8:	f001 f92c 	bl	406444 <_Balloc>
  4051ec:	f04f 33ff 	mov.w	r3, #4294967295
  4051f0:	930a      	str	r3, [sp, #40]	; 0x28
  4051f2:	930f      	str	r3, [sp, #60]	; 0x3c
  4051f4:	2301      	movs	r3, #1
  4051f6:	9004      	str	r0, [sp, #16]
  4051f8:	9525      	str	r5, [sp, #148]	; 0x94
  4051fa:	6420      	str	r0, [r4, #64]	; 0x40
  4051fc:	930b      	str	r3, [sp, #44]	; 0x2c
  4051fe:	f7ff b9dd 	b.w	4045bc <_dtoa_r+0x1f4>
  405202:	2501      	movs	r5, #1
  405204:	f7ff b9a5 	b.w	404552 <_dtoa_r+0x18a>
  405208:	f43f ab69 	beq.w	4048de <_dtoa_r+0x516>
  40520c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405210:	f7ff bbf9 	b.w	404a06 <_dtoa_r+0x63e>
  405214:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405216:	930a      	str	r3, [sp, #40]	; 0x28
  405218:	e5e5      	b.n	404de6 <_dtoa_r+0xa1e>
  40521a:	bf00      	nop

0040521c <__sflush_r>:
  40521c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405220:	b29a      	uxth	r2, r3
  405222:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405226:	460d      	mov	r5, r1
  405228:	0711      	lsls	r1, r2, #28
  40522a:	4680      	mov	r8, r0
  40522c:	d43a      	bmi.n	4052a4 <__sflush_r+0x88>
  40522e:	686a      	ldr	r2, [r5, #4]
  405230:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405234:	2a00      	cmp	r2, #0
  405236:	81ab      	strh	r3, [r5, #12]
  405238:	dd6f      	ble.n	40531a <__sflush_r+0xfe>
  40523a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40523c:	2c00      	cmp	r4, #0
  40523e:	d049      	beq.n	4052d4 <__sflush_r+0xb8>
  405240:	2200      	movs	r2, #0
  405242:	b29b      	uxth	r3, r3
  405244:	f8d8 6000 	ldr.w	r6, [r8]
  405248:	f8c8 2000 	str.w	r2, [r8]
  40524c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405250:	d067      	beq.n	405322 <__sflush_r+0x106>
  405252:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405254:	075f      	lsls	r7, r3, #29
  405256:	d505      	bpl.n	405264 <__sflush_r+0x48>
  405258:	6869      	ldr	r1, [r5, #4]
  40525a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40525c:	1a52      	subs	r2, r2, r1
  40525e:	b10b      	cbz	r3, 405264 <__sflush_r+0x48>
  405260:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405262:	1ad2      	subs	r2, r2, r3
  405264:	2300      	movs	r3, #0
  405266:	69e9      	ldr	r1, [r5, #28]
  405268:	4640      	mov	r0, r8
  40526a:	47a0      	blx	r4
  40526c:	1c44      	adds	r4, r0, #1
  40526e:	d03c      	beq.n	4052ea <__sflush_r+0xce>
  405270:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405274:	692a      	ldr	r2, [r5, #16]
  405276:	602a      	str	r2, [r5, #0]
  405278:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40527c:	2200      	movs	r2, #0
  40527e:	81ab      	strh	r3, [r5, #12]
  405280:	04db      	lsls	r3, r3, #19
  405282:	606a      	str	r2, [r5, #4]
  405284:	d447      	bmi.n	405316 <__sflush_r+0xfa>
  405286:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405288:	f8c8 6000 	str.w	r6, [r8]
  40528c:	b311      	cbz	r1, 4052d4 <__sflush_r+0xb8>
  40528e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405292:	4299      	cmp	r1, r3
  405294:	d002      	beq.n	40529c <__sflush_r+0x80>
  405296:	4640      	mov	r0, r8
  405298:	f000 f96c 	bl	405574 <_free_r>
  40529c:	2000      	movs	r0, #0
  40529e:	6328      	str	r0, [r5, #48]	; 0x30
  4052a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052a4:	692e      	ldr	r6, [r5, #16]
  4052a6:	b1ae      	cbz	r6, 4052d4 <__sflush_r+0xb8>
  4052a8:	682c      	ldr	r4, [r5, #0]
  4052aa:	602e      	str	r6, [r5, #0]
  4052ac:	0791      	lsls	r1, r2, #30
  4052ae:	bf0c      	ite	eq
  4052b0:	696b      	ldreq	r3, [r5, #20]
  4052b2:	2300      	movne	r3, #0
  4052b4:	1ba4      	subs	r4, r4, r6
  4052b6:	60ab      	str	r3, [r5, #8]
  4052b8:	e00a      	b.n	4052d0 <__sflush_r+0xb4>
  4052ba:	4623      	mov	r3, r4
  4052bc:	4632      	mov	r2, r6
  4052be:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4052c0:	69e9      	ldr	r1, [r5, #28]
  4052c2:	4640      	mov	r0, r8
  4052c4:	47b8      	blx	r7
  4052c6:	2800      	cmp	r0, #0
  4052c8:	eba4 0400 	sub.w	r4, r4, r0
  4052cc:	4406      	add	r6, r0
  4052ce:	dd04      	ble.n	4052da <__sflush_r+0xbe>
  4052d0:	2c00      	cmp	r4, #0
  4052d2:	dcf2      	bgt.n	4052ba <__sflush_r+0x9e>
  4052d4:	2000      	movs	r0, #0
  4052d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052da:	89ab      	ldrh	r3, [r5, #12]
  4052dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4052e0:	81ab      	strh	r3, [r5, #12]
  4052e2:	f04f 30ff 	mov.w	r0, #4294967295
  4052e6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4052ea:	f8d8 4000 	ldr.w	r4, [r8]
  4052ee:	2c1d      	cmp	r4, #29
  4052f0:	d8f3      	bhi.n	4052da <__sflush_r+0xbe>
  4052f2:	4b19      	ldr	r3, [pc, #100]	; (405358 <__sflush_r+0x13c>)
  4052f4:	40e3      	lsrs	r3, r4
  4052f6:	43db      	mvns	r3, r3
  4052f8:	f013 0301 	ands.w	r3, r3, #1
  4052fc:	d1ed      	bne.n	4052da <__sflush_r+0xbe>
  4052fe:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405302:	606b      	str	r3, [r5, #4]
  405304:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405308:	6929      	ldr	r1, [r5, #16]
  40530a:	81ab      	strh	r3, [r5, #12]
  40530c:	04da      	lsls	r2, r3, #19
  40530e:	6029      	str	r1, [r5, #0]
  405310:	d5b9      	bpl.n	405286 <__sflush_r+0x6a>
  405312:	2c00      	cmp	r4, #0
  405314:	d1b7      	bne.n	405286 <__sflush_r+0x6a>
  405316:	6528      	str	r0, [r5, #80]	; 0x50
  405318:	e7b5      	b.n	405286 <__sflush_r+0x6a>
  40531a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40531c:	2a00      	cmp	r2, #0
  40531e:	dc8c      	bgt.n	40523a <__sflush_r+0x1e>
  405320:	e7d8      	b.n	4052d4 <__sflush_r+0xb8>
  405322:	2301      	movs	r3, #1
  405324:	69e9      	ldr	r1, [r5, #28]
  405326:	4640      	mov	r0, r8
  405328:	47a0      	blx	r4
  40532a:	1c43      	adds	r3, r0, #1
  40532c:	4602      	mov	r2, r0
  40532e:	d002      	beq.n	405336 <__sflush_r+0x11a>
  405330:	89ab      	ldrh	r3, [r5, #12]
  405332:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405334:	e78e      	b.n	405254 <__sflush_r+0x38>
  405336:	f8d8 3000 	ldr.w	r3, [r8]
  40533a:	2b00      	cmp	r3, #0
  40533c:	d0f8      	beq.n	405330 <__sflush_r+0x114>
  40533e:	2b1d      	cmp	r3, #29
  405340:	d001      	beq.n	405346 <__sflush_r+0x12a>
  405342:	2b16      	cmp	r3, #22
  405344:	d102      	bne.n	40534c <__sflush_r+0x130>
  405346:	f8c8 6000 	str.w	r6, [r8]
  40534a:	e7c3      	b.n	4052d4 <__sflush_r+0xb8>
  40534c:	89ab      	ldrh	r3, [r5, #12]
  40534e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405352:	81ab      	strh	r3, [r5, #12]
  405354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405358:	20400001 	.word	0x20400001

0040535c <_fflush_r>:
  40535c:	b538      	push	{r3, r4, r5, lr}
  40535e:	460d      	mov	r5, r1
  405360:	4604      	mov	r4, r0
  405362:	b108      	cbz	r0, 405368 <_fflush_r+0xc>
  405364:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405366:	b1bb      	cbz	r3, 405398 <_fflush_r+0x3c>
  405368:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40536c:	b188      	cbz	r0, 405392 <_fflush_r+0x36>
  40536e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405370:	07db      	lsls	r3, r3, #31
  405372:	d401      	bmi.n	405378 <_fflush_r+0x1c>
  405374:	0581      	lsls	r1, r0, #22
  405376:	d517      	bpl.n	4053a8 <_fflush_r+0x4c>
  405378:	4620      	mov	r0, r4
  40537a:	4629      	mov	r1, r5
  40537c:	f7ff ff4e 	bl	40521c <__sflush_r>
  405380:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405382:	07da      	lsls	r2, r3, #31
  405384:	4604      	mov	r4, r0
  405386:	d402      	bmi.n	40538e <_fflush_r+0x32>
  405388:	89ab      	ldrh	r3, [r5, #12]
  40538a:	059b      	lsls	r3, r3, #22
  40538c:	d507      	bpl.n	40539e <_fflush_r+0x42>
  40538e:	4620      	mov	r0, r4
  405390:	bd38      	pop	{r3, r4, r5, pc}
  405392:	4604      	mov	r4, r0
  405394:	4620      	mov	r0, r4
  405396:	bd38      	pop	{r3, r4, r5, pc}
  405398:	f000 f84a 	bl	405430 <__sinit>
  40539c:	e7e4      	b.n	405368 <_fflush_r+0xc>
  40539e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4053a0:	f000 fbaa 	bl	405af8 <__retarget_lock_release_recursive>
  4053a4:	4620      	mov	r0, r4
  4053a6:	bd38      	pop	{r3, r4, r5, pc}
  4053a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  4053aa:	f000 fba3 	bl	405af4 <__retarget_lock_acquire_recursive>
  4053ae:	e7e3      	b.n	405378 <_fflush_r+0x1c>

004053b0 <fflush>:
  4053b0:	b120      	cbz	r0, 4053bc <fflush+0xc>
  4053b2:	4b05      	ldr	r3, [pc, #20]	; (4053c8 <fflush+0x18>)
  4053b4:	4601      	mov	r1, r0
  4053b6:	6818      	ldr	r0, [r3, #0]
  4053b8:	f7ff bfd0 	b.w	40535c <_fflush_r>
  4053bc:	4b03      	ldr	r3, [pc, #12]	; (4053cc <fflush+0x1c>)
  4053be:	4904      	ldr	r1, [pc, #16]	; (4053d0 <fflush+0x20>)
  4053c0:	6818      	ldr	r0, [r3, #0]
  4053c2:	f000 bb5b 	b.w	405a7c <_fwalk_reent>
  4053c6:	bf00      	nop
  4053c8:	20000038 	.word	0x20000038
  4053cc:	00408094 	.word	0x00408094
  4053d0:	0040535d 	.word	0x0040535d

004053d4 <_cleanup_r>:
  4053d4:	4901      	ldr	r1, [pc, #4]	; (4053dc <_cleanup_r+0x8>)
  4053d6:	f000 bb51 	b.w	405a7c <_fwalk_reent>
  4053da:	bf00      	nop
  4053dc:	004071e5 	.word	0x004071e5

004053e0 <std.isra.0>:
  4053e0:	b510      	push	{r4, lr}
  4053e2:	2300      	movs	r3, #0
  4053e4:	4604      	mov	r4, r0
  4053e6:	8181      	strh	r1, [r0, #12]
  4053e8:	81c2      	strh	r2, [r0, #14]
  4053ea:	6003      	str	r3, [r0, #0]
  4053ec:	6043      	str	r3, [r0, #4]
  4053ee:	6083      	str	r3, [r0, #8]
  4053f0:	6643      	str	r3, [r0, #100]	; 0x64
  4053f2:	6103      	str	r3, [r0, #16]
  4053f4:	6143      	str	r3, [r0, #20]
  4053f6:	6183      	str	r3, [r0, #24]
  4053f8:	4619      	mov	r1, r3
  4053fa:	2208      	movs	r2, #8
  4053fc:	305c      	adds	r0, #92	; 0x5c
  4053fe:	f7fd fa7d 	bl	4028fc <memset>
  405402:	4807      	ldr	r0, [pc, #28]	; (405420 <std.isra.0+0x40>)
  405404:	4907      	ldr	r1, [pc, #28]	; (405424 <std.isra.0+0x44>)
  405406:	4a08      	ldr	r2, [pc, #32]	; (405428 <std.isra.0+0x48>)
  405408:	4b08      	ldr	r3, [pc, #32]	; (40542c <std.isra.0+0x4c>)
  40540a:	6220      	str	r0, [r4, #32]
  40540c:	61e4      	str	r4, [r4, #28]
  40540e:	6261      	str	r1, [r4, #36]	; 0x24
  405410:	62a2      	str	r2, [r4, #40]	; 0x28
  405412:	62e3      	str	r3, [r4, #44]	; 0x2c
  405414:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405418:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40541c:	f000 bb66 	b.w	405aec <__retarget_lock_init_recursive>
  405420:	00406ed1 	.word	0x00406ed1
  405424:	00406ef5 	.word	0x00406ef5
  405428:	00406f31 	.word	0x00406f31
  40542c:	00406f51 	.word	0x00406f51

00405430 <__sinit>:
  405430:	b510      	push	{r4, lr}
  405432:	4604      	mov	r4, r0
  405434:	4812      	ldr	r0, [pc, #72]	; (405480 <__sinit+0x50>)
  405436:	f000 fb5d 	bl	405af4 <__retarget_lock_acquire_recursive>
  40543a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40543c:	b9d2      	cbnz	r2, 405474 <__sinit+0x44>
  40543e:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405442:	4810      	ldr	r0, [pc, #64]	; (405484 <__sinit+0x54>)
  405444:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405448:	2103      	movs	r1, #3
  40544a:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40544e:	63e0      	str	r0, [r4, #60]	; 0x3c
  405450:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405454:	6860      	ldr	r0, [r4, #4]
  405456:	2104      	movs	r1, #4
  405458:	f7ff ffc2 	bl	4053e0 <std.isra.0>
  40545c:	2201      	movs	r2, #1
  40545e:	2109      	movs	r1, #9
  405460:	68a0      	ldr	r0, [r4, #8]
  405462:	f7ff ffbd 	bl	4053e0 <std.isra.0>
  405466:	2202      	movs	r2, #2
  405468:	2112      	movs	r1, #18
  40546a:	68e0      	ldr	r0, [r4, #12]
  40546c:	f7ff ffb8 	bl	4053e0 <std.isra.0>
  405470:	2301      	movs	r3, #1
  405472:	63a3      	str	r3, [r4, #56]	; 0x38
  405474:	4802      	ldr	r0, [pc, #8]	; (405480 <__sinit+0x50>)
  405476:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40547a:	f000 bb3d 	b.w	405af8 <__retarget_lock_release_recursive>
  40547e:	bf00      	nop
  405480:	20000ea0 	.word	0x20000ea0
  405484:	004053d5 	.word	0x004053d5

00405488 <__sfp_lock_acquire>:
  405488:	4801      	ldr	r0, [pc, #4]	; (405490 <__sfp_lock_acquire+0x8>)
  40548a:	f000 bb33 	b.w	405af4 <__retarget_lock_acquire_recursive>
  40548e:	bf00      	nop
  405490:	20000eb4 	.word	0x20000eb4

00405494 <__sfp_lock_release>:
  405494:	4801      	ldr	r0, [pc, #4]	; (40549c <__sfp_lock_release+0x8>)
  405496:	f000 bb2f 	b.w	405af8 <__retarget_lock_release_recursive>
  40549a:	bf00      	nop
  40549c:	20000eb4 	.word	0x20000eb4

004054a0 <__libc_fini_array>:
  4054a0:	b538      	push	{r3, r4, r5, lr}
  4054a2:	4c0a      	ldr	r4, [pc, #40]	; (4054cc <__libc_fini_array+0x2c>)
  4054a4:	4d0a      	ldr	r5, [pc, #40]	; (4054d0 <__libc_fini_array+0x30>)
  4054a6:	1b64      	subs	r4, r4, r5
  4054a8:	10a4      	asrs	r4, r4, #2
  4054aa:	d00a      	beq.n	4054c2 <__libc_fini_array+0x22>
  4054ac:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  4054b0:	3b01      	subs	r3, #1
  4054b2:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  4054b6:	3c01      	subs	r4, #1
  4054b8:	f855 3904 	ldr.w	r3, [r5], #-4
  4054bc:	4798      	blx	r3
  4054be:	2c00      	cmp	r4, #0
  4054c0:	d1f9      	bne.n	4054b6 <__libc_fini_array+0x16>
  4054c2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4054c6:	f002 bf35 	b.w	408334 <_fini>
  4054ca:	bf00      	nop
  4054cc:	00408344 	.word	0x00408344
  4054d0:	00408340 	.word	0x00408340

004054d4 <_malloc_trim_r>:
  4054d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4054d6:	4f24      	ldr	r7, [pc, #144]	; (405568 <_malloc_trim_r+0x94>)
  4054d8:	460c      	mov	r4, r1
  4054da:	4606      	mov	r6, r0
  4054dc:	f000 ffa6 	bl	40642c <__malloc_lock>
  4054e0:	68bb      	ldr	r3, [r7, #8]
  4054e2:	685d      	ldr	r5, [r3, #4]
  4054e4:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4054e8:	310f      	adds	r1, #15
  4054ea:	f025 0503 	bic.w	r5, r5, #3
  4054ee:	4429      	add	r1, r5
  4054f0:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4054f4:	f021 010f 	bic.w	r1, r1, #15
  4054f8:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4054fc:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405500:	db07      	blt.n	405512 <_malloc_trim_r+0x3e>
  405502:	2100      	movs	r1, #0
  405504:	4630      	mov	r0, r6
  405506:	f001 fcd1 	bl	406eac <_sbrk_r>
  40550a:	68bb      	ldr	r3, [r7, #8]
  40550c:	442b      	add	r3, r5
  40550e:	4298      	cmp	r0, r3
  405510:	d004      	beq.n	40551c <_malloc_trim_r+0x48>
  405512:	4630      	mov	r0, r6
  405514:	f000 ff90 	bl	406438 <__malloc_unlock>
  405518:	2000      	movs	r0, #0
  40551a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40551c:	4261      	negs	r1, r4
  40551e:	4630      	mov	r0, r6
  405520:	f001 fcc4 	bl	406eac <_sbrk_r>
  405524:	3001      	adds	r0, #1
  405526:	d00d      	beq.n	405544 <_malloc_trim_r+0x70>
  405528:	4b10      	ldr	r3, [pc, #64]	; (40556c <_malloc_trim_r+0x98>)
  40552a:	68ba      	ldr	r2, [r7, #8]
  40552c:	6819      	ldr	r1, [r3, #0]
  40552e:	1b2d      	subs	r5, r5, r4
  405530:	f045 0501 	orr.w	r5, r5, #1
  405534:	4630      	mov	r0, r6
  405536:	1b09      	subs	r1, r1, r4
  405538:	6055      	str	r5, [r2, #4]
  40553a:	6019      	str	r1, [r3, #0]
  40553c:	f000 ff7c 	bl	406438 <__malloc_unlock>
  405540:	2001      	movs	r0, #1
  405542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405544:	2100      	movs	r1, #0
  405546:	4630      	mov	r0, r6
  405548:	f001 fcb0 	bl	406eac <_sbrk_r>
  40554c:	68ba      	ldr	r2, [r7, #8]
  40554e:	1a83      	subs	r3, r0, r2
  405550:	2b0f      	cmp	r3, #15
  405552:	ddde      	ble.n	405512 <_malloc_trim_r+0x3e>
  405554:	4c06      	ldr	r4, [pc, #24]	; (405570 <_malloc_trim_r+0x9c>)
  405556:	4905      	ldr	r1, [pc, #20]	; (40556c <_malloc_trim_r+0x98>)
  405558:	6824      	ldr	r4, [r4, #0]
  40555a:	f043 0301 	orr.w	r3, r3, #1
  40555e:	1b00      	subs	r0, r0, r4
  405560:	6053      	str	r3, [r2, #4]
  405562:	6008      	str	r0, [r1, #0]
  405564:	e7d5      	b.n	405512 <_malloc_trim_r+0x3e>
  405566:	bf00      	nop
  405568:	200005d8 	.word	0x200005d8
  40556c:	20000e40 	.word	0x20000e40
  405570:	200009e0 	.word	0x200009e0

00405574 <_free_r>:
  405574:	2900      	cmp	r1, #0
  405576:	d044      	beq.n	405602 <_free_r+0x8e>
  405578:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40557c:	460d      	mov	r5, r1
  40557e:	4680      	mov	r8, r0
  405580:	f000 ff54 	bl	40642c <__malloc_lock>
  405584:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405588:	4969      	ldr	r1, [pc, #420]	; (405730 <_free_r+0x1bc>)
  40558a:	f027 0301 	bic.w	r3, r7, #1
  40558e:	f1a5 0408 	sub.w	r4, r5, #8
  405592:	18e2      	adds	r2, r4, r3
  405594:	688e      	ldr	r6, [r1, #8]
  405596:	6850      	ldr	r0, [r2, #4]
  405598:	42b2      	cmp	r2, r6
  40559a:	f020 0003 	bic.w	r0, r0, #3
  40559e:	d05e      	beq.n	40565e <_free_r+0xea>
  4055a0:	07fe      	lsls	r6, r7, #31
  4055a2:	6050      	str	r0, [r2, #4]
  4055a4:	d40b      	bmi.n	4055be <_free_r+0x4a>
  4055a6:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4055aa:	1be4      	subs	r4, r4, r7
  4055ac:	f101 0e08 	add.w	lr, r1, #8
  4055b0:	68a5      	ldr	r5, [r4, #8]
  4055b2:	4575      	cmp	r5, lr
  4055b4:	443b      	add	r3, r7
  4055b6:	d06d      	beq.n	405694 <_free_r+0x120>
  4055b8:	68e7      	ldr	r7, [r4, #12]
  4055ba:	60ef      	str	r7, [r5, #12]
  4055bc:	60bd      	str	r5, [r7, #8]
  4055be:	1815      	adds	r5, r2, r0
  4055c0:	686d      	ldr	r5, [r5, #4]
  4055c2:	07ed      	lsls	r5, r5, #31
  4055c4:	d53e      	bpl.n	405644 <_free_r+0xd0>
  4055c6:	f043 0201 	orr.w	r2, r3, #1
  4055ca:	6062      	str	r2, [r4, #4]
  4055cc:	50e3      	str	r3, [r4, r3]
  4055ce:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4055d2:	d217      	bcs.n	405604 <_free_r+0x90>
  4055d4:	08db      	lsrs	r3, r3, #3
  4055d6:	1c58      	adds	r0, r3, #1
  4055d8:	109a      	asrs	r2, r3, #2
  4055da:	684d      	ldr	r5, [r1, #4]
  4055dc:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4055e0:	60a7      	str	r7, [r4, #8]
  4055e2:	2301      	movs	r3, #1
  4055e4:	4093      	lsls	r3, r2
  4055e6:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4055ea:	432b      	orrs	r3, r5
  4055ec:	3a08      	subs	r2, #8
  4055ee:	60e2      	str	r2, [r4, #12]
  4055f0:	604b      	str	r3, [r1, #4]
  4055f2:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4055f6:	60fc      	str	r4, [r7, #12]
  4055f8:	4640      	mov	r0, r8
  4055fa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055fe:	f000 bf1b 	b.w	406438 <__malloc_unlock>
  405602:	4770      	bx	lr
  405604:	0a5a      	lsrs	r2, r3, #9
  405606:	2a04      	cmp	r2, #4
  405608:	d852      	bhi.n	4056b0 <_free_r+0x13c>
  40560a:	099a      	lsrs	r2, r3, #6
  40560c:	f102 0739 	add.w	r7, r2, #57	; 0x39
  405610:	00ff      	lsls	r7, r7, #3
  405612:	f102 0538 	add.w	r5, r2, #56	; 0x38
  405616:	19c8      	adds	r0, r1, r7
  405618:	59ca      	ldr	r2, [r1, r7]
  40561a:	3808      	subs	r0, #8
  40561c:	4290      	cmp	r0, r2
  40561e:	d04f      	beq.n	4056c0 <_free_r+0x14c>
  405620:	6851      	ldr	r1, [r2, #4]
  405622:	f021 0103 	bic.w	r1, r1, #3
  405626:	428b      	cmp	r3, r1
  405628:	d232      	bcs.n	405690 <_free_r+0x11c>
  40562a:	6892      	ldr	r2, [r2, #8]
  40562c:	4290      	cmp	r0, r2
  40562e:	d1f7      	bne.n	405620 <_free_r+0xac>
  405630:	68c3      	ldr	r3, [r0, #12]
  405632:	60a0      	str	r0, [r4, #8]
  405634:	60e3      	str	r3, [r4, #12]
  405636:	609c      	str	r4, [r3, #8]
  405638:	60c4      	str	r4, [r0, #12]
  40563a:	4640      	mov	r0, r8
  40563c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  405640:	f000 befa 	b.w	406438 <__malloc_unlock>
  405644:	6895      	ldr	r5, [r2, #8]
  405646:	4f3b      	ldr	r7, [pc, #236]	; (405734 <_free_r+0x1c0>)
  405648:	42bd      	cmp	r5, r7
  40564a:	4403      	add	r3, r0
  40564c:	d040      	beq.n	4056d0 <_free_r+0x15c>
  40564e:	68d0      	ldr	r0, [r2, #12]
  405650:	60e8      	str	r0, [r5, #12]
  405652:	f043 0201 	orr.w	r2, r3, #1
  405656:	6085      	str	r5, [r0, #8]
  405658:	6062      	str	r2, [r4, #4]
  40565a:	50e3      	str	r3, [r4, r3]
  40565c:	e7b7      	b.n	4055ce <_free_r+0x5a>
  40565e:	07ff      	lsls	r7, r7, #31
  405660:	4403      	add	r3, r0
  405662:	d407      	bmi.n	405674 <_free_r+0x100>
  405664:	f855 2c08 	ldr.w	r2, [r5, #-8]
  405668:	1aa4      	subs	r4, r4, r2
  40566a:	4413      	add	r3, r2
  40566c:	68a0      	ldr	r0, [r4, #8]
  40566e:	68e2      	ldr	r2, [r4, #12]
  405670:	60c2      	str	r2, [r0, #12]
  405672:	6090      	str	r0, [r2, #8]
  405674:	4a30      	ldr	r2, [pc, #192]	; (405738 <_free_r+0x1c4>)
  405676:	6812      	ldr	r2, [r2, #0]
  405678:	f043 0001 	orr.w	r0, r3, #1
  40567c:	4293      	cmp	r3, r2
  40567e:	6060      	str	r0, [r4, #4]
  405680:	608c      	str	r4, [r1, #8]
  405682:	d3b9      	bcc.n	4055f8 <_free_r+0x84>
  405684:	4b2d      	ldr	r3, [pc, #180]	; (40573c <_free_r+0x1c8>)
  405686:	4640      	mov	r0, r8
  405688:	6819      	ldr	r1, [r3, #0]
  40568a:	f7ff ff23 	bl	4054d4 <_malloc_trim_r>
  40568e:	e7b3      	b.n	4055f8 <_free_r+0x84>
  405690:	4610      	mov	r0, r2
  405692:	e7cd      	b.n	405630 <_free_r+0xbc>
  405694:	1811      	adds	r1, r2, r0
  405696:	6849      	ldr	r1, [r1, #4]
  405698:	07c9      	lsls	r1, r1, #31
  40569a:	d444      	bmi.n	405726 <_free_r+0x1b2>
  40569c:	6891      	ldr	r1, [r2, #8]
  40569e:	68d2      	ldr	r2, [r2, #12]
  4056a0:	60ca      	str	r2, [r1, #12]
  4056a2:	4403      	add	r3, r0
  4056a4:	f043 0001 	orr.w	r0, r3, #1
  4056a8:	6091      	str	r1, [r2, #8]
  4056aa:	6060      	str	r0, [r4, #4]
  4056ac:	50e3      	str	r3, [r4, r3]
  4056ae:	e7a3      	b.n	4055f8 <_free_r+0x84>
  4056b0:	2a14      	cmp	r2, #20
  4056b2:	d816      	bhi.n	4056e2 <_free_r+0x16e>
  4056b4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4056b8:	00ff      	lsls	r7, r7, #3
  4056ba:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4056be:	e7aa      	b.n	405616 <_free_r+0xa2>
  4056c0:	10aa      	asrs	r2, r5, #2
  4056c2:	2301      	movs	r3, #1
  4056c4:	684d      	ldr	r5, [r1, #4]
  4056c6:	4093      	lsls	r3, r2
  4056c8:	432b      	orrs	r3, r5
  4056ca:	604b      	str	r3, [r1, #4]
  4056cc:	4603      	mov	r3, r0
  4056ce:	e7b0      	b.n	405632 <_free_r+0xbe>
  4056d0:	f043 0201 	orr.w	r2, r3, #1
  4056d4:	614c      	str	r4, [r1, #20]
  4056d6:	610c      	str	r4, [r1, #16]
  4056d8:	60e5      	str	r5, [r4, #12]
  4056da:	60a5      	str	r5, [r4, #8]
  4056dc:	6062      	str	r2, [r4, #4]
  4056de:	50e3      	str	r3, [r4, r3]
  4056e0:	e78a      	b.n	4055f8 <_free_r+0x84>
  4056e2:	2a54      	cmp	r2, #84	; 0x54
  4056e4:	d806      	bhi.n	4056f4 <_free_r+0x180>
  4056e6:	0b1a      	lsrs	r2, r3, #12
  4056e8:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4056ec:	00ff      	lsls	r7, r7, #3
  4056ee:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4056f2:	e790      	b.n	405616 <_free_r+0xa2>
  4056f4:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4056f8:	d806      	bhi.n	405708 <_free_r+0x194>
  4056fa:	0bda      	lsrs	r2, r3, #15
  4056fc:	f102 0778 	add.w	r7, r2, #120	; 0x78
  405700:	00ff      	lsls	r7, r7, #3
  405702:	f102 0577 	add.w	r5, r2, #119	; 0x77
  405706:	e786      	b.n	405616 <_free_r+0xa2>
  405708:	f240 5054 	movw	r0, #1364	; 0x554
  40570c:	4282      	cmp	r2, r0
  40570e:	d806      	bhi.n	40571e <_free_r+0x1aa>
  405710:	0c9a      	lsrs	r2, r3, #18
  405712:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  405716:	00ff      	lsls	r7, r7, #3
  405718:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40571c:	e77b      	b.n	405616 <_free_r+0xa2>
  40571e:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  405722:	257e      	movs	r5, #126	; 0x7e
  405724:	e777      	b.n	405616 <_free_r+0xa2>
  405726:	f043 0101 	orr.w	r1, r3, #1
  40572a:	6061      	str	r1, [r4, #4]
  40572c:	6013      	str	r3, [r2, #0]
  40572e:	e763      	b.n	4055f8 <_free_r+0x84>
  405730:	200005d8 	.word	0x200005d8
  405734:	200005e0 	.word	0x200005e0
  405738:	200009e4 	.word	0x200009e4
  40573c:	20000e70 	.word	0x20000e70

00405740 <__sfvwrite_r>:
  405740:	6893      	ldr	r3, [r2, #8]
  405742:	2b00      	cmp	r3, #0
  405744:	d073      	beq.n	40582e <__sfvwrite_r+0xee>
  405746:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40574a:	898b      	ldrh	r3, [r1, #12]
  40574c:	b083      	sub	sp, #12
  40574e:	460c      	mov	r4, r1
  405750:	0719      	lsls	r1, r3, #28
  405752:	9000      	str	r0, [sp, #0]
  405754:	4616      	mov	r6, r2
  405756:	d526      	bpl.n	4057a6 <__sfvwrite_r+0x66>
  405758:	6922      	ldr	r2, [r4, #16]
  40575a:	b322      	cbz	r2, 4057a6 <__sfvwrite_r+0x66>
  40575c:	f013 0002 	ands.w	r0, r3, #2
  405760:	6835      	ldr	r5, [r6, #0]
  405762:	d02c      	beq.n	4057be <__sfvwrite_r+0x7e>
  405764:	f04f 0900 	mov.w	r9, #0
  405768:	4fb0      	ldr	r7, [pc, #704]	; (405a2c <__sfvwrite_r+0x2ec>)
  40576a:	46c8      	mov	r8, r9
  40576c:	46b2      	mov	sl, r6
  40576e:	45b8      	cmp	r8, r7
  405770:	4643      	mov	r3, r8
  405772:	464a      	mov	r2, r9
  405774:	bf28      	it	cs
  405776:	463b      	movcs	r3, r7
  405778:	9800      	ldr	r0, [sp, #0]
  40577a:	f1b8 0f00 	cmp.w	r8, #0
  40577e:	d050      	beq.n	405822 <__sfvwrite_r+0xe2>
  405780:	69e1      	ldr	r1, [r4, #28]
  405782:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405784:	47b0      	blx	r6
  405786:	2800      	cmp	r0, #0
  405788:	dd58      	ble.n	40583c <__sfvwrite_r+0xfc>
  40578a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40578e:	1a1b      	subs	r3, r3, r0
  405790:	4481      	add	r9, r0
  405792:	eba8 0800 	sub.w	r8, r8, r0
  405796:	f8ca 3008 	str.w	r3, [sl, #8]
  40579a:	2b00      	cmp	r3, #0
  40579c:	d1e7      	bne.n	40576e <__sfvwrite_r+0x2e>
  40579e:	2000      	movs	r0, #0
  4057a0:	b003      	add	sp, #12
  4057a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4057a6:	4621      	mov	r1, r4
  4057a8:	9800      	ldr	r0, [sp, #0]
  4057aa:	f7fe fd05 	bl	4041b8 <__swsetup_r>
  4057ae:	2800      	cmp	r0, #0
  4057b0:	f040 8133 	bne.w	405a1a <__sfvwrite_r+0x2da>
  4057b4:	89a3      	ldrh	r3, [r4, #12]
  4057b6:	6835      	ldr	r5, [r6, #0]
  4057b8:	f013 0002 	ands.w	r0, r3, #2
  4057bc:	d1d2      	bne.n	405764 <__sfvwrite_r+0x24>
  4057be:	f013 0901 	ands.w	r9, r3, #1
  4057c2:	d145      	bne.n	405850 <__sfvwrite_r+0x110>
  4057c4:	464f      	mov	r7, r9
  4057c6:	9601      	str	r6, [sp, #4]
  4057c8:	b337      	cbz	r7, 405818 <__sfvwrite_r+0xd8>
  4057ca:	059a      	lsls	r2, r3, #22
  4057cc:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4057d0:	f140 8083 	bpl.w	4058da <__sfvwrite_r+0x19a>
  4057d4:	4547      	cmp	r7, r8
  4057d6:	46c3      	mov	fp, r8
  4057d8:	f0c0 80ab 	bcc.w	405932 <__sfvwrite_r+0x1f2>
  4057dc:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4057e0:	f040 80ac 	bne.w	40593c <__sfvwrite_r+0x1fc>
  4057e4:	6820      	ldr	r0, [r4, #0]
  4057e6:	46ba      	mov	sl, r7
  4057e8:	465a      	mov	r2, fp
  4057ea:	4649      	mov	r1, r9
  4057ec:	f000 fdba 	bl	406364 <memmove>
  4057f0:	68a2      	ldr	r2, [r4, #8]
  4057f2:	6823      	ldr	r3, [r4, #0]
  4057f4:	eba2 0208 	sub.w	r2, r2, r8
  4057f8:	445b      	add	r3, fp
  4057fa:	60a2      	str	r2, [r4, #8]
  4057fc:	6023      	str	r3, [r4, #0]
  4057fe:	9a01      	ldr	r2, [sp, #4]
  405800:	6893      	ldr	r3, [r2, #8]
  405802:	eba3 030a 	sub.w	r3, r3, sl
  405806:	44d1      	add	r9, sl
  405808:	eba7 070a 	sub.w	r7, r7, sl
  40580c:	6093      	str	r3, [r2, #8]
  40580e:	2b00      	cmp	r3, #0
  405810:	d0c5      	beq.n	40579e <__sfvwrite_r+0x5e>
  405812:	89a3      	ldrh	r3, [r4, #12]
  405814:	2f00      	cmp	r7, #0
  405816:	d1d8      	bne.n	4057ca <__sfvwrite_r+0x8a>
  405818:	f8d5 9000 	ldr.w	r9, [r5]
  40581c:	686f      	ldr	r7, [r5, #4]
  40581e:	3508      	adds	r5, #8
  405820:	e7d2      	b.n	4057c8 <__sfvwrite_r+0x88>
  405822:	f8d5 9000 	ldr.w	r9, [r5]
  405826:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40582a:	3508      	adds	r5, #8
  40582c:	e79f      	b.n	40576e <__sfvwrite_r+0x2e>
  40582e:	2000      	movs	r0, #0
  405830:	4770      	bx	lr
  405832:	4621      	mov	r1, r4
  405834:	9800      	ldr	r0, [sp, #0]
  405836:	f7ff fd91 	bl	40535c <_fflush_r>
  40583a:	b370      	cbz	r0, 40589a <__sfvwrite_r+0x15a>
  40583c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405844:	f04f 30ff 	mov.w	r0, #4294967295
  405848:	81a3      	strh	r3, [r4, #12]
  40584a:	b003      	add	sp, #12
  40584c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405850:	4681      	mov	r9, r0
  405852:	4633      	mov	r3, r6
  405854:	464e      	mov	r6, r9
  405856:	46a8      	mov	r8, r5
  405858:	469a      	mov	sl, r3
  40585a:	464d      	mov	r5, r9
  40585c:	b34e      	cbz	r6, 4058b2 <__sfvwrite_r+0x172>
  40585e:	b380      	cbz	r0, 4058c2 <__sfvwrite_r+0x182>
  405860:	6820      	ldr	r0, [r4, #0]
  405862:	6923      	ldr	r3, [r4, #16]
  405864:	6962      	ldr	r2, [r4, #20]
  405866:	45b1      	cmp	r9, r6
  405868:	46cb      	mov	fp, r9
  40586a:	bf28      	it	cs
  40586c:	46b3      	movcs	fp, r6
  40586e:	4298      	cmp	r0, r3
  405870:	465f      	mov	r7, fp
  405872:	d904      	bls.n	40587e <__sfvwrite_r+0x13e>
  405874:	68a3      	ldr	r3, [r4, #8]
  405876:	4413      	add	r3, r2
  405878:	459b      	cmp	fp, r3
  40587a:	f300 80a6 	bgt.w	4059ca <__sfvwrite_r+0x28a>
  40587e:	4593      	cmp	fp, r2
  405880:	db4b      	blt.n	40591a <__sfvwrite_r+0x1da>
  405882:	4613      	mov	r3, r2
  405884:	6a67      	ldr	r7, [r4, #36]	; 0x24
  405886:	69e1      	ldr	r1, [r4, #28]
  405888:	9800      	ldr	r0, [sp, #0]
  40588a:	462a      	mov	r2, r5
  40588c:	47b8      	blx	r7
  40588e:	1e07      	subs	r7, r0, #0
  405890:	ddd4      	ble.n	40583c <__sfvwrite_r+0xfc>
  405892:	ebb9 0907 	subs.w	r9, r9, r7
  405896:	d0cc      	beq.n	405832 <__sfvwrite_r+0xf2>
  405898:	2001      	movs	r0, #1
  40589a:	f8da 3008 	ldr.w	r3, [sl, #8]
  40589e:	1bdb      	subs	r3, r3, r7
  4058a0:	443d      	add	r5, r7
  4058a2:	1bf6      	subs	r6, r6, r7
  4058a4:	f8ca 3008 	str.w	r3, [sl, #8]
  4058a8:	2b00      	cmp	r3, #0
  4058aa:	f43f af78 	beq.w	40579e <__sfvwrite_r+0x5e>
  4058ae:	2e00      	cmp	r6, #0
  4058b0:	d1d5      	bne.n	40585e <__sfvwrite_r+0x11e>
  4058b2:	f108 0308 	add.w	r3, r8, #8
  4058b6:	e913 0060 	ldmdb	r3, {r5, r6}
  4058ba:	4698      	mov	r8, r3
  4058bc:	3308      	adds	r3, #8
  4058be:	2e00      	cmp	r6, #0
  4058c0:	d0f9      	beq.n	4058b6 <__sfvwrite_r+0x176>
  4058c2:	4632      	mov	r2, r6
  4058c4:	210a      	movs	r1, #10
  4058c6:	4628      	mov	r0, r5
  4058c8:	f000 fc62 	bl	406190 <memchr>
  4058cc:	2800      	cmp	r0, #0
  4058ce:	f000 80a1 	beq.w	405a14 <__sfvwrite_r+0x2d4>
  4058d2:	3001      	adds	r0, #1
  4058d4:	eba0 0905 	sub.w	r9, r0, r5
  4058d8:	e7c2      	b.n	405860 <__sfvwrite_r+0x120>
  4058da:	6820      	ldr	r0, [r4, #0]
  4058dc:	6923      	ldr	r3, [r4, #16]
  4058de:	4298      	cmp	r0, r3
  4058e0:	d802      	bhi.n	4058e8 <__sfvwrite_r+0x1a8>
  4058e2:	6963      	ldr	r3, [r4, #20]
  4058e4:	429f      	cmp	r7, r3
  4058e6:	d25d      	bcs.n	4059a4 <__sfvwrite_r+0x264>
  4058e8:	45b8      	cmp	r8, r7
  4058ea:	bf28      	it	cs
  4058ec:	46b8      	movcs	r8, r7
  4058ee:	4642      	mov	r2, r8
  4058f0:	4649      	mov	r1, r9
  4058f2:	f000 fd37 	bl	406364 <memmove>
  4058f6:	68a3      	ldr	r3, [r4, #8]
  4058f8:	6822      	ldr	r2, [r4, #0]
  4058fa:	eba3 0308 	sub.w	r3, r3, r8
  4058fe:	4442      	add	r2, r8
  405900:	60a3      	str	r3, [r4, #8]
  405902:	6022      	str	r2, [r4, #0]
  405904:	b10b      	cbz	r3, 40590a <__sfvwrite_r+0x1ca>
  405906:	46c2      	mov	sl, r8
  405908:	e779      	b.n	4057fe <__sfvwrite_r+0xbe>
  40590a:	4621      	mov	r1, r4
  40590c:	9800      	ldr	r0, [sp, #0]
  40590e:	f7ff fd25 	bl	40535c <_fflush_r>
  405912:	2800      	cmp	r0, #0
  405914:	d192      	bne.n	40583c <__sfvwrite_r+0xfc>
  405916:	46c2      	mov	sl, r8
  405918:	e771      	b.n	4057fe <__sfvwrite_r+0xbe>
  40591a:	465a      	mov	r2, fp
  40591c:	4629      	mov	r1, r5
  40591e:	f000 fd21 	bl	406364 <memmove>
  405922:	68a2      	ldr	r2, [r4, #8]
  405924:	6823      	ldr	r3, [r4, #0]
  405926:	eba2 020b 	sub.w	r2, r2, fp
  40592a:	445b      	add	r3, fp
  40592c:	60a2      	str	r2, [r4, #8]
  40592e:	6023      	str	r3, [r4, #0]
  405930:	e7af      	b.n	405892 <__sfvwrite_r+0x152>
  405932:	6820      	ldr	r0, [r4, #0]
  405934:	46b8      	mov	r8, r7
  405936:	46ba      	mov	sl, r7
  405938:	46bb      	mov	fp, r7
  40593a:	e755      	b.n	4057e8 <__sfvwrite_r+0xa8>
  40593c:	6962      	ldr	r2, [r4, #20]
  40593e:	6820      	ldr	r0, [r4, #0]
  405940:	6921      	ldr	r1, [r4, #16]
  405942:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  405946:	eba0 0a01 	sub.w	sl, r0, r1
  40594a:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40594e:	f10a 0001 	add.w	r0, sl, #1
  405952:	ea4f 0868 	mov.w	r8, r8, asr #1
  405956:	4438      	add	r0, r7
  405958:	4540      	cmp	r0, r8
  40595a:	4642      	mov	r2, r8
  40595c:	bf84      	itt	hi
  40595e:	4680      	movhi	r8, r0
  405960:	4642      	movhi	r2, r8
  405962:	055b      	lsls	r3, r3, #21
  405964:	d544      	bpl.n	4059f0 <__sfvwrite_r+0x2b0>
  405966:	4611      	mov	r1, r2
  405968:	9800      	ldr	r0, [sp, #0]
  40596a:	f000 f947 	bl	405bfc <_malloc_r>
  40596e:	4683      	mov	fp, r0
  405970:	2800      	cmp	r0, #0
  405972:	d055      	beq.n	405a20 <__sfvwrite_r+0x2e0>
  405974:	4652      	mov	r2, sl
  405976:	6921      	ldr	r1, [r4, #16]
  405978:	f000 fc5a 	bl	406230 <memcpy>
  40597c:	89a3      	ldrh	r3, [r4, #12]
  40597e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  405982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405986:	81a3      	strh	r3, [r4, #12]
  405988:	eb0b 000a 	add.w	r0, fp, sl
  40598c:	eba8 030a 	sub.w	r3, r8, sl
  405990:	f8c4 b010 	str.w	fp, [r4, #16]
  405994:	f8c4 8014 	str.w	r8, [r4, #20]
  405998:	6020      	str	r0, [r4, #0]
  40599a:	60a3      	str	r3, [r4, #8]
  40599c:	46b8      	mov	r8, r7
  40599e:	46ba      	mov	sl, r7
  4059a0:	46bb      	mov	fp, r7
  4059a2:	e721      	b.n	4057e8 <__sfvwrite_r+0xa8>
  4059a4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4059a8:	42b9      	cmp	r1, r7
  4059aa:	bf28      	it	cs
  4059ac:	4639      	movcs	r1, r7
  4059ae:	464a      	mov	r2, r9
  4059b0:	fb91 f1f3 	sdiv	r1, r1, r3
  4059b4:	9800      	ldr	r0, [sp, #0]
  4059b6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4059b8:	fb03 f301 	mul.w	r3, r3, r1
  4059bc:	69e1      	ldr	r1, [r4, #28]
  4059be:	47b0      	blx	r6
  4059c0:	f1b0 0a00 	subs.w	sl, r0, #0
  4059c4:	f73f af1b 	bgt.w	4057fe <__sfvwrite_r+0xbe>
  4059c8:	e738      	b.n	40583c <__sfvwrite_r+0xfc>
  4059ca:	461a      	mov	r2, r3
  4059cc:	4629      	mov	r1, r5
  4059ce:	9301      	str	r3, [sp, #4]
  4059d0:	f000 fcc8 	bl	406364 <memmove>
  4059d4:	6822      	ldr	r2, [r4, #0]
  4059d6:	9b01      	ldr	r3, [sp, #4]
  4059d8:	9800      	ldr	r0, [sp, #0]
  4059da:	441a      	add	r2, r3
  4059dc:	6022      	str	r2, [r4, #0]
  4059de:	4621      	mov	r1, r4
  4059e0:	f7ff fcbc 	bl	40535c <_fflush_r>
  4059e4:	9b01      	ldr	r3, [sp, #4]
  4059e6:	2800      	cmp	r0, #0
  4059e8:	f47f af28 	bne.w	40583c <__sfvwrite_r+0xfc>
  4059ec:	461f      	mov	r7, r3
  4059ee:	e750      	b.n	405892 <__sfvwrite_r+0x152>
  4059f0:	9800      	ldr	r0, [sp, #0]
  4059f2:	f001 f821 	bl	406a38 <_realloc_r>
  4059f6:	4683      	mov	fp, r0
  4059f8:	2800      	cmp	r0, #0
  4059fa:	d1c5      	bne.n	405988 <__sfvwrite_r+0x248>
  4059fc:	9d00      	ldr	r5, [sp, #0]
  4059fe:	6921      	ldr	r1, [r4, #16]
  405a00:	4628      	mov	r0, r5
  405a02:	f7ff fdb7 	bl	405574 <_free_r>
  405a06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a0a:	220c      	movs	r2, #12
  405a0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  405a10:	602a      	str	r2, [r5, #0]
  405a12:	e715      	b.n	405840 <__sfvwrite_r+0x100>
  405a14:	f106 0901 	add.w	r9, r6, #1
  405a18:	e722      	b.n	405860 <__sfvwrite_r+0x120>
  405a1a:	f04f 30ff 	mov.w	r0, #4294967295
  405a1e:	e6bf      	b.n	4057a0 <__sfvwrite_r+0x60>
  405a20:	9a00      	ldr	r2, [sp, #0]
  405a22:	230c      	movs	r3, #12
  405a24:	6013      	str	r3, [r2, #0]
  405a26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405a2a:	e709      	b.n	405840 <__sfvwrite_r+0x100>
  405a2c:	7ffffc00 	.word	0x7ffffc00

00405a30 <_fwalk>:
  405a30:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405a34:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405a38:	d01b      	beq.n	405a72 <_fwalk+0x42>
  405a3a:	4688      	mov	r8, r1
  405a3c:	2600      	movs	r6, #0
  405a3e:	687d      	ldr	r5, [r7, #4]
  405a40:	68bc      	ldr	r4, [r7, #8]
  405a42:	3d01      	subs	r5, #1
  405a44:	d40f      	bmi.n	405a66 <_fwalk+0x36>
  405a46:	89a3      	ldrh	r3, [r4, #12]
  405a48:	2b01      	cmp	r3, #1
  405a4a:	f105 35ff 	add.w	r5, r5, #4294967295
  405a4e:	d906      	bls.n	405a5e <_fwalk+0x2e>
  405a50:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405a54:	3301      	adds	r3, #1
  405a56:	4620      	mov	r0, r4
  405a58:	d001      	beq.n	405a5e <_fwalk+0x2e>
  405a5a:	47c0      	blx	r8
  405a5c:	4306      	orrs	r6, r0
  405a5e:	1c6b      	adds	r3, r5, #1
  405a60:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405a64:	d1ef      	bne.n	405a46 <_fwalk+0x16>
  405a66:	683f      	ldr	r7, [r7, #0]
  405a68:	2f00      	cmp	r7, #0
  405a6a:	d1e8      	bne.n	405a3e <_fwalk+0xe>
  405a6c:	4630      	mov	r0, r6
  405a6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a72:	463e      	mov	r6, r7
  405a74:	4630      	mov	r0, r6
  405a76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405a7a:	bf00      	nop

00405a7c <_fwalk_reent>:
  405a7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405a80:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  405a84:	d01f      	beq.n	405ac6 <_fwalk_reent+0x4a>
  405a86:	4688      	mov	r8, r1
  405a88:	4606      	mov	r6, r0
  405a8a:	f04f 0900 	mov.w	r9, #0
  405a8e:	687d      	ldr	r5, [r7, #4]
  405a90:	68bc      	ldr	r4, [r7, #8]
  405a92:	3d01      	subs	r5, #1
  405a94:	d411      	bmi.n	405aba <_fwalk_reent+0x3e>
  405a96:	89a3      	ldrh	r3, [r4, #12]
  405a98:	2b01      	cmp	r3, #1
  405a9a:	f105 35ff 	add.w	r5, r5, #4294967295
  405a9e:	d908      	bls.n	405ab2 <_fwalk_reent+0x36>
  405aa0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  405aa4:	3301      	adds	r3, #1
  405aa6:	4621      	mov	r1, r4
  405aa8:	4630      	mov	r0, r6
  405aaa:	d002      	beq.n	405ab2 <_fwalk_reent+0x36>
  405aac:	47c0      	blx	r8
  405aae:	ea49 0900 	orr.w	r9, r9, r0
  405ab2:	1c6b      	adds	r3, r5, #1
  405ab4:	f104 0468 	add.w	r4, r4, #104	; 0x68
  405ab8:	d1ed      	bne.n	405a96 <_fwalk_reent+0x1a>
  405aba:	683f      	ldr	r7, [r7, #0]
  405abc:	2f00      	cmp	r7, #0
  405abe:	d1e6      	bne.n	405a8e <_fwalk_reent+0x12>
  405ac0:	4648      	mov	r0, r9
  405ac2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405ac6:	46b9      	mov	r9, r7
  405ac8:	4648      	mov	r0, r9
  405aca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  405ace:	bf00      	nop

00405ad0 <_localeconv_r>:
  405ad0:	4a04      	ldr	r2, [pc, #16]	; (405ae4 <_localeconv_r+0x14>)
  405ad2:	4b05      	ldr	r3, [pc, #20]	; (405ae8 <_localeconv_r+0x18>)
  405ad4:	6812      	ldr	r2, [r2, #0]
  405ad6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  405ad8:	2800      	cmp	r0, #0
  405ada:	bf08      	it	eq
  405adc:	4618      	moveq	r0, r3
  405ade:	30f0      	adds	r0, #240	; 0xf0
  405ae0:	4770      	bx	lr
  405ae2:	bf00      	nop
  405ae4:	20000038 	.word	0x20000038
  405ae8:	2000046c 	.word	0x2000046c

00405aec <__retarget_lock_init_recursive>:
  405aec:	4770      	bx	lr
  405aee:	bf00      	nop

00405af0 <__retarget_lock_close_recursive>:
  405af0:	4770      	bx	lr
  405af2:	bf00      	nop

00405af4 <__retarget_lock_acquire_recursive>:
  405af4:	4770      	bx	lr
  405af6:	bf00      	nop

00405af8 <__retarget_lock_release_recursive>:
  405af8:	4770      	bx	lr
  405afa:	bf00      	nop

00405afc <__swhatbuf_r>:
  405afc:	b570      	push	{r4, r5, r6, lr}
  405afe:	460c      	mov	r4, r1
  405b00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405b04:	2900      	cmp	r1, #0
  405b06:	b090      	sub	sp, #64	; 0x40
  405b08:	4615      	mov	r5, r2
  405b0a:	461e      	mov	r6, r3
  405b0c:	db14      	blt.n	405b38 <__swhatbuf_r+0x3c>
  405b0e:	aa01      	add	r2, sp, #4
  405b10:	f001 fbca 	bl	4072a8 <_fstat_r>
  405b14:	2800      	cmp	r0, #0
  405b16:	db0f      	blt.n	405b38 <__swhatbuf_r+0x3c>
  405b18:	9a02      	ldr	r2, [sp, #8]
  405b1a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  405b1e:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  405b22:	fab2 f282 	clz	r2, r2
  405b26:	0952      	lsrs	r2, r2, #5
  405b28:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b2c:	f44f 6000 	mov.w	r0, #2048	; 0x800
  405b30:	6032      	str	r2, [r6, #0]
  405b32:	602b      	str	r3, [r5, #0]
  405b34:	b010      	add	sp, #64	; 0x40
  405b36:	bd70      	pop	{r4, r5, r6, pc}
  405b38:	89a2      	ldrh	r2, [r4, #12]
  405b3a:	2300      	movs	r3, #0
  405b3c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  405b40:	6033      	str	r3, [r6, #0]
  405b42:	d004      	beq.n	405b4e <__swhatbuf_r+0x52>
  405b44:	2240      	movs	r2, #64	; 0x40
  405b46:	4618      	mov	r0, r3
  405b48:	602a      	str	r2, [r5, #0]
  405b4a:	b010      	add	sp, #64	; 0x40
  405b4c:	bd70      	pop	{r4, r5, r6, pc}
  405b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  405b52:	602b      	str	r3, [r5, #0]
  405b54:	b010      	add	sp, #64	; 0x40
  405b56:	bd70      	pop	{r4, r5, r6, pc}

00405b58 <__smakebuf_r>:
  405b58:	898a      	ldrh	r2, [r1, #12]
  405b5a:	0792      	lsls	r2, r2, #30
  405b5c:	460b      	mov	r3, r1
  405b5e:	d506      	bpl.n	405b6e <__smakebuf_r+0x16>
  405b60:	f101 0243 	add.w	r2, r1, #67	; 0x43
  405b64:	2101      	movs	r1, #1
  405b66:	601a      	str	r2, [r3, #0]
  405b68:	611a      	str	r2, [r3, #16]
  405b6a:	6159      	str	r1, [r3, #20]
  405b6c:	4770      	bx	lr
  405b6e:	b5f0      	push	{r4, r5, r6, r7, lr}
  405b70:	b083      	sub	sp, #12
  405b72:	ab01      	add	r3, sp, #4
  405b74:	466a      	mov	r2, sp
  405b76:	460c      	mov	r4, r1
  405b78:	4606      	mov	r6, r0
  405b7a:	f7ff ffbf 	bl	405afc <__swhatbuf_r>
  405b7e:	9900      	ldr	r1, [sp, #0]
  405b80:	4605      	mov	r5, r0
  405b82:	4630      	mov	r0, r6
  405b84:	f000 f83a 	bl	405bfc <_malloc_r>
  405b88:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405b8c:	b1d8      	cbz	r0, 405bc6 <__smakebuf_r+0x6e>
  405b8e:	9a01      	ldr	r2, [sp, #4]
  405b90:	4f15      	ldr	r7, [pc, #84]	; (405be8 <__smakebuf_r+0x90>)
  405b92:	9900      	ldr	r1, [sp, #0]
  405b94:	63f7      	str	r7, [r6, #60]	; 0x3c
  405b96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  405b9a:	81a3      	strh	r3, [r4, #12]
  405b9c:	6020      	str	r0, [r4, #0]
  405b9e:	6120      	str	r0, [r4, #16]
  405ba0:	6161      	str	r1, [r4, #20]
  405ba2:	b91a      	cbnz	r2, 405bac <__smakebuf_r+0x54>
  405ba4:	432b      	orrs	r3, r5
  405ba6:	81a3      	strh	r3, [r4, #12]
  405ba8:	b003      	add	sp, #12
  405baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405bac:	4630      	mov	r0, r6
  405bae:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  405bb2:	f001 fb8d 	bl	4072d0 <_isatty_r>
  405bb6:	b1a0      	cbz	r0, 405be2 <__smakebuf_r+0x8a>
  405bb8:	89a3      	ldrh	r3, [r4, #12]
  405bba:	f023 0303 	bic.w	r3, r3, #3
  405bbe:	f043 0301 	orr.w	r3, r3, #1
  405bc2:	b21b      	sxth	r3, r3
  405bc4:	e7ee      	b.n	405ba4 <__smakebuf_r+0x4c>
  405bc6:	059a      	lsls	r2, r3, #22
  405bc8:	d4ee      	bmi.n	405ba8 <__smakebuf_r+0x50>
  405bca:	f023 0303 	bic.w	r3, r3, #3
  405bce:	f104 0243 	add.w	r2, r4, #67	; 0x43
  405bd2:	f043 0302 	orr.w	r3, r3, #2
  405bd6:	2101      	movs	r1, #1
  405bd8:	81a3      	strh	r3, [r4, #12]
  405bda:	6022      	str	r2, [r4, #0]
  405bdc:	6122      	str	r2, [r4, #16]
  405bde:	6161      	str	r1, [r4, #20]
  405be0:	e7e2      	b.n	405ba8 <__smakebuf_r+0x50>
  405be2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405be6:	e7dd      	b.n	405ba4 <__smakebuf_r+0x4c>
  405be8:	004053d5 	.word	0x004053d5

00405bec <malloc>:
  405bec:	4b02      	ldr	r3, [pc, #8]	; (405bf8 <malloc+0xc>)
  405bee:	4601      	mov	r1, r0
  405bf0:	6818      	ldr	r0, [r3, #0]
  405bf2:	f000 b803 	b.w	405bfc <_malloc_r>
  405bf6:	bf00      	nop
  405bf8:	20000038 	.word	0x20000038

00405bfc <_malloc_r>:
  405bfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405c00:	f101 060b 	add.w	r6, r1, #11
  405c04:	2e16      	cmp	r6, #22
  405c06:	b083      	sub	sp, #12
  405c08:	4605      	mov	r5, r0
  405c0a:	f240 809e 	bls.w	405d4a <_malloc_r+0x14e>
  405c0e:	f036 0607 	bics.w	r6, r6, #7
  405c12:	f100 80bd 	bmi.w	405d90 <_malloc_r+0x194>
  405c16:	42b1      	cmp	r1, r6
  405c18:	f200 80ba 	bhi.w	405d90 <_malloc_r+0x194>
  405c1c:	f000 fc06 	bl	40642c <__malloc_lock>
  405c20:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  405c24:	f0c0 8293 	bcc.w	40614e <_malloc_r+0x552>
  405c28:	0a73      	lsrs	r3, r6, #9
  405c2a:	f000 80b8 	beq.w	405d9e <_malloc_r+0x1a2>
  405c2e:	2b04      	cmp	r3, #4
  405c30:	f200 8179 	bhi.w	405f26 <_malloc_r+0x32a>
  405c34:	09b3      	lsrs	r3, r6, #6
  405c36:	f103 0039 	add.w	r0, r3, #57	; 0x39
  405c3a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  405c3e:	00c3      	lsls	r3, r0, #3
  405c40:	4fbf      	ldr	r7, [pc, #764]	; (405f40 <_malloc_r+0x344>)
  405c42:	443b      	add	r3, r7
  405c44:	f1a3 0108 	sub.w	r1, r3, #8
  405c48:	685c      	ldr	r4, [r3, #4]
  405c4a:	42a1      	cmp	r1, r4
  405c4c:	d106      	bne.n	405c5c <_malloc_r+0x60>
  405c4e:	e00c      	b.n	405c6a <_malloc_r+0x6e>
  405c50:	2a00      	cmp	r2, #0
  405c52:	f280 80aa 	bge.w	405daa <_malloc_r+0x1ae>
  405c56:	68e4      	ldr	r4, [r4, #12]
  405c58:	42a1      	cmp	r1, r4
  405c5a:	d006      	beq.n	405c6a <_malloc_r+0x6e>
  405c5c:	6863      	ldr	r3, [r4, #4]
  405c5e:	f023 0303 	bic.w	r3, r3, #3
  405c62:	1b9a      	subs	r2, r3, r6
  405c64:	2a0f      	cmp	r2, #15
  405c66:	ddf3      	ble.n	405c50 <_malloc_r+0x54>
  405c68:	4670      	mov	r0, lr
  405c6a:	693c      	ldr	r4, [r7, #16]
  405c6c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 405f54 <_malloc_r+0x358>
  405c70:	4574      	cmp	r4, lr
  405c72:	f000 81ab 	beq.w	405fcc <_malloc_r+0x3d0>
  405c76:	6863      	ldr	r3, [r4, #4]
  405c78:	f023 0303 	bic.w	r3, r3, #3
  405c7c:	1b9a      	subs	r2, r3, r6
  405c7e:	2a0f      	cmp	r2, #15
  405c80:	f300 8190 	bgt.w	405fa4 <_malloc_r+0x3a8>
  405c84:	2a00      	cmp	r2, #0
  405c86:	f8c7 e014 	str.w	lr, [r7, #20]
  405c8a:	f8c7 e010 	str.w	lr, [r7, #16]
  405c8e:	f280 809d 	bge.w	405dcc <_malloc_r+0x1d0>
  405c92:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405c96:	f080 8161 	bcs.w	405f5c <_malloc_r+0x360>
  405c9a:	08db      	lsrs	r3, r3, #3
  405c9c:	f103 0c01 	add.w	ip, r3, #1
  405ca0:	1099      	asrs	r1, r3, #2
  405ca2:	687a      	ldr	r2, [r7, #4]
  405ca4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  405ca8:	f8c4 8008 	str.w	r8, [r4, #8]
  405cac:	2301      	movs	r3, #1
  405cae:	408b      	lsls	r3, r1
  405cb0:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  405cb4:	4313      	orrs	r3, r2
  405cb6:	3908      	subs	r1, #8
  405cb8:	60e1      	str	r1, [r4, #12]
  405cba:	607b      	str	r3, [r7, #4]
  405cbc:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  405cc0:	f8c8 400c 	str.w	r4, [r8, #12]
  405cc4:	1082      	asrs	r2, r0, #2
  405cc6:	2401      	movs	r4, #1
  405cc8:	4094      	lsls	r4, r2
  405cca:	429c      	cmp	r4, r3
  405ccc:	f200 808b 	bhi.w	405de6 <_malloc_r+0x1ea>
  405cd0:	421c      	tst	r4, r3
  405cd2:	d106      	bne.n	405ce2 <_malloc_r+0xe6>
  405cd4:	f020 0003 	bic.w	r0, r0, #3
  405cd8:	0064      	lsls	r4, r4, #1
  405cda:	421c      	tst	r4, r3
  405cdc:	f100 0004 	add.w	r0, r0, #4
  405ce0:	d0fa      	beq.n	405cd8 <_malloc_r+0xdc>
  405ce2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  405ce6:	46cc      	mov	ip, r9
  405ce8:	4680      	mov	r8, r0
  405cea:	f8dc 300c 	ldr.w	r3, [ip, #12]
  405cee:	459c      	cmp	ip, r3
  405cf0:	d107      	bne.n	405d02 <_malloc_r+0x106>
  405cf2:	e16d      	b.n	405fd0 <_malloc_r+0x3d4>
  405cf4:	2a00      	cmp	r2, #0
  405cf6:	f280 817b 	bge.w	405ff0 <_malloc_r+0x3f4>
  405cfa:	68db      	ldr	r3, [r3, #12]
  405cfc:	459c      	cmp	ip, r3
  405cfe:	f000 8167 	beq.w	405fd0 <_malloc_r+0x3d4>
  405d02:	6859      	ldr	r1, [r3, #4]
  405d04:	f021 0103 	bic.w	r1, r1, #3
  405d08:	1b8a      	subs	r2, r1, r6
  405d0a:	2a0f      	cmp	r2, #15
  405d0c:	ddf2      	ble.n	405cf4 <_malloc_r+0xf8>
  405d0e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  405d12:	f8d3 8008 	ldr.w	r8, [r3, #8]
  405d16:	9300      	str	r3, [sp, #0]
  405d18:	199c      	adds	r4, r3, r6
  405d1a:	4628      	mov	r0, r5
  405d1c:	f046 0601 	orr.w	r6, r6, #1
  405d20:	f042 0501 	orr.w	r5, r2, #1
  405d24:	605e      	str	r6, [r3, #4]
  405d26:	f8c8 c00c 	str.w	ip, [r8, #12]
  405d2a:	f8cc 8008 	str.w	r8, [ip, #8]
  405d2e:	617c      	str	r4, [r7, #20]
  405d30:	613c      	str	r4, [r7, #16]
  405d32:	f8c4 e00c 	str.w	lr, [r4, #12]
  405d36:	f8c4 e008 	str.w	lr, [r4, #8]
  405d3a:	6065      	str	r5, [r4, #4]
  405d3c:	505a      	str	r2, [r3, r1]
  405d3e:	f000 fb7b 	bl	406438 <__malloc_unlock>
  405d42:	9b00      	ldr	r3, [sp, #0]
  405d44:	f103 0408 	add.w	r4, r3, #8
  405d48:	e01e      	b.n	405d88 <_malloc_r+0x18c>
  405d4a:	2910      	cmp	r1, #16
  405d4c:	d820      	bhi.n	405d90 <_malloc_r+0x194>
  405d4e:	f000 fb6d 	bl	40642c <__malloc_lock>
  405d52:	2610      	movs	r6, #16
  405d54:	2318      	movs	r3, #24
  405d56:	2002      	movs	r0, #2
  405d58:	4f79      	ldr	r7, [pc, #484]	; (405f40 <_malloc_r+0x344>)
  405d5a:	443b      	add	r3, r7
  405d5c:	f1a3 0208 	sub.w	r2, r3, #8
  405d60:	685c      	ldr	r4, [r3, #4]
  405d62:	4294      	cmp	r4, r2
  405d64:	f000 813d 	beq.w	405fe2 <_malloc_r+0x3e6>
  405d68:	6863      	ldr	r3, [r4, #4]
  405d6a:	68e1      	ldr	r1, [r4, #12]
  405d6c:	68a6      	ldr	r6, [r4, #8]
  405d6e:	f023 0303 	bic.w	r3, r3, #3
  405d72:	4423      	add	r3, r4
  405d74:	4628      	mov	r0, r5
  405d76:	685a      	ldr	r2, [r3, #4]
  405d78:	60f1      	str	r1, [r6, #12]
  405d7a:	f042 0201 	orr.w	r2, r2, #1
  405d7e:	608e      	str	r6, [r1, #8]
  405d80:	605a      	str	r2, [r3, #4]
  405d82:	f000 fb59 	bl	406438 <__malloc_unlock>
  405d86:	3408      	adds	r4, #8
  405d88:	4620      	mov	r0, r4
  405d8a:	b003      	add	sp, #12
  405d8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d90:	2400      	movs	r4, #0
  405d92:	230c      	movs	r3, #12
  405d94:	4620      	mov	r0, r4
  405d96:	602b      	str	r3, [r5, #0]
  405d98:	b003      	add	sp, #12
  405d9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405d9e:	2040      	movs	r0, #64	; 0x40
  405da0:	f44f 7300 	mov.w	r3, #512	; 0x200
  405da4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  405da8:	e74a      	b.n	405c40 <_malloc_r+0x44>
  405daa:	4423      	add	r3, r4
  405dac:	68e1      	ldr	r1, [r4, #12]
  405dae:	685a      	ldr	r2, [r3, #4]
  405db0:	68a6      	ldr	r6, [r4, #8]
  405db2:	f042 0201 	orr.w	r2, r2, #1
  405db6:	60f1      	str	r1, [r6, #12]
  405db8:	4628      	mov	r0, r5
  405dba:	608e      	str	r6, [r1, #8]
  405dbc:	605a      	str	r2, [r3, #4]
  405dbe:	f000 fb3b 	bl	406438 <__malloc_unlock>
  405dc2:	3408      	adds	r4, #8
  405dc4:	4620      	mov	r0, r4
  405dc6:	b003      	add	sp, #12
  405dc8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405dcc:	4423      	add	r3, r4
  405dce:	4628      	mov	r0, r5
  405dd0:	685a      	ldr	r2, [r3, #4]
  405dd2:	f042 0201 	orr.w	r2, r2, #1
  405dd6:	605a      	str	r2, [r3, #4]
  405dd8:	f000 fb2e 	bl	406438 <__malloc_unlock>
  405ddc:	3408      	adds	r4, #8
  405dde:	4620      	mov	r0, r4
  405de0:	b003      	add	sp, #12
  405de2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405de6:	68bc      	ldr	r4, [r7, #8]
  405de8:	6863      	ldr	r3, [r4, #4]
  405dea:	f023 0803 	bic.w	r8, r3, #3
  405dee:	45b0      	cmp	r8, r6
  405df0:	d304      	bcc.n	405dfc <_malloc_r+0x200>
  405df2:	eba8 0306 	sub.w	r3, r8, r6
  405df6:	2b0f      	cmp	r3, #15
  405df8:	f300 8085 	bgt.w	405f06 <_malloc_r+0x30a>
  405dfc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 405f58 <_malloc_r+0x35c>
  405e00:	4b50      	ldr	r3, [pc, #320]	; (405f44 <_malloc_r+0x348>)
  405e02:	f8d9 2000 	ldr.w	r2, [r9]
  405e06:	681b      	ldr	r3, [r3, #0]
  405e08:	3201      	adds	r2, #1
  405e0a:	4433      	add	r3, r6
  405e0c:	eb04 0a08 	add.w	sl, r4, r8
  405e10:	f000 8155 	beq.w	4060be <_malloc_r+0x4c2>
  405e14:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  405e18:	330f      	adds	r3, #15
  405e1a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  405e1e:	f02b 0b0f 	bic.w	fp, fp, #15
  405e22:	4659      	mov	r1, fp
  405e24:	4628      	mov	r0, r5
  405e26:	f001 f841 	bl	406eac <_sbrk_r>
  405e2a:	1c41      	adds	r1, r0, #1
  405e2c:	4602      	mov	r2, r0
  405e2e:	f000 80fc 	beq.w	40602a <_malloc_r+0x42e>
  405e32:	4582      	cmp	sl, r0
  405e34:	f200 80f7 	bhi.w	406026 <_malloc_r+0x42a>
  405e38:	4b43      	ldr	r3, [pc, #268]	; (405f48 <_malloc_r+0x34c>)
  405e3a:	6819      	ldr	r1, [r3, #0]
  405e3c:	4459      	add	r1, fp
  405e3e:	6019      	str	r1, [r3, #0]
  405e40:	f000 814d 	beq.w	4060de <_malloc_r+0x4e2>
  405e44:	f8d9 0000 	ldr.w	r0, [r9]
  405e48:	3001      	adds	r0, #1
  405e4a:	bf1b      	ittet	ne
  405e4c:	eba2 0a0a 	subne.w	sl, r2, sl
  405e50:	4451      	addne	r1, sl
  405e52:	f8c9 2000 	streq.w	r2, [r9]
  405e56:	6019      	strne	r1, [r3, #0]
  405e58:	f012 0107 	ands.w	r1, r2, #7
  405e5c:	f000 8115 	beq.w	40608a <_malloc_r+0x48e>
  405e60:	f1c1 0008 	rsb	r0, r1, #8
  405e64:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  405e68:	4402      	add	r2, r0
  405e6a:	3108      	adds	r1, #8
  405e6c:	eb02 090b 	add.w	r9, r2, fp
  405e70:	f3c9 090b 	ubfx	r9, r9, #0, #12
  405e74:	eba1 0909 	sub.w	r9, r1, r9
  405e78:	4649      	mov	r1, r9
  405e7a:	4628      	mov	r0, r5
  405e7c:	9301      	str	r3, [sp, #4]
  405e7e:	9200      	str	r2, [sp, #0]
  405e80:	f001 f814 	bl	406eac <_sbrk_r>
  405e84:	1c43      	adds	r3, r0, #1
  405e86:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405e8a:	f000 8143 	beq.w	406114 <_malloc_r+0x518>
  405e8e:	1a80      	subs	r0, r0, r2
  405e90:	4448      	add	r0, r9
  405e92:	f040 0001 	orr.w	r0, r0, #1
  405e96:	6819      	ldr	r1, [r3, #0]
  405e98:	60ba      	str	r2, [r7, #8]
  405e9a:	4449      	add	r1, r9
  405e9c:	42bc      	cmp	r4, r7
  405e9e:	6050      	str	r0, [r2, #4]
  405ea0:	6019      	str	r1, [r3, #0]
  405ea2:	d017      	beq.n	405ed4 <_malloc_r+0x2d8>
  405ea4:	f1b8 0f0f 	cmp.w	r8, #15
  405ea8:	f240 80fb 	bls.w	4060a2 <_malloc_r+0x4a6>
  405eac:	6860      	ldr	r0, [r4, #4]
  405eae:	f1a8 020c 	sub.w	r2, r8, #12
  405eb2:	f022 0207 	bic.w	r2, r2, #7
  405eb6:	eb04 0e02 	add.w	lr, r4, r2
  405eba:	f000 0001 	and.w	r0, r0, #1
  405ebe:	f04f 0c05 	mov.w	ip, #5
  405ec2:	4310      	orrs	r0, r2
  405ec4:	2a0f      	cmp	r2, #15
  405ec6:	6060      	str	r0, [r4, #4]
  405ec8:	f8ce c004 	str.w	ip, [lr, #4]
  405ecc:	f8ce c008 	str.w	ip, [lr, #8]
  405ed0:	f200 8117 	bhi.w	406102 <_malloc_r+0x506>
  405ed4:	4b1d      	ldr	r3, [pc, #116]	; (405f4c <_malloc_r+0x350>)
  405ed6:	68bc      	ldr	r4, [r7, #8]
  405ed8:	681a      	ldr	r2, [r3, #0]
  405eda:	4291      	cmp	r1, r2
  405edc:	bf88      	it	hi
  405ede:	6019      	strhi	r1, [r3, #0]
  405ee0:	4b1b      	ldr	r3, [pc, #108]	; (405f50 <_malloc_r+0x354>)
  405ee2:	681a      	ldr	r2, [r3, #0]
  405ee4:	4291      	cmp	r1, r2
  405ee6:	6862      	ldr	r2, [r4, #4]
  405ee8:	bf88      	it	hi
  405eea:	6019      	strhi	r1, [r3, #0]
  405eec:	f022 0203 	bic.w	r2, r2, #3
  405ef0:	4296      	cmp	r6, r2
  405ef2:	eba2 0306 	sub.w	r3, r2, r6
  405ef6:	d801      	bhi.n	405efc <_malloc_r+0x300>
  405ef8:	2b0f      	cmp	r3, #15
  405efa:	dc04      	bgt.n	405f06 <_malloc_r+0x30a>
  405efc:	4628      	mov	r0, r5
  405efe:	f000 fa9b 	bl	406438 <__malloc_unlock>
  405f02:	2400      	movs	r4, #0
  405f04:	e740      	b.n	405d88 <_malloc_r+0x18c>
  405f06:	19a2      	adds	r2, r4, r6
  405f08:	f043 0301 	orr.w	r3, r3, #1
  405f0c:	f046 0601 	orr.w	r6, r6, #1
  405f10:	6066      	str	r6, [r4, #4]
  405f12:	4628      	mov	r0, r5
  405f14:	60ba      	str	r2, [r7, #8]
  405f16:	6053      	str	r3, [r2, #4]
  405f18:	f000 fa8e 	bl	406438 <__malloc_unlock>
  405f1c:	3408      	adds	r4, #8
  405f1e:	4620      	mov	r0, r4
  405f20:	b003      	add	sp, #12
  405f22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f26:	2b14      	cmp	r3, #20
  405f28:	d971      	bls.n	40600e <_malloc_r+0x412>
  405f2a:	2b54      	cmp	r3, #84	; 0x54
  405f2c:	f200 80a3 	bhi.w	406076 <_malloc_r+0x47a>
  405f30:	0b33      	lsrs	r3, r6, #12
  405f32:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  405f36:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  405f3a:	00c3      	lsls	r3, r0, #3
  405f3c:	e680      	b.n	405c40 <_malloc_r+0x44>
  405f3e:	bf00      	nop
  405f40:	200005d8 	.word	0x200005d8
  405f44:	20000e70 	.word	0x20000e70
  405f48:	20000e40 	.word	0x20000e40
  405f4c:	20000e68 	.word	0x20000e68
  405f50:	20000e6c 	.word	0x20000e6c
  405f54:	200005e0 	.word	0x200005e0
  405f58:	200009e0 	.word	0x200009e0
  405f5c:	0a5a      	lsrs	r2, r3, #9
  405f5e:	2a04      	cmp	r2, #4
  405f60:	d95b      	bls.n	40601a <_malloc_r+0x41e>
  405f62:	2a14      	cmp	r2, #20
  405f64:	f200 80ae 	bhi.w	4060c4 <_malloc_r+0x4c8>
  405f68:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  405f6c:	00c9      	lsls	r1, r1, #3
  405f6e:	325b      	adds	r2, #91	; 0x5b
  405f70:	eb07 0c01 	add.w	ip, r7, r1
  405f74:	5879      	ldr	r1, [r7, r1]
  405f76:	f1ac 0c08 	sub.w	ip, ip, #8
  405f7a:	458c      	cmp	ip, r1
  405f7c:	f000 8088 	beq.w	406090 <_malloc_r+0x494>
  405f80:	684a      	ldr	r2, [r1, #4]
  405f82:	f022 0203 	bic.w	r2, r2, #3
  405f86:	4293      	cmp	r3, r2
  405f88:	d273      	bcs.n	406072 <_malloc_r+0x476>
  405f8a:	6889      	ldr	r1, [r1, #8]
  405f8c:	458c      	cmp	ip, r1
  405f8e:	d1f7      	bne.n	405f80 <_malloc_r+0x384>
  405f90:	f8dc 200c 	ldr.w	r2, [ip, #12]
  405f94:	687b      	ldr	r3, [r7, #4]
  405f96:	60e2      	str	r2, [r4, #12]
  405f98:	f8c4 c008 	str.w	ip, [r4, #8]
  405f9c:	6094      	str	r4, [r2, #8]
  405f9e:	f8cc 400c 	str.w	r4, [ip, #12]
  405fa2:	e68f      	b.n	405cc4 <_malloc_r+0xc8>
  405fa4:	19a1      	adds	r1, r4, r6
  405fa6:	f046 0c01 	orr.w	ip, r6, #1
  405faa:	f042 0601 	orr.w	r6, r2, #1
  405fae:	f8c4 c004 	str.w	ip, [r4, #4]
  405fb2:	4628      	mov	r0, r5
  405fb4:	6179      	str	r1, [r7, #20]
  405fb6:	6139      	str	r1, [r7, #16]
  405fb8:	f8c1 e00c 	str.w	lr, [r1, #12]
  405fbc:	f8c1 e008 	str.w	lr, [r1, #8]
  405fc0:	604e      	str	r6, [r1, #4]
  405fc2:	50e2      	str	r2, [r4, r3]
  405fc4:	f000 fa38 	bl	406438 <__malloc_unlock>
  405fc8:	3408      	adds	r4, #8
  405fca:	e6dd      	b.n	405d88 <_malloc_r+0x18c>
  405fcc:	687b      	ldr	r3, [r7, #4]
  405fce:	e679      	b.n	405cc4 <_malloc_r+0xc8>
  405fd0:	f108 0801 	add.w	r8, r8, #1
  405fd4:	f018 0f03 	tst.w	r8, #3
  405fd8:	f10c 0c08 	add.w	ip, ip, #8
  405fdc:	f47f ae85 	bne.w	405cea <_malloc_r+0xee>
  405fe0:	e02d      	b.n	40603e <_malloc_r+0x442>
  405fe2:	68dc      	ldr	r4, [r3, #12]
  405fe4:	42a3      	cmp	r3, r4
  405fe6:	bf08      	it	eq
  405fe8:	3002      	addeq	r0, #2
  405fea:	f43f ae3e 	beq.w	405c6a <_malloc_r+0x6e>
  405fee:	e6bb      	b.n	405d68 <_malloc_r+0x16c>
  405ff0:	4419      	add	r1, r3
  405ff2:	461c      	mov	r4, r3
  405ff4:	684a      	ldr	r2, [r1, #4]
  405ff6:	68db      	ldr	r3, [r3, #12]
  405ff8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  405ffc:	f042 0201 	orr.w	r2, r2, #1
  406000:	604a      	str	r2, [r1, #4]
  406002:	4628      	mov	r0, r5
  406004:	60f3      	str	r3, [r6, #12]
  406006:	609e      	str	r6, [r3, #8]
  406008:	f000 fa16 	bl	406438 <__malloc_unlock>
  40600c:	e6bc      	b.n	405d88 <_malloc_r+0x18c>
  40600e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  406012:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  406016:	00c3      	lsls	r3, r0, #3
  406018:	e612      	b.n	405c40 <_malloc_r+0x44>
  40601a:	099a      	lsrs	r2, r3, #6
  40601c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406020:	00c9      	lsls	r1, r1, #3
  406022:	3238      	adds	r2, #56	; 0x38
  406024:	e7a4      	b.n	405f70 <_malloc_r+0x374>
  406026:	42bc      	cmp	r4, r7
  406028:	d054      	beq.n	4060d4 <_malloc_r+0x4d8>
  40602a:	68bc      	ldr	r4, [r7, #8]
  40602c:	6862      	ldr	r2, [r4, #4]
  40602e:	f022 0203 	bic.w	r2, r2, #3
  406032:	e75d      	b.n	405ef0 <_malloc_r+0x2f4>
  406034:	f859 3908 	ldr.w	r3, [r9], #-8
  406038:	4599      	cmp	r9, r3
  40603a:	f040 8086 	bne.w	40614a <_malloc_r+0x54e>
  40603e:	f010 0f03 	tst.w	r0, #3
  406042:	f100 30ff 	add.w	r0, r0, #4294967295
  406046:	d1f5      	bne.n	406034 <_malloc_r+0x438>
  406048:	687b      	ldr	r3, [r7, #4]
  40604a:	ea23 0304 	bic.w	r3, r3, r4
  40604e:	607b      	str	r3, [r7, #4]
  406050:	0064      	lsls	r4, r4, #1
  406052:	429c      	cmp	r4, r3
  406054:	f63f aec7 	bhi.w	405de6 <_malloc_r+0x1ea>
  406058:	2c00      	cmp	r4, #0
  40605a:	f43f aec4 	beq.w	405de6 <_malloc_r+0x1ea>
  40605e:	421c      	tst	r4, r3
  406060:	4640      	mov	r0, r8
  406062:	f47f ae3e 	bne.w	405ce2 <_malloc_r+0xe6>
  406066:	0064      	lsls	r4, r4, #1
  406068:	421c      	tst	r4, r3
  40606a:	f100 0004 	add.w	r0, r0, #4
  40606e:	d0fa      	beq.n	406066 <_malloc_r+0x46a>
  406070:	e637      	b.n	405ce2 <_malloc_r+0xe6>
  406072:	468c      	mov	ip, r1
  406074:	e78c      	b.n	405f90 <_malloc_r+0x394>
  406076:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40607a:	d815      	bhi.n	4060a8 <_malloc_r+0x4ac>
  40607c:	0bf3      	lsrs	r3, r6, #15
  40607e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406082:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406086:	00c3      	lsls	r3, r0, #3
  406088:	e5da      	b.n	405c40 <_malloc_r+0x44>
  40608a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40608e:	e6ed      	b.n	405e6c <_malloc_r+0x270>
  406090:	687b      	ldr	r3, [r7, #4]
  406092:	1092      	asrs	r2, r2, #2
  406094:	2101      	movs	r1, #1
  406096:	fa01 f202 	lsl.w	r2, r1, r2
  40609a:	4313      	orrs	r3, r2
  40609c:	607b      	str	r3, [r7, #4]
  40609e:	4662      	mov	r2, ip
  4060a0:	e779      	b.n	405f96 <_malloc_r+0x39a>
  4060a2:	2301      	movs	r3, #1
  4060a4:	6053      	str	r3, [r2, #4]
  4060a6:	e729      	b.n	405efc <_malloc_r+0x300>
  4060a8:	f240 5254 	movw	r2, #1364	; 0x554
  4060ac:	4293      	cmp	r3, r2
  4060ae:	d822      	bhi.n	4060f6 <_malloc_r+0x4fa>
  4060b0:	0cb3      	lsrs	r3, r6, #18
  4060b2:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  4060b6:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  4060ba:	00c3      	lsls	r3, r0, #3
  4060bc:	e5c0      	b.n	405c40 <_malloc_r+0x44>
  4060be:	f103 0b10 	add.w	fp, r3, #16
  4060c2:	e6ae      	b.n	405e22 <_malloc_r+0x226>
  4060c4:	2a54      	cmp	r2, #84	; 0x54
  4060c6:	d829      	bhi.n	40611c <_malloc_r+0x520>
  4060c8:	0b1a      	lsrs	r2, r3, #12
  4060ca:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4060ce:	00c9      	lsls	r1, r1, #3
  4060d0:	326e      	adds	r2, #110	; 0x6e
  4060d2:	e74d      	b.n	405f70 <_malloc_r+0x374>
  4060d4:	4b20      	ldr	r3, [pc, #128]	; (406158 <_malloc_r+0x55c>)
  4060d6:	6819      	ldr	r1, [r3, #0]
  4060d8:	4459      	add	r1, fp
  4060da:	6019      	str	r1, [r3, #0]
  4060dc:	e6b2      	b.n	405e44 <_malloc_r+0x248>
  4060de:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4060e2:	2800      	cmp	r0, #0
  4060e4:	f47f aeae 	bne.w	405e44 <_malloc_r+0x248>
  4060e8:	eb08 030b 	add.w	r3, r8, fp
  4060ec:	68ba      	ldr	r2, [r7, #8]
  4060ee:	f043 0301 	orr.w	r3, r3, #1
  4060f2:	6053      	str	r3, [r2, #4]
  4060f4:	e6ee      	b.n	405ed4 <_malloc_r+0x2d8>
  4060f6:	207f      	movs	r0, #127	; 0x7f
  4060f8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4060fc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406100:	e59e      	b.n	405c40 <_malloc_r+0x44>
  406102:	f104 0108 	add.w	r1, r4, #8
  406106:	4628      	mov	r0, r5
  406108:	9300      	str	r3, [sp, #0]
  40610a:	f7ff fa33 	bl	405574 <_free_r>
  40610e:	9b00      	ldr	r3, [sp, #0]
  406110:	6819      	ldr	r1, [r3, #0]
  406112:	e6df      	b.n	405ed4 <_malloc_r+0x2d8>
  406114:	2001      	movs	r0, #1
  406116:	f04f 0900 	mov.w	r9, #0
  40611a:	e6bc      	b.n	405e96 <_malloc_r+0x29a>
  40611c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406120:	d805      	bhi.n	40612e <_malloc_r+0x532>
  406122:	0bda      	lsrs	r2, r3, #15
  406124:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406128:	00c9      	lsls	r1, r1, #3
  40612a:	3277      	adds	r2, #119	; 0x77
  40612c:	e720      	b.n	405f70 <_malloc_r+0x374>
  40612e:	f240 5154 	movw	r1, #1364	; 0x554
  406132:	428a      	cmp	r2, r1
  406134:	d805      	bhi.n	406142 <_malloc_r+0x546>
  406136:	0c9a      	lsrs	r2, r3, #18
  406138:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40613c:	00c9      	lsls	r1, r1, #3
  40613e:	327c      	adds	r2, #124	; 0x7c
  406140:	e716      	b.n	405f70 <_malloc_r+0x374>
  406142:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406146:	227e      	movs	r2, #126	; 0x7e
  406148:	e712      	b.n	405f70 <_malloc_r+0x374>
  40614a:	687b      	ldr	r3, [r7, #4]
  40614c:	e780      	b.n	406050 <_malloc_r+0x454>
  40614e:	08f0      	lsrs	r0, r6, #3
  406150:	f106 0308 	add.w	r3, r6, #8
  406154:	e600      	b.n	405d58 <_malloc_r+0x15c>
  406156:	bf00      	nop
  406158:	20000e40 	.word	0x20000e40

0040615c <__ascii_mbtowc>:
  40615c:	b082      	sub	sp, #8
  40615e:	b149      	cbz	r1, 406174 <__ascii_mbtowc+0x18>
  406160:	b15a      	cbz	r2, 40617a <__ascii_mbtowc+0x1e>
  406162:	b16b      	cbz	r3, 406180 <__ascii_mbtowc+0x24>
  406164:	7813      	ldrb	r3, [r2, #0]
  406166:	600b      	str	r3, [r1, #0]
  406168:	7812      	ldrb	r2, [r2, #0]
  40616a:	1c10      	adds	r0, r2, #0
  40616c:	bf18      	it	ne
  40616e:	2001      	movne	r0, #1
  406170:	b002      	add	sp, #8
  406172:	4770      	bx	lr
  406174:	a901      	add	r1, sp, #4
  406176:	2a00      	cmp	r2, #0
  406178:	d1f3      	bne.n	406162 <__ascii_mbtowc+0x6>
  40617a:	4610      	mov	r0, r2
  40617c:	b002      	add	sp, #8
  40617e:	4770      	bx	lr
  406180:	f06f 0001 	mvn.w	r0, #1
  406184:	e7f4      	b.n	406170 <__ascii_mbtowc+0x14>
  406186:	bf00      	nop
	...

00406190 <memchr>:
  406190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406194:	2a10      	cmp	r2, #16
  406196:	db2b      	blt.n	4061f0 <memchr+0x60>
  406198:	f010 0f07 	tst.w	r0, #7
  40619c:	d008      	beq.n	4061b0 <memchr+0x20>
  40619e:	f810 3b01 	ldrb.w	r3, [r0], #1
  4061a2:	3a01      	subs	r2, #1
  4061a4:	428b      	cmp	r3, r1
  4061a6:	d02d      	beq.n	406204 <memchr+0x74>
  4061a8:	f010 0f07 	tst.w	r0, #7
  4061ac:	b342      	cbz	r2, 406200 <memchr+0x70>
  4061ae:	d1f6      	bne.n	40619e <memchr+0xe>
  4061b0:	b4f0      	push	{r4, r5, r6, r7}
  4061b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  4061b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4061ba:	f022 0407 	bic.w	r4, r2, #7
  4061be:	f07f 0700 	mvns.w	r7, #0
  4061c2:	2300      	movs	r3, #0
  4061c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  4061c8:	3c08      	subs	r4, #8
  4061ca:	ea85 0501 	eor.w	r5, r5, r1
  4061ce:	ea86 0601 	eor.w	r6, r6, r1
  4061d2:	fa85 f547 	uadd8	r5, r5, r7
  4061d6:	faa3 f587 	sel	r5, r3, r7
  4061da:	fa86 f647 	uadd8	r6, r6, r7
  4061de:	faa5 f687 	sel	r6, r5, r7
  4061e2:	b98e      	cbnz	r6, 406208 <memchr+0x78>
  4061e4:	d1ee      	bne.n	4061c4 <memchr+0x34>
  4061e6:	bcf0      	pop	{r4, r5, r6, r7}
  4061e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4061ec:	f002 0207 	and.w	r2, r2, #7
  4061f0:	b132      	cbz	r2, 406200 <memchr+0x70>
  4061f2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4061f6:	3a01      	subs	r2, #1
  4061f8:	ea83 0301 	eor.w	r3, r3, r1
  4061fc:	b113      	cbz	r3, 406204 <memchr+0x74>
  4061fe:	d1f8      	bne.n	4061f2 <memchr+0x62>
  406200:	2000      	movs	r0, #0
  406202:	4770      	bx	lr
  406204:	3801      	subs	r0, #1
  406206:	4770      	bx	lr
  406208:	2d00      	cmp	r5, #0
  40620a:	bf06      	itte	eq
  40620c:	4635      	moveq	r5, r6
  40620e:	3803      	subeq	r0, #3
  406210:	3807      	subne	r0, #7
  406212:	f015 0f01 	tst.w	r5, #1
  406216:	d107      	bne.n	406228 <memchr+0x98>
  406218:	3001      	adds	r0, #1
  40621a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40621e:	bf02      	ittt	eq
  406220:	3001      	addeq	r0, #1
  406222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406226:	3001      	addeq	r0, #1
  406228:	bcf0      	pop	{r4, r5, r6, r7}
  40622a:	3801      	subs	r0, #1
  40622c:	4770      	bx	lr
  40622e:	bf00      	nop

00406230 <memcpy>:
  406230:	4684      	mov	ip, r0
  406232:	ea41 0300 	orr.w	r3, r1, r0
  406236:	f013 0303 	ands.w	r3, r3, #3
  40623a:	d16d      	bne.n	406318 <memcpy+0xe8>
  40623c:	3a40      	subs	r2, #64	; 0x40
  40623e:	d341      	bcc.n	4062c4 <memcpy+0x94>
  406240:	f851 3b04 	ldr.w	r3, [r1], #4
  406244:	f840 3b04 	str.w	r3, [r0], #4
  406248:	f851 3b04 	ldr.w	r3, [r1], #4
  40624c:	f840 3b04 	str.w	r3, [r0], #4
  406250:	f851 3b04 	ldr.w	r3, [r1], #4
  406254:	f840 3b04 	str.w	r3, [r0], #4
  406258:	f851 3b04 	ldr.w	r3, [r1], #4
  40625c:	f840 3b04 	str.w	r3, [r0], #4
  406260:	f851 3b04 	ldr.w	r3, [r1], #4
  406264:	f840 3b04 	str.w	r3, [r0], #4
  406268:	f851 3b04 	ldr.w	r3, [r1], #4
  40626c:	f840 3b04 	str.w	r3, [r0], #4
  406270:	f851 3b04 	ldr.w	r3, [r1], #4
  406274:	f840 3b04 	str.w	r3, [r0], #4
  406278:	f851 3b04 	ldr.w	r3, [r1], #4
  40627c:	f840 3b04 	str.w	r3, [r0], #4
  406280:	f851 3b04 	ldr.w	r3, [r1], #4
  406284:	f840 3b04 	str.w	r3, [r0], #4
  406288:	f851 3b04 	ldr.w	r3, [r1], #4
  40628c:	f840 3b04 	str.w	r3, [r0], #4
  406290:	f851 3b04 	ldr.w	r3, [r1], #4
  406294:	f840 3b04 	str.w	r3, [r0], #4
  406298:	f851 3b04 	ldr.w	r3, [r1], #4
  40629c:	f840 3b04 	str.w	r3, [r0], #4
  4062a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062a4:	f840 3b04 	str.w	r3, [r0], #4
  4062a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062ac:	f840 3b04 	str.w	r3, [r0], #4
  4062b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062b4:	f840 3b04 	str.w	r3, [r0], #4
  4062b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062bc:	f840 3b04 	str.w	r3, [r0], #4
  4062c0:	3a40      	subs	r2, #64	; 0x40
  4062c2:	d2bd      	bcs.n	406240 <memcpy+0x10>
  4062c4:	3230      	adds	r2, #48	; 0x30
  4062c6:	d311      	bcc.n	4062ec <memcpy+0xbc>
  4062c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062cc:	f840 3b04 	str.w	r3, [r0], #4
  4062d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062d4:	f840 3b04 	str.w	r3, [r0], #4
  4062d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4062dc:	f840 3b04 	str.w	r3, [r0], #4
  4062e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062e4:	f840 3b04 	str.w	r3, [r0], #4
  4062e8:	3a10      	subs	r2, #16
  4062ea:	d2ed      	bcs.n	4062c8 <memcpy+0x98>
  4062ec:	320c      	adds	r2, #12
  4062ee:	d305      	bcc.n	4062fc <memcpy+0xcc>
  4062f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4062f4:	f840 3b04 	str.w	r3, [r0], #4
  4062f8:	3a04      	subs	r2, #4
  4062fa:	d2f9      	bcs.n	4062f0 <memcpy+0xc0>
  4062fc:	3204      	adds	r2, #4
  4062fe:	d008      	beq.n	406312 <memcpy+0xe2>
  406300:	07d2      	lsls	r2, r2, #31
  406302:	bf1c      	itt	ne
  406304:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406308:	f800 3b01 	strbne.w	r3, [r0], #1
  40630c:	d301      	bcc.n	406312 <memcpy+0xe2>
  40630e:	880b      	ldrh	r3, [r1, #0]
  406310:	8003      	strh	r3, [r0, #0]
  406312:	4660      	mov	r0, ip
  406314:	4770      	bx	lr
  406316:	bf00      	nop
  406318:	2a08      	cmp	r2, #8
  40631a:	d313      	bcc.n	406344 <memcpy+0x114>
  40631c:	078b      	lsls	r3, r1, #30
  40631e:	d08d      	beq.n	40623c <memcpy+0xc>
  406320:	f010 0303 	ands.w	r3, r0, #3
  406324:	d08a      	beq.n	40623c <memcpy+0xc>
  406326:	f1c3 0304 	rsb	r3, r3, #4
  40632a:	1ad2      	subs	r2, r2, r3
  40632c:	07db      	lsls	r3, r3, #31
  40632e:	bf1c      	itt	ne
  406330:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406334:	f800 3b01 	strbne.w	r3, [r0], #1
  406338:	d380      	bcc.n	40623c <memcpy+0xc>
  40633a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40633e:	f820 3b02 	strh.w	r3, [r0], #2
  406342:	e77b      	b.n	40623c <memcpy+0xc>
  406344:	3a04      	subs	r2, #4
  406346:	d3d9      	bcc.n	4062fc <memcpy+0xcc>
  406348:	3a01      	subs	r2, #1
  40634a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40634e:	f800 3b01 	strb.w	r3, [r0], #1
  406352:	d2f9      	bcs.n	406348 <memcpy+0x118>
  406354:	780b      	ldrb	r3, [r1, #0]
  406356:	7003      	strb	r3, [r0, #0]
  406358:	784b      	ldrb	r3, [r1, #1]
  40635a:	7043      	strb	r3, [r0, #1]
  40635c:	788b      	ldrb	r3, [r1, #2]
  40635e:	7083      	strb	r3, [r0, #2]
  406360:	4660      	mov	r0, ip
  406362:	4770      	bx	lr

00406364 <memmove>:
  406364:	4288      	cmp	r0, r1
  406366:	b5f0      	push	{r4, r5, r6, r7, lr}
  406368:	d90d      	bls.n	406386 <memmove+0x22>
  40636a:	188b      	adds	r3, r1, r2
  40636c:	4298      	cmp	r0, r3
  40636e:	d20a      	bcs.n	406386 <memmove+0x22>
  406370:	1884      	adds	r4, r0, r2
  406372:	2a00      	cmp	r2, #0
  406374:	d051      	beq.n	40641a <memmove+0xb6>
  406376:	4622      	mov	r2, r4
  406378:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40637c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406380:	4299      	cmp	r1, r3
  406382:	d1f9      	bne.n	406378 <memmove+0x14>
  406384:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406386:	2a0f      	cmp	r2, #15
  406388:	d948      	bls.n	40641c <memmove+0xb8>
  40638a:	ea41 0300 	orr.w	r3, r1, r0
  40638e:	079b      	lsls	r3, r3, #30
  406390:	d146      	bne.n	406420 <memmove+0xbc>
  406392:	f100 0410 	add.w	r4, r0, #16
  406396:	f101 0310 	add.w	r3, r1, #16
  40639a:	4615      	mov	r5, r2
  40639c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4063a0:	f844 6c10 	str.w	r6, [r4, #-16]
  4063a4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4063a8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4063ac:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4063b0:	f844 6c08 	str.w	r6, [r4, #-8]
  4063b4:	3d10      	subs	r5, #16
  4063b6:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4063ba:	f844 6c04 	str.w	r6, [r4, #-4]
  4063be:	2d0f      	cmp	r5, #15
  4063c0:	f103 0310 	add.w	r3, r3, #16
  4063c4:	f104 0410 	add.w	r4, r4, #16
  4063c8:	d8e8      	bhi.n	40639c <memmove+0x38>
  4063ca:	f1a2 0310 	sub.w	r3, r2, #16
  4063ce:	f023 030f 	bic.w	r3, r3, #15
  4063d2:	f002 0e0f 	and.w	lr, r2, #15
  4063d6:	3310      	adds	r3, #16
  4063d8:	f1be 0f03 	cmp.w	lr, #3
  4063dc:	4419      	add	r1, r3
  4063de:	4403      	add	r3, r0
  4063e0:	d921      	bls.n	406426 <memmove+0xc2>
  4063e2:	1f1e      	subs	r6, r3, #4
  4063e4:	460d      	mov	r5, r1
  4063e6:	4674      	mov	r4, lr
  4063e8:	3c04      	subs	r4, #4
  4063ea:	f855 7b04 	ldr.w	r7, [r5], #4
  4063ee:	f846 7f04 	str.w	r7, [r6, #4]!
  4063f2:	2c03      	cmp	r4, #3
  4063f4:	d8f8      	bhi.n	4063e8 <memmove+0x84>
  4063f6:	f1ae 0404 	sub.w	r4, lr, #4
  4063fa:	f024 0403 	bic.w	r4, r4, #3
  4063fe:	3404      	adds	r4, #4
  406400:	4421      	add	r1, r4
  406402:	4423      	add	r3, r4
  406404:	f002 0203 	and.w	r2, r2, #3
  406408:	b162      	cbz	r2, 406424 <memmove+0xc0>
  40640a:	3b01      	subs	r3, #1
  40640c:	440a      	add	r2, r1
  40640e:	f811 4b01 	ldrb.w	r4, [r1], #1
  406412:	f803 4f01 	strb.w	r4, [r3, #1]!
  406416:	428a      	cmp	r2, r1
  406418:	d1f9      	bne.n	40640e <memmove+0xaa>
  40641a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40641c:	4603      	mov	r3, r0
  40641e:	e7f3      	b.n	406408 <memmove+0xa4>
  406420:	4603      	mov	r3, r0
  406422:	e7f2      	b.n	40640a <memmove+0xa6>
  406424:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406426:	4672      	mov	r2, lr
  406428:	e7ee      	b.n	406408 <memmove+0xa4>
  40642a:	bf00      	nop

0040642c <__malloc_lock>:
  40642c:	4801      	ldr	r0, [pc, #4]	; (406434 <__malloc_lock+0x8>)
  40642e:	f7ff bb61 	b.w	405af4 <__retarget_lock_acquire_recursive>
  406432:	bf00      	nop
  406434:	20000ea4 	.word	0x20000ea4

00406438 <__malloc_unlock>:
  406438:	4801      	ldr	r0, [pc, #4]	; (406440 <__malloc_unlock+0x8>)
  40643a:	f7ff bb5d 	b.w	405af8 <__retarget_lock_release_recursive>
  40643e:	bf00      	nop
  406440:	20000ea4 	.word	0x20000ea4

00406444 <_Balloc>:
  406444:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406446:	b570      	push	{r4, r5, r6, lr}
  406448:	4605      	mov	r5, r0
  40644a:	460c      	mov	r4, r1
  40644c:	b14b      	cbz	r3, 406462 <_Balloc+0x1e>
  40644e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406452:	b180      	cbz	r0, 406476 <_Balloc+0x32>
  406454:	6802      	ldr	r2, [r0, #0]
  406456:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40645a:	2300      	movs	r3, #0
  40645c:	6103      	str	r3, [r0, #16]
  40645e:	60c3      	str	r3, [r0, #12]
  406460:	bd70      	pop	{r4, r5, r6, pc}
  406462:	2221      	movs	r2, #33	; 0x21
  406464:	2104      	movs	r1, #4
  406466:	f000 fe7b 	bl	407160 <_calloc_r>
  40646a:	64e8      	str	r0, [r5, #76]	; 0x4c
  40646c:	4603      	mov	r3, r0
  40646e:	2800      	cmp	r0, #0
  406470:	d1ed      	bne.n	40644e <_Balloc+0xa>
  406472:	2000      	movs	r0, #0
  406474:	bd70      	pop	{r4, r5, r6, pc}
  406476:	2101      	movs	r1, #1
  406478:	fa01 f604 	lsl.w	r6, r1, r4
  40647c:	1d72      	adds	r2, r6, #5
  40647e:	4628      	mov	r0, r5
  406480:	0092      	lsls	r2, r2, #2
  406482:	f000 fe6d 	bl	407160 <_calloc_r>
  406486:	2800      	cmp	r0, #0
  406488:	d0f3      	beq.n	406472 <_Balloc+0x2e>
  40648a:	6044      	str	r4, [r0, #4]
  40648c:	6086      	str	r6, [r0, #8]
  40648e:	e7e4      	b.n	40645a <_Balloc+0x16>

00406490 <_Bfree>:
  406490:	b131      	cbz	r1, 4064a0 <_Bfree+0x10>
  406492:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406494:	684a      	ldr	r2, [r1, #4]
  406496:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40649a:	6008      	str	r0, [r1, #0]
  40649c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4064a0:	4770      	bx	lr
  4064a2:	bf00      	nop

004064a4 <__multadd>:
  4064a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4064a6:	690c      	ldr	r4, [r1, #16]
  4064a8:	b083      	sub	sp, #12
  4064aa:	460d      	mov	r5, r1
  4064ac:	4606      	mov	r6, r0
  4064ae:	f101 0e14 	add.w	lr, r1, #20
  4064b2:	2700      	movs	r7, #0
  4064b4:	f8de 0000 	ldr.w	r0, [lr]
  4064b8:	b281      	uxth	r1, r0
  4064ba:	fb02 3301 	mla	r3, r2, r1, r3
  4064be:	0c01      	lsrs	r1, r0, #16
  4064c0:	0c18      	lsrs	r0, r3, #16
  4064c2:	fb02 0101 	mla	r1, r2, r1, r0
  4064c6:	b29b      	uxth	r3, r3
  4064c8:	3701      	adds	r7, #1
  4064ca:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4064ce:	42bc      	cmp	r4, r7
  4064d0:	f84e 3b04 	str.w	r3, [lr], #4
  4064d4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4064d8:	dcec      	bgt.n	4064b4 <__multadd+0x10>
  4064da:	b13b      	cbz	r3, 4064ec <__multadd+0x48>
  4064dc:	68aa      	ldr	r2, [r5, #8]
  4064de:	4294      	cmp	r4, r2
  4064e0:	da07      	bge.n	4064f2 <__multadd+0x4e>
  4064e2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4064e6:	3401      	adds	r4, #1
  4064e8:	6153      	str	r3, [r2, #20]
  4064ea:	612c      	str	r4, [r5, #16]
  4064ec:	4628      	mov	r0, r5
  4064ee:	b003      	add	sp, #12
  4064f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4064f2:	6869      	ldr	r1, [r5, #4]
  4064f4:	9301      	str	r3, [sp, #4]
  4064f6:	3101      	adds	r1, #1
  4064f8:	4630      	mov	r0, r6
  4064fa:	f7ff ffa3 	bl	406444 <_Balloc>
  4064fe:	692a      	ldr	r2, [r5, #16]
  406500:	3202      	adds	r2, #2
  406502:	f105 010c 	add.w	r1, r5, #12
  406506:	4607      	mov	r7, r0
  406508:	0092      	lsls	r2, r2, #2
  40650a:	300c      	adds	r0, #12
  40650c:	f7ff fe90 	bl	406230 <memcpy>
  406510:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406512:	6869      	ldr	r1, [r5, #4]
  406514:	9b01      	ldr	r3, [sp, #4]
  406516:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40651a:	6028      	str	r0, [r5, #0]
  40651c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406520:	463d      	mov	r5, r7
  406522:	e7de      	b.n	4064e2 <__multadd+0x3e>

00406524 <__hi0bits>:
  406524:	0c02      	lsrs	r2, r0, #16
  406526:	0412      	lsls	r2, r2, #16
  406528:	4603      	mov	r3, r0
  40652a:	b9b2      	cbnz	r2, 40655a <__hi0bits+0x36>
  40652c:	0403      	lsls	r3, r0, #16
  40652e:	2010      	movs	r0, #16
  406530:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406534:	bf04      	itt	eq
  406536:	021b      	lsleq	r3, r3, #8
  406538:	3008      	addeq	r0, #8
  40653a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40653e:	bf04      	itt	eq
  406540:	011b      	lsleq	r3, r3, #4
  406542:	3004      	addeq	r0, #4
  406544:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406548:	bf04      	itt	eq
  40654a:	009b      	lsleq	r3, r3, #2
  40654c:	3002      	addeq	r0, #2
  40654e:	2b00      	cmp	r3, #0
  406550:	db02      	blt.n	406558 <__hi0bits+0x34>
  406552:	005b      	lsls	r3, r3, #1
  406554:	d403      	bmi.n	40655e <__hi0bits+0x3a>
  406556:	2020      	movs	r0, #32
  406558:	4770      	bx	lr
  40655a:	2000      	movs	r0, #0
  40655c:	e7e8      	b.n	406530 <__hi0bits+0xc>
  40655e:	3001      	adds	r0, #1
  406560:	4770      	bx	lr
  406562:	bf00      	nop

00406564 <__lo0bits>:
  406564:	6803      	ldr	r3, [r0, #0]
  406566:	f013 0207 	ands.w	r2, r3, #7
  40656a:	4601      	mov	r1, r0
  40656c:	d007      	beq.n	40657e <__lo0bits+0x1a>
  40656e:	07da      	lsls	r2, r3, #31
  406570:	d421      	bmi.n	4065b6 <__lo0bits+0x52>
  406572:	0798      	lsls	r0, r3, #30
  406574:	d421      	bmi.n	4065ba <__lo0bits+0x56>
  406576:	089b      	lsrs	r3, r3, #2
  406578:	600b      	str	r3, [r1, #0]
  40657a:	2002      	movs	r0, #2
  40657c:	4770      	bx	lr
  40657e:	b298      	uxth	r0, r3
  406580:	b198      	cbz	r0, 4065aa <__lo0bits+0x46>
  406582:	4610      	mov	r0, r2
  406584:	f013 0fff 	tst.w	r3, #255	; 0xff
  406588:	bf04      	itt	eq
  40658a:	0a1b      	lsreq	r3, r3, #8
  40658c:	3008      	addeq	r0, #8
  40658e:	071a      	lsls	r2, r3, #28
  406590:	bf04      	itt	eq
  406592:	091b      	lsreq	r3, r3, #4
  406594:	3004      	addeq	r0, #4
  406596:	079a      	lsls	r2, r3, #30
  406598:	bf04      	itt	eq
  40659a:	089b      	lsreq	r3, r3, #2
  40659c:	3002      	addeq	r0, #2
  40659e:	07da      	lsls	r2, r3, #31
  4065a0:	d407      	bmi.n	4065b2 <__lo0bits+0x4e>
  4065a2:	085b      	lsrs	r3, r3, #1
  4065a4:	d104      	bne.n	4065b0 <__lo0bits+0x4c>
  4065a6:	2020      	movs	r0, #32
  4065a8:	4770      	bx	lr
  4065aa:	0c1b      	lsrs	r3, r3, #16
  4065ac:	2010      	movs	r0, #16
  4065ae:	e7e9      	b.n	406584 <__lo0bits+0x20>
  4065b0:	3001      	adds	r0, #1
  4065b2:	600b      	str	r3, [r1, #0]
  4065b4:	4770      	bx	lr
  4065b6:	2000      	movs	r0, #0
  4065b8:	4770      	bx	lr
  4065ba:	085b      	lsrs	r3, r3, #1
  4065bc:	600b      	str	r3, [r1, #0]
  4065be:	2001      	movs	r0, #1
  4065c0:	4770      	bx	lr
  4065c2:	bf00      	nop

004065c4 <__i2b>:
  4065c4:	b510      	push	{r4, lr}
  4065c6:	460c      	mov	r4, r1
  4065c8:	2101      	movs	r1, #1
  4065ca:	f7ff ff3b 	bl	406444 <_Balloc>
  4065ce:	2201      	movs	r2, #1
  4065d0:	6144      	str	r4, [r0, #20]
  4065d2:	6102      	str	r2, [r0, #16]
  4065d4:	bd10      	pop	{r4, pc}
  4065d6:	bf00      	nop

004065d8 <__multiply>:
  4065d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065dc:	690c      	ldr	r4, [r1, #16]
  4065de:	6915      	ldr	r5, [r2, #16]
  4065e0:	42ac      	cmp	r4, r5
  4065e2:	b083      	sub	sp, #12
  4065e4:	468b      	mov	fp, r1
  4065e6:	4616      	mov	r6, r2
  4065e8:	da04      	bge.n	4065f4 <__multiply+0x1c>
  4065ea:	4622      	mov	r2, r4
  4065ec:	46b3      	mov	fp, r6
  4065ee:	462c      	mov	r4, r5
  4065f0:	460e      	mov	r6, r1
  4065f2:	4615      	mov	r5, r2
  4065f4:	f8db 3008 	ldr.w	r3, [fp, #8]
  4065f8:	f8db 1004 	ldr.w	r1, [fp, #4]
  4065fc:	eb04 0805 	add.w	r8, r4, r5
  406600:	4598      	cmp	r8, r3
  406602:	bfc8      	it	gt
  406604:	3101      	addgt	r1, #1
  406606:	f7ff ff1d 	bl	406444 <_Balloc>
  40660a:	f100 0914 	add.w	r9, r0, #20
  40660e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406612:	45d1      	cmp	r9, sl
  406614:	9000      	str	r0, [sp, #0]
  406616:	d205      	bcs.n	406624 <__multiply+0x4c>
  406618:	464b      	mov	r3, r9
  40661a:	2100      	movs	r1, #0
  40661c:	f843 1b04 	str.w	r1, [r3], #4
  406620:	459a      	cmp	sl, r3
  406622:	d8fb      	bhi.n	40661c <__multiply+0x44>
  406624:	f106 0c14 	add.w	ip, r6, #20
  406628:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40662c:	f10b 0b14 	add.w	fp, fp, #20
  406630:	459c      	cmp	ip, r3
  406632:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406636:	d24c      	bcs.n	4066d2 <__multiply+0xfa>
  406638:	f8cd a004 	str.w	sl, [sp, #4]
  40663c:	469a      	mov	sl, r3
  40663e:	f8dc 5000 	ldr.w	r5, [ip]
  406642:	b2af      	uxth	r7, r5
  406644:	b1ef      	cbz	r7, 406682 <__multiply+0xaa>
  406646:	2100      	movs	r1, #0
  406648:	464d      	mov	r5, r9
  40664a:	465e      	mov	r6, fp
  40664c:	460c      	mov	r4, r1
  40664e:	f856 2b04 	ldr.w	r2, [r6], #4
  406652:	6828      	ldr	r0, [r5, #0]
  406654:	b293      	uxth	r3, r2
  406656:	b281      	uxth	r1, r0
  406658:	fb07 1303 	mla	r3, r7, r3, r1
  40665c:	0c12      	lsrs	r2, r2, #16
  40665e:	0c01      	lsrs	r1, r0, #16
  406660:	4423      	add	r3, r4
  406662:	fb07 1102 	mla	r1, r7, r2, r1
  406666:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40666a:	b29b      	uxth	r3, r3
  40666c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406670:	45b6      	cmp	lr, r6
  406672:	f845 3b04 	str.w	r3, [r5], #4
  406676:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40667a:	d8e8      	bhi.n	40664e <__multiply+0x76>
  40667c:	602c      	str	r4, [r5, #0]
  40667e:	f8dc 5000 	ldr.w	r5, [ip]
  406682:	0c2d      	lsrs	r5, r5, #16
  406684:	d01d      	beq.n	4066c2 <__multiply+0xea>
  406686:	f8d9 3000 	ldr.w	r3, [r9]
  40668a:	4648      	mov	r0, r9
  40668c:	461c      	mov	r4, r3
  40668e:	4659      	mov	r1, fp
  406690:	2200      	movs	r2, #0
  406692:	880e      	ldrh	r6, [r1, #0]
  406694:	0c24      	lsrs	r4, r4, #16
  406696:	fb05 4406 	mla	r4, r5, r6, r4
  40669a:	4422      	add	r2, r4
  40669c:	b29b      	uxth	r3, r3
  40669e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4066a2:	f840 3b04 	str.w	r3, [r0], #4
  4066a6:	f851 3b04 	ldr.w	r3, [r1], #4
  4066aa:	6804      	ldr	r4, [r0, #0]
  4066ac:	0c1b      	lsrs	r3, r3, #16
  4066ae:	b2a6      	uxth	r6, r4
  4066b0:	fb05 6303 	mla	r3, r5, r3, r6
  4066b4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4066b8:	458e      	cmp	lr, r1
  4066ba:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4066be:	d8e8      	bhi.n	406692 <__multiply+0xba>
  4066c0:	6003      	str	r3, [r0, #0]
  4066c2:	f10c 0c04 	add.w	ip, ip, #4
  4066c6:	45e2      	cmp	sl, ip
  4066c8:	f109 0904 	add.w	r9, r9, #4
  4066cc:	d8b7      	bhi.n	40663e <__multiply+0x66>
  4066ce:	f8dd a004 	ldr.w	sl, [sp, #4]
  4066d2:	f1b8 0f00 	cmp.w	r8, #0
  4066d6:	dd0b      	ble.n	4066f0 <__multiply+0x118>
  4066d8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4066dc:	f1aa 0a04 	sub.w	sl, sl, #4
  4066e0:	b11b      	cbz	r3, 4066ea <__multiply+0x112>
  4066e2:	e005      	b.n	4066f0 <__multiply+0x118>
  4066e4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4066e8:	b913      	cbnz	r3, 4066f0 <__multiply+0x118>
  4066ea:	f1b8 0801 	subs.w	r8, r8, #1
  4066ee:	d1f9      	bne.n	4066e4 <__multiply+0x10c>
  4066f0:	9800      	ldr	r0, [sp, #0]
  4066f2:	f8c0 8010 	str.w	r8, [r0, #16]
  4066f6:	b003      	add	sp, #12
  4066f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004066fc <__pow5mult>:
  4066fc:	f012 0303 	ands.w	r3, r2, #3
  406700:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406704:	4614      	mov	r4, r2
  406706:	4607      	mov	r7, r0
  406708:	d12e      	bne.n	406768 <__pow5mult+0x6c>
  40670a:	460d      	mov	r5, r1
  40670c:	10a4      	asrs	r4, r4, #2
  40670e:	d01c      	beq.n	40674a <__pow5mult+0x4e>
  406710:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406712:	b396      	cbz	r6, 40677a <__pow5mult+0x7e>
  406714:	07e3      	lsls	r3, r4, #31
  406716:	f04f 0800 	mov.w	r8, #0
  40671a:	d406      	bmi.n	40672a <__pow5mult+0x2e>
  40671c:	1064      	asrs	r4, r4, #1
  40671e:	d014      	beq.n	40674a <__pow5mult+0x4e>
  406720:	6830      	ldr	r0, [r6, #0]
  406722:	b1a8      	cbz	r0, 406750 <__pow5mult+0x54>
  406724:	4606      	mov	r6, r0
  406726:	07e3      	lsls	r3, r4, #31
  406728:	d5f8      	bpl.n	40671c <__pow5mult+0x20>
  40672a:	4632      	mov	r2, r6
  40672c:	4629      	mov	r1, r5
  40672e:	4638      	mov	r0, r7
  406730:	f7ff ff52 	bl	4065d8 <__multiply>
  406734:	b1b5      	cbz	r5, 406764 <__pow5mult+0x68>
  406736:	686a      	ldr	r2, [r5, #4]
  406738:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40673a:	1064      	asrs	r4, r4, #1
  40673c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406740:	6029      	str	r1, [r5, #0]
  406742:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406746:	4605      	mov	r5, r0
  406748:	d1ea      	bne.n	406720 <__pow5mult+0x24>
  40674a:	4628      	mov	r0, r5
  40674c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406750:	4632      	mov	r2, r6
  406752:	4631      	mov	r1, r6
  406754:	4638      	mov	r0, r7
  406756:	f7ff ff3f 	bl	4065d8 <__multiply>
  40675a:	6030      	str	r0, [r6, #0]
  40675c:	f8c0 8000 	str.w	r8, [r0]
  406760:	4606      	mov	r6, r0
  406762:	e7e0      	b.n	406726 <__pow5mult+0x2a>
  406764:	4605      	mov	r5, r0
  406766:	e7d9      	b.n	40671c <__pow5mult+0x20>
  406768:	1e5a      	subs	r2, r3, #1
  40676a:	4d0b      	ldr	r5, [pc, #44]	; (406798 <__pow5mult+0x9c>)
  40676c:	2300      	movs	r3, #0
  40676e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406772:	f7ff fe97 	bl	4064a4 <__multadd>
  406776:	4605      	mov	r5, r0
  406778:	e7c8      	b.n	40670c <__pow5mult+0x10>
  40677a:	2101      	movs	r1, #1
  40677c:	4638      	mov	r0, r7
  40677e:	f7ff fe61 	bl	406444 <_Balloc>
  406782:	f240 2171 	movw	r1, #625	; 0x271
  406786:	2201      	movs	r2, #1
  406788:	2300      	movs	r3, #0
  40678a:	6141      	str	r1, [r0, #20]
  40678c:	6102      	str	r2, [r0, #16]
  40678e:	4606      	mov	r6, r0
  406790:	64b8      	str	r0, [r7, #72]	; 0x48
  406792:	6003      	str	r3, [r0, #0]
  406794:	e7be      	b.n	406714 <__pow5mult+0x18>
  406796:	bf00      	nop
  406798:	00408210 	.word	0x00408210

0040679c <__lshift>:
  40679c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4067a0:	4691      	mov	r9, r2
  4067a2:	690a      	ldr	r2, [r1, #16]
  4067a4:	688b      	ldr	r3, [r1, #8]
  4067a6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4067aa:	eb04 0802 	add.w	r8, r4, r2
  4067ae:	f108 0501 	add.w	r5, r8, #1
  4067b2:	429d      	cmp	r5, r3
  4067b4:	460e      	mov	r6, r1
  4067b6:	4607      	mov	r7, r0
  4067b8:	6849      	ldr	r1, [r1, #4]
  4067ba:	dd04      	ble.n	4067c6 <__lshift+0x2a>
  4067bc:	005b      	lsls	r3, r3, #1
  4067be:	429d      	cmp	r5, r3
  4067c0:	f101 0101 	add.w	r1, r1, #1
  4067c4:	dcfa      	bgt.n	4067bc <__lshift+0x20>
  4067c6:	4638      	mov	r0, r7
  4067c8:	f7ff fe3c 	bl	406444 <_Balloc>
  4067cc:	2c00      	cmp	r4, #0
  4067ce:	f100 0314 	add.w	r3, r0, #20
  4067d2:	dd06      	ble.n	4067e2 <__lshift+0x46>
  4067d4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4067d8:	2100      	movs	r1, #0
  4067da:	f843 1b04 	str.w	r1, [r3], #4
  4067de:	429a      	cmp	r2, r3
  4067e0:	d1fb      	bne.n	4067da <__lshift+0x3e>
  4067e2:	6934      	ldr	r4, [r6, #16]
  4067e4:	f106 0114 	add.w	r1, r6, #20
  4067e8:	f019 091f 	ands.w	r9, r9, #31
  4067ec:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4067f0:	d01d      	beq.n	40682e <__lshift+0x92>
  4067f2:	f1c9 0c20 	rsb	ip, r9, #32
  4067f6:	2200      	movs	r2, #0
  4067f8:	680c      	ldr	r4, [r1, #0]
  4067fa:	fa04 f409 	lsl.w	r4, r4, r9
  4067fe:	4314      	orrs	r4, r2
  406800:	f843 4b04 	str.w	r4, [r3], #4
  406804:	f851 2b04 	ldr.w	r2, [r1], #4
  406808:	458e      	cmp	lr, r1
  40680a:	fa22 f20c 	lsr.w	r2, r2, ip
  40680e:	d8f3      	bhi.n	4067f8 <__lshift+0x5c>
  406810:	601a      	str	r2, [r3, #0]
  406812:	b10a      	cbz	r2, 406818 <__lshift+0x7c>
  406814:	f108 0502 	add.w	r5, r8, #2
  406818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40681a:	6872      	ldr	r2, [r6, #4]
  40681c:	3d01      	subs	r5, #1
  40681e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406822:	6105      	str	r5, [r0, #16]
  406824:	6031      	str	r1, [r6, #0]
  406826:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40682a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40682e:	3b04      	subs	r3, #4
  406830:	f851 2b04 	ldr.w	r2, [r1], #4
  406834:	f843 2f04 	str.w	r2, [r3, #4]!
  406838:	458e      	cmp	lr, r1
  40683a:	d8f9      	bhi.n	406830 <__lshift+0x94>
  40683c:	e7ec      	b.n	406818 <__lshift+0x7c>
  40683e:	bf00      	nop

00406840 <__mcmp>:
  406840:	b430      	push	{r4, r5}
  406842:	690b      	ldr	r3, [r1, #16]
  406844:	4605      	mov	r5, r0
  406846:	6900      	ldr	r0, [r0, #16]
  406848:	1ac0      	subs	r0, r0, r3
  40684a:	d10f      	bne.n	40686c <__mcmp+0x2c>
  40684c:	009b      	lsls	r3, r3, #2
  40684e:	3514      	adds	r5, #20
  406850:	3114      	adds	r1, #20
  406852:	4419      	add	r1, r3
  406854:	442b      	add	r3, r5
  406856:	e001      	b.n	40685c <__mcmp+0x1c>
  406858:	429d      	cmp	r5, r3
  40685a:	d207      	bcs.n	40686c <__mcmp+0x2c>
  40685c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406860:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406864:	4294      	cmp	r4, r2
  406866:	d0f7      	beq.n	406858 <__mcmp+0x18>
  406868:	d302      	bcc.n	406870 <__mcmp+0x30>
  40686a:	2001      	movs	r0, #1
  40686c:	bc30      	pop	{r4, r5}
  40686e:	4770      	bx	lr
  406870:	f04f 30ff 	mov.w	r0, #4294967295
  406874:	e7fa      	b.n	40686c <__mcmp+0x2c>
  406876:	bf00      	nop

00406878 <__mdiff>:
  406878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40687c:	690f      	ldr	r7, [r1, #16]
  40687e:	460e      	mov	r6, r1
  406880:	6911      	ldr	r1, [r2, #16]
  406882:	1a7f      	subs	r7, r7, r1
  406884:	2f00      	cmp	r7, #0
  406886:	4690      	mov	r8, r2
  406888:	d117      	bne.n	4068ba <__mdiff+0x42>
  40688a:	0089      	lsls	r1, r1, #2
  40688c:	f106 0514 	add.w	r5, r6, #20
  406890:	f102 0e14 	add.w	lr, r2, #20
  406894:	186b      	adds	r3, r5, r1
  406896:	4471      	add	r1, lr
  406898:	e001      	b.n	40689e <__mdiff+0x26>
  40689a:	429d      	cmp	r5, r3
  40689c:	d25c      	bcs.n	406958 <__mdiff+0xe0>
  40689e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4068a2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4068a6:	42a2      	cmp	r2, r4
  4068a8:	d0f7      	beq.n	40689a <__mdiff+0x22>
  4068aa:	d25e      	bcs.n	40696a <__mdiff+0xf2>
  4068ac:	4633      	mov	r3, r6
  4068ae:	462c      	mov	r4, r5
  4068b0:	4646      	mov	r6, r8
  4068b2:	4675      	mov	r5, lr
  4068b4:	4698      	mov	r8, r3
  4068b6:	2701      	movs	r7, #1
  4068b8:	e005      	b.n	4068c6 <__mdiff+0x4e>
  4068ba:	db58      	blt.n	40696e <__mdiff+0xf6>
  4068bc:	f106 0514 	add.w	r5, r6, #20
  4068c0:	f108 0414 	add.w	r4, r8, #20
  4068c4:	2700      	movs	r7, #0
  4068c6:	6871      	ldr	r1, [r6, #4]
  4068c8:	f7ff fdbc 	bl	406444 <_Balloc>
  4068cc:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4068d0:	6936      	ldr	r6, [r6, #16]
  4068d2:	60c7      	str	r7, [r0, #12]
  4068d4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4068d8:	46a6      	mov	lr, r4
  4068da:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4068de:	f100 0414 	add.w	r4, r0, #20
  4068e2:	2300      	movs	r3, #0
  4068e4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4068e8:	f855 8b04 	ldr.w	r8, [r5], #4
  4068ec:	b28a      	uxth	r2, r1
  4068ee:	fa13 f388 	uxtah	r3, r3, r8
  4068f2:	0c09      	lsrs	r1, r1, #16
  4068f4:	1a9a      	subs	r2, r3, r2
  4068f6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4068fa:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4068fe:	b292      	uxth	r2, r2
  406900:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406904:	45f4      	cmp	ip, lr
  406906:	f844 2b04 	str.w	r2, [r4], #4
  40690a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40690e:	d8e9      	bhi.n	4068e4 <__mdiff+0x6c>
  406910:	42af      	cmp	r7, r5
  406912:	d917      	bls.n	406944 <__mdiff+0xcc>
  406914:	46a4      	mov	ip, r4
  406916:	46ae      	mov	lr, r5
  406918:	f85e 2b04 	ldr.w	r2, [lr], #4
  40691c:	fa13 f382 	uxtah	r3, r3, r2
  406920:	1419      	asrs	r1, r3, #16
  406922:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406926:	b29b      	uxth	r3, r3
  406928:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40692c:	4577      	cmp	r7, lr
  40692e:	f84c 2b04 	str.w	r2, [ip], #4
  406932:	ea4f 4321 	mov.w	r3, r1, asr #16
  406936:	d8ef      	bhi.n	406918 <__mdiff+0xa0>
  406938:	43ed      	mvns	r5, r5
  40693a:	442f      	add	r7, r5
  40693c:	f027 0703 	bic.w	r7, r7, #3
  406940:	3704      	adds	r7, #4
  406942:	443c      	add	r4, r7
  406944:	3c04      	subs	r4, #4
  406946:	b922      	cbnz	r2, 406952 <__mdiff+0xda>
  406948:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40694c:	3e01      	subs	r6, #1
  40694e:	2b00      	cmp	r3, #0
  406950:	d0fa      	beq.n	406948 <__mdiff+0xd0>
  406952:	6106      	str	r6, [r0, #16]
  406954:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406958:	2100      	movs	r1, #0
  40695a:	f7ff fd73 	bl	406444 <_Balloc>
  40695e:	2201      	movs	r2, #1
  406960:	2300      	movs	r3, #0
  406962:	6102      	str	r2, [r0, #16]
  406964:	6143      	str	r3, [r0, #20]
  406966:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40696a:	4674      	mov	r4, lr
  40696c:	e7ab      	b.n	4068c6 <__mdiff+0x4e>
  40696e:	4633      	mov	r3, r6
  406970:	f106 0414 	add.w	r4, r6, #20
  406974:	f102 0514 	add.w	r5, r2, #20
  406978:	4616      	mov	r6, r2
  40697a:	2701      	movs	r7, #1
  40697c:	4698      	mov	r8, r3
  40697e:	e7a2      	b.n	4068c6 <__mdiff+0x4e>

00406980 <__d2b>:
  406980:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406984:	b082      	sub	sp, #8
  406986:	2101      	movs	r1, #1
  406988:	461c      	mov	r4, r3
  40698a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40698e:	4615      	mov	r5, r2
  406990:	9e08      	ldr	r6, [sp, #32]
  406992:	f7ff fd57 	bl	406444 <_Balloc>
  406996:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40699a:	4680      	mov	r8, r0
  40699c:	b10f      	cbz	r7, 4069a2 <__d2b+0x22>
  40699e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4069a2:	9401      	str	r4, [sp, #4]
  4069a4:	b31d      	cbz	r5, 4069ee <__d2b+0x6e>
  4069a6:	a802      	add	r0, sp, #8
  4069a8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4069ac:	f7ff fdda 	bl	406564 <__lo0bits>
  4069b0:	2800      	cmp	r0, #0
  4069b2:	d134      	bne.n	406a1e <__d2b+0x9e>
  4069b4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4069b8:	f8c8 2014 	str.w	r2, [r8, #20]
  4069bc:	2b00      	cmp	r3, #0
  4069be:	bf0c      	ite	eq
  4069c0:	2101      	moveq	r1, #1
  4069c2:	2102      	movne	r1, #2
  4069c4:	f8c8 3018 	str.w	r3, [r8, #24]
  4069c8:	f8c8 1010 	str.w	r1, [r8, #16]
  4069cc:	b9df      	cbnz	r7, 406a06 <__d2b+0x86>
  4069ce:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4069d2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4069d6:	6030      	str	r0, [r6, #0]
  4069d8:	6918      	ldr	r0, [r3, #16]
  4069da:	f7ff fda3 	bl	406524 <__hi0bits>
  4069de:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4069e0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4069e4:	6018      	str	r0, [r3, #0]
  4069e6:	4640      	mov	r0, r8
  4069e8:	b002      	add	sp, #8
  4069ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4069ee:	a801      	add	r0, sp, #4
  4069f0:	f7ff fdb8 	bl	406564 <__lo0bits>
  4069f4:	9b01      	ldr	r3, [sp, #4]
  4069f6:	f8c8 3014 	str.w	r3, [r8, #20]
  4069fa:	2101      	movs	r1, #1
  4069fc:	3020      	adds	r0, #32
  4069fe:	f8c8 1010 	str.w	r1, [r8, #16]
  406a02:	2f00      	cmp	r7, #0
  406a04:	d0e3      	beq.n	4069ce <__d2b+0x4e>
  406a06:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406a08:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406a0c:	4407      	add	r7, r0
  406a0e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406a12:	6037      	str	r7, [r6, #0]
  406a14:	6018      	str	r0, [r3, #0]
  406a16:	4640      	mov	r0, r8
  406a18:	b002      	add	sp, #8
  406a1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406a1e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406a22:	f1c0 0220 	rsb	r2, r0, #32
  406a26:	fa03 f202 	lsl.w	r2, r3, r2
  406a2a:	430a      	orrs	r2, r1
  406a2c:	40c3      	lsrs	r3, r0
  406a2e:	9301      	str	r3, [sp, #4]
  406a30:	f8c8 2014 	str.w	r2, [r8, #20]
  406a34:	e7c2      	b.n	4069bc <__d2b+0x3c>
  406a36:	bf00      	nop

00406a38 <_realloc_r>:
  406a38:	2900      	cmp	r1, #0
  406a3a:	f000 8095 	beq.w	406b68 <_realloc_r+0x130>
  406a3e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a42:	460d      	mov	r5, r1
  406a44:	4616      	mov	r6, r2
  406a46:	b083      	sub	sp, #12
  406a48:	4680      	mov	r8, r0
  406a4a:	f106 070b 	add.w	r7, r6, #11
  406a4e:	f7ff fced 	bl	40642c <__malloc_lock>
  406a52:	f855 ec04 	ldr.w	lr, [r5, #-4]
  406a56:	2f16      	cmp	r7, #22
  406a58:	f02e 0403 	bic.w	r4, lr, #3
  406a5c:	f1a5 0908 	sub.w	r9, r5, #8
  406a60:	d83c      	bhi.n	406adc <_realloc_r+0xa4>
  406a62:	2210      	movs	r2, #16
  406a64:	4617      	mov	r7, r2
  406a66:	42be      	cmp	r6, r7
  406a68:	d83d      	bhi.n	406ae6 <_realloc_r+0xae>
  406a6a:	4294      	cmp	r4, r2
  406a6c:	da43      	bge.n	406af6 <_realloc_r+0xbe>
  406a6e:	4bc4      	ldr	r3, [pc, #784]	; (406d80 <_realloc_r+0x348>)
  406a70:	6899      	ldr	r1, [r3, #8]
  406a72:	eb09 0004 	add.w	r0, r9, r4
  406a76:	4288      	cmp	r0, r1
  406a78:	f000 80b4 	beq.w	406be4 <_realloc_r+0x1ac>
  406a7c:	6843      	ldr	r3, [r0, #4]
  406a7e:	f023 0101 	bic.w	r1, r3, #1
  406a82:	4401      	add	r1, r0
  406a84:	6849      	ldr	r1, [r1, #4]
  406a86:	07c9      	lsls	r1, r1, #31
  406a88:	d54c      	bpl.n	406b24 <_realloc_r+0xec>
  406a8a:	f01e 0f01 	tst.w	lr, #1
  406a8e:	f000 809b 	beq.w	406bc8 <_realloc_r+0x190>
  406a92:	4631      	mov	r1, r6
  406a94:	4640      	mov	r0, r8
  406a96:	f7ff f8b1 	bl	405bfc <_malloc_r>
  406a9a:	4606      	mov	r6, r0
  406a9c:	2800      	cmp	r0, #0
  406a9e:	d03a      	beq.n	406b16 <_realloc_r+0xde>
  406aa0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406aa4:	f023 0301 	bic.w	r3, r3, #1
  406aa8:	444b      	add	r3, r9
  406aaa:	f1a0 0208 	sub.w	r2, r0, #8
  406aae:	429a      	cmp	r2, r3
  406ab0:	f000 8121 	beq.w	406cf6 <_realloc_r+0x2be>
  406ab4:	1f22      	subs	r2, r4, #4
  406ab6:	2a24      	cmp	r2, #36	; 0x24
  406ab8:	f200 8107 	bhi.w	406cca <_realloc_r+0x292>
  406abc:	2a13      	cmp	r2, #19
  406abe:	f200 80db 	bhi.w	406c78 <_realloc_r+0x240>
  406ac2:	4603      	mov	r3, r0
  406ac4:	462a      	mov	r2, r5
  406ac6:	6811      	ldr	r1, [r2, #0]
  406ac8:	6019      	str	r1, [r3, #0]
  406aca:	6851      	ldr	r1, [r2, #4]
  406acc:	6059      	str	r1, [r3, #4]
  406ace:	6892      	ldr	r2, [r2, #8]
  406ad0:	609a      	str	r2, [r3, #8]
  406ad2:	4629      	mov	r1, r5
  406ad4:	4640      	mov	r0, r8
  406ad6:	f7fe fd4d 	bl	405574 <_free_r>
  406ada:	e01c      	b.n	406b16 <_realloc_r+0xde>
  406adc:	f027 0707 	bic.w	r7, r7, #7
  406ae0:	2f00      	cmp	r7, #0
  406ae2:	463a      	mov	r2, r7
  406ae4:	dabf      	bge.n	406a66 <_realloc_r+0x2e>
  406ae6:	2600      	movs	r6, #0
  406ae8:	230c      	movs	r3, #12
  406aea:	4630      	mov	r0, r6
  406aec:	f8c8 3000 	str.w	r3, [r8]
  406af0:	b003      	add	sp, #12
  406af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406af6:	462e      	mov	r6, r5
  406af8:	1be3      	subs	r3, r4, r7
  406afa:	2b0f      	cmp	r3, #15
  406afc:	d81e      	bhi.n	406b3c <_realloc_r+0x104>
  406afe:	f8d9 3004 	ldr.w	r3, [r9, #4]
  406b02:	f003 0301 	and.w	r3, r3, #1
  406b06:	4323      	orrs	r3, r4
  406b08:	444c      	add	r4, r9
  406b0a:	f8c9 3004 	str.w	r3, [r9, #4]
  406b0e:	6863      	ldr	r3, [r4, #4]
  406b10:	f043 0301 	orr.w	r3, r3, #1
  406b14:	6063      	str	r3, [r4, #4]
  406b16:	4640      	mov	r0, r8
  406b18:	f7ff fc8e 	bl	406438 <__malloc_unlock>
  406b1c:	4630      	mov	r0, r6
  406b1e:	b003      	add	sp, #12
  406b20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406b24:	f023 0303 	bic.w	r3, r3, #3
  406b28:	18e1      	adds	r1, r4, r3
  406b2a:	4291      	cmp	r1, r2
  406b2c:	db1f      	blt.n	406b6e <_realloc_r+0x136>
  406b2e:	68c3      	ldr	r3, [r0, #12]
  406b30:	6882      	ldr	r2, [r0, #8]
  406b32:	462e      	mov	r6, r5
  406b34:	60d3      	str	r3, [r2, #12]
  406b36:	460c      	mov	r4, r1
  406b38:	609a      	str	r2, [r3, #8]
  406b3a:	e7dd      	b.n	406af8 <_realloc_r+0xc0>
  406b3c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  406b40:	eb09 0107 	add.w	r1, r9, r7
  406b44:	f002 0201 	and.w	r2, r2, #1
  406b48:	444c      	add	r4, r9
  406b4a:	f043 0301 	orr.w	r3, r3, #1
  406b4e:	4317      	orrs	r7, r2
  406b50:	f8c9 7004 	str.w	r7, [r9, #4]
  406b54:	604b      	str	r3, [r1, #4]
  406b56:	6863      	ldr	r3, [r4, #4]
  406b58:	f043 0301 	orr.w	r3, r3, #1
  406b5c:	3108      	adds	r1, #8
  406b5e:	6063      	str	r3, [r4, #4]
  406b60:	4640      	mov	r0, r8
  406b62:	f7fe fd07 	bl	405574 <_free_r>
  406b66:	e7d6      	b.n	406b16 <_realloc_r+0xde>
  406b68:	4611      	mov	r1, r2
  406b6a:	f7ff b847 	b.w	405bfc <_malloc_r>
  406b6e:	f01e 0f01 	tst.w	lr, #1
  406b72:	d18e      	bne.n	406a92 <_realloc_r+0x5a>
  406b74:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406b78:	eba9 0a01 	sub.w	sl, r9, r1
  406b7c:	f8da 1004 	ldr.w	r1, [sl, #4]
  406b80:	f021 0103 	bic.w	r1, r1, #3
  406b84:	440b      	add	r3, r1
  406b86:	4423      	add	r3, r4
  406b88:	4293      	cmp	r3, r2
  406b8a:	db25      	blt.n	406bd8 <_realloc_r+0x1a0>
  406b8c:	68c2      	ldr	r2, [r0, #12]
  406b8e:	6881      	ldr	r1, [r0, #8]
  406b90:	4656      	mov	r6, sl
  406b92:	60ca      	str	r2, [r1, #12]
  406b94:	6091      	str	r1, [r2, #8]
  406b96:	f8da 100c 	ldr.w	r1, [sl, #12]
  406b9a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406b9e:	1f22      	subs	r2, r4, #4
  406ba0:	2a24      	cmp	r2, #36	; 0x24
  406ba2:	60c1      	str	r1, [r0, #12]
  406ba4:	6088      	str	r0, [r1, #8]
  406ba6:	f200 8094 	bhi.w	406cd2 <_realloc_r+0x29a>
  406baa:	2a13      	cmp	r2, #19
  406bac:	d96f      	bls.n	406c8e <_realloc_r+0x256>
  406bae:	6829      	ldr	r1, [r5, #0]
  406bb0:	f8ca 1008 	str.w	r1, [sl, #8]
  406bb4:	6869      	ldr	r1, [r5, #4]
  406bb6:	f8ca 100c 	str.w	r1, [sl, #12]
  406bba:	2a1b      	cmp	r2, #27
  406bbc:	f200 80a2 	bhi.w	406d04 <_realloc_r+0x2cc>
  406bc0:	3508      	adds	r5, #8
  406bc2:	f10a 0210 	add.w	r2, sl, #16
  406bc6:	e063      	b.n	406c90 <_realloc_r+0x258>
  406bc8:	f855 3c08 	ldr.w	r3, [r5, #-8]
  406bcc:	eba9 0a03 	sub.w	sl, r9, r3
  406bd0:	f8da 1004 	ldr.w	r1, [sl, #4]
  406bd4:	f021 0103 	bic.w	r1, r1, #3
  406bd8:	1863      	adds	r3, r4, r1
  406bda:	4293      	cmp	r3, r2
  406bdc:	f6ff af59 	blt.w	406a92 <_realloc_r+0x5a>
  406be0:	4656      	mov	r6, sl
  406be2:	e7d8      	b.n	406b96 <_realloc_r+0x15e>
  406be4:	6841      	ldr	r1, [r0, #4]
  406be6:	f021 0b03 	bic.w	fp, r1, #3
  406bea:	44a3      	add	fp, r4
  406bec:	f107 0010 	add.w	r0, r7, #16
  406bf0:	4583      	cmp	fp, r0
  406bf2:	da56      	bge.n	406ca2 <_realloc_r+0x26a>
  406bf4:	f01e 0f01 	tst.w	lr, #1
  406bf8:	f47f af4b 	bne.w	406a92 <_realloc_r+0x5a>
  406bfc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  406c00:	eba9 0a01 	sub.w	sl, r9, r1
  406c04:	f8da 1004 	ldr.w	r1, [sl, #4]
  406c08:	f021 0103 	bic.w	r1, r1, #3
  406c0c:	448b      	add	fp, r1
  406c0e:	4558      	cmp	r0, fp
  406c10:	dce2      	bgt.n	406bd8 <_realloc_r+0x1a0>
  406c12:	4656      	mov	r6, sl
  406c14:	f8da 100c 	ldr.w	r1, [sl, #12]
  406c18:	f856 0f08 	ldr.w	r0, [r6, #8]!
  406c1c:	1f22      	subs	r2, r4, #4
  406c1e:	2a24      	cmp	r2, #36	; 0x24
  406c20:	60c1      	str	r1, [r0, #12]
  406c22:	6088      	str	r0, [r1, #8]
  406c24:	f200 808f 	bhi.w	406d46 <_realloc_r+0x30e>
  406c28:	2a13      	cmp	r2, #19
  406c2a:	f240 808a 	bls.w	406d42 <_realloc_r+0x30a>
  406c2e:	6829      	ldr	r1, [r5, #0]
  406c30:	f8ca 1008 	str.w	r1, [sl, #8]
  406c34:	6869      	ldr	r1, [r5, #4]
  406c36:	f8ca 100c 	str.w	r1, [sl, #12]
  406c3a:	2a1b      	cmp	r2, #27
  406c3c:	f200 808a 	bhi.w	406d54 <_realloc_r+0x31c>
  406c40:	3508      	adds	r5, #8
  406c42:	f10a 0210 	add.w	r2, sl, #16
  406c46:	6829      	ldr	r1, [r5, #0]
  406c48:	6011      	str	r1, [r2, #0]
  406c4a:	6869      	ldr	r1, [r5, #4]
  406c4c:	6051      	str	r1, [r2, #4]
  406c4e:	68a9      	ldr	r1, [r5, #8]
  406c50:	6091      	str	r1, [r2, #8]
  406c52:	eb0a 0107 	add.w	r1, sl, r7
  406c56:	ebab 0207 	sub.w	r2, fp, r7
  406c5a:	f042 0201 	orr.w	r2, r2, #1
  406c5e:	6099      	str	r1, [r3, #8]
  406c60:	604a      	str	r2, [r1, #4]
  406c62:	f8da 3004 	ldr.w	r3, [sl, #4]
  406c66:	f003 0301 	and.w	r3, r3, #1
  406c6a:	431f      	orrs	r7, r3
  406c6c:	4640      	mov	r0, r8
  406c6e:	f8ca 7004 	str.w	r7, [sl, #4]
  406c72:	f7ff fbe1 	bl	406438 <__malloc_unlock>
  406c76:	e751      	b.n	406b1c <_realloc_r+0xe4>
  406c78:	682b      	ldr	r3, [r5, #0]
  406c7a:	6003      	str	r3, [r0, #0]
  406c7c:	686b      	ldr	r3, [r5, #4]
  406c7e:	6043      	str	r3, [r0, #4]
  406c80:	2a1b      	cmp	r2, #27
  406c82:	d82d      	bhi.n	406ce0 <_realloc_r+0x2a8>
  406c84:	f100 0308 	add.w	r3, r0, #8
  406c88:	f105 0208 	add.w	r2, r5, #8
  406c8c:	e71b      	b.n	406ac6 <_realloc_r+0x8e>
  406c8e:	4632      	mov	r2, r6
  406c90:	6829      	ldr	r1, [r5, #0]
  406c92:	6011      	str	r1, [r2, #0]
  406c94:	6869      	ldr	r1, [r5, #4]
  406c96:	6051      	str	r1, [r2, #4]
  406c98:	68a9      	ldr	r1, [r5, #8]
  406c9a:	6091      	str	r1, [r2, #8]
  406c9c:	461c      	mov	r4, r3
  406c9e:	46d1      	mov	r9, sl
  406ca0:	e72a      	b.n	406af8 <_realloc_r+0xc0>
  406ca2:	eb09 0107 	add.w	r1, r9, r7
  406ca6:	ebab 0b07 	sub.w	fp, fp, r7
  406caa:	f04b 0201 	orr.w	r2, fp, #1
  406cae:	6099      	str	r1, [r3, #8]
  406cb0:	604a      	str	r2, [r1, #4]
  406cb2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  406cb6:	f003 0301 	and.w	r3, r3, #1
  406cba:	431f      	orrs	r7, r3
  406cbc:	4640      	mov	r0, r8
  406cbe:	f845 7c04 	str.w	r7, [r5, #-4]
  406cc2:	f7ff fbb9 	bl	406438 <__malloc_unlock>
  406cc6:	462e      	mov	r6, r5
  406cc8:	e728      	b.n	406b1c <_realloc_r+0xe4>
  406cca:	4629      	mov	r1, r5
  406ccc:	f7ff fb4a 	bl	406364 <memmove>
  406cd0:	e6ff      	b.n	406ad2 <_realloc_r+0x9a>
  406cd2:	4629      	mov	r1, r5
  406cd4:	4630      	mov	r0, r6
  406cd6:	461c      	mov	r4, r3
  406cd8:	46d1      	mov	r9, sl
  406cda:	f7ff fb43 	bl	406364 <memmove>
  406cde:	e70b      	b.n	406af8 <_realloc_r+0xc0>
  406ce0:	68ab      	ldr	r3, [r5, #8]
  406ce2:	6083      	str	r3, [r0, #8]
  406ce4:	68eb      	ldr	r3, [r5, #12]
  406ce6:	60c3      	str	r3, [r0, #12]
  406ce8:	2a24      	cmp	r2, #36	; 0x24
  406cea:	d017      	beq.n	406d1c <_realloc_r+0x2e4>
  406cec:	f100 0310 	add.w	r3, r0, #16
  406cf0:	f105 0210 	add.w	r2, r5, #16
  406cf4:	e6e7      	b.n	406ac6 <_realloc_r+0x8e>
  406cf6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  406cfa:	f023 0303 	bic.w	r3, r3, #3
  406cfe:	441c      	add	r4, r3
  406d00:	462e      	mov	r6, r5
  406d02:	e6f9      	b.n	406af8 <_realloc_r+0xc0>
  406d04:	68a9      	ldr	r1, [r5, #8]
  406d06:	f8ca 1010 	str.w	r1, [sl, #16]
  406d0a:	68e9      	ldr	r1, [r5, #12]
  406d0c:	f8ca 1014 	str.w	r1, [sl, #20]
  406d10:	2a24      	cmp	r2, #36	; 0x24
  406d12:	d00c      	beq.n	406d2e <_realloc_r+0x2f6>
  406d14:	3510      	adds	r5, #16
  406d16:	f10a 0218 	add.w	r2, sl, #24
  406d1a:	e7b9      	b.n	406c90 <_realloc_r+0x258>
  406d1c:	692b      	ldr	r3, [r5, #16]
  406d1e:	6103      	str	r3, [r0, #16]
  406d20:	696b      	ldr	r3, [r5, #20]
  406d22:	6143      	str	r3, [r0, #20]
  406d24:	f105 0218 	add.w	r2, r5, #24
  406d28:	f100 0318 	add.w	r3, r0, #24
  406d2c:	e6cb      	b.n	406ac6 <_realloc_r+0x8e>
  406d2e:	692a      	ldr	r2, [r5, #16]
  406d30:	f8ca 2018 	str.w	r2, [sl, #24]
  406d34:	696a      	ldr	r2, [r5, #20]
  406d36:	f8ca 201c 	str.w	r2, [sl, #28]
  406d3a:	3518      	adds	r5, #24
  406d3c:	f10a 0220 	add.w	r2, sl, #32
  406d40:	e7a6      	b.n	406c90 <_realloc_r+0x258>
  406d42:	4632      	mov	r2, r6
  406d44:	e77f      	b.n	406c46 <_realloc_r+0x20e>
  406d46:	4629      	mov	r1, r5
  406d48:	4630      	mov	r0, r6
  406d4a:	9301      	str	r3, [sp, #4]
  406d4c:	f7ff fb0a 	bl	406364 <memmove>
  406d50:	9b01      	ldr	r3, [sp, #4]
  406d52:	e77e      	b.n	406c52 <_realloc_r+0x21a>
  406d54:	68a9      	ldr	r1, [r5, #8]
  406d56:	f8ca 1010 	str.w	r1, [sl, #16]
  406d5a:	68e9      	ldr	r1, [r5, #12]
  406d5c:	f8ca 1014 	str.w	r1, [sl, #20]
  406d60:	2a24      	cmp	r2, #36	; 0x24
  406d62:	d003      	beq.n	406d6c <_realloc_r+0x334>
  406d64:	3510      	adds	r5, #16
  406d66:	f10a 0218 	add.w	r2, sl, #24
  406d6a:	e76c      	b.n	406c46 <_realloc_r+0x20e>
  406d6c:	692a      	ldr	r2, [r5, #16]
  406d6e:	f8ca 2018 	str.w	r2, [sl, #24]
  406d72:	696a      	ldr	r2, [r5, #20]
  406d74:	f8ca 201c 	str.w	r2, [sl, #28]
  406d78:	3518      	adds	r5, #24
  406d7a:	f10a 0220 	add.w	r2, sl, #32
  406d7e:	e762      	b.n	406c46 <_realloc_r+0x20e>
  406d80:	200005d8 	.word	0x200005d8

00406d84 <lflush>:
  406d84:	8983      	ldrh	r3, [r0, #12]
  406d86:	f003 0309 	and.w	r3, r3, #9
  406d8a:	2b09      	cmp	r3, #9
  406d8c:	d001      	beq.n	406d92 <lflush+0xe>
  406d8e:	2000      	movs	r0, #0
  406d90:	4770      	bx	lr
  406d92:	f7fe bb0d 	b.w	4053b0 <fflush>
  406d96:	bf00      	nop

00406d98 <__srefill_r>:
  406d98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  406d9a:	460c      	mov	r4, r1
  406d9c:	4605      	mov	r5, r0
  406d9e:	b110      	cbz	r0, 406da6 <__srefill_r+0xe>
  406da0:	6b83      	ldr	r3, [r0, #56]	; 0x38
  406da2:	2b00      	cmp	r3, #0
  406da4:	d045      	beq.n	406e32 <__srefill_r+0x9a>
  406da6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406daa:	b29a      	uxth	r2, r3
  406dac:	0497      	lsls	r7, r2, #18
  406dae:	d407      	bmi.n	406dc0 <__srefill_r+0x28>
  406db0:	6e62      	ldr	r2, [r4, #100]	; 0x64
  406db2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  406db6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  406dba:	6662      	str	r2, [r4, #100]	; 0x64
  406dbc:	81a3      	strh	r3, [r4, #12]
  406dbe:	b29a      	uxth	r2, r3
  406dc0:	2100      	movs	r1, #0
  406dc2:	0696      	lsls	r6, r2, #26
  406dc4:	6061      	str	r1, [r4, #4]
  406dc6:	d431      	bmi.n	406e2c <__srefill_r+0x94>
  406dc8:	0750      	lsls	r0, r2, #29
  406dca:	d522      	bpl.n	406e12 <__srefill_r+0x7a>
  406dcc:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406dce:	b161      	cbz	r1, 406dea <__srefill_r+0x52>
  406dd0:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406dd4:	4299      	cmp	r1, r3
  406dd6:	d002      	beq.n	406dde <__srefill_r+0x46>
  406dd8:	4628      	mov	r0, r5
  406dda:	f7fe fbcb 	bl	405574 <_free_r>
  406dde:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  406de0:	6063      	str	r3, [r4, #4]
  406de2:	2000      	movs	r0, #0
  406de4:	6320      	str	r0, [r4, #48]	; 0x30
  406de6:	2b00      	cmp	r3, #0
  406de8:	d13f      	bne.n	406e6a <__srefill_r+0xd2>
  406dea:	6923      	ldr	r3, [r4, #16]
  406dec:	2b00      	cmp	r3, #0
  406dee:	d04c      	beq.n	406e8a <__srefill_r+0xf2>
  406df0:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
  406df4:	b2be      	uxth	r6, r7
  406df6:	07b3      	lsls	r3, r6, #30
  406df8:	d11e      	bne.n	406e38 <__srefill_r+0xa0>
  406dfa:	6922      	ldr	r2, [r4, #16]
  406dfc:	6022      	str	r2, [r4, #0]
  406dfe:	4628      	mov	r0, r5
  406e00:	6963      	ldr	r3, [r4, #20]
  406e02:	6a25      	ldr	r5, [r4, #32]
  406e04:	69e1      	ldr	r1, [r4, #28]
  406e06:	47a8      	blx	r5
  406e08:	2800      	cmp	r0, #0
  406e0a:	6060      	str	r0, [r4, #4]
  406e0c:	dd09      	ble.n	406e22 <__srefill_r+0x8a>
  406e0e:	2000      	movs	r0, #0
  406e10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406e12:	06d1      	lsls	r1, r2, #27
  406e14:	d53e      	bpl.n	406e94 <__srefill_r+0xfc>
  406e16:	0712      	lsls	r2, r2, #28
  406e18:	d42a      	bmi.n	406e70 <__srefill_r+0xd8>
  406e1a:	f043 0304 	orr.w	r3, r3, #4
  406e1e:	81a3      	strh	r3, [r4, #12]
  406e20:	e7e3      	b.n	406dea <__srefill_r+0x52>
  406e22:	89a3      	ldrh	r3, [r4, #12]
  406e24:	d119      	bne.n	406e5a <__srefill_r+0xc2>
  406e26:	f043 0320 	orr.w	r3, r3, #32
  406e2a:	81a3      	strh	r3, [r4, #12]
  406e2c:	f04f 30ff 	mov.w	r0, #4294967295
  406e30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406e32:	f7fe fafd 	bl	405430 <__sinit>
  406e36:	e7b6      	b.n	406da6 <__srefill_r+0xe>
  406e38:	4b1a      	ldr	r3, [pc, #104]	; (406ea4 <__srefill_r+0x10c>)
  406e3a:	491b      	ldr	r1, [pc, #108]	; (406ea8 <__srefill_r+0x110>)
  406e3c:	6818      	ldr	r0, [r3, #0]
  406e3e:	2301      	movs	r3, #1
  406e40:	81a3      	strh	r3, [r4, #12]
  406e42:	f006 0609 	and.w	r6, r6, #9
  406e46:	f7fe fdf3 	bl	405a30 <_fwalk>
  406e4a:	2e09      	cmp	r6, #9
  406e4c:	81a7      	strh	r7, [r4, #12]
  406e4e:	d1d4      	bne.n	406dfa <__srefill_r+0x62>
  406e50:	4621      	mov	r1, r4
  406e52:	4628      	mov	r0, r5
  406e54:	f7fe f9e2 	bl	40521c <__sflush_r>
  406e58:	e7cf      	b.n	406dfa <__srefill_r+0x62>
  406e5a:	2200      	movs	r2, #0
  406e5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406e60:	81a3      	strh	r3, [r4, #12]
  406e62:	6062      	str	r2, [r4, #4]
  406e64:	f04f 30ff 	mov.w	r0, #4294967295
  406e68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406e6a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  406e6c:	6023      	str	r3, [r4, #0]
  406e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406e70:	4621      	mov	r1, r4
  406e72:	4628      	mov	r0, r5
  406e74:	f7fe fa72 	bl	40535c <_fflush_r>
  406e78:	2800      	cmp	r0, #0
  406e7a:	d1d7      	bne.n	406e2c <__srefill_r+0x94>
  406e7c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406e80:	60a0      	str	r0, [r4, #8]
  406e82:	61a0      	str	r0, [r4, #24]
  406e84:	f023 0308 	bic.w	r3, r3, #8
  406e88:	e7c7      	b.n	406e1a <__srefill_r+0x82>
  406e8a:	4621      	mov	r1, r4
  406e8c:	4628      	mov	r0, r5
  406e8e:	f7fe fe63 	bl	405b58 <__smakebuf_r>
  406e92:	e7ad      	b.n	406df0 <__srefill_r+0x58>
  406e94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406e98:	2209      	movs	r2, #9
  406e9a:	602a      	str	r2, [r5, #0]
  406e9c:	f04f 30ff 	mov.w	r0, #4294967295
  406ea0:	81a3      	strh	r3, [r4, #12]
  406ea2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  406ea4:	00408094 	.word	0x00408094
  406ea8:	00406d85 	.word	0x00406d85

00406eac <_sbrk_r>:
  406eac:	b538      	push	{r3, r4, r5, lr}
  406eae:	4c07      	ldr	r4, [pc, #28]	; (406ecc <_sbrk_r+0x20>)
  406eb0:	2300      	movs	r3, #0
  406eb2:	4605      	mov	r5, r0
  406eb4:	4608      	mov	r0, r1
  406eb6:	6023      	str	r3, [r4, #0]
  406eb8:	f7fa fb32 	bl	401520 <_sbrk>
  406ebc:	1c43      	adds	r3, r0, #1
  406ebe:	d000      	beq.n	406ec2 <_sbrk_r+0x16>
  406ec0:	bd38      	pop	{r3, r4, r5, pc}
  406ec2:	6823      	ldr	r3, [r4, #0]
  406ec4:	2b00      	cmp	r3, #0
  406ec6:	d0fb      	beq.n	406ec0 <_sbrk_r+0x14>
  406ec8:	602b      	str	r3, [r5, #0]
  406eca:	bd38      	pop	{r3, r4, r5, pc}
  406ecc:	20000eb8 	.word	0x20000eb8

00406ed0 <__sread>:
  406ed0:	b510      	push	{r4, lr}
  406ed2:	460c      	mov	r4, r1
  406ed4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406ed8:	f000 fa22 	bl	407320 <_read_r>
  406edc:	2800      	cmp	r0, #0
  406ede:	db03      	blt.n	406ee8 <__sread+0x18>
  406ee0:	6d23      	ldr	r3, [r4, #80]	; 0x50
  406ee2:	4403      	add	r3, r0
  406ee4:	6523      	str	r3, [r4, #80]	; 0x50
  406ee6:	bd10      	pop	{r4, pc}
  406ee8:	89a3      	ldrh	r3, [r4, #12]
  406eea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  406eee:	81a3      	strh	r3, [r4, #12]
  406ef0:	bd10      	pop	{r4, pc}
  406ef2:	bf00      	nop

00406ef4 <__swrite>:
  406ef4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406ef8:	4616      	mov	r6, r2
  406efa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  406efe:	461f      	mov	r7, r3
  406f00:	05d3      	lsls	r3, r2, #23
  406f02:	460c      	mov	r4, r1
  406f04:	4605      	mov	r5, r0
  406f06:	d507      	bpl.n	406f18 <__swrite+0x24>
  406f08:	2200      	movs	r2, #0
  406f0a:	2302      	movs	r3, #2
  406f0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406f10:	f000 f9f0 	bl	4072f4 <_lseek_r>
  406f14:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406f18:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406f1c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  406f20:	81a2      	strh	r2, [r4, #12]
  406f22:	463b      	mov	r3, r7
  406f24:	4632      	mov	r2, r6
  406f26:	4628      	mov	r0, r5
  406f28:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406f2c:	f000 b8a0 	b.w	407070 <_write_r>

00406f30 <__sseek>:
  406f30:	b510      	push	{r4, lr}
  406f32:	460c      	mov	r4, r1
  406f34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406f38:	f000 f9dc 	bl	4072f4 <_lseek_r>
  406f3c:	89a3      	ldrh	r3, [r4, #12]
  406f3e:	1c42      	adds	r2, r0, #1
  406f40:	bf0e      	itee	eq
  406f42:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  406f46:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  406f4a:	6520      	strne	r0, [r4, #80]	; 0x50
  406f4c:	81a3      	strh	r3, [r4, #12]
  406f4e:	bd10      	pop	{r4, pc}

00406f50 <__sclose>:
  406f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  406f54:	f000 b934 	b.w	4071c0 <_close_r>

00406f58 <__ssprint_r>:
  406f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f5c:	6893      	ldr	r3, [r2, #8]
  406f5e:	b083      	sub	sp, #12
  406f60:	4690      	mov	r8, r2
  406f62:	2b00      	cmp	r3, #0
  406f64:	d070      	beq.n	407048 <__ssprint_r+0xf0>
  406f66:	4682      	mov	sl, r0
  406f68:	460c      	mov	r4, r1
  406f6a:	6817      	ldr	r7, [r2, #0]
  406f6c:	688d      	ldr	r5, [r1, #8]
  406f6e:	6808      	ldr	r0, [r1, #0]
  406f70:	e042      	b.n	406ff8 <__ssprint_r+0xa0>
  406f72:	89a3      	ldrh	r3, [r4, #12]
  406f74:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406f78:	d02e      	beq.n	406fd8 <__ssprint_r+0x80>
  406f7a:	6965      	ldr	r5, [r4, #20]
  406f7c:	6921      	ldr	r1, [r4, #16]
  406f7e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406f82:	eba0 0b01 	sub.w	fp, r0, r1
  406f86:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406f8a:	f10b 0001 	add.w	r0, fp, #1
  406f8e:	106d      	asrs	r5, r5, #1
  406f90:	4430      	add	r0, r6
  406f92:	42a8      	cmp	r0, r5
  406f94:	462a      	mov	r2, r5
  406f96:	bf84      	itt	hi
  406f98:	4605      	movhi	r5, r0
  406f9a:	462a      	movhi	r2, r5
  406f9c:	055b      	lsls	r3, r3, #21
  406f9e:	d538      	bpl.n	407012 <__ssprint_r+0xba>
  406fa0:	4611      	mov	r1, r2
  406fa2:	4650      	mov	r0, sl
  406fa4:	f7fe fe2a 	bl	405bfc <_malloc_r>
  406fa8:	2800      	cmp	r0, #0
  406faa:	d03c      	beq.n	407026 <__ssprint_r+0xce>
  406fac:	465a      	mov	r2, fp
  406fae:	6921      	ldr	r1, [r4, #16]
  406fb0:	9001      	str	r0, [sp, #4]
  406fb2:	f7ff f93d 	bl	406230 <memcpy>
  406fb6:	89a2      	ldrh	r2, [r4, #12]
  406fb8:	9b01      	ldr	r3, [sp, #4]
  406fba:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406fbe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406fc2:	81a2      	strh	r2, [r4, #12]
  406fc4:	eba5 020b 	sub.w	r2, r5, fp
  406fc8:	eb03 000b 	add.w	r0, r3, fp
  406fcc:	6165      	str	r5, [r4, #20]
  406fce:	6123      	str	r3, [r4, #16]
  406fd0:	6020      	str	r0, [r4, #0]
  406fd2:	60a2      	str	r2, [r4, #8]
  406fd4:	4635      	mov	r5, r6
  406fd6:	46b3      	mov	fp, r6
  406fd8:	465a      	mov	r2, fp
  406fda:	4649      	mov	r1, r9
  406fdc:	f7ff f9c2 	bl	406364 <memmove>
  406fe0:	f8d8 3008 	ldr.w	r3, [r8, #8]
  406fe4:	68a2      	ldr	r2, [r4, #8]
  406fe6:	6820      	ldr	r0, [r4, #0]
  406fe8:	1b55      	subs	r5, r2, r5
  406fea:	4458      	add	r0, fp
  406fec:	1b9e      	subs	r6, r3, r6
  406fee:	60a5      	str	r5, [r4, #8]
  406ff0:	6020      	str	r0, [r4, #0]
  406ff2:	f8c8 6008 	str.w	r6, [r8, #8]
  406ff6:	b33e      	cbz	r6, 407048 <__ssprint_r+0xf0>
  406ff8:	687e      	ldr	r6, [r7, #4]
  406ffa:	463b      	mov	r3, r7
  406ffc:	3708      	adds	r7, #8
  406ffe:	2e00      	cmp	r6, #0
  407000:	d0fa      	beq.n	406ff8 <__ssprint_r+0xa0>
  407002:	42ae      	cmp	r6, r5
  407004:	f8d3 9000 	ldr.w	r9, [r3]
  407008:	46ab      	mov	fp, r5
  40700a:	d2b2      	bcs.n	406f72 <__ssprint_r+0x1a>
  40700c:	4635      	mov	r5, r6
  40700e:	46b3      	mov	fp, r6
  407010:	e7e2      	b.n	406fd8 <__ssprint_r+0x80>
  407012:	4650      	mov	r0, sl
  407014:	f7ff fd10 	bl	406a38 <_realloc_r>
  407018:	4603      	mov	r3, r0
  40701a:	2800      	cmp	r0, #0
  40701c:	d1d2      	bne.n	406fc4 <__ssprint_r+0x6c>
  40701e:	6921      	ldr	r1, [r4, #16]
  407020:	4650      	mov	r0, sl
  407022:	f7fe faa7 	bl	405574 <_free_r>
  407026:	230c      	movs	r3, #12
  407028:	f8ca 3000 	str.w	r3, [sl]
  40702c:	89a3      	ldrh	r3, [r4, #12]
  40702e:	2200      	movs	r2, #0
  407030:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407034:	f04f 30ff 	mov.w	r0, #4294967295
  407038:	81a3      	strh	r3, [r4, #12]
  40703a:	f8c8 2008 	str.w	r2, [r8, #8]
  40703e:	f8c8 2004 	str.w	r2, [r8, #4]
  407042:	b003      	add	sp, #12
  407044:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407048:	2000      	movs	r0, #0
  40704a:	f8c8 0004 	str.w	r0, [r8, #4]
  40704e:	b003      	add	sp, #12
  407050:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407054 <__ascii_wctomb>:
  407054:	b121      	cbz	r1, 407060 <__ascii_wctomb+0xc>
  407056:	2aff      	cmp	r2, #255	; 0xff
  407058:	d804      	bhi.n	407064 <__ascii_wctomb+0x10>
  40705a:	700a      	strb	r2, [r1, #0]
  40705c:	2001      	movs	r0, #1
  40705e:	4770      	bx	lr
  407060:	4608      	mov	r0, r1
  407062:	4770      	bx	lr
  407064:	238a      	movs	r3, #138	; 0x8a
  407066:	6003      	str	r3, [r0, #0]
  407068:	f04f 30ff 	mov.w	r0, #4294967295
  40706c:	4770      	bx	lr
  40706e:	bf00      	nop

00407070 <_write_r>:
  407070:	b570      	push	{r4, r5, r6, lr}
  407072:	460d      	mov	r5, r1
  407074:	4c08      	ldr	r4, [pc, #32]	; (407098 <_write_r+0x28>)
  407076:	4611      	mov	r1, r2
  407078:	4606      	mov	r6, r0
  40707a:	461a      	mov	r2, r3
  40707c:	4628      	mov	r0, r5
  40707e:	2300      	movs	r3, #0
  407080:	6023      	str	r3, [r4, #0]
  407082:	f7f9 fd71 	bl	400b68 <_write>
  407086:	1c43      	adds	r3, r0, #1
  407088:	d000      	beq.n	40708c <_write_r+0x1c>
  40708a:	bd70      	pop	{r4, r5, r6, pc}
  40708c:	6823      	ldr	r3, [r4, #0]
  40708e:	2b00      	cmp	r3, #0
  407090:	d0fb      	beq.n	40708a <_write_r+0x1a>
  407092:	6033      	str	r3, [r6, #0]
  407094:	bd70      	pop	{r4, r5, r6, pc}
  407096:	bf00      	nop
  407098:	20000eb8 	.word	0x20000eb8

0040709c <__register_exitproc>:
  40709c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4070a0:	4d2c      	ldr	r5, [pc, #176]	; (407154 <__register_exitproc+0xb8>)
  4070a2:	4606      	mov	r6, r0
  4070a4:	6828      	ldr	r0, [r5, #0]
  4070a6:	4698      	mov	r8, r3
  4070a8:	460f      	mov	r7, r1
  4070aa:	4691      	mov	r9, r2
  4070ac:	f7fe fd22 	bl	405af4 <__retarget_lock_acquire_recursive>
  4070b0:	4b29      	ldr	r3, [pc, #164]	; (407158 <__register_exitproc+0xbc>)
  4070b2:	681c      	ldr	r4, [r3, #0]
  4070b4:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4070b8:	2b00      	cmp	r3, #0
  4070ba:	d03e      	beq.n	40713a <__register_exitproc+0x9e>
  4070bc:	685a      	ldr	r2, [r3, #4]
  4070be:	2a1f      	cmp	r2, #31
  4070c0:	dc1c      	bgt.n	4070fc <__register_exitproc+0x60>
  4070c2:	f102 0e01 	add.w	lr, r2, #1
  4070c6:	b176      	cbz	r6, 4070e6 <__register_exitproc+0x4a>
  4070c8:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4070cc:	2401      	movs	r4, #1
  4070ce:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4070d2:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4070d6:	4094      	lsls	r4, r2
  4070d8:	4320      	orrs	r0, r4
  4070da:	2e02      	cmp	r6, #2
  4070dc:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4070e0:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4070e4:	d023      	beq.n	40712e <__register_exitproc+0x92>
  4070e6:	3202      	adds	r2, #2
  4070e8:	f8c3 e004 	str.w	lr, [r3, #4]
  4070ec:	6828      	ldr	r0, [r5, #0]
  4070ee:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4070f2:	f7fe fd01 	bl	405af8 <__retarget_lock_release_recursive>
  4070f6:	2000      	movs	r0, #0
  4070f8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4070fc:	4b17      	ldr	r3, [pc, #92]	; (40715c <__register_exitproc+0xc0>)
  4070fe:	b30b      	cbz	r3, 407144 <__register_exitproc+0xa8>
  407100:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407104:	f7fe fd72 	bl	405bec <malloc>
  407108:	4603      	mov	r3, r0
  40710a:	b1d8      	cbz	r0, 407144 <__register_exitproc+0xa8>
  40710c:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407110:	6002      	str	r2, [r0, #0]
  407112:	2100      	movs	r1, #0
  407114:	6041      	str	r1, [r0, #4]
  407116:	460a      	mov	r2, r1
  407118:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40711c:	f04f 0e01 	mov.w	lr, #1
  407120:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407124:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407128:	2e00      	cmp	r6, #0
  40712a:	d0dc      	beq.n	4070e6 <__register_exitproc+0x4a>
  40712c:	e7cc      	b.n	4070c8 <__register_exitproc+0x2c>
  40712e:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407132:	430c      	orrs	r4, r1
  407134:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407138:	e7d5      	b.n	4070e6 <__register_exitproc+0x4a>
  40713a:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40713e:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407142:	e7bb      	b.n	4070bc <__register_exitproc+0x20>
  407144:	6828      	ldr	r0, [r5, #0]
  407146:	f7fe fcd7 	bl	405af8 <__retarget_lock_release_recursive>
  40714a:	f04f 30ff 	mov.w	r0, #4294967295
  40714e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407152:	bf00      	nop
  407154:	20000468 	.word	0x20000468
  407158:	00408094 	.word	0x00408094
  40715c:	00405bed 	.word	0x00405bed

00407160 <_calloc_r>:
  407160:	b510      	push	{r4, lr}
  407162:	fb02 f101 	mul.w	r1, r2, r1
  407166:	f7fe fd49 	bl	405bfc <_malloc_r>
  40716a:	4604      	mov	r4, r0
  40716c:	b1d8      	cbz	r0, 4071a6 <_calloc_r+0x46>
  40716e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407172:	f022 0203 	bic.w	r2, r2, #3
  407176:	3a04      	subs	r2, #4
  407178:	2a24      	cmp	r2, #36	; 0x24
  40717a:	d818      	bhi.n	4071ae <_calloc_r+0x4e>
  40717c:	2a13      	cmp	r2, #19
  40717e:	d914      	bls.n	4071aa <_calloc_r+0x4a>
  407180:	2300      	movs	r3, #0
  407182:	2a1b      	cmp	r2, #27
  407184:	6003      	str	r3, [r0, #0]
  407186:	6043      	str	r3, [r0, #4]
  407188:	d916      	bls.n	4071b8 <_calloc_r+0x58>
  40718a:	2a24      	cmp	r2, #36	; 0x24
  40718c:	6083      	str	r3, [r0, #8]
  40718e:	60c3      	str	r3, [r0, #12]
  407190:	bf11      	iteee	ne
  407192:	f100 0210 	addne.w	r2, r0, #16
  407196:	6103      	streq	r3, [r0, #16]
  407198:	6143      	streq	r3, [r0, #20]
  40719a:	f100 0218 	addeq.w	r2, r0, #24
  40719e:	2300      	movs	r3, #0
  4071a0:	6013      	str	r3, [r2, #0]
  4071a2:	6053      	str	r3, [r2, #4]
  4071a4:	6093      	str	r3, [r2, #8]
  4071a6:	4620      	mov	r0, r4
  4071a8:	bd10      	pop	{r4, pc}
  4071aa:	4602      	mov	r2, r0
  4071ac:	e7f7      	b.n	40719e <_calloc_r+0x3e>
  4071ae:	2100      	movs	r1, #0
  4071b0:	f7fb fba4 	bl	4028fc <memset>
  4071b4:	4620      	mov	r0, r4
  4071b6:	bd10      	pop	{r4, pc}
  4071b8:	f100 0208 	add.w	r2, r0, #8
  4071bc:	e7ef      	b.n	40719e <_calloc_r+0x3e>
  4071be:	bf00      	nop

004071c0 <_close_r>:
  4071c0:	b538      	push	{r3, r4, r5, lr}
  4071c2:	4c07      	ldr	r4, [pc, #28]	; (4071e0 <_close_r+0x20>)
  4071c4:	2300      	movs	r3, #0
  4071c6:	4605      	mov	r5, r0
  4071c8:	4608      	mov	r0, r1
  4071ca:	6023      	str	r3, [r4, #0]
  4071cc:	f7fa f9c4 	bl	401558 <_close>
  4071d0:	1c43      	adds	r3, r0, #1
  4071d2:	d000      	beq.n	4071d6 <_close_r+0x16>
  4071d4:	bd38      	pop	{r3, r4, r5, pc}
  4071d6:	6823      	ldr	r3, [r4, #0]
  4071d8:	2b00      	cmp	r3, #0
  4071da:	d0fb      	beq.n	4071d4 <_close_r+0x14>
  4071dc:	602b      	str	r3, [r5, #0]
  4071de:	bd38      	pop	{r3, r4, r5, pc}
  4071e0:	20000eb8 	.word	0x20000eb8

004071e4 <_fclose_r>:
  4071e4:	b570      	push	{r4, r5, r6, lr}
  4071e6:	b159      	cbz	r1, 407200 <_fclose_r+0x1c>
  4071e8:	4605      	mov	r5, r0
  4071ea:	460c      	mov	r4, r1
  4071ec:	b110      	cbz	r0, 4071f4 <_fclose_r+0x10>
  4071ee:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4071f0:	2b00      	cmp	r3, #0
  4071f2:	d03c      	beq.n	40726e <_fclose_r+0x8a>
  4071f4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4071f6:	07d8      	lsls	r0, r3, #31
  4071f8:	d505      	bpl.n	407206 <_fclose_r+0x22>
  4071fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4071fe:	b92b      	cbnz	r3, 40720c <_fclose_r+0x28>
  407200:	2600      	movs	r6, #0
  407202:	4630      	mov	r0, r6
  407204:	bd70      	pop	{r4, r5, r6, pc}
  407206:	89a3      	ldrh	r3, [r4, #12]
  407208:	0599      	lsls	r1, r3, #22
  40720a:	d53c      	bpl.n	407286 <_fclose_r+0xa2>
  40720c:	4621      	mov	r1, r4
  40720e:	4628      	mov	r0, r5
  407210:	f7fe f804 	bl	40521c <__sflush_r>
  407214:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407216:	4606      	mov	r6, r0
  407218:	b133      	cbz	r3, 407228 <_fclose_r+0x44>
  40721a:	69e1      	ldr	r1, [r4, #28]
  40721c:	4628      	mov	r0, r5
  40721e:	4798      	blx	r3
  407220:	2800      	cmp	r0, #0
  407222:	bfb8      	it	lt
  407224:	f04f 36ff 	movlt.w	r6, #4294967295
  407228:	89a3      	ldrh	r3, [r4, #12]
  40722a:	061a      	lsls	r2, r3, #24
  40722c:	d422      	bmi.n	407274 <_fclose_r+0x90>
  40722e:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407230:	b141      	cbz	r1, 407244 <_fclose_r+0x60>
  407232:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407236:	4299      	cmp	r1, r3
  407238:	d002      	beq.n	407240 <_fclose_r+0x5c>
  40723a:	4628      	mov	r0, r5
  40723c:	f7fe f99a 	bl	405574 <_free_r>
  407240:	2300      	movs	r3, #0
  407242:	6323      	str	r3, [r4, #48]	; 0x30
  407244:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407246:	b121      	cbz	r1, 407252 <_fclose_r+0x6e>
  407248:	4628      	mov	r0, r5
  40724a:	f7fe f993 	bl	405574 <_free_r>
  40724e:	2300      	movs	r3, #0
  407250:	6463      	str	r3, [r4, #68]	; 0x44
  407252:	f7fe f919 	bl	405488 <__sfp_lock_acquire>
  407256:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407258:	2200      	movs	r2, #0
  40725a:	07db      	lsls	r3, r3, #31
  40725c:	81a2      	strh	r2, [r4, #12]
  40725e:	d50e      	bpl.n	40727e <_fclose_r+0x9a>
  407260:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407262:	f7fe fc45 	bl	405af0 <__retarget_lock_close_recursive>
  407266:	f7fe f915 	bl	405494 <__sfp_lock_release>
  40726a:	4630      	mov	r0, r6
  40726c:	bd70      	pop	{r4, r5, r6, pc}
  40726e:	f7fe f8df 	bl	405430 <__sinit>
  407272:	e7bf      	b.n	4071f4 <_fclose_r+0x10>
  407274:	6921      	ldr	r1, [r4, #16]
  407276:	4628      	mov	r0, r5
  407278:	f7fe f97c 	bl	405574 <_free_r>
  40727c:	e7d7      	b.n	40722e <_fclose_r+0x4a>
  40727e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407280:	f7fe fc3a 	bl	405af8 <__retarget_lock_release_recursive>
  407284:	e7ec      	b.n	407260 <_fclose_r+0x7c>
  407286:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407288:	f7fe fc34 	bl	405af4 <__retarget_lock_acquire_recursive>
  40728c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407290:	2b00      	cmp	r3, #0
  407292:	d1bb      	bne.n	40720c <_fclose_r+0x28>
  407294:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407296:	f016 0601 	ands.w	r6, r6, #1
  40729a:	d1b1      	bne.n	407200 <_fclose_r+0x1c>
  40729c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40729e:	f7fe fc2b 	bl	405af8 <__retarget_lock_release_recursive>
  4072a2:	4630      	mov	r0, r6
  4072a4:	bd70      	pop	{r4, r5, r6, pc}
  4072a6:	bf00      	nop

004072a8 <_fstat_r>:
  4072a8:	b538      	push	{r3, r4, r5, lr}
  4072aa:	460b      	mov	r3, r1
  4072ac:	4c07      	ldr	r4, [pc, #28]	; (4072cc <_fstat_r+0x24>)
  4072ae:	4605      	mov	r5, r0
  4072b0:	4611      	mov	r1, r2
  4072b2:	4618      	mov	r0, r3
  4072b4:	2300      	movs	r3, #0
  4072b6:	6023      	str	r3, [r4, #0]
  4072b8:	f7fa f951 	bl	40155e <_fstat>
  4072bc:	1c43      	adds	r3, r0, #1
  4072be:	d000      	beq.n	4072c2 <_fstat_r+0x1a>
  4072c0:	bd38      	pop	{r3, r4, r5, pc}
  4072c2:	6823      	ldr	r3, [r4, #0]
  4072c4:	2b00      	cmp	r3, #0
  4072c6:	d0fb      	beq.n	4072c0 <_fstat_r+0x18>
  4072c8:	602b      	str	r3, [r5, #0]
  4072ca:	bd38      	pop	{r3, r4, r5, pc}
  4072cc:	20000eb8 	.word	0x20000eb8

004072d0 <_isatty_r>:
  4072d0:	b538      	push	{r3, r4, r5, lr}
  4072d2:	4c07      	ldr	r4, [pc, #28]	; (4072f0 <_isatty_r+0x20>)
  4072d4:	2300      	movs	r3, #0
  4072d6:	4605      	mov	r5, r0
  4072d8:	4608      	mov	r0, r1
  4072da:	6023      	str	r3, [r4, #0]
  4072dc:	f7fa f944 	bl	401568 <_isatty>
  4072e0:	1c43      	adds	r3, r0, #1
  4072e2:	d000      	beq.n	4072e6 <_isatty_r+0x16>
  4072e4:	bd38      	pop	{r3, r4, r5, pc}
  4072e6:	6823      	ldr	r3, [r4, #0]
  4072e8:	2b00      	cmp	r3, #0
  4072ea:	d0fb      	beq.n	4072e4 <_isatty_r+0x14>
  4072ec:	602b      	str	r3, [r5, #0]
  4072ee:	bd38      	pop	{r3, r4, r5, pc}
  4072f0:	20000eb8 	.word	0x20000eb8

004072f4 <_lseek_r>:
  4072f4:	b570      	push	{r4, r5, r6, lr}
  4072f6:	460d      	mov	r5, r1
  4072f8:	4c08      	ldr	r4, [pc, #32]	; (40731c <_lseek_r+0x28>)
  4072fa:	4611      	mov	r1, r2
  4072fc:	4606      	mov	r6, r0
  4072fe:	461a      	mov	r2, r3
  407300:	4628      	mov	r0, r5
  407302:	2300      	movs	r3, #0
  407304:	6023      	str	r3, [r4, #0]
  407306:	f7fa f931 	bl	40156c <_lseek>
  40730a:	1c43      	adds	r3, r0, #1
  40730c:	d000      	beq.n	407310 <_lseek_r+0x1c>
  40730e:	bd70      	pop	{r4, r5, r6, pc}
  407310:	6823      	ldr	r3, [r4, #0]
  407312:	2b00      	cmp	r3, #0
  407314:	d0fb      	beq.n	40730e <_lseek_r+0x1a>
  407316:	6033      	str	r3, [r6, #0]
  407318:	bd70      	pop	{r4, r5, r6, pc}
  40731a:	bf00      	nop
  40731c:	20000eb8 	.word	0x20000eb8

00407320 <_read_r>:
  407320:	b570      	push	{r4, r5, r6, lr}
  407322:	460d      	mov	r5, r1
  407324:	4c08      	ldr	r4, [pc, #32]	; (407348 <_read_r+0x28>)
  407326:	4611      	mov	r1, r2
  407328:	4606      	mov	r6, r0
  40732a:	461a      	mov	r2, r3
  40732c:	4628      	mov	r0, r5
  40732e:	2300      	movs	r3, #0
  407330:	6023      	str	r3, [r4, #0]
  407332:	f7f8 ff01 	bl	400138 <_read>
  407336:	1c43      	adds	r3, r0, #1
  407338:	d000      	beq.n	40733c <_read_r+0x1c>
  40733a:	bd70      	pop	{r4, r5, r6, pc}
  40733c:	6823      	ldr	r3, [r4, #0]
  40733e:	2b00      	cmp	r3, #0
  407340:	d0fb      	beq.n	40733a <_read_r+0x1a>
  407342:	6033      	str	r3, [r6, #0]
  407344:	bd70      	pop	{r4, r5, r6, pc}
  407346:	bf00      	nop
  407348:	20000eb8 	.word	0x20000eb8

0040734c <__gedf2>:
  40734c:	f04f 3cff 	mov.w	ip, #4294967295
  407350:	e006      	b.n	407360 <__cmpdf2+0x4>
  407352:	bf00      	nop

00407354 <__ledf2>:
  407354:	f04f 0c01 	mov.w	ip, #1
  407358:	e002      	b.n	407360 <__cmpdf2+0x4>
  40735a:	bf00      	nop

0040735c <__cmpdf2>:
  40735c:	f04f 0c01 	mov.w	ip, #1
  407360:	f84d cd04 	str.w	ip, [sp, #-4]!
  407364:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407368:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  40736c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407370:	bf18      	it	ne
  407372:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  407376:	d01b      	beq.n	4073b0 <__cmpdf2+0x54>
  407378:	b001      	add	sp, #4
  40737a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40737e:	bf0c      	ite	eq
  407380:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  407384:	ea91 0f03 	teqne	r1, r3
  407388:	bf02      	ittt	eq
  40738a:	ea90 0f02 	teqeq	r0, r2
  40738e:	2000      	moveq	r0, #0
  407390:	4770      	bxeq	lr
  407392:	f110 0f00 	cmn.w	r0, #0
  407396:	ea91 0f03 	teq	r1, r3
  40739a:	bf58      	it	pl
  40739c:	4299      	cmppl	r1, r3
  40739e:	bf08      	it	eq
  4073a0:	4290      	cmpeq	r0, r2
  4073a2:	bf2c      	ite	cs
  4073a4:	17d8      	asrcs	r0, r3, #31
  4073a6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4073aa:	f040 0001 	orr.w	r0, r0, #1
  4073ae:	4770      	bx	lr
  4073b0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4073b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4073b8:	d102      	bne.n	4073c0 <__cmpdf2+0x64>
  4073ba:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4073be:	d107      	bne.n	4073d0 <__cmpdf2+0x74>
  4073c0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4073c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4073c8:	d1d6      	bne.n	407378 <__cmpdf2+0x1c>
  4073ca:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4073ce:	d0d3      	beq.n	407378 <__cmpdf2+0x1c>
  4073d0:	f85d 0b04 	ldr.w	r0, [sp], #4
  4073d4:	4770      	bx	lr
  4073d6:	bf00      	nop

004073d8 <__aeabi_cdrcmple>:
  4073d8:	4684      	mov	ip, r0
  4073da:	4610      	mov	r0, r2
  4073dc:	4662      	mov	r2, ip
  4073de:	468c      	mov	ip, r1
  4073e0:	4619      	mov	r1, r3
  4073e2:	4663      	mov	r3, ip
  4073e4:	e000      	b.n	4073e8 <__aeabi_cdcmpeq>
  4073e6:	bf00      	nop

004073e8 <__aeabi_cdcmpeq>:
  4073e8:	b501      	push	{r0, lr}
  4073ea:	f7ff ffb7 	bl	40735c <__cmpdf2>
  4073ee:	2800      	cmp	r0, #0
  4073f0:	bf48      	it	mi
  4073f2:	f110 0f00 	cmnmi.w	r0, #0
  4073f6:	bd01      	pop	{r0, pc}

004073f8 <__aeabi_dcmpeq>:
  4073f8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4073fc:	f7ff fff4 	bl	4073e8 <__aeabi_cdcmpeq>
  407400:	bf0c      	ite	eq
  407402:	2001      	moveq	r0, #1
  407404:	2000      	movne	r0, #0
  407406:	f85d fb08 	ldr.w	pc, [sp], #8
  40740a:	bf00      	nop

0040740c <__aeabi_dcmplt>:
  40740c:	f84d ed08 	str.w	lr, [sp, #-8]!
  407410:	f7ff ffea 	bl	4073e8 <__aeabi_cdcmpeq>
  407414:	bf34      	ite	cc
  407416:	2001      	movcc	r0, #1
  407418:	2000      	movcs	r0, #0
  40741a:	f85d fb08 	ldr.w	pc, [sp], #8
  40741e:	bf00      	nop

00407420 <__aeabi_dcmple>:
  407420:	f84d ed08 	str.w	lr, [sp, #-8]!
  407424:	f7ff ffe0 	bl	4073e8 <__aeabi_cdcmpeq>
  407428:	bf94      	ite	ls
  40742a:	2001      	movls	r0, #1
  40742c:	2000      	movhi	r0, #0
  40742e:	f85d fb08 	ldr.w	pc, [sp], #8
  407432:	bf00      	nop

00407434 <__aeabi_dcmpge>:
  407434:	f84d ed08 	str.w	lr, [sp, #-8]!
  407438:	f7ff ffce 	bl	4073d8 <__aeabi_cdrcmple>
  40743c:	bf94      	ite	ls
  40743e:	2001      	movls	r0, #1
  407440:	2000      	movhi	r0, #0
  407442:	f85d fb08 	ldr.w	pc, [sp], #8
  407446:	bf00      	nop

00407448 <__aeabi_dcmpgt>:
  407448:	f84d ed08 	str.w	lr, [sp, #-8]!
  40744c:	f7ff ffc4 	bl	4073d8 <__aeabi_cdrcmple>
  407450:	bf34      	ite	cc
  407452:	2001      	movcc	r0, #1
  407454:	2000      	movcs	r0, #0
  407456:	f85d fb08 	ldr.w	pc, [sp], #8
  40745a:	bf00      	nop

0040745c <__aeabi_dcmpun>:
  40745c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  407460:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407464:	d102      	bne.n	40746c <__aeabi_dcmpun+0x10>
  407466:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40746a:	d10a      	bne.n	407482 <__aeabi_dcmpun+0x26>
  40746c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  407470:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  407474:	d102      	bne.n	40747c <__aeabi_dcmpun+0x20>
  407476:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40747a:	d102      	bne.n	407482 <__aeabi_dcmpun+0x26>
  40747c:	f04f 0000 	mov.w	r0, #0
  407480:	4770      	bx	lr
  407482:	f04f 0001 	mov.w	r0, #1
  407486:	4770      	bx	lr

00407488 <__aeabi_d2iz>:
  407488:	ea4f 0241 	mov.w	r2, r1, lsl #1
  40748c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  407490:	d215      	bcs.n	4074be <__aeabi_d2iz+0x36>
  407492:	d511      	bpl.n	4074b8 <__aeabi_d2iz+0x30>
  407494:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  407498:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40749c:	d912      	bls.n	4074c4 <__aeabi_d2iz+0x3c>
  40749e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4074a2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4074a6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4074aa:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4074ae:	fa23 f002 	lsr.w	r0, r3, r2
  4074b2:	bf18      	it	ne
  4074b4:	4240      	negne	r0, r0
  4074b6:	4770      	bx	lr
  4074b8:	f04f 0000 	mov.w	r0, #0
  4074bc:	4770      	bx	lr
  4074be:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4074c2:	d105      	bne.n	4074d0 <__aeabi_d2iz+0x48>
  4074c4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4074c8:	bf08      	it	eq
  4074ca:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4074ce:	4770      	bx	lr
  4074d0:	f04f 0000 	mov.w	r0, #0
  4074d4:	4770      	bx	lr
  4074d6:	bf00      	nop

004074d8 <__aeabi_uldivmod>:
  4074d8:	b953      	cbnz	r3, 4074f0 <__aeabi_uldivmod+0x18>
  4074da:	b94a      	cbnz	r2, 4074f0 <__aeabi_uldivmod+0x18>
  4074dc:	2900      	cmp	r1, #0
  4074de:	bf08      	it	eq
  4074e0:	2800      	cmpeq	r0, #0
  4074e2:	bf1c      	itt	ne
  4074e4:	f04f 31ff 	movne.w	r1, #4294967295
  4074e8:	f04f 30ff 	movne.w	r0, #4294967295
  4074ec:	f000 b97a 	b.w	4077e4 <__aeabi_idiv0>
  4074f0:	f1ad 0c08 	sub.w	ip, sp, #8
  4074f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4074f8:	f000 f806 	bl	407508 <__udivmoddi4>
  4074fc:	f8dd e004 	ldr.w	lr, [sp, #4]
  407500:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  407504:	b004      	add	sp, #16
  407506:	4770      	bx	lr

00407508 <__udivmoddi4>:
  407508:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40750c:	468c      	mov	ip, r1
  40750e:	460d      	mov	r5, r1
  407510:	4604      	mov	r4, r0
  407512:	9e08      	ldr	r6, [sp, #32]
  407514:	2b00      	cmp	r3, #0
  407516:	d151      	bne.n	4075bc <__udivmoddi4+0xb4>
  407518:	428a      	cmp	r2, r1
  40751a:	4617      	mov	r7, r2
  40751c:	d96d      	bls.n	4075fa <__udivmoddi4+0xf2>
  40751e:	fab2 fe82 	clz	lr, r2
  407522:	f1be 0f00 	cmp.w	lr, #0
  407526:	d00b      	beq.n	407540 <__udivmoddi4+0x38>
  407528:	f1ce 0c20 	rsb	ip, lr, #32
  40752c:	fa01 f50e 	lsl.w	r5, r1, lr
  407530:	fa20 fc0c 	lsr.w	ip, r0, ip
  407534:	fa02 f70e 	lsl.w	r7, r2, lr
  407538:	ea4c 0c05 	orr.w	ip, ip, r5
  40753c:	fa00 f40e 	lsl.w	r4, r0, lr
  407540:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  407544:	0c25      	lsrs	r5, r4, #16
  407546:	fbbc f8fa 	udiv	r8, ip, sl
  40754a:	fa1f f987 	uxth.w	r9, r7
  40754e:	fb0a cc18 	mls	ip, sl, r8, ip
  407552:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  407556:	fb08 f309 	mul.w	r3, r8, r9
  40755a:	42ab      	cmp	r3, r5
  40755c:	d90a      	bls.n	407574 <__udivmoddi4+0x6c>
  40755e:	19ed      	adds	r5, r5, r7
  407560:	f108 32ff 	add.w	r2, r8, #4294967295
  407564:	f080 8123 	bcs.w	4077ae <__udivmoddi4+0x2a6>
  407568:	42ab      	cmp	r3, r5
  40756a:	f240 8120 	bls.w	4077ae <__udivmoddi4+0x2a6>
  40756e:	f1a8 0802 	sub.w	r8, r8, #2
  407572:	443d      	add	r5, r7
  407574:	1aed      	subs	r5, r5, r3
  407576:	b2a4      	uxth	r4, r4
  407578:	fbb5 f0fa 	udiv	r0, r5, sl
  40757c:	fb0a 5510 	mls	r5, sl, r0, r5
  407580:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  407584:	fb00 f909 	mul.w	r9, r0, r9
  407588:	45a1      	cmp	r9, r4
  40758a:	d909      	bls.n	4075a0 <__udivmoddi4+0x98>
  40758c:	19e4      	adds	r4, r4, r7
  40758e:	f100 33ff 	add.w	r3, r0, #4294967295
  407592:	f080 810a 	bcs.w	4077aa <__udivmoddi4+0x2a2>
  407596:	45a1      	cmp	r9, r4
  407598:	f240 8107 	bls.w	4077aa <__udivmoddi4+0x2a2>
  40759c:	3802      	subs	r0, #2
  40759e:	443c      	add	r4, r7
  4075a0:	eba4 0409 	sub.w	r4, r4, r9
  4075a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4075a8:	2100      	movs	r1, #0
  4075aa:	2e00      	cmp	r6, #0
  4075ac:	d061      	beq.n	407672 <__udivmoddi4+0x16a>
  4075ae:	fa24 f40e 	lsr.w	r4, r4, lr
  4075b2:	2300      	movs	r3, #0
  4075b4:	6034      	str	r4, [r6, #0]
  4075b6:	6073      	str	r3, [r6, #4]
  4075b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075bc:	428b      	cmp	r3, r1
  4075be:	d907      	bls.n	4075d0 <__udivmoddi4+0xc8>
  4075c0:	2e00      	cmp	r6, #0
  4075c2:	d054      	beq.n	40766e <__udivmoddi4+0x166>
  4075c4:	2100      	movs	r1, #0
  4075c6:	e886 0021 	stmia.w	r6, {r0, r5}
  4075ca:	4608      	mov	r0, r1
  4075cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075d0:	fab3 f183 	clz	r1, r3
  4075d4:	2900      	cmp	r1, #0
  4075d6:	f040 808e 	bne.w	4076f6 <__udivmoddi4+0x1ee>
  4075da:	42ab      	cmp	r3, r5
  4075dc:	d302      	bcc.n	4075e4 <__udivmoddi4+0xdc>
  4075de:	4282      	cmp	r2, r0
  4075e0:	f200 80fa 	bhi.w	4077d8 <__udivmoddi4+0x2d0>
  4075e4:	1a84      	subs	r4, r0, r2
  4075e6:	eb65 0503 	sbc.w	r5, r5, r3
  4075ea:	2001      	movs	r0, #1
  4075ec:	46ac      	mov	ip, r5
  4075ee:	2e00      	cmp	r6, #0
  4075f0:	d03f      	beq.n	407672 <__udivmoddi4+0x16a>
  4075f2:	e886 1010 	stmia.w	r6, {r4, ip}
  4075f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4075fa:	b912      	cbnz	r2, 407602 <__udivmoddi4+0xfa>
  4075fc:	2701      	movs	r7, #1
  4075fe:	fbb7 f7f2 	udiv	r7, r7, r2
  407602:	fab7 fe87 	clz	lr, r7
  407606:	f1be 0f00 	cmp.w	lr, #0
  40760a:	d134      	bne.n	407676 <__udivmoddi4+0x16e>
  40760c:	1beb      	subs	r3, r5, r7
  40760e:	0c3a      	lsrs	r2, r7, #16
  407610:	fa1f fc87 	uxth.w	ip, r7
  407614:	2101      	movs	r1, #1
  407616:	fbb3 f8f2 	udiv	r8, r3, r2
  40761a:	0c25      	lsrs	r5, r4, #16
  40761c:	fb02 3318 	mls	r3, r2, r8, r3
  407620:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  407624:	fb0c f308 	mul.w	r3, ip, r8
  407628:	42ab      	cmp	r3, r5
  40762a:	d907      	bls.n	40763c <__udivmoddi4+0x134>
  40762c:	19ed      	adds	r5, r5, r7
  40762e:	f108 30ff 	add.w	r0, r8, #4294967295
  407632:	d202      	bcs.n	40763a <__udivmoddi4+0x132>
  407634:	42ab      	cmp	r3, r5
  407636:	f200 80d1 	bhi.w	4077dc <__udivmoddi4+0x2d4>
  40763a:	4680      	mov	r8, r0
  40763c:	1aed      	subs	r5, r5, r3
  40763e:	b2a3      	uxth	r3, r4
  407640:	fbb5 f0f2 	udiv	r0, r5, r2
  407644:	fb02 5510 	mls	r5, r2, r0, r5
  407648:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  40764c:	fb0c fc00 	mul.w	ip, ip, r0
  407650:	45a4      	cmp	ip, r4
  407652:	d907      	bls.n	407664 <__udivmoddi4+0x15c>
  407654:	19e4      	adds	r4, r4, r7
  407656:	f100 33ff 	add.w	r3, r0, #4294967295
  40765a:	d202      	bcs.n	407662 <__udivmoddi4+0x15a>
  40765c:	45a4      	cmp	ip, r4
  40765e:	f200 80b8 	bhi.w	4077d2 <__udivmoddi4+0x2ca>
  407662:	4618      	mov	r0, r3
  407664:	eba4 040c 	sub.w	r4, r4, ip
  407668:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  40766c:	e79d      	b.n	4075aa <__udivmoddi4+0xa2>
  40766e:	4631      	mov	r1, r6
  407670:	4630      	mov	r0, r6
  407672:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407676:	f1ce 0420 	rsb	r4, lr, #32
  40767a:	fa05 f30e 	lsl.w	r3, r5, lr
  40767e:	fa07 f70e 	lsl.w	r7, r7, lr
  407682:	fa20 f804 	lsr.w	r8, r0, r4
  407686:	0c3a      	lsrs	r2, r7, #16
  407688:	fa25 f404 	lsr.w	r4, r5, r4
  40768c:	ea48 0803 	orr.w	r8, r8, r3
  407690:	fbb4 f1f2 	udiv	r1, r4, r2
  407694:	ea4f 4518 	mov.w	r5, r8, lsr #16
  407698:	fb02 4411 	mls	r4, r2, r1, r4
  40769c:	fa1f fc87 	uxth.w	ip, r7
  4076a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4076a4:	fb01 f30c 	mul.w	r3, r1, ip
  4076a8:	42ab      	cmp	r3, r5
  4076aa:	fa00 f40e 	lsl.w	r4, r0, lr
  4076ae:	d909      	bls.n	4076c4 <__udivmoddi4+0x1bc>
  4076b0:	19ed      	adds	r5, r5, r7
  4076b2:	f101 30ff 	add.w	r0, r1, #4294967295
  4076b6:	f080 808a 	bcs.w	4077ce <__udivmoddi4+0x2c6>
  4076ba:	42ab      	cmp	r3, r5
  4076bc:	f240 8087 	bls.w	4077ce <__udivmoddi4+0x2c6>
  4076c0:	3902      	subs	r1, #2
  4076c2:	443d      	add	r5, r7
  4076c4:	1aeb      	subs	r3, r5, r3
  4076c6:	fa1f f588 	uxth.w	r5, r8
  4076ca:	fbb3 f0f2 	udiv	r0, r3, r2
  4076ce:	fb02 3310 	mls	r3, r2, r0, r3
  4076d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4076d6:	fb00 f30c 	mul.w	r3, r0, ip
  4076da:	42ab      	cmp	r3, r5
  4076dc:	d907      	bls.n	4076ee <__udivmoddi4+0x1e6>
  4076de:	19ed      	adds	r5, r5, r7
  4076e0:	f100 38ff 	add.w	r8, r0, #4294967295
  4076e4:	d26f      	bcs.n	4077c6 <__udivmoddi4+0x2be>
  4076e6:	42ab      	cmp	r3, r5
  4076e8:	d96d      	bls.n	4077c6 <__udivmoddi4+0x2be>
  4076ea:	3802      	subs	r0, #2
  4076ec:	443d      	add	r5, r7
  4076ee:	1aeb      	subs	r3, r5, r3
  4076f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4076f4:	e78f      	b.n	407616 <__udivmoddi4+0x10e>
  4076f6:	f1c1 0720 	rsb	r7, r1, #32
  4076fa:	fa22 f807 	lsr.w	r8, r2, r7
  4076fe:	408b      	lsls	r3, r1
  407700:	fa05 f401 	lsl.w	r4, r5, r1
  407704:	ea48 0303 	orr.w	r3, r8, r3
  407708:	fa20 fe07 	lsr.w	lr, r0, r7
  40770c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  407710:	40fd      	lsrs	r5, r7
  407712:	ea4e 0e04 	orr.w	lr, lr, r4
  407716:	fbb5 f9fc 	udiv	r9, r5, ip
  40771a:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40771e:	fb0c 5519 	mls	r5, ip, r9, r5
  407722:	fa1f f883 	uxth.w	r8, r3
  407726:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40772a:	fb09 f408 	mul.w	r4, r9, r8
  40772e:	42ac      	cmp	r4, r5
  407730:	fa02 f201 	lsl.w	r2, r2, r1
  407734:	fa00 fa01 	lsl.w	sl, r0, r1
  407738:	d908      	bls.n	40774c <__udivmoddi4+0x244>
  40773a:	18ed      	adds	r5, r5, r3
  40773c:	f109 30ff 	add.w	r0, r9, #4294967295
  407740:	d243      	bcs.n	4077ca <__udivmoddi4+0x2c2>
  407742:	42ac      	cmp	r4, r5
  407744:	d941      	bls.n	4077ca <__udivmoddi4+0x2c2>
  407746:	f1a9 0902 	sub.w	r9, r9, #2
  40774a:	441d      	add	r5, r3
  40774c:	1b2d      	subs	r5, r5, r4
  40774e:	fa1f fe8e 	uxth.w	lr, lr
  407752:	fbb5 f0fc 	udiv	r0, r5, ip
  407756:	fb0c 5510 	mls	r5, ip, r0, r5
  40775a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40775e:	fb00 f808 	mul.w	r8, r0, r8
  407762:	45a0      	cmp	r8, r4
  407764:	d907      	bls.n	407776 <__udivmoddi4+0x26e>
  407766:	18e4      	adds	r4, r4, r3
  407768:	f100 35ff 	add.w	r5, r0, #4294967295
  40776c:	d229      	bcs.n	4077c2 <__udivmoddi4+0x2ba>
  40776e:	45a0      	cmp	r8, r4
  407770:	d927      	bls.n	4077c2 <__udivmoddi4+0x2ba>
  407772:	3802      	subs	r0, #2
  407774:	441c      	add	r4, r3
  407776:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40777a:	eba4 0408 	sub.w	r4, r4, r8
  40777e:	fba0 8902 	umull	r8, r9, r0, r2
  407782:	454c      	cmp	r4, r9
  407784:	46c6      	mov	lr, r8
  407786:	464d      	mov	r5, r9
  407788:	d315      	bcc.n	4077b6 <__udivmoddi4+0x2ae>
  40778a:	d012      	beq.n	4077b2 <__udivmoddi4+0x2aa>
  40778c:	b156      	cbz	r6, 4077a4 <__udivmoddi4+0x29c>
  40778e:	ebba 030e 	subs.w	r3, sl, lr
  407792:	eb64 0405 	sbc.w	r4, r4, r5
  407796:	fa04 f707 	lsl.w	r7, r4, r7
  40779a:	40cb      	lsrs	r3, r1
  40779c:	431f      	orrs	r7, r3
  40779e:	40cc      	lsrs	r4, r1
  4077a0:	6037      	str	r7, [r6, #0]
  4077a2:	6074      	str	r4, [r6, #4]
  4077a4:	2100      	movs	r1, #0
  4077a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4077aa:	4618      	mov	r0, r3
  4077ac:	e6f8      	b.n	4075a0 <__udivmoddi4+0x98>
  4077ae:	4690      	mov	r8, r2
  4077b0:	e6e0      	b.n	407574 <__udivmoddi4+0x6c>
  4077b2:	45c2      	cmp	sl, r8
  4077b4:	d2ea      	bcs.n	40778c <__udivmoddi4+0x284>
  4077b6:	ebb8 0e02 	subs.w	lr, r8, r2
  4077ba:	eb69 0503 	sbc.w	r5, r9, r3
  4077be:	3801      	subs	r0, #1
  4077c0:	e7e4      	b.n	40778c <__udivmoddi4+0x284>
  4077c2:	4628      	mov	r0, r5
  4077c4:	e7d7      	b.n	407776 <__udivmoddi4+0x26e>
  4077c6:	4640      	mov	r0, r8
  4077c8:	e791      	b.n	4076ee <__udivmoddi4+0x1e6>
  4077ca:	4681      	mov	r9, r0
  4077cc:	e7be      	b.n	40774c <__udivmoddi4+0x244>
  4077ce:	4601      	mov	r1, r0
  4077d0:	e778      	b.n	4076c4 <__udivmoddi4+0x1bc>
  4077d2:	3802      	subs	r0, #2
  4077d4:	443c      	add	r4, r7
  4077d6:	e745      	b.n	407664 <__udivmoddi4+0x15c>
  4077d8:	4608      	mov	r0, r1
  4077da:	e708      	b.n	4075ee <__udivmoddi4+0xe6>
  4077dc:	f1a8 0802 	sub.w	r8, r8, #2
  4077e0:	443d      	add	r5, r7
  4077e2:	e72b      	b.n	40763c <__udivmoddi4+0x134>

004077e4 <__aeabi_idiv0>:
  4077e4:	4770      	bx	lr
  4077e6:	bf00      	nop

004077e8 <p_uc_charset10x14>:
	...
  407804:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  407814:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  407824:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  407834:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  407844:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  407854:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  407864:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  407874:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  40788c:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  40789c:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  4078ac:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  4078bc:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  4078cc:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  4078dc:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  4078ec:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  4078fc:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  407914:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  407924:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  407934:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  407944:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  407954:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  407964:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  407974:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  407984:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  407994:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4079a4:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  4079b4:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  4079c4:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  4079d4:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  4079e4:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  4079f4:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  407a04:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  407a14:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  407a24:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  407a34:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  407a44:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  407a54:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  407a64:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  407a74:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  407a84:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  407a94:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  407aa4:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407ab4:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  407ac4:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  407ad4:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  407ae4:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  407af4:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  407b04:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  407b14:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  407b24:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  407b34:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  407b44:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  407b54:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  407b64:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  407b74:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  407b84:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  407b94:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  407ba4:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  407bb4:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  407bc4:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  407bd4:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  407be4:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  407bf4:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  407c04:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  407c14:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  407c24:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  407c34:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  407c44:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  407c54:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  407c64:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  407c74:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  407c84:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  407c94:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  407ca4:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  407cb4:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  407cc4:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  407cd4:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  407ce4:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  407cf4:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  407d04:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  407d14:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  407d24:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407d34:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  407d44:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  407d54:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  407d64:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  407d74:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  407d84:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  407d94:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  407da4:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  407db4:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  407dc4:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  407dd4:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  407de4:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  407df4:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  407e04:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  407e14:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  407e24:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  407e34:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  407e44:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  407e54:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  407e64:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  407e74:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  407e84:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  407e94:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  407ea4:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407eb4:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407ec4:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407ed4:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407ee4:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407ef4:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407f04:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407f14:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407f24:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407f34:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407f44:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407f54:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407f64:	fcff fcff 444c 3a52 2520 0d64 0000 0000     ....LDR: %d.....
  407f74:	7345 7563 6f72 203a 6425 000d 6d55 6469     Escuro: %d..Umid
  407f84:	6461 3a65 2520 0d64 0000 0000 6554 706d     ade: %d.....Temp
  407f94:	7265 7461 7275 3a61 2520 312e 0d66 0000     eratura: %.1f...
  407fa4:	6e45 7274 2065 656d 6964 6f63 7365 203a     Entre medicoes: 
  407fb4:	6425 500a 6f72 2078 656d 6964 6163 3a6f     %d.Prox medicao:
  407fc4:	2520 0a64 0000 0000 6f42 626d 2061 6e69      %d.....Bomba in
  407fd4:	6369 6169 6164 000d 6e49 6973 6172 7420     iciada..Insira t
  407fe4:	6d65 6f70 6d20 7861 6d69 206f 6f6e 6520     empo maximo no e
  407ff4:	6373 7275 206f 6d65 6820 726f 7361 0d3a     scuro em horas:.
  408004:	0000 0000 6e49 6973 6172 6120 6c20 6d75     ....Insira a lum
  408014:	6e69 736f 6469 6461 2065 696d 696e 616d     inosidade minima
  408024:	6520 206d 3a25 000d 6e49 6973 6172 6f20      em %:..Insira o
  408034:	7420 6d65 6f70 6d20 7861 6d69 206f 6f63      tempo maximo co
  408044:	206d 2061 756c 207a 6361 7365 2061 6d65     m a luz acesa em
  408054:	6820 726f 7361 000d 6f43 666e 6769 7275      horas..Configur
  408064:	6361 6f61 6320 6d6f 6c70 7465 2161 000d     acao completa!..
  408074:	6554 706d 3a6f 2520 0969 754c 3a7a 2520     Tempo: %i.Luz: %
  408084:	2569 4109 6563 6f73 203a 6925 0d0a 0000     i%.Aceso: %i....

00408094 <_global_impure_ptr>:
  408094:	0040 2000 000a 0000 4e49 0046 6e69 0066     @.. ....INF.inf.
  4080a4:	414e 004e 616e 006e 3130 3332 3534 3736     NAN.nan.01234567
  4080b4:	3938 4241 4443 4645 0000 0000 3130 3332     89ABCDEF....0123
  4080c4:	3534 3736 3938 6261 6463 6665 0000 0000     456789abcdef....
  4080d4:	6e28 6c75 296c 0000 0030 0000               (null)..0...

004080e0 <blanks.7223>:
  4080e0:	2020 2020 2020 2020 2020 2020 2020 2020                     

004080f0 <zeroes.7224>:
  4080f0:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  408100:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  408110:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......

00408120 <__mprec_bigtens>:
  408120:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  408130:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  408140:	bf3c 7f73 4fdd 7515                         <.s..O.u

00408148 <__mprec_tens>:
  408148:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  408158:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  408168:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  408178:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  408188:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  408198:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4081a8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4081b8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4081c8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4081d8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4081e8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  4081f8:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  408208:	9db4 79d9 7843 44ea                         ...yCx.D

00408210 <p05.6055>:
  408210:	0005 0000 0019 0000 007d 0000               ........}...

0040821c <_ctype_>:
  40821c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  40822c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  40823c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  40824c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  40825c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  40826c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  40827c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  40828c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  40829c:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00408320 <_init>:
  408320:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408322:	bf00      	nop
  408324:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408326:	bc08      	pop	{r3}
  408328:	469e      	mov	lr, r3
  40832a:	4770      	bx	lr

0040832c <__init_array_start>:
  40832c:	00404281 	.word	0x00404281

00408330 <__frame_dummy_init_array_entry>:
  408330:	004000f1                                ..@.

00408334 <_fini>:
  408334:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408336:	bf00      	nop
  408338:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40833a:	bc08      	pop	{r3}
  40833c:	469e      	mov	lr, r3
  40833e:	4770      	bx	lr

00408340 <__fini_array_start>:
  408340:	004000cd 	.word	0x004000cd
