##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for DEBUG_UART_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
		5.2::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 6
Clock: CyBUS_CLK            | Frequency: 61.71 MHz  | Target: 24.00 MHz  | 
Clock: CyILO                | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK         | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT            | N/A                   | Target: 24.00 MHz  | 
Clock: DEBUG_UART_IntClock  | Frequency: 56.52 MHz  | Target: 0.46 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock         Capture Clock        Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-------------------  -------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK            DEBUG_UART_IntClock  41666.7          25462       N/A              N/A         N/A              N/A         N/A              N/A         
DEBUG_UART_IntClock  DEBUG_UART_IntClock  2.16667e+006     2148974     N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name    Clock to Out  Clock Name:Phase       
-----------  ------------  ---------------------  
Tx_1(0)_PAD  30408         DEBUG_UART_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 61.71 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12735
-------------------------------------   ----- 
End-of-path arrival time (ps)           12735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5066   7096  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10446  25462  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12735  25462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for DEBUG_UART_IntClock
*************************************************
Clock: DEBUG_UART_IntClock
Frequency: 56.52 MHz | Target: 0.46 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_0           macrocell2      4611   5861  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell2      3350   9211  2148974  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11502  2148974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. DEBUG_UART_IntClock:R)
*********************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12735
-------------------------------------   ----- 
End-of-path arrival time (ps)           12735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5066   7096  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10446  25462  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12735  25462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1


5.2::Critical Path Report for (DEBUG_UART_IntClock:R vs. DEBUG_UART_IntClock:R)
*******************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_0           macrocell2      4611   5861  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell2      3350   9211  2148974  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11502  2148974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25462p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12735
-------------------------------------   ----- 
End-of-path arrival time (ps)           12735
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
Rx_1(0)/fb                                    iocell7         2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/main_1         macrocell6      5066   7096  25462  RISE       1
\DEBUG_UART:BUART:rx_postpoll\/q              macrocell6      3350  10446  25462  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/route_si  datapathcell3   2289  12735  25462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 30146p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8010
-------------------------------------   ---- 
End-of-path arrival time (ps)           8010
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_8  macrocell18   5980   8010  30146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 30290p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_3  macrocell21   5836   7866  30290  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 30299p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7858
-------------------------------------   ---- 
End-of-path arrival time (ps)           7858
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                            iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_9  macrocell15   5828   7858  30299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 31061p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_2  macrocell22   5066   7096  31061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 31061p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                             iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_6  macrocell23   5066   7096  31061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Rx_1(0)/fb
Path End       : \DEBUG_UART:BUART:rx_last\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_last\/clock_0
Path slack     : 31061p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#52 vs. DEBUG_UART_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7096
-------------------------------------   ---- 
End-of-path arrival time (ps)           7096
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Rx_1(0)/in_clock                                            iocell7             0      0  RISE       1

Data path
pin name                           model name   delay     AT  slack  edge  Fanout
---------------------------------  -----------  -----  -----  -----  ----  ------
Rx_1(0)/fb                         iocell7       2030   2030  25462  RISE       1
\DEBUG_UART:BUART:rx_last\/main_0  macrocell24   5066   7096  31061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 2148974p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6190
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11502
-------------------------------------   ----- 
End-of-path arrival time (ps)           11502
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                             model name     delay     AT    slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                      macrocell10     1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/main_0           macrocell2      4611   5861  2148974  RISE       1
\DEBUG_UART:BUART:counter_load_not\/q                macrocell2      3350   9211  2148974  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell2   2292  11502  2148974  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxBitCounter\/load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxBitCounter\/clock
Path slack     : 2150926p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -5360
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2161307

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10380
-------------------------------------   ----- 
End-of-path arrival time (ps)           10380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q            macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/main_1  macrocell5    3469   4719  2150926  RISE       1
\DEBUG_UART:BUART:rx_counter_load\/q       macrocell5    3350   8069  2150926  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/load   count7cell    2312  10380  2150926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sTX:TxSts\/status_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxSts\/clock
Path slack     : 2152146p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14020
-------------------------------------   ----- 
End-of-path arrival time (ps)           14020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152146  RISE       1
\DEBUG_UART:BUART:tx_status_0\/main_3                 macrocell3      4767   8347  2152146  RISE       1
\DEBUG_UART:BUART:tx_status_0\/q                      macrocell3      3350  11697  2152146  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/status_0                 statusicell1    2323  14020  2152146  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxSts\/clock                         statusicell1        0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2153397p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9760
-------------------------------------   ---- 
End-of-path arrival time (ps)           9760
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell1   3580   3580  2152146  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_3                  macrocell11     6180   9760  2153397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2153696p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6960
-------------------------------------   ---- 
End-of-path arrival time (ps)           6960
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q                macrocell15     1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell3   5710   6960  2153696  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_4
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 2154001p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12166
-------------------------------------   ----- 
End-of-path arrival time (ps)           12166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1

Data path
pin name                                              model name     delay     AT    slack  edge  Fanout
----------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell3   3580   3580  2154001  RISE       1
\DEBUG_UART:BUART:rx_status_4\/main_1                 macrocell7      2925   6505  2154001  RISE       1
\DEBUG_UART:BUART:rx_status_4\/q                      macrocell7      3350   9855  2154001  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_4                 statusicell2    2311  12166  2154001  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2154295p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6362
-------------------------------------   ---- 
End-of-path arrival time (ps)           6362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q                macrocell11     1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell1   5112   6362  2154295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2154721p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8435
-------------------------------------   ---- 
End-of-path arrival time (ps)           8435
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q               macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_1  macrocell20   7185   8435  2154721  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2154751p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8406
-------------------------------------   ---- 
End-of-path arrival time (ps)           8406
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_1  macrocell15   7156   8406  2154751  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155231p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5426
-------------------------------------   ---- 
End-of-path arrival time (ps)           5426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q         macrocell14     1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell3   4176   5426  2155231  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2155576p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5081
-------------------------------------   ---- 
End-of-path arrival time (ps)           5081
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q          macrocell19     1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell3   3831   5081  2155576  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2155642p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7515
-------------------------------------   ---- 
End-of-path arrival time (ps)           7515
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q        macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_1  macrocell23   6265   7515  2155642  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2155652p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7504
-------------------------------------   ---- 
End-of-path arrival time (ps)           7504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155652  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_0        macrocell22   5564   7504  2155652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156041p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4616
-------------------------------------   ---- 
End-of-path arrival time (ps)           4616
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q                macrocell10     1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell1   3366   4616  2156041  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2156108p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7049
-------------------------------------   ---- 
End-of-path arrival time (ps)           7049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155652  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_0        macrocell21   5109   7049  2156108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \DEBUG_UART:BUART:sTX:TxShifter:u0\/clock
Path slack     : 2156286p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -6010
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2160657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4371
-------------------------------------   ---- 
End-of-path arrival time (ps)           4371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151574  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell1   4181   4371  2156286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2156296p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q   macrocell19   1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_2  macrocell16   5611   6861  2156296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2156296p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6861
-------------------------------------   ---- 
End-of-path arrival time (ps)           6861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_2   macrocell18   5611   6861  2156296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2156312p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6845
-------------------------------------   ---- 
End-of-path arrival time (ps)           6845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_2   macrocell15   5595   6845  2156312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2156313p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6844
-------------------------------------   ---- 
End-of-path arrival time (ps)           6844
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_2   macrocell17   5594   6844  2156313  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \DEBUG_UART:BUART:txn\/main_3
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2156485p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6672
-------------------------------------   ---- 
End-of-path arrival time (ps)           6672
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:TxShifter:u0\/clock                  datapathcell1       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:TxShifter:u0\/so_comb  datapathcell1   4370   4370  2156485  RISE       1
\DEBUG_UART:BUART:txn\/main_3                macrocell9      2302   6672  2156485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2156807p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q        macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_0  macrocell20   5100   6350  2156807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2156810p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6347
-------------------------------------   ---- 
End-of-path arrival time (ps)           6347
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156810  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_5  macrocell12   5097   6347  2156810  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2156825p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6331
-------------------------------------   ---- 
End-of-path arrival time (ps)           6331
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156810  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_5  macrocell10   5081   6331  2156825  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157003p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6154
-------------------------------------   ---- 
End-of-path arrival time (ps)           6154
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q               macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_3  macrocell20   4904   6154  2157003  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 2157014p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6143
-------------------------------------   ---- 
End-of-path arrival time (ps)           6143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                      model name   delay     AT    slack  edge  Fanout
--------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q               macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/main_2  macrocell20   4893   6143  2157014  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_stop1_reg\/clock_0              macrocell20         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2157019p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6137
-------------------------------------   ---- 
End-of-path arrival time (ps)           6137
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  2152773  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_2  macrocell21   4887   6137  2157019  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_8
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2157052p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6105
-------------------------------------   ---- 
End-of-path arrival time (ps)           6105
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q      macrocell21   1250   1250  2152773  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_8  macrocell15   4855   6105  2157052  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2157056p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6101
-------------------------------------   ---- 
End-of-path arrival time (ps)           6101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157056  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_1        macrocell21   4161   6101  2157056  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2157171p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5986
-------------------------------------   ---- 
End-of-path arrival time (ps)           5986
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_1  macrocell12   4736   5986  2157171  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2157184p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5972
-------------------------------------   ---- 
End-of-path arrival time (ps)           5972
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_1  macrocell10   4722   5972  2157184  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:txn\/main_2
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2157185p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5971
-------------------------------------   ---- 
End-of-path arrival time (ps)           5971
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q  macrocell11   1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:txn\/main_2    macrocell9    4721   5971  2157185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2157282p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5875
-------------------------------------   ---- 
End-of-path arrival time (ps)           5875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_0  macrocell11   4625   5875  2157282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157296p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5861
-------------------------------------   ---- 
End-of-path arrival time (ps)           5861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q      macrocell10   1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_0  macrocell13   4611   5861  2157296  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_bitclk_enable\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2157518p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5639
-------------------------------------   ---- 
End-of-path arrival time (ps)           5639
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_bitclk_enable\/q  macrocell19   1250   1250  2155576  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_2  macrocell23   4389   5639  2157518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:txn\/main_6
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2157533p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q  macrocell13   1250   1250  2156810  RISE       1
\DEBUG_UART:BUART:txn\/main_6   macrocell9    4373   5623  2157533  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2157540p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5617
-------------------------------------   ---- 
End-of-path arrival time (ps)           5617
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2149229  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_4  macrocell11   4367   5617  2157540  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2157549p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5608
-------------------------------------   ---- 
End-of-path arrival time (ps)           5608
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q      macrocell12   1250   1250  2149229  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_3  macrocell13   4358   5608  2157549  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2157704p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5452
-------------------------------------   ---- 
End-of-path arrival time (ps)           5452
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157704  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_4               macrocell10     5262   5452  2157704  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2157707p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5449
-------------------------------------   ---- 
End-of-path arrival time (ps)           5449
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157704  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_4               macrocell12     5259   5449  2157707  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2157726p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5431
-------------------------------------   ---- 
End-of-path arrival time (ps)           5431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_0   macrocell23   4181   5431  2157726  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_load_fifo\/q
Path End       : \DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \DEBUG_UART:BUART:sRX:RxShifter:u0\/clock
Path slack     : 2157880p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3130
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163537

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_load_fifo\/q            macrocell16     1250   1250  2154878  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/f0_load  datapathcell3   4407   5657  2157880  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxShifter:u0\/clock                  datapathcell3       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2157922p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5235
-------------------------------------   ---- 
End-of-path arrival time (ps)           5235
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q        macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_4  macrocell23   3985   5235  2157922  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2157932p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5225
-------------------------------------   ---- 
End-of-path arrival time (ps)           5225
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q        macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_3  macrocell23   3975   5225  2157932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2157983p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5174
-------------------------------------   ---- 
End-of-path arrival time (ps)           5174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157056  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_1        macrocell22   3234   5174  2157983  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158100p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5057
-------------------------------------   ---- 
End-of-path arrival time (ps)           5057
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_7         macrocell15   3117   5057  2158100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158104p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5053
-------------------------------------   ---- 
End-of-path arrival time (ps)           5053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158104  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_6         macrocell15   3113   5053  2158104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158108p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5049
-------------------------------------   ---- 
End-of-path arrival time (ps)           5049
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158104  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_6         macrocell17   3109   5049  2158108  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158112p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_7       macrocell16   3105   5045  2158112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158112p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5045
-------------------------------------   ---- 
End-of-path arrival time (ps)           5045
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_7         macrocell18   3105   5045  2158112  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158244p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4913
-------------------------------------   ---- 
End-of-path arrival time (ps)           4913
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158244  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_5         macrocell17   2973   4913  2158244  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158248p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4909
-------------------------------------   ---- 
End-of-path arrival time (ps)           4909
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158244  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_5         macrocell15   2969   4909  2158248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158104  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_6       macrocell16   2966   4906  2158251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_5
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_6
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158251p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4906
-------------------------------------   ---- 
End-of-path arrival time (ps)           4906
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  2158104  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_6         macrocell18   2966   4906  2158251  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_4
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158255p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4902
-------------------------------------   ---- 
End-of-path arrival time (ps)           4902
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  2158100  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_7         macrocell17   2962   4902  2158255  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158244  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_5       macrocell16   2956   4896  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_6
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158261p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4896
-------------------------------------   ---- 
End-of-path arrival time (ps)           4896
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  2158244  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_5         macrocell18   2956   4896  2158261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \DEBUG_UART:BUART:txn\/main_5
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158264p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4893
-------------------------------------   ---- 
End-of-path arrival time (ps)           4893
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell2    190    190  2157704  RISE       1
\DEBUG_UART:BUART:txn\/main_5                      macrocell9      4703   4893  2158264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_1\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_5
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2158373p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4784
-------------------------------------   ---- 
End-of-path arrival time (ps)           4784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_1\/q       macrocell21   1250   1250  2152773  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_5  macrocell23   3534   4784  2158373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2158407p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q      macrocell11   1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_1  macrocell13   3499   4749  2158407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_0\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_1
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2158411p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4746
-------------------------------------   ---- 
End-of-path arrival time (ps)           4746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_0\/q       macrocell11   1250   1250  2149807  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_1  macrocell11   3496   4746  2158411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158438p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4719
-------------------------------------   ---- 
End-of-path arrival time (ps)           4719
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_1  macrocell17   3469   4719  2158438  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_1\/main_4
Capture Clock  : \DEBUG_UART:BUART:pollcount_1\/clock_0
Path slack     : 2158505p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153676  RISE       1
\DEBUG_UART:BUART:pollcount_1\/main_4  macrocell21   3401   4651  2158505  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_1\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_10
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158529p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4628
-------------------------------------   ---- 
End-of-path arrival time (ps)           4628
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153676  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_10  macrocell15   3378   4628  2158529  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2158547p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4610
-------------------------------------   ---- 
End-of-path arrival time (ps)           4610
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_0  macrocell12   3360   4610  2158547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:txn\/main_1
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158555p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4602
-------------------------------------   ---- 
End-of-path arrival time (ps)           4602
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q  macrocell10   1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:txn\/main_1    macrocell9    3352   4602  2158555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q         macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_1  macrocell16   3171   4421  2158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_0\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158735p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4421
-------------------------------------   ---- 
End-of-path arrival time (ps)           4421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_0\/q       macrocell15   1250   1250  2150926  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_1  macrocell18   3171   4421  2158735  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2158791p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4366
-------------------------------------   ---- 
End-of-path arrival time (ps)           4366
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151574  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_2               macrocell12     4176   4366  2158791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_0    macrocell15   3098   4348  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_0  macrocell16   3098   4348  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_0    macrocell18   3098   4348  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_2\/clock_0
Path slack     : 2158809p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4348
-------------------------------------   ---- 
End-of-path arrival time (ps)           4348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2149229  RISE       1
\DEBUG_UART:BUART:tx_state_2\/main_3  macrocell12   3098   4348  2158809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:txn\/main_4
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2158811p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q  macrocell12   1250   1250  2149229  RISE       1
\DEBUG_UART:BUART:txn\/main_4    macrocell9    3096   4346  2158811  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2158812p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4345
-------------------------------------   ---- 
End-of-path arrival time (ps)           4345
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151574  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_2               macrocell10     4155   4345  2158812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_1\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_0
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2158814p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4342
-------------------------------------   ---- 
End-of-path arrival time (ps)           4342
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_1\/q       macrocell10   1250   1250  2148974  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_0  macrocell10   3092   4342  2158814  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158834p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q         macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_4  macrocell16   3073   4323  2158834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158834p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_4  macrocell18   3073   4323  2158834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158836p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4321
-------------------------------------   ---- 
End-of-path arrival time (ps)           4321
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_4  macrocell15   3071   4321  2158836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_0\/clock_0
Path slack     : 2158843p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4313
-------------------------------------   ---- 
End-of-path arrival time (ps)           4313
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_state_0\/main_3  macrocell15   3063   4313  2158843  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_0\/clock_0                      macrocell15         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158848p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4309
-------------------------------------   ---- 
End-of-path arrival time (ps)           4309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_3  macrocell17   3059   4309  2158848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_1
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158907p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4250
-------------------------------------   ---- 
End-of-path arrival time (ps)           4250
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  2157056  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_1   macrocell19   2310   4250  2158907  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_2
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158908p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4249
-------------------------------------   ---- 
End-of-path arrival time (ps)           4249
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  2155652  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_0   macrocell19   2309   4249  2158908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sRX:RxBitCounter\/count_0
Path End       : \DEBUG_UART:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \DEBUG_UART:BUART:rx_bitclk_enable\/clock_0
Path slack     : 2158918p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4238
-------------------------------------   ---- 
End-of-path arrival time (ps)           4238
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxBitCounter\/clock                  count7cell          0      0  RISE       1

Data path
pin name                                     model name   delay     AT    slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  2158918  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/main_2   macrocell19   2298   4238  2158918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_bitclk_enable\/clock_0                macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_state_2\/q
Path End       : \DEBUG_UART:BUART:tx_state_1\/main_3
Capture Clock  : \DEBUG_UART:BUART:tx_state_1\/clock_0
Path slack     : 2158938p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4219
-------------------------------------   ---- 
End-of-path arrival time (ps)           4219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_2\/clock_0                      macrocell12         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_state_2\/q       macrocell12   1250   1250  2149229  RISE       1
\DEBUG_UART:BUART:tx_state_1\/main_3  macrocell10   2969   4219  2158938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_1\/clock_0                      macrocell10         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_2\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_4
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158964p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4193
-------------------------------------   ---- 
End-of-path arrival time (ps)           4193
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_2\/q       macrocell18   1250   1250  2151452  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_4  macrocell17   2943   4193  2158964  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_load_fifo\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_load_fifo\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q         macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/main_3  macrocell16   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_load_fifo\/clock_0                    macrocell16         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_state_3\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_3
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_state_3\/q       macrocell17   1250   1250  2151336  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_3  macrocell18   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_ctrl_mark_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_3\/main_0
Capture Clock  : \DEBUG_UART:BUART:rx_state_3\/clock_0
Path slack     : 2158973p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_ctrl_mark_last\/clock_0               macrocell14         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_ctrl_mark_last\/q  macrocell14   1250   1250  2151461  RISE       1
\DEBUG_UART:BUART:rx_state_3\/main_0    macrocell17   2934   4184  2158973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_3\/clock_0                      macrocell17         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_last\/q
Path End       : \DEBUG_UART:BUART:rx_state_2\/main_9
Capture Clock  : \DEBUG_UART:BUART:rx_state_2\/clock_0
Path slack     : 2158976p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4180
-------------------------------------   ---- 
End-of-path arrival time (ps)           4180
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_last\/clock_0                         macrocell24         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_last\/q          macrocell24   1250   1250  2158976  RISE       1
\DEBUG_UART:BUART:rx_state_2\/main_9  macrocell18   2930   4180  2158976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_state_2\/clock_0                      macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:pollcount_0\/main_3
Capture Clock  : \DEBUG_UART:BUART:pollcount_0\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153676  RISE       1
\DEBUG_UART:BUART:pollcount_0\/main_3  macrocell22   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:pollcount_0\/q
Path End       : \DEBUG_UART:BUART:rx_status_3\/main_7
Capture Clock  : \DEBUG_UART:BUART:rx_status_3\/clock_0
Path slack     : 2159276p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3881
-------------------------------------   ---- 
End-of-path arrival time (ps)           3881
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:pollcount_0\/clock_0                     macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:pollcount_0\/q       macrocell22   1250   1250  2153676  RISE       1
\DEBUG_UART:BUART:rx_status_3\/main_7  macrocell23   2631   3881  2159276  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:txn\/q
Path End       : \DEBUG_UART:BUART:txn\/main_0
Capture Clock  : \DEBUG_UART:BUART:txn\/clock_0
Path slack     : 2159285p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:txn\/q       macrocell9    1250   1250  2159285  RISE       1
\DEBUG_UART:BUART:txn\/main_0  macrocell9    2622   3872  2159285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:txn\/clock_0                             macrocell9          0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:tx_bitclk\/q
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_5
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2159616p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:tx_bitclk\/q        macrocell13   1250   1250  2156810  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_5  macrocell11   2291   3541  2159616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_bitclk\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_bitclk\/clock_0
Path slack     : 2159894p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3263
-------------------------------------   ---- 
End-of-path arrival time (ps)           3263
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151574  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/main_2                macrocell13     3073   3263  2159894  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_bitclk\/clock_0                       macrocell13         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \DEBUG_UART:BUART:tx_state_0\/main_2
Capture Clock  : \DEBUG_UART:BUART:tx_state_0\/clock_0
Path slack     : 2160010p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                             -3510
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2163157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3146
-------------------------------------   ---- 
End-of-path arrival time (ps)           3146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/clock            datapathcell2       0      0  RISE       1

Data path
pin name                                           model name     delay     AT    slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell2    190    190  2151574  RISE       1
\DEBUG_UART:BUART:tx_state_0\/main_2               macrocell11     2956   3146  2160010  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:tx_state_0\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \DEBUG_UART:BUART:rx_status_3\/q
Path End       : \DEBUG_UART:BUART:sRX:RxSts\/status_3
Capture Clock  : \DEBUG_UART:BUART:sRX:RxSts\/clock
Path slack     : 2162024p

Capture Clock Arrival Time                                                   0
+ Clock path delay                                                           0
+ Cycle adjust (DEBUG_UART_IntClock:R#1 vs. DEBUG_UART_IntClock:R#2)   2166667
- Setup time                                                              -500
--------------------------------------------------------------------   ------- 
End-of-path required time (ps)                                         2166167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4143
-------------------------------------   ---- 
End-of-path arrival time (ps)           4143
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:rx_status_3\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                               model name    delay     AT    slack  edge  Fanout
-------------------------------------  ------------  -----  -----  -------  ----  ------
\DEBUG_UART:BUART:rx_status_3\/q       macrocell23    1250   1250  2162024  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/status_3  statusicell2   2893   4143  2162024  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\DEBUG_UART:BUART:sRX:RxSts\/clock                         statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

