#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Apr 30 11:02:12 2021
# Process ID: 17276
# Current directory: C:/Users/Ahiezer/Documents/ECE 4304/Class_Project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10728 C:\Users\Ahiezer\Documents\ECE 4304\Class_Project\Class_Project.xpr
# Log file: C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/vivado.log
# Journal file: C:/Users/Ahiezer/Documents/ECE 4304/Class_Project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 780.164 ; gain = 98.309
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sim_1/new/tea_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sim_1/new/tea_tb.vhd}}
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files {{C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sim_1/new/tea_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sim_1/new/tea_tb.vhd}}
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'UART_RX' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj UART_RX_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sources_1/new/FIFO.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'module_fifo_regs_no_flags'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sources_1/new/UART_RX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'UART_RX'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
"xelab -wto dabd374fa1be42fdb4adfb073f273dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_behav xil_defaultlib.UART_RX -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dabd374fa1be42fdb4adfb073f273dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot UART_RX_behav xil_defaultlib.UART_RX -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture rtl of entity xil_defaultlib.module_fifo_regs_no_flags [module_fifo_regs_no_flags_defaul...]
Compiling architecture rtl of entity xil_defaultlib.uart_rx
Built simulation snapshot UART_RX_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ahiezer/Documents/ECE -notrace
couldn't read file "C:/Users/Ahiezer/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 30 14:41:50 2021...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 846.539 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "UART_RX_behav -key {Behavioral:sim_1:Functional:UART_RX} -tclbatch {UART_RX.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source UART_RX.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 846.539 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'UART_RX_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 846.539 ; gain = 0.000
set_property top TeaEncipherTb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top TeaEncipher [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: The process cannot access the file because it is being used by another process: "C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'TeaEncipherTb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TeaEncipherTb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sources_1/new/TEA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TeaEncipher'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.srcs/sim_1/new/tea_encrypt_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TeaEncipherTb'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
"xelab -wto dabd374fa1be42fdb4adfb073f273dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TeaEncipherTb_behav xil_defaultlib.TeaEncipherTb -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto dabd374fa1be42fdb4adfb073f273dff --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TeaEncipherTb_behav xil_defaultlib.TeaEncipherTb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture behavioral of entity xil_defaultlib.TeaEncipher [teaencipher_default]
Compiling architecture behavioral of entity xil_defaultlib.teaenciphertb
Built simulation snapshot TeaEncipherTb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/Ahiezer/Documents/ECE -notrace
couldn't read file "C:/Users/Ahiezer/Documents/ECE": permission denied
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 30 14:48:27 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 897.629 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Ahiezer/Documents/ECE 4304/Class_Project/Class_Project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TeaEncipherTb_behav -key {Behavioral:sim_1:Functional:TeaEncipherTb} -tclbatch {TeaEncipherTb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source TeaEncipherTb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TeaEncipherTb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 897.629 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 897.629 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 30 15:02:15 2021...
