// Seed: 3087171181
module module_0;
  logic id_1 = 1;
  parameter id_2 = 1;
  uwire id_3, id_4, id_5, id_6;
  assign id_5 = -1;
endmodule
module module_1 (
    output wor id_0
);
  logic id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_5;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
endmodule
module module_3 #(
    parameter id_0 = 32'd93
) (
    input wand _id_0,
    output uwire id_1,
    output wire id_2,
    input wire id_3,
    input supply0 id_4,
    output uwire id_5,
    output supply0 id_6,
    output tri1 id_7,
    output uwire id_8,
    output wire id_9,
    input tri id_10,
    output supply0 id_11,
    output tri1 id_12
);
  assign id_6 = id_4;
  logic id_14 = id_0;
  assign id_14 = id_0;
  assign id_6  = id_14;
  logic [7:0] id_15, id_16, id_17, id_18, id_19;
  module_0 modCall_1 ();
  assign modCall_1.id_3   = 0;
  assign id_16[id_0 : ""] = (-1);
endmodule
