<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://verilogtorouting.org/" target="_blank">odin</a></h3>
<pre class="test-passed">
description: &lt; operator test in simulation
rc: 0 (means success: 1)
tags: 11.4.4
incdirs: /tmpfs/src/github/sv-tests/tests/generated/operators_sim
top_module: 
type: simulation parsing
mode: parsing
files: <a href="../../../../tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv.html" target="file-frame">tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv</a>
defines: 
time_elapsed: 0.004s
ram usage: 9832 KB
</pre>
<pre class="log">

odin_II --permissive -o odin.blif -V <a href="../../../../tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv.html" target="file-frame">tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv</a>
--------------------------------------------------------------------
Welcome to ODIN II version 0.1 - the better High level synthesis tools++ targetting FPGAs (mainly VPR)
Email: jamieson.peter@gmail.com and ken@unb.ca for support issues

Warning::PARSE_ARGS Permissive flag is ON. Undefined behaviour may occur

Using Lut input width of: -1
Verilog: 11.4.4--lt_operator_sim_0.sv
--------------------------------------------------------------------
High-level synthesis Begin
Parser starting - we&#39;ll create an abstract syntax tree. Note this tree can be viewed using Grap Viz (see documentation)
Adding file <a href="../../../../tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv.html" target="file-frame">tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv</a> to parse list
Warning::UTIL 11.4.4--lt_operator_sim_0.sv:1 File (<a href="../../../../tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv.html" target="file-frame">tests/generated/operators_sim/11.4.4--lt_operator_sim_0.sv</a>) has an unsupported extension (.sv), Odin only supports {  .v .vh }
Warning::AST 11.4.4--lt_operator_sim_0.sv:17 there are no ports for the module (top)
	all logic will be dropped since it is not driving an output
17: endmodule
Optimizing module by AST based optimizations
Converting AST into a Netlist. Note this netlist can be viewed using GraphViz (see documentation)
==========================
Detected Top Level Module: N/A
==========================
Empty blif generated, Empty input or no module declared
Elaboration Time: 0.2ms
--------------------------------------------------------------------

--------------------------------------------------------------------
Total time: 0.5ms
Odin ran with exit status: 0
Odin II took 0.00 seconds (max_rss 9.6 MiB)

</pre>
</body>