Running: xsim.dir/two_stage_referee_tb_behav/xsimk -simmode gui -wdb two_stage_referee_tb_behav.wdb -simrunnum 0 -socket 40869
Design successfully loaded
Design Loading Memory Usage: 54480 KB (Peak: 54536 KB)
Design Loading CPU Usage: 10 ms
