
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010438                       # Number of seconds simulated
sim_ticks                                 10438290207                       # Number of ticks simulated
final_tick                               538213666752                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 202623                       # Simulator instruction rate (inst/s)
host_op_rate                                   257571                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 263029                       # Simulator tick rate (ticks/s)
host_mem_usage                               67341340                       # Number of bytes of host memory used
host_seconds                                 39684.97                       # Real time elapsed on the host
sim_insts                                  8041069462                       # Number of instructions simulated
sim_ops                                   10221712219                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       124928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       126848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       106368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       181888                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       182656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       264448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       316928                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       124928                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1465728                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4224                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       531072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            531072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          976                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          991                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           33                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1421                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         2066                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2476                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          976                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11451                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4149                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4149                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       478239                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11968244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       465977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     12152182                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       416927                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10190175                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       404664                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17425076                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       367876                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17498651                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       465977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     25334417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       453714                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     30362061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       465977                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11968244                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               140418399                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       478239                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       465977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       416927                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       404664                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       367876                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       465977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       453714                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       465977                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3519350                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50877298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50877298                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50877298                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       478239                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11968244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       465977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     12152182                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       416927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10190175                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       404664                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17425076                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       367876                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17498651                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       465977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     25334417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       453714                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     30362061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       465977                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11968244                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              191295697                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068975                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1693020                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       205237                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       869642                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          815113                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213879                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9286                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19970016                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11561403                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068975                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1028992                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2415039                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         558571                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        411405                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1223634                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       205347                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23147166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.613611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.955851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20732127     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112512      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          179964      0.78%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          242229      1.05%     91.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248686      1.07%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210707      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          117917      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175751      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1127273      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23147166                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082654                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.461867                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19768683                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       614709                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2410676                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2647                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        350446                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340188                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14190505                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1522                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        350446                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19822606                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         129565                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       361799                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2360151                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122594                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14185622                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           25                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16471                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53522                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19795871                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65986567                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65986567                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2642473                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3475                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1784                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369950                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1331235                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718526                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8511                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       211939                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14168200                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13458842                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1952                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1565438                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3736659                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23147166                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.581447                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.270451                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17418060     75.25%     75.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2383642     10.30%     85.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200456      5.19%     90.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       880301      3.80%     94.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       694787      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283886      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180039      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93387      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12608      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23147166                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2504     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8245     36.55%     47.65% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11811     52.35%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11320027     84.11%     84.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200003      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220924      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716201      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13458842                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.537668                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22560                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50089362                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15737187                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13251595                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13481402                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        26687                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       216684                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9476                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        350446                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         102223                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11935                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14171706                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1597                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1331235                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718526                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10085                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       119479                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114631                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       234110                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13268046                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147130                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       190796                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1863267                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885482                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716137                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530046                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13251728                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13251595                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7607627                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20502670                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.529389                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371055                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1866405                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       207563                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22796720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.539784                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.383618                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17721561     77.74%     77.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2528488     11.09%     88.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       942842      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       449967      1.97%     94.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       396697      1.74%     96.68% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218575      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       180378      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86404      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       271808      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22796720                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       271808                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36696548                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28693867                       # The number of ROB writes
system.switch_cpus0.timesIdled                 304982                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1884706                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.503186                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.503186                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.399491                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.399491                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59717882                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18460839                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13150667                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2069804                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1693762                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       204610                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       873771                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          815864                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          213982                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9353                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19972932                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11565159                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2069804                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1029846                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2415758                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         557102                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        414719                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1223256                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       204771                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23153269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.613689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.955910                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20737511     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          112603      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179164      0.77%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          242432      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          249319      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          210171      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          118857      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          176289      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1126923      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23153269                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.082687                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.462017                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19772205                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       617401                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2411390                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2671                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        349597                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340346                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14195963                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1535                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        349597                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19825827                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         129846                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       364949                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2361212                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       121833                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14191140                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           28                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         16323                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        53227                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19801947                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66015200                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66015200                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17165266                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2636681                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3410                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1720                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           366200                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1332185                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       719268                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8330                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       283889                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14173319                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3418                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13463762                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1973                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1564931                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3742224                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23153269                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.581506                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.266546                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17365796     75.00%     75.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2452212     10.59%     85.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1221403      5.28%     90.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       860134      3.71%     94.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       684334      2.96%     97.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       284103      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       179028      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        93749      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        12510      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23153269                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2515     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          8257     36.56%     47.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11812     52.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11323105     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       199989      1.49%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1688      0.01%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1222131      9.08%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       716849      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13463762                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.537865                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              22584                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001677                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     50105350                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15741730                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13256829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13486346                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        26299                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       216849                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         9721                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        349597                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         102626                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        11943                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14176765                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         2006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1332185                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       719268                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1722                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10070                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       119219                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114149                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233368                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13273503                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1147834                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       190259                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   28                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1864625                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1885983                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            716791                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.530264                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13256952                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13256829                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7609711                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20509840                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.529598                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.371027                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10006919                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12313868                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1862906                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3397                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       206936                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22803672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.539995                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.375517                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17678636     77.53%     77.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2574818     11.29%     88.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       939888      4.12%     92.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       449944      1.97%     94.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       425632      1.87%     96.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       219859      0.96%     97.74% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       162220      0.71%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        87101      0.38%     98.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       265574      1.16%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22803672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10006919                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12313868                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1824883                       # Number of memory references committed
system.switch_cpus1.commit.loads              1115336                       # Number of loads committed
system.switch_cpus1.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1775790                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11094620                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       253615                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       265574                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36714807                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28703157                       # The number of ROB writes
system.switch_cpus1.timesIdled                 304665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1878603                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10006919                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12313868                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10006919                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.501456                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.501456                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.399767                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.399767                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59742033                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18469179                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13155356                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2271286                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1891407                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       208445                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       895867                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          831612                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          244120                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9751                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19787264                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              12461428                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2271286                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1075732                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2597017                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         579295                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        621025                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1229903                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       199261                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23374267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655101                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030515                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20777250     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          158647      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          201408      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          320424      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          133709      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          171458      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          200609      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           92099      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1318663      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23374267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090736                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.497822                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19671584                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       747981                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2584774                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         1231                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        368690                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       345069                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      15228696                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1599                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        368690                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19691776                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          63298                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       629496                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2565835                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        55166                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      15135471                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          8017                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        38251                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     21143123                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     70386268                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     70386268                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17682142                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3460973                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3707                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1952                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           194671                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1416607                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       740630                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8211                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       168067                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14778085                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3719                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14174141                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        14466                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1799500                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3668481                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23374267                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606399                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327008                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17365483     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2743762     11.74%     86.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1117824      4.78%     90.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       629321      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       848895      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       262370      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       257886      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       137786      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        10940      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23374267                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          98147     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         13036     10.52%     89.76% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12687     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11941268     84.25%     84.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       193742      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1754      0.01%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1299416      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       737961      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14174141                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.566244                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             123870                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     51860884                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     16581386                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13804815                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14298011                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        10451                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       267310                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        10184                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        368690                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          48594                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         6187                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14781807                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        10995                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1416607                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       740630                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1953                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          5379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       123784                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       116218                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       240002                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13927260                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1277998                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       246880                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2015877                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1969232                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            737879                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.556381                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13804889                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13804815                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8269143                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         22214938                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.551490                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     10287328                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12676465                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2105397                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3535                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       210007                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     23005577                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551017                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.371197                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17639233     76.67%     76.67% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2719552     11.82%     88.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       988653      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       490794      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       450142      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       189271      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       186966      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        89222      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251744      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     23005577                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     10287328                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12676465                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1879743                       # Number of memory references committed
system.switch_cpus2.commit.loads              1149297                       # Number of loads committed
system.switch_cpus2.commit.membars               1764                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1837381                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11413006                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       261775                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251744                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            37535630                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           29932428                       # The number of ROB writes
system.switch_cpus2.timesIdled                 302226                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1657605                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           10287328                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12676465                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     10287328                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.433272                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.433272                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.410969                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.410969                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62669755                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19292747                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       14086247                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2044171                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1675596                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       202202                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       836030                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          796432                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209767                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9021                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19540617                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11636087                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2044171                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1006199                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2558457                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         577016                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        594107                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1205987                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200780                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23064702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.617067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.969327                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20506245     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          277263      1.20%     90.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          320140      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175863      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202968      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111133      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           75312      0.33%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          198289      0.86%     94.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1197489      5.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23064702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081663                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464851                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19378240                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       759807                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2537131                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20129                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        369394                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       332167                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2127                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14206221                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11269                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        369394                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19409471                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         227540                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       445759                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2527233                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        85296                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14196770                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         20856                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40543                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19725614                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     66114082                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     66114082                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16792603                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2933011                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3753                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2114                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           231141                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1360460                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       739880                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19759                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       164039                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14173401                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3761                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13378320                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18961                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1807793                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4196382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          463                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23064702                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.580034                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269656                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17429543     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2264875      9.82%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1217999      5.28%     90.67% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       844021      3.66%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       737213      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       376793      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91209      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        59079      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        43970      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23064702                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3306     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13159     44.24%     55.35% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13280     44.65%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11192835     83.66%     83.66% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       209559      1.57%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1636      0.01%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1240293      9.27%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       733997      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13378320                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534451                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29745                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002223                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49870048                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15985095                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13149696                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13408065                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        33712                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       246753                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          142                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18800                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          818                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        369394                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         180756                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13473                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14177186                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6342                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1360460                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       739880                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2114                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9536                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          142                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       115990                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       114750                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230740                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13176345                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1163092                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       201975                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1896856                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1842170                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            733764                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526383                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13149959                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13149696                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7817113                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20480394                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525318                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381688                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9863922                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12101875                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2075442                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3298                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       203275                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22695308                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533232                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.352160                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17751935     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2291621     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       962069      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       576164      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       399998      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       257455      1.13%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       135201      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107769      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       213096      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22695308                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9863922                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12101875                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1834787                       # Number of memory references committed
system.switch_cpus3.commit.loads              1113707                       # Number of loads committed
system.switch_cpus3.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1731833                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10910560                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       246246                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       213096                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36659464                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28724043                       # The number of ROB writes
system.switch_cpus3.timesIdled                 302361                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1967170                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9863922                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12101875                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9863922                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.537720                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.537720                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.394055                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.394055                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59439358                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18248310                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13256729                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3294                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1902403                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1702317                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       153553                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1288822                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1252999                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          111503                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         4647                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20178215                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              10815559                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1902403                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1364502                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2410867                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         505198                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        272453                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1222290                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       150398                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23212350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.520811                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.760776                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20801483     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          371571      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          182665      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          366562      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          113779      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          340675      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           52707      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           85333      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          897575      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23212350                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075999                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.432072                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19946404                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       509241                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2405814                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         2016                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        348874                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       176040                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1942                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      12067049                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4585                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        348874                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19973102                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         300205                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       129566                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2381242                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        79354                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      12049191                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          9314                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        62837                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     15759636                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     54560071                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     54560071                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     12727845                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3031781                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1581                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          805                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           173906                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      2203745                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       344883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         3056                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        78390                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          11984982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1586                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         11203320                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         7377                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      2198197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4537305                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23212350                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.482645                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.093846                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18299788     78.84%     78.84% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1531450      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1660667      7.15%     92.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       960618      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       488346      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       122636      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       142594      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         3454      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2797      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23212350                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          18505     57.64%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     57.64% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          7431     23.15%     80.79% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         6168     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      8766276     78.25%     78.25% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        85792      0.77%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.01% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          778      0.01%     79.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      2008829     17.93%     96.95% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       341645      3.05%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      11203320                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.447562                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              32104                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002866                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     45658471                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     14184799                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     10915699                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      11235424                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         8868                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       454462                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         8974                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        348874                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         197857                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         9850                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     11986575                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          857                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      2203745                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       344883                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          4025                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          183                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       103312                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        59221                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       162533                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     11062433                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1980573                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       140887                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2322175                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1683380                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            341602                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.441934                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              10918451                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             10915699                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          6612585                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         14283117                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.436072                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.462965                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      8701834                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      9770577                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2216420                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       152417                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22863476                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.427344                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.298867                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     19238967     84.15%     84.15% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1414663      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       917664      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       286950      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       483993      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        91852      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        58718      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        53156      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       317513      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22863476                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      8701834                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       9770577                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               2085188                       # Number of memory references committed
system.switch_cpus4.commit.loads              1749279                       # Number of loads committed
system.switch_cpus4.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1501224                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          8530890                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       119600                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       317513                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            34532934                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           24323127                       # The number of ROB writes
system.switch_cpus4.timesIdled                 452985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1819522                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            8701834                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              9770577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      8701834                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.876620                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.876620                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.347630                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.347630                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        51464161                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       14195393                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       12859258                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2042887                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1671131                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       201358                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       839576                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          802970                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          209192                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8976                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19808986                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11594723                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2042887                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1012162                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2428532                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         586660                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        340044                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines          1219831                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       202705                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     22958554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.617122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.969486                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20530022     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          132433      0.58%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          207407      0.90%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          330157      1.44%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          136643      0.60%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          152948      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          163124      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          106103      0.46%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1199717      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     22958554                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081611                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463198                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19629991                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       520852                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2420674                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         6339                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        380694                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       334424                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14156783                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        380694                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19661022                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         165752                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       269135                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2396270                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        85677                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14147595                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents         1470                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         24286                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        32735                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents         2526                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands     19639796                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65809933                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65809933                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     16724545                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2915246                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3609                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           264319                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1349302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       724206                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        21676                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       166576                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14125915                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3621                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13348266                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        16757                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1824124                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      4096939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          358                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     22958554                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581407                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273585                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17332560     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2256893      9.83%     85.33% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1233799      5.37%     90.70% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       843443      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       787651      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       225540      0.98%     98.79% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       177123      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        59956      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        41589      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     22958554                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3180     12.59%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.59% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          9856     39.01%     51.60% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12227     48.40%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11182303     83.77%     83.77% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       211397      1.58%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1617      0.01%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1233197      9.24%     94.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       719752      5.39%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13348266                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.533251                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              25263                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001893                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     49697106                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15953814                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13129705                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13373529                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        39021                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       245523                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          159                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        22444                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          853                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        380694                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         116777                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12293                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14129562                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         5920                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1349302                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       724206                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1991                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          9162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          159                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       116722                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       115798                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       232520                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13155377                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1159497                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       192889                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   26                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1878920                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1850368                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            719423                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.525545                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13129930                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13129705                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7679233                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20065051                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.524520                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382717                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9824004                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12041437                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      2088155                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3263                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       205309                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22577860                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.533329                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386495                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17686815     78.34%     78.34% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2369853     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       923048      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       495630      2.20%     95.12% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       371871      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       207458      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       128450      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       114756      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       279979      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22577860                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9824004                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12041437                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1805539                       # Number of memory references committed
system.switch_cpus5.commit.loads              1103777                       # Number of loads committed
system.switch_cpus5.commit.membars               1628                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1728369                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10850303                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       244600                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       279979                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36427408                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28639909                       # The number of ROB writes
system.switch_cpus5.timesIdled                 320985                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2073318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9824004                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12041437                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9824004                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548032                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548032                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392460                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392460                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59318517                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18202472                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13201274                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3260                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   3                       # Number of system calls
system.switch_cpus6.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1956931                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1765283                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       105384                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       737005                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          697014                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          107820                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4617                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     20729675                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12317428                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1956931                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       804834                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2433736                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         330921                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        438246                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1192452                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       105757                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23824614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.606718                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.936254                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        21390878     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           86295      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          177760      0.75%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           73155      0.31%     91.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          403421      1.69%     92.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          359281      1.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           70043      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          147044      0.62%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1116737      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23824614                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078178                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.492070                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        20616609                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       552860                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2424532                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7900                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        222708                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       172080                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          249                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14445563                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1522                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        222708                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        20638570                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         378414                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       106724                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2411622                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        66569                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14437336                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         27493                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        24417                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          417                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     16964836                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     67998010                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     67998010                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     15006618                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1958212                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1686                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          858                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           170848                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3401321                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1718890                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        15654                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        83759                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14406623                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1692                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13840317                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         7432                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1133370                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2724924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23824614                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580925                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378627                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     18910566     79.37%     79.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1469039      6.17%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1208164      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       521404      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       662949      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       640983      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       364774      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        28497      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        18238      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23824614                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35100     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        273067     86.40%     97.50% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7892      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      8690071     62.79%     62.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       121023      0.87%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.66% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          828      0.01%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.67% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      3313774     23.94%     87.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1714621     12.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13840317                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552908                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             316059                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022836                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51828739                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15542047                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13719674                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14156376                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        25009                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       135582                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           65                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          363                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        11299                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1225                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        222708                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         343004                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        17604                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14408330                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          166                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3401321                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1718890                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          858                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         11846                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          363                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        60657                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        62792                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       123449                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13741415                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      3302039                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        98902                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   15                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             5016494                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1799562                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1714455                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548957                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13720183                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13719674                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7412573                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         14621240                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.548088                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.506973                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     11135231                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     13085832                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1323714                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1671                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       107448                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     23601906                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554440                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378430                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     18858621     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1730173      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       812290      3.44%     90.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       801873      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       218415      0.93%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       933703      3.96%     98.95% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        70197      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        50969      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       125665      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     23601906                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     11135231                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      13085832                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4973322                       # Number of memory references committed
system.switch_cpus6.commit.loads              3265736                       # Number of loads committed
system.switch_cpus6.commit.membars                834                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1728020                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11636674                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       126830                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       125665                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37885748                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29041848                       # The number of ROB writes
system.switch_cpus6.timesIdled                 456739                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1207258                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           11135231                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             13085832                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     11135231                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.247989                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.247989                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.444842                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.444842                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        67917982                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       15944254                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       17186061                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1668                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                25031872                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2070312                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1693902                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       204307                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       873701                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          815946                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          214470                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9399                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19976648                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11566813                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2070312                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1030416                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2416102                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         555585                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        414859                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1223190                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       204422                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23156258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.613635                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.955755                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20740156     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          112369      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          179491      0.78%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          242794      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          249043      1.08%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          210870      0.91%     93.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          118482      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          176072      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1126981      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23156258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082707                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.462083                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19775875                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       617642                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2411713                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2637                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348386                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       340553                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          264                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14196446                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1536                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348386                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19829431                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         129272                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       365719                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2361493                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       121952                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14191337                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         16511                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        53165                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19805174                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66014724                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66014724                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17177271                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2627903                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3477                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           366830                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1331156                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       719729                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         8476                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       212086                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14174255                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3487                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13469379                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1972                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1556099                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3715049                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           85                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23156258                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.581673                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.270430                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     17421587     75.23%     75.23% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2386309     10.31%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1201279      5.19%     90.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       881867      3.81%     94.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       695438      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       284085      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       179625      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        93560      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        12508      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23156258                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2489     11.03%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.03% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          8251     36.55%     47.58% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        11834     52.42%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11327820     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       200233      1.49%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1689      0.01%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1222318      9.07%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       717319      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13469379                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538089                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              22574                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001676                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     50119562                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     15733895                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13263074                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13491953                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        26957                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       215072                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9707                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348386                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         101883                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11941                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14177763                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         1632                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1331156                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       719729                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10102                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       119060                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       114044                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233104                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13279698                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1148937                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       189681                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1866196                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1887598                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            717259                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530512                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13263204                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13263074                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7613562                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20513928                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.529847                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371141                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     10013891                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12322373                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1855390                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3402                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       206636                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22807872                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540268                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.384085                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     17725202     77.72%     77.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2532286     11.10%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       944575      4.14%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       450447      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       397321      1.74%     96.68% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       218846      0.96%     97.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       180512      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        86454      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       272229      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22807872                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     10013891                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12322373                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1826106                       # Number of memory references committed
system.switch_cpus7.commit.loads              1116084                       # Number of loads committed
system.switch_cpus7.commit.membars               1698                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1776993                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11102291                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       253783                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       272229                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            36713341                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           28703924                       # The number of ROB writes
system.switch_cpus7.timesIdled                 304485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1875614                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           10013891                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12322373                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     10013891                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.499715                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.499715                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400046                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400046                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        59770856                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18477696                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13158471                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3398                       # number of misc regfile writes
system.l2.replacements                          11451                       # number of replacements
system.l2.tagsinuse                      32764.753638                       # Cycle average of tags in use
system.l2.total_refs                          1626023                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44219                       # Sample count of references to valid blocks.
system.l2.avg_refs                          36.772044                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           269.147997                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     32.608437                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    448.484407                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     31.670373                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    459.497582                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     29.647203                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    406.683643                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.394040                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    723.997857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.973108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    662.141388                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     32.152364                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   1054.814595                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     32.847209                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1214.762131                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     31.512945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    450.240399                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2685.885564                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2702.036207                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           2100.236777                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3397.005721                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4372.360997                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           4329.196963                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4505.492346                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2739.963385                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008214                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000995                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013687                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000967                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.014023                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000905                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.012411                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000836                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.022095                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000762                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.020207                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000981                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.032190                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.001002                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.037072                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000962                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013740                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.081967                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.082460                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.064094                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.103668                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.133434                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.132117                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.137497                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.083617                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999901                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3068                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3043                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2895                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4192                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4071                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         5040                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         5524                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         3073                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   30921                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10074                       # number of Writeback hits
system.l2.Writeback_hits::total                 10074                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           14                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            9                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   101                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3083                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3058                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2907                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4207                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4077                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         5054                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         5533                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         3088                       # number of demand (read+write) hits
system.l2.demand_hits::total                    31022                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3083                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3058                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2907                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4207                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4077                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         5054                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         5533                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         3088                       # number of overall hits
system.l2.overall_hits::total                   31022                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          976                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          991                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data          831                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           33                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1418                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1427                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data         2066                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2476                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          976                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11448                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          976                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          991                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data          831                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           33                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data         2066                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2476                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          976                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11451                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          976                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          991                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data          831                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           33                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1421                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1427                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data         2066                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2476                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          976                       # number of overall misses
system.l2.overall_misses::total                 11451                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5805662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    148719983                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5554883                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    151014028                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5165277                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    126655247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      4947141                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    215077316                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4547298                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    215201145                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5632664                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    313356640                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5649087                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    376698816                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6030716                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    149290430                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1739346333                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       483682                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        483682                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5805662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    148719983                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5554883                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    151014028                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5165277                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    126655247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      4947141                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    215560998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4547298                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    215201145                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5632664                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    313356640                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5649087                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    376698816                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6030716                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    149290430                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1739830015                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5805662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    148719983                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5554883                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    151014028                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5165277                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    126655247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      4947141                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    215560998                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4547298                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    215201145                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5632664                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    313356640                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5649087                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    376698816                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6030716                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    149290430                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1739830015                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4044                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4034                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3726                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           34                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5610                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5498                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         7106                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         8000                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         4049                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               42369                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10074                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10074                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            9                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               104                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4059                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4049                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3738                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           34                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5628                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5504                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         7120                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         8009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         4064                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                42473                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4059                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4049                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3738                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           34                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5628                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5504                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         7120                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         8009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         4064                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               42473                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.241345                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.245662                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.223027                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.252763                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.259549                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.290740                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.309500                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.241047                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.270198                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028846                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240453                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.244752                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.222311                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.252488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.259266                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.290169                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.309152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.240157                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.269607                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.928571                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240453                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.244752                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.222311                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.970588                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.252488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.259266                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.290169                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.309152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.926829                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.240157                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.269607                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148863.128205                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 152377.031762                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 146181.131579                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 152385.497477                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 151919.911765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 152413.052948                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 149913.363636                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151676.527504                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 151576.600000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150806.688858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst       148228                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 151673.107454                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 152678.027027                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152140.071082                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 158703.052632                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 152961.506148                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151934.515461                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 161227.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 161227.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148863.128205                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 152377.031762                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 146181.131579                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 152385.497477                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 151919.911765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 152413.052948                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 149913.363636                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151696.691063                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 151576.600000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150806.688858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst       148228                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 151673.107454                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 152678.027027                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152140.071082                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 158703.052632                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 152961.506148                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151936.950048                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148863.128205                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 152377.031762                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 146181.131579                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 152385.497477                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 151919.911765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 152413.052948                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 149913.363636                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151696.691063                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 151576.600000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150806.688858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst       148228                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 151673.107454                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 152678.027027                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152140.071082                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 158703.052632                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 152961.506148                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151936.950048                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4149                       # number of writebacks
system.l2.writebacks::total                      4149                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          976                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          991                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data          831                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           33                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1418                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1427                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data         2066                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2476                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          976                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11448                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data          831                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           33                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data         2066                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2476                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          976                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11451                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data          831                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           33                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data         2066                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2476                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          976                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11451                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3540186                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     91887031                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3341576                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     93300631                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3183721                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     78248243                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3023733                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    132481671                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      2798785                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    132053297                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3419618                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data    193038228                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3495413                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    232506299                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3823446                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     92439518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1072581396                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       309386                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       309386                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3540186                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     91887031                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3341576                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     93300631                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3183721                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     78248243                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3023733                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    132791057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      2798785                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    132053297                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3419618                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data    193038228                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3495413                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    232506299                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3823446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     92439518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1072890782                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3540186                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     91887031                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3341576                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     93300631                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3183721                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     78248243                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3023733                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    132791057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      2798785                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    132053297                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3419618                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data    193038228                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3495413                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    232506299                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3823446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     92439518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1072890782                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.241345                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.245662                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.223027                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.252763                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.259549                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.290740                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.309500                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.241047                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.270198                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028846                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.244752                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.222311                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.252488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.259266                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.290169                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.309152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.240157                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.269607                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.928571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.244752                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.222311                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.970588                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.252488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.259266                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.290169                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.309152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.926829                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.240157                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.269607                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        90774                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94146.548156                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 87936.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 94147.962664                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 93638.852941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 94161.543923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 91628.272727                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93428.540903                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 93292.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92539.100911                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 89989.947368                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93435.734753                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 94470.621622                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93903.997981                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst       100617                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 94712.620902                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93691.596436                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 103128.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 103128.666667                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        90774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 94146.548156                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 87936.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 94147.962664                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 93638.852941                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 94161.543923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 91628.272727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93449.019704                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 93292.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92539.100911                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 89989.947368                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 93435.734753                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 94470.621622                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93903.997981                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst       100617                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 94712.620902                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93694.068815                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        90774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 94146.548156                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 87936.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 94147.962664                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 93638.852941                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 94161.543923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 91628.272727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93449.019704                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 93292.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92539.100911                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 89989.947368                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 93435.734753                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 94470.621622                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93903.997981                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst       100617                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 94712.620902                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93694.068815                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               510.161828                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001231683                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1936618.342360                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    35.161828                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056349                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.817567                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1223587                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1223587                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1223587                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1223587                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1223587                       # number of overall hits
system.cpu0.icache.overall_hits::total        1223587                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7876930                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7876930                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7876930                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7876930                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7876930                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7876930                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1223634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1223634                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1223634                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1223634                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1223634                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1223634                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 167594.255319                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 167594.255319                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 167594.255319                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 167594.255319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 167594.255319                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 167594.255319                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6861612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6861612                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6861612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6861612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6861612                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6861612                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 163371.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 163371.714286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 163371.714286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 163371.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 163371.714286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 163371.714286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4059                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643285                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4315                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35375.037080                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.934656                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.065344                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.863026                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.136974                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839727                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839727                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1764                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545431                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545431                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545431                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545431                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12951                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12951                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13037                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13037                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13037                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13037                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1423511281                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1423511281                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      6978973                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      6978973                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1430490254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1430490254                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1430490254                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1430490254                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852678                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1764                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558468                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558468                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558468                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558468                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015189                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015189                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008365                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008365                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008365                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008365                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109915.163385                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109915.163385                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 81150.848837                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 81150.848837                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109725.416430                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109725.416430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109725.416430                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109725.416430                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu0.dcache.writebacks::total              885                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8907                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8907                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8978                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8978                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8978                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4044                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4044                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4059                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4059                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4059                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    361709316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    361709316                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       971815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       971815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    362681131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    362681131                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    362681131                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    362681131                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004743                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 89443.451039                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89443.451039                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 64787.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 64787.666667                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 89352.335797                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89352.335797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 89352.335797                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89352.335797                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               508.871938                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1001231305                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1940370.746124                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    33.871938                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.054282                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.815500                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1223209                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1223209                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1223209                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1223209                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1223209                       # number of overall hits
system.cpu1.icache.overall_hits::total        1223209                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           47                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           47                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           47                       # number of overall misses
system.cpu1.icache.overall_misses::total           47                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7731973                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7731973                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7731973                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7731973                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7731973                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7731973                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1223256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1223256                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1223256                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1223256                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1223256                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1223256                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000038                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164510.063830                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164510.063830                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164510.063830                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164510.063830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164510.063830                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164510.063830                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6596324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6596324                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6596324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6596324                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6596324                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6596324                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160885.951220                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160885.951220                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160885.951220                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160885.951220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160885.951220                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160885.951220                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4049                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               152644749                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4305                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35457.549129                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   220.922970                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    35.077030                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.862980                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.137020                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       840760                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         840760                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       706201                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        706201                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1699                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1699                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1696                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1546961                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1546961                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1546961                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1546961                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        12881                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        12881                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           86                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        12967                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         12967                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        12967                       # number of overall misses
system.cpu1.dcache.overall_misses::total        12967                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1417115481                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1417115481                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      7069719                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      7069719                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1424185200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1424185200                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1424185200                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1424185200                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       853641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       853641                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       706287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       706287                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1699                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1559928                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1559928                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1559928                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1559928                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015089                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015089                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008313                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008313                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008313                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008313                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110015.952255                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110015.952255                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 82206.034884                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82206.034884                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 109831.510758                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 109831.510758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 109831.510758                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 109831.510758                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          885                       # number of writebacks
system.cpu1.dcache.writebacks::total              885                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8847                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8847                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8918                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8918                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8918                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4034                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4034                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4049                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4049                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4049                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    361298501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    361298501                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1022629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1022629                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    362321130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    362321130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    362321130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    362321130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004726                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004726                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002596                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002596                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002596                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002596                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89563.336886                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89563.336886                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 68175.266667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 68175.266667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89484.102247                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89484.102247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89484.102247                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89484.102247                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               486.674623                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1004329296                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2045477.181263                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    31.674623                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.050761                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.779927                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1229856                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1229856                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1229856                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1229856                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1229856                       # number of overall hits
system.cpu2.icache.overall_hits::total        1229856                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7256155                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7256155                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7256155                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7256155                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7256155                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7256155                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1229903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1229903                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1229903                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1229903                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1229903                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1229903                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000038                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 154386.276596                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 154386.276596                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 154386.276596                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 154386.276596                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 154386.276596                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 154386.276596                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           11                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           11                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5617921                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5617921                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5617921                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5617921                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5617921                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5617921                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 156053.361111                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 156053.361111                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 156053.361111                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 156053.361111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 156053.361111                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 156053.361111                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3738                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               148945172                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3994                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              37292.231347                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   219.382424                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    36.617576                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.856963                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.143037                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       978569                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         978569                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       726836                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        726836                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1920                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1920                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1766                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1766                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1705405                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1705405                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1705405                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1705405                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9536                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9536                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           45                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         9581                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          9581                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         9581                       # number of overall misses
system.cpu2.dcache.overall_misses::total         9581                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    929364739                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    929364739                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      3775772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      3775772                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    933140511                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    933140511                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    933140511                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    933140511                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       988105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       988105                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       726881                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       726881                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1766                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1714986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1714986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1714986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1714986                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009651                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009651                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000062                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000062                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005587                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005587                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005587                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005587                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97458.550650                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97458.550650                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83906.044444                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83906.044444                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97394.897297                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97394.897297                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97394.897297                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97394.897297                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          855                       # number of writebacks
system.cpu2.dcache.writebacks::total              855                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         5810                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         5810                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           33                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         5843                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         5843                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         5843                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         5843                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3726                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3726                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3738                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3738                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3738                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3738                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    325149914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    325149914                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       826942                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       826942                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    325976856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    325976856                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    325976856                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    325976856                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003771                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003771                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002180                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002180                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002180                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002180                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 87265.140633                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 87265.140633                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 68911.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 68911.833333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 87206.221509                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 87206.221509                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 87206.221509                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 87206.221509                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.307702                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002530096                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1942887.782946                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.307702                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.045365                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.817801                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1205945                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1205945                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1205945                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1205945                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1205945                       # number of overall hits
system.cpu3.icache.overall_hits::total        1205945                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.cpu3.icache.overall_misses::total           42                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6538843                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6538843                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6538843                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6538843                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6538843                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6538843                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1205987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1205987                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1205987                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1205987                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1205987                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1205987                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 155686.738095                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 155686.738095                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 155686.738095                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 155686.738095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 155686.738095                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 155686.738095                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           34                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5339112                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5339112                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5339112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5339112                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5339112                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5339112                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 157032.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 157032.705882                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 157032.705882                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 157032.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 157032.705882                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 157032.705882                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5628                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158558062                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5884                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26947.325289                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.949985                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.050015                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886523                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113477                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       849666                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         849666                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       717027                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        717027                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1682                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1647                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1647                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1566693                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1566693                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1566693                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1566693                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19294                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19294                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          487                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          487                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19781                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19781                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19781                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19781                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2244216494                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2244216494                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59229124                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59229124                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2303445618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2303445618                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2303445618                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2303445618                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       868960                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       868960                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       717514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       717514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1682                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1647                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1586474                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1586474                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1586474                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1586474                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022204                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022204                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000679                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000679                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012469                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012469                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012469                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012469                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 116316.808023                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 116316.808023                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 121620.377823                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 121620.377823                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 116447.379708                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 116447.379708                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 116447.379708                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 116447.379708                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2272                       # number of writebacks
system.cpu3.dcache.writebacks::total             2272                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13684                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13684                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          469                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          469                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14153                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14153                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14153                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5610                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5610                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5628                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5628                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5628                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    507315230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    507315230                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1483757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1483757                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    508798987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    508798987                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    508798987                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    508798987                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006456                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006456                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003547                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003547                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003547                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003547                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 90430.522282                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 90430.522282                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 82430.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 82430.944444                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 90404.937278                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 90404.937278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 90404.937278                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 90404.937278                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     1                       # number of replacements
system.cpu4.icache.tagsinuse               551.972991                       # Cycle average of tags in use
system.cpu4.icache.total_refs               921367283                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1651195.847670                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    25.804885                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   526.168106                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.041354                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.843218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.884572                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1222251                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1222251                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1222251                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1222251                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1222251                       # number of overall hits
system.cpu4.icache.overall_hits::total        1222251                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.cpu4.icache.overall_misses::total           39                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      5872698                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      5872698                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      5872698                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      5872698                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      5872698                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      5872698                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1222290                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1222290                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1222290                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1222290                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1222290                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1222290                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000032                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst       150582                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total       150582                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst       150582                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total       150582                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst       150582                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total       150582                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           31                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           31                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      4901561                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      4901561                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      4901561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      4901561                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      4901561                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      4901561                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 158114.870968                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 158114.870968                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 158114.870968                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 158114.870968                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 158114.870968                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 158114.870968                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5504                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               205507768                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5760                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35678.431944                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   193.807622                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    62.192378                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.757061                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.242939                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1814076                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1814076                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       334297                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        334297                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          792                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          792                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          783                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      2148373                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         2148373                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      2148373                       # number of overall hits
system.cpu4.dcache.overall_hits::total        2148373                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        18424                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        18424                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        18454                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         18454                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        18454                       # number of overall misses
system.cpu4.dcache.overall_misses::total        18454                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1841170659                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1841170659                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2494912                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2494912                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1843665571                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1843665571                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1843665571                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1843665571                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1832500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1832500                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       334327                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       334327                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          792                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      2166827                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      2166827                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      2166827                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      2166827                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010054                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010054                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000090                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008517                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008517                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008517                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008517                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 99933.275022                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 99933.275022                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83163.733333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83163.733333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 99906.013385                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 99906.013385                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 99906.013385                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 99906.013385                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          729                       # number of writebacks
system.cpu4.dcache.writebacks::total              729                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12926                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12926                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        12950                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        12950                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        12950                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        12950                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5498                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5498                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5504                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5504                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5504                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5504                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    498202182                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    498202182                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    498586782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    498586782                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    498586782                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    498586782                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002540                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002540                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90615.165879                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90615.165879                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90586.261265                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90586.261265                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90586.261265                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90586.261265                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               523.107544                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1006995105                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1903582.429112                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    33.107544                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          490                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.053057                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.785256                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.838313                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1219780                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1219780                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1219780                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1219780                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1219780                       # number of overall hits
system.cpu5.icache.overall_hits::total        1219780                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           51                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           51                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           51                       # number of overall misses
system.cpu5.icache.overall_misses::total           51                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7693083                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7693083                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7693083                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7693083                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7693083                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7693083                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1219831                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1219831                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1219831                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1219831                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1219831                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1219831                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000042                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 150844.764706                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 150844.764706                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 150844.764706                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 150844.764706                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 150844.764706                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 150844.764706                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           39                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           39                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6105085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6105085                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6105085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6105085                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6105085                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6105085                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 156540.641026                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 156540.641026                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 156540.641026                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 156540.641026                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 156540.641026                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 156540.641026                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  7120                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               167408728                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  7376                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              22696.411063                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   227.323104                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    28.676896                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.887981                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.112019                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       844535                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         844535                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       698389                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        698389                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1942                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1942                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1630                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1630                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1542924                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1542924                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1542924                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1542924                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        18257                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18257                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           81                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           81                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        18338                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         18338                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        18338                       # number of overall misses
system.cpu5.dcache.overall_misses::total        18338                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1989028863                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1989028863                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      6701011                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      6701011                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1995729874                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1995729874                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1995729874                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1995729874                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       862792                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       862792                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       698470                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       698470                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1942                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1630                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1561262                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1561262                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1561262                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1561262                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021160                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021160                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000116                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.011746                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.011746                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.011746                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.011746                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 108946.095361                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 108946.095361                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82728.530864                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82728.530864                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 108830.290871                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 108830.290871                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 108830.290871                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 108830.290871                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1364                       # number of writebacks
system.cpu5.dcache.writebacks::total             1364                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data        11151                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total        11151                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           67                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           67                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data        11218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total        11218                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data        11218                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total        11218                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         7106                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         7106                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         7120                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         7120                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         7120                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         7120                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    667561387                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    667561387                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       915677                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       915677                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    668477064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    668477064                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    668477064                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    668477064                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.008236                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.008236                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.004560                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.004560                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.004560                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.004560                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 93943.341824                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 93943.341824                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65405.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65405.500000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 93887.228090                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 93887.228090                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 93887.228090                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 93887.228090                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               574.907151                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1032149164                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   581                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1776504.585198                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    33.786847                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.120304                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.054146                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867180                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.921326                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1192399                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1192399                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1192399                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1192399                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1192399                       # number of overall hits
system.cpu6.icache.overall_hits::total        1192399                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           53                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           53                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           53                       # number of overall misses
system.cpu6.icache.overall_misses::total           53                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7980257                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7980257                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7980257                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7980257                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7980257                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7980257                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1192452                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1192452                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1192452                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1192452                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1192452                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1192452                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000044                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150570.886792                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150570.886792                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150570.886792                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150570.886792                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150570.886792                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150570.886792                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6128937                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6128937                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6128937                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6128937                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6128937                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6128937                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 161287.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 161287.815789                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 161287.815789                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 161287.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 161287.815789                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 161287.815789                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  8009                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               406962199                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  8265                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              49239.225529                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   110.986412                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   145.013588                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.433541                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.566459                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      3116191                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        3116191                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1705860                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1705860                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          838                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          838                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          834                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          834                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4822051                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4822051                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4822051                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4822051                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        28061                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        28061                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           30                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        28091                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         28091                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        28091                       # number of overall misses
system.cpu6.dcache.overall_misses::total        28091                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   3021266465                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   3021266465                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      2356868                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      2356868                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   3023623333                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   3023623333                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   3023623333                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   3023623333                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      3144252                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      3144252                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1705890                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1705890                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          838                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          834                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4850142                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4850142                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4850142                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4850142                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008925                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008925                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000018                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000018                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005792                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005792                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005792                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005792                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 107667.811732                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 107667.811732                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78562.266667                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78562.266667                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 107636.728240                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 107636.728240                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 107636.728240                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 107636.728240                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         2213                       # number of writebacks
system.cpu6.dcache.writebacks::total             2213                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        20061                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        20061                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        20082                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        20082                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        20082                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        20082                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         8000                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         8000                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         8009                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         8009                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         8009                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         8009                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    781843092                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    781843092                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       592377                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       592377                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    782435469                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    782435469                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    782435469                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    782435469                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002544                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001651                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001651                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001651                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001651                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97730.386500                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97730.386500                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65819.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65819.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97694.527282                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97694.527282                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97694.527282                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97694.527282                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               509.061054                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001231237                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   516                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1940370.614341                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    34.061054                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.054585                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.815803                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1223141                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1223141                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1223141                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1223141                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1223141                       # number of overall hits
system.cpu7.icache.overall_hits::total        1223141                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           49                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           49                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           49                       # number of overall misses
system.cpu7.icache.overall_misses::total           49                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8399548                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8399548                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8399548                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8399548                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8399548                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8399548                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1223190                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1223190                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1223190                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1223190                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1223190                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1223190                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000040                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 171419.346939                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 171419.346939                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 171419.346939                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 171419.346939                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 171419.346939                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 171419.346939                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            8                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            8                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           41                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           41                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6999849                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6999849                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6999849                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6999849                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6999849                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6999849                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 170728.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 170728.024390                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 170728.024390                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 170728.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 170728.024390                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 170728.024390                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  4064                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               152645435                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4320                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35334.591435                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   220.936128                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    35.063872                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.863032                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.136968                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       840905                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         840905                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       706672                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        706672                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1766                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1766                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1699                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1547577                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1547577                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1547577                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1547577                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        12939                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        12939                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           86                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        13025                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         13025                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        13025                       # number of overall misses
system.cpu7.dcache.overall_misses::total        13025                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1421568695                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1421568695                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      7430102                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      7430102                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1428998797                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1428998797                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1428998797                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1428998797                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       853844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       853844                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       706758                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       706758                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1766                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1699                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1560602                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1560602                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1560602                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1560602                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015154                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015154                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008346                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008346                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008346                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008346                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109866.967695                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109866.967695                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 86396.534884                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 86396.534884                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109711.999770                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109711.999770                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109711.999770                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109711.999770                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          871                       # number of writebacks
system.cpu7.dcache.writebacks::total              871                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8890                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8961                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8961                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8961                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         4049                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         4049                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         4064                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         4064                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         4064                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         4064                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    362303631                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    362303631                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      1017351                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      1017351                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    363320982                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    363320982                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    363320982                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    363320982                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002604                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002604                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002604                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002604                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 89479.780440                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 89479.780440                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67823.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67823.400000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 89399.847933                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 89399.847933                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 89399.847933                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 89399.847933                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
