Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri May  3 17:29:57 2024
| Host         : DESKTOP-7A5ODGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file zybo_design_1_wrapper_timing_summary_routed.rpt -pb zybo_design_1_wrapper_timing_summary_routed.pb -rpx zybo_design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : zybo_design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/Dout_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.547        0.000                      0                 1580        0.041        0.000                      0                 1580        4.020        0.000                       0                   740  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.547        0.000                      0                 1475        0.041        0.000                      0                 1475        4.020        0.000                       0                   740  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.426        0.000                      0                  105        0.641        0.000                      0                  105  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.547ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.547ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 3.409ns (54.028%)  route 2.901ns (45.972%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.291 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.291    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1_n_6
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.291    
  -------------------------------------------------------------------
                         slack                                  3.547    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.289ns  (logic 3.388ns (53.875%)  route 2.901ns (46.125%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.270 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.270    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1_n_4
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.642ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.215ns  (logic 3.314ns (53.325%)  route 2.901ns (46.675%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.196 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.196    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1_n_5
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.196    
  -------------------------------------------------------------------
                         slack                                  3.642    

Slack (MET) :             3.658ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.199ns  (logic 3.298ns (53.205%)  route 2.901ns (46.795%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.957 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.957    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_0
    SLICE_X13Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.180 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.180    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]_i_1_n_7
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y45         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.180    
  -------------------------------------------------------------------
                         slack                                  3.658    

Slack (MET) :             3.661ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.196ns  (logic 3.295ns (53.182%)  route 2.901ns (46.818%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.177 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.177    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_6
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.177    
  -------------------------------------------------------------------
                         slack                                  3.661    

Slack (MET) :             3.682ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.175ns  (logic 3.274ns (53.023%)  route 2.901ns (46.977%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.156 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.156    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_4
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  3.682    

Slack (MET) :             3.756ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 3.200ns (52.453%)  route 2.901ns (47.547%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.082 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.082    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_5
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.082    
  -------------------------------------------------------------------
                         slack                                  3.756    

Slack (MET) :             3.772ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.085ns  (logic 3.184ns (52.328%)  route 2.901ns (47.672%))
  Logic Levels:           9  (CARRY4=5 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.843 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.843    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_0
    SLICE_X13Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.066 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.066    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]_i_1_n_7
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y44         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.066    
  -------------------------------------------------------------------
                         slack                                  3.772    

Slack (MET) :             3.775ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.082ns  (logic 3.181ns (52.305%)  route 2.901ns (47.695%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.063 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.063    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_6
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.063    
  -------------------------------------------------------------------
                         slack                                  3.775    

Slack (MET) :             3.796ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.061ns  (logic 3.160ns (52.139%)  route 2.901ns (47.861%))
  Logic Levels:           8  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.673     2.981    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/s00_axi_aclk
    SLICE_X16Y41         FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.478     3.459 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/rom_out_reg[3]/Q
                         net (fo=17, routed)          1.222     4.681    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/Q[3]
    SLICE_X15Y39         LUT6 (Prop_lut6_I0_O)        0.301     4.982 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9/O
                         net (fo=2, routed)           0.574     5.555    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_9_n_0
    SLICE_X15Y41         LUT4 (Prop_lut4_I0_O)        0.153     5.708 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_1/O
                         net (fo=2, routed)           0.415     6.124    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/ram_out_reg[6][1]
    SLICE_X15Y41         LUT5 (Prop_lut5_I4_O)        0.327     6.451 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/ROM_memory/multOp__0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     6.451    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[4]_i_9_1[3]
    SLICE_X15Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.852 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.852    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__0_n_0
    SLICE_X15Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.186 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1/O[1]
                         net (fo=2, routed)           0.690     7.876    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/multOp__0_carry__1_n_6
    SLICE_X13Y42         LUT3 (Prop_lut3_I2_O)        0.303     8.179 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8/O
                         net (fo=1, routed)           0.000     8.179    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result[8]_i_8_n_0
    SLICE_X13Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.729 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.729    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[8]_i_1_n_0
    SLICE_X13Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.042 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.042    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]_i_1_n_4
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.507    12.699    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[15]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X13Y43         FDCE (Setup_fdce_C_D)        0.062    12.838    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[15]
  -------------------------------------------------------------------
                         required time                         12.838    
                         arrival time                          -9.042    
  -------------------------------------------------------------------
                         slack                                  3.796    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.584     0.925    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.116     1.182    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X0Y41          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.850     1.220    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y41          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y41          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.582     0.923    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.112     1.176    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X0Y51          SRL16E                                       r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.851     1.221    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.939    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.122    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.122    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.103%)  route 0.229ns (61.897%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.582     0.923    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.229     1.293    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.893     1.263    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.234    zybo_design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.293    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.000%)  route 0.230ns (62.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.582     0.923    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.230     1.294    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.893     1.263    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    zybo_design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.164ns (58.980%)  route 0.114ns (41.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.566     0.907    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X6Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.114     1.185    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X8Y44          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y44          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.262     0.942    
    SLICE_X8Y44          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.998%)  route 0.228ns (64.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.584     0.925    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[51]/Q
                         net (fo=1, routed)           0.228     1.280    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[21]
    SLICE_X1Y50          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.851     1.221    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y50          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.016     1.208    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.582     0.923    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X1Y51          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.243     1.306    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.893     1.263    zybo_design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  zybo_design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     1.234    zybo_design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.566     0.907    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y43          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y43          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           0.110     1.181    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X8Y42          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.833     1.203    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y42          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.922    
    SLICE_X8Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.105    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.105    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.565     0.906    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X8Y40          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           0.113     1.183    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[3]
    SLICE_X8Y39          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.832     1.202    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y39          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.281     0.921    
    SLICE_X8Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.183    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.019%)  route 0.159ns (52.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.584     0.925    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X3Y41          FDRE                                         r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.159     1.224    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X4Y40          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.852     1.222    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y40          SRLC32E                                      r  zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/counter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/counter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X16Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/counter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X15Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y40    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[4]/C
Min Period        n/a     FDCE/C       n/a            1.000         10.000      9.000      SLICE_X13Y41    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/CU/depth/DataInternal_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X20Y46    zybo_design_1_i/rst_ps7_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y43     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y39     zybo_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.426ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.641ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.426ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.810ns  (logic 0.419ns (14.914%)  route 2.391ns (85.086%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.391     5.846    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X20Y40         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.497    12.689    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X20Y40         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][4]/C
                         clock pessimism              0.230    12.920    
                         clock uncertainty           -0.154    12.766    
    SLICE_X20Y40         FDCE (Recov_fdce_C_CLR)     -0.494    12.272    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][4]
  -------------------------------------------------------------------
                         required time                         12.272    
                         arrival time                          -5.846    
  -------------------------------------------------------------------
                         slack                                  6.426    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[0][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.419ns (15.544%)  route 2.277ns (84.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.277     5.732    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X18Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[0][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X18Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[0][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[0][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.419ns (15.544%)  route 2.277ns (84.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.277     5.732    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X18Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X18Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[1][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[2][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.419ns (15.544%)  route 2.277ns (84.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.277     5.732    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X18Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[2][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X18Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[2][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[2][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.455ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.696ns  (logic 0.419ns (15.544%)  route 2.277ns (84.456%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.277     5.732    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X18Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X18Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][1]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X18Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][1]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                  6.455    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[3][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.419ns (15.569%)  route 2.272ns (84.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.272     5.727    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X19Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X19Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[3][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[3][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[4][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.419ns (15.569%)  route 2.272ns (84.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.272     5.727    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X19Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[4][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X19Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[4][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[4][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.419ns (15.569%)  route 2.272ns (84.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.272     5.727    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X19Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X19Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[5][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[6][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.419ns (15.569%)  route 2.272ns (84.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.272     5.727    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X19Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[6][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X19Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[6][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[6][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.460    

Slack (MET) :             6.460ns  (required time - arrival time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.691ns  (logic 0.419ns (15.569%)  route 2.272ns (84.431%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.690ns = ( 12.691 - 10.000 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.728     3.036    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.419     3.455 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         2.272     5.727    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][0]_1[8]
    SLICE_X19Y39         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         1.498    12.690    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/s00_axi_aclk
    SLICE_X19Y39         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][3]/C
                         clock pessimism              0.230    12.921    
                         clock uncertainty           -0.154    12.767    
    SLICE_X19Y39         FDCE (Recov_fdce_C_CLR)     -0.580    12.187    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/RAM_memory/ram_reg[7][3]
  -------------------------------------------------------------------
                         required time                         12.187    
                         arrival time                          -5.727    
  -------------------------------------------------------------------
                         slack                                  6.460    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.988%)  route 0.384ns (75.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.384     1.438    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y45         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.988%)  route 0.384ns (75.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.384     1.438    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y45         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.988%)  route 0.384ns (75.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.384     1.438    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y45         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.128ns (24.988%)  route 0.384ns (75.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.384     1.438    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y45         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y45         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y45         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.608%)  route 0.438ns (77.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.438     1.492    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y44         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y44         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.608%)  route 0.438ns (77.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.438     1.492    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y44         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y44         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.608%)  route 0.438ns (77.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.438     1.492    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y44         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y44         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.695ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.128ns (22.608%)  route 0.438ns (77.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.438     1.492    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y44         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y44         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y44         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.754%)  route 0.593ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.593     1.646    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y43         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.850    

Slack (MET) :             0.850ns  (arrival time - required time)
  Source:                 zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.721ns  (logic 0.128ns (17.754%)  route 0.593ns (82.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.585     0.926    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X2Y45          FDRE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y45          FDRE (Prop_fdre_C_Q)         0.128     1.054 f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q
                         net (fo=172, routed)         0.593     1.646    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/Q[0]
    SLICE_X13Y43         FDCE                                         f  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  zybo_design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    zybo_design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  zybo_design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=740, routed)         0.834     1.204    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/s00_axi_aclk
    SLICE_X13Y43         FDCE                                         r  zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]/C
                         clock pessimism             -0.262     0.942    
    SLICE_X13Y43         FDCE (Remov_fdce_C_CLR)     -0.145     0.797    zybo_design_1_i/fir_filter_ip_0/U0/fir_filter_ip_v1_0_S00_AXI_inst/FIR/MAC_Unit/result_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.796    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.850    





