<p style="width:45px;height:100px;overflow:hidden;">
     <img src="../res/appleIIplus_kbd_650.png?raw=true" style="margin: -200px 0px 0px -25px;" align="left" /><!-- top    left -->
</p>

<h2>6502 INSTRUCTIONS OVERVIEW</h2>
      <h3>Address Modes:</h3>
      <table id="addressmodes" aria-label="table of address modes: (1) abbreviated notation, (2) verbous, (3) formal example, (4) semantical annotations">
      <tbody>
      <tr><td>A<td><td aria-hidden="true">....</td><td>Accumulator</td><td aria-hidden="true">&nbsp;</td><td>OPC A</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is AC (implied single byte instruction)</td></tr>
      <tr><td>abs<td><td aria-hidden="true">....</td><td>absolute</td><td aria-hidden="true">&nbsp;</td><td>OPC $LLHH</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is address $HHLL *</td></tr>
      <tr><td>abs,X<td><td aria-hidden="true">....</td><td>absolute, X-indexed</td><td aria-hidden="true">&nbsp;</td><td>OPC $LLHH,X</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is address; effective address is address incremented by X with carry **</td></tr>
      <tr><td>abs,Y<td><td aria-hidden="true">....</td><td>absolute, Y-indexed</td><td aria-hidden="true">&nbsp;</td><td>OPC $LLHH,Y</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is address; effective address is address incremented by Y with carry **</td></tr>
      <tr><td>#<td><td aria-hidden="true">....</td><td>immediate</td><td aria-hidden="true">&nbsp;</td><td>OPC #$BB</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is byte BB</td></tr>
      <tr><td>impl<td><td aria-hidden="true">....</td><td>implied</td><td aria-hidden="true">&nbsp;</td><td>OPC</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand implied</td></tr>
      <tr><td>ind<td><td aria-hidden="true">....</td><td>indirect</td><td aria-hidden="true">&nbsp;</td><td>OPC ($LLHH)</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is address; effective address is contents of word at address: C.w($HHLL)</td></tr>
      <tr><td>X,ind<td><td aria-hidden="true">....</td><td>X-indexed, indirect</td><td aria-hidden="true">&nbsp;</td><td>OPC ($LL,X)</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is zeropage address; effective address is word in (LL + X, LL + X + 1), inc. without carry: C.w($00LL + X)</td></tr>
      <tr><td>ind,Y<td><td aria-hidden="true">....</td><td>indirect, Y-indexed</td><td aria-hidden="true">&nbsp;</td><td>OPC ($LL),Y</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is zeropage address; effective address is word in (LL, LL + 1) incremented by Y with carry: C.w($00LL) + Y</td></tr>
      <tr><td>rel<td><td aria-hidden="true">....</td><td>relative</td><td aria-hidden="true">&nbsp;</td><td>OPC $BB</td><td aria-hidden="true">&nbsp;</td><td class="semantics">branch target is PC + signed offset BB ***</td></tr>
      <tr><td>zpg<td><td aria-hidden="true">....</td><td>zeropage</td><td aria-hidden="true">&nbsp;</td><td>OPC $LL</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is zeropage address (hi-byte is zero, address = $00LL)</td></tr>
      <tr><td>zpg,X<td><td aria-hidden="true">....</td><td>zeropage, X-indexed</td><td aria-hidden="true">&nbsp;</td><td>OPC $LL,X</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is zeropage address; effective address is address incremented by X without carry **</td></tr>
      <tr><td>zpg,Y<td><td aria-hidden="true">....</td><td>zeropage, Y-indexed</td><td aria-hidden="true">&nbsp;</td><td>OPC $LL,Y</td><td aria-hidden="true">&nbsp;</td><td class="semantics">operand is zeropage address; effective address is address incremented by Y without carry **</td></tr>
      </tbody>
      </table>

      <p aria-label="note 1">&nbsp;<br />*&nbsp;&nbsp; 16-bit address words are little endian, lo(w)-byte first, followed by the hi(gh)-byte.<br />
      (An assembler will use a human readable, big-endian notation as in $HHLL.)</p>
      <p aria-label="note 2">**&nbsp; The available 16-bit address space is conceived as consisting of pages of 256 bytes each, with<br />
      address hi-bytes represententing the page index. An increment with carry may affect the hi-byte<br />
      and may thus result in a crossing of page boundaries, adding an extra cycle to the execution.<br />
      Increments without carry do not affect the hi-byte of an address and no page transitions do occur.<br />
      Generally, increments of 16-bit addresses include a carry, increments of zeropage addresses don't.<br />
      Notably this is not related in any way to the state of the carry bit of the accumulator.</p>
      <p aria-label="note 3">*** Branch offsets are signed 8-bit values, -128 ... +127, negative offsets in two's complement.<br />
      Page transitions may occur and add an extra cycle to the exucution.</p>

      <h3>Instructions by Name:</h3>
      <table id="opclist" aria-label="table of mnemonics and their verbous equivalent">
      <tr><td><a href="#ADC" title="instruction details for ADC...">ADC</a></td><td aria-hidden="true">....</td><td>add with carry</td></tr>
      <tr><td><a href="#AND" title="instruction details for AND...">AND</a></td><td aria-hidden="true">....</td><td>and (with accumulator)</td></tr>
      <tr><td><a href="#ASL" title="instruction details for ASL...">ASL</a></td><td aria-hidden="true">....</td><td>arithmetic shift left</td></tr>
      <tr><td><a href="#BCC" title="instruction details for BCC...">BCC</a></td><td aria-hidden="true">....</td><td>branch on carry clear</td></tr>
      <tr><td><a href="#BCS" title="instruction details for BCS...">BCS</a></td><td aria-hidden="true">....</td><td>branch on carry set</td></tr>
      <tr><td><a href="#BEQ" title="instruction details for BEQ...">BEQ</a></td><td aria-hidden="true">....</td><td>branch on equal (zero set)</td></tr>
      <tr><td><a href="#BIT" title="instruction details for BIT...">BIT</a></td><td aria-hidden="true">....</td><td>bit test</td></tr>
      <tr><td><a href="#BMI" title="instruction details for BMI...">BMI</a></td><td aria-hidden="true">....</td><td>branch on minus (negative set)</td></tr>
      <tr><td><a href="#BNE" title="instruction details for BNE...">BNE</a></td><td aria-hidden="true">....</td><td>branch on not equal (zero clear)</td></tr>
      <tr><td><a href="#BPL" title="instruction details for BPL...">BPL</a></td><td aria-hidden="true">....</td><td>branch on plus (negative clear)</td></tr>
      <tr><td><a href="#BRK" title="instruction details for BRK...">BRK</a></td><td aria-hidden="true">....</td><td>break / interrupt</td></tr>
      <tr><td><a href="#BVC" title="instruction details for BVC...">BVC</a></td><td aria-hidden="true">....</td><td>branch on overflow clear</td></tr>
      <tr><td><a href="#BVS" title="instruction details for BVS...">BVS</a></td><td aria-hidden="true">....</td><td>branch on overflow set</td></tr>
      <tr><td><a href="#CLC" title="instruction details for CLC...">CLC</a></td><td aria-hidden="true">....</td><td>clear carry</td></tr>
      <tr><td><a href="#CLD" title="instruction details for CLD...">CLD</a></td><td aria-hidden="true">....</td><td>clear decimal</td></tr>
      <tr><td><a href="#CLI" title="instruction details for CLI...">CLI</a></td><td aria-hidden="true">....</td><td>clear interrupt disable</td></tr>
      <tr><td><a href="#CLV" title="instruction details for CLV...">CLV</a></td><td aria-hidden="true">....</td><td>clear overflow</td></tr>
      <tr><td><a href="#CMP" title="instruction details for CMP...">CMP</a></td><td aria-hidden="true">....</td><td>compare (with accumulator)</td></tr>
      <tr><td><a href="#CPX" title="instruction details for CPX...">CPX</a></td><td aria-hidden="true">....</td><td>compare with X</td></tr>
      <tr><td><a href="#CPY" title="instruction details for CPY...">CPY</a></td><td aria-hidden="true">....</td><td>compare with Y</td></tr>
      <tr><td><a href="#DEC" title="instruction details for DEC...">DEC</a></td><td aria-hidden="true">....</td><td>decrement</td></tr>
      <tr><td><a href="#DEX" title="instruction details for DEX...">DEX</a></td><td aria-hidden="true">....</td><td>decrement X</td></tr>
      <tr><td><a href="#DEY" title="instruction details for DEY...">DEY</a></td><td aria-hidden="true">....</td><td>decrement Y</td></tr>
      <tr><td><a href="#EOR" title="instruction details for EOR...">EOR</a></td><td aria-hidden="true">....</td><td>exclusive or (with accumulator)</td></tr>
      <tr><td><a href="#INC" title="instruction details for INC...">INC</a></td><td aria-hidden="true">....</td><td>increment</td></tr>
      <tr><td><a href="#INX" title="instruction details for INX...">INX</a></td><td aria-hidden="true">....</td><td>increment X</td></tr>
      <tr><td><a href="#INY" title="instruction details for INY...">INY</a></td><td aria-hidden="true">....</td><td>increment Y</td></tr>
      <tr><td><a href="#JMP" title="instruction details for JMP...">JMP</a></td><td aria-hidden="true">....</td><td>jump</td></tr>
      <tr><td><a href="#JSR" title="instruction details for JSR...">JSR</a></td><td aria-hidden="true">....</td><td>jump subroutine</td></tr>
      <tr><td><a href="#LDA" title="instruction details for LDA...">LDA</a></td><td aria-hidden="true">....</td><td>load accumulator</td></tr>
      <tr><td><a href="#LDX" title="instruction details for LDX...">LDX</a></td><td aria-hidden="true">....</td><td>load X</td></tr>
      <tr><td><a href="#LDY" title="instruction details for LDY...">LDY</a></td><td aria-hidden="true">....</td><td>load Y</td></tr>
      <tr><td><a href="#LSR" title="instruction details for LSR...">LSR</a></td><td aria-hidden="true">....</td><td>logical shift right</td></tr>
      <tr><td><a href="#NOP" title="instruction details for NOP...">NOP</a></td><td aria-hidden="true">....</td><td>no operation</td></tr>
      <tr><td><a href="#ORA" title="instruction details for ORA...">ORA</a></td><td aria-hidden="true">....</td><td>or with accumulator</td></tr>
      <tr><td><a href="#PHA" title="instruction details for PHA...">PHA</a></td><td aria-hidden="true">....</td><td>push accumulator</td></tr>
      <tr><td><a href="#PHP" title="instruction details for PHP...">PHP</a></td><td aria-hidden="true">....</td><td>push processor status (SR)</td></tr>
      <tr><td><a href="#PLA" title="instruction details for PLA...">PLA</a></td><td aria-hidden="true">....</td><td>pull accumulator</td></tr>
      <tr><td><a href="#PLP" title="instruction details for PLP...">PLP</a></td><td aria-hidden="true">....</td><td>pull processor status (SR)</td></tr>
      <tr><td><a href="#ROL" title="instruction details for ROL...">ROL</a></td><td aria-hidden="true">....</td><td>rotate left</td></tr>
      <tr><td><a href="#ROR" title="instruction details for ROR...">ROR</a></td><td aria-hidden="true">....</td><td>rotate right</td></tr>
      <tr><td><a href="#RTI" title="instruction details for RTI...">RTI</a></td><td aria-hidden="true">....</td><td>return from interrupt</td></tr>
      <tr><td><a href="#RTS" title="instruction details for RTS...">RTS</a></td><td aria-hidden="true">....</td><td>return from subroutine</td></tr>
      <tr><td><a href="#SBC" title="instruction details for SBC...">SBC</a></td><td aria-hidden="true">....</td><td>subtract with carry</td></tr>
      <tr><td><a href="#SEC" title="instruction details for SEC...">SEC</a></td><td aria-hidden="true">....</td><td>set carry</td></tr>
      <tr><td><a href="#SED" title="instruction details for SED...">SED</a></td><td aria-hidden="true">....</td><td>set decimal</td></tr>
      <tr><td><a href="#SEI" title="instruction details for SEI...">SEI</a></td><td aria-hidden="true">....</td><td>set interrupt disable</td></tr>
      <tr><td><a href="#STA" title="instruction details for STA...">STA</a></td><td aria-hidden="true">....</td><td>store accumulator</td></tr>
      <tr><td><a href="#STX" title="instruction details for STX...">STX</a></td><td aria-hidden="true">....</td><td>store X</td></tr>
      <tr><td><a href="#STY" title="instruction details for STY...">STY</a></td><td aria-hidden="true">....</td><td>store Y</td></tr>
      <tr><td><a href="#TAX" title="instruction details for TAX...">TAX</a></td><td aria-hidden="true">....</td><td>transfer accumulator to X</td></tr>
      <tr><td><a href="#TAY" title="instruction details for TAY...">TAY</a></td><td aria-hidden="true">....</td><td>transfer accumulator to Y</td></tr>
      <tr><td><a href="#TSX" title="instruction details for TSX...">TSX</a></td><td aria-hidden="true">....</td><td>transfer stack pointer to X</td></tr>
      <tr><td><a href="#TXA" title="instruction details for TXA...">TXA</a></td><td aria-hidden="true">....</td><td>transfer X to accumulator</td></tr>
      <tr><td><a href="#TXS" title="instruction details for TXS...">TXS</a></td><td aria-hidden="true">....</td><td>transfer X to stack pointer</td></tr>
      <tr><td><a href="#TYA" title="instruction details for TYA...">TYA</a></td><td aria-hidden="true">....</td><td>transfer Y to accumulator</td></tr>
      </table>
      </p>

      <h3>Registers:</h3>
      <table id="registers" aria-label="table of registers and their verbous names">
      <tr><td>PC</td><td aria-hidden="true">....</td><td>program counter</td><td align="right">(16 bit)</td></tr>
      <tr><td>AC</td><td aria-hidden="true">....</td><td>accumulator</td><td align="right">(8 bit)</td></tr>
      <tr><td>X</td><td aria-hidden="true">....</td><td>X register</td><td align="right">(8 bit)</td></tr>
      <tr><td>Y</td><td aria-hidden="true">....</td><td>Y register</td><td align="right">(8 bit)</td></tr>
      <tr><td>SR</td><td aria-hidden="true">....</td><td>status register [NV-BDIZC]</td><td align="right">(8 bit)</td></tr>
      <tr><td>SP</td><td >....</td><td>stack pointer</td><td align="right">(8 bit)</td></tr>
      </table>

      <h3>SR Flags (bit 7 to bit 0):</h3>
      <table id="flags" aria-label="table of status register flags and their verbous names">
      <td>N</td><td aria-hidden="true">....</td><td>Negative</td></tr>
      <td>V</td><td aria-hidden="true">....</td><td>Overflow</td></tr>
      <td>-</td><td aria-hidden="true">....</td><td>ignored</td></tr>
      <td>B</td><td aria-hidden="true">....</td><td>Break</td></tr>
      <td>D</td><td aria-hidden="true">....</td><td>Decimal (use BCD for arithmetics)</td></tr>
      <td>I</td><td aria-hidden="true">....</td><td>Interrupt (IRQ disable)</td></tr>
      <td>Z</td><td aria-hidden="true">....</td><td>Zero</td></tr>
      <td>C</td><td aria-hidden="true">....</td><td>Carry</td></tr>
      </table>

      <h3>Processor Stack:<br />
      LIFO, top down, 8 bit range, 0x0100 - 0x01FF<br />&nbsp;</h3>

      <p>Bytes, Words, Addressing:<br />
      8 bit bytes, 16 bit words in lobyte-hibyte representation (Little-Endian).<br />
      16 bit address range, operands follow instruction codes.</p>

      <p>Signed values are two's complement, sign in bit 7 (most significant bit).<br />
      (%11111111 = $FF = -1, %10000000 = $80 = -128, %01111111 = $7F = +127)<br />&nbsp;</p>

      <p>Vendor:<br />
      MOS Technology, 1975</p>

      <figure>
      <img src="res/MOS_6502AD_4585_50.png" alt="MOS Techology 6502 MPU" title="MOS Techology 6502 MPU" width="400" height="144" style="width: 250px; height: auto;" />
      </figure>

      <p>&nbsp;</p>

      <h2 id="details">APPENDIX A: 6502 Instructions in Detail</h2>
      <pre>
      <span class="opcode" aria-label="opcode" id="ADC">ADC</span>  Add Memory to Accumulator with Carry

           A + M + C -&gt; A, C                N Z C I D V
                                            + + + - - +

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     ADC #oper     69    2     2
           zeropage      ADC oper      65    2     3
           zeropage,X    ADC oper,X    75    2     4
           absolute      ADC oper      6D    3     4
           absolute,X    ADC oper,X    7D    3     4*
           absolute,Y    ADC oper,Y    79    3     4*
           (indirect,X)  ADC (oper,X)  61    2     6
           (indirect),Y  ADC (oper),Y  71    2     5*


      <span class="opcode" aria-label="opcode" id="AND">AND</span>  AND Memory with Accumulator

           A AND M -&gt; A                     N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     AND #oper     29    2     2
           zeropage      AND oper      25    2     3
           zeropage,X    AND oper,X    35    2     4
           absolute      AND oper      2D    3     4
           absolute,X    AND oper,X    3D    3     4*
           absolute,Y    AND oper,Y    39    3     4*
           (indirect,X)  AND (oper,X)  21    2     6
           (indirect),Y  AND (oper),Y  31    2     5*


      <span class="opcode" aria-label="opcode" id="ASL">ASL</span>  Shift Left One Bit (Memory or Accumulator)

           C &lt;- [76543210] &lt;- 0             N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           accumulator   ASL A         0A    1     2
           zeropage      ASL oper      06    2     5
           zeropage,X    ASL oper,X    16    2     6
           absolute      ASL oper      0E    3     6
           absolute,X    ASL oper,X    1E    3     7


      <span class="opcode" aria-label="opcode" id="BCC">BCC</span>  Branch on Carry Clear

           branch on C = 0                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BCC oper      90    2     2**


      <span class="opcode" aria-label="opcode" id="BCS">BCS</span>  Branch on Carry Set

           branch on C = 1                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BCS oper      B0    2     2**


      <span class="opcode" aria-label="opcode" id="BEQ">BEQ</span>  Branch on Result Zero

           branch on Z = 1                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BEQ oper      F0    2     2**


      <span class="opcode" aria-label="opcode" id="BIT">BIT</span>  Test Bits in Memory with Accumulator

           bits 7 and 6 of operand are transfered to bit 7 and 6 of SR (N,V);
           the zeroflag is set to the result of operand AND accumulator.

           A AND M, M7 -&gt; N, M6 -&gt; V        N Z C I D V
                                           M7 + - - - M6

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      BIT oper      24    2     3
           absolute      BIT oper      2C    3     4


      <span class="opcode" aria-label="opcode" id="BMI">BMI</span>  Branch on Result Minus

           branch on N = 1                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BMI oper      30    2     2**


      <span class="opcode" aria-label="opcode" id="BNE">BNE</span>  Branch on Result not Zero

           branch on Z = 0                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BNE oper      D0    2     2**


      <span class="opcode" aria-label="opcode" id="BPL">BPL</span>  Branch on Result Plus

           branch on N = 0                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BPL oper      10    2     2**


      <span class="opcode" aria-label="opcode" id="BRK">BRK</span>  Force Break

           interrupt,                       N Z C I D V
           push PC+2, push SR               - - - 1 - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       BRK           00    1     7


      <span class="opcode" aria-label="opcode" id="BVC">BVC</span>  Branch on Overflow Clear

           branch on V = 0                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BVC oper      50    2     2**


      <span class="opcode" aria-label="opcode" id="BVS">BVS</span>  Branch on Overflow Set

           branch on V = 1                  N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           relative      BVC oper      70    2     2**


      <span class="opcode" aria-label="opcode" id="CLC">CLC</span>  Clear Carry Flag

           0 -&gt; C                           N Z C I D V
                                            - - 0 - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       CLC           18    1     2


      <span class="opcode" aria-label="opcode" id="CLD">CLD</span>  Clear Decimal Mode

           0 -&gt; D                           N Z C I D V
                                            - - - - 0 -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       CLD           D8    1     2


      <span class="opcode" aria-label="opcode" id="CLI">CLI</span>  Clear Interrupt Disable Bit

           0 -&gt; I                           N Z C I D V
                                            - - - 0 - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       CLI           58    1     2


      <span class="opcode" aria-label="opcode" id="CLV">CLV</span>  Clear Overflow Flag

           0 -&gt; V                           N Z C I D V
                                            - - - - - 0

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       CLV           B8    1     2


      <span class="opcode" aria-label="opcode" id="CMP">CMP</span>  Compare Memory with Accumulator

           A - M                            N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     CMP #oper     C9    2     2
           zeropage      CMP oper      C5    2     3
           zeropage,X    CMP oper,X    D5    2     4
           absolute      CMP oper      CD    3     4
           absolute,X    CMP oper,X    DD    3     4*
           absolute,Y    CMP oper,Y    D9    3     4*
           (indirect,X)  CMP (oper,X)  C1    2     6
           (indirect),Y  CMP (oper),Y  D1    2     5*


      <span class="opcode" aria-label="opcode" id="CPX">CPX</span>  Compare Memory and Index X

           X - M                            N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     CPX #oper     E0    2     2
           zeropage      CPX oper      E4    2     3
           absolute      CPX oper      EC    3     4


      <span class="opcode" aria-label="opcode" id="CPY">CPY</span>  Compare Memory and Index Y

           Y - M                            N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     CPY #oper     C0    2     2
           zeropage      CPY oper      C4    2     3
           absolute      CPY oper      CC    3     4


      <span class="opcode" aria-label="opcode" id="DEC">DEC</span>  Decrement Memory by One

           M - 1 -&gt; M                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      DEC oper      C6    2     5
           zeropage,X    DEC oper,X    D6    2     6
           absolute      DEC oper      CE    3     6
           absolute,X    DEC oper,X    DE    3     7


      <span class="opcode" aria-label="opcode" id="DEX">DEX</span>  Decrement Index X by One

           X - 1 -&gt; X                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       DEC           CA    1     2


      <span class="opcode" aria-label="opcode" id="DEY">DEY</span>  Decrement Index Y by One

           Y - 1 -&gt; Y                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       DEC           88    1     2


      <span class="opcode" aria-label="opcode" id="EOR">EOR</span>  Exclusive-OR Memory with Accumulator

           A EOR M -&gt; A                     N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     EOR #oper     49    2     2
           zeropage      EOR oper      45    2     3
           zeropage,X    EOR oper,X    55    2     4
           absolute      EOR oper      4D    3     4
           absolute,X    EOR oper,X    5D    3     4*
           absolute,Y    EOR oper,Y    59    3     4*
           (indirect,X)  EOR (oper,X)  41    2     6
           (indirect),Y  EOR (oper),Y  51    2     5*


      <span class="opcode" aria-label="opcode" id="INC">INC</span>  Increment Memory by One

           M + 1 -&gt; M                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      INC oper      E6    2     5
           zeropage,X    INC oper,X    F6    2     6
           absolute      INC oper      EE    3     6
           absolute,X    INC oper,X    FE    3     7


      <span class="opcode" aria-label="opcode" id="INX">INX</span>  Increment Index X by One

           X + 1 -&gt; X                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       INX           E8    1     2


      <span class="opcode" aria-label="opcode" id="INY">INY</span>  Increment Index Y by One

           Y + 1 -&gt; Y                       N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       INY           C8    1     2


      <span class="opcode" aria-label="opcode" id="JMP">JMP</span>  Jump to New Location

           (PC+1) -&gt; PCL                    N Z C I D V
           (PC+2) -&gt; PCH                    - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           absolute      JMP oper      4C    3     3
           indirect      JMP (oper)    6C    3     5


      <span class="opcode" aria-label="opcode" id="JSR">JSR</span>  Jump to New Location Saving Return Address

           push (PC+2),                     N Z C I D V
           (PC+1) -&gt; PCL                    - - - - - -
           (PC+2) -&gt; PCH

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           absolute      JSR oper      20    3     6


      <span class="opcode" aria-label="opcode" id="LDA">LDA</span>  Load Accumulator with Memory

           M -&gt; A                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     LDA #oper     A9    2     2
           zeropage      LDA oper      A5    2     3
           zeropage,X    LDA oper,X    B5    2     4
           absolute      LDA oper      AD    3     4
           absolute,X    LDA oper,X    BD    3     4*
           absolute,Y    LDA oper,Y    B9    3     4*
           (indirect,X)  LDA (oper,X)  A1    2     6
           (indirect),Y  LDA (oper),Y  B1    2     5*


      <span class="opcode" aria-label="opcode" id="LDX">LDX</span>  Load Index X with Memory

           M -&gt; X                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     LDX #oper     A2    2     2
           zeropage      LDX oper      A6    2     3
           zeropage,Y    LDX oper,Y    B6    2     4
           absolute      LDX oper      AE    3     4
           absolute,Y    LDX oper,Y    BE    3     4*


      <span class="opcode" aria-label="opcode" id="LDY">LDY</span>  Load Index Y with Memory

           M -&gt; Y                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     LDY #oper     A0    2     2
           zeropage      LDY oper      A4    2     3
           zeropage,X    LDY oper,X    B4    2     4
           absolute      LDY oper      AC    3     4
           absolute,X    LDY oper,X    BC    3     4*


      <span class="opcode" aria-label="opcode" id="LSR">LSR</span>  Shift One Bit Right (Memory or Accumulator)

           0 -&gt; [76543210] -&gt; C             N Z C I D V
                                            0 + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           accumulator   LSR A         4A    1     2
           zeropage      LSR oper      46    2     5
           zeropage,X    LSR oper,X    56    2     6
           absolute      LSR oper      4E    3     6
           absolute,X    LSR oper,X    5E    3     7


      <span class="opcode" aria-label="opcode" id="NOP">NOP</span>  No Operation

           ---                              N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       NOP           EA    1     2


      <span class="opcode" aria-label="opcode" id="ORA">ORA</span>  OR Memory with Accumulator

           A OR M -&gt; A                      N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     ORA #oper     09    2     2
           zeropage      ORA oper      05    2     3
           zeropage,X    ORA oper,X    15    2     4
           absolute      ORA oper      0D    3     4
           absolute,X    ORA oper,X    1D    3     4*
           absolute,Y    ORA oper,Y    19    3     4*
           (indirect,X)  ORA (oper,X)  01    2     6
           (indirect),Y  ORA (oper),Y  11    2     5*


      <span class="opcode" aria-label="opcode" id="PHA">PHA</span>  Push Accumulator on Stack

           push A                           N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       PHA           48    1     3


      <span class="opcode" aria-label="opcode" id="PHP">PHP</span>  Push Processor Status on Stack

           push SR                          N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       PHP           08    1     3


      <span class="opcode" aria-label="opcode" id="PLA">PLA</span>  Pull Accumulator from Stack

           pull A                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       PLA           68    1     4


      <span class="opcode" aria-label="opcode" id="PLP">PLP</span>  Pull Processor Status from Stack

           pull SR                          N Z C I D V
                                            from stack

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       PLP           28    1     4


      <span class="opcode" aria-label="opcode" id="ROL">ROL</span>  Rotate One Bit Left (Memory or Accumulator)

           C &lt;- [76543210] &lt;- C             N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           accumulator   ROL A         2A    1     2
           zeropage      ROL oper      26    2     5
           zeropage,X    ROL oper,X    36    2     6
           absolute      ROL oper      2E    3     6
           absolute,X    ROL oper,X    3E    3     7


      <span class="opcode" aria-label="opcode" id="ROR">ROR</span>  Rotate One Bit Right (Memory or Accumulator)

           C -&gt; [76543210] -&gt; C             N Z C I D V
                                            + + + - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           accumulator   ROR A         6A    1     2
           zeropage      ROR oper      66    2     5
           zeropage,X    ROR oper,X    76    2     6
           absolute      ROR oper      6E    3     6
           absolute,X    ROR oper,X    7E    3     7


      <span class="opcode" aria-label="opcode" id="RTI">RTI</span>  Return from Interrupt

           pull SR, pull PC                 N Z C I D V
                                            from stack

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       RTI           40    1     6


      <span class="opcode" aria-label="opcode" id="RTS">RTS</span>  Return from Subroutine

           pull PC, PC+1 -&gt; PC              N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       RTS           60    1     6


      <span class="opcode" aria-label="opcode" id="SBC">SBC</span>  Subtract Memory from Accumulator with Borrow

           A - M - C -&gt; A                   N Z C I D V
                                            + + + - - +

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           immidiate     SBC #oper     E9    2     2
           zeropage      SBC oper      E5    2     3
           zeropage,X    SBC oper,X    F5    2     4
           absolute      SBC oper      ED    3     4
           absolute,X    SBC oper,X    FD    3     4*
           absolute,Y    SBC oper,Y    F9    3     4*
           (indirect,X)  SBC (oper,X)  E1    2     6
           (indirect),Y  SBC (oper),Y  F1    2     5*


      <span class="opcode" aria-label="opcode" id="SEC">SEC</span>  Set Carry Flag

           1 -&gt; C                           N Z C I D V
                                            - - 1 - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       SEC           38    1     2


      <span class="opcode" aria-label="opcode" id="SED">SED</span>  Set Decimal Flag

           1 -&gt; D                           N Z C I D V
                                            - - - - 1 -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       SED           F8    1     2


      <span class="opcode" aria-label="opcode" id="SEI">SEI</span>  Set Interrupt Disable Status

           1 -&gt; I                           N Z C I D V
                                            - - - 1 - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       SEI           78    1     2


      <span class="opcode" aria-label="opcode" id="STA">STA</span>  Store Accumulator in Memory

           A -&gt; M                           N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      STA oper      85    2     3
           zeropage,X    STA oper,X    95    2     4
           absolute      STA oper      8D    3     4
           absolute,X    STA oper,X    9D    3     5
           absolute,Y    STA oper,Y    99    3     5
           (indirect,X)  STA (oper,X)  81    2     6
           (indirect),Y  STA (oper),Y  91    2     6


      <span class="opcode" aria-label="opcode" id="STX">STX</span>  Store Index X in Memory

           X -&gt; M                           N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      STX oper      86    2     3
           zeropage,Y    STX oper,Y    96    2     4
           absolute      STX oper      8E    3     4


      <span class="opcode" aria-label="opcode" id="STY">STY</span>  Sore Index Y in Memory

           Y -&gt; M                           N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           zeropage      STY oper      84    2     3
           zeropage,X    STY oper,X    94    2     4
           absolute      STY oper      8C    3     4


      <span class="opcode" aria-label="opcode" id="TAX">TAX</span>  Transfer Accumulator to Index X

           A -&gt; X                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TAX           AA    1     2


      <span class="opcode" aria-label="opcode" id="TAY">TAY</span>  Transfer Accumulator to Index Y

           A -&gt; Y                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TAY           A8    1     2


      <span class="opcode" aria-label="opcode" id="TSX">TSX</span>  Transfer Stack Pointer to Index X

           SP -&gt; X                          N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TSX           BA    1     2


      <span class="opcode" aria-label="opcode" id="TXA">TXA</span>  Transfer Index X to Accumulator

           X -&gt; A                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TXA           8A    1     2


      <span class="opcode" aria-label="opcode" id="TXS">TXS</span>  Transfer Index X to Stack Register

           X -&gt; SP                          N Z C I D V
                                            - - - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TXS           9A    1     2


      <span class="opcode" aria-label="opcode" id="TYA">TYA</span>  Transfer Index Y to Accumulator

           Y -&gt; A                           N Z C I D V
                                            + + - - - -

           addressing    assembler    opc  bytes  cyles
           --------------------------------------------
           implied       TYA           98    1     2



        *  add 1 to cycles if page boundery is crossed

        ** add 1 to cycles if branch occurs on same page
           add 2 to cycles if branch occurs to different page


           Legend to Flags:  + .... modified
                             - .... not modified
                             1 .... set
                             0 .... cleared
                            M6 .... memory bit 6
                            M7 .... memory bit 7


      Note on assembler syntax:
      Most assemblers employ "OPC *oper" for forced zeropage addressing.


      </pre>


      <h2 id="stck">Appendix B: 6502 Jump Vectors and Stack Operations</h2>

      <p>The 256 bytes processor stack of the 6502 is located at $0100 ... $01FF in<br />memory, growing down from top to bottom.<br />There are three 2-byte address locations at the very top end of the 64K address<br />space serving as jump vectors for reset/startup and interrupt operations:</p>

      <p style="margin: 1.5em 0 1.5em 1em;">$FFFA, $FFFB ... NMI (Non-Maskable Interrupt) vector<br />
      $FFFC, $FFFD ... RES (Reset) vector<br />
      $FFFE, $FFFF ... IRQ (Interrupt Request) vector</p>

      <p>At the occurrence of interrupt, the value of the program counter (PC) is put in<br />high-low order onto the stack, followed by the value currently in the status<br />register and control will be transferred to the address location found in the<br />respective interrupt vector. These are recovered from the stack at the end of<br />an interrupt routine by the RTI instruction.</p>

      <figure>
      <img src="res/mcs6502-interrupt-ops.png" alt="6502 Interrupt Operations" width="480" height="593" />
      <figcaption>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</figcaption>
      </figure>

      <p>Similarly, as a JSR instruction is encountered, PC is dumped onto the stack<br />and recovered by the JSR instruction:</p>

      <figure-- style="margin-bottom: 3em;">
      <img src="res/mcs6502-jsr-rts-ops.png" alt="6502 Subroutine Operations" width="480" height="593" />
      <figcaption>(Image: MCS6502 Instruction Set Summary, MOS Technology, Inc.)</figcaption>
      </figure>
