============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.10-p002_1
  Generated on:           Jul 03 2024  02:27:14 pm
  Module:                 wb2sdrc
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Timing
--------

  Clock    Period 
------------------
sdram_clk 20000.0 
wb_clk    20000.0 


   Cost     Critical         Violating 
  Group    Path Slack  TNS     Paths   
---------------------------------------
default      No paths   0.0            
sdram_clk      9110.9   0.0          0 
wb_clk         9661.5   0.0          0 
---------------------------------------
Total                   0.0          0 

Instance Count
--------------
Leaf Instance Count             1403 
Physical Instance count            0 
Sequential Instance Count        756 
Combinational Instance Count     647 
Hierarchical Instance Count        2 

Area
----
Cell Area                          6511.338
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    6511.338
Net Area                           0.000
Total Area (Cell+Physical+Net)     6511.338

Max Fanout                         509 (wb_clk_i)
Min Fanout                         0 (rddatafifo_full)
Average Fanout                     3.1
Terms to net ratio                 4.0145
Terms to instance ratio            4.3464
Runtime                            60.01567800000002 seconds
Elapsed Runtime                    64 seconds
Genus peak memory usage            1254.33 
Innovus peak memory usage          no_value 
Hostname                           vlsicadclient09
