set ::env(DESIGN_NAME) "spm"
set ::env(VERILOG_FILES) "$::env(DESIGN_DIR)/spm.v"
set ::env(SDC_FILE) "$::env(DESIGN_DIR)/spm.sdc"

set ::env(CLOCK_PORT) "clk"
set ::env(CLOCK_PERIOD) "10.0"

set ::env(FP_CORE_UTIL) 50
set ::env(FP_ASPECT_RATIO) 1
set ::env(FP_CORE_MARGIN) 4
