
---------- Begin Simulation Statistics ----------
final_tick                               1388958900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205173                       # Simulator instruction rate (inst/s)
host_mem_usage                                4564852                       # Number of bytes of host memory used
host_op_rate                                   311669                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9991.57                       # Real time elapsed on the host
host_tick_rate                               32833921                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2050000004                       # Number of instructions simulated
sim_ops                                    3114064370                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.328063                       # Number of seconds simulated
sim_ticks                                328062555000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       199886                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        397937                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect       274098                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     49972082                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     32780259                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     32893089                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses       112830                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      50606073                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS        329339                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted        24999                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads      1610365257                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      800332582                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts       274107                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         48374349                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events    108845125                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts     14464695                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1000000002                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1515497741                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    654068382                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.317033                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     2.970327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    257315911     39.34%     39.34% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    168362761     25.74%     65.08% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2      9648936      1.48%     66.56% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     47191371      7.22%     73.77% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     34072762      5.21%     78.98% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      6024054      0.92%     79.90% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      9161557      1.40%     81.30% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7     13445905      2.06%     83.36% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8    108845125     16.64%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    654068382                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts          3744134                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       255152                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts      1512631836                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           429095762                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       303512      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    929947180     61.36%     61.38% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       405400      0.03%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     61.41% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd       154685      0.01%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     61.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       202118      0.01%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     61.43% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       235652      0.02%     61.45% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       693021      0.05%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     61.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd       517187      0.03%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp          158      0.00%     61.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt       773139      0.05%     61.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       101508      0.01%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult        52518      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     61.59% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    428305918     28.26%     89.85% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite    153013091     10.10%     99.95% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead       789844      0.05%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite         2810      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1515497741                       # Class of committed instruction
system.switch_cpus_1.commit.refs            582111663                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000002                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1515497741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.656125                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.656125                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles    414880052                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1534007995                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       41306645                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       130402636                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles       287316                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     69248016                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         431201705                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                5336                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses         153272452                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               45699                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          50606073                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        78185485                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           577522045                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes        35807                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts           1014214583                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles           83                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles        574632                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.077129                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     78315181                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     33109598                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.545764                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    656124681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.348011                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.346465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      406923082     62.02%     62.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       16982001      2.59%     64.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        9403810      1.43%     66.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       19693931      3.00%     69.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       31661619      4.83%     73.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        4744403      0.72%     74.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6986903      1.06%     75.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       24405042      3.72%     79.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      135323890     20.62%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    656124681                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads         7570060                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes        3796669                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                   429                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts       351260                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       48788110                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.323321                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          584625044                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        153272410                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles       3335188                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    431699176                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts         1484                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts         3018                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    153580434                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1529961366                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    431352634                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       548660                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1524389127                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        83091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     57813825                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       287316                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     57985038                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked        40518                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads     28092864                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses         6378                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        14513                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads           92                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      2603402                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores       564530                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        14513                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect       223893                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       127367                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      2560766815                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1523663567                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.497878                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers      1274948694                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.322215                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1523850782                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     3095933679                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes    1317550254                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.524100                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.524100                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       359677      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    935914828     61.37%     61.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       413605      0.03%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     61.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd       200470      0.01%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt          797      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     61.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       266257      0.02%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     61.46% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       246531      0.02%     61.47% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       731984      0.05%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     61.52% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd       798521      0.05%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp          171      0.00%     61.57% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt       909625      0.06%     61.63% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       131860      0.01%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult        62323      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     61.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    430402222     28.22%     89.87% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    153281465     10.05%     99.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead      1212907      0.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite         4544      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1524937787                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses       4834964                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads      9632282                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses      4686288                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes      7148340                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           7891969                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.005175                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu        834397     10.57%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt           20      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            2      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     10.57% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        11912      0.15%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     10.72% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt        26305      0.33%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead      7012466     88.86%     99.91% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite         6499      0.08%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead          311      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite           57      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1527635115                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   3704550588                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1518977279                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1537290753                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1529956951                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1524937787                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded         4415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     14463591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       290646                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved         4415                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     23729403                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    656124681                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.324159                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.166791                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    209281716     31.90%     31.90% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     60861014      9.28%     41.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    104728052     15.96%     57.13% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     89038760     13.57%     70.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     76771249     11.70%     82.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     49797367      7.59%     89.99% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     37505838      5.72%     95.71% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     18727950      2.85%     98.57% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9412735      1.43%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    656124681                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.324157                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          78185495                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  27                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     20933799                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     26084849                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    431699176                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    153580434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     683008038                       # number of misc regfile reads
system.switch_cpus_1.numCycles              656125110                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      68361025                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   2111352784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      8571723                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       70832161                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    128466622                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      6559142                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   5424919842                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1532183204                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   2133420120                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       169903119                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents    185916951                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles       287316                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    346741045                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       22067275                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups      9269728                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups   3108906115                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       405568509                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2075185693                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3061997861                       # The number of ROB writes
system.switch_cpus_1.timesIdled                    16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests           37                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      5961055                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        43095                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     11906699                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          43095                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      5331953                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops       176897                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     10658703                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops         176897                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1057                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199014                       # Transaction distribution
system.membus.trans_dist::CleanEvict              852                       # Transaction distribution
system.membus.trans_dist::ReadExReq            197014                       # Transaction distribution
system.membus.trans_dist::ReadExResp           197014                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1057                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port       596008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total       596008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 596008                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     25413440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     25413440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                25413440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              198071                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1269391500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1073375500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1388958900000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3055635                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5778022                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           75                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3217129                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           15412                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          15412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2890009                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2890008                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3055635                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     17867529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              17867754                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    566461760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              566471360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3049583                       # Total snoops (count)
system.tol2bus.snoopTraffic                 183848000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          9010639                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004787                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069021                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8967507     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  43132      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            9010639                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         8858821500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8926058000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            112500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.data       618857                       # number of demand (read+write) hits
system.l2.demand_hits::total                   618857                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.data       618857                       # number of overall hits
system.l2.overall_hits::total                  618857                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data      5326712                       # number of demand (read+write) misses
system.l2.demand_misses::total                5326787                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst           75                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data      5326712                       # number of overall misses
system.l2.overall_misses::total               5326787                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst      7764000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 166632855500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     166640619500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst      7764000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 166632855500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    166640619500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst           75                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      5945569                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              5945644                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst           75                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      5945569                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             5945644                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.895913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.895914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.895913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.895914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       103520                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 31282.497627                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 31283.514715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       103520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 31282.497627                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 31283.514715                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2872619                       # number of writebacks
system.l2.writebacks::total                   2872619                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data      5326712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5326787                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data      5326712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          5326787                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst      7014000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 113365735500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 113372749500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst      7014000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 113365735500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 113372749500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.895913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.895914                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.895913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.895914                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        93520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 21282.497627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 21283.514715                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        93520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 21282.497627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 21283.514715                       # average overall mshr miss latency
system.l2.replacements                        2872694                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2905397                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2905397                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2905397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2905397                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           75                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               75                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           75                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           75                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      2454076                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       2454076                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data        10266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                10266                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data         5146                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               5146                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data        15412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            15412                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.333896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.333896                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data         5146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          5146                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data     85407000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     85407000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.333896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.333896                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16596.774194                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16596.774194                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data        22513                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 22513                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data      2867496                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2867496                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  96403358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   96403358500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data      2890009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2890009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.992210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992210                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 33619.352390                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 33619.352390                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data      2867496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2867496                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  67728398500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  67728398500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.992210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992210                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 23619.352390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 23619.352390                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.data       596344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             596344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data      2459216                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2459291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst      7764000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data  70229497000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  70237261000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data      3055560                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3055635                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.804833                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.804838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       103520                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 28557.677325                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 28559.963420                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data      2459216                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2459291                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      7014000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data  45637337000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  45644351000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.804833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.804838                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        93520                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 18557.677325                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 18559.963420                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4094.410542                       # Cycle average of tags in use
system.l2.tags.total_refs                     4783728                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2909568                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.644137                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4094.410542                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.999612                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999612                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          104                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          813                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  98158768                       # Number of tag accesses
system.l2.tags.data_accesses                 98158768                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      5128716                       # number of demand (read+write) hits
system.l3.demand_hits::total                  5128716                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      5128716                       # number of overall hits
system.l3.overall_hits::total                 5128716                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data       197996                       # number of demand (read+write) misses
system.l3.demand_misses::total                 198071                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst           75                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data       197996                       # number of overall misses
system.l3.overall_misses::total                198071                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst      6552500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data  16739159000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total      16745711500                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst      6552500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data  16739159000                       # number of overall miss cycles
system.l3.overall_miss_latency::total     16745711500                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst           75                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data      5326712                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              5326787                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst           75                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data      5326712                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             5326787                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.037170                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.037184                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.037170                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.037184                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 87366.666667                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 84542.915008                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 84543.984228                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 87366.666667                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 84542.915008                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 84543.984228                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks              199014                       # number of writebacks
system.l3.writebacks::total                    199014                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data       197996                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total            198071                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data       197996                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total           198071                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst      5802500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data  14759199000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total  14765001500                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst      5802500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data  14759199000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total  14765001500                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.037170                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.037184                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.037170                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.037184                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 77366.666667                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 74542.915008                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 74543.984228                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 77366.666667                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 74542.915008                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 74543.984228                       # average overall mshr miss latency
system.l3.replacements                         376558                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      2872619                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          2872619                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      2872619                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      2872619                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks          199                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total           199                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data         5146                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                 5146                       # number of UpgradeReq hits
system.l3.UpgradeReq_accesses::.switch_cpus_1.data         5146                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total             5146                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_hits::.switch_cpus_1.data      2670482                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total               2670482                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       197014                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              197014                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  16648138000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   16648138000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data      2867496                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2867496                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.068706                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.068706                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 84502.309481                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 84502.309481                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       197014                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         197014                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  14677998000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  14677998000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.068706                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.068706                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 74502.309481                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 74502.309481                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      2458234                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            2458234                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data          982                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total             1057                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst      6552500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data     91021000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total     97573500                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst           75                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data      2459216                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total        2459291                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.000399                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.000430                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 87366.666667                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 92689.409369                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 92311.731315                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data          982                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total         1057                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst      5802500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data     81201000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total     87003500                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.000399                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 77366.666667                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 82689.409369                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 82311.731315                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                    19666806                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                    409326                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                     48.046804                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks    3930.691761                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     25565.371172                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   108.046122                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.349696                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  3161.541248                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.119955                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.780193                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.003297                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000072                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.096483                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         2113                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        30655                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 170915806                       # Number of tag accesses
system.l3.tags.data_accesses                170915806                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp           2459291                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      3071633                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2631695                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq            5146                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp           5146                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2867496                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2867496                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq       2459291                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     15990636                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    524761984                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                          376558                       # Total snoops (count)
system.tol3bus.snoopTraffic                  12736896                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          5708491                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.030988                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.173286                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                5531594     96.90%     96.90% # Request fanout histogram
system.tol3bus.snoop_fanout::1                 176897      3.10%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            5708491                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         8201970500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7992753500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.4                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst         4800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     12671744                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12676544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst         4800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          4800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     12736896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        12736896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst           75                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       197996                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              198071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       199014                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             199014                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst        14631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data     38625999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38640631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst        14631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            14631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       38824596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             38824596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       38824596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst        14631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data     38625999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             77465226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    198907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples        75.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    186915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.021416867500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              649656                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             187834                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      198071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199014                       # Number of write requests accepted
system.mem_ctrls.readBursts                    198071                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199014                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  11081                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             11499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13698                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              7644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9203                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              8988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            14201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            10603                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             12077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             13843                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             13421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             17626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             15274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             14622                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8301                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             11242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            15090                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            13902                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11552                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10677                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.78                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3209257500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  934950000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6715320000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     17162.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35912.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    97799                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  145256                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 52.30                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                198071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199014                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  186741                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11676                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11678                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11363                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       142823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    172.914671                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   114.295900                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   201.484932                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        83799     58.67%     58.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        28515     19.97%     78.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10943      7.66%     86.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         6891      4.82%     91.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         4406      3.08%     94.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2950      2.07%     96.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2089      1.46%     97.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1769      1.24%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1461      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       142823                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        11353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.470184                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.328929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            2902     25.56%     25.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           1792     15.78%     41.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          3795     33.43%     74.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1965     17.31%     92.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           564      4.97%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           193      1.70%     98.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            68      0.60%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63            33      0.29%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             9      0.08%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            11      0.10%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            10      0.09%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             3      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            3      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            3      0.03%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143            2      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.518541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.478608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.185208                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3692     32.52%     32.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              173      1.52%     34.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5891     51.89%     85.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1268     11.17%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              225      1.98%     99.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               68      0.60%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               23      0.20%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.04%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               11967360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  709184                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                12728832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12676544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12736896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        36.48                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        38.80                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     38.64                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     38.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.59                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.28                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  325663104000                       # Total gap between requests
system.mem_ctrls.avgGap                     820134.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst         4800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     11962560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     12728832                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 14631.355901011015                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 36464265.176499649882                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 38800014.832537047565                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst           75                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       197996                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       199014                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst      2711500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data   6712608500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 7767221957000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     36153.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     33902.75                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  39028520.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    62.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            490196700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            260545725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           621308520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          482756040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     25896627120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      31668225300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99308041920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       158727701325                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        483.833644                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 257613151000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  10954580000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  59494824000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            529559520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            281467560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           713800080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          555439320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     25896627120.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      34159617210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      97210027680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       159346538490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        485.719983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 252136896750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  10954580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  64971078250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1382793960                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     69165825                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     78185374                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1530145159                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1382793960                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     69165825                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     78185374                       # number of overall hits
system.cpu.icache.overall_hits::total      1530145159                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1919                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst          110                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2029                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1919                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst          110                       # number of overall misses
system.cpu.icache.overall_misses::total          2029                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst     10625500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10625500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst     10625500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10625500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1382795879                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     69165825                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     78185484                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1530147188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1382795879                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     69165825                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     78185484                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1530147188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 96595.454545                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  5236.816166                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 96595.454545                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  5236.816166                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    44.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1482                       # number of writebacks
system.cpu.icache.writebacks::total              1482                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           35                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           75                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst           75                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           75                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst      7878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7878500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst      7878500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7878500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 105046.666667                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 105046.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 105046.666667                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 105046.666667                       # average overall mshr miss latency
system.cpu.icache.replacements                   1482                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1382793960                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     69165825                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     78185374                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1530145159                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1919                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst          110                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2029                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst     10625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10625500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1382795879                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     69165825                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     78185484                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1530147188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 96595.454545                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  5236.816166                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           75                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst      7878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7878500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 105046.666667                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 105046.666667                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.989974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1530147153                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          767375.703611                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   495.494930                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    16.495044                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.967764                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.032217                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999980                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        6120590746                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       6120590746                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    572869823                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     28812705                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    546355436                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1148037964                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    572869823                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     28812705                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    546355436                       # number of overall hits
system.cpu.dcache.overall_hits::total      1148037964                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      6119818                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       312327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      9764821                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16196966                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      6119818                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       312327                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      9764821                       # number of overall misses
system.cpu.dcache.overall_misses::total      16196966                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  10090437000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 250514742828                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 260605179828                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  10090437000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 250514742828                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 260605179828                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    578989641                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     29125032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    556120257                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1164234930                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    578989641                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     29125032                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    556120257                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1164234930                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010570                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010724                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.017559                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013912                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010570                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010724                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.017559                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013912                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 32307.283712                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 25654.821817                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16089.752848                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 32307.283712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 25654.821817                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16089.752848                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       846506                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             47080                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.980161                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            2                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5947496                       # number of writebacks
system.cpu.dcache.writebacks::total           5947496                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      3807444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      3807444                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      3807444                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      3807444                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       312327                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      5957377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      6269704                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       312327                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      5957377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      6269704                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   9778110000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 182437244328                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 192215354328                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   9778110000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 182437244328                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 192215354328                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010724                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005385                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010724                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.010712                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005385                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 31307.283712                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 30623.753428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 30657.803674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 31307.283712                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 30623.753428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30657.803674                       # average overall mshr miss latency
system.cpu.dcache.replacements               12357754                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    423196274                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     21304847                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    396244985                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       840746106                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3224305                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       165552                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6859400                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      10249257                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   4404621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 146309511500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 150714132500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    426420579                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     21470399                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    403104385                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    850995363                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007561                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.007711                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.017016                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012044                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 26605.664685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 21329.782707                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14704.883730                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      3803839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      3803839                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       165552                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      3055561                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3221113                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4239069000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  81137445500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  85376514500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.007711                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.007580                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003785                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25605.664685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 26554.025758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26505.283888                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    149673549                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      7507858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data    150110451                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      307291858                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2895513                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       146775                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2905421                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5947709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5685816000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 104205231328                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 109891047328                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    152569062                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      7654633                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data    153015872                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    313239567                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.018978                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.019175                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.018988                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 38738.313746                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 35865.794089                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 18476.197697                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         3605                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3605                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       146775                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      2901816                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      3048591                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   5539041000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 101299798828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 106838839828                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019175                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.018964                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009732                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 37738.313746                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 34909.104791                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35045.317600                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.994730                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1160433264                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          12358266                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             93.899360                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   351.761119                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    39.325966                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   120.907645                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.687033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.076809                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.236148                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          267                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           50                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        4669297986                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       4669297986                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1388958900000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 952815135000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 436143765000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
