<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>DMA Driver External Data Structures</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.11 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li class="current"><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">DMA Driver External Data Structures</div>  </div>
</div><!--header-->
<div class="contents">

<p>The section has a list of all the data structures which are exposed to the application.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___h_w_attrs__t.html">DMA_HWAttrs_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA H/W Parameters.  <a href="struct_d_m_a___h_w_attrs__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___params__t.html">DMA_Params_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Parameters.  <a href="struct_d_m_a___params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html">DMA_CtrlPktParams_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Control Packet Parameters.  <a href="struct_d_m_a___ctrl_pkt_params__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel_status__t.html">DMA_ChannelStatus_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Control Status.  <a href="struct_d_m_a___channel_status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___status__t.html">DMA_Status_t</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Status.  <a href="struct_d_m_a___status__t.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga552184806a4ece74a8eda9d97be3d8d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga552184806a4ece74a8eda9d97be3d8d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga552184806a4ece74a8eda9d97be3d8d5">DMA_CHANNEL_NONE</a>&#160;&#160;&#160;0xFFU</td></tr>
<tr class="memdesc:ga552184806a4ece74a8eda9d97be3d8d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define for an unspecified channel. <br /></td></tr>
<tr class="separator:ga552184806a4ece74a8eda9d97be3d8d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga58a4ef409b84f3b1b05e87f9305e8396"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga58a4ef409b84f3b1b05e87f9305e8396"></a>
typedef void *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga58a4ef409b84f3b1b05e87f9305e8396">DMA_Handle</a></td></tr>
<tr class="memdesc:ga58a4ef409b84f3b1b05e87f9305e8396"><td class="mdescLeft">&#160;</td><td class="mdescRight">A handle that is returned from a <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga47f9ca85290370da4b4d66f5c43bd269" title="Function to initialize a given DMA peripheral instance. ">DMA_open()</a> call. <br /></td></tr>
<tr class="separator:ga58a4ef409b84f3b1b05e87f9305e8396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b234185a8cd7d4bfd2fe177063f2909"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gad7d97f7e1e315d04d30bd014c45a1aa4">DMA_IntType_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2b234185a8cd7d4bfd2fe177063f2909">DMA_IntType</a></td></tr>
<tr class="memdesc:ga2b234185a8cd7d4bfd2fe177063f2909"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Interrupt Type.  <a href="#ga2b234185a8cd7d4bfd2fe177063f2909">More...</a><br /></td></tr>
<tr class="separator:ga2b234185a8cd7d4bfd2fe177063f2909"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5822ca42cf6431383d3bd649f50445e7"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6f0cec6d06c13e7042c06bb8bcbd22db">DMA_PriScheme_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5822ca42cf6431383d3bd649f50445e7">DMA_PriScheme</a></td></tr>
<tr class="memdesc:ga5822ca42cf6431383d3bd649f50445e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Priority Scheme.  <a href="#ga5822ca42cf6431383d3bd649f50445e7">More...</a><br /></td></tr>
<tr class="separator:ga5822ca42cf6431383d3bd649f50445e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cddebd3d2da9fdcaca89b04249b885e"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gafa8219fc4ea1a178d95576d32b1e1bfd">DMA_DebugMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5cddebd3d2da9fdcaca89b04249b885e">DMA_DebugMode</a></td></tr>
<tr class="memdesc:ga5cddebd3d2da9fdcaca89b04249b885e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Debug Mode.  <a href="#ga5cddebd3d2da9fdcaca89b04249b885e">More...</a><br /></td></tr>
<tr class="separator:ga5cddebd3d2da9fdcaca89b04249b885e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa372d23f0e63d689c0d6392fa4ef2559"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___h_w_attrs__t.html">DMA_HWAttrs_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa372d23f0e63d689c0d6392fa4ef2559">DMA_HWAttrs</a></td></tr>
<tr class="memdesc:gaa372d23f0e63d689c0d6392fa4ef2559"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA H/W Parameters.  <a href="#gaa372d23f0e63d689c0d6392fa4ef2559">More...</a><br /></td></tr>
<tr class="separator:gaa372d23f0e63d689c0d6392fa4ef2559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga040589039afa0b9bc8dac63e1cf59408"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___params__t.html">DMA_Params_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga040589039afa0b9bc8dac63e1cf59408">DMA_Params</a></td></tr>
<tr class="memdesc:ga040589039afa0b9bc8dac63e1cf59408"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Parameters.  <a href="#ga040589039afa0b9bc8dac63e1cf59408">More...</a><br /></td></tr>
<tr class="separator:ga040589039afa0b9bc8dac63e1cf59408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga923de9fc8b44d80a0e16f47932405271"><td class="memItemLeft" align="right" valign="top">typedef void(*&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga923de9fc8b44d80a0e16f47932405271">DMA_IntHandlerFuncPTR</a>) (uint32_t channel, <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2b234185a8cd7d4bfd2fe177063f2909">DMA_IntType</a> inttype, void *arg)</td></tr>
<tr class="memdesc:ga923de9fc8b44d80a0e16f47932405271"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Interrupt callback function.  <a href="#ga923de9fc8b44d80a0e16f47932405271">More...</a><br /></td></tr>
<tr class="separator:ga923de9fc8b44d80a0e16f47932405271"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcec3a3608a034c9e5c8e80a73a7c970"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa4163476bd43ad561403bd014660395d">DMA_ElemSize_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadcec3a3608a034c9e5c8e80a73a7c970">DMA_ElemSize</a></td></tr>
<tr class="memdesc:gadcec3a3608a034c9e5c8e80a73a7c970"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Transfer Type for a given channel.  <a href="#gadcec3a3608a034c9e5c8e80a73a7c970">More...</a><br /></td></tr>
<tr class="separator:gadcec3a3608a034c9e5c8e80a73a7c970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83dd0dc406a713a1a6584bc5ba51c804"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0e2fdfd61cd23dd47f3cd1a10472ecd6">DMA_XferType_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga83dd0dc406a713a1a6584bc5ba51c804">DMA_XferType</a></td></tr>
<tr class="memdesc:ga83dd0dc406a713a1a6584bc5ba51c804"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Transfer Type for a given channel.  <a href="#ga83dd0dc406a713a1a6584bc5ba51c804">More...</a><br /></td></tr>
<tr class="separator:ga83dd0dc406a713a1a6584bc5ba51c804"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9396823418e91491c24b24c904a57523"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga941f166b0d2a64d45ff1dc276edf2925">DMA_AddrMode_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9396823418e91491c24b24c904a57523">DMA_AddrMode</a></td></tr>
<tr class="memdesc:ga9396823418e91491c24b24c904a57523"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA addressing mode for a given transfer.  <a href="#ga9396823418e91491c24b24c904a57523">More...</a><br /></td></tr>
<tr class="separator:ga9396823418e91491c24b24c904a57523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52c7b88881784f885ac2145a75b81a7b"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html">DMA_CtrlPktParams_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga52c7b88881784f885ac2145a75b81a7b">DMA_CtrlPktParams</a></td></tr>
<tr class="memdesc:ga52c7b88881784f885ac2145a75b81a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Control Packet Parameters.  <a href="#ga52c7b88881784f885ac2145a75b81a7b">More...</a><br /></td></tr>
<tr class="separator:ga52c7b88881784f885ac2145a75b81a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68fcd4924092571a9268f6c7cb881430"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga57dbd3133f4dde2f35641a8127cb4df5">DMA_ChTriggerType_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga68fcd4924092571a9268f6c7cb881430">DMA_ChTriggerType</a></td></tr>
<tr class="memdesc:ga68fcd4924092571a9268f6c7cb881430"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Trigger Type.  <a href="#ga68fcd4924092571a9268f6c7cb881430">More...</a><br /></td></tr>
<tr class="separator:ga68fcd4924092571a9268f6c7cb881430"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d9a34eca6d52422c480f6757fee6812"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga64dee438666a386227ca0aa81e8e5d2e">DMA_ChPriority_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1d9a34eca6d52422c480f6757fee6812">DMA_ChPriority</a></td></tr>
<tr class="memdesc:ga1d9a34eca6d52422c480f6757fee6812"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Priority Type.  <a href="#ga1d9a34eca6d52422c480f6757fee6812">More...</a><br /></td></tr>
<tr class="separator:ga1d9a34eca6d52422c480f6757fee6812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab32858d2fa336fe128795b99092dbf6d"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___channel_status__t.html">DMA_ChannelStatus_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab32858d2fa336fe128795b99092dbf6d">DMA_ChannelStatus</a></td></tr>
<tr class="memdesc:gab32858d2fa336fe128795b99092dbf6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Channel Control Status.  <a href="#gab32858d2fa336fe128795b99092dbf6d">More...</a><br /></td></tr>
<tr class="separator:gab32858d2fa336fe128795b99092dbf6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac06ae368f15bc3c92495f2f248671e55"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_d_m_a___status__t.html">DMA_Status_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gac06ae368f15bc3c92495f2f248671e55">DMA_Status</a></td></tr>
<tr class="memdesc:gac06ae368f15bc3c92495f2f248671e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Status.  <a href="#gac06ae368f15bc3c92495f2f248671e55">More...</a><br /></td></tr>
<tr class="separator:gac06ae368f15bc3c92495f2f248671e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The section has a list of all the data structures which are exposed to the application. </p>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga9396823418e91491c24b24c904a57523"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga941f166b0d2a64d45ff1dc276edf2925">DMA_AddrMode_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga9396823418e91491c24b24c904a57523">DMA_AddrMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA addressing mode for a given transfer. </p>
<p>Enum for DMA addressing for a given transfer. </p>

</div>
</div>
<a class="anchor" id="gab32858d2fa336fe128795b99092dbf6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m_a___channel_status__t.html">DMA_ChannelStatus_t</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gab32858d2fa336fe128795b99092dbf6d">DMA_ChannelStatus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Control Status. </p>
<p>DMA Channel status structure to be used with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gaa1f06d6fba6938c72c23eac33dcd0731" title="Function to get the channel status. ">DMA_getChannelStatus()</a> call. </p>

</div>
</div>
<a class="anchor" id="ga1d9a34eca6d52422c480f6757fee6812"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga64dee438666a386227ca0aa81e8e5d2e">DMA_ChPriority_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga1d9a34eca6d52422c480f6757fee6812">DMA_ChPriority</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Priority Type. </p>
<p>Enum for DMA Channel Priority type. </p>

</div>
</div>
<a class="anchor" id="ga68fcd4924092571a9268f6c7cb881430"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga57dbd3133f4dde2f35641a8127cb4df5">DMA_ChTriggerType_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga68fcd4924092571a9268f6c7cb881430">DMA_ChTriggerType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Trigger Type. </p>
<p>Enum for DMA Channel Trigger type. </p>

</div>
</div>
<a class="anchor" id="ga52c7b88881784f885ac2145a75b81a7b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m_a___ctrl_pkt_params__t.html">DMA_CtrlPktParams_t</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga52c7b88881784f885ac2145a75b81a7b">DMA_CtrlPktParams</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Control Packet Parameters. </p>
<p>DMA Control Packet parameters are used to with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gae55ddad30abfd0b727cfcaea2594fb6f" title="Function to set the control packet RAM for a given channel. ">DMA_setChannelParams()</a> call. </p>

</div>
</div>
<a class="anchor" id="ga5cddebd3d2da9fdcaca89b04249b885e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gafa8219fc4ea1a178d95576d32b1e1bfd">DMA_DebugMode_e</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5cddebd3d2da9fdcaca89b04249b885e">DMA_DebugMode</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Debug Mode. </p>
<p>Enum for DMA Peripheral's behavior when it is entering suspend </p>

</div>
</div>
<a class="anchor" id="gadcec3a3608a034c9e5c8e80a73a7c970"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa4163476bd43ad561403bd014660395d">DMA_ElemSize_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gadcec3a3608a034c9e5c8e80a73a7c970">DMA_ElemSize</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Transfer Type for a given channel. </p>
<p>Enum for DMA Transfer type for a given channel. </p>

</div>
</div>
<a class="anchor" id="gaa372d23f0e63d689c0d6392fa4ef2559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m_a___h_w_attrs__t.html">DMA_HWAttrs_t</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa372d23f0e63d689c0d6392fa4ef2559">DMA_HWAttrs</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA H/W Parameters. </p>
<p>DMA parameters are used with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga47f9ca85290370da4b4d66f5c43bd269" title="Function to initialize a given DMA peripheral instance. ">DMA_open()</a> call. </p>

</div>
</div>
<a class="anchor" id="ga923de9fc8b44d80a0e16f47932405271"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef void(* DMA_IntHandlerFuncPTR) (uint32_t channel, <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2b234185a8cd7d4bfd2fe177063f2909">DMA_IntType</a> inttype, void *arg)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Interrupt callback function. </p>
<p>DMA Interrupt callback function to be used with <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gacf84352ec43709d4f9680918918a9afe" title="Function to enable a given interrupt type for a given channel. ">DMA_enableInterrupt()</a> call </p>

</div>
</div>
<a class="anchor" id="ga2b234185a8cd7d4bfd2fe177063f2909"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gad7d97f7e1e315d04d30bd014c45a1aa4">DMA_IntType_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga2b234185a8cd7d4bfd2fe177063f2909">DMA_IntType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Interrupt Type. </p>
<p>Enum for DMA Interrupt type. </p>

</div>
</div>
<a class="anchor" id="ga040589039afa0b9bc8dac63e1cf59408"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m_a___params__t.html">DMA_Params_t</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga040589039afa0b9bc8dac63e1cf59408">DMA_Params</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Parameters. </p>
<p>DMA parameters are used to with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga47f9ca85290370da4b4d66f5c43bd269" title="Function to initialize a given DMA peripheral instance. ">DMA_open()</a> call. These parameters will be applied only in the first <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga47f9ca85290370da4b4d66f5c43bd269" title="Function to initialize a given DMA peripheral instance. ">DMA_open()</a> call Subsequent <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#ga47f9ca85290370da4b4d66f5c43bd269" title="Function to initialize a given DMA peripheral instance. ">DMA_open()</a> calls will ignore this parameter. </p>

</div>
</div>
<a class="anchor" id="ga5822ca42cf6431383d3bd649f50445e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6f0cec6d06c13e7042c06bb8bcbd22db">DMA_PriScheme_e</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga5822ca42cf6431383d3bd649f50445e7">DMA_PriScheme</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority Scheme. </p>
<p>Enum for DMA Peripheral's priority scheme for handling requests in its low pri and high pri queue.</p>
<p>Fixed Priority scheme</p><ul>
<li>lower the channel number, the higher its priority</li>
<li>A channel will be arbitrated out whenever there is a higher pending channel.</li>
<li>Otherwise a channel is completely serviced until its transfer count reaches zero before the next highest pending channel is serviced</li>
</ul>
<p>Rotation based Priority scheme</p><ul>
<li>round-robin scheme</li>
<li>Arbitration is performed when the FIFO is empty </li>
</ul>

</div>
</div>
<a class="anchor" id="gac06ae368f15bc3c92495f2f248671e55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_d_m_a___status__t.html">DMA_Status_t</a>  <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gac06ae368f15bc3c92495f2f248671e55">DMA_Status</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Status. </p>
<p>DMA peripheral status structure to be used with the <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___f_u_n_c_t_i_o_n.html#gace3666cf38fecc7b2e0c57edebafb9b8" title="Function to get the DMA peripheral status. ">DMA_getStatus()</a> call. </p>

</div>
</div>
<a class="anchor" id="ga83dd0dc406a713a1a6584bc5ba51c804"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0e2fdfd61cd23dd47f3cd1a10472ecd6">DMA_XferType_e</a> <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga83dd0dc406a713a1a6584bc5ba51c804">DMA_XferType</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Transfer Type for a given channel. </p>
<p>Enum for DMA Transfer type for a given channel. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga941f166b0d2a64d45ff1dc276edf2925"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga941f166b0d2a64d45ff1dc276edf2925">DMA_AddrMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA addressing mode for a given transfer. </p>
<p>Enum for DMA addressing for a given transfer. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga941f166b0d2a64d45ff1dc276edf2925ab9155c1408cc3145a083071d490bd236"></a>DMA_AddrMode_Constant&#160;</td><td class="fielddoc">
<p>constant addressing mode: source and/or destination address do not change between each elemen transfer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga941f166b0d2a64d45ff1dc276edf2925a0de124f29567817247c30d3f512da2f3"></a>DMA_AddrMode_PostIncrement&#160;</td><td class="fielddoc">
<p>post increment addressing mode: source and/or destination address are post incremented by the source and/or destination element size after each element transfer </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga941f166b0d2a64d45ff1dc276edf2925a100535114b451345ddd02f3ecbc7aa24"></a>DMA_AddrMode_Indexed&#160;</td><td class="fielddoc">
<p>indexed addressing mode: source and/or destination address are post incremented as defined by the source and/or destination element and frame index offset parameters after each element and frame transfer respectively </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga64dee438666a386227ca0aa81e8e5d2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga64dee438666a386227ca0aa81e8e5d2e">DMA_ChPriority_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Priority Type. </p>
<p>Enum for DMA Channel Priority type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga64dee438666a386227ca0aa81e8e5d2ea0f82f8954fbbcc938cc20464c5e2a79b"></a>DMA_ChPriority_Low&#160;</td><td class="fielddoc">
<p>Channel assigned to high Priority </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga64dee438666a386227ca0aa81e8e5d2ea9f7e44c2734414af237ca7b40c558d6e"></a>DMA_ChPriority_High&#160;</td><td class="fielddoc">
<p>Channel assigned to low Priority </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga57dbd3133f4dde2f35641a8127cb4df5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga57dbd3133f4dde2f35641a8127cb4df5">DMA_ChTriggerType_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Channel Trigger Type. </p>
<p>Enum for DMA Channel Trigger type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga57dbd3133f4dde2f35641a8127cb4df5af40ccea527b13c14b643895e1553b502"></a>DMA_ChTriggerType_HW&#160;</td><td class="fielddoc">
<p>Channel Triggered via H/W </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga57dbd3133f4dde2f35641a8127cb4df5a64f3fbd61fa879097a1bc82744f783a6"></a>DMA_ChTriggerType_SW&#160;</td><td class="fielddoc">
<p>Channel Triggered via S/W </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gafa8219fc4ea1a178d95576d32b1e1bfd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gafa8219fc4ea1a178d95576d32b1e1bfd">DMA_DebugMode_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Debug Mode. </p>
<p>Enum for DMA Peripheral's behavior when it is entering suspend </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggafa8219fc4ea1a178d95576d32b1e1bfda4b09d95098bcbe6bbba7927db3fb62c2"></a>DMA_DebugMode_IgnoreSuspend&#160;</td><td class="fielddoc">
<p>Ignore the suspend. The DMA continues to be operational as in functional mode when debug mode is active </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafa8219fc4ea1a178d95576d32b1e1bfdafc4ad927b474a2fa5f5c7dc3bd546ee7"></a>DMA_DebugMode_FinishBlock&#160;</td><td class="fielddoc">
<p>Finish current block transfer and continue after suspend ends </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafa8219fc4ea1a178d95576d32b1e1bfdaf24a5ccff7b6f821e3ef47a5bbd5ff3f"></a>DMA_DebugMode_FinishFrame&#160;</td><td class="fielddoc">
<p>Finish current frame transfer and continue after suspend ends </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggafa8219fc4ea1a178d95576d32b1e1bfdae79fabd5f9d6958563aba8ceede37258"></a>DMA_DebugMode_Immediate&#160;</td><td class="fielddoc">
<p>Immediate stop at a DMA channel arbitration boundary </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gaa4163476bd43ad561403bd014660395d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gaa4163476bd43ad561403bd014660395d">DMA_ElemSize_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Transfer Type for a given channel. </p>
<p>Enum for DMA Transfer type for a given channel. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggaa4163476bd43ad561403bd014660395da4adda9e553d87d2b06a81afb698ca47c"></a>DMA_ElemSize_8bit&#160;</td><td class="fielddoc">
<p>element size is 8-bit data </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4163476bd43ad561403bd014660395dacb354596c69769cbe198dfc1e2aaf8f7"></a>DMA_ElemSize_16bit&#160;</td><td class="fielddoc">
<p>element size is 16-bit data </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4163476bd43ad561403bd014660395dacbabe0ae6830144d294bf2328ee83d18"></a>DMA_ElemSize_32bit&#160;</td><td class="fielddoc">
<p>element size is 32-bit data </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggaa4163476bd43ad561403bd014660395da9f10cf58c8076fac4c524b2b8073b225"></a>DMA_ElemSize_64bit&#160;</td><td class="fielddoc">
<p>element size is 64-bit data </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="gad7d97f7e1e315d04d30bd014c45a1aa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#gad7d97f7e1e315d04d30bd014c45a1aa4">DMA_IntType_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Interrupt Type. </p>
<p>Enum for DMA Interrupt type. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4a302ec7bd395ff2827f52879687db2e26"></a>DMA_IntType_FTC&#160;</td><td class="fielddoc">
<p>DMA Peripheral's FTC interrupt type </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4a1a138533571e2a62087cf9c9a4b79091"></a>DMA_IntType_LFS&#160;</td><td class="fielddoc">
<p>DMA Peripheral's LFS interrupt type </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4ad081312e0db9edef8bf5fcc82ad27f3e"></a>DMA_IntType_HBC&#160;</td><td class="fielddoc">
<p>DMA Peripheral's HBC interrupt type </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4a5bd7b55a1d4ef5b82f8228bfc1de9738"></a>DMA_IntType_BTC&#160;</td><td class="fielddoc">
<p>DMA Peripheral's BTC interrupt type </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4a1528d2a2b6a82c3602f64a1ff3e321ef"></a>DMA_IntType_BER&#160;</td><td class="fielddoc">
<p>DMA Peripheral's BER interrupt type </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="ggad7d97f7e1e315d04d30bd014c45a1aa4a8c1783d6bc2f7a0df94c0108b077dda9"></a>DMA_IntType_NUM&#160;</td><td class="fielddoc">
<p>DMA Peripheral's total number of interrupts </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga6f0cec6d06c13e7042c06bb8bcbd22db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga6f0cec6d06c13e7042c06bb8bcbd22db">DMA_PriScheme_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority Scheme. </p>
<p>Enum for DMA Peripheral's priority scheme for handling requests in its low pri and high pri queue.</p>
<p>Fixed Priority scheme</p><ul>
<li>lower the channel number, the higher its priority</li>
<li>A channel will be arbitrated out whenever there is a higher pending channel.</li>
<li>Otherwise a channel is completely serviced until its transfer count reaches zero before the next highest pending channel is serviced</li>
</ul>
<p>Rotation based Priority scheme</p><ul>
<li>round-robin scheme</li>
<li>Arbitration is performed when the FIFO is empty </li>
</ul>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga6f0cec6d06c13e7042c06bb8bcbd22dba2bfceab2a4c26887caea571ce9450a24"></a>DMA_PriScheme_Fixed&#160;</td><td class="fielddoc">
<p>Fixed - lower the channel number, the higher its priority </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga6f0cec6d06c13e7042c06bb8bcbd22dba157e772fab9a97b4199aa6ede219a9a2"></a>DMA_PriScheme_Rotation&#160;</td><td class="fielddoc">
<p>round-robin scheme - Arbitration is performed when the FIFO is empty. </p>
</td></tr>
</table>

</div>
</div>
<a class="anchor" id="ga0e2fdfd61cd23dd47f3cd1a10472ecd6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___d_m_a___d_r_i_v_e_r___e_x_t_e_r_n_a_l___d_a_t_a___s_t_r_u_c_t_u_r_e.html#ga0e2fdfd61cd23dd47f3cd1a10472ecd6">DMA_XferType_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Transfer Type for a given channel. </p>
<p>Enum for DMA Transfer type for a given channel. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a class="anchor" id="gga0e2fdfd61cd23dd47f3cd1a10472ecd6a129edc9b0054ab0f293a1271a75c48af"></a>DMA_XferType_Frame&#160;</td><td class="fielddoc">
<p>frame transfer: one DMA request (hw or sw) triggers one complete frame transfer (i.e. 'elemXferCnt' number of element transfers) </p>
</td></tr>
<tr><td class="fieldname"><a class="anchor" id="gga0e2fdfd61cd23dd47f3cd1a10472ecd6a016945f5242b229918a89f3f537dc4a1"></a>DMA_XferType_Block&#160;</td><td class="fielddoc">
<p>block transfer: one DMA request (hw or sw) triggers one complete block transfer (i.e. 'frameXferCnt' number of frame transfers) </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2018, Texas Instruments Incorporated</small>
</body>
</html>
