0.6
2019.1
May 24 2019
15:06:07
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.sim/sim_1/behav/xsim/glbl.v,1574894591,verilog,,,,glbl,,,,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sim_1/new/AM_condition_tb.sv,1575786527,systemVerilog,,,,AM_condition_tb,,,../../../../FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/8713/hdl;../../../../FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/ip/sine_wave/sim/sine_wave.v,1575786559,verilog,,,,sine_wave,,,../../../../FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/8713/hdl;../../../../FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_BP_Filter.sv,1574894595,systemVerilog,,C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_audio_condition.sv,,AM_BP_Filter,,,,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/AM_audio_condition.sv,1575787384,systemVerilog,,C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Local_Oscillator.sv,,AM_audio_condition,,,../../../../FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/8713/hdl;../../../../FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Local_Oscillator.sv,1574894595,systemVerilog,,C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Peak_detect_hold.sv,,Local_Oscillator,,,../../../../FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/8713/hdl;../../../../FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sources_1/new/Peak_detect_hold.sv,1574894595,systemVerilog,,C:/Users/Charles/Desktop/MIT/Fall 2019/6_111/FPGA SDR Final Project/FPGA_SDR/FPGA_SDR/FPGA_SDR_project/FPGA_SDR_project.srcs/sim_1/new/AM_condition_tb.sv,,Peak_detect_hold,,,../../../../FPGA_SDR_project.srcs/sources_1/bd/fft_mag/ipshared/8713/hdl;../../../../FPGA_SDR_project.srcs/sources_1/ip/clk_wiz_0,,,,,
