# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../I2C_implementation.srcs/sources_1/new/clock_divider_by_25.vhd" \
"../../../../I2C_implementation.srcs/sources_1/new/clock_quarter_divider.vhd" \
"../../../../I2C_implementation.srcs/sources_1/new/clock_divider_by_100.vhd" \
"../../../../I2C_implementation.srcs/sim_1/new/clock_divider_by_100_tb.vhd" \

# Do not sort compile order
nosort
