While Loop
##########

EndBlock
--------

:class:`pyVHDLParser.Blocks.Generic1.EndBlock`

ConditionBlock
--------------

