

================================================================
== Vitis HLS Report for 'fast_accel'
================================================================
* Date:           Fri Nov 11 19:46:19 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        FAST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 13 [1/1] (1.00ns)   --->   "%img_out_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_out"   --->   Operation 13 'read' 'img_out_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 14 [1/1] (1.00ns)   --->   "%threshold_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %threshold"   --->   Operation 14 'read' 'threshold_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 15 [1/1] (1.00ns)   --->   "%img_in_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %img_in"   --->   Operation 15 'read' 'img_in_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%IMG_V_0 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 16 'alloca' 'IMG_V_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%IMG_V_1 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 17 'alloca' 'IMG_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%IMG_V_2 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 18 'alloca' 'IMG_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%IMG_V_3 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 19 'alloca' 'IMG_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%IMG_V_4 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 20 'alloca' 'IMG_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%IMG_V_5 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 21 'alloca' 'IMG_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%IMG_V_6 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 22 'alloca' 'IMG_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%IMG_V_7 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 23 'alloca' 'IMG_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%IMG_V_8 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 24 'alloca' 'IMG_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%IMG_V_9 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 25 'alloca' 'IMG_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%IMG_V_10 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 26 'alloca' 'IMG_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%IMG_V_11 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 27 'alloca' 'IMG_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%IMG_V_12 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 28 'alloca' 'IMG_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%IMG_V_13 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 29 'alloca' 'IMG_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%IMG_V_14 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 30 'alloca' 'IMG_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%IMG_V_15 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 31 'alloca' 'IMG_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%IMG_V_16 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 32 'alloca' 'IMG_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%IMG_V_17 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 33 'alloca' 'IMG_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%IMG_V_18 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 34 'alloca' 'IMG_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%IMG_V_19 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 35 'alloca' 'IMG_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%IMG_V_20 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 36 'alloca' 'IMG_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%IMG_V_21 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 37 'alloca' 'IMG_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%IMG_V_22 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 38 'alloca' 'IMG_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%IMG_V_23 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 39 'alloca' 'IMG_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%IMG_V_24 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 40 'alloca' 'IMG_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%IMG_V_25 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 41 'alloca' 'IMG_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%IMG_V_26 = alloca i64 1" [FAST/solution1/fast.cpp:11]   --->   Operation 42 'alloca' 'IMG_V_26' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i8 %gmem, i64 %img_in_read" [FAST/solution1/fast.cpp:14]   --->   Operation 43 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 44 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 45 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 45 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 46 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 46 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 47 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 47 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 48 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 48 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 49 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 49 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 50 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem_addr, i32 16384" [FAST/solution1/fast.cpp:14]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fast_accel_Pipeline_VITIS_LOOP_14_1, i8 %gmem, i64 %img_in_read, i8 %IMG_V_0, i8 %IMG_V_1, i8 %IMG_V_2, i8 %IMG_V_3, i8 %IMG_V_4, i8 %IMG_V_5, i8 %IMG_V_6, i8 %IMG_V_7, i8 %IMG_V_8, i8 %IMG_V_9, i8 %IMG_V_10, i8 %IMG_V_11, i8 %IMG_V_12, i8 %IMG_V_13, i8 %IMG_V_14, i8 %IMG_V_15, i8 %IMG_V_16, i8 %IMG_V_17, i8 %IMG_V_18, i8 %IMG_V_19, i8 %IMG_V_20, i8 %IMG_V_21, i8 %IMG_V_22, i8 %IMG_V_23, i8 %IMG_V_24, i8 %IMG_V_25, i8 %IMG_V_26"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fast_accel_Pipeline_VITIS_LOOP_14_1, i8 %gmem, i64 %img_in_read, i8 %IMG_V_0, i8 %IMG_V_1, i8 %IMG_V_2, i8 %IMG_V_3, i8 %IMG_V_4, i8 %IMG_V_5, i8 %IMG_V_6, i8 %IMG_V_7, i8 %IMG_V_8, i8 %IMG_V_9, i8 %IMG_V_10, i8 %IMG_V_11, i8 %IMG_V_12, i8 %IMG_V_13, i8 %IMG_V_14, i8 %IMG_V_15, i8 %IMG_V_16, i8 %IMG_V_17, i8 %IMG_V_18, i8 %IMG_V_19, i8 %IMG_V_20, i8 %IMG_V_21, i8 %IMG_V_22, i8 %IMG_V_23, i8 %IMG_V_24, i8 %IMG_V_25, i8 %IMG_V_26"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.52>
ST_11 : Operation 53 [2/2] (3.52ns)   --->   "%call_ln0 = call void @fast_accel_Pipeline_VITIS_LOOP_19_2, i8 %gmem, i32 %threshold_read, i64 %img_out_read, i8 %IMG_V_0, i8 %IMG_V_1, i8 %IMG_V_2, i8 %IMG_V_3, i8 %IMG_V_4, i8 %IMG_V_5, i8 %IMG_V_6, i8 %IMG_V_7, i8 %IMG_V_8, i8 %IMG_V_9, i8 %IMG_V_10, i8 %IMG_V_11, i8 %IMG_V_12, i8 %IMG_V_13, i8 %IMG_V_14, i8 %IMG_V_15, i8 %IMG_V_16, i8 %IMG_V_17, i8 %IMG_V_18, i8 %IMG_V_19, i8 %IMG_V_20, i8 %IMG_V_21, i8 %IMG_V_22, i8 %IMG_V_23, i8 %IMG_V_24, i8 %IMG_V_25, i8 %IMG_V_26, i64 %img_in_read"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 3.52> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12"   --->   Operation 54 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 16384, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_in, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %threshold"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_8, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %threshold, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_9, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %img_out, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_6"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rows"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cols"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_4, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols, void @empty_7, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fast_accel_Pipeline_VITIS_LOOP_19_2, i8 %gmem, i32 %threshold_read, i64 %img_out_read, i8 %IMG_V_0, i8 %IMG_V_1, i8 %IMG_V_2, i8 %IMG_V_3, i8 %IMG_V_4, i8 %IMG_V_5, i8 %IMG_V_6, i8 %IMG_V_7, i8 %IMG_V_8, i8 %IMG_V_9, i8 %IMG_V_10, i8 %IMG_V_11, i8 %IMG_V_12, i8 %IMG_V_13, i8 %IMG_V_14, i8 %IMG_V_15, i8 %IMG_V_16, i8 %IMG_V_17, i8 %IMG_V_18, i8 %IMG_V_19, i8 %IMG_V_20, i8 %IMG_V_21, i8 %IMG_V_22, i8 %IMG_V_23, i8 %IMG_V_24, i8 %IMG_V_25, i8 %IMG_V_26, i64 %img_in_read"   --->   Operation 70 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [FAST/solution1/fast.cpp:59]   --->   Operation 71 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('img_out_read') on port 'img_out' [23]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr', FAST/solution1/fast.cpp:14) [53]  (0 ns)
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', FAST/solution1/fast.cpp:14) on port 'gmem' (FAST/solution1/fast.cpp:14) [54]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 0ns
The critical path consists of the following:

 <State 11>: 3.52ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'fast_accel_Pipeline_VITIS_LOOP_19_2' [56]  (3.52 ns)

 <State 12>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
