<ENTRY>
{
 "thisFile": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/FIR_hls.hlscompile_summary",
 "connectId": "",
 "serverToken": "",
 "timestamp": "0"
}
</ENTRY>
<ENTRY>
{
 "type": "ET_CmdStep",
 "dateTimestamp": "Mon Dec  2 16:15:54 2024",
 "timestampMillis": "1733184954754",
 "buildStep": {
  "cmdId": "dddd2a49-9da1-420f-bfb5-4c4548582cf1",
  "name": "v++",
  "logFile": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/logs/FIR_hls.steps.log",
  "commandLine": "/tools/Xilinx/Vitis/2024.2/bin/unwrapped/lnx64.o/v++  -c --mode hls --config /home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/hls_config.cfg --work_dir FIR_hls ",
  "args": [
   "-c",
   "--mode",
   "hls",
   "--config",
   "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/hls_config.cfg",
   "--work_dir",
   "FIR_hls"
  ],
  "iniFiles": [
   {
    "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/hls_config.cfg",
    "content": "part=xa7z030fbg484-1Q\n\n[hls]\nflow_target=vivado\npackage.output.format=ip_catalog\npackage.output.syn=false\ntb.file=/home/alex/Scratch/FPGA_FIR_Filter/src/main.cpp\nsyn.file=/home/alex/Scratch/FPGA_FIR_Filter/src/FIRFilter.cpp\nsyn.top=convolution"
   }
  ],
  "cwd": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Dec  2 16:15:54 2024",
 "timestampMillis": "1733184954754",
 "status": {
  "cmdId": "dddd2a49-9da1-420f-bfb5-4c4548582cf1",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_FlowMetaData",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958709",
 "buildSummary": {
  "hardwarePlatform": "",
  "hardwareDsa": "",
  "platformDirectory": "",
  "runtime": "",
  "systemConfig": "",
  "flow": "BF_COMPILE",
  "target": "TT_HW",
  "kernels": [
   {
    "base": {
     "type": "KERNEL",
     "name": "convolution",
     "file": "",
     "reports": [],
     "uuid": ""
    },
    "sources": [
     "/home/alex/Scratch/FPGA_FIR_Filter/src/FIRFilter.cpp"
    ],
    "psSources": [],
    "cuNames": [],
    "type": "HLS",
    "frequency": 0,
    "freqUnits": ""
   }
  ],
  "toolVersion": "2024.2"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_SubCmdStep",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958709",
 "buildStep": {
  "cmdId": "ca95c1cd-db8e-4488-ae8a-350e31d15e28",
  "name": "",
  "logFile": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls/hls.log",
  "commandLine": "",
  "args": [],
  "iniFiles": [],
  "cwd": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958710",
 "status": {
  "cmdId": "ca95c1cd-db8e-4488-ae8a-350e31d15e28",
  "state": "CS_RUNNING"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958710",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls/hls_data.json",
  "name": "",
  "fileType": "JSON",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958710",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls/syn/report/csynth.rpt",
  "name": "",
  "fileType": "TEXT",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:15:58 2024",
 "timestampMillis": "1733184958710",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls/syn/report/csynth.xml",
  "name": "",
  "fileType": "XML",
  "reportType": "HLS_SYNTHESIS",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968279",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_DATAFLOW",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968279",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_FUNCTION_CALL_GRAPH",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968279",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/hls",
  "name": "",
  "fileType": "DIR",
  "reportType": "HLS_SCHEDULE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968280",
 "status": {
  "cmdId": "ca95c1cd-db8e-4488-ae8a-350e31d15e28",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Status",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968417",
 "status": {
  "cmdId": "dddd2a49-9da1-420f-bfb5-4c4548582cf1",
  "state": "CS_PASSED"
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968443",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/reports/v++_compile_FIR_hls_guidance.html",
  "name": "",
  "fileType": "HTML",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
<ENTRY>
{
 "type": "ET_Report",
 "dateTimestamp": "Mon Dec  2 16:16:08 2024",
 "timestampMillis": "1733184968443",
 "report": {
  "path": "/home/alex/Scratch/FPGA_FIR_Filter/FIR_hls/FIR_hls/reports/.db/v++_compile_FIR_hls_guidance.pb3",
  "name": "",
  "fileType": "BINARY_PROTOBUF",
  "reportType": "GLOBAL_RULECHECK_GUIDANCE",
  "cmdId": ""
 }
}
</ENTRY>
