<annotationInfo>
<annotationInfo>
<item  id="12" filename="hls_divider/hls_divider.cpp" linenumber="6" name="div" contextFuncName="hls_divider" moduleName="hls_divider" rtlName="hls_divider_udiv_bkb_U1" latency="19" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGAJosieVivian\HLS_Divider"><\/item>
<item  id="13" filename="hls_divider/hls_divider.cpp" linenumber="7" name="tmp_2" contextFuncName="hls_divider" moduleName="hls_divider" rtlName="hls_divider_urem_cud_U2" latency="19" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGAJosieVivian\HLS_Divider"><\/item>
<item  id="14" filename="hls_divider/hls_divider.cpp" linenumber="6" name="r" contextFuncName="hls_divider" moduleName="hls_divider" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="C:\FPGAJosieVivian\HLS_Divider"><\/item>
<\/annotationInfo>
</annotationInfo>
