Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.37 secs
 
--> Reading design: MichaelsFPGAVision.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "MichaelsFPGAVision.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "MichaelsFPGAVision"
Output Format                      : NGC
Target Device                      : xc3s400-4-ft256

---- Source Options
Top Module Name                    : MichaelsFPGAVision
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
WARNING:HDLParsers:3607 - Unit work/CC8CE_MXILINX_MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/CC8CE_MXILINX_MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/FTCE_MXILINX_MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/FTCE_MXILINX_MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/CB2CE_MXILINX_MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/CB2CE_MXILINX_MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/CC16CE_MXILINX_MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/CC16CE_MXILINX_MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/FD4CE_MXILINX_MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/FD4CE_MXILINX_MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/MichaelsFPGAVision is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/MichaelsFPGAVision/BEHAVIORAL is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/MichaelsFPGAVision.vhf", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:HDLParsers:3607 - Unit work/BUS16TO1 is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS16TO1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO1.vhd".
WARNING:HDLParsers:3607 - Unit work/BUS16TO1/Behavioral is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS16TO1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO1.vhd".
WARNING:HDLParsers:3607 - Unit work/BUSTO4 is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS16TO4.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO4.vhd".
WARNING:HDLParsers:3607 - Unit work/BUSTO4/Behavioral is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS16TO4.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO4.vhd".
WARNING:HDLParsers:3607 - Unit work/BUS2TO1 is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS2TO1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS2TO1.vhd".
WARNING:HDLParsers:3607 - Unit work/BUS2TO1/Behavioral is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/BUS2TO1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS2TO1.vhd".
WARNING:HDLParsers:3607 - Unit work/demultiplexer_case is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/dmux4to1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/dmux4to1.vhd".
WARNING:HDLParsers:3607 - Unit work/demultiplexer_case/demultiplexer_case_arc is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/dmux4to1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/dmux4to1.vhd".
WARNING:HDLParsers:3607 - Unit work/hex_display is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/HexDriver.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/HexDriver.vhd".
WARNING:HDLParsers:3607 - Unit work/hex_display/behavioral is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/HexDriver.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/HexDriver.vhd".
WARNING:HDLParsers:3607 - Unit work/mux4to1 is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/mux4to1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/mux4to1.vhd".
WARNING:HDLParsers:3607 - Unit work/mux4to1/behavioral is now defined in a different file.  It was defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount/mux4to1.vhd", and is now defined in "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/mux4to1.vhd".
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO1.vhd" in Library work.
Architecture behavioral of Entity bus16to1 is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/HexDriver.vhd" in Library work.
Architecture behavioral of Entity hex_display is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/mux4to1.vhd" in Library work.
Architecture behavioral of Entity mux4to1 is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS2TO1.vhd" in Library work.
Architecture behavioral of Entity bus2to1 is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/dmux4to1.vhd" in Library work.
Architecture demultiplexer_case_arc of Entity demultiplexer_case is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO4.vhd" in Library work.
Architecture behavioral of Entity busto4 is up to date.
Compiling vhdl file "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" in Library work.
Entity <OR8_MXILINX_MichaelsFPGAVision> compiled.
Entity <OR8_MXILINX_MichaelsFPGAVision> (Architecture <BEHAVIORAL>) compiled.
Entity <COMPM16_MXILINX_MichaelsFPGAVision> compiled.
Entity <COMPM16_MXILINX_MichaelsFPGAVision> (Architecture <BEHAVIORAL>) compiled.
Entity <cc8ce_mxilinx_michaelsfpgavision> compiled.
Entity <cc8ce_mxilinx_michaelsfpgavision> (Architecture <behavioral>) compiled.
Entity <ftce_mxilinx_michaelsfpgavision> compiled.
Entity <ftce_mxilinx_michaelsfpgavision> (Architecture <behavioral>) compiled.
Entity <cb2ce_mxilinx_michaelsfpgavision> compiled.
Entity <cb2ce_mxilinx_michaelsfpgavision> (Architecture <behavioral>) compiled.
Entity <cc16ce_mxilinx_michaelsfpgavision> compiled.
Entity <cc16ce_mxilinx_michaelsfpgavision> (Architecture <behavioral>) compiled.
Entity <fd4ce_mxilinx_michaelsfpgavision> compiled.
Entity <fd4ce_mxilinx_michaelsfpgavision> (Architecture <behavioral>) compiled.
Entity <michaelsfpgavision> compiled.
Entity <michaelsfpgavision> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <MichaelsFPGAVision> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CC16CE_MXILINX_MichaelsFPGAVision> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CB2CE_MXILINX_MichaelsFPGAVision> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <FD4CE_MXILINX_MichaelsFPGAVision> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BUS16TO1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <hex_display> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mux4to1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <BUS2TO1> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <demultiplexer_case> in library <work> (architecture <demultiplexer_case_arc>).

Analyzing hierarchy for entity <BUSTO4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <CC8CE_MXILINX_MichaelsFPGAVision> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <COMPM16_MXILINX_MichaelsFPGAVision> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <FTCE_MXILINX_MichaelsFPGAVision> in library <work> (architecture <behavioral>) with generics.
	INIT = '0'

Analyzing hierarchy for entity <OR8_MXILINX_MichaelsFPGAVision> in library <work> (architecture <BEHAVIORAL>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 1936: Unconnected output port 'CEO' of component 'CC16CE_MXILINX_MichaelsFPGAVision'.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 1936: Unconnected output port 'TC' of component 'CC16CE_MXILINX_MichaelsFPGAVision'.
    Set user-defined property "HU_SET =  XLXI_5_8" for instance <XLXI_5> in unit <MichaelsFPGAVision>.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 1948: Unconnected output port 'CEO' of component 'CB2CE_MXILINX_MichaelsFPGAVision'.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 1948: Unconnected output port 'TC' of component 'CB2CE_MXILINX_MichaelsFPGAVision'.
    Set user-defined property "HU_SET =  XLXI_12_9" for instance <XLXI_12> in unit <MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  XLXI_15_4" for instance <XLXI_15> in unit <MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  XLXI_16_5" for instance <XLXI_16> in unit <MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  XLXI_17_6" for instance <XLXI_17> in unit <MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  XLXI_24_7" for instance <XLXI_24> in unit <MichaelsFPGAVision>.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2099: Unconnected output port 'CEO' of component 'CB2CE_MXILINX_MichaelsFPGAVision'.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2099: Unconnected output port 'TC' of component 'CB2CE_MXILINX_MichaelsFPGAVision'.
    Set user-defined property "HU_SET =  XLXI_128_10" for instance <XLXI_128> in unit <MichaelsFPGAVision>.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2133: Unconnected output port 'CEO' of component 'CC8CE_MXILINX_MichaelsFPGAVision'.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2133: Unconnected output port 'Q' of component 'CC8CE_MXILINX_MichaelsFPGAVision'.
    Set user-defined property "HU_SET =  XLXI_138_11" for instance <XLXI_138> in unit <MichaelsFPGAVision>.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2147: Unconnected output port 'CEO' of component 'CC8CE_MXILINX_MichaelsFPGAVision'.
WARNING:Xst:753 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf" line 2147: Unconnected output port 'Q' of component 'CC8CE_MXILINX_MichaelsFPGAVision'.
    Set user-defined property "HU_SET =  XLXI_149_12" for instance <XLXI_149> in unit <MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  XLXI_152_13" for instance <XLXI_152> in unit <MichaelsFPGAVision>.
Entity <MichaelsFPGAVision> analyzed. Unit <MichaelsFPGAVision> generated.

Analyzing Entity <CC16CE_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1095> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1101> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1102> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1104> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1113> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1114> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1116> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_1118> in unit <CC16CE_MXILINX_MichaelsFPGAVision>.
Entity <CC16CE_MXILINX_MichaelsFPGAVision> analyzed. Unit <CC16CE_MXILINX_MichaelsFPGAVision> generated.

Analyzing Entity <CB2CE_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
    Set user-defined property "HU_SET =  I_Q0_2" for instance <I_Q0> in unit <CB2CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  I_Q1_3" for instance <I_Q1> in unit <CB2CE_MXILINX_MichaelsFPGAVision>.
Entity <CB2CE_MXILINX_MichaelsFPGAVision> analyzed. Unit <CB2CE_MXILINX_MichaelsFPGAVision> generated.

Analyzing generic Entity <FTCE_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
	INIT = '0'
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <FTCE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <FTCE_MXILINX_MichaelsFPGAVision>.
Entity <FTCE_MXILINX_MichaelsFPGAVision> analyzed. Unit <FTCE_MXILINX_MichaelsFPGAVision> generated.

Analyzing Entity <FD4CE_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
    Set user-defined property "INIT =  0" for instance <I_Q0> in unit <FD4CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_Q1> in unit <FD4CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_Q2> in unit <FD4CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_Q3> in unit <FD4CE_MXILINX_MichaelsFPGAVision>.
Entity <FD4CE_MXILINX_MichaelsFPGAVision> analyzed. Unit <FD4CE_MXILINX_MichaelsFPGAVision> generated.

Analyzing Entity <BUS16TO1> in library <work> (Architecture <behavioral>).
Entity <BUS16TO1> analyzed. Unit <BUS16TO1> generated.

Analyzing Entity <hex_display> in library <work> (Architecture <behavioral>).
Entity <hex_display> analyzed. Unit <hex_display> generated.

Analyzing Entity <mux4to1> in library <work> (Architecture <behavioral>).
Entity <mux4to1> analyzed. Unit <mux4to1> generated.

Analyzing Entity <BUS2TO1> in library <work> (Architecture <behavioral>).
Entity <BUS2TO1> analyzed. Unit <BUS2TO1> generated.

Analyzing Entity <demultiplexer_case> in library <work> (Architecture <demultiplexer_case_arc>).
INFO:Xst:1561 - "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/dmux4to1.vhd" line 39: Mux is complete : default of case is discarded
Entity <demultiplexer_case> analyzed. Unit <demultiplexer_case> generated.

Analyzing Entity <BUSTO4> in library <work> (Architecture <behavioral>).
Entity <BUSTO4> analyzed. Unit <BUSTO4> generated.

Analyzing Entity <CC8CE_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <behavioral>).
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_4> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_26> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_35> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_35> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_36> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_36> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_224> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_224> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_233> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_237> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_237> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_246> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_250> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_250> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_259> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_263> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_263> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y2" for instance <I_36_272> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_276> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_276> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_285> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "INIT =  0" for instance <I_36_289> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_289> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y3" for instance <I_36_298> in unit <CC8CE_MXILINX_MichaelsFPGAVision>.
Entity <CC8CE_MXILINX_MichaelsFPGAVision> analyzed. Unit <CC8CE_MXILINX_MichaelsFPGAVision> generated.

Analyzing Entity <COMPM16_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "HU_SET =  I_36_124_1" for instance <I_36_124> in unit <COMPM16_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "HU_SET =  I_36_125_0" for instance <I_36_125> in unit <COMPM16_MXILINX_MichaelsFPGAVision>.
Entity <COMPM16_MXILINX_MichaelsFPGAVision> analyzed. Unit <COMPM16_MXILINX_MichaelsFPGAVision> generated.

Analyzing Entity <OR8_MXILINX_MichaelsFPGAVision> in library <work> (Architecture <BEHAVIORAL>).
    Set user-defined property "RLOC =  X0Y1" for instance <I_36_91> in unit <OR8_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_116> in unit <OR8_MXILINX_MichaelsFPGAVision>.
    Set user-defined property "RLOC =  X0Y0" for instance <I_36_117> in unit <OR8_MXILINX_MichaelsFPGAVision>.
Entity <OR8_MXILINX_MichaelsFPGAVision> analyzed. Unit <OR8_MXILINX_MichaelsFPGAVision> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <BUS16TO1>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO1.vhd".
Unit <BUS16TO1> synthesized.


Synthesizing Unit <hex_display>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/HexDriver.vhd".
Unit <hex_display> synthesized.


Synthesizing Unit <mux4to1>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/mux4to1.vhd".
    Found 4-bit 4-to-1 multiplexer for signal <O>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <mux4to1> synthesized.


Synthesizing Unit <BUS2TO1>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS2TO1.vhd".
Unit <BUS2TO1> synthesized.


Synthesizing Unit <demultiplexer_case>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/dmux4to1.vhd".
    Found 4x4-bit ROM for signal <sel$rom0000>.
    Summary:
	inferred   1 ROM(s).
Unit <demultiplexer_case> synthesized.


Synthesizing Unit <BUSTO4>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/BUS16TO4.vhd".
Unit <BUSTO4> synthesized.


Synthesizing Unit <CC16CE_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <CC16CE_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <FD4CE_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <FD4CE_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <CC8CE_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <CC8CE_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <FTCE_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <FTCE_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <OR8_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:Xst:653 - Signal <dummy> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <OR8_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <CB2CE_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <CB2CE_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <COMPM16_MXILINX_MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
Unit <COMPM16_MXILINX_MichaelsFPGAVision> synthesized.


Synthesizing Unit <MichaelsFPGAVision>.
    Related source file is "C:/Users/lab/Documents/GitHub/single-photon-vision/FPGA/FPGAcount_troubleshooting2/MichaelsFPGAVision.vhf".
WARNING:Xst:653 - Signal <XLXI_24_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_17_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_16_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <XLXI_15_CLR_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <MichaelsFPGAVision> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 4x4-bit ROM                                           : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Multiplexers                                         : 1
 4-bit 4-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <MichaelsFPGAVision> ...

Optimizing unit <CC16CE_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <FD4CE_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <CC8CE_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <FTCE_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <OR8_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <CB2CE_MXILINX_MichaelsFPGAVision> ...

Optimizing unit <COMPM16_MXILINX_MichaelsFPGAVision> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block MichaelsFPGAVision, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 52
 Flip-Flops                                            : 52

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : MichaelsFPGAVision.ngr
Top Level Output File Name         : MichaelsFPGAVision
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 22

Cell Usage :
# BELS                             : 234
#      AND2                        : 13
#      AND2B1                      : 18
#      AND2B2                      : 1
#      AND3                        : 7
#      AND3B1                      : 16
#      AND4                        : 5
#      AND5                        : 2
#      GND                         : 6
#      INV                         : 6
#      LUT1                        : 32
#      LUT2                        : 4
#      LUT3                        : 8
#      LUT4                        : 7
#      MUXCY                       : 3
#      MUXCY_L                     : 29
#      MUXF5                       : 4
#      OR2                         : 19
#      OR4                         : 4
#      VCC                         : 6
#      XNOR2                       : 8
#      XOR2                        : 4
#      XORCY                       : 32
# FlipFlops/Latches                : 52
#      FDCE                        : 52
# Clock Buffers                    : 3
#      BUFGP                       : 3
# IO Buffers                       : 19
#      IBUF                        : 5
#      OBUF                        : 14
# Logical                          : 8
#      NOR2                        : 8
# Others                           : 6
#      FMAP                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400ft256-4 

 Number of Slices:                       29  out of   3584     0%  
 Number of Slice Flip Flops:             52  out of   7168     0%  
 Number of 4 input LUTs:                 57  out of   7168     0%  
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    173    12%  
 Number of GCLKs:                         3  out of      8    37%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)         | Load  |
-----------------------------------+-------------------------------+-------+
PULSES                             | BUFGP                         | 16    |
LOAD4(XLXI_68:O)                   | NONE(*)(XLXI_24/I_Q0)         | 4     |
LOAD3(XLXI_71:O)                   | NONE(*)(XLXI_17/I_Q0)         | 4     |
LOAD2(XLXI_70:O)                   | NONE(*)(XLXI_16/I_Q0)         | 4     |
LOAD1(XLXI_69:O)                   | NONE(*)(XLXI_15/I_Q0)         | 4     |
CLKIN                              | BUFGP                         | 8     |
XLXI_149/TC(XLXI_149/XLXI_1:O)     | NONE(*)(XLXI_138/I_36_35)     | 8     |
XLXI_138/TC(XLXI_138/XLXI_1:O)     | NONE(*)(XLXI_128/I_Q1/I_36_35)| 2     |
LOAD                               | BUFGP                         | 2     |
-----------------------------------+-------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+---------------------------+-------+
Control Signal                     | Buffer(FF name)           | Load  |
-----------------------------------+---------------------------+-------+
XLXN_200(XLXI_151:G)               | NONE(XLXI_12/I_Q0/I_36_35)| 36    |
XLXN_7(XLXI_8:O)                   | NONE(XLXI_5/I_36_1095)    | 16    |
-----------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.030ns (Maximum Frequency: 198.807MHz)
   Minimum input arrival time before clock: 2.873ns
   Maximum output required time after clock: 25.712ns
   Maximum combinational path delay: 10.695ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'PULSES'
  Clock period: 5.030ns (frequency: 198.807MHz)
  Total number of paths / destination ports: 136 / 16
-------------------------------------------------------------------------
Delay:               5.030ns (Levels of Logic = 17)
  Source:            XLXI_5/I_36_36 (FF)
  Destination:       XLXI_5/I_36_1113 (FF)
  Source Clock:      PULSES rising
  Destination Clock: PULSES rising

  Data Path: XLXI_5/I_36_36 to XLXI_5/I_36_1113
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             4   0.720   1.256  I_36_36 (Q<0>)
     LUT1:I0->O            1   0.551   0.000  I_36_4_rt (I_36_4_rt)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_4 (C1)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_26 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_233 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_246 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_259 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_272 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_285 (C7)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_298 (C8)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1147 (C9)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1146 (C10)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1145 (C11)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1144 (C12)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1143 (C13)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1142 (C14)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_1141 (C15)
     XORCY:CI->O           1   0.904   0.000  I_36_1112 (TQ15)
     FDCE:D                    0.203          I_36_1113
    ----------------------------------------
    Total                      5.030ns (3.774ns logic, 1.256ns route)
                                       (75.0% logic, 25.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKIN'
  Clock period: 4.402ns (frequency: 227.169MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               4.402ns (Levels of Logic = 9)
  Source:            XLXI_149/I_36_36 (FF)
  Destination:       XLXI_149/I_36_289 (FF)
  Source Clock:      CLKIN rising
  Destination Clock: CLKIN rising

  Data Path: XLXI_149/I_36_36 to XLXI_149/I_36_289
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   1.140  I_36_36 (Q<0>)
     LUT1:I0->O            1   0.551   0.000  I_36_4_rt (I_36_4_rt)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_4 (C1)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_26 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_233 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_246 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_259 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_272 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_285 (C7)
     XORCY:CI->O           1   0.904   0.000  I_36_291 (TQ7)
     FDCE:D                    0.203          I_36_289
    ----------------------------------------
    Total                      4.402ns (3.262ns logic, 1.140ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_149/TC'
  Clock period: 4.402ns (frequency: 227.169MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               4.402ns (Levels of Logic = 9)
  Source:            XLXI_138/I_36_36 (FF)
  Destination:       XLXI_138/I_36_289 (FF)
  Source Clock:      XLXI_149/TC rising
  Destination Clock: XLXI_149/TC rising

  Data Path: XLXI_138/I_36_36 to XLXI_138/I_36_289
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.720   1.140  I_36_36 (Q<0>)
     LUT1:I0->O            1   0.551   0.000  I_36_4_rt (I_36_4_rt)
     MUXCY_L:S->LO         1   0.500   0.000  I_36_4 (C1)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_26 (C2)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_233 (C3)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_246 (C4)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_259 (C5)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_272 (C6)
     MUXCY_L:CI->LO        1   0.064   0.000  I_36_285 (C7)
     XORCY:CI->O           1   0.904   0.000  I_36_291 (TQ7)
     FDCE:D                    0.203          I_36_289
    ----------------------------------------
    Total                      4.402ns (3.262ns logic, 1.140ns route)
                                       (74.1% logic, 25.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_138/TC'
  Clock period: 3.463ns (frequency: 288.767MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.463ns (Levels of Logic = 2)
  Source:            XLXI_128/I_Q0/I_36_35 (FF)
  Destination:       XLXI_128/I_Q1/I_36_35 (FF)
  Source Clock:      XLXI_138/TC rising
  Destination Clock: XLXI_138/TC rising

  Data Path: XLXI_128/I_Q0/I_36_35 to XLXI_128/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.720   1.188  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.551   0.801  I_36_32 (TQ)
     FDCE:D                    0.203          I_36_35
    ----------------------------------------
    Total                      3.463ns (1.474ns logic, 1.989ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LOAD'
  Clock period: 3.341ns (frequency: 299.312MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               3.341ns (Levels of Logic = 2)
  Source:            XLXI_12/I_Q0/I_36_35 (FF)
  Destination:       XLXI_12/I_Q1/I_36_35 (FF)
  Source Clock:      LOAD rising
  Destination Clock: LOAD rising

  Data Path: XLXI_12/I_Q0/I_36_35 to XLXI_12/I_Q1/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             7   0.720   1.066  I_36_35 (Q)
     end scope: 'I_Q0'
     begin scope: 'I_Q1'
     XOR2:I0->O            1   0.551   0.801  I_36_32 (TQ)
     FDCE:D                    0.203          I_36_35
    ----------------------------------------
    Total                      3.341ns (1.474ns logic, 1.867ns route)
                                       (44.1% logic, 55.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PULSES'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.873ns (Levels of Logic = 2)
  Source:            LABVIEW (PAD)
  Destination:       XLXI_5/I_36_35 (FF)
  Destination Clock: PULSES rising

  Data Path: LABVIEW to XLXI_5/I_36_35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.821   1.450  LABVIEW_IBUF (LABVIEW_IBUF)
     begin scope: 'XLXI_5'
     FDCE:CE                   0.602          I_36_35
    ----------------------------------------
    Total                      2.873ns (1.423ns logic, 1.450ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD4'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 2)
  Source:            D0 (PAD)
  Destination:       XLXI_24/I_Q0 (FF)
  Destination Clock: LOAD4 rising

  Data Path: D0 to XLXI_24/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  D0_IBUF (D0_IBUF)
     begin scope: 'XLXI_24'
     FDCE:D                    0.203          I_Q0
    ----------------------------------------
    Total                      1.941ns (1.024ns logic, 0.917ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 2)
  Source:            D0 (PAD)
  Destination:       XLXI_17/I_Q0 (FF)
  Destination Clock: LOAD3 rising

  Data Path: D0 to XLXI_17/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  D0_IBUF (D0_IBUF)
     begin scope: 'XLXI_17'
     FDCE:D                    0.203          I_Q0
    ----------------------------------------
    Total                      1.941ns (1.024ns logic, 0.917ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 2)
  Source:            D0 (PAD)
  Destination:       XLXI_16/I_Q0 (FF)
  Destination Clock: LOAD2 rising

  Data Path: D0 to XLXI_16/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  D0_IBUF (D0_IBUF)
     begin scope: 'XLXI_16'
     FDCE:D                    0.203          I_Q0
    ----------------------------------------
    Total                      1.941ns (1.024ns logic, 0.917ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'LOAD1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.941ns (Levels of Logic = 2)
  Source:            D0 (PAD)
  Destination:       XLXI_15/I_Q0 (FF)
  Destination Clock: LOAD1 rising

  Data Path: D0 to XLXI_15/I_Q0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.821   0.917  D0_IBUF (D0_IBUF)
     begin scope: 'XLXI_15'
     FDCE:D                    0.203          I_Q0
    ----------------------------------------
    Total                      1.941ns (1.024ns logic, 0.917ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_138/TC'
  Total number of paths / destination ports: 92 / 11
-------------------------------------------------------------------------
Offset:              11.559ns (Levels of Logic = 5)
  Source:            XLXI_128/I_Q0/I_36_35 (FF)
  Destination:       HexOut<7> (PAD)
  Source Clock:      XLXI_138/TC rising

  Data Path: XLXI_128/I_Q0/I_36_35 to HexOut<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            15   0.720   1.527  I_36_35 (Q)
     end scope: 'I_Q0'
     end scope: 'XLXI_128'
     LUT3:I0->O            1   0.551   0.000  XLXI_118/Mmux_O_3 (XLXI_118/Mmux_O_3)
     MUXF5:I1->O           7   0.360   1.405  XLXI_118/Mmux_O_2_f5 (XLXN_158<0>)
     LUT4:I0->O            1   0.551   0.801  XLXI_108/segs<4>1 (HexOut_4_OBUF)
     OBUF:I->O                 5.644          HexOut_4_OBUF (HexOut<4>)
    ----------------------------------------
    Total                     11.559ns (7.826ns logic, 3.733ns route)
                                       (67.7% logic, 32.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LOAD4'
  Total number of paths / destination ports: 504 / 2
-------------------------------------------------------------------------
Offset:              25.698ns (Levels of Logic = 17)
  Source:            XLXI_24/I_Q3 (FF)
  Destination:       LabVIEWOUT (PAD)
  Source Clock:      LOAD4 rising

  Data Path: XLXI_24/I_Q3 to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  I_Q3 (Q3)
     end scope: 'XLXI_24'
     begin scope: 'XLXI_152'
     XNOR2:I1->O           2   0.551   0.877  I_36_75 (EQ_15)
     AND3B1:I1->O          1   0.551   0.801  I_36_71 (LE14_15)
     OR2:I1->O             2   0.551   0.877  I_36_66 (LTH)
     NOR2:I1->O            7   0.551   1.066  I_36_79 (EQ14_15)
     AND4:I0->O            8   0.551   1.083  I_36_162 (EQ8_15)
     AND2:I1->O            1   0.551   0.801  I_36_23 (GTD)
     begin scope: 'I_36_125'
     OR4:I0->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             2   0.551   0.877  I_36_94 (O_DUMMY)
     end scope: 'I_36_125'
     end scope: 'XLXI_152'
     NOR2:I1->O            1   0.551   0.801  XLXI_153 (XLXN_220)
     OR2:I0->O             1   0.551   0.801  XLXI_154 (XLXN_223)
     INV:I->O              1   0.551   0.801  XLXI_102 (XLXN_141)
     AND2:I0->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     25.698ns (13.527ns logic, 12.171ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PULSES'
  Total number of paths / destination ports: 1264 / 9
-------------------------------------------------------------------------
Offset:              25.712ns (Levels of Logic = 17)
  Source:            XLXI_5/I_36_1113 (FF)
  Destination:       LabVIEWOUT (PAD)
  Source Clock:      PULSES rising

  Data Path: XLXI_5/I_36_1113 to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.720   0.921  I_36_1113 (Q<15>)
     end scope: 'XLXI_5'
     begin scope: 'XLXI_152'
     XNOR2:I0->O           2   0.551   0.877  I_36_75 (EQ_15)
     AND3B1:I1->O          1   0.551   0.801  I_36_71 (LE14_15)
     OR2:I1->O             2   0.551   0.877  I_36_66 (LTH)
     NOR2:I1->O            7   0.551   1.066  I_36_79 (EQ14_15)
     AND4:I0->O            8   0.551   1.083  I_36_162 (EQ8_15)
     AND2:I1->O            1   0.551   0.801  I_36_23 (GTD)
     begin scope: 'I_36_125'
     OR4:I0->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             2   0.551   0.877  I_36_94 (O_DUMMY)
     end scope: 'I_36_125'
     end scope: 'XLXI_152'
     NOR2:I1->O            1   0.551   0.801  XLXI_153 (XLXN_220)
     OR2:I0->O             1   0.551   0.801  XLXI_154 (XLXN_223)
     INV:I->O              1   0.551   0.801  XLXI_102 (XLXN_141)
     AND2:I0->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     25.712ns (13.527ns logic, 12.185ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LOAD3'
  Total number of paths / destination ports: 360 / 2
-------------------------------------------------------------------------
Offset:              25.539ns (Levels of Logic = 17)
  Source:            XLXI_17/I_Q3 (FF)
  Destination:       LabVIEWOUT (PAD)
  Source Clock:      LOAD3 rising

  Data Path: XLXI_17/I_Q3 to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  I_Q3 (Q3)
     end scope: 'XLXI_17'
     begin scope: 'XLXI_152'
     XNOR2:I1->O           2   0.551   0.877  I_36_84 (EQ_11)
     AND3B1:I1->O          1   0.551   0.801  I_36_87 (GE10_11)
     OR2:I1->O             2   0.551   0.877  I_36_92 (GT10_11)
     NOR2:I0->O            3   0.551   0.907  I_36_59 (EQ10_11)
     AND4:I2->O            8   0.551   1.083  I_36_162 (EQ8_15)
     AND2:I1->O            1   0.551   0.801  I_36_23 (GTD)
     begin scope: 'I_36_125'
     OR4:I0->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             2   0.551   0.877  I_36_94 (O_DUMMY)
     end scope: 'I_36_125'
     end scope: 'XLXI_152'
     NOR2:I1->O            1   0.551   0.801  XLXI_153 (XLXN_220)
     OR2:I0->O             1   0.551   0.801  XLXI_154 (XLXN_223)
     INV:I->O              1   0.551   0.801  XLXI_102 (XLXN_141)
     AND2:I0->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     25.539ns (13.527ns logic, 12.012ns route)
                                       (53.0% logic, 47.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LOAD2'
  Total number of paths / destination ports: 216 / 2
-------------------------------------------------------------------------
Offset:              24.001ns (Levels of Logic = 16)
  Source:            XLXI_16/I_Q3 (FF)
  Destination:       LabVIEWOUT (PAD)
  Source Clock:      LOAD2 rising

  Data Path: XLXI_16/I_Q3 to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  I_Q3 (Q3)
     end scope: 'XLXI_16'
     begin scope: 'XLXI_152'
     XNOR2:I1->O           2   0.551   0.877  I_36_12 (EQ_7)
     AND3B1:I1->O          1   0.551   0.801  I_36_13 (GE6_7)
     OR2:I1->O             2   0.551   0.877  I_36_15 (GT6_7)
     NOR2:I0->O            6   0.551   1.003  I_36_10 (EQ6_7)
     AND4:I2->O            1   0.551   0.801  I_36_24 (GTB)
     begin scope: 'I_36_125'
     OR4:I2->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             2   0.551   0.877  I_36_94 (O_DUMMY)
     end scope: 'I_36_125'
     end scope: 'XLXI_152'
     NOR2:I1->O            1   0.551   0.801  XLXI_153 (XLXN_220)
     OR2:I0->O             1   0.551   0.801  XLXI_154 (XLXN_223)
     INV:I->O              1   0.551   0.801  XLXI_102 (XLXN_141)
     AND2:I0->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     24.001ns (12.976ns logic, 11.025ns route)
                                       (54.1% logic, 45.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LOAD1'
  Total number of paths / destination ports: 72 / 2
-------------------------------------------------------------------------
Offset:              23.875ns (Levels of Logic = 16)
  Source:            XLXI_15/I_Q3 (FF)
  Destination:       LabVIEWOUT (PAD)
  Source Clock:      LOAD1 rising

  Data Path: XLXI_15/I_Q3 to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.720   0.907  I_Q3 (Q3)
     end scope: 'XLXI_15'
     begin scope: 'XLXI_152'
     XNOR2:I1->O           2   0.551   0.877  I_36_38 (EQ_3)
     AND3B1:I1->O          1   0.551   0.801  I_36_40 (GE2_3)
     OR2:I1->O             2   0.551   0.877  I_36_43 (GT2_3)
     NOR2:I0->O            2   0.551   0.877  I_36_35 (EQ2_3)
     AND5:I1->O            1   0.551   0.801  I_36_55 (GTA)
     begin scope: 'I_36_125'
     OR4:I3->O             1   0.551   0.801  I_36_112 (S0)
     OR2:I0->O             2   0.551   0.877  I_36_94 (O_DUMMY)
     end scope: 'I_36_125'
     end scope: 'XLXI_152'
     NOR2:I1->O            1   0.551   0.801  XLXI_153 (XLXN_220)
     OR2:I0->O             1   0.551   0.801  XLXI_154 (XLXN_223)
     INV:I->O              1   0.551   0.801  XLXI_102 (XLXN_141)
     AND2:I0->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     23.875ns (12.976ns logic, 10.899ns route)
                                       (54.3% logic, 45.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               10.695ns (Levels of Logic = 4)
  Source:            LABVIEW (PAD)
  Destination:       LabVIEWOUT (PAD)

  Data Path: LABVIEW to LabVIEWOUT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            19   0.821   1.450  LABVIEW_IBUF (LABVIEW_IBUF)
     AND2:I1->O            2   0.551   0.877  XLXI_90 (LASER_OBUF)
     INV:I->O              1   0.551   0.801  XLXI_103 (LabVIEWOUT_OBUF)
     OBUF:I->O                 5.644          LabVIEWOUT_OBUF (LabVIEWOUT)
    ----------------------------------------
    Total                     10.695ns (7.567ns logic, 3.128ns route)
                                       (70.8% logic, 29.2% route)

=========================================================================


Total REAL time to Xst completion: 10.00 secs
Total CPU time to Xst completion: 9.58 secs
 
--> 

Total memory usage is 273044 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   39 (   0 filtered)
Number of infos    :    2 (   0 filtered)

