HelpInfo,D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,D:\Programme\LiberoSoCv12.6\SynplifyPro\bin\assistant
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||sb.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/65||std1164.vhd(888);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/888
Implementation;Synthesis||CD630||@N: Synthesizing work.sb.rtl.||sb.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/66||sb.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.synchronizer.architecture_synchronizer.||sb.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/67||Synchronizer.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/10
Implementation;Synthesis||CD638||@W:Signal test is undriven. Either assign the signal a value or remove the signal declaration.||sb.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/68||Synchronizer.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/29
Implementation;Synthesis||CD630||@N: Synthesizing work.stamp.architecture_stamp.||sb.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/71||STAMP.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/31
Implementation;Synthesis||CD231||@N: Using onehot encoding for type component_state_t. For example, enumeration fsm_idle is mapped to "100000".||sb.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/72||STAMP.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/72
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spi_request_for_t.||sb.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/73||STAMP.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/75
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/74||STAMP.vhd(426);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/426
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.logic.||sb.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/75||spi_master.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type machine.||sb.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/76||spi_master.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/79||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb.rtl.||sb.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/101||sb_sb.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||sb.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/102||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_mss.rtl.||sb.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/104||sb_sb_MSS.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.inbuf.syn_black_box.||sb.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/105||smartfusion2.vhd(403);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/403
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.tribuff.syn_black_box.||sb.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/107||smartfusion2.vhd(423);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/423
Implementation;Synthesis||CD630||@N: Synthesizing work.mss_010.def_arch.||sb.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/109||sb_sb_MSS_syn.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb_MSS\sb_sb_MSS_syn.vhd'/linenumber/10
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_fabosc_0_osc.def_arch.||sb.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/113||sb_sb_FABOSC_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||sb.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/114||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||sb.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/116||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz_fab.def_arch.||sb.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/118||osc_comps.vhd(79);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/79
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||sb.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/122||sb_sb_FABOSC_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||sb.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/123||sb_sb_FABOSC_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||sb.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/124||sb_sb_FABOSC_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||sb.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/125||sb_sb_FABOSC_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CD630||@N: Synthesizing work.coreresetp.rtl.||sb.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/126||coreresetp.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/27
Implementation;Synthesis||CD434||@W:Signal soft_ext_reset_out in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/127||coreresetp.vhd(477);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/477
Implementation;Synthesis||CD434||@W:Signal soft_reset_f2m in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/128||coreresetp.vhd(478);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/478
Implementation;Synthesis||CD434||@W:Signal soft_m3_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/129||coreresetp.vhd(479);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/479
Implementation;Synthesis||CD434||@W:Signal soft_mddr_ddr_axi_s_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/130||coreresetp.vhd(480);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/480
Implementation;Synthesis||CD434||@W:Signal soft_fddr_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/131||coreresetp.vhd(481);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/481
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/132||coreresetp.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/482
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/133||coreresetp.vhd(483);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/483
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/134||coreresetp.vhd(484);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/484
Implementation;Synthesis||CD434||@W:Signal soft_sdif1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/135||coreresetp.vhd(485);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/485
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/136||coreresetp.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/486
Implementation;Synthesis||CD434||@W:Signal soft_sdif2_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/137||coreresetp.vhd(487);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/487
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_phy_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/138||coreresetp.vhd(488);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/488
Implementation;Synthesis||CD434||@W:Signal soft_sdif3_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/139||coreresetp.vhd(489);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/489
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_0_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/140||coreresetp.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/490
Implementation;Synthesis||CD434||@W:Signal soft_sdif0_1_core_reset in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/141||coreresetp.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/491
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_2(13 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/144||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/145||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/146||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_1(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/147||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_2(12 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/148||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/149||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/150||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/151||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/152||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/153||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_rcosc_2. Make sure that there are no unused intermediate registers.||sb.srr(154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/154||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/155||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/156||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/157||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_q1_2. Make sure that there are no unused intermediate registers.||sb.srr(158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/158||coreresetp.vhd(1395);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1395
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif3_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/159||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif2_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/160||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif1_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/161||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL169||@W:Pruning unused register count_sdif0_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/162||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL169||@W:Pruning unused register count_ddr_enable_3. Make sure that there are no unused intermediate registers.||sb.srr(163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/163||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL177||@W:Sharing sequential element M3_RESET_N_int. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/164||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/165||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/166||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/167||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q1. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/168||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL190||@W:Optimizing register bit EXT_RESET_OUT_int to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/169||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register release_ext_reset. Make sure that there are no unused intermediate registers.||sb.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/170||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL169||@W:Pruning unused register EXT_RESET_OUT_int. Make sure that there are no unused intermediate registers.||sb.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/171||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_state(2 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/172||coreresetp.vhd(1376);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1376
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_q1. Make sure that there are no unused intermediate registers.||sb.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/173||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CL169||@W:Pruning unused register sm2_areset_n_clk_base. Make sure that there are no unused intermediate registers.||sb.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/174||coreresetp.vhd(792);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/792
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||sb.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/175||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/176||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||sb.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/177||coreapb3.vhd(1453);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1453
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||sb.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/178||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||sb.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/179||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.sb_sb_ccc_0_fccc.def_arch.||sb.srr(184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/184||sb_sb_CCC_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\CCC_0\sb_sb_CCC_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||sb.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/185||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||sb.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/187||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||sb.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/189||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||sb.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/195||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'D:\Programme\LiberoSoCv12.6\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.memory.arch.||sb.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/197||Memory.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/44
Implementation;Synthesis||CD231||@N: Using onehot encoding for type typecustate. For example, enumeration waiting is mapped to "100000000000000".||sb.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/198||Memory.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/178
Implementation;Synthesis||CD233||@N: Using sequential encoding for type typestampsubstate.||sb.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/199||Memory.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/180
Implementation;Synthesis||CD233||@N: Using sequential encoding for type apbstatetype.||sb.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/200||Memory.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/183
Implementation;Synthesis||CD233||@N: Using sequential encoding for type spistatetype.||sb.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/201||Memory.vhd(189);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/189
Implementation;Synthesis||CD231||@N: Using onehot encoding for type readmemorystatemachinetype. For example, enumeration cmd is mapped to "1000000".||sb.srr(202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/202||Memory.vhd(192);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/192
Implementation;Synthesis||CD231||@N: Using onehot encoding for type apb3readmemorylimitedtype. For example, enumeration init is mapped to "100000".||sb.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/203||Memory.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/195
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/204||Memory.vhd(585);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/585
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/205||Memory.vhd(701);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/701
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/206||Memory.vhd(849);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/849
Implementation;Synthesis||CD630||@N: Synthesizing work.spi_master.logic.||sb.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/207||spi_master.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/30
Implementation;Synthesis||CD233||@N: Using sequential encoding for type machine.||sb.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/208||spi_master.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/53
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 1 of slave_6(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/211||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CD630||@N: Synthesizing work.ram.arch_ram.||sb.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/222||ram.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.timestamp.behaviour.||sb.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/226||Timestamp.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/28
Implementation;Synthesis||CD233||@N: Using sequential encoding for type t_tate.||sb.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/227||Timestamp.vhd(38);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/38
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||sb.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/228||Timestamp.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/67
Implementation;Synthesis||CL169||@W:Pruning unused register StampFSMR3_7(31 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/233||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register StampFSMR2_5(31 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/234||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register FormerCUFSMState_1(0 to 14). Make sure that there are no unused intermediate registers.||sb.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/235||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL169||@W:Pruning unused register FormerCUFSMSubstate_1(1 downto 0). Make sure that there are no unused intermediate registers.||sb.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/236||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL271||@W:Pruning unused bits 31 to 9 of StampFSMPC_7(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/237||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/239||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/240||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/241||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(20) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/242||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(21) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/243||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(22) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/244||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(23) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/245||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(24) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/246||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(25) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/247||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(26) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/248||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(27) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/249||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(28) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/250||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ConfigStatusReg(29) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/251||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL111||@W:All reachable assignments to ContiniousSPI are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||sb.srr(252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/252||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL190||@W:Optimizing register bit StampFSMR1(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/253||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL190||@W:Optimizing register bit pageaddr(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/254||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of StampFSMR1(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/255||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of pageaddr(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/256||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL134||@N: Found RAM memory, depth=512, width=32||sb.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/261||ram.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram.vhd'/linenumber/47
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 1 of last_bit_rx(6 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/263||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SPIState.||sb.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/265||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ControllUnitSubState.||sb.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/271||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register APBState.||sb.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/277||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ReadMemoryState.||sb.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/283||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ControllUnitState.||sb.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/293||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register APB3ReadMemoryLimitedState.||sb.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/311||Memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||sb.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/323||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||sb.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/324||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||sb.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/325||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||sb.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/326||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||sb.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/327||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||sb.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/328||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||sb.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/329||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||sb.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/330||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||sb.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/331||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||sb.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/332||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||sb.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/333||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||sb.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/334||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||sb.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/335||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||sb.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/336||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||sb.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/337||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||sb.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/338||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||sb.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/339||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||sb.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/340||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||sb.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/341||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||sb.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/342||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||sb.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/343||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||sb.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/344||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||sb.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/345||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||sb.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/346||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||sb.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/347||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||sb.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/348||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||sb.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/349||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||sb.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/350||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||sb.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/351||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||sb.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/352||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif0_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/354||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element fpll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/355||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif1_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/356||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL177||@W:Sharing sequential element sdif2_spll_lock_q2. Add a syn_preserve attribute to the element to prevent sharing.||sb.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/357||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif3_state.||sb.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/358||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif2_state.||sb.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/365||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif1_state.||sb.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/372||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sdif0_state.||sb.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/379||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register sm0_state.||sb.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/386||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||CL159||@N: Input CLK_LTSSM is unused.||sb.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/396||coreresetp.vhd(96);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/96
Implementation;Synthesis||CL159||@N: Input FPLL_LOCK is unused.||sb.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/397||coreresetp.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input SDIF0_SPLL_LOCK is unused.||sb.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/398||coreresetp.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input SDIF1_SPLL_LOCK is unused.||sb.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/399||coreresetp.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input SDIF2_SPLL_LOCK is unused.||sb.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/400||coreresetp.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input SDIF3_SPLL_LOCK is unused.||sb.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/401||coreresetp.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input SDIF0_PSEL is unused.||sb.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/402||coreresetp.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/157
Implementation;Synthesis||CL159||@N: Input SDIF0_PWRITE is unused.||sb.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/403||coreresetp.vhd(158);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/158
Implementation;Synthesis||CL159||@N: Input SDIF0_PRDATA is unused.||sb.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/404||coreresetp.vhd(159);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/159
Implementation;Synthesis||CL159||@N: Input SDIF1_PSEL is unused.||sb.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/405||coreresetp.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/160
Implementation;Synthesis||CL159||@N: Input SDIF1_PWRITE is unused.||sb.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/406||coreresetp.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/161
Implementation;Synthesis||CL159||@N: Input SDIF1_PRDATA is unused.||sb.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/407||coreresetp.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/162
Implementation;Synthesis||CL159||@N: Input SDIF2_PSEL is unused.||sb.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/408||coreresetp.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/163
Implementation;Synthesis||CL159||@N: Input SDIF2_PWRITE is unused.||sb.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/409||coreresetp.vhd(164);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/164
Implementation;Synthesis||CL159||@N: Input SDIF2_PRDATA is unused.||sb.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/410||coreresetp.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/165
Implementation;Synthesis||CL159||@N: Input SDIF3_PSEL is unused.||sb.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/411||coreresetp.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/166
Implementation;Synthesis||CL159||@N: Input SDIF3_PWRITE is unused.||sb.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/412||coreresetp.vhd(167);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/167
Implementation;Synthesis||CL159||@N: Input SDIF3_PRDATA is unused.||sb.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/413||coreresetp.vhd(168);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/168
Implementation;Synthesis||CL159||@N: Input SOFT_EXT_RESET_OUT is unused.||sb.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/414||coreresetp.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/174
Implementation;Synthesis||CL159||@N: Input SOFT_RESET_F2M is unused.||sb.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/415||coreresetp.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/175
Implementation;Synthesis||CL159||@N: Input SOFT_M3_RESET is unused.||sb.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/416||coreresetp.vhd(176);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/176
Implementation;Synthesis||CL159||@N: Input SOFT_MDDR_DDR_AXI_S_CORE_RESET is unused.||sb.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/417||coreresetp.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/177
Implementation;Synthesis||CL159||@N: Input SOFT_FDDR_CORE_RESET is unused.||sb.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/418||coreresetp.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/178
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_PHY_RESET is unused.||sb.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/419||coreresetp.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/179
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_CORE_RESET is unused.||sb.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/420||coreresetp.vhd(180);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/180
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_PHY_RESET is unused.||sb.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/421||coreresetp.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/181
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF1_CORE_RESET is unused.||sb.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/422||coreresetp.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_PHY_RESET is unused.||sb.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/423||coreresetp.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/183
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF2_CORE_RESET is unused.||sb.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/424||coreresetp.vhd(184);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/184
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_PHY_RESET is unused.||sb.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/425||coreresetp.vhd(185);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/185
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF3_CORE_RESET is unused.||sb.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/426||coreresetp.vhd(186);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/186
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_0_CORE_RESET is unused.||sb.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/427||coreresetp.vhd(190);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/190
Implementation;Synthesis||CL159||@N: Input SOFT_SDIF0_1_CORE_RESET is unused.||sb.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/428||coreresetp.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/191
Implementation;Synthesis||CL159||@N: Input XTL is unused.||sb.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/430||sb_sb_FABOSC_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\FABOSC_0\sb_sb_FABOSC_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||CL279||@W:Pruning register bits 4 to 1 of last_bit_rx(5 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/434||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/436||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/437||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/438||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit async_prescaler_count(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/439||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/440||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of delay_counter(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/441||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 12 of async_prescaler_count(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||sb.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/442||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/443||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL260||@W:Pruning register bit 30 of delay_counter(30 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/444||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/445||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL260||@W:Pruning register bit 29 of delay_counter(29 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/446||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register component_state.||sb.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/447||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL190||@W:Optimizing register bit delay_counter(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/456||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL260||@W:Pruning register bit 28 of delay_counter(28 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||sb.srr(457);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/457||STAMP.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||CL159||@N: Input resetn is unused.||sb.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/459||Synchronizer.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/17
Implementation;Synthesis||CL159||@N: Input clk is unused.||sb.srr(460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/460||Synchronizer.vhd(18);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/18
Implementation;Synthesis||CL159||@N: Input new_avail is unused.||sb.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/461||Synchronizer.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/19
Implementation;Synthesis||CL159||@N: Input request_resync is unused.||sb.srr(462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/462||Synchronizer.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\hdl\Synchronizer.vhd'/linenumber/20
Implementation;Synthesis||BN132||@W:Removing sequential instance Memory_0.pageaddr[30:0] because it is equivalent to instance Memory_0.StampFSMR1[30:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/590||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing sequential instance sb_sb_0.CORERESETP_0.MDDR_DDR_AXI_S_CORE_RESET_N_int because it is equivalent to instance sb_sb_0.CORERESETP_0.FDDR_CORE_RESET_N_int. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/591||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/592||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/593||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/594||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q1 is reduced to a combinational gate by constant propagation.||sb.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/595||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance Memory_0.SPI.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/596||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance STAMP_0.spi.last_bit_rx[1] is reduced to a combinational gate by constant propagation.||sb.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/597||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_q1 is reduced to a combinational gate by constant propagation.||sb.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/598||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance Memory_0.SPI.clk_ratio[1] is reduced to a combinational gate by constant propagation.||sb.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/599||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/600||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/601||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/602||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q2 is reduced to a combinational gate by constant propagation.||sb.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/603||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.sm1_areset_n_clk_base is reduced to a combinational gate by constant propagation.||sb.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/604||coreresetp.vhd(781);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/781
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF0_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/605||coreresetp.vhd(703);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/703
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF1_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/606||coreresetp.vhd(719);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/719
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF2_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/607||coreresetp.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/735
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.SDIF3_PERST_N_q3 is reduced to a combinational gate by constant propagation.||sb.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/608||coreresetp.vhd(751);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/751
Implementation;Synthesis||MO129||@W:Sequential instance sb_sb_0.CORERESETP_0.RESET_N_F2M_int is reduced to a combinational gate by constant propagation.||sb.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/609||coreresetp.vhd(1331);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1331
Implementation;Synthesis||BN115||@N: Removing instance Synchronizer_0 (in view: work.sb(rtl)) of type view:work.Synchronizer(architecture_synchronizer) because it does not drive other instances.||sb.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/610||sb.vhd(510);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb\sb.vhd'/linenumber/510
Implementation;Synthesis||BN362||@N: Removing sequential instance DDR_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/611||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/612||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF_RELEASED_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/613||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance FDDR_CORE_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/614||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/615||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF0_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/616||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/617||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF1_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/618||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/619||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF2_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/620||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_PHY_RESET_N_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/621||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance SDIF3_CORE_RESET_N_0 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/622||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance dataReadyReset (in view: work.Memory(arch)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/623||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN115||@N: Removing instance CORERESETP_0 (in view: work.sb_sb(rtl)) of type view:work.CoreResetP(rtl) because it does not drive other instances.||sb.srr(624);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/624||sb_sb.vhd(684);liberoaction://cross_probe/hdl/file/'<project>\component\work\sb_sb\sb_sb.vhd'/linenumber/684
Implementation;Synthesis||BN362||@N: Removing sequential instance INIT_DONE_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/625||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/626||coreresetp.vhd(1134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1134
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/627||coreresetp.vhd(1193);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1193
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/628||coreresetp.vhd(1252);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1252
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_state[0:3] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/629||coreresetp.vhd(1311);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1311
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_state[0:6] (in view: work.CoreResetP(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||sb.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/630||coreresetp.vhd(1059);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1059
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/631||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/632||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/633||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/634||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/635||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q2 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/636||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/637||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/638||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/639||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(640);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/640||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG2_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/641||coreresetp.vhd(922);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/922
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/642||coreresetp.vhd(803);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/803
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(643);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/643||coreresetp.vhd(814);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/814
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(644);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/644||coreresetp.vhd(825);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/825
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/645||coreresetp.vhd(836);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/836
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_spll_lock_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/646||coreresetp.vhd(936);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/936
Implementation;Synthesis||BN362||@N: Removing sequential instance CONFIG1_DONE_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/647||coreresetp.vhd(908);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/908
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/648||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(649);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/649||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(650);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/650||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/651||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/652||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/653||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/654||coreresetp.vhd(1544);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1544
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif3_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/655||coreresetp.vhd(1495);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1495
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif2_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/656||coreresetp.vhd(1471);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1471
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif1_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/657||coreresetp.vhd(1447);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1447
Implementation;Synthesis||BN362||@N: Removing sequential instance release_sdif0_core (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/658||coreresetp.vhd(1423);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1423
Implementation;Synthesis||BN362||@N: Removing sequential instance ddr_settled (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(659);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/659||coreresetp.vhd(1519);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/1519
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(660);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/660||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/661||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/662||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/663||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/664||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/665||coreresetp.vhd(770);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/770
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/666||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif3_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/667||coreresetp.vhd(894);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/894
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif2_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/668||coreresetp.vhd(883);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/883
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif1_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/669||coreresetp.vhd(872);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/872
Implementation;Synthesis||BN362||@N: Removing sequential instance sdif0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/670||coreresetp.vhd(861);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/861
Implementation;Synthesis||BN362||@N: Removing sequential instance sm0_areset_n_rcosc_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(671);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/671||coreresetp.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/850
Implementation;Synthesis||BN362||@N: Removing sequential instance MSS_HPMS_READY_int (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(672);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/672||coreresetp.vhd(608);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/608
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_select (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/673||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance mss_ready_state (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||sb.srr(674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/674||coreresetp.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/593
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/675||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(676);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/676||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance FIC_2_APB_M_PRESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(677);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/677||coreresetp.vhd(577);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/577
Implementation;Synthesis||BN362||@N: Removing sequential instance RESET_N_M2F_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/678||coreresetp.vhd(565);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/565
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_clk_base (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/679||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||BN362||@N: Removing sequential instance POWER_ON_RESET_N_q1 (in view: work.CoreResetP(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||sb.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/680||coreresetp.vhd(553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreResetP\7.1.100\rtl\vhdl\core\coreresetp.vhd'/linenumber/553
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=21 on top level netlist sb ||sb.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/681||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock which controls 1046 sequential elements including Memory_0.TimeStampGen.timestamp[31:0]. This clock has no specified timing constraint which may adversely impact design performance. ||sb.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/711||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||sb.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/713||null;null
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/836||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||sb.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/837||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM iPSELS_raw_10[6:0] (in view: coreapb3_lib.CoreAPB3(coreapb3_arch)) with 16 words by 7 bits.||sb.srr(838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/838||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MF135||@N: RAM intRam.memory[31:0] (in view: work.Memory(arch)) is 512 words by 32 bits.||sb.srr(891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/891||ram.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram.vhd'/linenumber/47
Implementation;Synthesis||FX107||@W:RAM intRam.memory[31:0] (in view: work.Memory(arch)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.||sb.srr(893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/893||ram.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\ram.vhd'/linenumber/47
Implementation;Synthesis||MO231||@N: Found counter in view:work.Memory(arch) instance TimeStampGen.counter[31:0] ||sb.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/894||timestamp.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\Timestamp.vhd'/linenumber/46
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[22] because it is equivalent to instance Memory_0.MemoryPageSize[4]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/895||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[23] because it is equivalent to instance Memory_0.MemoryPageSize[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/896||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[24] because it is equivalent to instance Memory_0.MemoryPageSize[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/897||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[25] because it is equivalent to instance Memory_0.MemoryPageSize[7]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/898||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[26] because it is equivalent to instance Memory_0.MemoryPageSize[8]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/899||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[28] because it is equivalent to instance Memory_0.MemoryPageSize[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/900||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[29] because it is equivalent to instance Memory_0.MemoryPageSize[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/901||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[18] because it is equivalent to instance Memory_0.MemoryPageSize[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/902||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[19] because it is equivalent to instance Memory_0.MemoryPageSize[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/903||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[20] because it is equivalent to instance Memory_0.MemoryPageSize[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/904||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[21] because it is equivalent to instance Memory_0.MemoryPageSize[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/905||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN132||@W:Removing instance Memory_0.ConfigStatusReg[31] because it is equivalent to instance Memory_0.ConfigStatusReg[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.||sb.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/906||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master_2_32(logic) instance clk_toggles[6:0] ||sb.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/907||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master_2_32(logic) instance count[31:0] ||sb.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/908||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance delay_counter[27:0] ||sb.srr(917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/917||stamp.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.STAMP(architecture_stamp) instance status_async_cycles[5:0] ||sb.srr(918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/918||stamp.vhd(201);liberoaction://cross_probe/hdl/file/'<project>\hdl\STAMP.vhd'/linenumber/201
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master_1_16(logic) instance clk_toggles[5:0] ||sb.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/919||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO231||@N: Found counter in view:work.spi_master_1_16(logic) instance count[31:0] ||sb.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/920||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[3] (in view view:work.spi_master_1_16(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/921||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[2] (in view view:work.spi_master_1_16(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/922||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[1] (in view view:work.spi_master_1_16(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/923||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||MO161||@W:Register bit clk_ratio[0] (in view view:work.spi_master_1_16(logic)) is always 1. To keep the instance, apply syn_preserve=1 on the instance.||sb.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/924||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance Memory_0.memorycnt[0] (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(931);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/931||memory.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\Memory.vhd'/linenumber/255
Implementation;Synthesis||BN362||@N: Removing sequential instance Memory_0.SPI.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/935||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||BN362||@N: Removing sequential instance STAMP_0.spi.continue (in view: work.sb(rtl)) because it does not drive other instances.||sb.srr(936);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/936||spi_master.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\hdl\spi_master.vhd'/linenumber/74
Implementation;Synthesis||FP130||@N: Promoting Net resetn_arst on CLKINT  I_890 ||sb.srr(966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/966||null;null
Implementation;Synthesis||FP130||@N: Promoting Net debug_led_net_0_arst on CLKINT  I_891 ||sb.srr(967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/967||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock sb_sb_CCC_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net sb_sb_0.CCC_0.GL0_net.||sb.srr(1017);liberoaction://cross_probe/hdl/file/'<project>\synthesis\sb.srr'/linenumber/1017||null;null
Implementation;Place and Route;RootName:sb
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||sb_layout_log.log;liberoaction://open_report/file/sb_layout_log.log||(null);(null)
