\hypertarget{struct_f_s_m_c___bank1_e___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank1_e___type_def}\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}


Flexible Static Memory Controller Bank1E.  




{\ttfamily \#include $<$stm32f405xx.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__sc300_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank1_e___type_def_a1d1738f521b04c8dee773436ae6ac4a1}{B\+W\+TR} \mbox{[}7\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank1E. 

Definition at line 404 of file stm32f405xx.\+h.



\subsection{Field Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}!B\+W\+TR@{B\+W\+TR}}
\index{B\+W\+TR@{B\+W\+TR}!F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+E\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+W\+TR}{BWTR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t B\+W\+TR}\hypertarget{struct_f_s_m_c___bank1_e___type_def_a1d1738f521b04c8dee773436ae6ac4a1}{}\label{struct_f_s_m_c___bank1_e___type_def_a1d1738f521b04c8dee773436ae6ac4a1}
N\+O\+R/\+P\+S\+R\+AM write timing registers, Address offset\+: 0x104-\/0x11C 

Definition at line 406 of file stm32f405xx.\+h.



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
system/include/cmsis/device/\hyperlink{stm32f405xx_8h}{stm32f405xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f407xx_8h}{stm32f407xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f415xx_8h}{stm32f415xx.\+h}\item 
system/include/cmsis/device/\hyperlink{stm32f417xx_8h}{stm32f417xx.\+h}\end{DoxyCompactItemize}
