-- VHDL Entity ece411.Stage_ex.interface
--
-- Created:
--          by - baker30.ews (dcl-l440-22.ews.illinois.edu)
--          at - 15:54:36 03/13/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Stage_ex IS
   PORT( 
      CLK            : IN     STD_LOGIC;
      RESET_L        : IN     STD_LOGIC;
      ex_ADJ6_in     : IN     LC3B_WORD;
      ex_REGa_in     : IN     LC3B_REG;
      ex_REGb_in     : IN     LC3B_REG;
      ex_SEXT5_in    : IN     LC3B_WORD;
      ex_SEXT6_in    : IN     LC3B_WORD;
      ex_controls_in : IN     CONTROL_WORD;
      ex_ALU_out     : OUT    LC3B_WORD;
      ex_nzp_out     : OUT    LC3B_CC
   );

-- Declarations

END Stage_ex ;

--
-- VHDL Architecture ece411.Stage_ex.struct
--
-- Created:
--          by - baker30.ews (dcl-l440-22.ews.illinois.edu)
--          at - 15:54:36 03/13/13
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;


ARCHITECTURE struct OF Stage_ex IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL ALUMUXSel : LC3B_4MUXSEL;
   SIGNAL ALUMUxOUT : lc3b_word;
   SIGNAL GenCCout  : LC3b_cc;
   SIGNAL LoadNZP   : std_logic;
   SIGNAL aluop     : LC3B_ALUOP;
   SIGNAL n         : std_logic;
   SIGNAL p         : std_logic;
   SIGNAL z         : std_logic;

   -- Implicit buffer signal declarations
   SIGNAL ex_ALU_out_internal : LC3B_WORD;


   -- Component Declarations
   COMPONENT ALU
   PORT (
      ALUMuxout : IN     LC3b_word;
      ALUop     : IN     LC3b_aluop;
      RFAout    : IN     LC3b_word;
      ALUout    : OUT    LC3b_word
   );
   END COMPONENT;
   COMPONENT EX_StripControls
   PORT (
      ex_controls_in : IN     CONTROL_WORD ;
      aluop          : OUT    LC3B_ALUOP ;
      ALUMUXSel      : OUT    LC3B_4MUXSEL ;
      LoadNZP        : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT GenCC
   PORT (
      RFMuxout : IN     LC3b_word;
      GenCCout : OUT    LC3b_cc
   );
   END COMPONENT;
   COMPONENT NZP
   PORT (
      GenCCout : IN     LC3b_cc;
      LoadNZP  : IN     std_logic;
      n        : OUT    std_logic;
      p        : OUT    std_logic;
      z        : OUT    std_logic
   );
   END COMPONENT;
   COMPONENT NZP_COMB
   PORT (
      n          : IN     std_logic ;
      p          : IN     std_logic ;
      z          : IN     std_logic ;
      ex_nzp_out : OUT    LC3B_CC 
   );
   END COMPONENT;
   COMPONENT WordMux4
   PORT (
      A   : IN     lc3b_word ;
      B   : IN     lc3b_word ;
      C   : IN     lc3b_word ;
      D   : IN     lc3b_word ;
      Sel : IN     lc3b_4mux_sel ;
      F   : OUT    lc3b_word 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : ALU USE ENTITY ece411.ALU;
   FOR ALL : EX_StripControls USE ENTITY ece411.EX_StripControls;
   FOR ALL : GenCC USE ENTITY ece411.GenCC;
   FOR ALL : NZP USE ENTITY ece411.NZP;
   FOR ALL : NZP_COMB USE ENTITY ece411.NZP_COMB;
   FOR ALL : WordMux4 USE ENTITY ece411.WordMux4;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   U_0 : ALU
      PORT MAP (
         ALUMuxout => ALUMUxOUT,
         ALUop     => aluop,
         RFAout    => ex_REGa_in,
         ALUout    => ex_ALU_out_internal
      );
   U_1 : EX_StripControls
      PORT MAP (
         ex_controls_in => ex_controls_in,
         aluop          => aluop,
         ALUMUXSel      => ALUMUXSel,
         LoadNZP        => LoadNZP
      );
   U_2 : GenCC
      PORT MAP (
         RFMuxout => ex_ALU_out_internal,
         GenCCout => GenCCout
      );
   U_3 : NZP
      PORT MAP (
         GenCCout => GenCCout,
         LoadNZP  => LoadNZP,
         n        => n,
         p        => p,
         z        => z
      );
   U_4 : NZP_COMB
      PORT MAP (
         n          => n,
         p          => p,
         z          => z,
         ex_nzp_out => ex_nzp_out
      );
   ALUMUX : WordMux4
      PORT MAP (
         A   => ex_REGb_in,
         B   => ex_ADJ6_in,
         C   => ex_SEXT5_in,
         D   => ex_SEXT6_in,
         Sel => ALUMUXSel,
         F   => ALUMUxOUT
      );

   -- Implicit buffered output assignments
   ex_ALU_out <= ex_ALU_out_internal;

END struct;
