<profile>

<section name = "Vitis HLS Report for 'matmul_hls'" level="0">
<item name = "Date">Mon Sep 15 23:20:11 2025
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">matmul_hls</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.923 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">114718, 114718, 1.147 ms, 1.147 ms, 114719, 114719, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260">matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2, 16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288">matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, 16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316">matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6, 65547, 65547, 0.655 ms, 0.655 ms, 65540, 65540, loop auto-rewind stp(delay=0 clock cycles(s))</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368">matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, 16387, 16387, 0.164 ms, 0.164 ms, 16385, 16385, loop auto-rewind stp(delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, 96, 13987, 10220, -</column>
<column name="Memory">96, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 1983, -</column>
<column name="Register">-, -, 15, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">34, 43, 13, 22, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 36, 40, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260">matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2, 0, 0, 108, 172, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288">matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4, 0, 0, 114, 185, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316">matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6, 0, 96, 13688, 9554, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368">matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9, 0, 0, 41, 269, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="A_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_1_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_2_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_3_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_4_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_5_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_6_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_7_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_8_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_9_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_10_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_11_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_12_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_13_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_14_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="A_15_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_1_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_2_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_3_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_4_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_5_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_6_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_7_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_8_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_9_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_10_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_11_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_12_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_13_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_14_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="B_15_U">A_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_1_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_2_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_3_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_4_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_5_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_6_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_7_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_8_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_9_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_10_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_11_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_12_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_13_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_14_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
<column name="C_15_U">C_RAM_2P_BRAM_1R1W, 2, 0, 0, 0, 1024, 32, 1, 32768</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_stream_out_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_10_address1">14, 3, 10, 30</column>
<column name="A_10_ce0">9, 2, 1, 2</column>
<column name="A_10_ce1">14, 3, 1, 3</column>
<column name="A_10_we1">9, 2, 1, 2</column>
<column name="A_11_address1">14, 3, 10, 30</column>
<column name="A_11_ce0">9, 2, 1, 2</column>
<column name="A_11_ce1">14, 3, 1, 3</column>
<column name="A_11_we1">9, 2, 1, 2</column>
<column name="A_12_address1">14, 3, 10, 30</column>
<column name="A_12_ce0">9, 2, 1, 2</column>
<column name="A_12_ce1">14, 3, 1, 3</column>
<column name="A_12_we1">9, 2, 1, 2</column>
<column name="A_13_address1">14, 3, 10, 30</column>
<column name="A_13_ce0">9, 2, 1, 2</column>
<column name="A_13_ce1">14, 3, 1, 3</column>
<column name="A_13_we1">9, 2, 1, 2</column>
<column name="A_14_address1">14, 3, 10, 30</column>
<column name="A_14_ce0">9, 2, 1, 2</column>
<column name="A_14_ce1">14, 3, 1, 3</column>
<column name="A_14_we1">9, 2, 1, 2</column>
<column name="A_15_address1">14, 3, 10, 30</column>
<column name="A_15_ce0">9, 2, 1, 2</column>
<column name="A_15_ce1">14, 3, 1, 3</column>
<column name="A_15_we1">9, 2, 1, 2</column>
<column name="A_1_address1">14, 3, 10, 30</column>
<column name="A_1_ce0">9, 2, 1, 2</column>
<column name="A_1_ce1">14, 3, 1, 3</column>
<column name="A_1_we1">9, 2, 1, 2</column>
<column name="A_2_address1">14, 3, 10, 30</column>
<column name="A_2_ce0">9, 2, 1, 2</column>
<column name="A_2_ce1">14, 3, 1, 3</column>
<column name="A_2_we1">9, 2, 1, 2</column>
<column name="A_3_address1">14, 3, 10, 30</column>
<column name="A_3_ce0">9, 2, 1, 2</column>
<column name="A_3_ce1">14, 3, 1, 3</column>
<column name="A_3_we1">9, 2, 1, 2</column>
<column name="A_4_address1">14, 3, 10, 30</column>
<column name="A_4_ce0">9, 2, 1, 2</column>
<column name="A_4_ce1">14, 3, 1, 3</column>
<column name="A_4_we1">9, 2, 1, 2</column>
<column name="A_5_address1">14, 3, 10, 30</column>
<column name="A_5_ce0">9, 2, 1, 2</column>
<column name="A_5_ce1">14, 3, 1, 3</column>
<column name="A_5_we1">9, 2, 1, 2</column>
<column name="A_6_address1">14, 3, 10, 30</column>
<column name="A_6_ce0">9, 2, 1, 2</column>
<column name="A_6_ce1">14, 3, 1, 3</column>
<column name="A_6_we1">9, 2, 1, 2</column>
<column name="A_7_address1">14, 3, 10, 30</column>
<column name="A_7_ce0">9, 2, 1, 2</column>
<column name="A_7_ce1">14, 3, 1, 3</column>
<column name="A_7_we1">9, 2, 1, 2</column>
<column name="A_8_address1">14, 3, 10, 30</column>
<column name="A_8_ce0">9, 2, 1, 2</column>
<column name="A_8_ce1">14, 3, 1, 3</column>
<column name="A_8_we1">9, 2, 1, 2</column>
<column name="A_9_address1">14, 3, 10, 30</column>
<column name="A_9_ce0">9, 2, 1, 2</column>
<column name="A_9_ce1">14, 3, 1, 3</column>
<column name="A_9_we1">9, 2, 1, 2</column>
<column name="A_address1">14, 3, 10, 30</column>
<column name="A_ce0">9, 2, 1, 2</column>
<column name="A_ce1">14, 3, 1, 3</column>
<column name="A_we1">9, 2, 1, 2</column>
<column name="B_10_address1">14, 3, 10, 30</column>
<column name="B_10_ce0">9, 2, 1, 2</column>
<column name="B_10_ce1">14, 3, 1, 3</column>
<column name="B_10_we1">9, 2, 1, 2</column>
<column name="B_11_address1">14, 3, 10, 30</column>
<column name="B_11_ce0">9, 2, 1, 2</column>
<column name="B_11_ce1">14, 3, 1, 3</column>
<column name="B_11_we1">9, 2, 1, 2</column>
<column name="B_12_address1">14, 3, 10, 30</column>
<column name="B_12_ce0">9, 2, 1, 2</column>
<column name="B_12_ce1">14, 3, 1, 3</column>
<column name="B_12_we1">9, 2, 1, 2</column>
<column name="B_13_address1">14, 3, 10, 30</column>
<column name="B_13_ce0">9, 2, 1, 2</column>
<column name="B_13_ce1">14, 3, 1, 3</column>
<column name="B_13_we1">9, 2, 1, 2</column>
<column name="B_14_address1">14, 3, 10, 30</column>
<column name="B_14_ce0">9, 2, 1, 2</column>
<column name="B_14_ce1">14, 3, 1, 3</column>
<column name="B_14_we1">9, 2, 1, 2</column>
<column name="B_15_address1">14, 3, 10, 30</column>
<column name="B_15_ce0">9, 2, 1, 2</column>
<column name="B_15_ce1">14, 3, 1, 3</column>
<column name="B_15_we1">9, 2, 1, 2</column>
<column name="B_1_address1">14, 3, 10, 30</column>
<column name="B_1_ce0">9, 2, 1, 2</column>
<column name="B_1_ce1">14, 3, 1, 3</column>
<column name="B_1_we1">9, 2, 1, 2</column>
<column name="B_2_address1">14, 3, 10, 30</column>
<column name="B_2_ce0">9, 2, 1, 2</column>
<column name="B_2_ce1">14, 3, 1, 3</column>
<column name="B_2_we1">9, 2, 1, 2</column>
<column name="B_3_address1">14, 3, 10, 30</column>
<column name="B_3_ce0">9, 2, 1, 2</column>
<column name="B_3_ce1">14, 3, 1, 3</column>
<column name="B_3_we1">9, 2, 1, 2</column>
<column name="B_4_address1">14, 3, 10, 30</column>
<column name="B_4_ce0">9, 2, 1, 2</column>
<column name="B_4_ce1">14, 3, 1, 3</column>
<column name="B_4_we1">9, 2, 1, 2</column>
<column name="B_5_address1">14, 3, 10, 30</column>
<column name="B_5_ce0">9, 2, 1, 2</column>
<column name="B_5_ce1">14, 3, 1, 3</column>
<column name="B_5_we1">9, 2, 1, 2</column>
<column name="B_6_address1">14, 3, 10, 30</column>
<column name="B_6_ce0">9, 2, 1, 2</column>
<column name="B_6_ce1">14, 3, 1, 3</column>
<column name="B_6_we1">9, 2, 1, 2</column>
<column name="B_7_address1">14, 3, 10, 30</column>
<column name="B_7_ce0">9, 2, 1, 2</column>
<column name="B_7_ce1">14, 3, 1, 3</column>
<column name="B_7_we1">9, 2, 1, 2</column>
<column name="B_8_address1">14, 3, 10, 30</column>
<column name="B_8_ce0">9, 2, 1, 2</column>
<column name="B_8_ce1">14, 3, 1, 3</column>
<column name="B_8_we1">9, 2, 1, 2</column>
<column name="B_9_address1">14, 3, 10, 30</column>
<column name="B_9_ce0">9, 2, 1, 2</column>
<column name="B_9_ce1">14, 3, 1, 3</column>
<column name="B_9_we1">9, 2, 1, 2</column>
<column name="B_address1">14, 3, 10, 30</column>
<column name="B_ce0">9, 2, 1, 2</column>
<column name="B_ce1">14, 3, 1, 3</column>
<column name="B_we1">9, 2, 1, 2</column>
<column name="C_10_ce0">9, 2, 1, 2</column>
<column name="C_10_ce1">9, 2, 1, 2</column>
<column name="C_10_we1">9, 2, 1, 2</column>
<column name="C_11_ce0">9, 2, 1, 2</column>
<column name="C_11_ce1">9, 2, 1, 2</column>
<column name="C_11_we1">9, 2, 1, 2</column>
<column name="C_12_ce0">9, 2, 1, 2</column>
<column name="C_12_ce1">9, 2, 1, 2</column>
<column name="C_12_we1">9, 2, 1, 2</column>
<column name="C_13_ce0">9, 2, 1, 2</column>
<column name="C_13_ce1">9, 2, 1, 2</column>
<column name="C_13_we1">9, 2, 1, 2</column>
<column name="C_14_ce0">9, 2, 1, 2</column>
<column name="C_14_ce1">9, 2, 1, 2</column>
<column name="C_14_we1">9, 2, 1, 2</column>
<column name="C_15_ce0">9, 2, 1, 2</column>
<column name="C_15_ce1">9, 2, 1, 2</column>
<column name="C_15_we1">9, 2, 1, 2</column>
<column name="C_1_ce0">9, 2, 1, 2</column>
<column name="C_1_ce1">9, 2, 1, 2</column>
<column name="C_1_we1">9, 2, 1, 2</column>
<column name="C_2_ce0">9, 2, 1, 2</column>
<column name="C_2_ce1">9, 2, 1, 2</column>
<column name="C_2_we1">9, 2, 1, 2</column>
<column name="C_3_ce0">9, 2, 1, 2</column>
<column name="C_3_ce1">9, 2, 1, 2</column>
<column name="C_3_we1">9, 2, 1, 2</column>
<column name="C_4_ce0">9, 2, 1, 2</column>
<column name="C_4_ce1">9, 2, 1, 2</column>
<column name="C_4_we1">9, 2, 1, 2</column>
<column name="C_5_ce0">9, 2, 1, 2</column>
<column name="C_5_ce1">9, 2, 1, 2</column>
<column name="C_5_we1">9, 2, 1, 2</column>
<column name="C_6_ce0">9, 2, 1, 2</column>
<column name="C_6_ce1">9, 2, 1, 2</column>
<column name="C_6_we1">9, 2, 1, 2</column>
<column name="C_7_ce0">9, 2, 1, 2</column>
<column name="C_7_ce1">9, 2, 1, 2</column>
<column name="C_7_we1">9, 2, 1, 2</column>
<column name="C_8_ce0">9, 2, 1, 2</column>
<column name="C_8_ce1">9, 2, 1, 2</column>
<column name="C_8_we1">9, 2, 1, 2</column>
<column name="C_9_ce0">9, 2, 1, 2</column>
<column name="C_9_ce1">9, 2, 1, 2</column>
<column name="C_9_we1">9, 2, 1, 2</column>
<column name="C_ce0">9, 2, 1, 2</column>
<column name="C_ce1">9, 2, 1, 2</column>
<column name="C_we1">9, 2, 1, 2</column>
<column name="ap_NS_fsm">65, 12, 1, 12</column>
<column name="stream_in_TREADY_int_regslice">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">11, 0, 11, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_35_1_VITIS_LOOP_36_2_fu_260_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_43_3_VITIS_LOOP_44_4_fu_288_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_51_5_VITIS_LOOP_52_6_fu_316_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9_fu_368_ap_start_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_AWADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, return void</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_ARADDR">in, 4, s_axi, control, return void</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, return void</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, return void</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, return void</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, return void</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, matmul_hls, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, matmul_hls, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, matmul_hls, return value</column>
<column name="stream_in_TDATA">in, 32, axis, stream_in_V_data_V, pointer</column>
<column name="stream_in_TVALID">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TREADY">out, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TLAST">in, 1, axis, stream_in_V_last_V, pointer</column>
<column name="stream_in_TKEEP">in, 4, axis, stream_in_V_keep_V, pointer</column>
<column name="stream_in_TSTRB">in, 4, axis, stream_in_V_strb_V, pointer</column>
<column name="stream_out_TDATA">out, 32, axis, stream_out_V_data_V, pointer</column>
<column name="stream_out_TVALID">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TREADY">in, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TLAST">out, 1, axis, stream_out_V_last_V, pointer</column>
<column name="stream_out_TKEEP">out, 4, axis, stream_out_V_keep_V, pointer</column>
<column name="stream_out_TSTRB">out, 4, axis, stream_out_V_strb_V, pointer</column>
</table>
</item>
</section>
</profile>
