0.6
2019.2
Nov  6 2019
21:57:16
C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sim_1/new/testbench_veri.v,1607631621,verilog,,,,testbench_veri,,,,,,,,
C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/FF_D.vhd,1599699006,vhdl,,,,ff_d,,,,,,,,
C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/Red_CA.vhd,1607545947,vhdl,,,,red_ca,,,,,,,,
C:/Users/luciana/Documents/ICTP/simula_red_alta_c_testbemch_verilog/project_1/project_1.srcs/sources_1/imports/RED_CA_vivado/celula.vhd,1607546301,vhdl,,,,celula,,,,,,,,
