#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Feb 19 11:05:05 2025
# Process ID: 18884
# Current directory: C:/Verilog/my_AXI_UART
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4008 C:\Verilog\my_AXI_UART\my_AXI_UART.xpr
# Log file: C:/Verilog/my_AXI_UART/vivado.log
# Journal file: C:/Verilog/my_AXI_UART\vivado.jou
# Running On        :COMSYS01
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700
# CPU Frequency     :2112 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34020 MB
# Swap memory       :3043 MB
# Total Virtual     :37063 MB
# Available Virtual :22774 MB
#-----------------------------------------------------------
start_gui
open_project C:/Verilog/my_AXI_UART/my_AXI_UART.xpr
update_compile_order -fileset sources_1
close [ open C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/new/UART_RX.v w ]
add_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/new/UART_RX.v
update_compile_order -fileset sources_1
open_bd_design {C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference UART_RX UART_RX_0
connect_bd_net [get_bd_pins UART_RX_0/RST] [get_bd_pins rst_ps7_0_125M/peripheral_reset]
connect_bd_net [get_bd_pins UART_RX_0/CLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
startgroup
make_bd_pins_external  [get_bd_cells UART_RX_0]
make_bd_intf_pins_external  [get_bd_cells UART_RX_0]
endgroup
set_property name UART_RX [get_bd_cells UART_RX_0]
set_property name UART_TX [get_bd_cells UART_TX_0]
set_property name my_AXI_forUART [get_bd_cells my_AXI_forUART_0]
set_property name RXD [get_bd_ports RXD_0]
set_property name AN [get_bd_ports AN_0]
set_property name CA [get_bd_ports CA_0]
regenerate_bd_layout
save_bd_design
report_ip_status -name ip_status 
update_module_reference [get_ips  {design_1_my_AXI_forUART_0_0 design_1_UART_RX_0_0}]
generate_target all [get_files  C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files -ipstatic_source_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/modelsim} {questa=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/questa} {riviera=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/riviera} {activehdl=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_UART_RX_0_0]
generate_target all [get_files  C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files -ipstatic_source_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/modelsim} {questa=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/questa} {riviera=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/riviera} {activehdl=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins UART_RX/RX_DATA] [get_bd_pins my_AXI_forUART/RX_DATA]
save_bd_design
report_ip_status -name ip_status 
update_module_reference [get_ips  design_1_UART_RX_0_0]
generate_target all [get_files  C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_rst_ps7_0_125M_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/sim_scripts -ip_user_files_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files -ipstatic_source_dir C:/Verilog/my_AXI_UART/my_AXI_UART.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/modelsim} {questa=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/questa} {riviera=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/riviera} {activehdl=C:/Verilog/my_AXI_UART/my_AXI_UART.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
connect_bd_net [get_bd_pins UART_RX/RX_RDY] [get_bd_pins my_AXI_forUART/RX_READY]
regenerate_bd_layout
validate_bd_design
save_bd_design
make_wrapper -files [get_files C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Verilog/my_AXI_UART/my_AXI_UART.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top design_1_wrapper [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
open_bd_design {C:/Verilog/my_AXI_UART/my_AXI_UART.srcs/sources_1/bd/design_1/design_1.bd}
