#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x136f3baf0 .scope module, "AC" "AC" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "operand";
    .port_info 3 /INPUT 4 "opcode";
    .port_info 4 /OUTPUT 32 "out";
P_0x136f3c370 .param/l "ADD" 1 2 13, C4<0000>;
P_0x136f3c3b0 .param/l "LOAD" 1 2 12, C4<0010>;
P_0x136f3c3f0 .param/l "NO_OP" 1 2 11, C4<1111>;
v0x136f31b10_0 .var "acc", 31 0;
o0x128018040 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4aab0_0 .net "clk", 0 0, o0x128018040;  0 drivers
o0x128018070 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x136f4ab50_0 .net "opcode", 3 0, o0x128018070;  0 drivers
o0x1280180a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136f4abf0_0 .net "operand", 31 0, o0x1280180a0;  0 drivers
v0x136f4aca0_0 .var "out", 31 0;
o0x128018100 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4ad90_0 .net "reset", 0 0, o0x128018100;  0 drivers
E_0x136f05750 .event anyedge, v0x136f31b10_0;
E_0x136f08c30 .event posedge, v0x136f4ad90_0, v0x136f4aab0_0;
S_0x136f04f70 .scope module, "controlunit" "controlunit" 3 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 2 "ALUOp";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemToReg";
v0x136f4aef0_0 .var "ALUOp", 1 0;
v0x136f4afb0_0 .var "ALUSrc", 0 0;
v0x136f4b050_0 .var "MemRead", 0 0;
v0x136f4b0f0_0 .var "MemToReg", 0 0;
v0x136f4b1a0_0 .var "MemWrite", 0 0;
v0x136f4b290_0 .var "RegDst", 0 0;
v0x136f4b340_0 .var "RegWrite", 0 0;
o0x128018370 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x136f4b3f0_0 .net "opcode", 3 0, o0x128018370;  0 drivers
E_0x136f4aeb0 .event anyedge, v0x136f4b3f0_0;
S_0x136f050e0 .scope module, "instruction_register" "instruction_register" 4 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "register_input";
    .port_info 3 /OUTPUT 4 "opcode";
    .port_info 4 /OUTPUT 28 "target_address";
o0x128018520 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4b5b0_0 .net "clock", 0 0, o0x128018520;  0 drivers
v0x136f4b660_0 .var "opcode", 3 0;
o0x128018580 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136f4b710_0 .net "register_input", 31 0, o0x128018580;  0 drivers
o0x1280185b0 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4b7d0_0 .net "reset", 0 0, o0x1280185b0;  0 drivers
v0x136f4b870_0 .var "sync_reset", 0 0;
v0x136f4b950_0 .var "target_address", 27 0;
v0x136f4ba00_0 .var "temp", 31 0;
E_0x136f344c0 .event posedge, v0x136f4b5b0_0;
E_0x136f4b560 .event posedge, v0x136f4b7d0_0, v0x136f4b5b0_0;
S_0x136f304f0 .scope module, "program_counter" "program_counter" 5 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
o0x128018760 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4bb70_0 .net "clock", 0 0, o0x128018760;  0 drivers
o0x128018790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x136f4bc20_0 .net "pc_in", 31 0, o0x128018790;  0 drivers
v0x136f4bcc0_0 .var "pc_out", 31 0;
o0x1280187f0 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f4bd60_0 .net "reset", 0 0, o0x1280187f0;  0 drivers
E_0x136f4bb30/0 .event negedge, v0x136f4bd60_0;
E_0x136f4bb30/1 .event posedge, v0x136f4bb70_0;
E_0x136f4bb30 .event/or E_0x136f4bb30/0, E_0x136f4bb30/1;
S_0x136f30660 .scope module, "test_cpu" "test_cpu" 6 3;
 .timescale -9 -12;
P_0x136f35080 .param/l "ADDR_WIDTH" 0 6 4, +C4<00000000000000000000000000011100>;
P_0x136f350c0 .param/l "DATA_WIDTH" 0 6 5, +C4<00000000000000000000000000100000>;
P_0x136f35100 .param/l "period" 1 6 8, +C4<00000000000000000000000000001010>;
L_0x136f510a0 .functor BUFZ 1, v0x136f51570_0, C4<0>, C4<0>, C4<0>;
v0x136f50ad0_0 .var "AC", 31 0;
v0x136f50b60_0 .var "MAR", 27 0;
v0x136f50bf0_0 .var "PC", 31 0;
v0x136f50ca0_0 .net *"_ivl_3", 0 0, L_0x136f51a90;  1 drivers
o0x1280198a0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x136f50d30_0 name=_ivl_4
v0x136f50e20_0 .var "alu_out", 31 0;
v0x136f50ed0_0 .var "alu_select", 3 0;
v0x136f50f70_0 .net "clk", 0 0, L_0x136f510a0;  1 drivers
o0x128018c40 .functor BUFZ 1, C4<z>; HiZ drive
v0x136f51000_0 .net "clock", 0 0, o0x128018c40;  0 drivers
v0x136f51110_0 .var "cs", 0 0;
I0x137805350 .island tran;
p0x1280196c0 .port I0x137805350, L_0x136f51b50;
v0x136f511c0_0 .net8 "data", 31 0, p0x1280196c0;  1 drivers, strength-aware
v0x136f51250_0 .var/i "i", 31 0;
v0x136f512e0_0 .var "instruction_register", 31 0;
v0x136f51380_0 .var "left", 31 0;
v0x136f51440_0 .var "memory_buffer_register", 31 0;
v0x136f514e0_0 .var "oe", 0 0;
v0x136f51570_0 .var "osc", 0 0;
v0x136f51710_0 .net "out", 0 0, L_0x136f537d0;  1 drivers
v0x136f517b0_0 .var "program_counter", 31 0;
v0x136f51860_0 .var "right", 31 0;
v0x136f51920_0 .var "testbench_data", 31 0;
v0x136f519b0_0 .var "we", 0 0;
L_0x136f51a90 .reduce/nor v0x136f514e0_0;
L_0x136f51b50 .functor MUXZ 32, o0x1280198a0, v0x136f51920_0, L_0x136f51a90, C4<>;
L_0x136f537d0 .part v0x136f4c270_0, 0, 1;
S_0x136f4be60 .scope module, "alu32" "ALU" 6 36, 7 1 0, S_0x136f30660;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "left";
    .port_info 1 /INPUT 32 "right";
    .port_info 2 /INPUT 4 "control";
    .port_info 3 /OUTPUT 32 "out";
v0x136f4c100_0 .net "control", 3 0, v0x136f50ed0_0;  1 drivers
v0x136f4c1c0_0 .net "left", 31 0, v0x136f51380_0;  1 drivers
v0x136f4c270_0 .var "out", 31 0;
v0x136f4c330_0 .net "right", 31 0, v0x136f51860_0;  1 drivers
E_0x136f4c090 .event anyedge, v0x136f4c100_0, v0x136f4c330_0, v0x136f4c1c0_0;
S_0x136f4c440 .scope module, "ram" "single_port_sync_ram_large" 6 22, 8 5 0, S_0x136f30660;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 28 "addr";
    .port_info 2 /INOUT 32 "data";
    .port_info 3 /INPUT 1 "cs_input";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x136f4c610 .param/l "ADDR_WIDTH" 0 8 6, +C4<00000000000000000000000000011100>;
P_0x136f4c650 .param/l "DATA_WIDTH" 0 8 7, +C4<00000000000000000000000000100000>;
P_0x136f4c690 .param/l "DATA_WIDTH_SHIFT" 0 8 8, +C4<00000000000000000000000000000001>;
I0x137805310 .island tran;
p0x128019660 .port I0x137805310, v0x136f50b60_0;
v0x136f50510_0 .net8 "addr", 27 0, p0x128019660;  1 drivers, strength-aware
v0x136f505a0_0 .net "clk", 0 0, o0x128018c40;  alias, 0 drivers
v0x136f506b0_0 .net "cs", 1 0, L_0x136f51c90;  1 drivers
v0x136f50740_0 .net "cs_input", 0 0, v0x136f51110_0;  1 drivers
v0x136f507d0_0 .net8 "data", 31 0, p0x1280196c0;  alias, 1 drivers, strength-aware
v0x136f508a0_0 .net "oe", 0 0, v0x136f514e0_0;  1 drivers
v0x136f509b0_0 .net "we", 0 0, v0x136f519b0_0;  1 drivers
L_0x136f51df0 .part p0x128019660, 27, 1;
L_0x136f523f0 .part L_0x136f51c90, 0, 1;
L_0x136f52ac0 .part L_0x136f51c90, 0, 1;
L_0x136f53140 .part L_0x136f51c90, 1, 1;
L_0x136f536c0 .part L_0x136f51c90, 1, 1;
o0x128018c10 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x128018c10 .port I0x137805310, o0x128018c10;
 .tranvp 28 26 0, I0x137805310, p0x128019660 p0x128018c10;
p0x128018ca0 .port I0x137805350, L_0x136f521b0;
 .tranvp 32 16 0, I0x137805350, p0x1280196c0 p0x128018ca0;
o0x128018f40 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x128018f40 .port I0x137805310, o0x128018f40;
 .tranvp 28 26 0, I0x137805310, p0x128019660 p0x128018f40;
p0x128018fa0 .port I0x137805350, L_0x136f527e0;
 .tranvp 32 16 16, I0x137805350, p0x1280196c0 p0x128018fa0;
o0x1280191e0 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x1280191e0 .port I0x137805310, o0x1280191e0;
 .tranvp 28 26 0, I0x137805310, p0x128019660 p0x1280191e0;
p0x128019240 .port I0x137805350, L_0x136f52ec0;
 .tranvp 32 16 0, I0x137805350, p0x1280196c0 p0x128019240;
o0x128019480 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
p0x128019480 .port I0x137805310, o0x128019480;
 .tranvp 28 26 0, I0x137805310, p0x128019660 p0x128019480;
p0x1280194e0 .port I0x137805350, L_0x136f53480;
 .tranvp 32 16 16, I0x137805350, p0x1280196c0 p0x1280194e0;
S_0x136f4c910 .scope module, "dec" "decoder" 8 21, 9 5 0, S_0x136f4c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 2 "out";
P_0x136f4cad0 .param/l "DECODE_WIDTH" 0 9 7, +C4<00000000000000000000000000000010>;
P_0x136f4cb10 .param/l "ENCODE_WIDTH" 0 9 6, +C4<00000000000000000000000000000001>;
P_0x136f4cb50 .param/l "latency" 1 9 15, +C4<00000000000000000000000000000001>;
L_0x128050010 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x136f4ccf0_0 .net/2u *"_ivl_0", 1 0, L_0x128050010;  1 drivers
v0x136f4cdb0_0 .net "in", 0 0, L_0x136f51df0;  1 drivers
v0x136f4ce50_0 .net "out", 1 0, L_0x136f51c90;  alias, 1 drivers
L_0x136f51c90 .delay 2 (1000,1000,1000) L_0x136f51c90/d;
L_0x136f51c90/d .shift/l 2, L_0x128050010, L_0x136f51df0;
S_0x136f4cee0 .scope module, "u00" "single_port_sync_ram" 8 27, 10 3 0, S_0x136f4c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 26 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x136f4d0a0 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011010>;
P_0x136f4d0e0 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x136f4d120 .param/l "LENGTH" 0 10 6, +C4<0000000000000000000000000000000100000000000000000000000000>;
L_0x136f51f70 .functor AND 1, L_0x136f523f0, v0x136f514e0_0, C4<1>, C4<1>;
L_0x136f52080 .functor AND 1, L_0x136f51f70, L_0x136f51fe0, C4<1>, C4<1>;
v0x136f4d4e0_0 .net *"_ivl_0", 0 0, L_0x136f51f70;  1 drivers
v0x136f4d5a0_0 .net *"_ivl_3", 0 0, L_0x136f51fe0;  1 drivers
v0x136f4d2e0_0 .net *"_ivl_4", 0 0, L_0x136f52080;  1 drivers
o0x128018be0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x136f4d640_0 name=_ivl_6
v0x136f4d6d0_0 .net8 "addr", 25 0, p0x128018c10;  0 drivers, strength-aware
v0x136f4d7b0_0 .net "clk", 0 0, o0x128018c40;  alias, 0 drivers
v0x136f4d850_0 .net "cs", 0 0, L_0x136f523f0;  1 drivers
v0x136f4d8f0_0 .net8 "data", 15 0, p0x128018ca0;  1 drivers, strength-aware
v0x136f4d9a0 .array "mem", 67108863 0, 15 0;
v0x136f4dab0_0 .net "oe", 0 0, v0x136f514e0_0;  alias, 1 drivers
v0x136f4db40_0 .var "tmp_data", 15 0;
v0x136f4dbf0_0 .net "we", 0 0, v0x136f519b0_0;  alias, 1 drivers
E_0x136f4d1d0 .event negedge, v0x136f4d7b0_0;
E_0x136f4d4a0 .event posedge, v0x136f4d7b0_0;
L_0x136f51fe0 .reduce/nor v0x136f519b0_0;
L_0x136f521b0 .functor MUXZ 16, o0x128018be0, v0x136f4db40_0, L_0x136f52080, C4<>;
S_0x136f4dd20 .scope module, "u01" "single_port_sync_ram" 8 35, 10 3 0, S_0x136f4c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 26 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x136f4dee0 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011010>;
P_0x136f4df20 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x136f4df60 .param/l "LENGTH" 0 10 6, +C4<0000000000000000000000000000000100000000000000000000000000>;
L_0x136f524d0 .functor AND 1, L_0x136f52ac0, v0x136f514e0_0, C4<1>, C4<1>;
L_0x136f50930 .functor AND 1, L_0x136f524d0, L_0x136f52660, C4<1>, C4<1>;
v0x136f4e2a0_0 .net *"_ivl_0", 0 0, L_0x136f524d0;  1 drivers
v0x136f4e330_0 .net *"_ivl_3", 0 0, L_0x136f52660;  1 drivers
v0x136f4e0e0_0 .net *"_ivl_4", 0 0, L_0x136f50930;  1 drivers
o0x128018f10 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x136f4e3c0_0 name=_ivl_6
v0x136f4e450_0 .net8 "addr", 25 0, p0x128018f40;  0 drivers, strength-aware
v0x136f4e500_0 .net "clk", 0 0, o0x128018c40;  alias, 0 drivers
v0x136f4e590_0 .net "cs", 0 0, L_0x136f52ac0;  1 drivers
v0x136f4e620_0 .net8 "data", 15 0, p0x128018fa0;  1 drivers, strength-aware
v0x136f4e6d0 .array "mem", 67108863 0, 15 0;
v0x136f4e7f0_0 .net "oe", 0 0, v0x136f514e0_0;  alias, 1 drivers
v0x136f4e8a0_0 .var "tmp_data", 15 0;
v0x136f4e930_0 .net "we", 0 0, v0x136f519b0_0;  alias, 1 drivers
L_0x136f52660 .reduce/nor v0x136f519b0_0;
L_0x136f527e0 .functor MUXZ 16, o0x128018f10, v0x136f4e8a0_0, L_0x136f50930, C4<>;
S_0x136f4ea30 .scope module, "u10" "single_port_sync_ram" 8 44, 10 3 0, S_0x136f4c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 26 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x136f4ebf0 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011010>;
P_0x136f4ec30 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x136f4ec70 .param/l "LENGTH" 0 10 6, +C4<0000000000000000000000000000000100000000000000000000000000>;
L_0x136f52c20 .functor AND 1, L_0x136f53140, v0x136f514e0_0, C4<1>, C4<1>;
L_0x136f52e30 .functor AND 1, L_0x136f52c20, L_0x136f52c90, C4<1>, C4<1>;
v0x136f4efd0_0 .net *"_ivl_0", 0 0, L_0x136f52c20;  1 drivers
v0x136f4f060_0 .net *"_ivl_3", 0 0, L_0x136f52c90;  1 drivers
v0x136f4ee10_0 .net *"_ivl_4", 0 0, L_0x136f52e30;  1 drivers
o0x1280191b0 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x136f4f0f0_0 name=_ivl_6
v0x136f4f180_0 .net8 "addr", 25 0, p0x1280191e0;  0 drivers, strength-aware
v0x136f4f250_0 .net "clk", 0 0, o0x128018c40;  alias, 0 drivers
v0x136f4f320_0 .net "cs", 0 0, L_0x136f53140;  1 drivers
v0x136f4f3b0_0 .net8 "data", 15 0, p0x128019240;  1 drivers, strength-aware
v0x136f4f440 .array "mem", 67108863 0, 15 0;
v0x136f4f550_0 .net "oe", 0 0, v0x136f514e0_0;  alias, 1 drivers
v0x136f4f5e0_0 .var "tmp_data", 15 0;
v0x136f4f680_0 .net "we", 0 0, v0x136f519b0_0;  alias, 1 drivers
L_0x136f52c90 .reduce/nor v0x136f519b0_0;
L_0x136f52ec0 .functor MUXZ 16, o0x1280191b0, v0x136f4f5e0_0, L_0x136f52e30, C4<>;
S_0x136f4f7c0 .scope module, "u11" "single_port_sync_ram" 8 52, 10 3 0, S_0x136f4c440;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INOUT 26 "addr";
    .port_info 2 /INOUT 16 "data";
    .port_info 3 /INPUT 1 "cs";
    .port_info 4 /INPUT 1 "we";
    .port_info 5 /INPUT 1 "oe";
P_0x136f4f9c0 .param/l "ADDR_WIDTH" 0 10 4, +C4<00000000000000000000000000011010>;
P_0x136f4fa00 .param/l "DATA_WIDTH" 0 10 5, +C4<00000000000000000000000000010000>;
P_0x136f4fa40 .param/l "LENGTH" 0 10 6, +C4<0000000000000000000000000000000100000000000000000000000000>;
L_0x136f53220 .functor AND 1, L_0x136f536c0, v0x136f514e0_0, C4<1>, C4<1>;
L_0x136f53350 .functor AND 1, L_0x136f53220, L_0x136f53290, C4<1>, C4<1>;
v0x136f4fd80_0 .net *"_ivl_0", 0 0, L_0x136f53220;  1 drivers
v0x136f4fe10_0 .net *"_ivl_3", 0 0, L_0x136f53290;  1 drivers
v0x136f4fbc0_0 .net *"_ivl_4", 0 0, L_0x136f53350;  1 drivers
o0x128019450 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x136f4fea0_0 name=_ivl_6
v0x136f4ff30_0 .net8 "addr", 25 0, p0x128019480;  0 drivers, strength-aware
v0x136f4ffd0_0 .net "clk", 0 0, o0x128018c40;  alias, 0 drivers
v0x136f50060_0 .net "cs", 0 0, L_0x136f536c0;  1 drivers
v0x136f50100_0 .net8 "data", 15 0, p0x1280194e0;  1 drivers, strength-aware
v0x136f501b0 .array "mem", 67108863 0, 15 0;
v0x136f502c0_0 .net "oe", 0 0, v0x136f514e0_0;  alias, 1 drivers
v0x136f50350_0 .var "tmp_data", 15 0;
v0x136f503f0_0 .net "we", 0 0, v0x136f519b0_0;  alias, 1 drivers
L_0x136f53290 .reduce/nor v0x136f519b0_0;
L_0x136f53480 .functor MUXZ 16, o0x128019450, v0x136f50350_0, L_0x136f53350, C4<>;
    .scope S_0x136f3baf0;
T_0 ;
    %wait E_0x136f08c30;
    %load/vec4 v0x136f4ad90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136f31b10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x136f4ab50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0x136f4abf0_0;
    %assign/vec4 v0x136f31b10_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0x136f31b10_0;
    %load/vec4 v0x136f4abf0_0;
    %add;
    %assign/vec4 v0x136f31b10_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x136f3baf0;
T_1 ;
    %wait E_0x136f05750;
    %load/vec4 v0x136f31b10_0;
    %assign/vec4 v0x136f4aca0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x136f04f70;
T_2 ;
    %wait E_0x136f4aeb0;
    %load/vec4 v0x136f4b3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %jmp T_2.7;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4afb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f4aef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b0f0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %jmp T_2.7;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4afb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f4aef0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b1a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b050_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b0f0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b340_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4afb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f4aef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b0f0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b340_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4afb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x136f4aef0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b1a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b050_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x136f4b0f0_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f4b290_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x136f050e0;
T_3 ;
    %wait E_0x136f4b560;
    %load/vec4 v0x136f4b7d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f4b870_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f4b870_0, 0;
T_3.1 ;
    %load/vec4 v0x136f4b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x136f4b710_0;
    %assign/vec4 v0x136f4ba00_0, 0;
T_3.2 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x136f050e0;
T_4 ;
    %wait E_0x136f344c0;
    %load/vec4 v0x136f4b710_0;
    %parti/s 5, 28, 6;
    %pad/u 4;
    %assign/vec4 v0x136f4b660_0, 0;
    %load/vec4 v0x136f4b710_0;
    %parti/s 27, 0, 2;
    %pad/u 28;
    %assign/vec4 v0x136f4b950_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x136f304f0;
T_5 ;
    %wait E_0x136f4bb30;
    %load/vec4 v0x136f4bd60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136f4bcc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x136f4bc20_0;
    %assign/vec4 v0x136f4bcc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x136f4cee0;
T_6 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f4d850_0;
    %load/vec4 v0x136f4dbf0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x136f4d8f0_0;
    %load/vec4 v0x136f4d6d0_0;
    %pad/u 28;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136f4d9a0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x136f4cee0;
T_7 ;
    %wait E_0x136f4d1d0;
    %load/vec4 v0x136f4d850_0;
    %load/vec4 v0x136f4dbf0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x136f4d6d0_0;
    %pad/u 28;
    %ix/vec4 4;
    %load/vec4a v0x136f4d9a0, 4;
    %assign/vec4 v0x136f4db40_0, 0;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x136f4dd20;
T_8 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f4e590_0;
    %load/vec4 v0x136f4e930_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x136f4e620_0;
    %load/vec4 v0x136f4e450_0;
    %pad/u 28;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136f4e6d0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x136f4dd20;
T_9 ;
    %wait E_0x136f4d1d0;
    %load/vec4 v0x136f4e590_0;
    %load/vec4 v0x136f4e930_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x136f4e450_0;
    %pad/u 28;
    %ix/vec4 4;
    %load/vec4a v0x136f4e6d0, 4;
    %assign/vec4 v0x136f4e8a0_0, 0;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x136f4ea30;
T_10 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f4f320_0;
    %load/vec4 v0x136f4f680_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x136f4f3b0_0;
    %load/vec4 v0x136f4f180_0;
    %pad/u 28;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136f4f440, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x136f4ea30;
T_11 ;
    %wait E_0x136f4d1d0;
    %load/vec4 v0x136f4f320_0;
    %load/vec4 v0x136f4f680_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x136f4f180_0;
    %pad/u 28;
    %ix/vec4 4;
    %load/vec4a v0x136f4f440, 4;
    %assign/vec4 v0x136f4f5e0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x136f4f7c0;
T_12 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f50060_0;
    %load/vec4 v0x136f503f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x136f50100_0;
    %load/vec4 v0x136f4ff30_0;
    %pad/u 28;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x136f501b0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x136f4f7c0;
T_13 ;
    %wait E_0x136f4d1d0;
    %load/vec4 v0x136f50060_0;
    %load/vec4 v0x136f503f0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0x136f4ff30_0;
    %pad/u 28;
    %ix/vec4 4;
    %load/vec4a v0x136f501b0, 4;
    %assign/vec4 v0x136f50350_0, 0;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x136f4be60;
T_14 ;
    %wait E_0x136f4c090;
    %load/vec4 v0x136f4c100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %and;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %or;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %add;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %sub;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x136f4c1c0_0;
    %load/vec4 v0x136f4c330_0;
    %nor;
    %store/vec4 v0x136f4c270_0, 0, 32;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x136f30660;
T_15 ;
    %pushi/vec4 256, 0, 32;
    %store/vec4 v0x136f517b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f512e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f51440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f50ad0_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_0x136f30660;
T_16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x136f51570_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x136f30660;
T_17 ;
    %delay 10000, 0;
    %load/vec4 v0x136f51570_0;
    %inv;
    %store/vec4 v0x136f51570_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0x136f30660;
T_18 ;
    %vpi_call 6 56 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 6 57 "$dumpvars" {0 0 0};
    %wait E_0x136f4d4a0;
    %pushi/vec4 256, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871187, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 257, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 273, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 258, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 805306643, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 259, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871185, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 260, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 805306642, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 261, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871187, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 262, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 274, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 263, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 805306643, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 264, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871186, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 265, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 805306643, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 266, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871188, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 267, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 277, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 268, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 805306644, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 269, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 536871188, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 270, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 1342177282, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 271, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 1610612992, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 272, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 268435456, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 273, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 274, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 275, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 276, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 10, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 277, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x136f51920_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 256, 0, 32;
    %assign/vec4 v0x136f50bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x136f51250_0, 0, 32;
T_18.0 ;
    %load/vec4 v0x136f51250_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_18.1, 5;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f517b0_0;
    %pad/u 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f511c0_0;
    %assign/vec4 v0x136f512e0_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f517b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136f517b0_0, 0, 32;
    %load/vec4 v0x136f512e0_0;
    %parti/s 4, 28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %jmp T_18.9;
T_18.2 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f512e0_0;
    %parti/s 28, 0, 2;
    %assign/vec4 v0x136f50b60_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f511c0_0;
    %assign/vec4 v0x136f51440_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f51440_0;
    %assign/vec4 v0x136f50ad0_0, 0;
    %jmp T_18.9;
T_18.3 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f512e0_0;
    %parti/s 28, 0, 2;
    %assign/vec4 v0x136f50b60_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f50ad0_0;
    %assign/vec4 v0x136f51440_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %load/vec4 v0x136f51440_0;
    %assign/vec4 v0x136f51920_0, 0;
    %jmp T_18.9;
T_18.4 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f512e0_0;
    %parti/s 28, 0, 2;
    %assign/vec4 v0x136f50b60_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f511c0_0;
    %assign/vec4 v0x136f51440_0, 0;
    %wait E_0x136f4d4a0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x136f50ed0_0, 0;
    %load/vec4 v0x136f50ad0_0;
    %assign/vec4 v0x136f51380_0, 0;
    %load/vec4 v0x136f51440_0;
    %assign/vec4 v0x136f51860_0, 0;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f50e20_0;
    %assign/vec4 v0x136f50ad0_0, 0;
    %jmp T_18.9;
T_18.5 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f50bf0_0;
    %subi 1, 0, 32;
    %assign/vec4 v0x136f50bf0_0, 0;
    %jmp T_18.9;
T_18.6 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f512e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 1, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.12, 4;
    %load/vec4 v0x136f50ad0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %load/vec4 v0x136f50bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x136f50bf0_0, 0;
    %jmp T_18.11;
T_18.10 ;
    %load/vec4 v0x136f512e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.15, 4;
    %load/vec4 v0x136f50ad0_0;
    %cmpi/u 0, 0, 32;
    %flag_get/vec4 5;
    %and;
T_18.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.13, 8;
    %load/vec4 v0x136f50bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x136f50bf0_0, 0;
    %jmp T_18.14;
T_18.13 ;
    %load/vec4 v0x136f512e0_0;
    %parti/s 2, 26, 6;
    %cmpi/e 2, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_18.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x136f50ad0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_18.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.16, 8;
    %load/vec4 v0x136f50bf0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x136f50bf0_0, 0;
T_18.16 ;
T_18.14 ;
T_18.11 ;
    %jmp T_18.9;
T_18.7 ;
    %wait E_0x136f4d4a0;
    %load/vec4 v0x136f512e0_0;
    %parti/s 28, 0, 2;
    %pad/u 32;
    %assign/vec4 v0x136f50bf0_0, 0;
    %jmp T_18.9;
T_18.8 ;
    %wait E_0x136f4d4a0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x136f50ad0_0, 0;
    %jmp T_18.9;
T_18.9 ;
    %pop/vec4 1;
    %load/vec4 v0x136f51250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x136f51250_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %wait E_0x136f4d4a0;
    %pushi/vec4 269, 0, 28;
    %assign/vec4 v0x136f50b60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x136f519b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f51110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x136f514e0_0, 0;
    %wait E_0x136f4d4a0;
    %delay 20000, 0;
    %vpi_call 6 133 "$finish" {0 0 0};
    %end;
    .thread T_18;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "modules/AC.v";
    "modules/control.v";
    "modules/InstructionRegister.v";
    "modules/PC.v";
    "tests/cpu_test.v";
    "modules/ALU.v";
    "modules/ram_large.v";
    "modules/decoder.v";
    "modules/ram.v";
