INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/Pc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v" into library xil_defaultlib
WARNING: [VRFC 10-9157] macro 'INSTRUCTION_SIZE' is redefined [C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/ArmProcessor.v:23]
INFO: [VRFC 10-311] analyzing module ArmProcessor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Evan/Documents/SYSC_4310_ARM_Verilog/arm-lab3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
