<?xml version="1.0" encoding="UTF-8"?>
<BuildStatus>
    <Strategy name="Strategy1">
        <Milestone name="Convert_HDL" build_result="2" build_time="1699626235">
            <Task name="HDL_Conv" build_result="2" update_result="0" update_time="1699626235"/>
        </Milestone>
        <Milestone name="Export" build_result="0" build_time="0">
            <Task name="IBIS" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVlg" build_result="0" update_result="3" update_time="0"/>
            <Task name="TimingSimFileVHD" build_result="0" update_result="3" update_time="0"/>
            <Task name="Bitgen" build_result="2" update_result="0" update_time="1699626264"/>
            <Task name="Promgen" build_result="2" update_result="0" update_time="1699626267"/>
        </Milestone>
        <Milestone name="Generate_HDL" build_result="2" build_time="1699626235">
            <Task name="HDL_Gen" build_result="2" update_result="0" update_time="1699626235"/>
        </Milestone>
        <Milestone name="Map" build_result="2" build_time="1699626249">
            <Task name="Map" build_result="2" update_result="0" update_time="1699626249"/>
            <Task name="MapTrace" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVerilogSimFile" build_result="0" update_result="3" update_time="0"/>
            <Task name="MapVHDLSimFile" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="PAR" build_result="2" build_time="1699626259">
            <Task name="PAR" build_result="2" update_result="0" update_time="1699626259"/>
            <Task name="PARTrace" build_result="2" update_result="0" update_time="1699626261"/>
            <Task name="IOTiming" build_result="0" update_result="3" update_time="0"/>
        </Milestone>
        <Milestone name="Synthesis" build_result="2" build_time="1699626248">
            <Task name="Synplify_Synthesis" build_result="2" update_result="0" update_time="1699626248"/>
        </Milestone>
        <Milestone name="TOOL_Report" build_result="0" build_time="0">
            <Task name="HDLE" build_result="2" update_result="0" update_time="1701602097"/>
        </Milestone>
        <Milestone name="Translate" build_result="2" build_time="1699626248">
            <Task name="Translate" build_result="2" update_result="0" update_time="1699626248"/>
        </Milestone>
        <Report name="AnteaLab2_impl1.bgn" last_build_time="1699626264" last_build_size="4392"/>
        <Report name="AnteaLab2_impl1.bit" last_build_time="1699626264" last_build_size="100869"/>
        <Report name="AnteaLab2_impl1.edi" last_build_time="1699626246" last_build_size="110155"/>
        <Report name="AnteaLab2_impl1.mcs" last_build_time="1699626267" last_build_size="283731"/>
        <Report name="AnteaLab2_impl1.ncd" last_build_time="1699626259" last_build_size="115377"/>
        <Report name="AnteaLab2_impl1.ngd" last_build_time="1699626248" last_build_size="99796"/>
        <Report name="AnteaLab2_impl1.twr" last_build_time="1699626261" last_build_size="45708"/>
        <Report name="AnteaLab2_impl1_map.ncd" last_build_time="1699626249" last_build_size="82260"/>
        <Report name="lab2.v" last_build_time="1699626235" last_build_size="1457"/>
    </Strategy>
</BuildStatus>
