INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NEEL/Downloads/verilog/combinational circuit/full_subtractor/full_subtractor.srcs/sources_1/new/full_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_subtractor
INFO: [VRFC 10-311] analyzing module half_subtractor
