set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {Mdatapath.vo Mdatapath_v.sdo}}
	{{"Fast Model"} {Mdatapath_fast.vo Mdatapath_v_fast.sdo}}
}
