###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       111275   # Number of WRITE/WRITEP commands
num_reads_done                 =       387572   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       337030   # Number of read row buffer hits
num_read_cmds                  =       387572   # Number of READ/READP commands
num_writes_done                =       111277   # Number of read requests issued
num_write_row_hits             =        80129   # Number of write row buffer hits
num_act_cmds                   =        81943   # Number of ACT commands
num_pre_cmds                   =        81921   # Number of PRE commands
num_ondemand_pres              =        64517   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9276678   # Cyles of rank active rank.0
rank_active_cycles.1           =      8941207   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       723322   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1058793   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       458642   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         3376   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          970   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1258   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1108   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          335   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          453   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          738   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1283   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1189   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29497   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           27   # Write cmd latency (cycles)
write_latency[20-39]           =          568   # Write cmd latency (cycles)
write_latency[40-59]           =          883   # Write cmd latency (cycles)
write_latency[60-79]           =         2214   # Write cmd latency (cycles)
write_latency[80-99]           =         4515   # Write cmd latency (cycles)
write_latency[100-119]         =         5984   # Write cmd latency (cycles)
write_latency[120-139]         =         8719   # Write cmd latency (cycles)
write_latency[140-159]         =         8270   # Write cmd latency (cycles)
write_latency[160-179]         =         7373   # Write cmd latency (cycles)
write_latency[180-199]         =         6951   # Write cmd latency (cycles)
write_latency[200-]            =        65771   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       199754   # Read request latency (cycles)
read_latency[40-59]            =        59578   # Read request latency (cycles)
read_latency[60-79]            =        39479   # Read request latency (cycles)
read_latency[80-99]            =        12982   # Read request latency (cycles)
read_latency[100-119]          =         8885   # Read request latency (cycles)
read_latency[120-139]          =         6971   # Read request latency (cycles)
read_latency[140-159]          =         5273   # Read request latency (cycles)
read_latency[160-179]          =         4503   # Read request latency (cycles)
read_latency[180-199]          =         3678   # Read request latency (cycles)
read_latency[200-]             =        46469   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.55485e+08   # Write energy
read_energy                    =  1.56269e+09   # Read energy
act_energy                     =  2.24196e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.47195e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  5.08221e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.78865e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.57931e+09   # Active standby energy rank.1
average_read_latency           =       100.36   # Average read request latency (cycles)
average_interarrival           =       20.046   # Average request interarrival latency (cycles)
total_energy                   =  1.52704e+10   # Total energy (pJ)
average_power                  =      1527.04   # Average power (mW)
average_bandwidth              =      4.25684   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       122123   # Number of WRITE/WRITEP commands
num_reads_done                 =       397999   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       347619   # Number of read row buffer hits
num_read_cmds                  =       398000   # Number of READ/READP commands
num_writes_done                =       122143   # Number of read requests issued
num_write_row_hits             =        91493   # Number of write row buffer hits
num_act_cmds                   =        81227   # Number of ACT commands
num_pre_cmds                   =        81206   # Number of PRE commands
num_ondemand_pres              =        62651   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9093628   # Cyles of rank active rank.0
rank_active_cycles.1           =      9028303   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       906372   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       971697   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       479511   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4000   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          924   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         1262   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1020   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          337   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          444   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          692   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1263   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1103   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29587   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           23   # Write cmd latency (cycles)
write_latency[20-39]           =          764   # Write cmd latency (cycles)
write_latency[40-59]           =         1377   # Write cmd latency (cycles)
write_latency[60-79]           =         3551   # Write cmd latency (cycles)
write_latency[80-99]           =         6391   # Write cmd latency (cycles)
write_latency[100-119]         =         8188   # Write cmd latency (cycles)
write_latency[120-139]         =         9369   # Write cmd latency (cycles)
write_latency[140-159]         =         8515   # Write cmd latency (cycles)
write_latency[160-179]         =         7845   # Write cmd latency (cycles)
write_latency[180-199]         =         7330   # Write cmd latency (cycles)
write_latency[200-]            =        68770   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       194822   # Read request latency (cycles)
read_latency[40-59]            =        66240   # Read request latency (cycles)
read_latency[60-79]            =        44449   # Read request latency (cycles)
read_latency[80-99]            =        14447   # Read request latency (cycles)
read_latency[100-119]          =         9549   # Read request latency (cycles)
read_latency[120-139]          =         7424   # Read request latency (cycles)
read_latency[140-159]          =         5546   # Read request latency (cycles)
read_latency[160-179]          =         4547   # Read request latency (cycles)
read_latency[180-199]          =         3705   # Read request latency (cycles)
read_latency[200-]             =        47270   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.09638e+08   # Write energy
read_energy                    =  1.60474e+09   # Read energy
act_energy                     =  2.22237e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.35059e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66415e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.67442e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63366e+09   # Active standby energy rank.1
average_read_latency           =      101.827   # Average read request latency (cycles)
average_interarrival           =      19.2253   # Average request interarrival latency (cycles)
total_energy                   =  1.53508e+10   # Total energy (pJ)
average_power                  =      1535.08   # Average power (mW)
average_bandwidth              =      4.43855   # Average bandwidth
