
@InProceedings{	  Ding2018a,
  author	= {Ding, Ruizhou and Liu, Zeye and Blanton, R. D.Shawn and
		  Marculescu, Diana},
  booktitle	= {Proc. Asia South Pacific Des. Autom. Conf. ASP-DAC},
  doi		= {10.1109/ASPDAC.2018.8297274},
  isbn		= {9781509006021},
  month		= feb,
  pages		= {1--8},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Quantized deep neural networks for energy efficient
		  hardware-based inference}},
  volume	= {2018-Janua},
  year		= {2018}
}

@InProceedings{	  Goel2019,
  author	= {Goel, Abhinav and Liu, Zeye and Blanton, Ronald D.},
  booktitle	= {Proc. - 2018 IEEE Int. Conf. Big Data, Big Data 2018},
  doi		= {10.1109/BigData.2018.8622329},
  isbn		= {9781538650356},
  keywords	= {ASIC,approximate computing,deep neural networks,low power
		  design},
  month		= jan,
  pages		= {4723--4729},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{CompactNet: High Accuracy Deep Neural Network Optimized
		  for On-Chip Implementation}},
  year		= {2019}
}

@Article{	  Hirtzlin2019,
  archiveprefix	= {arXiv},
  arxivid	= {1906.00915},
  author	= {Hirtzlin, Tifenn and Penkovsky, Bogdan and Bocquet, Marc
		  and Klein, Jacques Olivier and Portal, Jean Michel and
		  Querlioz, Damien},
  doi		= {10.1109/ACCESS.2019.2921104},
  eprint	= {1906.00915},
  issn		= {21693536},
  journal	= {IEEE Access},
  keywords	= {Binarized neural network,MRAM,embedded system,in memory
		  computing,stochastic computing},
  pages		= {76394--76403},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Stochastic Computing for Hardware Implementation of
		  Binarized Neural Networks}},
  volume	= {7},
  year		= {2019}
}

@InProceedings{	  HokchhayTann2016,
  author	= {{Hokchhay Tann} and {Soheil Hashemi} and {R. Iris Bahar}
		  and {Sherief Reda}},
  title		= {{Runtime configurable deep neural networks for
		  energy-accuracy trade-off}},
  url		= {https://ieeexplore.ieee.org/document/7750982},
  year		= {2016}
}

@InProceedings{	  Jiang2018,
  author	= {Jiang, Zhewei and Yin, Shihui and Seok, Mingoo and Seo,
		  Jae Sun},
  booktitle	= {Dig. Tech. Pap. - Symp. VLSI Technol.},
  doi		= {10.1109/VLSIT.2018.8510687},
  isbn		= {9781538642160},
  issn		= {07431562},
  month		= oct,
  pages		= {173--174},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{XNOR-SRAM: In-memory computing SRAM macro for
		  binary/ternary deep neural networks}},
  volume	= {2018-June},
  year		= {2018}
}

@Article{	  MoranCostoya2019,
  author	= {{Moran Costoya}, Alejandro and Frasser, Christiam F. and
		  Roca, Miquel and Rossello, Josep L.},
  doi		= {10.1109/TC.2019.2949300},
  issn		= {0018-9340},
  journal	= {IEEE Trans. Comput.},
  pages		= {1--1},
  title		= {{Energy-Efficient Pattern Recognition Hardware with
		  Elementary Cellular Automata}},
  url		= {https://ieeexplore.ieee.org/document/8883070/},
  year		= {2019}
}

@InProceedings{	  Sun2018,
  author	= {Sun, Xiaoyu and Peng, Xiaochen and Chen, Pai Yu and Liu,
		  Rui and Seo, Jae Sun and Yu, Shimeng},
  booktitle	= {Proc. Asia South Pacific Des. Autom. Conf. ASP-DAC},
  doi		= {10.1109/ASPDAC.2018.8297384},
  isbn		= {9781509006021},
  month		= feb,
  pages		= {574--579},
  publisher	= {Institute of Electrical and Electronics Engineers Inc.},
  title		= {{Fully parallel RRAM synaptic array for implementing
		  binary neural network with (+1, -1) weights and (+1, 0)
		  neurons}},
  volume	= {2018-Janua},
  year		= {2018}
}
