
Control_ecu.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002426  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002426  000024ba  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001b  00800078  00800078  000024d2  2**0
                  ALLOC
  3 .stab         00002664  00000000  00000000  000024d4  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000013be  00000000  00000000  00004b38  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00005ef6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00006036  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  000061a6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00007def  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00008cda  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00009a88  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00009be8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00009e75  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000a643  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 18 0e 	jmp	0x1c30	; 0x1c30 <__vector_3>
      10:	0c 94 e5 0d 	jmp	0x1bca	; 0x1bca <__vector_4>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 b2 0d 	jmp	0x1b64	; 0x1b64 <__vector_6>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 7f 0d 	jmp	0x1afe	; 0x1afe <__vector_8>
      24:	0c 94 19 0d 	jmp	0x1a32	; 0x1a32 <__vector_9>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 4c 0d 	jmp	0x1a98	; 0x1a98 <__vector_19>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e2       	ldi	r30, 0x26	; 38
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a8 e7       	ldi	r26, 0x78	; 120
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a3 39       	cpi	r26, 0x93	; 147
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 02 07 	call	0xe04	; 0xe04 <main>
      8a:	0c 94 11 12 	jmp	0x2422	; 0x2422 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 da 11 	jmp	0x23b4	; 0x23b4 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 e6 11 	jmp	0x23cc	; 0x23cc <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 e6 11 	jmp	0x23cc	; 0x23cc <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 da 11 	jmp	0x23b4	; 0x23b4 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 f6 11 	jmp	0x23ec	; 0x23ec <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 e6 11 	jmp	0x23cc	; 0x23cc <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 e6 11 	jmp	0x23cc	; 0x23cc <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 e6 11 	jmp	0x23cc	; 0x23cc <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 02 12 	jmp	0x2404	; 0x2404 <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 ea 11 	jmp	0x23d4	; 0x23d4 <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 06 12 	jmp	0x240c	; 0x240c <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__pack_f+0x178>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__pack_f+0x172>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__pack_f+0x17c>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__pack_f+0x114>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__pack_f+0x76>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__pack_f+0xca>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__pack_f+0x86>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__pack_f+0x7e>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__pack_f+0x9c>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__pack_f+0x94>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__pack_f+0xbe>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__pack_f+0xee>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__pack_f+0xf6>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__pack_f+0xf6>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__pack_f+0x10e>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__pack_f+0x162>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__pack_f+0x172>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__pack_f+0x144>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__pack_f+0x154>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__pack_f+0x14c>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__pack_f+0x162>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__pack_f+0x164>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__pack_f+0x17c>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <buzzer_init>:

/*
 * Description:
 * Initialization function for Buzzer
 */
void buzzer_init(void){
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	GPIO_setupPinDirection(BUZZER_PORT_ID, BUZZER_PIN_ID, PIN_OUTPUT);
     b4e:	82 e0       	ldi	r24, 0x02	; 2
     b50:	67 e0       	ldi	r22, 0x07	; 7
     b52:	41 e0       	ldi	r20, 0x01	; 1
     b54:	0e 94 a9 09 	call	0x1352	; 0x1352 <GPIO_setupPinDirection>
}
     b58:	cf 91       	pop	r28
     b5a:	df 91       	pop	r29
     b5c:	08 95       	ret

00000b5e <buzzer_ON>:

/*
 * Description:
 * Function to start the buzzer
 */
void buzzer_ON(void){
     b5e:	df 93       	push	r29
     b60:	cf 93       	push	r28
     b62:	cd b7       	in	r28, 0x3d	; 61
     b64:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_HIGH);
     b66:	82 e0       	ldi	r24, 0x02	; 2
     b68:	67 e0       	ldi	r22, 0x07	; 7
     b6a:	41 e0       	ldi	r20, 0x01	; 1
     b6c:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
}
     b70:	cf 91       	pop	r28
     b72:	df 91       	pop	r29
     b74:	08 95       	ret

00000b76 <buzzer_OFF>:

/*
 * Description:
 * Function to stop the buzzer
 */
void buzzer_OFF(void){
     b76:	df 93       	push	r29
     b78:	cf 93       	push	r28
     b7a:	cd b7       	in	r28, 0x3d	; 61
     b7c:	de b7       	in	r29, 0x3e	; 62
	GPIO_writePin(BUZZER_PORT_ID, BUZZER_PIN_ID, LOGIC_LOW);
     b7e:	82 e0       	ldi	r24, 0x02	; 2
     b80:	67 e0       	ldi	r22, 0x07	; 7
     b82:	40 e0       	ldi	r20, 0x00	; 0
     b84:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
}
     b88:	cf 91       	pop	r28
     b8a:	df 91       	pop	r29
     b8c:	08 95       	ret

00000b8e <timer_function>:
uint16 g_tick = 0;   /*counter for the first callback function of the timer*/
uint8 g_timer_flag = 1;   /*flag to stop everything until timer finishes*/
uint16 g_tick2 = 0;   /*counter for the second callback function of the timer*/
uint8 g_mismatch_flag =0;     /*flag to indicate whether password entered at first is right or wrong*/

void timer_function(void){   /*the first callback function for the timer*/
     b8e:	df 93       	push	r29
     b90:	cf 93       	push	r28
     b92:	cd b7       	in	r28, 0x3d	; 61
     b94:	de b7       	in	r29, 0x3e	; 62

	g_tick++;       /*increment counter each interrupt*/
     b96:	80 91 85 00 	lds	r24, 0x0085
     b9a:	90 91 86 00 	lds	r25, 0x0086
     b9e:	01 96       	adiw	r24, 0x01	; 1
     ba0:	90 93 86 00 	sts	0x0086, r25
     ba4:	80 93 85 00 	sts	0x0085, r24
	 * at the first 15 seconds (from first interrupt to int. no. 468) rotate motor Clock-wise
	 * at the next 3 seconds (from int. no. 468 to int. no. 562) stop the motor
	 * at the next 15 seconds (from int. no. 562 to int. no. 1031) rotate motor Anti Clock-wise
	 * at the end (when we reach int. no. 1031) stop the motor and de-initialize the timer and clear flags
	 */
	if(g_tick == 1){
     ba8:	80 91 85 00 	lds	r24, 0x0085
     bac:	90 91 86 00 	lds	r25, 0x0086
     bb0:	81 30       	cpi	r24, 0x01	; 1
     bb2:	91 05       	cpc	r25, r1
     bb4:	29 f4       	brne	.+10     	; 0xbc0 <timer_function+0x32>
		DcMotor_Rotate(CW, 100);
     bb6:	82 e0       	ldi	r24, 0x02	; 2
     bb8:	64 e6       	ldi	r22, 0x64	; 100
     bba:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <DcMotor_Rotate>
     bbe:	30 c0       	rjmp	.+96     	; 0xc20 <timer_function+0x92>
	}
	else if(g_tick == 468){
     bc0:	80 91 85 00 	lds	r24, 0x0085
     bc4:	90 91 86 00 	lds	r25, 0x0086
     bc8:	21 e0       	ldi	r18, 0x01	; 1
     bca:	84 3d       	cpi	r24, 0xD4	; 212
     bcc:	92 07       	cpc	r25, r18
     bce:	29 f4       	brne	.+10     	; 0xbda <timer_function+0x4c>
		DcMotor_Rotate(STOP, 0);
     bd0:	80 e0       	ldi	r24, 0x00	; 0
     bd2:	60 e0       	ldi	r22, 0x00	; 0
     bd4:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <DcMotor_Rotate>
     bd8:	23 c0       	rjmp	.+70     	; 0xc20 <timer_function+0x92>
	}
	else if(g_tick == 562){
     bda:	80 91 85 00 	lds	r24, 0x0085
     bde:	90 91 86 00 	lds	r25, 0x0086
     be2:	22 e0       	ldi	r18, 0x02	; 2
     be4:	82 33       	cpi	r24, 0x32	; 50
     be6:	92 07       	cpc	r25, r18
     be8:	29 f4       	brne	.+10     	; 0xbf4 <timer_function+0x66>
		DcMotor_Rotate(A_CW, 100);
     bea:	81 e0       	ldi	r24, 0x01	; 1
     bec:	64 e6       	ldi	r22, 0x64	; 100
     bee:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <DcMotor_Rotate>
     bf2:	16 c0       	rjmp	.+44     	; 0xc20 <timer_function+0x92>
	}
	else if(g_tick == 1031){
     bf4:	80 91 85 00 	lds	r24, 0x0085
     bf8:	90 91 86 00 	lds	r25, 0x0086
     bfc:	24 e0       	ldi	r18, 0x04	; 4
     bfe:	87 30       	cpi	r24, 0x07	; 7
     c00:	92 07       	cpc	r25, r18
     c02:	71 f4       	brne	.+28     	; 0xc20 <timer_function+0x92>
		DcMotor_Rotate(STOP, 0);
     c04:	80 e0       	ldi	r24, 0x00	; 0
     c06:	60 e0       	ldi	r22, 0x00	; 0
     c08:	0e 94 e9 08 	call	0x11d2	; 0x11d2 <DcMotor_Rotate>
		g_tick = 0;
     c0c:	10 92 86 00 	sts	0x0086, r1
     c10:	10 92 85 00 	sts	0x0085, r1
		g_timer_flag = 0;
     c14:	10 92 68 00 	sts	0x0068, r1
		Timer_DeInit(2);
     c18:	82 e0       	ldi	r24, 0x02	; 2
     c1a:	90 e0       	ldi	r25, 0x00	; 0
     c1c:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <Timer_DeInit>
	}
}
     c20:	cf 91       	pop	r28
     c22:	df 91       	pop	r29
     c24:	08 95       	ret

00000c26 <timer_function2>:

void timer_function2(void){    /*the second callback function for the timer*/
     c26:	df 93       	push	r29
     c28:	cf 93       	push	r28
     c2a:	cd b7       	in	r28, 0x3d	; 61
     c2c:	de b7       	in	r29, 0x3e	; 62

	g_tick2++;    /*increment counter each interrupt*/
     c2e:	80 91 87 00 	lds	r24, 0x0087
     c32:	90 91 88 00 	lds	r25, 0x0088
     c36:	01 96       	adiw	r24, 0x01	; 1
     c38:	90 93 88 00 	sts	0x0088, r25
     c3c:	80 93 87 00 	sts	0x0087, r24

	/*
	 * at the first minute (from first interrupt to int. no. 1875) open the buzzer
	 * at the end of the minute (at int. no. 1875) turn off the buzzer and de-initialize the timer and clear flags
	 */
	if(g_tick2 == 1){
     c40:	80 91 87 00 	lds	r24, 0x0087
     c44:	90 91 88 00 	lds	r25, 0x0088
     c48:	81 30       	cpi	r24, 0x01	; 1
     c4a:	91 05       	cpc	r25, r1
     c4c:	19 f4       	brne	.+6      	; 0xc54 <timer_function2+0x2e>
		buzzer_ON();
     c4e:	0e 94 af 05 	call	0xb5e	; 0xb5e <buzzer_ON>
     c52:	12 c0       	rjmp	.+36     	; 0xc78 <timer_function2+0x52>
	}
	else if(g_tick2 == 1875){
     c54:	80 91 87 00 	lds	r24, 0x0087
     c58:	90 91 88 00 	lds	r25, 0x0088
     c5c:	27 e0       	ldi	r18, 0x07	; 7
     c5e:	83 35       	cpi	r24, 0x53	; 83
     c60:	92 07       	cpc	r25, r18
     c62:	51 f4       	brne	.+20     	; 0xc78 <timer_function2+0x52>
		buzzer_OFF();
     c64:	0e 94 bb 05 	call	0xb76	; 0xb76 <buzzer_OFF>
		g_tick2 = 0;
     c68:	10 92 88 00 	sts	0x0088, r1
     c6c:	10 92 87 00 	sts	0x0087, r1
		Timer_DeInit(2);
     c70:	82 e0       	ldi	r24, 0x02	; 2
     c72:	90 e0       	ldi	r25, 0x00	; 0
     c74:	0e 94 80 0f 	call	0x1f00	; 0x1f00 <Timer_DeInit>
	}
}
     c78:	cf 91       	pop	r28
     c7a:	df 91       	pop	r29
     c7c:	08 95       	ret

00000c7e <setting_password2>:
void setting_password2(void){           /*function to set new password*/
     c7e:	0f 93       	push	r16
     c80:	1f 93       	push	r17
     c82:	df 93       	push	r29
     c84:	cf 93       	push	r28
     c86:	cd b7       	in	r28, 0x3d	; 61
     c88:	de b7       	in	r29, 0x3e	; 62

	for(i=0;i<5;i++){           /*receive first input*/
     c8a:	10 92 90 00 	sts	0x0090, r1
     c8e:	0f c0       	rjmp	.+30     	; 0xcae <setting_password2+0x30>
			pass[i] = UART_recieveByte();
     c90:	80 91 90 00 	lds	r24, 0x0090
     c94:	08 2f       	mov	r16, r24
     c96:	10 e0       	ldi	r17, 0x00	; 0
     c98:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
     c9c:	f8 01       	movw	r30, r16
     c9e:	e8 58       	subi	r30, 0x88	; 136
     ca0:	ff 4f       	sbci	r31, 0xFF	; 255
     ca2:	80 83       	st	Z, r24
		Timer_DeInit(2);
	}
}
void setting_password2(void){           /*function to set new password*/

	for(i=0;i<5;i++){           /*receive first input*/
     ca4:	80 91 90 00 	lds	r24, 0x0090
     ca8:	8f 5f       	subi	r24, 0xFF	; 255
     caa:	80 93 90 00 	sts	0x0090, r24
     cae:	80 91 90 00 	lds	r24, 0x0090
     cb2:	85 30       	cpi	r24, 0x05	; 5
     cb4:	68 f3       	brcs	.-38     	; 0xc90 <setting_password2+0x12>
			pass[i] = UART_recieveByte();
		}

		for(i=0;i<5;i++){        /*receive second input*/
     cb6:	10 92 90 00 	sts	0x0090, r1
     cba:	0f c0       	rjmp	.+30     	; 0xcda <setting_password2+0x5c>
			pass_reenter[i] = UART_recieveByte();
     cbc:	80 91 90 00 	lds	r24, 0x0090
     cc0:	08 2f       	mov	r16, r24
     cc2:	10 e0       	ldi	r17, 0x00	; 0
     cc4:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
     cc8:	f8 01       	movw	r30, r16
     cca:	e3 58       	subi	r30, 0x83	; 131
     ccc:	ff 4f       	sbci	r31, 0xFF	; 255
     cce:	80 83       	st	Z, r24

	for(i=0;i<5;i++){           /*receive first input*/
			pass[i] = UART_recieveByte();
		}

		for(i=0;i<5;i++){        /*receive second input*/
     cd0:	80 91 90 00 	lds	r24, 0x0090
     cd4:	8f 5f       	subi	r24, 0xFF	; 255
     cd6:	80 93 90 00 	sts	0x0090, r24
     cda:	80 91 90 00 	lds	r24, 0x0090
     cde:	85 30       	cpi	r24, 0x05	; 5
     ce0:	68 f3       	brcs	.-38     	; 0xcbc <setting_password2+0x3e>
			pass_reenter[i] = UART_recieveByte();
		}

		for(i=0;i<5;i++){       /* compare two inputs*/
     ce2:	10 92 90 00 	sts	0x0090, r1
     ce6:	20 c0       	rjmp	.+64     	; 0xd28 <setting_password2+0xaa>
			if(pass[i]!=pass_reenter[i]){
     ce8:	80 91 90 00 	lds	r24, 0x0090
     cec:	88 2f       	mov	r24, r24
     cee:	90 e0       	ldi	r25, 0x00	; 0
     cf0:	fc 01       	movw	r30, r24
     cf2:	e8 58       	subi	r30, 0x88	; 136
     cf4:	ff 4f       	sbci	r31, 0xFF	; 255
     cf6:	20 81       	ld	r18, Z
     cf8:	80 91 90 00 	lds	r24, 0x0090
     cfc:	88 2f       	mov	r24, r24
     cfe:	90 e0       	ldi	r25, 0x00	; 0
     d00:	fc 01       	movw	r30, r24
     d02:	e3 58       	subi	r30, 0x83	; 131
     d04:	ff 4f       	sbci	r31, 0xFF	; 255
     d06:	80 81       	ld	r24, Z
     d08:	28 17       	cp	r18, r24
     d0a:	39 f0       	breq	.+14     	; 0xd1a <setting_password2+0x9c>
				UART_sendByte(0x31);      /* send flag to indicate that the two inputs doesn't matches */
     d0c:	81 e3       	ldi	r24, 0x31	; 49
     d0e:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>

				flag=1;
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	80 93 82 00 	sts	0x0082, r24
     d18:	0b c0       	rjmp	.+22     	; 0xd30 <setting_password2+0xb2>
				break;
			}
			else{
				flag=0;
     d1a:	10 92 82 00 	sts	0x0082, r1

		for(i=0;i<5;i++){        /*receive second input*/
			pass_reenter[i] = UART_recieveByte();
		}

		for(i=0;i<5;i++){       /* compare two inputs*/
     d1e:	80 91 90 00 	lds	r24, 0x0090
     d22:	8f 5f       	subi	r24, 0xFF	; 255
     d24:	80 93 90 00 	sts	0x0090, r24
     d28:	80 91 90 00 	lds	r24, 0x0090
     d2c:	85 30       	cpi	r24, 0x05	; 5
     d2e:	e0 f2       	brcs	.-72     	; 0xce8 <setting_password2+0x6a>
			}
			else{
				flag=0;
			}
		}
		if(flag==0){
     d30:	80 91 82 00 	lds	r24, 0x0082
     d34:	88 23       	and	r24, r24
     d36:	19 f4       	brne	.+6      	; 0xd3e <setting_password2+0xc0>
		UART_sendByte(0x30);  /* send flag to indicate that the two inputs matches */
     d38:	80 e3       	ldi	r24, 0x30	; 48
     d3a:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
		}

}
     d3e:	cf 91       	pop	r28
     d40:	df 91       	pop	r29
     d42:	1f 91       	pop	r17
     d44:	0f 91       	pop	r16
     d46:	08 95       	ret

00000d48 <check_password2>:
void check_password2(void){         /* function to compare the input to the stored data in the EEPROM */
     d48:	0f 93       	push	r16
     d4a:	1f 93       	push	r17
     d4c:	df 93       	push	r29
     d4e:	cf 93       	push	r28
     d50:	cd b7       	in	r28, 0x3d	; 61
     d52:	de b7       	in	r29, 0x3e	; 62
	do{

	for(i=0;i<5;i++){    /*receive input*/
     d54:	10 92 90 00 	sts	0x0090, r1
     d58:	0f c0       	rjmp	.+30     	; 0xd78 <check_password2+0x30>
		pass[i] = UART_recieveByte();
     d5a:	80 91 90 00 	lds	r24, 0x0090
     d5e:	08 2f       	mov	r16, r24
     d60:	10 e0       	ldi	r17, 0x00	; 0
     d62:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
     d66:	f8 01       	movw	r30, r16
     d68:	e8 58       	subi	r30, 0x88	; 136
     d6a:	ff 4f       	sbci	r31, 0xFF	; 255
     d6c:	80 83       	st	Z, r24

}
void check_password2(void){         /* function to compare the input to the stored data in the EEPROM */
	do{

	for(i=0;i<5;i++){    /*receive input*/
     d6e:	80 91 90 00 	lds	r24, 0x0090
     d72:	8f 5f       	subi	r24, 0xFF	; 255
     d74:	80 93 90 00 	sts	0x0090, r24
     d78:	80 91 90 00 	lds	r24, 0x0090
     d7c:	85 30       	cpi	r24, 0x05	; 5
     d7e:	68 f3       	brcs	.-38     	; 0xd5a <check_password2+0x12>
		pass[i] = UART_recieveByte();

	}

	for(i=0;i<5;i++){     /* read data from EEPROM and compare it with input */
     d80:	10 92 90 00 	sts	0x0090, r1
     d84:	25 c0       	rjmp	.+74     	; 0xdd0 <check_password2+0x88>

		EEPROM_readByte(i, &check);
     d86:	80 91 90 00 	lds	r24, 0x0090
     d8a:	88 2f       	mov	r24, r24
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	23 e8       	ldi	r18, 0x83	; 131
     d90:	30 e0       	ldi	r19, 0x00	; 0
     d92:	b9 01       	movw	r22, r18
     d94:	0e 94 49 09 	call	0x1292	; 0x1292 <EEPROM_readByte>


		if(pass[i] != check){
     d98:	80 91 90 00 	lds	r24, 0x0090
     d9c:	88 2f       	mov	r24, r24
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	fc 01       	movw	r30, r24
     da2:	e8 58       	subi	r30, 0x88	; 136
     da4:	ff 4f       	sbci	r31, 0xFF	; 255
     da6:	90 81       	ld	r25, Z
     da8:	80 91 83 00 	lds	r24, 0x0083
     dac:	98 17       	cp	r25, r24
     dae:	41 f0       	breq	.+16     	; 0xdc0 <check_password2+0x78>

			g_mismatch_flag=0;
     db0:	10 92 89 00 	sts	0x0089, r1
			count++;
     db4:	80 91 84 00 	lds	r24, 0x0084
     db8:	8f 5f       	subi	r24, 0xFF	; 255
     dba:	80 93 84 00 	sts	0x0084, r24
     dbe:	0c c0       	rjmp	.+24     	; 0xdd8 <check_password2+0x90>
			break;
		}
		else{

			g_mismatch_flag=1;
     dc0:	81 e0       	ldi	r24, 0x01	; 1
     dc2:	80 93 89 00 	sts	0x0089, r24
	for(i=0;i<5;i++){    /*receive input*/
		pass[i] = UART_recieveByte();

	}

	for(i=0;i<5;i++){     /* read data from EEPROM and compare it with input */
     dc6:	80 91 90 00 	lds	r24, 0x0090
     dca:	8f 5f       	subi	r24, 0xFF	; 255
     dcc:	80 93 90 00 	sts	0x0090, r24
     dd0:	80 91 90 00 	lds	r24, 0x0090
     dd4:	85 30       	cpi	r24, 0x05	; 5
     dd6:	b8 f2       	brcs	.-82     	; 0xd86 <check_password2+0x3e>
		else{

			g_mismatch_flag=1;
		}
	}
	UART_sendByte(count);         /* receive count flag */
     dd8:	80 91 84 00 	lds	r24, 0x0084
     ddc:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
	UART_sendByte(g_mismatch_flag);   /* send g_mismatch_flag */
     de0:	80 91 89 00 	lds	r24, 0x0089
     de4:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>

	}while(count<3 && g_mismatch_flag == 0);     /*repeat for maximum 3 times or if input was right before 3rd time*/
     de8:	80 91 84 00 	lds	r24, 0x0084
     dec:	83 30       	cpi	r24, 0x03	; 3
     dee:	28 f4       	brcc	.+10     	; 0xdfa <check_password2+0xb2>
     df0:	80 91 89 00 	lds	r24, 0x0089
     df4:	88 23       	and	r24, r24
     df6:	09 f4       	brne	.+2      	; 0xdfa <check_password2+0xb2>
     df8:	ad cf       	rjmp	.-166    	; 0xd54 <check_password2+0xc>
}
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	1f 91       	pop	r17
     e00:	0f 91       	pop	r16
     e02:	08 95       	ret

00000e04 <main>:

int main(void){
     e04:	df 93       	push	r29
     e06:	cf 93       	push	r28
     e08:	cd b7       	in	r28, 0x3d	; 61
     e0a:	de b7       	in	r29, 0x3e	; 62
     e0c:	e6 97       	sbiw	r28, 0x36	; 54
     e0e:	0f b6       	in	r0, 0x3f	; 63
     e10:	f8 94       	cli
     e12:	de bf       	out	0x3e, r29	; 62
     e14:	0f be       	out	0x3f, r0	; 63
     e16:	cd bf       	out	0x3d, r28	; 61
	SREG |=(1<<7);    /*enable global interrupts*/
     e18:	af e5       	ldi	r26, 0x5F	; 95
     e1a:	b0 e0       	ldi	r27, 0x00	; 0
     e1c:	ef e5       	ldi	r30, 0x5F	; 95
     e1e:	f0 e0       	ldi	r31, 0x00	; 0
     e20:	80 81       	ld	r24, Z
     e22:	80 68       	ori	r24, 0x80	; 128
     e24:	8c 93       	st	X, r24
	 * work with 8 bits data
	 * no parity bit
	 * one bit for stop bit
	 * baud rate = 9600
	*/
	UART_ConfigType myConfig ={eight_bits,No_parity,one_bit,9600};
     e26:	ce 01       	movw	r24, r28
     e28:	4d 96       	adiw	r24, 0x1d	; 29
     e2a:	9e a7       	std	Y+46, r25	; 0x2e
     e2c:	8d a7       	std	Y+45, r24	; 0x2d
     e2e:	e0 e7       	ldi	r30, 0x70	; 112
     e30:	f0 e0       	ldi	r31, 0x00	; 0
     e32:	f8 ab       	std	Y+48, r31	; 0x30
     e34:	ef a7       	std	Y+47, r30	; 0x2f
     e36:	f7 e0       	ldi	r31, 0x07	; 7
     e38:	f9 ab       	std	Y+49, r31	; 0x31
     e3a:	ef a5       	ldd	r30, Y+47	; 0x2f
     e3c:	f8 a9       	ldd	r31, Y+48	; 0x30
     e3e:	00 80       	ld	r0, Z
     e40:	8f a5       	ldd	r24, Y+47	; 0x2f
     e42:	98 a9       	ldd	r25, Y+48	; 0x30
     e44:	01 96       	adiw	r24, 0x01	; 1
     e46:	98 ab       	std	Y+48, r25	; 0x30
     e48:	8f a7       	std	Y+47, r24	; 0x2f
     e4a:	ed a5       	ldd	r30, Y+45	; 0x2d
     e4c:	fe a5       	ldd	r31, Y+46	; 0x2e
     e4e:	00 82       	st	Z, r0
     e50:	8d a5       	ldd	r24, Y+45	; 0x2d
     e52:	9e a5       	ldd	r25, Y+46	; 0x2e
     e54:	01 96       	adiw	r24, 0x01	; 1
     e56:	9e a7       	std	Y+46, r25	; 0x2e
     e58:	8d a7       	std	Y+45, r24	; 0x2d
     e5a:	99 a9       	ldd	r25, Y+49	; 0x31
     e5c:	91 50       	subi	r25, 0x01	; 1
     e5e:	99 ab       	std	Y+49, r25	; 0x31
     e60:	e9 a9       	ldd	r30, Y+49	; 0x31
     e62:	ee 23       	and	r30, r30
     e64:	51 f7       	brne	.-44     	; 0xe3a <main+0x36>
	UART_init(&myConfig);
     e66:	ce 01       	movw	r24, r28
     e68:	4d 96       	adiw	r24, 0x1d	; 29
     e6a:	0e 94 65 10 	call	0x20ca	; 0x20ca <UART_init>

	buzzer_init();  /*initialize buzzer*/
     e6e:	0e 94 a3 05 	call	0xb46	; 0xb46 <buzzer_init>

	DcMotor_Init();   /* initialize motor*/
     e72:	0e 94 ce 08 	call	0x119c	; 0x119c <DcMotor_Init>

	/*
	 * configure and initialize I2C(TWI)
	 * set bit rate and the address
	*/
	TWI_Config myConfig_TWI = {0x02,0x01};
     e76:	82 e0       	ldi	r24, 0x02	; 2
     e78:	8c a3       	std	Y+36, r24	; 0x24
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	8d a3       	std	Y+37, r24	; 0x25
	TWI_init(&myConfig_TWI);
     e7e:	ce 01       	movw	r24, r28
     e80:	84 96       	adiw	r24, 0x24	; 36
     e82:	0e 94 df 0f 	call	0x1fbe	; 0x1fbe <TWI_init>
	 * prescalar: 1024
	 * mode: Overflow
	 * initial value: 0
	 * compare value (in case using compare mode): 0
	 */
	Timer_ConfigType my_timer = {timer2,Overflow,timer2_1024,0,0};
     e86:	ce 01       	movw	r24, r28
     e88:	86 96       	adiw	r24, 0x26	; 38
     e8a:	9b ab       	std	Y+51, r25	; 0x33
     e8c:	8a ab       	std	Y+50, r24	; 0x32
     e8e:	e9 e6       	ldi	r30, 0x69	; 105
     e90:	f0 e0       	ldi	r31, 0x00	; 0
     e92:	fd ab       	std	Y+53, r31	; 0x35
     e94:	ec ab       	std	Y+52, r30	; 0x34
     e96:	f7 e0       	ldi	r31, 0x07	; 7
     e98:	fe ab       	std	Y+54, r31	; 0x36
     e9a:	ec a9       	ldd	r30, Y+52	; 0x34
     e9c:	fd a9       	ldd	r31, Y+53	; 0x35
     e9e:	00 80       	ld	r0, Z
     ea0:	8c a9       	ldd	r24, Y+52	; 0x34
     ea2:	9d a9       	ldd	r25, Y+53	; 0x35
     ea4:	01 96       	adiw	r24, 0x01	; 1
     ea6:	9d ab       	std	Y+53, r25	; 0x35
     ea8:	8c ab       	std	Y+52, r24	; 0x34
     eaa:	ea a9       	ldd	r30, Y+50	; 0x32
     eac:	fb a9       	ldd	r31, Y+51	; 0x33
     eae:	00 82       	st	Z, r0
     eb0:	8a a9       	ldd	r24, Y+50	; 0x32
     eb2:	9b a9       	ldd	r25, Y+51	; 0x33
     eb4:	01 96       	adiw	r24, 0x01	; 1
     eb6:	9b ab       	std	Y+51, r25	; 0x33
     eb8:	8a ab       	std	Y+50, r24	; 0x32
     eba:	9e a9       	ldd	r25, Y+54	; 0x36
     ebc:	91 50       	subi	r25, 0x01	; 1
     ebe:	9e ab       	std	Y+54, r25	; 0x36
     ec0:	ee a9       	ldd	r30, Y+54	; 0x36
     ec2:	ee 23       	and	r30, r30
     ec4:	51 f7       	brne	.-44     	; 0xe9a <main+0x96>

	do{
		setting_password2();    /* setting password for first time */
     ec6:	0e 94 3f 06 	call	0xc7e	; 0xc7e <setting_password2>
	}while(flag==1);
     eca:	80 91 82 00 	lds	r24, 0x0082
     ece:	81 30       	cpi	r24, 0x01	; 1
     ed0:	d1 f3       	breq	.-12     	; 0xec6 <main+0xc2>
	for(i=0;i<5;i++){
     ed2:	10 92 90 00 	sts	0x0090, r1
     ed6:	87 c0       	rjmp	.+270    	; 0xfe6 <main+0x1e2>
		EEPROM_writeByte(i, pass[i]);    /*store the password in EEPROM*/
     ed8:	80 91 90 00 	lds	r24, 0x0090
     edc:	48 2f       	mov	r20, r24
     ede:	50 e0       	ldi	r21, 0x00	; 0
     ee0:	80 91 90 00 	lds	r24, 0x0090
     ee4:	88 2f       	mov	r24, r24
     ee6:	90 e0       	ldi	r25, 0x00	; 0
     ee8:	fc 01       	movw	r30, r24
     eea:	e8 58       	subi	r30, 0x88	; 136
     eec:	ff 4f       	sbci	r31, 0xFF	; 255
     eee:	20 81       	ld	r18, Z
     ef0:	ca 01       	movw	r24, r20
     ef2:	62 2f       	mov	r22, r18
     ef4:	0e 94 08 09 	call	0x1210	; 0x1210 <EEPROM_writeByte>
     ef8:	80 e0       	ldi	r24, 0x00	; 0
     efa:	90 e0       	ldi	r25, 0x00	; 0
     efc:	a0 e2       	ldi	r26, 0x20	; 32
     efe:	b1 e4       	ldi	r27, 0x41	; 65
     f00:	89 8f       	std	Y+25, r24	; 0x19
     f02:	9a 8f       	std	Y+26, r25	; 0x1a
     f04:	ab 8f       	std	Y+27, r26	; 0x1b
     f06:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f08:	69 8d       	ldd	r22, Y+25	; 0x19
     f0a:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f0c:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f0e:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f10:	20 e0       	ldi	r18, 0x00	; 0
     f12:	30 e0       	ldi	r19, 0x00	; 0
     f14:	4a ef       	ldi	r20, 0xFA	; 250
     f16:	54 e4       	ldi	r21, 0x44	; 68
     f18:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f1c:	dc 01       	movw	r26, r24
     f1e:	cb 01       	movw	r24, r22
     f20:	8d 8b       	std	Y+21, r24	; 0x15
     f22:	9e 8b       	std	Y+22, r25	; 0x16
     f24:	af 8b       	std	Y+23, r26	; 0x17
     f26:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
     f28:	6d 89       	ldd	r22, Y+21	; 0x15
     f2a:	7e 89       	ldd	r23, Y+22	; 0x16
     f2c:	8f 89       	ldd	r24, Y+23	; 0x17
     f2e:	98 8d       	ldd	r25, Y+24	; 0x18
     f30:	20 e0       	ldi	r18, 0x00	; 0
     f32:	30 e0       	ldi	r19, 0x00	; 0
     f34:	40 e8       	ldi	r20, 0x80	; 128
     f36:	5f e3       	ldi	r21, 0x3F	; 63
     f38:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
     f3c:	88 23       	and	r24, r24
     f3e:	2c f4       	brge	.+10     	; 0xf4a <main+0x146>
		__ticks = 1;
     f40:	81 e0       	ldi	r24, 0x01	; 1
     f42:	90 e0       	ldi	r25, 0x00	; 0
     f44:	9c 8b       	std	Y+20, r25	; 0x14
     f46:	8b 8b       	std	Y+19, r24	; 0x13
     f48:	3f c0       	rjmp	.+126    	; 0xfc8 <main+0x1c4>
	else if (__tmp > 65535)
     f4a:	6d 89       	ldd	r22, Y+21	; 0x15
     f4c:	7e 89       	ldd	r23, Y+22	; 0x16
     f4e:	8f 89       	ldd	r24, Y+23	; 0x17
     f50:	98 8d       	ldd	r25, Y+24	; 0x18
     f52:	20 e0       	ldi	r18, 0x00	; 0
     f54:	3f ef       	ldi	r19, 0xFF	; 255
     f56:	4f e7       	ldi	r20, 0x7F	; 127
     f58:	57 e4       	ldi	r21, 0x47	; 71
     f5a:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
     f5e:	18 16       	cp	r1, r24
     f60:	4c f5       	brge	.+82     	; 0xfb4 <main+0x1b0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f62:	69 8d       	ldd	r22, Y+25	; 0x19
     f64:	7a 8d       	ldd	r23, Y+26	; 0x1a
     f66:	8b 8d       	ldd	r24, Y+27	; 0x1b
     f68:	9c 8d       	ldd	r25, Y+28	; 0x1c
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	30 e0       	ldi	r19, 0x00	; 0
     f6e:	40 e2       	ldi	r20, 0x20	; 32
     f70:	51 e4       	ldi	r21, 0x41	; 65
     f72:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
     f76:	dc 01       	movw	r26, r24
     f78:	cb 01       	movw	r24, r22
     f7a:	bc 01       	movw	r22, r24
     f7c:	cd 01       	movw	r24, r26
     f7e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     f82:	dc 01       	movw	r26, r24
     f84:	cb 01       	movw	r24, r22
     f86:	9c 8b       	std	Y+20, r25	; 0x14
     f88:	8b 8b       	std	Y+19, r24	; 0x13
     f8a:	0f c0       	rjmp	.+30     	; 0xfaa <main+0x1a6>
     f8c:	88 ec       	ldi	r24, 0xC8	; 200
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	9a 8b       	std	Y+18, r25	; 0x12
     f92:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     f94:	89 89       	ldd	r24, Y+17	; 0x11
     f96:	9a 89       	ldd	r25, Y+18	; 0x12
     f98:	01 97       	sbiw	r24, 0x01	; 1
     f9a:	f1 f7       	brne	.-4      	; 0xf98 <main+0x194>
     f9c:	9a 8b       	std	Y+18, r25	; 0x12
     f9e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fa0:	8b 89       	ldd	r24, Y+19	; 0x13
     fa2:	9c 89       	ldd	r25, Y+20	; 0x14
     fa4:	01 97       	sbiw	r24, 0x01	; 1
     fa6:	9c 8b       	std	Y+20, r25	; 0x14
     fa8:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     faa:	8b 89       	ldd	r24, Y+19	; 0x13
     fac:	9c 89       	ldd	r25, Y+20	; 0x14
     fae:	00 97       	sbiw	r24, 0x00	; 0
     fb0:	69 f7       	brne	.-38     	; 0xf8c <main+0x188>
     fb2:	14 c0       	rjmp	.+40     	; 0xfdc <main+0x1d8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fb4:	6d 89       	ldd	r22, Y+21	; 0x15
     fb6:	7e 89       	ldd	r23, Y+22	; 0x16
     fb8:	8f 89       	ldd	r24, Y+23	; 0x17
     fba:	98 8d       	ldd	r25, Y+24	; 0x18
     fbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
     fc0:	dc 01       	movw	r26, r24
     fc2:	cb 01       	movw	r24, r22
     fc4:	9c 8b       	std	Y+20, r25	; 0x14
     fc6:	8b 8b       	std	Y+19, r24	; 0x13
     fc8:	8b 89       	ldd	r24, Y+19	; 0x13
     fca:	9c 89       	ldd	r25, Y+20	; 0x14
     fcc:	98 8b       	std	Y+16, r25	; 0x10
     fce:	8f 87       	std	Y+15, r24	; 0x0f
     fd0:	8f 85       	ldd	r24, Y+15	; 0x0f
     fd2:	98 89       	ldd	r25, Y+16	; 0x10
     fd4:	01 97       	sbiw	r24, 0x01	; 1
     fd6:	f1 f7       	brne	.-4      	; 0xfd4 <main+0x1d0>
     fd8:	98 8b       	std	Y+16, r25	; 0x10
     fda:	8f 87       	std	Y+15, r24	; 0x0f
	Timer_ConfigType my_timer = {timer2,Overflow,timer2_1024,0,0};

	do{
		setting_password2();    /* setting password for first time */
	}while(flag==1);
	for(i=0;i<5;i++){
     fdc:	80 91 90 00 	lds	r24, 0x0090
     fe0:	8f 5f       	subi	r24, 0xFF	; 255
     fe2:	80 93 90 00 	sts	0x0090, r24
     fe6:	80 91 90 00 	lds	r24, 0x0090
     fea:	85 30       	cpi	r24, 0x05	; 5
     fec:	08 f4       	brcc	.+2      	; 0xff0 <main+0x1ec>
     fee:	74 cf       	rjmp	.-280    	; 0xed8 <main+0xd4>
		EEPROM_writeByte(i, pass[i]);    /*store the password in EEPROM*/
		_delay_ms(10);   /*write time delay for EEPROM*/
	}
	while(1){
		g_key = UART_recieveByte();    /*receive chosen option*/
     ff0:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
     ff4:	80 93 92 00 	sts	0x0092, r24

		if(g_key == '+'){
     ff8:	80 91 92 00 	lds	r24, 0x0092
     ffc:	8b 32       	cpi	r24, 0x2B	; 43
     ffe:	f1 f4       	brne	.+60     	; 0x103c <main+0x238>
			check_password2();       /*first ask for the password and check it*/
    1000:	0e 94 a4 06 	call	0xd48	; 0xd48 <check_password2>
			if(count < 3){
    1004:	80 91 84 00 	lds	r24, 0x0084
    1008:	83 30       	cpi	r24, 0x03	; 3
    100a:	60 f4       	brcc	.+24     	; 0x1024 <main+0x220>
				UART_sendByte('D');    /*secondly send the action to be taken which is open door */
    100c:	84 e4       	ldi	r24, 0x44	; 68
    100e:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>

				Timer_init(&my_timer);   /*start timer*/
    1012:	ce 01       	movw	r24, r28
    1014:	86 96       	adiw	r24, 0x26	; 38
    1016:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <Timer_init>
				Timer2_setCallBack(timer_function);  /*set the callback function*/
    101a:	87 ec       	ldi	r24, 0xC7	; 199
    101c:	95 e0       	ldi	r25, 0x05	; 5
    101e:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <Timer2_setCallBack>
    1022:	e6 cf       	rjmp	.-52     	; 0xff0 <main+0x1ec>
			}
			else{
				UART_sendByte('E');     /*or send the action to be taken which is error */
    1024:	85 e4       	ldi	r24, 0x45	; 69
    1026:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
				Timer_init(&my_timer);   /*start timer*/
    102a:	ce 01       	movw	r24, r28
    102c:	86 96       	adiw	r24, 0x26	; 38
    102e:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <Timer_init>
				Timer2_setCallBack(timer_function2);   /*set the callback function*/
    1032:	83 e1       	ldi	r24, 0x13	; 19
    1034:	96 e0       	ldi	r25, 0x06	; 6
    1036:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <Timer2_setCallBack>
    103a:	da cf       	rjmp	.-76     	; 0xff0 <main+0x1ec>
			}
		}
		else if(g_key == '-'){
    103c:	80 91 92 00 	lds	r24, 0x0092
    1040:	8d 32       	cpi	r24, 0x2D	; 45
    1042:	b1 f6       	brne	.-84     	; 0xff0 <main+0x1ec>
			check_password2();      /*first ask for the password and check it*/
    1044:	0e 94 a4 06 	call	0xd48	; 0xd48 <check_password2>
			if(count < 3){
    1048:	80 91 84 00 	lds	r24, 0x0084
    104c:	83 30       	cpi	r24, 0x03	; 3
    104e:	08 f0       	brcs	.+2      	; 0x1052 <main+0x24e>
    1050:	99 c0       	rjmp	.+306    	; 0x1184 <main+0x380>
				UART_sendByte('C');     /*secondly send the action to be taken which is change password */
    1052:	83 e4       	ldi	r24, 0x43	; 67
    1054:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
				do{

					setting_password2();    /*set new password*/
    1058:	0e 94 3f 06 	call	0xc7e	; 0xc7e <setting_password2>
					}while(flag==1);
    105c:	80 91 82 00 	lds	r24, 0x0082
    1060:	81 30       	cpi	r24, 0x01	; 1
    1062:	d1 f3       	breq	.-12     	; 0x1058 <main+0x254>
					for(i=0;i<5;i++){
    1064:	10 92 90 00 	sts	0x0090, r1
    1068:	87 c0       	rjmp	.+270    	; 0x1178 <main+0x374>
						EEPROM_writeByte(i, pass[i]);    /*store new password*/
    106a:	80 91 90 00 	lds	r24, 0x0090
    106e:	48 2f       	mov	r20, r24
    1070:	50 e0       	ldi	r21, 0x00	; 0
    1072:	80 91 90 00 	lds	r24, 0x0090
    1076:	88 2f       	mov	r24, r24
    1078:	90 e0       	ldi	r25, 0x00	; 0
    107a:	fc 01       	movw	r30, r24
    107c:	e8 58       	subi	r30, 0x88	; 136
    107e:	ff 4f       	sbci	r31, 0xFF	; 255
    1080:	20 81       	ld	r18, Z
    1082:	ca 01       	movw	r24, r20
    1084:	62 2f       	mov	r22, r18
    1086:	0e 94 08 09 	call	0x1210	; 0x1210 <EEPROM_writeByte>
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	a0 e2       	ldi	r26, 0x20	; 32
    1090:	b1 e4       	ldi	r27, 0x41	; 65
    1092:	8b 87       	std	Y+11, r24	; 0x0b
    1094:	9c 87       	std	Y+12, r25	; 0x0c
    1096:	ad 87       	std	Y+13, r26	; 0x0d
    1098:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    109a:	6b 85       	ldd	r22, Y+11	; 0x0b
    109c:	7c 85       	ldd	r23, Y+12	; 0x0c
    109e:	8d 85       	ldd	r24, Y+13	; 0x0d
    10a0:	9e 85       	ldd	r25, Y+14	; 0x0e
    10a2:	20 e0       	ldi	r18, 0x00	; 0
    10a4:	30 e0       	ldi	r19, 0x00	; 0
    10a6:	4a ef       	ldi	r20, 0xFA	; 250
    10a8:	54 e4       	ldi	r21, 0x44	; 68
    10aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    10ae:	dc 01       	movw	r26, r24
    10b0:	cb 01       	movw	r24, r22
    10b2:	8f 83       	std	Y+7, r24	; 0x07
    10b4:	98 87       	std	Y+8, r25	; 0x08
    10b6:	a9 87       	std	Y+9, r26	; 0x09
    10b8:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    10ba:	6f 81       	ldd	r22, Y+7	; 0x07
    10bc:	78 85       	ldd	r23, Y+8	; 0x08
    10be:	89 85       	ldd	r24, Y+9	; 0x09
    10c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    10c2:	20 e0       	ldi	r18, 0x00	; 0
    10c4:	30 e0       	ldi	r19, 0x00	; 0
    10c6:	40 e8       	ldi	r20, 0x80	; 128
    10c8:	5f e3       	ldi	r21, 0x3F	; 63
    10ca:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    10ce:	88 23       	and	r24, r24
    10d0:	2c f4       	brge	.+10     	; 0x10dc <main+0x2d8>
		__ticks = 1;
    10d2:	81 e0       	ldi	r24, 0x01	; 1
    10d4:	90 e0       	ldi	r25, 0x00	; 0
    10d6:	9e 83       	std	Y+6, r25	; 0x06
    10d8:	8d 83       	std	Y+5, r24	; 0x05
    10da:	3f c0       	rjmp	.+126    	; 0x115a <main+0x356>
	else if (__tmp > 65535)
    10dc:	6f 81       	ldd	r22, Y+7	; 0x07
    10de:	78 85       	ldd	r23, Y+8	; 0x08
    10e0:	89 85       	ldd	r24, Y+9	; 0x09
    10e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    10e4:	20 e0       	ldi	r18, 0x00	; 0
    10e6:	3f ef       	ldi	r19, 0xFF	; 255
    10e8:	4f e7       	ldi	r20, 0x7F	; 127
    10ea:	57 e4       	ldi	r21, 0x47	; 71
    10ec:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    10f0:	18 16       	cp	r1, r24
    10f2:	4c f5       	brge	.+82     	; 0x1146 <main+0x342>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    10f4:	6b 85       	ldd	r22, Y+11	; 0x0b
    10f6:	7c 85       	ldd	r23, Y+12	; 0x0c
    10f8:	8d 85       	ldd	r24, Y+13	; 0x0d
    10fa:	9e 85       	ldd	r25, Y+14	; 0x0e
    10fc:	20 e0       	ldi	r18, 0x00	; 0
    10fe:	30 e0       	ldi	r19, 0x00	; 0
    1100:	40 e2       	ldi	r20, 0x20	; 32
    1102:	51 e4       	ldi	r21, 0x41	; 65
    1104:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1108:	dc 01       	movw	r26, r24
    110a:	cb 01       	movw	r24, r22
    110c:	bc 01       	movw	r22, r24
    110e:	cd 01       	movw	r24, r26
    1110:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1114:	dc 01       	movw	r26, r24
    1116:	cb 01       	movw	r24, r22
    1118:	9e 83       	std	Y+6, r25	; 0x06
    111a:	8d 83       	std	Y+5, r24	; 0x05
    111c:	0f c0       	rjmp	.+30     	; 0x113c <main+0x338>
    111e:	88 ec       	ldi	r24, 0xC8	; 200
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	9c 83       	std	Y+4, r25	; 0x04
    1124:	8b 83       	std	Y+3, r24	; 0x03
    1126:	8b 81       	ldd	r24, Y+3	; 0x03
    1128:	9c 81       	ldd	r25, Y+4	; 0x04
    112a:	01 97       	sbiw	r24, 0x01	; 1
    112c:	f1 f7       	brne	.-4      	; 0x112a <main+0x326>
    112e:	9c 83       	std	Y+4, r25	; 0x04
    1130:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1132:	8d 81       	ldd	r24, Y+5	; 0x05
    1134:	9e 81       	ldd	r25, Y+6	; 0x06
    1136:	01 97       	sbiw	r24, 0x01	; 1
    1138:	9e 83       	std	Y+6, r25	; 0x06
    113a:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    113c:	8d 81       	ldd	r24, Y+5	; 0x05
    113e:	9e 81       	ldd	r25, Y+6	; 0x06
    1140:	00 97       	sbiw	r24, 0x00	; 0
    1142:	69 f7       	brne	.-38     	; 0x111e <main+0x31a>
    1144:	14 c0       	rjmp	.+40     	; 0x116e <main+0x36a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1146:	6f 81       	ldd	r22, Y+7	; 0x07
    1148:	78 85       	ldd	r23, Y+8	; 0x08
    114a:	89 85       	ldd	r24, Y+9	; 0x09
    114c:	9a 85       	ldd	r25, Y+10	; 0x0a
    114e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1152:	dc 01       	movw	r26, r24
    1154:	cb 01       	movw	r24, r22
    1156:	9e 83       	std	Y+6, r25	; 0x06
    1158:	8d 83       	std	Y+5, r24	; 0x05
    115a:	8d 81       	ldd	r24, Y+5	; 0x05
    115c:	9e 81       	ldd	r25, Y+6	; 0x06
    115e:	9a 83       	std	Y+2, r25	; 0x02
    1160:	89 83       	std	Y+1, r24	; 0x01
    1162:	89 81       	ldd	r24, Y+1	; 0x01
    1164:	9a 81       	ldd	r25, Y+2	; 0x02
    1166:	01 97       	sbiw	r24, 0x01	; 1
    1168:	f1 f7       	brne	.-4      	; 0x1166 <main+0x362>
    116a:	9a 83       	std	Y+2, r25	; 0x02
    116c:	89 83       	std	Y+1, r24	; 0x01
				UART_sendByte('C');     /*secondly send the action to be taken which is change password */
				do{

					setting_password2();    /*set new password*/
					}while(flag==1);
					for(i=0;i<5;i++){
    116e:	80 91 90 00 	lds	r24, 0x0090
    1172:	8f 5f       	subi	r24, 0xFF	; 255
    1174:	80 93 90 00 	sts	0x0090, r24
    1178:	80 91 90 00 	lds	r24, 0x0090
    117c:	85 30       	cpi	r24, 0x05	; 5
    117e:	08 f4       	brcc	.+2      	; 0x1182 <main+0x37e>
    1180:	74 cf       	rjmp	.-280    	; 0x106a <main+0x266>
    1182:	36 cf       	rjmp	.-404    	; 0xff0 <main+0x1ec>
						_delay_ms(10);
					}

			}
			else{
				UART_sendByte('E');     /*or send the action to be taken which is error */
    1184:	85 e4       	ldi	r24, 0x45	; 69
    1186:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
				Timer_init(&my_timer);     /*start timer*/
    118a:	ce 01       	movw	r24, r28
    118c:	86 96       	adiw	r24, 0x26	; 38
    118e:	0e 94 4b 0e 	call	0x1c96	; 0x1c96 <Timer_init>
				Timer2_setCallBack(timer_function2);   /*set the callback function*/
    1192:	83 e1       	ldi	r24, 0x13	; 19
    1194:	96 e0       	ldi	r25, 0x06	; 6
    1196:	0e 94 6e 0f 	call	0x1edc	; 0x1edc <Timer2_setCallBack>
    119a:	2a cf       	rjmp	.-428    	; 0xff0 <main+0x1ec>

0000119c <DcMotor_Init>:
/*
 * Description :
 * Function responsible for setup the direction for the two motor pins
 * through the GPIO driver and Stop the DC-Motor at the beginning through the GPIO driver
 */
void DcMotor_Init(void){
    119c:	df 93       	push	r29
    119e:	cf 93       	push	r28
    11a0:	cd b7       	in	r28, 0x3d	; 61
    11a2:	de b7       	in	r29, 0x3e	; 62
	/*
	 * set input1 and input2 pins as output pins and initialize by zero (motor is not rotating)
	 */
	GPIO_setupPinDirection(INPUT1_PORT_NUM, INPUT1_PIN_NUM, PIN_OUTPUT);
    11a4:	81 e0       	ldi	r24, 0x01	; 1
    11a6:	60 e0       	ldi	r22, 0x00	; 0
    11a8:	41 e0       	ldi	r20, 0x01	; 1
    11aa:	0e 94 a9 09 	call	0x1352	; 0x1352 <GPIO_setupPinDirection>
	GPIO_setupPinDirection(INPUT2_PORT_NUM, INPUT2_PIN_NUM, PIN_OUTPUT);
    11ae:	81 e0       	ldi	r24, 0x01	; 1
    11b0:	61 e0       	ldi	r22, 0x01	; 1
    11b2:	41 e0       	ldi	r20, 0x01	; 1
    11b4:	0e 94 a9 09 	call	0x1352	; 0x1352 <GPIO_setupPinDirection>

	/* make motor stop initially*/
	GPIO_writePin(INPUT1_PORT_NUM, INPUT1_PIN_NUM, LOGIC_LOW);
    11b8:	81 e0       	ldi	r24, 0x01	; 1
    11ba:	60 e0       	ldi	r22, 0x00	; 0
    11bc:	40 e0       	ldi	r20, 0x00	; 0
    11be:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
	GPIO_writePin(INPUT2_PORT_NUM, INPUT2_PIN_NUM, LOGIC_LOW);
    11c2:	81 e0       	ldi	r24, 0x01	; 1
    11c4:	61 e0       	ldi	r22, 0x01	; 1
    11c6:	40 e0       	ldi	r20, 0x00	; 0
    11c8:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
}
    11cc:	cf 91       	pop	r28
    11ce:	df 91       	pop	r29
    11d0:	08 95       	ret

000011d2 <DcMotor_Rotate>:
 * Description :
 * Function responsible for rotate the DC Motor CW/ or A-CW or stop the motor based
 * on the state input state value and Send the required duty cycle to the PWM driver based
 * on the required speed value
 */
void DcMotor_Rotate(DcMotor_State state,uint8 speed){
    11d2:	df 93       	push	r29
    11d4:	cf 93       	push	r28
    11d6:	00 d0       	rcall	.+0      	; 0x11d8 <DcMotor_Rotate+0x6>
    11d8:	cd b7       	in	r28, 0x3d	; 61
    11da:	de b7       	in	r29, 0x3e	; 62
    11dc:	89 83       	std	Y+1, r24	; 0x01
    11de:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * configure input1 & input2 to make motor rotate CW or ACW or to stop according to state
	 */
	GPIO_writePin(INPUT1_PORT_NUM, INPUT1_PIN_NUM, (state>>1));
    11e0:	89 81       	ldd	r24, Y+1	; 0x01
    11e2:	98 2f       	mov	r25, r24
    11e4:	96 95       	lsr	r25
    11e6:	81 e0       	ldi	r24, 0x01	; 1
    11e8:	60 e0       	ldi	r22, 0x00	; 0
    11ea:	49 2f       	mov	r20, r25
    11ec:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
	GPIO_writePin(INPUT2_PORT_NUM, INPUT2_PIN_NUM, (state & 0x01));
    11f0:	89 81       	ldd	r24, Y+1	; 0x01
    11f2:	98 2f       	mov	r25, r24
    11f4:	91 70       	andi	r25, 0x01	; 1
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	61 e0       	ldi	r22, 0x01	; 1
    11fa:	49 2f       	mov	r20, r25
    11fc:	0e 94 94 0a 	call	0x1528	; 0x1528 <GPIO_writePin>
	PWM_Timer0_Start(speed); /* pass the speed to the timer function */
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	0e 94 e7 0c 	call	0x19ce	; 0x19ce <PWM_Timer0_Start>
}
    1206:	0f 90       	pop	r0
    1208:	0f 90       	pop	r0
    120a:	cf 91       	pop	r28
    120c:	df 91       	pop	r29
    120e:	08 95       	ret

00001210 <EEPROM_writeByte>:
 *******************************************************************************/
#include "external_eeprom.h"
#include "twi.h"

uint8 EEPROM_writeByte(uint16 u16addr, uint8 u8data)
{
    1210:	df 93       	push	r29
    1212:	cf 93       	push	r28
    1214:	00 d0       	rcall	.+0      	; 0x1216 <EEPROM_writeByte+0x6>
    1216:	00 d0       	rcall	.+0      	; 0x1218 <EEPROM_writeByte+0x8>
    1218:	cd b7       	in	r28, 0x3d	; 61
    121a:	de b7       	in	r29, 0x3e	; 62
    121c:	9a 83       	std	Y+2, r25	; 0x02
    121e:	89 83       	std	Y+1, r24	; 0x01
    1220:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    1222:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <TWI_start>
    if (TWI_getStatus() != TWI_START)
    1226:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    122a:	88 30       	cpi	r24, 0x08	; 8
    122c:	11 f0       	breq	.+4      	; 0x1232 <EEPROM_writeByte+0x22>
        return ERROR;
    122e:	1c 82       	std	Y+4, r1	; 0x04
    1230:	28 c0       	rjmp	.+80     	; 0x1282 <EEPROM_writeByte+0x72>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)(0xA0 | ((u16addr & 0x0700)>>7)));
    1232:	89 81       	ldd	r24, Y+1	; 0x01
    1234:	9a 81       	ldd	r25, Y+2	; 0x02
    1236:	80 70       	andi	r24, 0x00	; 0
    1238:	97 70       	andi	r25, 0x07	; 7
    123a:	88 0f       	add	r24, r24
    123c:	89 2f       	mov	r24, r25
    123e:	88 1f       	adc	r24, r24
    1240:	99 0b       	sbc	r25, r25
    1242:	91 95       	neg	r25
    1244:	80 6a       	ori	r24, 0xA0	; 160
    1246:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    124a:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    124e:	88 31       	cpi	r24, 0x18	; 24
    1250:	11 f0       	breq	.+4      	; 0x1256 <EEPROM_writeByte+0x46>
        return ERROR; 
    1252:	1c 82       	std	Y+4, r1	; 0x04
    1254:	16 c0       	rjmp	.+44     	; 0x1282 <EEPROM_writeByte+0x72>
		 
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    1256:	89 81       	ldd	r24, Y+1	; 0x01
    1258:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    125c:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    1260:	88 32       	cpi	r24, 0x28	; 40
    1262:	11 f0       	breq	.+4      	; 0x1268 <EEPROM_writeByte+0x58>
        return ERROR;
    1264:	1c 82       	std	Y+4, r1	; 0x04
    1266:	0d c0       	rjmp	.+26     	; 0x1282 <EEPROM_writeByte+0x72>
		
    /* write byte to eeprom */
    TWI_writeByte(u8data);
    1268:	8b 81       	ldd	r24, Y+3	; 0x03
    126a:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    126e:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    1272:	88 32       	cpi	r24, 0x28	; 40
    1274:	11 f0       	breq	.+4      	; 0x127a <EEPROM_writeByte+0x6a>
        return ERROR;
    1276:	1c 82       	std	Y+4, r1	; 0x04
    1278:	04 c0       	rjmp	.+8      	; 0x1282 <EEPROM_writeByte+0x72>

    /* Send the Stop Bit */
    TWI_stop();
    127a:	0e 94 0e 10 	call	0x201c	; 0x201c <TWI_stop>
	
    return SUCCESS;
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	8c 83       	std	Y+4, r24	; 0x04
    1282:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1284:	0f 90       	pop	r0
    1286:	0f 90       	pop	r0
    1288:	0f 90       	pop	r0
    128a:	0f 90       	pop	r0
    128c:	cf 91       	pop	r28
    128e:	df 91       	pop	r29
    1290:	08 95       	ret

00001292 <EEPROM_readByte>:

uint8 EEPROM_readByte(uint16 u16addr, uint8 *u8data)
{
    1292:	df 93       	push	r29
    1294:	cf 93       	push	r28
    1296:	00 d0       	rcall	.+0      	; 0x1298 <EEPROM_readByte+0x6>
    1298:	00 d0       	rcall	.+0      	; 0x129a <EEPROM_readByte+0x8>
    129a:	0f 92       	push	r0
    129c:	cd b7       	in	r28, 0x3d	; 61
    129e:	de b7       	in	r29, 0x3e	; 62
    12a0:	9a 83       	std	Y+2, r25	; 0x02
    12a2:	89 83       	std	Y+1, r24	; 0x01
    12a4:	7c 83       	std	Y+4, r23	; 0x04
    12a6:	6b 83       	std	Y+3, r22	; 0x03
	/* Send the Start Bit */
    TWI_start();
    12a8:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <TWI_start>
    if (TWI_getStatus() != TWI_START)
    12ac:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    12b0:	88 30       	cpi	r24, 0x08	; 8
    12b2:	11 f0       	breq	.+4      	; 0x12b8 <EEPROM_readByte+0x26>
        return ERROR;
    12b4:	1d 82       	std	Y+5, r1	; 0x05
    12b6:	44 c0       	rjmp	.+136    	; 0x1340 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=0 (write) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7)));
    12b8:	89 81       	ldd	r24, Y+1	; 0x01
    12ba:	9a 81       	ldd	r25, Y+2	; 0x02
    12bc:	80 70       	andi	r24, 0x00	; 0
    12be:	97 70       	andi	r25, 0x07	; 7
    12c0:	88 0f       	add	r24, r24
    12c2:	89 2f       	mov	r24, r25
    12c4:	88 1f       	adc	r24, r24
    12c6:	99 0b       	sbc	r25, r25
    12c8:	91 95       	neg	r25
    12ca:	80 6a       	ori	r24, 0xA0	; 160
    12cc:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_W_ACK)
    12d0:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    12d4:	88 31       	cpi	r24, 0x18	; 24
    12d6:	11 f0       	breq	.+4      	; 0x12dc <EEPROM_readByte+0x4a>
        return ERROR;
    12d8:	1d 82       	std	Y+5, r1	; 0x05
    12da:	32 c0       	rjmp	.+100    	; 0x1340 <EEPROM_readByte+0xae>
		
    /* Send the required memory location address */
    TWI_writeByte((uint8)(u16addr));
    12dc:	89 81       	ldd	r24, Y+1	; 0x01
    12de:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_DATA_ACK)
    12e2:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    12e6:	88 32       	cpi	r24, 0x28	; 40
    12e8:	11 f0       	breq	.+4      	; 0x12ee <EEPROM_readByte+0x5c>
        return ERROR;
    12ea:	1d 82       	std	Y+5, r1	; 0x05
    12ec:	29 c0       	rjmp	.+82     	; 0x1340 <EEPROM_readByte+0xae>
		
    /* Send the Repeated Start Bit */
    TWI_start();
    12ee:	0e 94 fe 0f 	call	0x1ffc	; 0x1ffc <TWI_start>
    if (TWI_getStatus() != TWI_REP_START)
    12f2:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    12f6:	80 31       	cpi	r24, 0x10	; 16
    12f8:	11 f0       	breq	.+4      	; 0x12fe <EEPROM_readByte+0x6c>
        return ERROR;
    12fa:	1d 82       	std	Y+5, r1	; 0x05
    12fc:	21 c0       	rjmp	.+66     	; 0x1340 <EEPROM_readByte+0xae>
		
    /* Send the device address, we need to get A8 A9 A10 address bits from the
     * memory location address and R/W=1 (Read) */
    TWI_writeByte((uint8)((0xA0) | ((u16addr & 0x0700)>>7) | 1));
    12fe:	89 81       	ldd	r24, Y+1	; 0x01
    1300:	9a 81       	ldd	r25, Y+2	; 0x02
    1302:	80 70       	andi	r24, 0x00	; 0
    1304:	97 70       	andi	r25, 0x07	; 7
    1306:	88 0f       	add	r24, r24
    1308:	89 2f       	mov	r24, r25
    130a:	88 1f       	adc	r24, r24
    130c:	99 0b       	sbc	r25, r25
    130e:	91 95       	neg	r25
    1310:	81 6a       	ori	r24, 0xA1	; 161
    1312:	0e 94 19 10 	call	0x2032	; 0x2032 <TWI_writeByte>
    if (TWI_getStatus() != TWI_MT_SLA_R_ACK)
    1316:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    131a:	80 34       	cpi	r24, 0x40	; 64
    131c:	11 f0       	breq	.+4      	; 0x1322 <EEPROM_readByte+0x90>
        return ERROR;
    131e:	1d 82       	std	Y+5, r1	; 0x05
    1320:	0f c0       	rjmp	.+30     	; 0x1340 <EEPROM_readByte+0xae>

    /* Read Byte from Memory without send ACK */
    *u8data = TWI_readByteWithNACK();
    1322:	0e 94 43 10 	call	0x2086	; 0x2086 <TWI_readByteWithNACK>
    1326:	eb 81       	ldd	r30, Y+3	; 0x03
    1328:	fc 81       	ldd	r31, Y+4	; 0x04
    132a:	80 83       	st	Z, r24
    if (TWI_getStatus() != TWI_MR_DATA_NACK)
    132c:	0e 94 56 10 	call	0x20ac	; 0x20ac <TWI_getStatus>
    1330:	88 35       	cpi	r24, 0x58	; 88
    1332:	11 f0       	breq	.+4      	; 0x1338 <EEPROM_readByte+0xa6>
        return ERROR;
    1334:	1d 82       	std	Y+5, r1	; 0x05
    1336:	04 c0       	rjmp	.+8      	; 0x1340 <EEPROM_readByte+0xae>

    /* Send the Stop Bit */
    TWI_stop();
    1338:	0e 94 0e 10 	call	0x201c	; 0x201c <TWI_stop>

    return SUCCESS;
    133c:	81 e0       	ldi	r24, 0x01	; 1
    133e:	8d 83       	std	Y+5, r24	; 0x05
    1340:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1342:	0f 90       	pop	r0
    1344:	0f 90       	pop	r0
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	0f 90       	pop	r0
    134c:	cf 91       	pop	r28
    134e:	df 91       	pop	r29
    1350:	08 95       	ret

00001352 <GPIO_setupPinDirection>:
 * Description :
 * Setup the direction of the required pin input/output.
 * If the input port number or pin number are not correct, The function will not handle the request.
 */
void GPIO_setupPinDirection(uint8 port_num, uint8 pin_num, GPIO_PinDirectionType direction)
{
    1352:	df 93       	push	r29
    1354:	cf 93       	push	r28
    1356:	00 d0       	rcall	.+0      	; 0x1358 <GPIO_setupPinDirection+0x6>
    1358:	00 d0       	rcall	.+0      	; 0x135a <GPIO_setupPinDirection+0x8>
    135a:	0f 92       	push	r0
    135c:	cd b7       	in	r28, 0x3d	; 61
    135e:	de b7       	in	r29, 0x3e	; 62
    1360:	89 83       	std	Y+1, r24	; 0x01
    1362:	6a 83       	std	Y+2, r22	; 0x02
    1364:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1366:	8a 81       	ldd	r24, Y+2	; 0x02
    1368:	88 30       	cpi	r24, 0x08	; 8
    136a:	08 f0       	brcs	.+2      	; 0x136e <GPIO_setupPinDirection+0x1c>
    136c:	d5 c0       	rjmp	.+426    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
    136e:	89 81       	ldd	r24, Y+1	; 0x01
    1370:	84 30       	cpi	r24, 0x04	; 4
    1372:	08 f0       	brcs	.+2      	; 0x1376 <GPIO_setupPinDirection+0x24>
    1374:	d1 c0       	rjmp	.+418    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Setup the pin direction as required */
		switch(port_num)
    1376:	89 81       	ldd	r24, Y+1	; 0x01
    1378:	28 2f       	mov	r18, r24
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	3d 83       	std	Y+5, r19	; 0x05
    137e:	2c 83       	std	Y+4, r18	; 0x04
    1380:	8c 81       	ldd	r24, Y+4	; 0x04
    1382:	9d 81       	ldd	r25, Y+5	; 0x05
    1384:	81 30       	cpi	r24, 0x01	; 1
    1386:	91 05       	cpc	r25, r1
    1388:	09 f4       	brne	.+2      	; 0x138c <GPIO_setupPinDirection+0x3a>
    138a:	43 c0       	rjmp	.+134    	; 0x1412 <GPIO_setupPinDirection+0xc0>
    138c:	2c 81       	ldd	r18, Y+4	; 0x04
    138e:	3d 81       	ldd	r19, Y+5	; 0x05
    1390:	22 30       	cpi	r18, 0x02	; 2
    1392:	31 05       	cpc	r19, r1
    1394:	2c f4       	brge	.+10     	; 0x13a0 <GPIO_setupPinDirection+0x4e>
    1396:	8c 81       	ldd	r24, Y+4	; 0x04
    1398:	9d 81       	ldd	r25, Y+5	; 0x05
    139a:	00 97       	sbiw	r24, 0x00	; 0
    139c:	71 f0       	breq	.+28     	; 0x13ba <GPIO_setupPinDirection+0x68>
    139e:	bc c0       	rjmp	.+376    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
    13a0:	2c 81       	ldd	r18, Y+4	; 0x04
    13a2:	3d 81       	ldd	r19, Y+5	; 0x05
    13a4:	22 30       	cpi	r18, 0x02	; 2
    13a6:	31 05       	cpc	r19, r1
    13a8:	09 f4       	brne	.+2      	; 0x13ac <GPIO_setupPinDirection+0x5a>
    13aa:	5f c0       	rjmp	.+190    	; 0x146a <GPIO_setupPinDirection+0x118>
    13ac:	8c 81       	ldd	r24, Y+4	; 0x04
    13ae:	9d 81       	ldd	r25, Y+5	; 0x05
    13b0:	83 30       	cpi	r24, 0x03	; 3
    13b2:	91 05       	cpc	r25, r1
    13b4:	09 f4       	brne	.+2      	; 0x13b8 <GPIO_setupPinDirection+0x66>
    13b6:	85 c0       	rjmp	.+266    	; 0x14c2 <GPIO_setupPinDirection+0x170>
    13b8:	af c0       	rjmp	.+350    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
		{
		case PORTA_ID:
			if(direction == PIN_OUTPUT)
    13ba:	8b 81       	ldd	r24, Y+3	; 0x03
    13bc:	81 30       	cpi	r24, 0x01	; 1
    13be:	a1 f4       	brne	.+40     	; 0x13e8 <GPIO_setupPinDirection+0x96>
			{
				SET_BIT(DDRA,pin_num);
    13c0:	aa e3       	ldi	r26, 0x3A	; 58
    13c2:	b0 e0       	ldi	r27, 0x00	; 0
    13c4:	ea e3       	ldi	r30, 0x3A	; 58
    13c6:	f0 e0       	ldi	r31, 0x00	; 0
    13c8:	80 81       	ld	r24, Z
    13ca:	48 2f       	mov	r20, r24
    13cc:	8a 81       	ldd	r24, Y+2	; 0x02
    13ce:	28 2f       	mov	r18, r24
    13d0:	30 e0       	ldi	r19, 0x00	; 0
    13d2:	81 e0       	ldi	r24, 0x01	; 1
    13d4:	90 e0       	ldi	r25, 0x00	; 0
    13d6:	02 2e       	mov	r0, r18
    13d8:	02 c0       	rjmp	.+4      	; 0x13de <GPIO_setupPinDirection+0x8c>
    13da:	88 0f       	add	r24, r24
    13dc:	99 1f       	adc	r25, r25
    13de:	0a 94       	dec	r0
    13e0:	e2 f7       	brpl	.-8      	; 0x13da <GPIO_setupPinDirection+0x88>
    13e2:	84 2b       	or	r24, r20
    13e4:	8c 93       	st	X, r24
    13e6:	98 c0       	rjmp	.+304    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRA,pin_num);
    13e8:	aa e3       	ldi	r26, 0x3A	; 58
    13ea:	b0 e0       	ldi	r27, 0x00	; 0
    13ec:	ea e3       	ldi	r30, 0x3A	; 58
    13ee:	f0 e0       	ldi	r31, 0x00	; 0
    13f0:	80 81       	ld	r24, Z
    13f2:	48 2f       	mov	r20, r24
    13f4:	8a 81       	ldd	r24, Y+2	; 0x02
    13f6:	28 2f       	mov	r18, r24
    13f8:	30 e0       	ldi	r19, 0x00	; 0
    13fa:	81 e0       	ldi	r24, 0x01	; 1
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	02 2e       	mov	r0, r18
    1400:	02 c0       	rjmp	.+4      	; 0x1406 <GPIO_setupPinDirection+0xb4>
    1402:	88 0f       	add	r24, r24
    1404:	99 1f       	adc	r25, r25
    1406:	0a 94       	dec	r0
    1408:	e2 f7       	brpl	.-8      	; 0x1402 <GPIO_setupPinDirection+0xb0>
    140a:	80 95       	com	r24
    140c:	84 23       	and	r24, r20
    140e:	8c 93       	st	X, r24
    1410:	83 c0       	rjmp	.+262    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTB_ID:
			if(direction == PIN_OUTPUT)
    1412:	8b 81       	ldd	r24, Y+3	; 0x03
    1414:	81 30       	cpi	r24, 0x01	; 1
    1416:	a1 f4       	brne	.+40     	; 0x1440 <GPIO_setupPinDirection+0xee>
			{
				SET_BIT(DDRB,pin_num);
    1418:	a7 e3       	ldi	r26, 0x37	; 55
    141a:	b0 e0       	ldi	r27, 0x00	; 0
    141c:	e7 e3       	ldi	r30, 0x37	; 55
    141e:	f0 e0       	ldi	r31, 0x00	; 0
    1420:	80 81       	ld	r24, Z
    1422:	48 2f       	mov	r20, r24
    1424:	8a 81       	ldd	r24, Y+2	; 0x02
    1426:	28 2f       	mov	r18, r24
    1428:	30 e0       	ldi	r19, 0x00	; 0
    142a:	81 e0       	ldi	r24, 0x01	; 1
    142c:	90 e0       	ldi	r25, 0x00	; 0
    142e:	02 2e       	mov	r0, r18
    1430:	02 c0       	rjmp	.+4      	; 0x1436 <GPIO_setupPinDirection+0xe4>
    1432:	88 0f       	add	r24, r24
    1434:	99 1f       	adc	r25, r25
    1436:	0a 94       	dec	r0
    1438:	e2 f7       	brpl	.-8      	; 0x1432 <GPIO_setupPinDirection+0xe0>
    143a:	84 2b       	or	r24, r20
    143c:	8c 93       	st	X, r24
    143e:	6c c0       	rjmp	.+216    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRB,pin_num);
    1440:	a7 e3       	ldi	r26, 0x37	; 55
    1442:	b0 e0       	ldi	r27, 0x00	; 0
    1444:	e7 e3       	ldi	r30, 0x37	; 55
    1446:	f0 e0       	ldi	r31, 0x00	; 0
    1448:	80 81       	ld	r24, Z
    144a:	48 2f       	mov	r20, r24
    144c:	8a 81       	ldd	r24, Y+2	; 0x02
    144e:	28 2f       	mov	r18, r24
    1450:	30 e0       	ldi	r19, 0x00	; 0
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	90 e0       	ldi	r25, 0x00	; 0
    1456:	02 2e       	mov	r0, r18
    1458:	02 c0       	rjmp	.+4      	; 0x145e <GPIO_setupPinDirection+0x10c>
    145a:	88 0f       	add	r24, r24
    145c:	99 1f       	adc	r25, r25
    145e:	0a 94       	dec	r0
    1460:	e2 f7       	brpl	.-8      	; 0x145a <GPIO_setupPinDirection+0x108>
    1462:	80 95       	com	r24
    1464:	84 23       	and	r24, r20
    1466:	8c 93       	st	X, r24
    1468:	57 c0       	rjmp	.+174    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTC_ID:
			if(direction == PIN_OUTPUT)
    146a:	8b 81       	ldd	r24, Y+3	; 0x03
    146c:	81 30       	cpi	r24, 0x01	; 1
    146e:	a1 f4       	brne	.+40     	; 0x1498 <GPIO_setupPinDirection+0x146>
			{
				SET_BIT(DDRC,pin_num);
    1470:	a4 e3       	ldi	r26, 0x34	; 52
    1472:	b0 e0       	ldi	r27, 0x00	; 0
    1474:	e4 e3       	ldi	r30, 0x34	; 52
    1476:	f0 e0       	ldi	r31, 0x00	; 0
    1478:	80 81       	ld	r24, Z
    147a:	48 2f       	mov	r20, r24
    147c:	8a 81       	ldd	r24, Y+2	; 0x02
    147e:	28 2f       	mov	r18, r24
    1480:	30 e0       	ldi	r19, 0x00	; 0
    1482:	81 e0       	ldi	r24, 0x01	; 1
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	02 2e       	mov	r0, r18
    1488:	02 c0       	rjmp	.+4      	; 0x148e <GPIO_setupPinDirection+0x13c>
    148a:	88 0f       	add	r24, r24
    148c:	99 1f       	adc	r25, r25
    148e:	0a 94       	dec	r0
    1490:	e2 f7       	brpl	.-8      	; 0x148a <GPIO_setupPinDirection+0x138>
    1492:	84 2b       	or	r24, r20
    1494:	8c 93       	st	X, r24
    1496:	40 c0       	rjmp	.+128    	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRC,pin_num);
    1498:	a4 e3       	ldi	r26, 0x34	; 52
    149a:	b0 e0       	ldi	r27, 0x00	; 0
    149c:	e4 e3       	ldi	r30, 0x34	; 52
    149e:	f0 e0       	ldi	r31, 0x00	; 0
    14a0:	80 81       	ld	r24, Z
    14a2:	48 2f       	mov	r20, r24
    14a4:	8a 81       	ldd	r24, Y+2	; 0x02
    14a6:	28 2f       	mov	r18, r24
    14a8:	30 e0       	ldi	r19, 0x00	; 0
    14aa:	81 e0       	ldi	r24, 0x01	; 1
    14ac:	90 e0       	ldi	r25, 0x00	; 0
    14ae:	02 2e       	mov	r0, r18
    14b0:	02 c0       	rjmp	.+4      	; 0x14b6 <GPIO_setupPinDirection+0x164>
    14b2:	88 0f       	add	r24, r24
    14b4:	99 1f       	adc	r25, r25
    14b6:	0a 94       	dec	r0
    14b8:	e2 f7       	brpl	.-8      	; 0x14b2 <GPIO_setupPinDirection+0x160>
    14ba:	80 95       	com	r24
    14bc:	84 23       	and	r24, r20
    14be:	8c 93       	st	X, r24
    14c0:	2b c0       	rjmp	.+86     	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			break;
		case PORTD_ID:
			if(direction == PIN_OUTPUT)
    14c2:	8b 81       	ldd	r24, Y+3	; 0x03
    14c4:	81 30       	cpi	r24, 0x01	; 1
    14c6:	a1 f4       	brne	.+40     	; 0x14f0 <GPIO_setupPinDirection+0x19e>
			{
				SET_BIT(DDRD,pin_num);
    14c8:	a1 e3       	ldi	r26, 0x31	; 49
    14ca:	b0 e0       	ldi	r27, 0x00	; 0
    14cc:	e1 e3       	ldi	r30, 0x31	; 49
    14ce:	f0 e0       	ldi	r31, 0x00	; 0
    14d0:	80 81       	ld	r24, Z
    14d2:	48 2f       	mov	r20, r24
    14d4:	8a 81       	ldd	r24, Y+2	; 0x02
    14d6:	28 2f       	mov	r18, r24
    14d8:	30 e0       	ldi	r19, 0x00	; 0
    14da:	81 e0       	ldi	r24, 0x01	; 1
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	02 2e       	mov	r0, r18
    14e0:	02 c0       	rjmp	.+4      	; 0x14e6 <GPIO_setupPinDirection+0x194>
    14e2:	88 0f       	add	r24, r24
    14e4:	99 1f       	adc	r25, r25
    14e6:	0a 94       	dec	r0
    14e8:	e2 f7       	brpl	.-8      	; 0x14e2 <GPIO_setupPinDirection+0x190>
    14ea:	84 2b       	or	r24, r20
    14ec:	8c 93       	st	X, r24
    14ee:	14 c0       	rjmp	.+40     	; 0x1518 <GPIO_setupPinDirection+0x1c6>
			}
			else
			{
				CLEAR_BIT(DDRD,pin_num);
    14f0:	a1 e3       	ldi	r26, 0x31	; 49
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	e1 e3       	ldi	r30, 0x31	; 49
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	80 81       	ld	r24, Z
    14fa:	48 2f       	mov	r20, r24
    14fc:	8a 81       	ldd	r24, Y+2	; 0x02
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	02 2e       	mov	r0, r18
    1508:	02 c0       	rjmp	.+4      	; 0x150e <GPIO_setupPinDirection+0x1bc>
    150a:	88 0f       	add	r24, r24
    150c:	99 1f       	adc	r25, r25
    150e:	0a 94       	dec	r0
    1510:	e2 f7       	brpl	.-8      	; 0x150a <GPIO_setupPinDirection+0x1b8>
    1512:	80 95       	com	r24
    1514:	84 23       	and	r24, r20
    1516:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	0f 90       	pop	r0
    1520:	0f 90       	pop	r0
    1522:	cf 91       	pop	r28
    1524:	df 91       	pop	r29
    1526:	08 95       	ret

00001528 <GPIO_writePin>:
 * Write the value Logic High or Logic Low on the required pin.
 * If the input port number or pin number are not correct, The function will not handle the request.
 * If the pin is input, this function will enable/disable the internal pull-up resistor.
 */
void GPIO_writePin(uint8 port_num, uint8 pin_num, uint8 value)
{
    1528:	df 93       	push	r29
    152a:	cf 93       	push	r28
    152c:	00 d0       	rcall	.+0      	; 0x152e <GPIO_writePin+0x6>
    152e:	00 d0       	rcall	.+0      	; 0x1530 <GPIO_writePin+0x8>
    1530:	0f 92       	push	r0
    1532:	cd b7       	in	r28, 0x3d	; 61
    1534:	de b7       	in	r29, 0x3e	; 62
    1536:	89 83       	std	Y+1, r24	; 0x01
    1538:	6a 83       	std	Y+2, r22	; 0x02
    153a:	4b 83       	std	Y+3, r20	; 0x03
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	88 30       	cpi	r24, 0x08	; 8
    1540:	08 f0       	brcs	.+2      	; 0x1544 <GPIO_writePin+0x1c>
    1542:	d5 c0       	rjmp	.+426    	; 0x16ee <GPIO_writePin+0x1c6>
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	84 30       	cpi	r24, 0x04	; 4
    1548:	08 f0       	brcs	.+2      	; 0x154c <GPIO_writePin+0x24>
    154a:	d1 c0       	rjmp	.+418    	; 0x16ee <GPIO_writePin+0x1c6>
		/* Do Nothing */
	}
	else
	{
		/* Write the pin value as required */
		switch(port_num)
    154c:	89 81       	ldd	r24, Y+1	; 0x01
    154e:	28 2f       	mov	r18, r24
    1550:	30 e0       	ldi	r19, 0x00	; 0
    1552:	3d 83       	std	Y+5, r19	; 0x05
    1554:	2c 83       	std	Y+4, r18	; 0x04
    1556:	8c 81       	ldd	r24, Y+4	; 0x04
    1558:	9d 81       	ldd	r25, Y+5	; 0x05
    155a:	81 30       	cpi	r24, 0x01	; 1
    155c:	91 05       	cpc	r25, r1
    155e:	09 f4       	brne	.+2      	; 0x1562 <GPIO_writePin+0x3a>
    1560:	43 c0       	rjmp	.+134    	; 0x15e8 <GPIO_writePin+0xc0>
    1562:	2c 81       	ldd	r18, Y+4	; 0x04
    1564:	3d 81       	ldd	r19, Y+5	; 0x05
    1566:	22 30       	cpi	r18, 0x02	; 2
    1568:	31 05       	cpc	r19, r1
    156a:	2c f4       	brge	.+10     	; 0x1576 <GPIO_writePin+0x4e>
    156c:	8c 81       	ldd	r24, Y+4	; 0x04
    156e:	9d 81       	ldd	r25, Y+5	; 0x05
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	71 f0       	breq	.+28     	; 0x1590 <GPIO_writePin+0x68>
    1574:	bc c0       	rjmp	.+376    	; 0x16ee <GPIO_writePin+0x1c6>
    1576:	2c 81       	ldd	r18, Y+4	; 0x04
    1578:	3d 81       	ldd	r19, Y+5	; 0x05
    157a:	22 30       	cpi	r18, 0x02	; 2
    157c:	31 05       	cpc	r19, r1
    157e:	09 f4       	brne	.+2      	; 0x1582 <GPIO_writePin+0x5a>
    1580:	5f c0       	rjmp	.+190    	; 0x1640 <GPIO_writePin+0x118>
    1582:	8c 81       	ldd	r24, Y+4	; 0x04
    1584:	9d 81       	ldd	r25, Y+5	; 0x05
    1586:	83 30       	cpi	r24, 0x03	; 3
    1588:	91 05       	cpc	r25, r1
    158a:	09 f4       	brne	.+2      	; 0x158e <GPIO_writePin+0x66>
    158c:	85 c0       	rjmp	.+266    	; 0x1698 <GPIO_writePin+0x170>
    158e:	af c0       	rjmp	.+350    	; 0x16ee <GPIO_writePin+0x1c6>
		{
		case PORTA_ID:
			if(value == LOGIC_HIGH)
    1590:	8b 81       	ldd	r24, Y+3	; 0x03
    1592:	81 30       	cpi	r24, 0x01	; 1
    1594:	a1 f4       	brne	.+40     	; 0x15be <GPIO_writePin+0x96>
			{
				SET_BIT(PORTA,pin_num);
    1596:	ab e3       	ldi	r26, 0x3B	; 59
    1598:	b0 e0       	ldi	r27, 0x00	; 0
    159a:	eb e3       	ldi	r30, 0x3B	; 59
    159c:	f0 e0       	ldi	r31, 0x00	; 0
    159e:	80 81       	ld	r24, Z
    15a0:	48 2f       	mov	r20, r24
    15a2:	8a 81       	ldd	r24, Y+2	; 0x02
    15a4:	28 2f       	mov	r18, r24
    15a6:	30 e0       	ldi	r19, 0x00	; 0
    15a8:	81 e0       	ldi	r24, 0x01	; 1
    15aa:	90 e0       	ldi	r25, 0x00	; 0
    15ac:	02 2e       	mov	r0, r18
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <GPIO_writePin+0x8c>
    15b0:	88 0f       	add	r24, r24
    15b2:	99 1f       	adc	r25, r25
    15b4:	0a 94       	dec	r0
    15b6:	e2 f7       	brpl	.-8      	; 0x15b0 <GPIO_writePin+0x88>
    15b8:	84 2b       	or	r24, r20
    15ba:	8c 93       	st	X, r24
    15bc:	98 c0       	rjmp	.+304    	; 0x16ee <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTA,pin_num);
    15be:	ab e3       	ldi	r26, 0x3B	; 59
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	eb e3       	ldi	r30, 0x3B	; 59
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	48 2f       	mov	r20, r24
    15ca:	8a 81       	ldd	r24, Y+2	; 0x02
    15cc:	28 2f       	mov	r18, r24
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	90 e0       	ldi	r25, 0x00	; 0
    15d4:	02 2e       	mov	r0, r18
    15d6:	02 c0       	rjmp	.+4      	; 0x15dc <GPIO_writePin+0xb4>
    15d8:	88 0f       	add	r24, r24
    15da:	99 1f       	adc	r25, r25
    15dc:	0a 94       	dec	r0
    15de:	e2 f7       	brpl	.-8      	; 0x15d8 <GPIO_writePin+0xb0>
    15e0:	80 95       	com	r24
    15e2:	84 23       	and	r24, r20
    15e4:	8c 93       	st	X, r24
    15e6:	83 c0       	rjmp	.+262    	; 0x16ee <GPIO_writePin+0x1c6>
			}
			break;
		case PORTB_ID:
			if(value == LOGIC_HIGH)
    15e8:	8b 81       	ldd	r24, Y+3	; 0x03
    15ea:	81 30       	cpi	r24, 0x01	; 1
    15ec:	a1 f4       	brne	.+40     	; 0x1616 <GPIO_writePin+0xee>
			{
				SET_BIT(PORTB,pin_num);
    15ee:	a8 e3       	ldi	r26, 0x38	; 56
    15f0:	b0 e0       	ldi	r27, 0x00	; 0
    15f2:	e8 e3       	ldi	r30, 0x38	; 56
    15f4:	f0 e0       	ldi	r31, 0x00	; 0
    15f6:	80 81       	ld	r24, Z
    15f8:	48 2f       	mov	r20, r24
    15fa:	8a 81       	ldd	r24, Y+2	; 0x02
    15fc:	28 2f       	mov	r18, r24
    15fe:	30 e0       	ldi	r19, 0x00	; 0
    1600:	81 e0       	ldi	r24, 0x01	; 1
    1602:	90 e0       	ldi	r25, 0x00	; 0
    1604:	02 2e       	mov	r0, r18
    1606:	02 c0       	rjmp	.+4      	; 0x160c <GPIO_writePin+0xe4>
    1608:	88 0f       	add	r24, r24
    160a:	99 1f       	adc	r25, r25
    160c:	0a 94       	dec	r0
    160e:	e2 f7       	brpl	.-8      	; 0x1608 <GPIO_writePin+0xe0>
    1610:	84 2b       	or	r24, r20
    1612:	8c 93       	st	X, r24
    1614:	6c c0       	rjmp	.+216    	; 0x16ee <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTB,pin_num);
    1616:	a8 e3       	ldi	r26, 0x38	; 56
    1618:	b0 e0       	ldi	r27, 0x00	; 0
    161a:	e8 e3       	ldi	r30, 0x38	; 56
    161c:	f0 e0       	ldi	r31, 0x00	; 0
    161e:	80 81       	ld	r24, Z
    1620:	48 2f       	mov	r20, r24
    1622:	8a 81       	ldd	r24, Y+2	; 0x02
    1624:	28 2f       	mov	r18, r24
    1626:	30 e0       	ldi	r19, 0x00	; 0
    1628:	81 e0       	ldi	r24, 0x01	; 1
    162a:	90 e0       	ldi	r25, 0x00	; 0
    162c:	02 2e       	mov	r0, r18
    162e:	02 c0       	rjmp	.+4      	; 0x1634 <GPIO_writePin+0x10c>
    1630:	88 0f       	add	r24, r24
    1632:	99 1f       	adc	r25, r25
    1634:	0a 94       	dec	r0
    1636:	e2 f7       	brpl	.-8      	; 0x1630 <GPIO_writePin+0x108>
    1638:	80 95       	com	r24
    163a:	84 23       	and	r24, r20
    163c:	8c 93       	st	X, r24
    163e:	57 c0       	rjmp	.+174    	; 0x16ee <GPIO_writePin+0x1c6>
			}
			break;
		case PORTC_ID:
			if(value == LOGIC_HIGH)
    1640:	8b 81       	ldd	r24, Y+3	; 0x03
    1642:	81 30       	cpi	r24, 0x01	; 1
    1644:	a1 f4       	brne	.+40     	; 0x166e <GPIO_writePin+0x146>
			{
				SET_BIT(PORTC,pin_num);
    1646:	a5 e3       	ldi	r26, 0x35	; 53
    1648:	b0 e0       	ldi	r27, 0x00	; 0
    164a:	e5 e3       	ldi	r30, 0x35	; 53
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	48 2f       	mov	r20, r24
    1652:	8a 81       	ldd	r24, Y+2	; 0x02
    1654:	28 2f       	mov	r18, r24
    1656:	30 e0       	ldi	r19, 0x00	; 0
    1658:	81 e0       	ldi	r24, 0x01	; 1
    165a:	90 e0       	ldi	r25, 0x00	; 0
    165c:	02 2e       	mov	r0, r18
    165e:	02 c0       	rjmp	.+4      	; 0x1664 <GPIO_writePin+0x13c>
    1660:	88 0f       	add	r24, r24
    1662:	99 1f       	adc	r25, r25
    1664:	0a 94       	dec	r0
    1666:	e2 f7       	brpl	.-8      	; 0x1660 <GPIO_writePin+0x138>
    1668:	84 2b       	or	r24, r20
    166a:	8c 93       	st	X, r24
    166c:	40 c0       	rjmp	.+128    	; 0x16ee <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTC,pin_num);
    166e:	a5 e3       	ldi	r26, 0x35	; 53
    1670:	b0 e0       	ldi	r27, 0x00	; 0
    1672:	e5 e3       	ldi	r30, 0x35	; 53
    1674:	f0 e0       	ldi	r31, 0x00	; 0
    1676:	80 81       	ld	r24, Z
    1678:	48 2f       	mov	r20, r24
    167a:	8a 81       	ldd	r24, Y+2	; 0x02
    167c:	28 2f       	mov	r18, r24
    167e:	30 e0       	ldi	r19, 0x00	; 0
    1680:	81 e0       	ldi	r24, 0x01	; 1
    1682:	90 e0       	ldi	r25, 0x00	; 0
    1684:	02 2e       	mov	r0, r18
    1686:	02 c0       	rjmp	.+4      	; 0x168c <GPIO_writePin+0x164>
    1688:	88 0f       	add	r24, r24
    168a:	99 1f       	adc	r25, r25
    168c:	0a 94       	dec	r0
    168e:	e2 f7       	brpl	.-8      	; 0x1688 <GPIO_writePin+0x160>
    1690:	80 95       	com	r24
    1692:	84 23       	and	r24, r20
    1694:	8c 93       	st	X, r24
    1696:	2b c0       	rjmp	.+86     	; 0x16ee <GPIO_writePin+0x1c6>
			}
			break;
		case PORTD_ID:
			if(value == LOGIC_HIGH)
    1698:	8b 81       	ldd	r24, Y+3	; 0x03
    169a:	81 30       	cpi	r24, 0x01	; 1
    169c:	a1 f4       	brne	.+40     	; 0x16c6 <GPIO_writePin+0x19e>
			{
				SET_BIT(PORTD,pin_num);
    169e:	a2 e3       	ldi	r26, 0x32	; 50
    16a0:	b0 e0       	ldi	r27, 0x00	; 0
    16a2:	e2 e3       	ldi	r30, 0x32	; 50
    16a4:	f0 e0       	ldi	r31, 0x00	; 0
    16a6:	80 81       	ld	r24, Z
    16a8:	48 2f       	mov	r20, r24
    16aa:	8a 81       	ldd	r24, Y+2	; 0x02
    16ac:	28 2f       	mov	r18, r24
    16ae:	30 e0       	ldi	r19, 0x00	; 0
    16b0:	81 e0       	ldi	r24, 0x01	; 1
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	02 2e       	mov	r0, r18
    16b6:	02 c0       	rjmp	.+4      	; 0x16bc <GPIO_writePin+0x194>
    16b8:	88 0f       	add	r24, r24
    16ba:	99 1f       	adc	r25, r25
    16bc:	0a 94       	dec	r0
    16be:	e2 f7       	brpl	.-8      	; 0x16b8 <GPIO_writePin+0x190>
    16c0:	84 2b       	or	r24, r20
    16c2:	8c 93       	st	X, r24
    16c4:	14 c0       	rjmp	.+40     	; 0x16ee <GPIO_writePin+0x1c6>
			}
			else
			{
				CLEAR_BIT(PORTD,pin_num);
    16c6:	a2 e3       	ldi	r26, 0x32	; 50
    16c8:	b0 e0       	ldi	r27, 0x00	; 0
    16ca:	e2 e3       	ldi	r30, 0x32	; 50
    16cc:	f0 e0       	ldi	r31, 0x00	; 0
    16ce:	80 81       	ld	r24, Z
    16d0:	48 2f       	mov	r20, r24
    16d2:	8a 81       	ldd	r24, Y+2	; 0x02
    16d4:	28 2f       	mov	r18, r24
    16d6:	30 e0       	ldi	r19, 0x00	; 0
    16d8:	81 e0       	ldi	r24, 0x01	; 1
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	02 2e       	mov	r0, r18
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <GPIO_writePin+0x1bc>
    16e0:	88 0f       	add	r24, r24
    16e2:	99 1f       	adc	r25, r25
    16e4:	0a 94       	dec	r0
    16e6:	e2 f7       	brpl	.-8      	; 0x16e0 <GPIO_writePin+0x1b8>
    16e8:	80 95       	com	r24
    16ea:	84 23       	and	r24, r20
    16ec:	8c 93       	st	X, r24
			}
			break;
		}
	}
}
    16ee:	0f 90       	pop	r0
    16f0:	0f 90       	pop	r0
    16f2:	0f 90       	pop	r0
    16f4:	0f 90       	pop	r0
    16f6:	0f 90       	pop	r0
    16f8:	cf 91       	pop	r28
    16fa:	df 91       	pop	r29
    16fc:	08 95       	ret

000016fe <GPIO_readPin>:
 * Description :
 * Read and return the value for the required pin, it should be Logic High or Logic Low.
 * If the input port number or pin number are not correct, The function will return Logic Low.
 */
uint8 GPIO_readPin(uint8 port_num, uint8 pin_num)
{
    16fe:	df 93       	push	r29
    1700:	cf 93       	push	r28
    1702:	00 d0       	rcall	.+0      	; 0x1704 <GPIO_readPin+0x6>
    1704:	00 d0       	rcall	.+0      	; 0x1706 <GPIO_readPin+0x8>
    1706:	0f 92       	push	r0
    1708:	cd b7       	in	r28, 0x3d	; 61
    170a:	de b7       	in	r29, 0x3e	; 62
    170c:	8a 83       	std	Y+2, r24	; 0x02
    170e:	6b 83       	std	Y+3, r22	; 0x03
	uint8 pin_value = LOGIC_LOW;
    1710:	19 82       	std	Y+1, r1	; 0x01
	/*
	 * Check if the input port number is greater than NUM_OF_PINS_PER_PORT value.
	 * Or if the input pin number is greater than NUM_OF_PINS_PER_PORT value.
	 * In this case the input is not valid port/pin number
	 */
	if((pin_num >= NUM_OF_PINS_PER_PORT) || (port_num >= NUM_OF_PORTS))
    1712:	8b 81       	ldd	r24, Y+3	; 0x03
    1714:	88 30       	cpi	r24, 0x08	; 8
    1716:	08 f0       	brcs	.+2      	; 0x171a <GPIO_readPin+0x1c>
    1718:	84 c0       	rjmp	.+264    	; 0x1822 <GPIO_readPin+0x124>
    171a:	8a 81       	ldd	r24, Y+2	; 0x02
    171c:	84 30       	cpi	r24, 0x04	; 4
    171e:	08 f0       	brcs	.+2      	; 0x1722 <GPIO_readPin+0x24>
    1720:	80 c0       	rjmp	.+256    	; 0x1822 <GPIO_readPin+0x124>
		/* Do Nothing */
	}
	else
	{
		/* Read the pin value as required */
		switch(port_num)
    1722:	8a 81       	ldd	r24, Y+2	; 0x02
    1724:	28 2f       	mov	r18, r24
    1726:	30 e0       	ldi	r19, 0x00	; 0
    1728:	3d 83       	std	Y+5, r19	; 0x05
    172a:	2c 83       	std	Y+4, r18	; 0x04
    172c:	4c 81       	ldd	r20, Y+4	; 0x04
    172e:	5d 81       	ldd	r21, Y+5	; 0x05
    1730:	41 30       	cpi	r20, 0x01	; 1
    1732:	51 05       	cpc	r21, r1
    1734:	79 f1       	breq	.+94     	; 0x1794 <GPIO_readPin+0x96>
    1736:	8c 81       	ldd	r24, Y+4	; 0x04
    1738:	9d 81       	ldd	r25, Y+5	; 0x05
    173a:	82 30       	cpi	r24, 0x02	; 2
    173c:	91 05       	cpc	r25, r1
    173e:	34 f4       	brge	.+12     	; 0x174c <GPIO_readPin+0x4e>
    1740:	2c 81       	ldd	r18, Y+4	; 0x04
    1742:	3d 81       	ldd	r19, Y+5	; 0x05
    1744:	21 15       	cp	r18, r1
    1746:	31 05       	cpc	r19, r1
    1748:	69 f0       	breq	.+26     	; 0x1764 <GPIO_readPin+0x66>
    174a:	6b c0       	rjmp	.+214    	; 0x1822 <GPIO_readPin+0x124>
    174c:	4c 81       	ldd	r20, Y+4	; 0x04
    174e:	5d 81       	ldd	r21, Y+5	; 0x05
    1750:	42 30       	cpi	r20, 0x02	; 2
    1752:	51 05       	cpc	r21, r1
    1754:	b9 f1       	breq	.+110    	; 0x17c4 <GPIO_readPin+0xc6>
    1756:	8c 81       	ldd	r24, Y+4	; 0x04
    1758:	9d 81       	ldd	r25, Y+5	; 0x05
    175a:	83 30       	cpi	r24, 0x03	; 3
    175c:	91 05       	cpc	r25, r1
    175e:	09 f4       	brne	.+2      	; 0x1762 <GPIO_readPin+0x64>
    1760:	49 c0       	rjmp	.+146    	; 0x17f4 <GPIO_readPin+0xf6>
    1762:	5f c0       	rjmp	.+190    	; 0x1822 <GPIO_readPin+0x124>
		{
		case PORTA_ID:
			if(BIT_IS_SET(PINA,pin_num))
    1764:	e9 e3       	ldi	r30, 0x39	; 57
    1766:	f0 e0       	ldi	r31, 0x00	; 0
    1768:	80 81       	ld	r24, Z
    176a:	28 2f       	mov	r18, r24
    176c:	30 e0       	ldi	r19, 0x00	; 0
    176e:	8b 81       	ldd	r24, Y+3	; 0x03
    1770:	88 2f       	mov	r24, r24
    1772:	90 e0       	ldi	r25, 0x00	; 0
    1774:	a9 01       	movw	r20, r18
    1776:	02 c0       	rjmp	.+4      	; 0x177c <GPIO_readPin+0x7e>
    1778:	55 95       	asr	r21
    177a:	47 95       	ror	r20
    177c:	8a 95       	dec	r24
    177e:	e2 f7       	brpl	.-8      	; 0x1778 <GPIO_readPin+0x7a>
    1780:	ca 01       	movw	r24, r20
    1782:	81 70       	andi	r24, 0x01	; 1
    1784:	90 70       	andi	r25, 0x00	; 0
    1786:	88 23       	and	r24, r24
    1788:	19 f0       	breq	.+6      	; 0x1790 <GPIO_readPin+0x92>
			{
				pin_value = LOGIC_HIGH;
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	89 83       	std	Y+1, r24	; 0x01
    178e:	49 c0       	rjmp	.+146    	; 0x1822 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1790:	19 82       	std	Y+1, r1	; 0x01
    1792:	47 c0       	rjmp	.+142    	; 0x1822 <GPIO_readPin+0x124>
			}
			break;
		case PORTB_ID:
			if(BIT_IS_SET(PINB,pin_num))
    1794:	e6 e3       	ldi	r30, 0x36	; 54
    1796:	f0 e0       	ldi	r31, 0x00	; 0
    1798:	80 81       	ld	r24, Z
    179a:	28 2f       	mov	r18, r24
    179c:	30 e0       	ldi	r19, 0x00	; 0
    179e:	8b 81       	ldd	r24, Y+3	; 0x03
    17a0:	88 2f       	mov	r24, r24
    17a2:	90 e0       	ldi	r25, 0x00	; 0
    17a4:	a9 01       	movw	r20, r18
    17a6:	02 c0       	rjmp	.+4      	; 0x17ac <GPIO_readPin+0xae>
    17a8:	55 95       	asr	r21
    17aa:	47 95       	ror	r20
    17ac:	8a 95       	dec	r24
    17ae:	e2 f7       	brpl	.-8      	; 0x17a8 <GPIO_readPin+0xaa>
    17b0:	ca 01       	movw	r24, r20
    17b2:	81 70       	andi	r24, 0x01	; 1
    17b4:	90 70       	andi	r25, 0x00	; 0
    17b6:	88 23       	and	r24, r24
    17b8:	19 f0       	breq	.+6      	; 0x17c0 <GPIO_readPin+0xc2>
			{
				pin_value = LOGIC_HIGH;
    17ba:	81 e0       	ldi	r24, 0x01	; 1
    17bc:	89 83       	std	Y+1, r24	; 0x01
    17be:	31 c0       	rjmp	.+98     	; 0x1822 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    17c0:	19 82       	std	Y+1, r1	; 0x01
    17c2:	2f c0       	rjmp	.+94     	; 0x1822 <GPIO_readPin+0x124>
			}
			break;
		case PORTC_ID:
			if(BIT_IS_SET(PINC,pin_num))
    17c4:	e3 e3       	ldi	r30, 0x33	; 51
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	80 81       	ld	r24, Z
    17ca:	28 2f       	mov	r18, r24
    17cc:	30 e0       	ldi	r19, 0x00	; 0
    17ce:	8b 81       	ldd	r24, Y+3	; 0x03
    17d0:	88 2f       	mov	r24, r24
    17d2:	90 e0       	ldi	r25, 0x00	; 0
    17d4:	a9 01       	movw	r20, r18
    17d6:	02 c0       	rjmp	.+4      	; 0x17dc <GPIO_readPin+0xde>
    17d8:	55 95       	asr	r21
    17da:	47 95       	ror	r20
    17dc:	8a 95       	dec	r24
    17de:	e2 f7       	brpl	.-8      	; 0x17d8 <GPIO_readPin+0xda>
    17e0:	ca 01       	movw	r24, r20
    17e2:	81 70       	andi	r24, 0x01	; 1
    17e4:	90 70       	andi	r25, 0x00	; 0
    17e6:	88 23       	and	r24, r24
    17e8:	19 f0       	breq	.+6      	; 0x17f0 <GPIO_readPin+0xf2>
			{
				pin_value = LOGIC_HIGH;
    17ea:	81 e0       	ldi	r24, 0x01	; 1
    17ec:	89 83       	std	Y+1, r24	; 0x01
    17ee:	19 c0       	rjmp	.+50     	; 0x1822 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    17f0:	19 82       	std	Y+1, r1	; 0x01
    17f2:	17 c0       	rjmp	.+46     	; 0x1822 <GPIO_readPin+0x124>
			}
			break;
		case PORTD_ID:
			if(BIT_IS_SET(PIND,pin_num))
    17f4:	e0 e3       	ldi	r30, 0x30	; 48
    17f6:	f0 e0       	ldi	r31, 0x00	; 0
    17f8:	80 81       	ld	r24, Z
    17fa:	28 2f       	mov	r18, r24
    17fc:	30 e0       	ldi	r19, 0x00	; 0
    17fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1800:	88 2f       	mov	r24, r24
    1802:	90 e0       	ldi	r25, 0x00	; 0
    1804:	a9 01       	movw	r20, r18
    1806:	02 c0       	rjmp	.+4      	; 0x180c <GPIO_readPin+0x10e>
    1808:	55 95       	asr	r21
    180a:	47 95       	ror	r20
    180c:	8a 95       	dec	r24
    180e:	e2 f7       	brpl	.-8      	; 0x1808 <GPIO_readPin+0x10a>
    1810:	ca 01       	movw	r24, r20
    1812:	81 70       	andi	r24, 0x01	; 1
    1814:	90 70       	andi	r25, 0x00	; 0
    1816:	88 23       	and	r24, r24
    1818:	19 f0       	breq	.+6      	; 0x1820 <GPIO_readPin+0x122>
			{
				pin_value = LOGIC_HIGH;
    181a:	81 e0       	ldi	r24, 0x01	; 1
    181c:	89 83       	std	Y+1, r24	; 0x01
    181e:	01 c0       	rjmp	.+2      	; 0x1822 <GPIO_readPin+0x124>
			}
			else
			{
				pin_value = LOGIC_LOW;
    1820:	19 82       	std	Y+1, r1	; 0x01
			}
			break;
		}
	}

	return pin_value;
    1822:	89 81       	ldd	r24, Y+1	; 0x01
}
    1824:	0f 90       	pop	r0
    1826:	0f 90       	pop	r0
    1828:	0f 90       	pop	r0
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	cf 91       	pop	r28
    1830:	df 91       	pop	r29
    1832:	08 95       	ret

00001834 <GPIO_setupPortDirection>:
 * If the direction value is PORT_INPUT all pins in this port should be input pins.
 * If the direction value is PORT_OUTPUT all pins in this port should be output pins.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_setupPortDirection(uint8 port_num, GPIO_PortDirectionType direction)
{
    1834:	df 93       	push	r29
    1836:	cf 93       	push	r28
    1838:	00 d0       	rcall	.+0      	; 0x183a <GPIO_setupPortDirection+0x6>
    183a:	00 d0       	rcall	.+0      	; 0x183c <GPIO_setupPortDirection+0x8>
    183c:	cd b7       	in	r28, 0x3d	; 61
    183e:	de b7       	in	r29, 0x3e	; 62
    1840:	89 83       	std	Y+1, r24	; 0x01
    1842:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1844:	89 81       	ldd	r24, Y+1	; 0x01
    1846:	84 30       	cpi	r24, 0x04	; 4
    1848:	90 f5       	brcc	.+100    	; 0x18ae <GPIO_setupPortDirection+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Setup the port direction as required */
		switch(port_num)
    184a:	89 81       	ldd	r24, Y+1	; 0x01
    184c:	28 2f       	mov	r18, r24
    184e:	30 e0       	ldi	r19, 0x00	; 0
    1850:	3c 83       	std	Y+4, r19	; 0x04
    1852:	2b 83       	std	Y+3, r18	; 0x03
    1854:	8b 81       	ldd	r24, Y+3	; 0x03
    1856:	9c 81       	ldd	r25, Y+4	; 0x04
    1858:	81 30       	cpi	r24, 0x01	; 1
    185a:	91 05       	cpc	r25, r1
    185c:	d1 f0       	breq	.+52     	; 0x1892 <GPIO_setupPortDirection+0x5e>
    185e:	2b 81       	ldd	r18, Y+3	; 0x03
    1860:	3c 81       	ldd	r19, Y+4	; 0x04
    1862:	22 30       	cpi	r18, 0x02	; 2
    1864:	31 05       	cpc	r19, r1
    1866:	2c f4       	brge	.+10     	; 0x1872 <GPIO_setupPortDirection+0x3e>
    1868:	8b 81       	ldd	r24, Y+3	; 0x03
    186a:	9c 81       	ldd	r25, Y+4	; 0x04
    186c:	00 97       	sbiw	r24, 0x00	; 0
    186e:	61 f0       	breq	.+24     	; 0x1888 <GPIO_setupPortDirection+0x54>
    1870:	1e c0       	rjmp	.+60     	; 0x18ae <GPIO_setupPortDirection+0x7a>
    1872:	2b 81       	ldd	r18, Y+3	; 0x03
    1874:	3c 81       	ldd	r19, Y+4	; 0x04
    1876:	22 30       	cpi	r18, 0x02	; 2
    1878:	31 05       	cpc	r19, r1
    187a:	81 f0       	breq	.+32     	; 0x189c <GPIO_setupPortDirection+0x68>
    187c:	8b 81       	ldd	r24, Y+3	; 0x03
    187e:	9c 81       	ldd	r25, Y+4	; 0x04
    1880:	83 30       	cpi	r24, 0x03	; 3
    1882:	91 05       	cpc	r25, r1
    1884:	81 f0       	breq	.+32     	; 0x18a6 <GPIO_setupPortDirection+0x72>
    1886:	13 c0       	rjmp	.+38     	; 0x18ae <GPIO_setupPortDirection+0x7a>
		{
		case PORTA_ID:
			DDRA = direction;
    1888:	ea e3       	ldi	r30, 0x3A	; 58
    188a:	f0 e0       	ldi	r31, 0x00	; 0
    188c:	8a 81       	ldd	r24, Y+2	; 0x02
    188e:	80 83       	st	Z, r24
    1890:	0e c0       	rjmp	.+28     	; 0x18ae <GPIO_setupPortDirection+0x7a>
			break;
		case PORTB_ID:
			DDRB = direction;
    1892:	e7 e3       	ldi	r30, 0x37	; 55
    1894:	f0 e0       	ldi	r31, 0x00	; 0
    1896:	8a 81       	ldd	r24, Y+2	; 0x02
    1898:	80 83       	st	Z, r24
    189a:	09 c0       	rjmp	.+18     	; 0x18ae <GPIO_setupPortDirection+0x7a>
			break;
		case PORTC_ID:
			DDRC = direction;
    189c:	e4 e3       	ldi	r30, 0x34	; 52
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	8a 81       	ldd	r24, Y+2	; 0x02
    18a2:	80 83       	st	Z, r24
    18a4:	04 c0       	rjmp	.+8      	; 0x18ae <GPIO_setupPortDirection+0x7a>
			break;
		case PORTD_ID:
			DDRD = direction;
    18a6:	e1 e3       	ldi	r30, 0x31	; 49
    18a8:	f0 e0       	ldi	r31, 0x00	; 0
    18aa:	8a 81       	ldd	r24, Y+2	; 0x02
    18ac:	80 83       	st	Z, r24
			break;
		}
	}
}
    18ae:	0f 90       	pop	r0
    18b0:	0f 90       	pop	r0
    18b2:	0f 90       	pop	r0
    18b4:	0f 90       	pop	r0
    18b6:	cf 91       	pop	r28
    18b8:	df 91       	pop	r29
    18ba:	08 95       	ret

000018bc <GPIO_writePort>:
 * If any pin in the port is output pin the value will be written.
 * If any pin in the port is input pin this will activate/deactivate the internal pull-up resistor.
 * If the input port number is not correct, The function will not handle the request.
 */
void GPIO_writePort(uint8 port_num, uint8 value)
{
    18bc:	df 93       	push	r29
    18be:	cf 93       	push	r28
    18c0:	00 d0       	rcall	.+0      	; 0x18c2 <GPIO_writePort+0x6>
    18c2:	00 d0       	rcall	.+0      	; 0x18c4 <GPIO_writePort+0x8>
    18c4:	cd b7       	in	r28, 0x3d	; 61
    18c6:	de b7       	in	r29, 0x3e	; 62
    18c8:	89 83       	std	Y+1, r24	; 0x01
    18ca:	6a 83       	std	Y+2, r22	; 0x02
	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    18cc:	89 81       	ldd	r24, Y+1	; 0x01
    18ce:	84 30       	cpi	r24, 0x04	; 4
    18d0:	90 f5       	brcc	.+100    	; 0x1936 <GPIO_writePort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Write the port value as required */
		switch(port_num)
    18d2:	89 81       	ldd	r24, Y+1	; 0x01
    18d4:	28 2f       	mov	r18, r24
    18d6:	30 e0       	ldi	r19, 0x00	; 0
    18d8:	3c 83       	std	Y+4, r19	; 0x04
    18da:	2b 83       	std	Y+3, r18	; 0x03
    18dc:	8b 81       	ldd	r24, Y+3	; 0x03
    18de:	9c 81       	ldd	r25, Y+4	; 0x04
    18e0:	81 30       	cpi	r24, 0x01	; 1
    18e2:	91 05       	cpc	r25, r1
    18e4:	d1 f0       	breq	.+52     	; 0x191a <GPIO_writePort+0x5e>
    18e6:	2b 81       	ldd	r18, Y+3	; 0x03
    18e8:	3c 81       	ldd	r19, Y+4	; 0x04
    18ea:	22 30       	cpi	r18, 0x02	; 2
    18ec:	31 05       	cpc	r19, r1
    18ee:	2c f4       	brge	.+10     	; 0x18fa <GPIO_writePort+0x3e>
    18f0:	8b 81       	ldd	r24, Y+3	; 0x03
    18f2:	9c 81       	ldd	r25, Y+4	; 0x04
    18f4:	00 97       	sbiw	r24, 0x00	; 0
    18f6:	61 f0       	breq	.+24     	; 0x1910 <GPIO_writePort+0x54>
    18f8:	1e c0       	rjmp	.+60     	; 0x1936 <GPIO_writePort+0x7a>
    18fa:	2b 81       	ldd	r18, Y+3	; 0x03
    18fc:	3c 81       	ldd	r19, Y+4	; 0x04
    18fe:	22 30       	cpi	r18, 0x02	; 2
    1900:	31 05       	cpc	r19, r1
    1902:	81 f0       	breq	.+32     	; 0x1924 <GPIO_writePort+0x68>
    1904:	8b 81       	ldd	r24, Y+3	; 0x03
    1906:	9c 81       	ldd	r25, Y+4	; 0x04
    1908:	83 30       	cpi	r24, 0x03	; 3
    190a:	91 05       	cpc	r25, r1
    190c:	81 f0       	breq	.+32     	; 0x192e <GPIO_writePort+0x72>
    190e:	13 c0       	rjmp	.+38     	; 0x1936 <GPIO_writePort+0x7a>
		{
		case PORTA_ID:
			PORTA = value;
    1910:	eb e3       	ldi	r30, 0x3B	; 59
    1912:	f0 e0       	ldi	r31, 0x00	; 0
    1914:	8a 81       	ldd	r24, Y+2	; 0x02
    1916:	80 83       	st	Z, r24
    1918:	0e c0       	rjmp	.+28     	; 0x1936 <GPIO_writePort+0x7a>
			break;
		case PORTB_ID:
			PORTB = value;
    191a:	e8 e3       	ldi	r30, 0x38	; 56
    191c:	f0 e0       	ldi	r31, 0x00	; 0
    191e:	8a 81       	ldd	r24, Y+2	; 0x02
    1920:	80 83       	st	Z, r24
    1922:	09 c0       	rjmp	.+18     	; 0x1936 <GPIO_writePort+0x7a>
			break;
		case PORTC_ID:
			PORTC = value;
    1924:	e5 e3       	ldi	r30, 0x35	; 53
    1926:	f0 e0       	ldi	r31, 0x00	; 0
    1928:	8a 81       	ldd	r24, Y+2	; 0x02
    192a:	80 83       	st	Z, r24
    192c:	04 c0       	rjmp	.+8      	; 0x1936 <GPIO_writePort+0x7a>
			break;
		case PORTD_ID:
			PORTD = value;
    192e:	e2 e3       	ldi	r30, 0x32	; 50
    1930:	f0 e0       	ldi	r31, 0x00	; 0
    1932:	8a 81       	ldd	r24, Y+2	; 0x02
    1934:	80 83       	st	Z, r24
			break;
		}
	}
}
    1936:	0f 90       	pop	r0
    1938:	0f 90       	pop	r0
    193a:	0f 90       	pop	r0
    193c:	0f 90       	pop	r0
    193e:	cf 91       	pop	r28
    1940:	df 91       	pop	r29
    1942:	08 95       	ret

00001944 <GPIO_readPort>:
 * Description :
 * Read and return the value of the required port.
 * If the input port number is not correct, The function will return ZERO value.
 */
uint8 GPIO_readPort(uint8 port_num)
{
    1944:	df 93       	push	r29
    1946:	cf 93       	push	r28
    1948:	00 d0       	rcall	.+0      	; 0x194a <GPIO_readPort+0x6>
    194a:	00 d0       	rcall	.+0      	; 0x194c <GPIO_readPort+0x8>
    194c:	cd b7       	in	r28, 0x3d	; 61
    194e:	de b7       	in	r29, 0x3e	; 62
    1950:	8a 83       	std	Y+2, r24	; 0x02
	uint8 value = LOGIC_LOW;
    1952:	19 82       	std	Y+1, r1	; 0x01

	/*
	 * Check if the input number is greater than NUM_OF_PORTS value.
	 * In this case the input is not valid port number
	 */
	if(port_num >= NUM_OF_PORTS)
    1954:	8a 81       	ldd	r24, Y+2	; 0x02
    1956:	84 30       	cpi	r24, 0x04	; 4
    1958:	90 f5       	brcc	.+100    	; 0x19be <GPIO_readPort+0x7a>
		/* Do Nothing */
	}
	else
	{
		/* Read the port value as required */
		switch(port_num)
    195a:	8a 81       	ldd	r24, Y+2	; 0x02
    195c:	28 2f       	mov	r18, r24
    195e:	30 e0       	ldi	r19, 0x00	; 0
    1960:	3c 83       	std	Y+4, r19	; 0x04
    1962:	2b 83       	std	Y+3, r18	; 0x03
    1964:	8b 81       	ldd	r24, Y+3	; 0x03
    1966:	9c 81       	ldd	r25, Y+4	; 0x04
    1968:	81 30       	cpi	r24, 0x01	; 1
    196a:	91 05       	cpc	r25, r1
    196c:	d1 f0       	breq	.+52     	; 0x19a2 <GPIO_readPort+0x5e>
    196e:	2b 81       	ldd	r18, Y+3	; 0x03
    1970:	3c 81       	ldd	r19, Y+4	; 0x04
    1972:	22 30       	cpi	r18, 0x02	; 2
    1974:	31 05       	cpc	r19, r1
    1976:	2c f4       	brge	.+10     	; 0x1982 <GPIO_readPort+0x3e>
    1978:	8b 81       	ldd	r24, Y+3	; 0x03
    197a:	9c 81       	ldd	r25, Y+4	; 0x04
    197c:	00 97       	sbiw	r24, 0x00	; 0
    197e:	61 f0       	breq	.+24     	; 0x1998 <GPIO_readPort+0x54>
    1980:	1e c0       	rjmp	.+60     	; 0x19be <GPIO_readPort+0x7a>
    1982:	2b 81       	ldd	r18, Y+3	; 0x03
    1984:	3c 81       	ldd	r19, Y+4	; 0x04
    1986:	22 30       	cpi	r18, 0x02	; 2
    1988:	31 05       	cpc	r19, r1
    198a:	81 f0       	breq	.+32     	; 0x19ac <GPIO_readPort+0x68>
    198c:	8b 81       	ldd	r24, Y+3	; 0x03
    198e:	9c 81       	ldd	r25, Y+4	; 0x04
    1990:	83 30       	cpi	r24, 0x03	; 3
    1992:	91 05       	cpc	r25, r1
    1994:	81 f0       	breq	.+32     	; 0x19b6 <GPIO_readPort+0x72>
    1996:	13 c0       	rjmp	.+38     	; 0x19be <GPIO_readPort+0x7a>
		{
		case PORTA_ID:
			value = PINA;
    1998:	e9 e3       	ldi	r30, 0x39	; 57
    199a:	f0 e0       	ldi	r31, 0x00	; 0
    199c:	80 81       	ld	r24, Z
    199e:	89 83       	std	Y+1, r24	; 0x01
    19a0:	0e c0       	rjmp	.+28     	; 0x19be <GPIO_readPort+0x7a>
			break;
		case PORTB_ID:
			value = PINB;
    19a2:	e6 e3       	ldi	r30, 0x36	; 54
    19a4:	f0 e0       	ldi	r31, 0x00	; 0
    19a6:	80 81       	ld	r24, Z
    19a8:	89 83       	std	Y+1, r24	; 0x01
    19aa:	09 c0       	rjmp	.+18     	; 0x19be <GPIO_readPort+0x7a>
			break;
		case PORTC_ID:
			value = PINC;
    19ac:	e3 e3       	ldi	r30, 0x33	; 51
    19ae:	f0 e0       	ldi	r31, 0x00	; 0
    19b0:	80 81       	ld	r24, Z
    19b2:	89 83       	std	Y+1, r24	; 0x01
    19b4:	04 c0       	rjmp	.+8      	; 0x19be <GPIO_readPort+0x7a>
			break;
		case PORTD_ID:
			value = PIND;
    19b6:	e0 e3       	ldi	r30, 0x30	; 48
    19b8:	f0 e0       	ldi	r31, 0x00	; 0
    19ba:	80 81       	ld	r24, Z
    19bc:	89 83       	std	Y+1, r24	; 0x01
			break;
		}
	}

	return value;
    19be:	89 81       	ldd	r24, Y+1	; 0x01
}
    19c0:	0f 90       	pop	r0
    19c2:	0f 90       	pop	r0
    19c4:	0f 90       	pop	r0
    19c6:	0f 90       	pop	r0
    19c8:	cf 91       	pop	r28
    19ca:	df 91       	pop	r29
    19cc:	08 95       	ret

000019ce <PWM_Timer0_Start>:

/*
 * Description :
 * Function responsible for start timer 0 in PWM mode.
 */
void PWM_Timer0_Start(uint8 duty_cycle){
    19ce:	df 93       	push	r29
    19d0:	cf 93       	push	r28
    19d2:	0f 92       	push	r0
    19d4:	cd b7       	in	r28, 0x3d	; 61
    19d6:	de b7       	in	r29, 0x3e	; 62
    19d8:	89 83       	std	Y+1, r24	; 0x01

	TCNT0 = 0;            /*Set Timer Initial value*/
    19da:	e2 e5       	ldi	r30, 0x52	; 82
    19dc:	f0 e0       	ldi	r31, 0x00	; 0
    19de:	10 82       	st	Z, r1
	OCR0 = ((duty_cycle*255)/100);
    19e0:	ec e5       	ldi	r30, 0x5C	; 92
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	89 81       	ldd	r24, Y+1	; 0x01
    19e6:	48 2f       	mov	r20, r24
    19e8:	50 e0       	ldi	r21, 0x00	; 0
    19ea:	ca 01       	movw	r24, r20
    19ec:	9c 01       	movw	r18, r24
    19ee:	22 0f       	add	r18, r18
    19f0:	33 1f       	adc	r19, r19
    19f2:	c9 01       	movw	r24, r18
    19f4:	96 95       	lsr	r25
    19f6:	98 2f       	mov	r25, r24
    19f8:	88 27       	eor	r24, r24
    19fa:	97 95       	ror	r25
    19fc:	87 95       	ror	r24
    19fe:	82 1b       	sub	r24, r18
    1a00:	93 0b       	sbc	r25, r19
    1a02:	84 0f       	add	r24, r20
    1a04:	95 1f       	adc	r25, r21
    1a06:	24 e6       	ldi	r18, 0x64	; 100
    1a08:	30 e0       	ldi	r19, 0x00	; 0
    1a0a:	b9 01       	movw	r22, r18
    1a0c:	0e 94 91 11 	call	0x2322	; 0x2322 <__divmodhi4>
    1a10:	cb 01       	movw	r24, r22
    1a12:	80 83       	st	Z, r24
	DDRB  = DDRB | (1<<PB3); /*set PB3/OC0 as output pin*/
    1a14:	a7 e3       	ldi	r26, 0x37	; 55
    1a16:	b0 e0       	ldi	r27, 0x00	; 0
    1a18:	e7 e3       	ldi	r30, 0x37	; 55
    1a1a:	f0 e0       	ldi	r31, 0x00	; 0
    1a1c:	80 81       	ld	r24, Z
    1a1e:	88 60       	ori	r24, 0x08	; 8
    1a20:	8c 93       	st	X, r24
	 *  Fast PWM Mode WGM01=1 & WGM00=1
	 *  Clear OC0 when match occurs (non inverted mode) COM00=0 & COM01=1
	 *  clock = F_CPU/8 CS00=0 CS01=1 CS02=0
	 */

	TCCR0 = (1<<WGM00) | (1<<WGM01) | (1<<COM01) | (1<<CS01);
    1a22:	e3 e5       	ldi	r30, 0x53	; 83
    1a24:	f0 e0       	ldi	r31, 0x00	; 0
    1a26:	8a e6       	ldi	r24, 0x6A	; 106
    1a28:	80 83       	st	Z, r24
}
    1a2a:	0f 90       	pop	r0
    1a2c:	cf 91       	pop	r28
    1a2e:	df 91       	pop	r29
    1a30:	08 95       	ret

00001a32 <__vector_9>:

/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER0_OVF_vect){
    1a32:	1f 92       	push	r1
    1a34:	0f 92       	push	r0
    1a36:	0f b6       	in	r0, 0x3f	; 63
    1a38:	0f 92       	push	r0
    1a3a:	11 24       	eor	r1, r1
    1a3c:	2f 93       	push	r18
    1a3e:	3f 93       	push	r19
    1a40:	4f 93       	push	r20
    1a42:	5f 93       	push	r21
    1a44:	6f 93       	push	r22
    1a46:	7f 93       	push	r23
    1a48:	8f 93       	push	r24
    1a4a:	9f 93       	push	r25
    1a4c:	af 93       	push	r26
    1a4e:	bf 93       	push	r27
    1a50:	ef 93       	push	r30
    1a52:	ff 93       	push	r31
    1a54:	df 93       	push	r29
    1a56:	cf 93       	push	r28
    1a58:	cd b7       	in	r28, 0x3d	; 61
    1a5a:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer0 != NULL_PTR){
    1a5c:	80 91 8a 00 	lds	r24, 0x008A
    1a60:	90 91 8b 00 	lds	r25, 0x008B
    1a64:	00 97       	sbiw	r24, 0x00	; 0
    1a66:	29 f0       	breq	.+10     	; 0x1a72 <__vector_9+0x40>
			/* Call the Call Back function in the application after timer finishes counting in overflow mode */
			(*g_callBackPtr_Timer0)();
    1a68:	e0 91 8a 00 	lds	r30, 0x008A
    1a6c:	f0 91 8b 00 	lds	r31, 0x008B
    1a70:	09 95       	icall
		}
}
    1a72:	cf 91       	pop	r28
    1a74:	df 91       	pop	r29
    1a76:	ff 91       	pop	r31
    1a78:	ef 91       	pop	r30
    1a7a:	bf 91       	pop	r27
    1a7c:	af 91       	pop	r26
    1a7e:	9f 91       	pop	r25
    1a80:	8f 91       	pop	r24
    1a82:	7f 91       	pop	r23
    1a84:	6f 91       	pop	r22
    1a86:	5f 91       	pop	r21
    1a88:	4f 91       	pop	r20
    1a8a:	3f 91       	pop	r19
    1a8c:	2f 91       	pop	r18
    1a8e:	0f 90       	pop	r0
    1a90:	0f be       	out	0x3f, r0	; 63
    1a92:	0f 90       	pop	r0
    1a94:	1f 90       	pop	r1
    1a96:	18 95       	reti

00001a98 <__vector_19>:
ISR(TIMER0_COMP_vect){
    1a98:	1f 92       	push	r1
    1a9a:	0f 92       	push	r0
    1a9c:	0f b6       	in	r0, 0x3f	; 63
    1a9e:	0f 92       	push	r0
    1aa0:	11 24       	eor	r1, r1
    1aa2:	2f 93       	push	r18
    1aa4:	3f 93       	push	r19
    1aa6:	4f 93       	push	r20
    1aa8:	5f 93       	push	r21
    1aaa:	6f 93       	push	r22
    1aac:	7f 93       	push	r23
    1aae:	8f 93       	push	r24
    1ab0:	9f 93       	push	r25
    1ab2:	af 93       	push	r26
    1ab4:	bf 93       	push	r27
    1ab6:	ef 93       	push	r30
    1ab8:	ff 93       	push	r31
    1aba:	df 93       	push	r29
    1abc:	cf 93       	push	r28
    1abe:	cd b7       	in	r28, 0x3d	; 61
    1ac0:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer0 != NULL_PTR){
    1ac2:	80 91 8a 00 	lds	r24, 0x008A
    1ac6:	90 91 8b 00 	lds	r25, 0x008B
    1aca:	00 97       	sbiw	r24, 0x00	; 0
    1acc:	29 f0       	breq	.+10     	; 0x1ad8 <__vector_19+0x40>
		/* Call the Call Back function in the application after timer finishes counting in compare mode*/
			(*g_callBackPtr_Timer0)();
    1ace:	e0 91 8a 00 	lds	r30, 0x008A
    1ad2:	f0 91 8b 00 	lds	r31, 0x008B
    1ad6:	09 95       	icall
		}
}
    1ad8:	cf 91       	pop	r28
    1ada:	df 91       	pop	r29
    1adc:	ff 91       	pop	r31
    1ade:	ef 91       	pop	r30
    1ae0:	bf 91       	pop	r27
    1ae2:	af 91       	pop	r26
    1ae4:	9f 91       	pop	r25
    1ae6:	8f 91       	pop	r24
    1ae8:	7f 91       	pop	r23
    1aea:	6f 91       	pop	r22
    1aec:	5f 91       	pop	r21
    1aee:	4f 91       	pop	r20
    1af0:	3f 91       	pop	r19
    1af2:	2f 91       	pop	r18
    1af4:	0f 90       	pop	r0
    1af6:	0f be       	out	0x3f, r0	; 63
    1af8:	0f 90       	pop	r0
    1afa:	1f 90       	pop	r1
    1afc:	18 95       	reti

00001afe <__vector_8>:
ISR(TIMER1_OVF_vect){
    1afe:	1f 92       	push	r1
    1b00:	0f 92       	push	r0
    1b02:	0f b6       	in	r0, 0x3f	; 63
    1b04:	0f 92       	push	r0
    1b06:	11 24       	eor	r1, r1
    1b08:	2f 93       	push	r18
    1b0a:	3f 93       	push	r19
    1b0c:	4f 93       	push	r20
    1b0e:	5f 93       	push	r21
    1b10:	6f 93       	push	r22
    1b12:	7f 93       	push	r23
    1b14:	8f 93       	push	r24
    1b16:	9f 93       	push	r25
    1b18:	af 93       	push	r26
    1b1a:	bf 93       	push	r27
    1b1c:	ef 93       	push	r30
    1b1e:	ff 93       	push	r31
    1b20:	df 93       	push	r29
    1b22:	cf 93       	push	r28
    1b24:	cd b7       	in	r28, 0x3d	; 61
    1b26:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer1 != NULL_PTR){
    1b28:	80 91 8c 00 	lds	r24, 0x008C
    1b2c:	90 91 8d 00 	lds	r25, 0x008D
    1b30:	00 97       	sbiw	r24, 0x00	; 0
    1b32:	29 f0       	breq	.+10     	; 0x1b3e <__vector_8+0x40>
		/* Call the Call Back function in the application after timer finishes counting in overflow mode */
				(*g_callBackPtr_Timer1)();
    1b34:	e0 91 8c 00 	lds	r30, 0x008C
    1b38:	f0 91 8d 00 	lds	r31, 0x008D
    1b3c:	09 95       	icall
			}
}
    1b3e:	cf 91       	pop	r28
    1b40:	df 91       	pop	r29
    1b42:	ff 91       	pop	r31
    1b44:	ef 91       	pop	r30
    1b46:	bf 91       	pop	r27
    1b48:	af 91       	pop	r26
    1b4a:	9f 91       	pop	r25
    1b4c:	8f 91       	pop	r24
    1b4e:	7f 91       	pop	r23
    1b50:	6f 91       	pop	r22
    1b52:	5f 91       	pop	r21
    1b54:	4f 91       	pop	r20
    1b56:	3f 91       	pop	r19
    1b58:	2f 91       	pop	r18
    1b5a:	0f 90       	pop	r0
    1b5c:	0f be       	out	0x3f, r0	; 63
    1b5e:	0f 90       	pop	r0
    1b60:	1f 90       	pop	r1
    1b62:	18 95       	reti

00001b64 <__vector_6>:
ISR(TIMER1_COMPA_vect){
    1b64:	1f 92       	push	r1
    1b66:	0f 92       	push	r0
    1b68:	0f b6       	in	r0, 0x3f	; 63
    1b6a:	0f 92       	push	r0
    1b6c:	11 24       	eor	r1, r1
    1b6e:	2f 93       	push	r18
    1b70:	3f 93       	push	r19
    1b72:	4f 93       	push	r20
    1b74:	5f 93       	push	r21
    1b76:	6f 93       	push	r22
    1b78:	7f 93       	push	r23
    1b7a:	8f 93       	push	r24
    1b7c:	9f 93       	push	r25
    1b7e:	af 93       	push	r26
    1b80:	bf 93       	push	r27
    1b82:	ef 93       	push	r30
    1b84:	ff 93       	push	r31
    1b86:	df 93       	push	r29
    1b88:	cf 93       	push	r28
    1b8a:	cd b7       	in	r28, 0x3d	; 61
    1b8c:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer1 != NULL_PTR){
    1b8e:	80 91 8c 00 	lds	r24, 0x008C
    1b92:	90 91 8d 00 	lds	r25, 0x008D
    1b96:	00 97       	sbiw	r24, 0x00	; 0
    1b98:	29 f0       	breq	.+10     	; 0x1ba4 <__vector_6+0x40>
		/* Call the Call Back function in the application after timer finishes counting in compare mode*/
				(*g_callBackPtr_Timer1)();
    1b9a:	e0 91 8c 00 	lds	r30, 0x008C
    1b9e:	f0 91 8d 00 	lds	r31, 0x008D
    1ba2:	09 95       	icall
			}
}
    1ba4:	cf 91       	pop	r28
    1ba6:	df 91       	pop	r29
    1ba8:	ff 91       	pop	r31
    1baa:	ef 91       	pop	r30
    1bac:	bf 91       	pop	r27
    1bae:	af 91       	pop	r26
    1bb0:	9f 91       	pop	r25
    1bb2:	8f 91       	pop	r24
    1bb4:	7f 91       	pop	r23
    1bb6:	6f 91       	pop	r22
    1bb8:	5f 91       	pop	r21
    1bba:	4f 91       	pop	r20
    1bbc:	3f 91       	pop	r19
    1bbe:	2f 91       	pop	r18
    1bc0:	0f 90       	pop	r0
    1bc2:	0f be       	out	0x3f, r0	; 63
    1bc4:	0f 90       	pop	r0
    1bc6:	1f 90       	pop	r1
    1bc8:	18 95       	reti

00001bca <__vector_4>:
ISR(TIMER2_OVF_vect){
    1bca:	1f 92       	push	r1
    1bcc:	0f 92       	push	r0
    1bce:	0f b6       	in	r0, 0x3f	; 63
    1bd0:	0f 92       	push	r0
    1bd2:	11 24       	eor	r1, r1
    1bd4:	2f 93       	push	r18
    1bd6:	3f 93       	push	r19
    1bd8:	4f 93       	push	r20
    1bda:	5f 93       	push	r21
    1bdc:	6f 93       	push	r22
    1bde:	7f 93       	push	r23
    1be0:	8f 93       	push	r24
    1be2:	9f 93       	push	r25
    1be4:	af 93       	push	r26
    1be6:	bf 93       	push	r27
    1be8:	ef 93       	push	r30
    1bea:	ff 93       	push	r31
    1bec:	df 93       	push	r29
    1bee:	cf 93       	push	r28
    1bf0:	cd b7       	in	r28, 0x3d	; 61
    1bf2:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer2 != NULL_PTR){
    1bf4:	80 91 8e 00 	lds	r24, 0x008E
    1bf8:	90 91 8f 00 	lds	r25, 0x008F
    1bfc:	00 97       	sbiw	r24, 0x00	; 0
    1bfe:	29 f0       	breq	.+10     	; 0x1c0a <__vector_4+0x40>
		/* Call the Call Back function in the application after timer finishes counting in overflow mode */
				(*g_callBackPtr_Timer2)();
    1c00:	e0 91 8e 00 	lds	r30, 0x008E
    1c04:	f0 91 8f 00 	lds	r31, 0x008F
    1c08:	09 95       	icall
			}
}
    1c0a:	cf 91       	pop	r28
    1c0c:	df 91       	pop	r29
    1c0e:	ff 91       	pop	r31
    1c10:	ef 91       	pop	r30
    1c12:	bf 91       	pop	r27
    1c14:	af 91       	pop	r26
    1c16:	9f 91       	pop	r25
    1c18:	8f 91       	pop	r24
    1c1a:	7f 91       	pop	r23
    1c1c:	6f 91       	pop	r22
    1c1e:	5f 91       	pop	r21
    1c20:	4f 91       	pop	r20
    1c22:	3f 91       	pop	r19
    1c24:	2f 91       	pop	r18
    1c26:	0f 90       	pop	r0
    1c28:	0f be       	out	0x3f, r0	; 63
    1c2a:	0f 90       	pop	r0
    1c2c:	1f 90       	pop	r1
    1c2e:	18 95       	reti

00001c30 <__vector_3>:
ISR(TIMER2_COMP_vect){
    1c30:	1f 92       	push	r1
    1c32:	0f 92       	push	r0
    1c34:	0f b6       	in	r0, 0x3f	; 63
    1c36:	0f 92       	push	r0
    1c38:	11 24       	eor	r1, r1
    1c3a:	2f 93       	push	r18
    1c3c:	3f 93       	push	r19
    1c3e:	4f 93       	push	r20
    1c40:	5f 93       	push	r21
    1c42:	6f 93       	push	r22
    1c44:	7f 93       	push	r23
    1c46:	8f 93       	push	r24
    1c48:	9f 93       	push	r25
    1c4a:	af 93       	push	r26
    1c4c:	bf 93       	push	r27
    1c4e:	ef 93       	push	r30
    1c50:	ff 93       	push	r31
    1c52:	df 93       	push	r29
    1c54:	cf 93       	push	r28
    1c56:	cd b7       	in	r28, 0x3d	; 61
    1c58:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr_Timer2 != NULL_PTR){
    1c5a:	80 91 8e 00 	lds	r24, 0x008E
    1c5e:	90 91 8f 00 	lds	r25, 0x008F
    1c62:	00 97       	sbiw	r24, 0x00	; 0
    1c64:	29 f0       	breq	.+10     	; 0x1c70 <__vector_3+0x40>
		/* Call the Call Back function in the application after timer finishes counting in compare mode*/
				(*g_callBackPtr_Timer2)();
    1c66:	e0 91 8e 00 	lds	r30, 0x008E
    1c6a:	f0 91 8f 00 	lds	r31, 0x008F
    1c6e:	09 95       	icall
			}
}
    1c70:	cf 91       	pop	r28
    1c72:	df 91       	pop	r29
    1c74:	ff 91       	pop	r31
    1c76:	ef 91       	pop	r30
    1c78:	bf 91       	pop	r27
    1c7a:	af 91       	pop	r26
    1c7c:	9f 91       	pop	r25
    1c7e:	8f 91       	pop	r24
    1c80:	7f 91       	pop	r23
    1c82:	6f 91       	pop	r22
    1c84:	5f 91       	pop	r21
    1c86:	4f 91       	pop	r20
    1c88:	3f 91       	pop	r19
    1c8a:	2f 91       	pop	r18
    1c8c:	0f 90       	pop	r0
    1c8e:	0f be       	out	0x3f, r0	; 63
    1c90:	0f 90       	pop	r0
    1c92:	1f 90       	pop	r1
    1c94:	18 95       	reti

00001c96 <Timer_init>:
 * Mode of opertion  (Overflow, Compare)
 * initial value of timer
 * compare value for compare mode
 * prescalar
 */
void Timer_init(const Timer_ConfigType * Config_ptr){
    1c96:	df 93       	push	r29
    1c98:	cf 93       	push	r28
    1c9a:	00 d0       	rcall	.+0      	; 0x1c9c <Timer_init+0x6>
    1c9c:	cd b7       	in	r28, 0x3d	; 61
    1c9e:	de b7       	in	r29, 0x3e	; 62
    1ca0:	9a 83       	std	Y+2, r25	; 0x02
    1ca2:	89 83       	std	Y+1, r24	; 0x01
	if(Config_ptr->ID ==0){    /*In case using timer 0*/
    1ca4:	e9 81       	ldd	r30, Y+1	; 0x01
    1ca6:	fa 81       	ldd	r31, Y+2	; 0x02
    1ca8:	80 81       	ld	r24, Z
    1caa:	88 23       	and	r24, r24
    1cac:	09 f0       	breq	.+2      	; 0x1cb0 <Timer_init+0x1a>
    1cae:	49 c0       	rjmp	.+146    	; 0x1d42 <Timer_init+0xac>

		/*Insert 0 or 1 in bit 3 in the register to choose the mode*/
		TCCR0 = (TCCR0 & 0xF7) | ((Config_ptr->mode)<<3);
    1cb0:	a3 e5       	ldi	r26, 0x53	; 83
    1cb2:	b0 e0       	ldi	r27, 0x00	; 0
    1cb4:	e3 e5       	ldi	r30, 0x53	; 83
    1cb6:	f0 e0       	ldi	r31, 0x00	; 0
    1cb8:	80 81       	ld	r24, Z
    1cba:	28 2f       	mov	r18, r24
    1cbc:	27 7f       	andi	r18, 0xF7	; 247
    1cbe:	e9 81       	ldd	r30, Y+1	; 0x01
    1cc0:	fa 81       	ldd	r31, Y+2	; 0x02
    1cc2:	81 81       	ldd	r24, Z+1	; 0x01
    1cc4:	88 2f       	mov	r24, r24
    1cc6:	90 e0       	ldi	r25, 0x00	; 0
    1cc8:	88 0f       	add	r24, r24
    1cca:	99 1f       	adc	r25, r25
    1ccc:	88 0f       	add	r24, r24
    1cce:	99 1f       	adc	r25, r25
    1cd0:	88 0f       	add	r24, r24
    1cd2:	99 1f       	adc	r25, r25
    1cd4:	82 2b       	or	r24, r18
    1cd6:	8c 93       	st	X, r24

		/*Insert the required prescale in bit 0,1,2 in the register*/
		TCCR0 = (TCCR0 & 0xF8) | (Config_ptr->prescalar);
    1cd8:	a3 e5       	ldi	r26, 0x53	; 83
    1cda:	b0 e0       	ldi	r27, 0x00	; 0
    1cdc:	e3 e5       	ldi	r30, 0x53	; 83
    1cde:	f0 e0       	ldi	r31, 0x00	; 0
    1ce0:	80 81       	ld	r24, Z
    1ce2:	98 2f       	mov	r25, r24
    1ce4:	98 7f       	andi	r25, 0xF8	; 248
    1ce6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ce8:	fa 81       	ldd	r31, Y+2	; 0x02
    1cea:	82 81       	ldd	r24, Z+2	; 0x02
    1cec:	89 2b       	or	r24, r25
    1cee:	8c 93       	st	X, r24

		/*Insert initial value*/
		TCNT0 = Config_ptr->initial_value;
    1cf0:	a2 e5       	ldi	r26, 0x52	; 82
    1cf2:	b0 e0       	ldi	r27, 0x00	; 0
    1cf4:	e9 81       	ldd	r30, Y+1	; 0x01
    1cf6:	fa 81       	ldd	r31, Y+2	; 0x02
    1cf8:	83 81       	ldd	r24, Z+3	; 0x03
    1cfa:	94 81       	ldd	r25, Z+4	; 0x04
    1cfc:	8c 93       	st	X, r24

		/*Check which mode is chosen to enable its interrupt*/
		if(Config_ptr->mode == 0){
    1cfe:	e9 81       	ldd	r30, Y+1	; 0x01
    1d00:	fa 81       	ldd	r31, Y+2	; 0x02
    1d02:	81 81       	ldd	r24, Z+1	; 0x01
    1d04:	88 23       	and	r24, r24
    1d06:	41 f4       	brne	.+16     	; 0x1d18 <Timer_init+0x82>
			TIMSK |= (1<<TOIE0);         /*Enable Timer0 Overflow Interrupt*/
    1d08:	a9 e5       	ldi	r26, 0x59	; 89
    1d0a:	b0 e0       	ldi	r27, 0x00	; 0
    1d0c:	e9 e5       	ldi	r30, 0x59	; 89
    1d0e:	f0 e0       	ldi	r31, 0x00	; 0
    1d10:	80 81       	ld	r24, Z
    1d12:	81 60       	ori	r24, 0x01	; 1
    1d14:	8c 93       	st	X, r24
    1d16:	b9 c0       	rjmp	.+370    	; 0x1e8a <Timer_init+0x1f4>
		}
		else if(Config_ptr->mode == 1){
    1d18:	e9 81       	ldd	r30, Y+1	; 0x01
    1d1a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d1c:	81 81       	ldd	r24, Z+1	; 0x01
    1d1e:	81 30       	cpi	r24, 0x01	; 1
    1d20:	09 f0       	breq	.+2      	; 0x1d24 <Timer_init+0x8e>
    1d22:	b3 c0       	rjmp	.+358    	; 0x1e8a <Timer_init+0x1f4>
			OCR0 = Config_ptr->compare_value;      /*set compare value*/
    1d24:	ac e5       	ldi	r26, 0x5C	; 92
    1d26:	b0 e0       	ldi	r27, 0x00	; 0
    1d28:	e9 81       	ldd	r30, Y+1	; 0x01
    1d2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d2c:	85 81       	ldd	r24, Z+5	; 0x05
    1d2e:	96 81       	ldd	r25, Z+6	; 0x06
    1d30:	8c 93       	st	X, r24
			TIMSK |= (1<<OCIE0);                 /*Enable Timer0 Compare Interrupt*/
    1d32:	a9 e5       	ldi	r26, 0x59	; 89
    1d34:	b0 e0       	ldi	r27, 0x00	; 0
    1d36:	e9 e5       	ldi	r30, 0x59	; 89
    1d38:	f0 e0       	ldi	r31, 0x00	; 0
    1d3a:	80 81       	ld	r24, Z
    1d3c:	82 60       	ori	r24, 0x02	; 2
    1d3e:	8c 93       	st	X, r24
    1d40:	a4 c0       	rjmp	.+328    	; 0x1e8a <Timer_init+0x1f4>

		}
	}
	else if(Config_ptr->ID == 1){      /*In case using timer 1*/
    1d42:	e9 81       	ldd	r30, Y+1	; 0x01
    1d44:	fa 81       	ldd	r31, Y+2	; 0x02
    1d46:	80 81       	ld	r24, Z
    1d48:	81 30       	cpi	r24, 0x01	; 1
    1d4a:	09 f0       	breq	.+2      	; 0x1d4e <Timer_init+0xb8>
    1d4c:	51 c0       	rjmp	.+162    	; 0x1df0 <Timer_init+0x15a>

		/*the bit is set to 1 in case using non pwm mode */
		TCCR1A = (1<<FOC1A);
    1d4e:	ef e4       	ldi	r30, 0x4F	; 79
    1d50:	f0 e0       	ldi	r31, 0x00	; 0
    1d52:	88 e0       	ldi	r24, 0x08	; 8
    1d54:	80 83       	st	Z, r24

		/*Insert 0 or 1 in bit 3 in the register to choose the mode*/
		TCCR1B = (TCCR1B & 0xF7) | ((Config_ptr->mode)<<3);
    1d56:	ae e4       	ldi	r26, 0x4E	; 78
    1d58:	b0 e0       	ldi	r27, 0x00	; 0
    1d5a:	ee e4       	ldi	r30, 0x4E	; 78
    1d5c:	f0 e0       	ldi	r31, 0x00	; 0
    1d5e:	80 81       	ld	r24, Z
    1d60:	28 2f       	mov	r18, r24
    1d62:	27 7f       	andi	r18, 0xF7	; 247
    1d64:	e9 81       	ldd	r30, Y+1	; 0x01
    1d66:	fa 81       	ldd	r31, Y+2	; 0x02
    1d68:	81 81       	ldd	r24, Z+1	; 0x01
    1d6a:	88 2f       	mov	r24, r24
    1d6c:	90 e0       	ldi	r25, 0x00	; 0
    1d6e:	88 0f       	add	r24, r24
    1d70:	99 1f       	adc	r25, r25
    1d72:	88 0f       	add	r24, r24
    1d74:	99 1f       	adc	r25, r25
    1d76:	88 0f       	add	r24, r24
    1d78:	99 1f       	adc	r25, r25
    1d7a:	82 2b       	or	r24, r18
    1d7c:	8c 93       	st	X, r24

		/*Insert the required prescale in bit 0,1,2 in the register*/
		TCCR1B = (TCCR1B & 0xF8) | (Config_ptr->prescalar);
    1d7e:	ae e4       	ldi	r26, 0x4E	; 78
    1d80:	b0 e0       	ldi	r27, 0x00	; 0
    1d82:	ee e4       	ldi	r30, 0x4E	; 78
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	80 81       	ld	r24, Z
    1d88:	98 2f       	mov	r25, r24
    1d8a:	98 7f       	andi	r25, 0xF8	; 248
    1d8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1d8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1d90:	82 81       	ldd	r24, Z+2	; 0x02
    1d92:	89 2b       	or	r24, r25
    1d94:	8c 93       	st	X, r24

		/*Insert initial value*/
		TCNT1 = Config_ptr->initial_value;
    1d96:	ac e4       	ldi	r26, 0x4C	; 76
    1d98:	b0 e0       	ldi	r27, 0x00	; 0
    1d9a:	e9 81       	ldd	r30, Y+1	; 0x01
    1d9c:	fa 81       	ldd	r31, Y+2	; 0x02
    1d9e:	83 81       	ldd	r24, Z+3	; 0x03
    1da0:	94 81       	ldd	r25, Z+4	; 0x04
    1da2:	11 96       	adiw	r26, 0x01	; 1
    1da4:	9c 93       	st	X, r25
    1da6:	8e 93       	st	-X, r24

		/*Check which mode is chosen to enable its interrupt*/
		if(Config_ptr->mode == 0){
    1da8:	e9 81       	ldd	r30, Y+1	; 0x01
    1daa:	fa 81       	ldd	r31, Y+2	; 0x02
    1dac:	81 81       	ldd	r24, Z+1	; 0x01
    1dae:	88 23       	and	r24, r24
    1db0:	41 f4       	brne	.+16     	; 0x1dc2 <Timer_init+0x12c>
			TIMSK |= (1<<TOIE1);         /*Enable Timer1 Overflow Interrupt*/
    1db2:	a9 e5       	ldi	r26, 0x59	; 89
    1db4:	b0 e0       	ldi	r27, 0x00	; 0
    1db6:	e9 e5       	ldi	r30, 0x59	; 89
    1db8:	f0 e0       	ldi	r31, 0x00	; 0
    1dba:	80 81       	ld	r24, Z
    1dbc:	84 60       	ori	r24, 0x04	; 4
    1dbe:	8c 93       	st	X, r24
    1dc0:	64 c0       	rjmp	.+200    	; 0x1e8a <Timer_init+0x1f4>
		}
		else if(Config_ptr->mode == 1){
    1dc2:	e9 81       	ldd	r30, Y+1	; 0x01
    1dc4:	fa 81       	ldd	r31, Y+2	; 0x02
    1dc6:	81 81       	ldd	r24, Z+1	; 0x01
    1dc8:	81 30       	cpi	r24, 0x01	; 1
    1dca:	09 f0       	breq	.+2      	; 0x1dce <Timer_init+0x138>
    1dcc:	5e c0       	rjmp	.+188    	; 0x1e8a <Timer_init+0x1f4>
			OCR1A = Config_ptr->compare_value;      /*set compare value*/
    1dce:	aa e4       	ldi	r26, 0x4A	; 74
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd4:	fa 81       	ldd	r31, Y+2	; 0x02
    1dd6:	85 81       	ldd	r24, Z+5	; 0x05
    1dd8:	96 81       	ldd	r25, Z+6	; 0x06
    1dda:	11 96       	adiw	r26, 0x01	; 1
    1ddc:	9c 93       	st	X, r25
    1dde:	8e 93       	st	-X, r24
			TIMSK |= (1<<OCIE1A);                 /*Enable Timer1 Compare Interrupt*/
    1de0:	a9 e5       	ldi	r26, 0x59	; 89
    1de2:	b0 e0       	ldi	r27, 0x00	; 0
    1de4:	e9 e5       	ldi	r30, 0x59	; 89
    1de6:	f0 e0       	ldi	r31, 0x00	; 0
    1de8:	80 81       	ld	r24, Z
    1dea:	80 61       	ori	r24, 0x10	; 16
    1dec:	8c 93       	st	X, r24
    1dee:	4d c0       	rjmp	.+154    	; 0x1e8a <Timer_init+0x1f4>

		}
	}
	else if(Config_ptr->ID == 2){      /*In case using timer 2*/
    1df0:	e9 81       	ldd	r30, Y+1	; 0x01
    1df2:	fa 81       	ldd	r31, Y+2	; 0x02
    1df4:	80 81       	ld	r24, Z
    1df6:	82 30       	cpi	r24, 0x02	; 2
    1df8:	09 f0       	breq	.+2      	; 0x1dfc <Timer_init+0x166>
    1dfa:	47 c0       	rjmp	.+142    	; 0x1e8a <Timer_init+0x1f4>

		/*Insert 0 or 1 in bit 3 in the register to choose the mode*/
		TCCR2 = (TCCR2 & 0xF7) | ((Config_ptr->mode)<<3);
    1dfc:	a5 e4       	ldi	r26, 0x45	; 69
    1dfe:	b0 e0       	ldi	r27, 0x00	; 0
    1e00:	e5 e4       	ldi	r30, 0x45	; 69
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	28 2f       	mov	r18, r24
    1e08:	27 7f       	andi	r18, 0xF7	; 247
    1e0a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e0e:	81 81       	ldd	r24, Z+1	; 0x01
    1e10:	88 2f       	mov	r24, r24
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	88 0f       	add	r24, r24
    1e16:	99 1f       	adc	r25, r25
    1e18:	88 0f       	add	r24, r24
    1e1a:	99 1f       	adc	r25, r25
    1e1c:	88 0f       	add	r24, r24
    1e1e:	99 1f       	adc	r25, r25
    1e20:	82 2b       	or	r24, r18
    1e22:	8c 93       	st	X, r24

		/*Insert the required prescale in bit 0,1,2 in the register*/
		TCCR2 = (TCCR2 & 0xF8) | (Config_ptr->prescalar);
    1e24:	a5 e4       	ldi	r26, 0x45	; 69
    1e26:	b0 e0       	ldi	r27, 0x00	; 0
    1e28:	e5 e4       	ldi	r30, 0x45	; 69
    1e2a:	f0 e0       	ldi	r31, 0x00	; 0
    1e2c:	80 81       	ld	r24, Z
    1e2e:	98 2f       	mov	r25, r24
    1e30:	98 7f       	andi	r25, 0xF8	; 248
    1e32:	e9 81       	ldd	r30, Y+1	; 0x01
    1e34:	fa 81       	ldd	r31, Y+2	; 0x02
    1e36:	82 81       	ldd	r24, Z+2	; 0x02
    1e38:	89 2b       	or	r24, r25
    1e3a:	8c 93       	st	X, r24

		/*Insert initial value*/
		TCNT2 = Config_ptr->initial_value;
    1e3c:	a4 e4       	ldi	r26, 0x44	; 68
    1e3e:	b0 e0       	ldi	r27, 0x00	; 0
    1e40:	e9 81       	ldd	r30, Y+1	; 0x01
    1e42:	fa 81       	ldd	r31, Y+2	; 0x02
    1e44:	83 81       	ldd	r24, Z+3	; 0x03
    1e46:	94 81       	ldd	r25, Z+4	; 0x04
    1e48:	8c 93       	st	X, r24

		/*Check which mode is chosen to enable its interrupt*/
		if(Config_ptr->mode == 0){
    1e4a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e4c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e4e:	81 81       	ldd	r24, Z+1	; 0x01
    1e50:	88 23       	and	r24, r24
    1e52:	41 f4       	brne	.+16     	; 0x1e64 <Timer_init+0x1ce>
			TIMSK |= (1<<TOIE2);         /*Enable Timer2 Overflow Interrupt*/
    1e54:	a9 e5       	ldi	r26, 0x59	; 89
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e9 e5       	ldi	r30, 0x59	; 89
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	80 64       	ori	r24, 0x40	; 64
    1e60:	8c 93       	st	X, r24
    1e62:	13 c0       	rjmp	.+38     	; 0x1e8a <Timer_init+0x1f4>
		}
		else if(Config_ptr->mode == 1){
    1e64:	e9 81       	ldd	r30, Y+1	; 0x01
    1e66:	fa 81       	ldd	r31, Y+2	; 0x02
    1e68:	81 81       	ldd	r24, Z+1	; 0x01
    1e6a:	81 30       	cpi	r24, 0x01	; 1
    1e6c:	71 f4       	brne	.+28     	; 0x1e8a <Timer_init+0x1f4>
			OCR2 = Config_ptr->compare_value;      /*set compare value*/
    1e6e:	a3 e4       	ldi	r26, 0x43	; 67
    1e70:	b0 e0       	ldi	r27, 0x00	; 0
    1e72:	e9 81       	ldd	r30, Y+1	; 0x01
    1e74:	fa 81       	ldd	r31, Y+2	; 0x02
    1e76:	85 81       	ldd	r24, Z+5	; 0x05
    1e78:	96 81       	ldd	r25, Z+6	; 0x06
    1e7a:	8c 93       	st	X, r24
			TIMSK |= (1<<OCIE2);                 /*Enable Timer2 Compare Interrupt*/
    1e7c:	a9 e5       	ldi	r26, 0x59	; 89
    1e7e:	b0 e0       	ldi	r27, 0x00	; 0
    1e80:	e9 e5       	ldi	r30, 0x59	; 89
    1e82:	f0 e0       	ldi	r31, 0x00	; 0
    1e84:	80 81       	ld	r24, Z
    1e86:	80 68       	ori	r24, 0x80	; 128
    1e88:	8c 93       	st	X, r24

		}
	}

}
    1e8a:	0f 90       	pop	r0
    1e8c:	0f 90       	pop	r0
    1e8e:	cf 91       	pop	r28
    1e90:	df 91       	pop	r29
    1e92:	08 95       	ret

00001e94 <Timer0_setCallBack>:

/*
 * Description: Function to set the Call Back function address of timer 0
 */
void Timer0_setCallBack(void(*a_ptr)(void)){
    1e94:	df 93       	push	r29
    1e96:	cf 93       	push	r28
    1e98:	00 d0       	rcall	.+0      	; 0x1e9a <Timer0_setCallBack+0x6>
    1e9a:	cd b7       	in	r28, 0x3d	; 61
    1e9c:	de b7       	in	r29, 0x3e	; 62
    1e9e:	9a 83       	std	Y+2, r25	; 0x02
    1ea0:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr_Timer0 = a_ptr;
    1ea2:	89 81       	ldd	r24, Y+1	; 0x01
    1ea4:	9a 81       	ldd	r25, Y+2	; 0x02
    1ea6:	90 93 8b 00 	sts	0x008B, r25
    1eaa:	80 93 8a 00 	sts	0x008A, r24
}
    1eae:	0f 90       	pop	r0
    1eb0:	0f 90       	pop	r0
    1eb2:	cf 91       	pop	r28
    1eb4:	df 91       	pop	r29
    1eb6:	08 95       	ret

00001eb8 <Timer1_setCallBack>:


/*
 * Description: Function to set the Call Back function address of timer 1
 */
void Timer1_setCallBack(void(*a_ptr)(void)){
    1eb8:	df 93       	push	r29
    1eba:	cf 93       	push	r28
    1ebc:	00 d0       	rcall	.+0      	; 0x1ebe <Timer1_setCallBack+0x6>
    1ebe:	cd b7       	in	r28, 0x3d	; 61
    1ec0:	de b7       	in	r29, 0x3e	; 62
    1ec2:	9a 83       	std	Y+2, r25	; 0x02
    1ec4:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr_Timer1 = a_ptr;
    1ec6:	89 81       	ldd	r24, Y+1	; 0x01
    1ec8:	9a 81       	ldd	r25, Y+2	; 0x02
    1eca:	90 93 8d 00 	sts	0x008D, r25
    1ece:	80 93 8c 00 	sts	0x008C, r24
}
    1ed2:	0f 90       	pop	r0
    1ed4:	0f 90       	pop	r0
    1ed6:	cf 91       	pop	r28
    1ed8:	df 91       	pop	r29
    1eda:	08 95       	ret

00001edc <Timer2_setCallBack>:


/*
 * Description: Function to set the Call Back function address of timer 2
 */
void Timer2_setCallBack(void(*a_ptr)(void)){
    1edc:	df 93       	push	r29
    1ede:	cf 93       	push	r28
    1ee0:	00 d0       	rcall	.+0      	; 0x1ee2 <Timer2_setCallBack+0x6>
    1ee2:	cd b7       	in	r28, 0x3d	; 61
    1ee4:	de b7       	in	r29, 0x3e	; 62
    1ee6:	9a 83       	std	Y+2, r25	; 0x02
    1ee8:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr_Timer2 = a_ptr;
    1eea:	89 81       	ldd	r24, Y+1	; 0x01
    1eec:	9a 81       	ldd	r25, Y+2	; 0x02
    1eee:	90 93 8f 00 	sts	0x008F, r25
    1ef2:	80 93 8e 00 	sts	0x008E, r24
}
    1ef6:	0f 90       	pop	r0
    1ef8:	0f 90       	pop	r0
    1efa:	cf 91       	pop	r28
    1efc:	df 91       	pop	r29
    1efe:	08 95       	ret

00001f00 <Timer_DeInit>:

void Timer_DeInit(uint8 id){
    1f00:	df 93       	push	r29
    1f02:	cf 93       	push	r28
    1f04:	0f 92       	push	r0
    1f06:	cd b7       	in	r28, 0x3d	; 61
    1f08:	de b7       	in	r29, 0x3e	; 62
    1f0a:	89 83       	std	Y+1, r24	; 0x01
	if(id == 0){
    1f0c:	89 81       	ldd	r24, Y+1	; 0x01
    1f0e:	88 23       	and	r24, r24
    1f10:	c1 f4       	brne	.+48     	; 0x1f42 <Timer_DeInit+0x42>
		TCCR0 = 0;
    1f12:	e3 e5       	ldi	r30, 0x53	; 83
    1f14:	f0 e0       	ldi	r31, 0x00	; 0
    1f16:	10 82       	st	Z, r1
		TCNT0 = 0;
    1f18:	e2 e5       	ldi	r30, 0x52	; 82
    1f1a:	f0 e0       	ldi	r31, 0x00	; 0
    1f1c:	10 82       	st	Z, r1
		OCR0 = 0;
    1f1e:	ec e5       	ldi	r30, 0x5C	; 92
    1f20:	f0 e0       	ldi	r31, 0x00	; 0
    1f22:	10 82       	st	Z, r1
		TIMSK &= ~(1<<TOIE0);         /*disable Timer0 Overflow Interrupt*/
    1f24:	a9 e5       	ldi	r26, 0x59	; 89
    1f26:	b0 e0       	ldi	r27, 0x00	; 0
    1f28:	e9 e5       	ldi	r30, 0x59	; 89
    1f2a:	f0 e0       	ldi	r31, 0x00	; 0
    1f2c:	80 81       	ld	r24, Z
    1f2e:	8e 7f       	andi	r24, 0xFE	; 254
    1f30:	8c 93       	st	X, r24
		TIMSK &= ~(1<<OCIE0);         /*disable Timer0 Compare Interrupt*/
    1f32:	a9 e5       	ldi	r26, 0x59	; 89
    1f34:	b0 e0       	ldi	r27, 0x00	; 0
    1f36:	e9 e5       	ldi	r30, 0x59	; 89
    1f38:	f0 e0       	ldi	r31, 0x00	; 0
    1f3a:	80 81       	ld	r24, Z
    1f3c:	8d 7f       	andi	r24, 0xFD	; 253
    1f3e:	8c 93       	st	X, r24
    1f40:	3a c0       	rjmp	.+116    	; 0x1fb6 <Timer_DeInit+0xb6>
	}
	else if(id == 1){
    1f42:	89 81       	ldd	r24, Y+1	; 0x01
    1f44:	81 30       	cpi	r24, 0x01	; 1
    1f46:	e9 f4       	brne	.+58     	; 0x1f82 <Timer_DeInit+0x82>
			TCCR1A = 0;
    1f48:	ef e4       	ldi	r30, 0x4F	; 79
    1f4a:	f0 e0       	ldi	r31, 0x00	; 0
    1f4c:	10 82       	st	Z, r1
			TCCR1B = 0;
    1f4e:	ee e4       	ldi	r30, 0x4E	; 78
    1f50:	f0 e0       	ldi	r31, 0x00	; 0
    1f52:	10 82       	st	Z, r1
			TCNT1 = 0;
    1f54:	ec e4       	ldi	r30, 0x4C	; 76
    1f56:	f0 e0       	ldi	r31, 0x00	; 0
    1f58:	11 82       	std	Z+1, r1	; 0x01
    1f5a:	10 82       	st	Z, r1
			OCR1A = 0;
    1f5c:	ea e4       	ldi	r30, 0x4A	; 74
    1f5e:	f0 e0       	ldi	r31, 0x00	; 0
    1f60:	11 82       	std	Z+1, r1	; 0x01
    1f62:	10 82       	st	Z, r1
			TIMSK &= ~(1<<TOIE1);         /*disable Timer1 Overflow Interrupt*/
    1f64:	a9 e5       	ldi	r26, 0x59	; 89
    1f66:	b0 e0       	ldi	r27, 0x00	; 0
    1f68:	e9 e5       	ldi	r30, 0x59	; 89
    1f6a:	f0 e0       	ldi	r31, 0x00	; 0
    1f6c:	80 81       	ld	r24, Z
    1f6e:	8b 7f       	andi	r24, 0xFB	; 251
    1f70:	8c 93       	st	X, r24
			TIMSK &= ~(1<<OCIE1A);         /*disable Timer1 Compare Interrupt*/
    1f72:	a9 e5       	ldi	r26, 0x59	; 89
    1f74:	b0 e0       	ldi	r27, 0x00	; 0
    1f76:	e9 e5       	ldi	r30, 0x59	; 89
    1f78:	f0 e0       	ldi	r31, 0x00	; 0
    1f7a:	80 81       	ld	r24, Z
    1f7c:	8f 7e       	andi	r24, 0xEF	; 239
    1f7e:	8c 93       	st	X, r24
    1f80:	1a c0       	rjmp	.+52     	; 0x1fb6 <Timer_DeInit+0xb6>
		}
	else if(id == 2){
    1f82:	89 81       	ldd	r24, Y+1	; 0x01
    1f84:	82 30       	cpi	r24, 0x02	; 2
    1f86:	b9 f4       	brne	.+46     	; 0x1fb6 <Timer_DeInit+0xb6>
		TCCR2 = 0;
    1f88:	e5 e4       	ldi	r30, 0x45	; 69
    1f8a:	f0 e0       	ldi	r31, 0x00	; 0
    1f8c:	10 82       	st	Z, r1
		TCNT2 = 0;
    1f8e:	e4 e4       	ldi	r30, 0x44	; 68
    1f90:	f0 e0       	ldi	r31, 0x00	; 0
    1f92:	10 82       	st	Z, r1
		OCR2 = 0;
    1f94:	e3 e4       	ldi	r30, 0x43	; 67
    1f96:	f0 e0       	ldi	r31, 0x00	; 0
    1f98:	10 82       	st	Z, r1
		TIMSK &= ~(1<<TOIE2);         /*disable Timer2 Overflow Interrupt*/
    1f9a:	a9 e5       	ldi	r26, 0x59	; 89
    1f9c:	b0 e0       	ldi	r27, 0x00	; 0
    1f9e:	e9 e5       	ldi	r30, 0x59	; 89
    1fa0:	f0 e0       	ldi	r31, 0x00	; 0
    1fa2:	80 81       	ld	r24, Z
    1fa4:	8f 7b       	andi	r24, 0xBF	; 191
    1fa6:	8c 93       	st	X, r24
		TIMSK &= ~(1<<OCIE2);         /*disable Timer2 Compare Interrupt*/
    1fa8:	a9 e5       	ldi	r26, 0x59	; 89
    1faa:	b0 e0       	ldi	r27, 0x00	; 0
    1fac:	e9 e5       	ldi	r30, 0x59	; 89
    1fae:	f0 e0       	ldi	r31, 0x00	; 0
    1fb0:	80 81       	ld	r24, Z
    1fb2:	8f 77       	andi	r24, 0x7F	; 127
    1fb4:	8c 93       	st	X, r24
	}
}
    1fb6:	0f 90       	pop	r0
    1fb8:	cf 91       	pop	r28
    1fba:	df 91       	pop	r29
    1fbc:	08 95       	ret

00001fbe <TWI_init>:
#include "twi.h"

#include "common_macros.h"
#include <avr/io.h>

void TWI_init(const TWI_Config * TWI_Config_ptr){
    1fbe:	df 93       	push	r29
    1fc0:	cf 93       	push	r28
    1fc2:	00 d0       	rcall	.+0      	; 0x1fc4 <TWI_init+0x6>
    1fc4:	cd b7       	in	r28, 0x3d	; 61
    1fc6:	de b7       	in	r29, 0x3e	; 62
    1fc8:	9a 83       	std	Y+2, r25	; 0x02
    1fca:	89 83       	std	Y+1, r24	; 0x01

    /* Bit Rate: 400.000 kbps using zero pre-scaler TWPS=00 and F_CPU=8Mhz */
    TWBR = TWI_Config_ptr->bit_rate;
    1fcc:	a0 e2       	ldi	r26, 0x20	; 32
    1fce:	b0 e0       	ldi	r27, 0x00	; 0
    1fd0:	e9 81       	ldd	r30, Y+1	; 0x01
    1fd2:	fa 81       	ldd	r31, Y+2	; 0x02
    1fd4:	80 81       	ld	r24, Z
    1fd6:	8c 93       	st	X, r24
	TWSR = 0x00;
    1fd8:	e1 e2       	ldi	r30, 0x21	; 33
    1fda:	f0 e0       	ldi	r31, 0x00	; 0
    1fdc:	10 82       	st	Z, r1
	

    TWAR = TWI_Config_ptr->my_address; // my address
    1fde:	a2 e2       	ldi	r26, 0x22	; 34
    1fe0:	b0 e0       	ldi	r27, 0x00	; 0
    1fe2:	e9 81       	ldd	r30, Y+1	; 0x01
    1fe4:	fa 81       	ldd	r31, Y+2	; 0x02
    1fe6:	81 81       	ldd	r24, Z+1	; 0x01
    1fe8:	8c 93       	st	X, r24
	
    TWCR = (1<<TWEN); /* enable TWI */
    1fea:	e6 e5       	ldi	r30, 0x56	; 86
    1fec:	f0 e0       	ldi	r31, 0x00	; 0
    1fee:	84 e0       	ldi	r24, 0x04	; 4
    1ff0:	80 83       	st	Z, r24
}
    1ff2:	0f 90       	pop	r0
    1ff4:	0f 90       	pop	r0
    1ff6:	cf 91       	pop	r28
    1ff8:	df 91       	pop	r29
    1ffa:	08 95       	ret

00001ffc <TWI_start>:

void TWI_start(void)
{
    1ffc:	df 93       	push	r29
    1ffe:	cf 93       	push	r28
    2000:	cd b7       	in	r28, 0x3d	; 61
    2002:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the start bit TWINT=1
	 * send the start bit by TWSTA=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTA) | (1 << TWEN);
    2004:	e6 e5       	ldi	r30, 0x56	; 86
    2006:	f0 e0       	ldi	r31, 0x00	; 0
    2008:	84 ea       	ldi	r24, 0xA4	; 164
    200a:	80 83       	st	Z, r24
    
    /* Wait for TWINT flag set in TWCR Register (start bit is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    200c:	e6 e5       	ldi	r30, 0x56	; 86
    200e:	f0 e0       	ldi	r31, 0x00	; 0
    2010:	80 81       	ld	r24, Z
    2012:	88 23       	and	r24, r24
    2014:	dc f7       	brge	.-10     	; 0x200c <TWI_start+0x10>
}
    2016:	cf 91       	pop	r28
    2018:	df 91       	pop	r29
    201a:	08 95       	ret

0000201c <TWI_stop>:

void TWI_stop(void)
{
    201c:	df 93       	push	r29
    201e:	cf 93       	push	r28
    2020:	cd b7       	in	r28, 0x3d	; 61
    2022:	de b7       	in	r29, 0x3e	; 62
    /* 
	 * Clear the TWINT flag before sending the stop bit TWINT=1
	 * send the stop bit by TWSTO=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWSTO) | (1 << TWEN);
    2024:	e6 e5       	ldi	r30, 0x56	; 86
    2026:	f0 e0       	ldi	r31, 0x00	; 0
    2028:	84 e9       	ldi	r24, 0x94	; 148
    202a:	80 83       	st	Z, r24
}
    202c:	cf 91       	pop	r28
    202e:	df 91       	pop	r29
    2030:	08 95       	ret

00002032 <TWI_writeByte>:

void TWI_writeByte(uint8 data)
{
    2032:	df 93       	push	r29
    2034:	cf 93       	push	r28
    2036:	0f 92       	push	r0
    2038:	cd b7       	in	r28, 0x3d	; 61
    203a:	de b7       	in	r29, 0x3e	; 62
    203c:	89 83       	std	Y+1, r24	; 0x01
    /* Put data On TWI data Register */
    TWDR = data;
    203e:	e3 e2       	ldi	r30, 0x23	; 35
    2040:	f0 e0       	ldi	r31, 0x00	; 0
    2042:	89 81       	ldd	r24, Y+1	; 0x01
    2044:	80 83       	st	Z, r24
    /* 
	 * Clear the TWINT flag before sending the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN);
    2046:	e6 e5       	ldi	r30, 0x56	; 86
    2048:	f0 e0       	ldi	r31, 0x00	; 0
    204a:	84 e8       	ldi	r24, 0x84	; 132
    204c:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register(data is send successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    204e:	e6 e5       	ldi	r30, 0x56	; 86
    2050:	f0 e0       	ldi	r31, 0x00	; 0
    2052:	80 81       	ld	r24, Z
    2054:	88 23       	and	r24, r24
    2056:	dc f7       	brge	.-10     	; 0x204e <TWI_writeByte+0x1c>
}
    2058:	0f 90       	pop	r0
    205a:	cf 91       	pop	r28
    205c:	df 91       	pop	r29
    205e:	08 95       	ret

00002060 <TWI_readByteWithACK>:

uint8 TWI_readByteWithACK(void)
{
    2060:	df 93       	push	r29
    2062:	cf 93       	push	r28
    2064:	cd b7       	in	r28, 0x3d	; 61
    2066:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable sending ACK after reading or receiving data TWEA=1
	 * Enable TWI Module TWEN=1 
	 */ 
    TWCR = (1 << TWINT) | (1 << TWEN) | (1 << TWEA);
    2068:	e6 e5       	ldi	r30, 0x56	; 86
    206a:	f0 e0       	ldi	r31, 0x00	; 0
    206c:	84 ec       	ldi	r24, 0xC4	; 196
    206e:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2070:	e6 e5       	ldi	r30, 0x56	; 86
    2072:	f0 e0       	ldi	r31, 0x00	; 0
    2074:	80 81       	ld	r24, Z
    2076:	88 23       	and	r24, r24
    2078:	dc f7       	brge	.-10     	; 0x2070 <TWI_readByteWithACK+0x10>
    /* Read Data */
    return TWDR;
    207a:	e3 e2       	ldi	r30, 0x23	; 35
    207c:	f0 e0       	ldi	r31, 0x00	; 0
    207e:	80 81       	ld	r24, Z
}
    2080:	cf 91       	pop	r28
    2082:	df 91       	pop	r29
    2084:	08 95       	ret

00002086 <TWI_readByteWithNACK>:

uint8 TWI_readByteWithNACK(void)
{
    2086:	df 93       	push	r29
    2088:	cf 93       	push	r28
    208a:	cd b7       	in	r28, 0x3d	; 61
    208c:	de b7       	in	r29, 0x3e	; 62
	/* 
	 * Clear the TWINT flag before reading the data TWINT=1
	 * Enable TWI Module TWEN=1 
	 */
    TWCR = (1 << TWINT) | (1 << TWEN);
    208e:	e6 e5       	ldi	r30, 0x56	; 86
    2090:	f0 e0       	ldi	r31, 0x00	; 0
    2092:	84 e8       	ldi	r24, 0x84	; 132
    2094:	80 83       	st	Z, r24
    /* Wait for TWINT flag set in TWCR Register (data received successfully) */
    while(BIT_IS_CLEAR(TWCR,TWINT));
    2096:	e6 e5       	ldi	r30, 0x56	; 86
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	80 81       	ld	r24, Z
    209c:	88 23       	and	r24, r24
    209e:	dc f7       	brge	.-10     	; 0x2096 <TWI_readByteWithNACK+0x10>
    /* Read Data */
    return TWDR;
    20a0:	e3 e2       	ldi	r30, 0x23	; 35
    20a2:	f0 e0       	ldi	r31, 0x00	; 0
    20a4:	80 81       	ld	r24, Z
}
    20a6:	cf 91       	pop	r28
    20a8:	df 91       	pop	r29
    20aa:	08 95       	ret

000020ac <TWI_getStatus>:

uint8 TWI_getStatus(void)
{
    20ac:	df 93       	push	r29
    20ae:	cf 93       	push	r28
    20b0:	0f 92       	push	r0
    20b2:	cd b7       	in	r28, 0x3d	; 61
    20b4:	de b7       	in	r29, 0x3e	; 62
    uint8 status;
    /* masking to eliminate first 3 bits and get the last 5 bits (status bits) */
    status = TWSR & 0xF8;
    20b6:	e1 e2       	ldi	r30, 0x21	; 33
    20b8:	f0 e0       	ldi	r31, 0x00	; 0
    20ba:	80 81       	ld	r24, Z
    20bc:	88 7f       	andi	r24, 0xF8	; 248
    20be:	89 83       	std	Y+1, r24	; 0x01
    return status;
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
}
    20c2:	0f 90       	pop	r0
    20c4:	cf 91       	pop	r28
    20c6:	df 91       	pop	r29
    20c8:	08 95       	ret

000020ca <UART_init>:
 * 1. Setup the Frame format like number of data bits, parity bit type and number of stop bits.
 * 2. Enable the UART.
 * 3. Setup the UART baud rate.
 */
void UART_init(const UART_ConfigType * Config_ptr)
{
    20ca:	df 93       	push	r29
    20cc:	cf 93       	push	r28
    20ce:	00 d0       	rcall	.+0      	; 0x20d0 <UART_init+0x6>
    20d0:	00 d0       	rcall	.+0      	; 0x20d2 <UART_init+0x8>
    20d2:	cd b7       	in	r28, 0x3d	; 61
    20d4:	de b7       	in	r29, 0x3e	; 62
    20d6:	9c 83       	std	Y+4, r25	; 0x04
    20d8:	8b 83       	std	Y+3, r24	; 0x03
	uint16 ubrr_value = 0;
    20da:	1a 82       	std	Y+2, r1	; 0x02
    20dc:	19 82       	std	Y+1, r1	; 0x01

	/* U2X = 1 for double transmission speed */
	UCSRA = (1<<U2X);
    20de:	eb e2       	ldi	r30, 0x2B	; 43
    20e0:	f0 e0       	ldi	r31, 0x00	; 0
    20e2:	82 e0       	ldi	r24, 0x02	; 2
    20e4:	80 83       	st	Z, r24
	 * UDRIE = 0 Disable USART Data Register Empty Interrupt Enable
	 * RXEN  = 1 Receiver Enable
	 * TXEN  = 1 Transmitter Enable
	 * RXB8 & TXB8 not used for 8-bit data mode
	 ***********************************************************************/ 
	UCSRB |= (1<<RXEN) | (1<<TXEN);
    20e6:	aa e2       	ldi	r26, 0x2A	; 42
    20e8:	b0 e0       	ldi	r27, 0x00	; 0
    20ea:	ea e2       	ldi	r30, 0x2A	; 42
    20ec:	f0 e0       	ldi	r31, 0x00	; 0
    20ee:	80 81       	ld	r24, Z
    20f0:	88 61       	ori	r24, 0x18	; 24
    20f2:	8c 93       	st	X, r24
	UCSRB = (UCSRB & 0b11111011) | (((Config_ptr->data) & 0b00000100));
    20f4:	aa e2       	ldi	r26, 0x2A	; 42
    20f6:	b0 e0       	ldi	r27, 0x00	; 0
    20f8:	ea e2       	ldi	r30, 0x2A	; 42
    20fa:	f0 e0       	ldi	r31, 0x00	; 0
    20fc:	80 81       	ld	r24, Z
    20fe:	98 2f       	mov	r25, r24
    2100:	9b 7f       	andi	r25, 0xFB	; 251
    2102:	eb 81       	ldd	r30, Y+3	; 0x03
    2104:	fc 81       	ldd	r31, Y+4	; 0x04
    2106:	80 81       	ld	r24, Z
    2108:	84 70       	andi	r24, 0x04	; 4
    210a:	89 2b       	or	r24, r25
    210c:	8c 93       	st	X, r24
	/************************** UCSRC Description **************************
	 * URSEL   = 1 The URSEL must be one when writing the UCSRC
	 * UMSEL   = 0 Asynchronous Operation
	 * UCPOL   = 0 Used with the Synchronous operation only
	 ***********************************************************************/ 	
	UCSRC |= (1<<URSEL);
    210e:	a0 e4       	ldi	r26, 0x40	; 64
    2110:	b0 e0       	ldi	r27, 0x00	; 0
    2112:	e0 e4       	ldi	r30, 0x40	; 64
    2114:	f0 e0       	ldi	r31, 0x00	; 0
    2116:	80 81       	ld	r24, Z
    2118:	80 68       	ori	r24, 0x80	; 128
    211a:	8c 93       	st	X, r24

	UCSRC = (UCSRC & 0b11111001) | (((Config_ptr->data) & 0b00000011)<<1);
    211c:	a0 e4       	ldi	r26, 0x40	; 64
    211e:	b0 e0       	ldi	r27, 0x00	; 0
    2120:	e0 e4       	ldi	r30, 0x40	; 64
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	80 81       	ld	r24, Z
    2126:	28 2f       	mov	r18, r24
    2128:	29 7f       	andi	r18, 0xF9	; 249
    212a:	eb 81       	ldd	r30, Y+3	; 0x03
    212c:	fc 81       	ldd	r31, Y+4	; 0x04
    212e:	80 81       	ld	r24, Z
    2130:	88 2f       	mov	r24, r24
    2132:	90 e0       	ldi	r25, 0x00	; 0
    2134:	83 70       	andi	r24, 0x03	; 3
    2136:	90 70       	andi	r25, 0x00	; 0
    2138:	88 0f       	add	r24, r24
    213a:	99 1f       	adc	r25, r25
    213c:	82 2b       	or	r24, r18
    213e:	8c 93       	st	X, r24

	UCSRC = (UCSRC & 0b11110111) | (((Config_ptr->stop_bit) & 0b00001000)<<3);
    2140:	a0 e4       	ldi	r26, 0x40	; 64
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	e0 e4       	ldi	r30, 0x40	; 64
    2146:	f0 e0       	ldi	r31, 0x00	; 0
    2148:	80 81       	ld	r24, Z
    214a:	28 2f       	mov	r18, r24
    214c:	27 7f       	andi	r18, 0xF7	; 247
    214e:	eb 81       	ldd	r30, Y+3	; 0x03
    2150:	fc 81       	ldd	r31, Y+4	; 0x04
    2152:	82 81       	ldd	r24, Z+2	; 0x02
    2154:	88 2f       	mov	r24, r24
    2156:	90 e0       	ldi	r25, 0x00	; 0
    2158:	88 70       	andi	r24, 0x08	; 8
    215a:	90 70       	andi	r25, 0x00	; 0
    215c:	88 0f       	add	r24, r24
    215e:	99 1f       	adc	r25, r25
    2160:	88 0f       	add	r24, r24
    2162:	99 1f       	adc	r25, r25
    2164:	88 0f       	add	r24, r24
    2166:	99 1f       	adc	r25, r25
    2168:	82 2b       	or	r24, r18
    216a:	8c 93       	st	X, r24

	UCSRC = (UCSRC & 0b11001111) | (((Config_ptr->parity_type) & 0b00110000)<<4);
    216c:	a0 e4       	ldi	r26, 0x40	; 64
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	e0 e4       	ldi	r30, 0x40	; 64
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	28 2f       	mov	r18, r24
    2178:	2f 7c       	andi	r18, 0xCF	; 207
    217a:	eb 81       	ldd	r30, Y+3	; 0x03
    217c:	fc 81       	ldd	r31, Y+4	; 0x04
    217e:	81 81       	ldd	r24, Z+1	; 0x01
    2180:	88 2f       	mov	r24, r24
    2182:	90 e0       	ldi	r25, 0x00	; 0
    2184:	80 73       	andi	r24, 0x30	; 48
    2186:	90 70       	andi	r25, 0x00	; 0
    2188:	82 95       	swap	r24
    218a:	92 95       	swap	r25
    218c:	90 7f       	andi	r25, 0xF0	; 240
    218e:	98 27       	eor	r25, r24
    2190:	80 7f       	andi	r24, 0xF0	; 240
    2192:	98 27       	eor	r25, r24
    2194:	82 2b       	or	r24, r18
    2196:	8c 93       	st	X, r24
	
	/* Calculate the UBRR register value */
	ubrr_value = (uint16)(((F_CPU / (Config_ptr->baud_rate * 8UL))) - 1);
    2198:	eb 81       	ldd	r30, Y+3	; 0x03
    219a:	fc 81       	ldd	r31, Y+4	; 0x04
    219c:	83 81       	ldd	r24, Z+3	; 0x03
    219e:	94 81       	ldd	r25, Z+4	; 0x04
    21a0:	a5 81       	ldd	r26, Z+5	; 0x05
    21a2:	b6 81       	ldd	r27, Z+6	; 0x06
    21a4:	88 0f       	add	r24, r24
    21a6:	99 1f       	adc	r25, r25
    21a8:	aa 1f       	adc	r26, r26
    21aa:	bb 1f       	adc	r27, r27
    21ac:	88 0f       	add	r24, r24
    21ae:	99 1f       	adc	r25, r25
    21b0:	aa 1f       	adc	r26, r26
    21b2:	bb 1f       	adc	r27, r27
    21b4:	88 0f       	add	r24, r24
    21b6:	99 1f       	adc	r25, r25
    21b8:	aa 1f       	adc	r26, r26
    21ba:	bb 1f       	adc	r27, r27
    21bc:	9c 01       	movw	r18, r24
    21be:	ad 01       	movw	r20, r26
    21c0:	80 e0       	ldi	r24, 0x00	; 0
    21c2:	92 e1       	ldi	r25, 0x12	; 18
    21c4:	aa e7       	ldi	r26, 0x7A	; 122
    21c6:	b0 e0       	ldi	r27, 0x00	; 0
    21c8:	bc 01       	movw	r22, r24
    21ca:	cd 01       	movw	r24, r26
    21cc:	0e 94 a4 11 	call	0x2348	; 0x2348 <__udivmodsi4>
    21d0:	da 01       	movw	r26, r20
    21d2:	c9 01       	movw	r24, r18
    21d4:	01 97       	sbiw	r24, 0x01	; 1
    21d6:	9a 83       	std	Y+2, r25	; 0x02
    21d8:	89 83       	std	Y+1, r24	; 0x01

	/* First 8 bits from the BAUD_PRESCALE inside UBRRL and last 4 bits in UBRRH*/
	UBRRH = ubrr_value>>8;
    21da:	e0 e4       	ldi	r30, 0x40	; 64
    21dc:	f0 e0       	ldi	r31, 0x00	; 0
    21de:	89 81       	ldd	r24, Y+1	; 0x01
    21e0:	9a 81       	ldd	r25, Y+2	; 0x02
    21e2:	89 2f       	mov	r24, r25
    21e4:	99 27       	eor	r25, r25
    21e6:	80 83       	st	Z, r24
	UBRRL = ubrr_value;
    21e8:	e9 e2       	ldi	r30, 0x29	; 41
    21ea:	f0 e0       	ldi	r31, 0x00	; 0
    21ec:	89 81       	ldd	r24, Y+1	; 0x01
    21ee:	80 83       	st	Z, r24
}
    21f0:	0f 90       	pop	r0
    21f2:	0f 90       	pop	r0
    21f4:	0f 90       	pop	r0
    21f6:	0f 90       	pop	r0
    21f8:	cf 91       	pop	r28
    21fa:	df 91       	pop	r29
    21fc:	08 95       	ret

000021fe <UART_sendByte>:
/*
 * Description :
 * Functional responsible for send byte to another UART device.
 */
void UART_sendByte(const uint8 data)
{
    21fe:	df 93       	push	r29
    2200:	cf 93       	push	r28
    2202:	0f 92       	push	r0
    2204:	cd b7       	in	r28, 0x3d	; 61
    2206:	de b7       	in	r29, 0x3e	; 62
    2208:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * UDRE flag is set when the Tx buffer (UDR) is empty and ready for
	 * transmitting a new byte so wait until this flag is set to one
	 */
	while(BIT_IS_CLEAR(UCSRA,UDRE)){}
    220a:	eb e2       	ldi	r30, 0x2B	; 43
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	88 2f       	mov	r24, r24
    2212:	90 e0       	ldi	r25, 0x00	; 0
    2214:	80 72       	andi	r24, 0x20	; 32
    2216:	90 70       	andi	r25, 0x00	; 0
    2218:	00 97       	sbiw	r24, 0x00	; 0
    221a:	b9 f3       	breq	.-18     	; 0x220a <UART_sendByte+0xc>

	/*
	 * Put the required data in the UDR register and it also clear the UDRE flag as
	 * the UDR register is not empty now
	 */
	UDR = data;
    221c:	ec e2       	ldi	r30, 0x2C	; 44
    221e:	f0 e0       	ldi	r31, 0x00	; 0
    2220:	89 81       	ldd	r24, Y+1	; 0x01
    2222:	80 83       	st	Z, r24

}
    2224:	0f 90       	pop	r0
    2226:	cf 91       	pop	r28
    2228:	df 91       	pop	r29
    222a:	08 95       	ret

0000222c <UART_recieveByte>:
/*
 * Description :
 * Functional responsible for receive byte from another UART device.
 */
uint8 UART_recieveByte(void)
{
    222c:	df 93       	push	r29
    222e:	cf 93       	push	r28
    2230:	cd b7       	in	r28, 0x3d	; 61
    2232:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receive data so wait until this flag is set to one */
	while(BIT_IS_CLEAR(UCSRA,RXC)){}
    2234:	eb e2       	ldi	r30, 0x2B	; 43
    2236:	f0 e0       	ldi	r31, 0x00	; 0
    2238:	80 81       	ld	r24, Z
    223a:	88 23       	and	r24, r24
    223c:	dc f7       	brge	.-10     	; 0x2234 <UART_recieveByte+0x8>

	/*
	 * Read the received data from the Rx buffer (UDR)
	 * The RXC flag will be cleared after read the data
	 */
    return UDR;		
    223e:	ec e2       	ldi	r30, 0x2C	; 44
    2240:	f0 e0       	ldi	r31, 0x00	; 0
    2242:	80 81       	ld	r24, Z
}
    2244:	cf 91       	pop	r28
    2246:	df 91       	pop	r29
    2248:	08 95       	ret

0000224a <UART_sendString>:
/*
 * Description :
 * Send the required string through UART to the other UART device.
 */
void UART_sendString(const uint8 *Str)
{
    224a:	df 93       	push	r29
    224c:	cf 93       	push	r28
    224e:	00 d0       	rcall	.+0      	; 0x2250 <UART_sendString+0x6>
    2250:	0f 92       	push	r0
    2252:	cd b7       	in	r28, 0x3d	; 61
    2254:	de b7       	in	r29, 0x3e	; 62
    2256:	9b 83       	std	Y+3, r25	; 0x03
    2258:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    225a:	19 82       	std	Y+1, r1	; 0x01
    225c:	0e c0       	rjmp	.+28     	; 0x227a <UART_sendString+0x30>

	/* Send the whole string */
	while(Str[i] != '\0')
	{
		UART_sendByte(Str[i]);
    225e:	89 81       	ldd	r24, Y+1	; 0x01
    2260:	28 2f       	mov	r18, r24
    2262:	30 e0       	ldi	r19, 0x00	; 0
    2264:	8a 81       	ldd	r24, Y+2	; 0x02
    2266:	9b 81       	ldd	r25, Y+3	; 0x03
    2268:	fc 01       	movw	r30, r24
    226a:	e2 0f       	add	r30, r18
    226c:	f3 1f       	adc	r31, r19
    226e:	80 81       	ld	r24, Z
    2270:	0e 94 ff 10 	call	0x21fe	; 0x21fe <UART_sendByte>
		i++;
    2274:	89 81       	ldd	r24, Y+1	; 0x01
    2276:	8f 5f       	subi	r24, 0xFF	; 255
    2278:	89 83       	std	Y+1, r24	; 0x01
void UART_sendString(const uint8 *Str)
{
	uint8 i = 0;

	/* Send the whole string */
	while(Str[i] != '\0')
    227a:	89 81       	ldd	r24, Y+1	; 0x01
    227c:	28 2f       	mov	r18, r24
    227e:	30 e0       	ldi	r19, 0x00	; 0
    2280:	8a 81       	ldd	r24, Y+2	; 0x02
    2282:	9b 81       	ldd	r25, Y+3	; 0x03
    2284:	fc 01       	movw	r30, r24
    2286:	e2 0f       	add	r30, r18
    2288:	f3 1f       	adc	r31, r19
    228a:	80 81       	ld	r24, Z
    228c:	88 23       	and	r24, r24
    228e:	39 f7       	brne	.-50     	; 0x225e <UART_sendString+0x14>
	{
		UART_sendByte(Str[i]);
		i++;
	}
}
    2290:	0f 90       	pop	r0
    2292:	0f 90       	pop	r0
    2294:	0f 90       	pop	r0
    2296:	cf 91       	pop	r28
    2298:	df 91       	pop	r29
    229a:	08 95       	ret

0000229c <UART_receiveString>:
/*
 * Description :
 * Receive the required string until the '#' symbol through UART from the other UART device.
 */
void UART_receiveString(uint8 *Str)
{
    229c:	0f 93       	push	r16
    229e:	1f 93       	push	r17
    22a0:	df 93       	push	r29
    22a2:	cf 93       	push	r28
    22a4:	00 d0       	rcall	.+0      	; 0x22a6 <UART_receiveString+0xa>
    22a6:	0f 92       	push	r0
    22a8:	cd b7       	in	r28, 0x3d	; 61
    22aa:	de b7       	in	r29, 0x3e	; 62
    22ac:	9b 83       	std	Y+3, r25	; 0x03
    22ae:	8a 83       	std	Y+2, r24	; 0x02
	uint8 i = 0;
    22b0:	19 82       	std	Y+1, r1	; 0x01

	/* Receive the first byte */
	Str[i] = UART_recieveByte();
    22b2:	89 81       	ldd	r24, Y+1	; 0x01
    22b4:	28 2f       	mov	r18, r24
    22b6:	30 e0       	ldi	r19, 0x00	; 0
    22b8:	8a 81       	ldd	r24, Y+2	; 0x02
    22ba:	9b 81       	ldd	r25, Y+3	; 0x03
    22bc:	8c 01       	movw	r16, r24
    22be:	02 0f       	add	r16, r18
    22c0:	13 1f       	adc	r17, r19
    22c2:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
    22c6:	f8 01       	movw	r30, r16
    22c8:	80 83       	st	Z, r24
    22ca:	0f c0       	rjmp	.+30     	; 0x22ea <UART_receiveString+0x4e>

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
	{
		i++;
    22cc:	89 81       	ldd	r24, Y+1	; 0x01
    22ce:	8f 5f       	subi	r24, 0xFF	; 255
    22d0:	89 83       	std	Y+1, r24	; 0x01
		Str[i] = UART_recieveByte();
    22d2:	89 81       	ldd	r24, Y+1	; 0x01
    22d4:	28 2f       	mov	r18, r24
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	8a 81       	ldd	r24, Y+2	; 0x02
    22da:	9b 81       	ldd	r25, Y+3	; 0x03
    22dc:	8c 01       	movw	r16, r24
    22de:	02 0f       	add	r16, r18
    22e0:	13 1f       	adc	r17, r19
    22e2:	0e 94 16 11 	call	0x222c	; 0x222c <UART_recieveByte>
    22e6:	f8 01       	movw	r30, r16
    22e8:	80 83       	st	Z, r24

	/* Receive the first byte */
	Str[i] = UART_recieveByte();

	/* Receive the whole string until the '#' */
	while(Str[i] != '#')
    22ea:	89 81       	ldd	r24, Y+1	; 0x01
    22ec:	28 2f       	mov	r18, r24
    22ee:	30 e0       	ldi	r19, 0x00	; 0
    22f0:	8a 81       	ldd	r24, Y+2	; 0x02
    22f2:	9b 81       	ldd	r25, Y+3	; 0x03
    22f4:	fc 01       	movw	r30, r24
    22f6:	e2 0f       	add	r30, r18
    22f8:	f3 1f       	adc	r31, r19
    22fa:	80 81       	ld	r24, Z
    22fc:	83 32       	cpi	r24, 0x23	; 35
    22fe:	31 f7       	brne	.-52     	; 0x22cc <UART_receiveString+0x30>
		i++;
		Str[i] = UART_recieveByte();
	}

	/* After receiving the whole string plus the '#', replace the '#' with '\0' */
	Str[i] = '\0';
    2300:	89 81       	ldd	r24, Y+1	; 0x01
    2302:	28 2f       	mov	r18, r24
    2304:	30 e0       	ldi	r19, 0x00	; 0
    2306:	8a 81       	ldd	r24, Y+2	; 0x02
    2308:	9b 81       	ldd	r25, Y+3	; 0x03
    230a:	fc 01       	movw	r30, r24
    230c:	e2 0f       	add	r30, r18
    230e:	f3 1f       	adc	r31, r19
    2310:	10 82       	st	Z, r1
}
    2312:	0f 90       	pop	r0
    2314:	0f 90       	pop	r0
    2316:	0f 90       	pop	r0
    2318:	cf 91       	pop	r28
    231a:	df 91       	pop	r29
    231c:	1f 91       	pop	r17
    231e:	0f 91       	pop	r16
    2320:	08 95       	ret

00002322 <__divmodhi4>:
    2322:	97 fb       	bst	r25, 7
    2324:	09 2e       	mov	r0, r25
    2326:	07 26       	eor	r0, r23
    2328:	0a d0       	rcall	.+20     	; 0x233e <__divmodhi4_neg1>
    232a:	77 fd       	sbrc	r23, 7
    232c:	04 d0       	rcall	.+8      	; 0x2336 <__divmodhi4_neg2>
    232e:	2e d0       	rcall	.+92     	; 0x238c <__udivmodhi4>
    2330:	06 d0       	rcall	.+12     	; 0x233e <__divmodhi4_neg1>
    2332:	00 20       	and	r0, r0
    2334:	1a f4       	brpl	.+6      	; 0x233c <__divmodhi4_exit>

00002336 <__divmodhi4_neg2>:
    2336:	70 95       	com	r23
    2338:	61 95       	neg	r22
    233a:	7f 4f       	sbci	r23, 0xFF	; 255

0000233c <__divmodhi4_exit>:
    233c:	08 95       	ret

0000233e <__divmodhi4_neg1>:
    233e:	f6 f7       	brtc	.-4      	; 0x233c <__divmodhi4_exit>
    2340:	90 95       	com	r25
    2342:	81 95       	neg	r24
    2344:	9f 4f       	sbci	r25, 0xFF	; 255
    2346:	08 95       	ret

00002348 <__udivmodsi4>:
    2348:	a1 e2       	ldi	r26, 0x21	; 33
    234a:	1a 2e       	mov	r1, r26
    234c:	aa 1b       	sub	r26, r26
    234e:	bb 1b       	sub	r27, r27
    2350:	fd 01       	movw	r30, r26
    2352:	0d c0       	rjmp	.+26     	; 0x236e <__udivmodsi4_ep>

00002354 <__udivmodsi4_loop>:
    2354:	aa 1f       	adc	r26, r26
    2356:	bb 1f       	adc	r27, r27
    2358:	ee 1f       	adc	r30, r30
    235a:	ff 1f       	adc	r31, r31
    235c:	a2 17       	cp	r26, r18
    235e:	b3 07       	cpc	r27, r19
    2360:	e4 07       	cpc	r30, r20
    2362:	f5 07       	cpc	r31, r21
    2364:	20 f0       	brcs	.+8      	; 0x236e <__udivmodsi4_ep>
    2366:	a2 1b       	sub	r26, r18
    2368:	b3 0b       	sbc	r27, r19
    236a:	e4 0b       	sbc	r30, r20
    236c:	f5 0b       	sbc	r31, r21

0000236e <__udivmodsi4_ep>:
    236e:	66 1f       	adc	r22, r22
    2370:	77 1f       	adc	r23, r23
    2372:	88 1f       	adc	r24, r24
    2374:	99 1f       	adc	r25, r25
    2376:	1a 94       	dec	r1
    2378:	69 f7       	brne	.-38     	; 0x2354 <__udivmodsi4_loop>
    237a:	60 95       	com	r22
    237c:	70 95       	com	r23
    237e:	80 95       	com	r24
    2380:	90 95       	com	r25
    2382:	9b 01       	movw	r18, r22
    2384:	ac 01       	movw	r20, r24
    2386:	bd 01       	movw	r22, r26
    2388:	cf 01       	movw	r24, r30
    238a:	08 95       	ret

0000238c <__udivmodhi4>:
    238c:	aa 1b       	sub	r26, r26
    238e:	bb 1b       	sub	r27, r27
    2390:	51 e1       	ldi	r21, 0x11	; 17
    2392:	07 c0       	rjmp	.+14     	; 0x23a2 <__udivmodhi4_ep>

00002394 <__udivmodhi4_loop>:
    2394:	aa 1f       	adc	r26, r26
    2396:	bb 1f       	adc	r27, r27
    2398:	a6 17       	cp	r26, r22
    239a:	b7 07       	cpc	r27, r23
    239c:	10 f0       	brcs	.+4      	; 0x23a2 <__udivmodhi4_ep>
    239e:	a6 1b       	sub	r26, r22
    23a0:	b7 0b       	sbc	r27, r23

000023a2 <__udivmodhi4_ep>:
    23a2:	88 1f       	adc	r24, r24
    23a4:	99 1f       	adc	r25, r25
    23a6:	5a 95       	dec	r21
    23a8:	a9 f7       	brne	.-22     	; 0x2394 <__udivmodhi4_loop>
    23aa:	80 95       	com	r24
    23ac:	90 95       	com	r25
    23ae:	bc 01       	movw	r22, r24
    23b0:	cd 01       	movw	r24, r26
    23b2:	08 95       	ret

000023b4 <__prologue_saves__>:
    23b4:	2f 92       	push	r2
    23b6:	3f 92       	push	r3
    23b8:	4f 92       	push	r4
    23ba:	5f 92       	push	r5
    23bc:	6f 92       	push	r6
    23be:	7f 92       	push	r7
    23c0:	8f 92       	push	r8
    23c2:	9f 92       	push	r9
    23c4:	af 92       	push	r10
    23c6:	bf 92       	push	r11
    23c8:	cf 92       	push	r12
    23ca:	df 92       	push	r13
    23cc:	ef 92       	push	r14
    23ce:	ff 92       	push	r15
    23d0:	0f 93       	push	r16
    23d2:	1f 93       	push	r17
    23d4:	cf 93       	push	r28
    23d6:	df 93       	push	r29
    23d8:	cd b7       	in	r28, 0x3d	; 61
    23da:	de b7       	in	r29, 0x3e	; 62
    23dc:	ca 1b       	sub	r28, r26
    23de:	db 0b       	sbc	r29, r27
    23e0:	0f b6       	in	r0, 0x3f	; 63
    23e2:	f8 94       	cli
    23e4:	de bf       	out	0x3e, r29	; 62
    23e6:	0f be       	out	0x3f, r0	; 63
    23e8:	cd bf       	out	0x3d, r28	; 61
    23ea:	09 94       	ijmp

000023ec <__epilogue_restores__>:
    23ec:	2a 88       	ldd	r2, Y+18	; 0x12
    23ee:	39 88       	ldd	r3, Y+17	; 0x11
    23f0:	48 88       	ldd	r4, Y+16	; 0x10
    23f2:	5f 84       	ldd	r5, Y+15	; 0x0f
    23f4:	6e 84       	ldd	r6, Y+14	; 0x0e
    23f6:	7d 84       	ldd	r7, Y+13	; 0x0d
    23f8:	8c 84       	ldd	r8, Y+12	; 0x0c
    23fa:	9b 84       	ldd	r9, Y+11	; 0x0b
    23fc:	aa 84       	ldd	r10, Y+10	; 0x0a
    23fe:	b9 84       	ldd	r11, Y+9	; 0x09
    2400:	c8 84       	ldd	r12, Y+8	; 0x08
    2402:	df 80       	ldd	r13, Y+7	; 0x07
    2404:	ee 80       	ldd	r14, Y+6	; 0x06
    2406:	fd 80       	ldd	r15, Y+5	; 0x05
    2408:	0c 81       	ldd	r16, Y+4	; 0x04
    240a:	1b 81       	ldd	r17, Y+3	; 0x03
    240c:	aa 81       	ldd	r26, Y+2	; 0x02
    240e:	b9 81       	ldd	r27, Y+1	; 0x01
    2410:	ce 0f       	add	r28, r30
    2412:	d1 1d       	adc	r29, r1
    2414:	0f b6       	in	r0, 0x3f	; 63
    2416:	f8 94       	cli
    2418:	de bf       	out	0x3e, r29	; 62
    241a:	0f be       	out	0x3f, r0	; 63
    241c:	cd bf       	out	0x3d, r28	; 61
    241e:	ed 01       	movw	r28, r26
    2420:	08 95       	ret

00002422 <_exit>:
    2422:	f8 94       	cli

00002424 <__stop_program>:
    2424:	ff cf       	rjmp	.-2      	; 0x2424 <__stop_program>
