// Seed: 58862112
module module_0 (
    input tri id_0
    , id_2
);
  assign id_2 = -1 + id_2;
  assign id_2 = id_0;
  initial begin : LABEL_0
    id_2 = 1;
  end
  tri id_3;
  assign id_3#(
      .id_3(1),
      .id_0(1),
      .id_0(1)
  ) = -1;
  assign id_3 = -1;
  localparam id_4 = 1;
endmodule
module module_1 #(
    parameter id_15 = 32'd58,
    parameter id_16 = 32'd99,
    parameter id_7  = 32'd22
) (
    output supply1 id_0,
    output uwire id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri0 id_5,
    input wand id_6,
    input supply1 _id_7,
    output tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    output wand id_11,
    output logic id_12,
    output wor id_13
);
  logic _id_15;
  tri0 [id_15 : id_7] _id_16, id_17, id_18, id_19;
  assign id_15 = id_15;
  uwire id_20 = 1 >>> (-1) - -1;
  assign id_17 = id_16, id_1 = -1;
  wire [1 'b0 : id_16] id_21, id_22;
  assign id_0  = id_17;
  assign id_18 = -1;
  assign id_0  = -1;
  localparam id_23 = -1;
  module_0 modCall_1 (id_2);
  wire id_24, id_25;
  assign id_24 = id_22;
  always id_12 = "";
  parameter id_26 = -1, id_27 = 1;
  wire id_28;
  ;
endmodule
