/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect 40 176 208 192)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "I[31..0]" (rect 5 0 40 11)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
)
(pin
	(output)
	(rect 528 176 704 192)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "O" (rect 90 0 99 13)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
)
(symbol
	(rect 432 152 528 248)
	(text "thirtytwocomp" (rect 5 0 88 15)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 79 26 92)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "A[31..0]" (rect 0 0 44 15)(font "Intel Clear" (font_size 8)))
		(text "A[31..0]" (rect 21 27 65 42)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 48)
		(input)
		(text "B[31..0]" (rect 0 0 44 15)(font "Intel Clear" (font_size 8)))
		(text "B[31..0]" (rect 21 43 65 58)(font "Intel Clear" (font_size 8)))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 96 32)
		(output)
		(text "O" (rect 0 0 10 15)(font "Intel Clear" (font_size 8)))
		(text "O" (rect 65 27 75 42)(font "Intel Clear" (font_size 8)))
		(line (pt 96 32)(pt 80 32))
	)
	(drawing
		(rectangle (rect 16 16 80 80))
	)
)
(symbol
	(rect 288 232 320 264)
	(text "GND" (rect 8 16 29 26)(font "Arial" (font_size 6)))
	(text "inst2" (rect 3 21 27 34)(font "Intel Clear" )(invisible))
	(port
		(pt 16 0)
		(output)
		(text "1" (rect 18 0 25 11)(font "Courier New" (bold))(invisible))
		(text "1" (rect 18 0 25 11)(font "Courier New" (bold))(invisible))
		(line (pt 16 8)(pt 16 0))
	)
	(drawing
		(line (pt 8 8)(pt 16 16))
		(line (pt 16 16)(pt 24 8))
		(line (pt 8 8)(pt 24 8))
	)
)
(connector
	(pt 208 184)
	(pt 432 184)
	(bus)
)
(connector
	(pt 304 232)
	(pt 304 200)
	(bus)
)
(connector
	(text "G[31..0]" (rect 314 184 354 197)(font "Intel Clear" ))
	(pt 304 200)
	(pt 432 200)
	(bus)
)
