compile:
	//iverilog -o sim -Wall -g2012 $(tb) $(module)
	iverilog -o sim -Wall -g2012 $(tb) $(module)

clean:
	rm -r sim dump.vcd

verilator:
	verilator


