/*

Xilinx Vivado v2022.2 (64-bit) [Major: 2022, Minor: 2]
SW Build: 3671981 on Fri Oct 14 05:00:03 MDT 2022
IP Build: 3669848 on Fri Oct 14 08:30:02 MDT 2022

Process ID (PID): 25144
License: Customer
Mode: GUI Mode

Current time: 	Wed May 17 14:56:15 PDT 2023
Time zone: 	Pacific Standard Time (America/Los_Angeles)

OS: Windows 10
OS Version: 10.0
OS Architecture: amd64
Available processors (cores): 20

Screen size: 3072x1920
Screen resolution (DPI): 175
Available screens: 1
Default font: family=Segoe UI,name=Segoe UI,style=plain,size=21
Scale size: 37

Java version: 	11.0.11 64-bit
Java home: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
Java executable: 	C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9/bin/java.exe
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Dsun.java2d.d3d=false, -Dsun.awt.nopixfmt=true, -Dsun.java2d.dpiaware=true, -Dsun.java2d.uiScale.enabled=false, -Xverify:none, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, --add-opens=java.desktop/com.sun.awt=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, -XX:NewSize=60m, -XX:MaxNewSize=60m, -Xms256m, -Xmx3072m, -Xss5m]
Java initial memory (-Xms): 	256 MB
Java maximum memory (-Xmx):	 3 GB


User name: 	aaron
User home directory: C:/Users/aaron
User working directory: C:/Users/aaron/OneDrive/Desktop/projectLab5
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: C:/Xilinx/Vivado
HDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin

Vivado preferences file: C:/Users/aaron/AppData/Roaming/Xilinx/Vivado/2022.2/vivado.xml
Vivado preferences directory: C:/Users/aaron/AppData/Roaming/Xilinx/Vivado/2022.2/
Vivado layouts directory: C:/Users/aaron/AppData/Roaming/Xilinx/Vivado/2022.2/data/layouts
PlanAhead jar file: 	C:/Xilinx/Vivado/2022.2/lib/classes/planAhead.jar
Vivado log file: 	C:/Users/aaron/OneDrive/Desktop/projectLab5/vivado.log
Vivado journal file: 	C:/Users/aaron/OneDrive/Desktop/projectLab5/vivado.jou
Engine tmp dir: 	C:/Users/aaron/OneDrive/Desktop/projectLab5/.Xil/Vivado-25144-Aarons_Laptop

Xilinx Environment Variables
----------------------------
RDI_APPROOT: C:/Xilinx/Vivado/2022.2
RDI_ARGS:  -gui_launcher_event rodinguilauncherevent12860 "C:\Users\aaron\OneDrive\Desktop\projectLab5\projectLab5.xpr"
RDI_ARGS_FUNCTION: RDI_EXEC_DEFAULT
RDI_BASEROOT: C:/Xilinx/Vivado
RDI_BINDIR: C:/Xilinx/Vivado/2022.2/bin
RDI_BINROOT: C:/Xilinx/Vivado/2022.2/bin
RDI_BUILD: yes
RDI_CHECK_PROG: True
RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data
RDI_INSTALLROOT: C:/Xilinx
RDI_INSTALLVER: 2022.2
RDI_INSTALLVERSION: 2022.2
RDI_ISE_PLATFORM: nt64
RDI_JAVACEFROOT: C:/Xilinx/Vivado/2022.2/tps/win64/java-cef-95.0.4638.69
RDI_JAVAFXROOT: C:/Xilinx/Vivado/2022.2/tps/win64/javafx-sdk-11.0.2
RDI_JAVAROOT: C:/Xilinx/Vivado/2022.2/tps/win64/jre11.0.11_9
RDI_JAVA_VERSION: 11.0.11_9
RDI_LIBDIR: C:/Xilinx/Vivado/2022.2/lib/win64.o
RDI_MINGW_LIB: C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/Vivado/2022.2\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT: .o
RDI_PLATFORM: win64
RDI_PREPEND_PATH: C:/Xilinx/Vivado/2022.2/ids_lite/ISE/bin/nt64;C:/Xilinx/Vivado/2022.2/ids_lite/ISE/lib/nt64
RDI_PROG: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/vivado.exe
RDI_PROGNAME: vivado.exe
RDI_PYTHON3: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHON3_VERSION: 3.8.3
RDI_PYTHONHOME: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3
RDI_PYTHONPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\bin;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib;C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib\site-packages
RDI_PYTHON_LD_LIBPATH: C:/Xilinx/Vivado/2022.2\tps\win64\python-3.8.3\lib
RDI_TPS_ROOT: C:/Xilinx/Vivado/2022.2/tps/win64
RDI_USE_JDK11: True
RDI_VERBOSE: False
XILINX: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINX_DSP: C:/Xilinx/Vivado/2022.2/ids_lite/ISE
XILINX_HLS: C:/Xilinx/Vitis_HLS/2022.2
XILINX_PLANAHEAD: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO: C:/Xilinx/Vivado/2022.2
XILINX_VIVADO_HLS: C:/Xilinx/Vivado/2022.2
_RDI_BINROOT: C:\Xilinx\Vivado\2022.2\bin
_RDI_CWD: C:\Users\aaron\OneDrive\Desktop\projectLab5


GUI allocated memory:	256 MB
GUI max memory:		3,072 MB
Engine allocated memory: 820 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
// TclEventType: PROJECT_OPEN_DIALOG
// Opening Vivado Project: C:\Users\aaron\OneDrive\Desktop\projectLab5\projectLab5.xpr. Version: Vivado v2022.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 829 MB. GUI used memory: 79 MB. Current time: 5/17/23, 2:56:16 PM PDT
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_NEW
// Tcl Message: open_project C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.xpr 
// Tcl Message: INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.gen/sources_1'. 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified 
// TclEventType: PROJECT_NEW
// [GUI Memory]: 85 MB (+86522kb) [00:00:16]
// [Engine Memory]: 948 MB (+842123kb) [00:00:16]
// [GUI Memory]: 137 MB (+50049kb) [00:00:17]
// WARNING: HEventQueue.dispatchEvent() is taking  1806 ms.
// Tcl Message: INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'. 
// [Engine Memory]: 1,005 MB (+11008kb) [00:00:17]
// Project name: projectLab5; location: C:/Users/aaron/OneDrive/Desktop/projectLab5; part: xc7k70tfbv676-1
// Tcl Message: open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1133.562 ; gain = 335.980 
dismissDialog("Open Project"); // bq
// Tcl Message: update_compile_order -fileset sources_1 
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // a
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 12, true); // f - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Elaborate Design"); // u
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 15, false); // f
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Elaborate Design"); // u
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7k70tfbv676-1 Top: pipeline 
// [Engine Memory]: 1,066 MB (+10840kb) [00:00:34]
// HMemoryUtils.trashcanNow. Engine heap size: 1,158 MB. GUI used memory: 83 MB. Current time: 5/17/23, 2:56:41 PM PDT
// TclEventType: ELABORATE_START
// TclEventType: ELABORATE_FINISH
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 1,839 MB. GUI used memory: 83 MB. Current time: 5/17/23, 2:56:54 PM PDT
// [Engine Memory]: 1,839 MB (+754992kb) [00:00:52]
// [GUI Memory]: 144 MB (+137kb) [00:00:52]
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1147 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7k70tfbv676-1 INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1908.250 ; gain = 409.137 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/imem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.297 ; gain = 488.184 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.297 ; gain = 488.184 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1987.297 ; gain = 488.184 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1987.297 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2057.270 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.  
// [Engine Memory]: 1,934 MB (+2623kb) [00:00:54]
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2107.793 ; gain = 608.680 
// Tcl Message: 49 Infos, 164 Warnings, 1 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2107.793 ; gain = 941.809 
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// [GUI Memory]: 161 MB (+9877kb) [00:00:54]
// Elapsed time: 20 seconds
dismissDialog("Open Elaborated Design"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
// Elapsed time: 37 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), EX_mem : EX_mem (EX_mem.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), EX_mem : EX_mem (EX_mem.sv)]", 8, false, false, false, false, false, true); // D - Double Click
// [GUI Memory]: 170 MB (+1148kb) [00:01:48]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
// HMemoryUtils.trashcanNow. Engine heap size: 1,957 MB. GUI used memory: 113 MB. Current time: 5/17/23, 2:58:41 PM PDT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectCodeEditor("iexecute.sv", 222, 763); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2176.234 ; gain = 34.086 
// Tcl Message: --------------------------------------------------------------------------------- 
// HMemoryUtils.trashcanNow. Engine heap size: 2,106 MB. GUI used memory: 114 MB. Current time: 5/17/23, 2:59:01 PM PDT
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// [Engine Memory]: 2,106 MB (+79253kb) [00:02:58]
// HMemoryUtils.trashcanNow. Engine heap size: 2,106 MB. GUI used memory: 91 MB. Current time: 5/17/23, 2:59:02 PM PDT
// Engine heap size: 2,106 MB. GUI used memory: 92 MB. Current time: 5/17/23, 2:59:02 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/imem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.258 ; gain = 159.109 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.258 ; gain = 159.109 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2301.258 ; gain = 159.109 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,106 MB. GUI used memory: 91 MB. Current time: 5/17/23, 2:59:03 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1092 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2301.258 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2301.258 ; gain = 159.109 
dismissDialog("Reloading"); // bq
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 3); // o
// Elapsed time: 10 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// WARNING: HEventQueue.dispatchEvent() is taking  4345 ms.
// WARNING: HEventQueue.dispatchEvent() is taking  1531 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 7999 ms. Increasing delay to 23997 ms.
// WARNING: HSwingWorker (Refresh Filesets Swing Worker) is taking 28 ms. Decreasing delay to 2028 ms.
// Elapsed time: 135 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_SIMULATION_SPECIFIC_HDL_FILES, "Add or create simulation sources"); // a
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// Elapsed time: 17 seconds
setFileChooser("C:/Users/aaron/Downloads/data-1.txt");
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_HDL_AND_NETLIST_FILES_TO_YOUR_PROJECT, "Add Files"); // a
// Elapsed time: 19 seconds
setFileChooser("C:/Users/aaron/Downloads/riscvcode.txt");
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 52 seconds
dismissDialog("Add Sources"); // c
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: set_property SOURCE_SET sources_1 [get_filesets sim_1] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files -fileset sim_1 -norecurse {C:/Users/aaron/Downloads/riscvcode.txt C:/Users/aaron/Downloads/data-1.txt} 
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 7, false, false, false, false, false, true); // D - Double Click
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 100 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, adder (adder.sv)]", 5, false); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectRadioButton(PAResourceAtoD.AddSrcWizard_SPECIFY_HDL_NETLIST_BLOCK_DESIGN, "Add or create design sources"); // a
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "imem.sv"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 22 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imem (imem.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imem (imem.sv)]", 8, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 13 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
typeControlKey(null, null, 'z');
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imem (imem.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imem (imem.sv)]", 8, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/imem.sv}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  {{C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/imem.sv}} 
selectMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
dismissMenu(PAResourceItoN.MainMenuMgr_EDIT, "Edit"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
selectMenu(PAResourceItoN.MainMenuMgr_SETTINGS, "Settings"); // al
dismissMenu(PAResourceItoN.MainMenuMgr_FLOW, "Flow"); // ag
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 12 seconds
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
// Elapsed time: 57 seconds
selectCodeEditor("imem.sv", 7, 659); // ac
typeControlKey((HResource) null, "imem.sv", 'v'); // ac
selectCodeEditor("imem.sv", 105, 610); // ac
selectCodeEditor("imem.sv", 174, 893); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_ADD_OR_CREATE_SOURCE_FILE, "Add"); // B
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "imemory"); // Q
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "imemory.sv"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 16 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imemory (imemory.sv)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imemory (imemory.sv)]", 12, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("imemory.sv", 183, 669); // ac
selectCodeEditor("imemory.sv", 224, 687); // ac
// Elapsed time: 54 seconds
selectCodeEditor("imemory.sv", 318, 458); // ac
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 229, 515); // ac
// HMemoryUtils.trashcanNow. Engine heap size: 2,125 MB. GUI used memory: 121 MB. Current time: 5/17/23, 3:10:13 PM PDT
selectCodeEditor("imemory.sv", 369, 475); // ac
selectCodeEditor("imemory.sv", 341, 517); // ac
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 203, 568); // ac
selectCodeEditor("imemory.sv", 450, 566); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 211, 574); // ac
selectCodeEditor("imemory.sv", 458, 578); // ac
// Elapsed time: 26 seconds
selectCodeEditor("imemory.sv", 426, 502); // ac
selectCodeEditor("imemory.sv", 328, 586); // ac
selectCodeEditor("imemory.sv", 252, 567); // ac
// Elapsed time: 50 seconds
selectCodeEditor("imemory.sv", 459, 490); // ac
selectCodeEditor("imemory.sv", 432, 517); // ac
selectCodeEditor("imemory.sv", 491, 528); // ac
selectCodeEditor("imemory.sv", 359, 569); // ac
selectCodeEditor("imemory.sv", 552, 538); // ac
// Elapsed time: 13 seconds
selectCodeEditor("imemory.sv", 222, 575); // ac
// Elapsed time: 20 seconds
selectCodeEditor("imemory.sv", 347, 575); // ac
selectCodeEditor("imemory.sv", 660, 556); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 224, 571); // ac
selectCodeEditor("imemory.sv", 390, 586); // ac
selectCodeEditor("imemory.sv", 396, 551); // ac
// Elapsed time: 14 seconds
selectCodeEditor("imemory.sv", 215, 575); // ac
selectCodeEditor("imemory.sv", 473, 584); // ac
selectCodeEditor("imemory.sv", 455, 558); // ac
// Elapsed time: 85 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 15, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 222, 391); // ac
selectCodeEditor("imemory.sv", 656, 408); // ac
selectCodeEditor("imemory.sv", 658, 400); // ac
selectCodeEditor("imemory.sv", 229, 517); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
// Elapsed time: 10 seconds
selectCodeEditor("imemory.sv", 126, 566); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, dmem (dmem.sv)]", 15, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 139, 569); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 339, 50); // ac
selectCodeEditor("imemory.sv", 198, 518); // ac
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 5); // o
// [GUI Memory]: 180 MB (+1593kb) [00:22:25]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
// Elapsed time: 34 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 197, 484); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectCodeEditor("imemory.sv", 49, 473); // ac
// Elapsed time: 29 seconds
selectCodeEditor("imemory.sv", 736, 519); // ac
// Elapsed time: 27 seconds
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "mem_WB"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 19 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv w ] 
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mem_WB (mem_WB.sv)]", 17, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mem_WB (mem_WB.sv)]", 17, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), EX_mem : EX_mem (EX_mem.sv)]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), EX_mem : EX_mem (EX_mem.sv)]", 12, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 252, 496); // ac
selectCodeEditor("mem_WB.sv", 228, 482); // ac
// Elapsed time: 59 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 204, 527); // ac
selectCodeEditor("mem_WB.sv", 482, 544); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 213, 566); // ac
selectCodeEditor("mem_WB.sv", 345, 564); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 208, 565); // ac
selectCodeEditor("mem_WB.sv", 443, 555); // ac
// Elapsed time: 31 seconds
selectCodeEditor("mem_WB.sv", 431, 540); // ac
selectCodeEditor("mem_WB.sv", 370, 564); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 218, 572); // ac
selectCodeEditor("mem_WB.sv", 473, 556); // ac
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 501, 564); // ac
// Elapsed time: 12 seconds
selectCodeEditor("mem_WB.sv", 278, 544); // ac
selectCodeEditor("mem_WB.sv", 364, 551); // ac
// Elapsed time: 22 seconds
selectCodeEditor("mem_WB.sv", 120, 510); // ac
selectCodeEditor("mem_WB.sv", 145, 544); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
// Elapsed time: 15 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 130, 536); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 129, 540); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 189, 460); // ac
selectCodeEditor("mem_WB.sv", 173, 485); // ac
selectCodeEditor("mem_WB.sv", 682, 517); // ac
selectCodeEditor("mem_WB.sv", 639, 588); // ac
selectCodeEditor("mem_WB.sv", 549, 508); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 278, 355); // ac
// Elapsed time: 12 seconds
selectCodeEditor("mem_WB.sv", 321, 540); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
// Elapsed time: 10 seconds
selectCodeEditor("mem_WB.sv", 216, 504); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectCodeEditor("EX_mem.sv", 53, 191); // ac
typeControlKey((HResource) null, "EX_mem.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
typeControlKey((HResource) null, "mem_WB.sv", 'c'); // ac
typeControlKey((HResource) null, "mem_WB.sv", 'v'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectCodeEditor("EX_mem.sv", 142, 499); // ac
selectCodeEditor("EX_mem.sv", 45, 446); // ac
selectCodeEditor("EX_mem.sv", 41, 200); // ac
selectCodeEditor("EX_mem.sv", 49, 183); // ac
selectCodeEditor("EX_mem.sv", 161, 294, false, false, false, true, false); // ac - Popup Trigger
selectMenuItem(RDIResourceCommand.RDICommands_COPY, "Copy"); // ao
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 159, 505); // ac
typeControlKey((HResource) null, "mem_WB.sv", 'v'); // ac
selectCodeEditor("mem_WB.sv", 159, 505, false, true, false, false, false); // ac - Control Key
selectCodeEditor("mem_WB.sv", 163, 424); // ac
selectCodeEditor("mem_WB.sv", 177, 452); // ac
selectCodeEditor("mem_WB.sv", 169, 486); // ac
selectCodeEditor("mem_WB.sv", 182, 505); // ac
selectCodeEditor("mem_WB.sv", 183, 537); // ac
selectCodeEditor("mem_WB.sv", 49, 537); // ac
selectCodeEditor("mem_WB.sv", 92, 534); // ac
selectCodeEditor("mem_WB.sv", 155, 559); // ac
selectCodeEditor("mem_WB.sv", 120, 541); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectCodeEditor("EX_mem.sv", 528, 219); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectCodeEditor("mem_WB.sv", 107, 497); // ac
// Elapsed time: 102 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 7); // o
selectCodeEditor("imemory.sv", 105, 495); // ac
// Elapsed time: 15 seconds
selectCodeEditor("imemory.sv", 194, 505); // ac
// Elapsed time: 22 seconds
selectCodeEditor("imemory.sv", 100, 573); // ac
selectCodeEditor("imemory.sv", 466, 575); // ac
// Elapsed time: 40 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "EX_mem.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 7); // o
selectCodeEditor("imemory.sv", 894, 521); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("pipeline.sv", 171, 574); // ac
// Elapsed time: 26 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 10); // o
selectCodeEditor("pipeline.sv", 270, 470); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 10); // o
// Elapsed time: 27 seconds
selectCodeEditor("pipeline.sv", 169, 462); // ac
// Elapsed time: 20 seconds
selectCodeEditor("pipeline.sv", 313, 275); // ac
selectCodeEditor("pipeline.sv", 142, 404); // ac
selectCodeEditor("pipeline.sv", 142, 413); // ac
// Elapsed time: 27 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 10); // o
selectCodeEditor("pipeline.sv", 123, 394); // ac
selectCodeEditor("pipeline.sv", 123, 394); // ac
selectCodeEditor("pipeline.sv", 133, 389); // ac
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imemory (imemory.sv)]", 2); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, imemory (imemory.sv)]", 2); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 127, 131); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 131, 167); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 130, 252); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 291, 248); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 181, 274); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 126, 336); // ac
selectCodeEditor("pipeline.sv", 353, 265); // ac
// Elapsed time: 11 seconds
selectCodeEditor("pipeline.sv", 288, 257); // ac
selectCodeEditor("pipeline.sv", 208, 333); // ac
selectCodeEditor("pipeline.sv", 208, 333); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 18 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2, true); // D - Node
// Elapsed time: 16 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 39 seconds
selectCodeEditor("pipeline.sv", 723, 333); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 122 MB. Current time: 5/17/23, 3:40:14 PM PDT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 49, 134); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 7); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 24 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true); // D - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 238, 117); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 95 seconds
selectCodeEditor("pipeline.sv", 706, 108); // ac
selectCodeEditor("pipeline.sv", 485, 274); // ac
selectCodeEditor("pipeline.sv", 322, 313); // ac
// Elapsed time: 22 seconds
selectCodeEditor("pipeline.sv", 46, 491); // ac
// Elapsed time: 61 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 19 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
// Elapsed time: 48 seconds
selectCodeEditor("pipeline.sv", 287, 231); // ac
selectCodeEditor("pipeline.sv", 432, 220); // ac
selectCodeEditor("pipeline.sv", 345, 223); // ac
// Elapsed time: 39 seconds
selectCodeEditor("pipeline.sv", 904, 134); // ac
// Elapsed time: 13 seconds
selectCodeEditor("pipeline.sv", 610, 406); // ac
// Elapsed time: 16 seconds
selectCodeEditor("pipeline.sv", 253, 251); // ac
selectCodeEditor("pipeline.sv", 682, 306); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectCodeEditor("pipeline.sv", 739, 464); // ac
selectCodeEditor("pipeline.sv", 645, 480); // ac
selectCodeEditor("pipeline.sv", 300, 451); // ac
selectCodeEditor("pipeline.sv", 651, 479); // ac
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectCodeEditor("pipeline.sv", 922, 487); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectCodeEditor("pipeline.sv", 872, 516); // ac
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 10 seconds
selectCodeEditor("pipeline.sv", 190, 508); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 28 seconds
selectCodeEditor("pipeline.sv", 58, 510); // ac
// Elapsed time: 11 seconds
selectCodeEditor("pipeline.sv", 346, 535); // ac
selectCodeEditor("pipeline.sv", 117, 506); // ac
selectCodeEditor("pipeline.sv", 322, 545); // ac
// Elapsed time: 15 seconds
selectCodeEditor("pipeline.sv", 400, 171); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectCodeEditor("pipeline.sv", 123, 195); // ac
selectCodeEditor("pipeline.sv", 321, 181); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectCodeEditor("iexecute.sv", 223, 428); // ac
typeControlKey((HResource) null, "iexecute.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
typeControlKey((HResource) null, "pipeline.sv", 'v'); // ac
selectCodeEditor("pipeline.sv", 150, 247); // ac
selectCodeEditor("pipeline.sv", 146, 247); // ac
selectCodeEditor("pipeline.sv", 259, 224); // ac
selectCodeEditor("pipeline.sv", 376, 253); // ac
selectCodeEditor("pipeline.sv", 451, 282); // ac
selectCodeEditor("pipeline.sv", 374, 311); // ac
selectCodeEditor("pipeline.sv", 465, 356); // ac
selectCodeEditor("pipeline.sv", 456, 346); // ac
selectCodeEditor("pipeline.sv", 150, 275); // ac
selectCodeEditor("pipeline.sv", 138, 326); // ac
selectCodeEditor("pipeline.sv", 142, 366); // ac
// Elapsed time: 12 seconds
selectCodeEditor("pipeline.sv", 213, 402); // ac
selectCodeEditor("pipeline.sv", 224, 421); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectCodeEditor("imemory.sv", 223, 394); // ac
typeControlKey((HResource) null, "imemory.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
typeControlKey((HResource) null, "pipeline.sv", 'v'); // ac
selectCodeEditor("pipeline.sv", 240, 418); // ac
selectCodeEditor("pipeline.sv", 138, 456); // ac
selectCodeEditor("pipeline.sv", 1, 257); // ac
selectCodeEditor("pipeline.sv", 4, 248); // ac
selectCodeEditor("pipeline.sv", 117, 277); // ac
selectCodeEditor("pipeline.sv", 140, 301); // ac
selectCodeEditor("pipeline.sv", 140, 301); // ac
typeControlKey(null, null, 'z');
typeControlKey(null, null, 'z');
selectCodeEditor("pipeline.sv", 254, 410); // ac
selectCodeEditor("pipeline.sv", 142, 329); // ac
selectCodeEditor("pipeline.sv", 143, 359); // ac
selectCodeEditor("pipeline.sv", 144, 391); // ac
selectCodeEditor("pipeline.sv", 355, 273); // ac
selectCodeEditor("pipeline.sv", 377, 308); // ac
selectCodeEditor("pipeline.sv", 294, 382); // ac
selectCodeEditor("pipeline.sv", 347, 326); // ac
selectCodeEditor("pipeline.sv", 301, 371); // ac
selectCodeEditor("pipeline.sv", 353, 390); // ac
// Elapsed time: 11 seconds
selectCodeEditor("pipeline.sv", 342, 469); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectCodeEditor("imemory.sv", 530, 230); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 14 seconds
selectCodeEditor("pipeline.sv", 238, 530); // ac
selectCodeEditor("pipeline.sv", 228, 479); // ac
selectCodeEditor("pipeline.sv", 219, 457); // ac
selectCodeEditor("pipeline.sv", 308, 549); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectCodeEditor("iexecute.sv", 468, 352); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
// Elapsed time: 19 seconds
selectCodeEditor("pipeline.sv", 344, 234); // ac
selectCodeEditor("pipeline.sv", 344, 207); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectCodeEditor("pipeline.sv", 233, 417); // ac
selectCodeEditor("pipeline.sv", 172, 74); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 18 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv)]", 18); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv), dmem : dmem (dmem.sv)]", 19, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv), dmem : dmem (dmem.sv)]", 19, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("dmem.sv", 255, 165); // ac
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
selectButton(PAResourceAtoD.AbstractFileView_CLOSE, (String) null); // j
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
selectCodeEditor("dmem.sv", 326, 126); // ac
selectCodeEditor("dmem.sv", 286, 179); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
selectCodeEditor("dmem.sv", 138, 199); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources]", 27); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1]", 28); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text]", 35); // D
selectCodeEditor("dmem.sv", 253, 220); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "dmem.sv", 3); // o
selectCodeEditor("dmem.sv", 451, 212); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imem.sv", 4); // o
closeView(PAResourceOtoP.PAViews_CODE, "Code"); // E
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2321.012 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 111 MB. Current time: 5/17/23, 4:01:27 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 112 MB. Current time: 5/17/23, 4:01:27 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2324.121 ; gain = 3.109 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.000 ; gain = 25.988 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.000 ; gain = 25.988 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 90 MB. Current time: 5/17/23, 4:01:28 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 2362.680 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2362.680 ; gain = 41.668 
dismissDialog("Reloading"); // bq
// Elapsed time: 10 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 14 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 47 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 3); // o
// Elapsed time: 68 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv)]", 18, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv)]", 18, true, false, false, false, false, true); // D - Double Click - Node
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectCodeEditor("imemory.sv", 178, 568); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2362.680 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 93 MB. Current time: 5/17/23, 4:04:24 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 93 MB. Current time: 5/17/23, 4:04:24 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2362.680 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2377.281 ; gain = 14.602 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2377.281 ; gain = 14.602 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 102 MB. Current time: 5/17/23, 4:04:24 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2392.711 ; gain = 30.031 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 78 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "iwriteback"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 19 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("iwriteback.sv", 160, 478); // ac
// Elapsed time: 18 seconds
selectCodeEditor("iwriteback.sv", 430, 469); // ac
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
selectCodeEditor("iwriteback.sv", 205, 509); // ac
selectCodeEditor("iwriteback.sv", 465, 494); // ac
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
// Elapsed time: 19 seconds
selectCodeEditor("iwriteback.sv", 301, 501); // ac
selectCodeEditor("iwriteback.sv", 364, 478); // ac
selectCodeEditor("iwriteback.sv", 296, 506); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a
dismissDialog("Remove Sources"); // U
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 23, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/aaron/OneDrive/Desktop/Lab4/mux.sv] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  C:/Users/aaron/OneDrive/Desktop/Lab4/mux.sv 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 24, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 22, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 22, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 21, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("iwriteback.sv", 114, 540); // ac
// Elapsed time: 20 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), mux2 : mux2 (mux.sv)]", 15, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), mux2 : mux2 (mux.sv)]", 15, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 22, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 22, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 13, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 13, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 13); // D
// Elapsed time: 12 seconds
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 13); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 8); // D
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 8, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, iwriteback (iwriteback.sv)]", 8, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("iwriteback.sv", 200, 516); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, mux3 (mux.sv)]", 9, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
selectCodeEditor("iwriteback.sv", 180, 516); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
// Elapsed time: 27 seconds
selectCodeEditor("iwriteback.sv", 461, 513); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, pipeline (pipeline.sv)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, pipeline (pipeline.sv)]", 12, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, pipeline (pipeline.sv), imemory : imemory (imemory.sv)]", 16, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("pipeline.sv", 81, 513); // ac
selectCodeEditor("pipeline.sv", 3, 510); // ac
// Elapsed time: 14 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectCodeEditor("pipeline.sv", 3, 500); // ac
// Elapsed time: 19 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ResultW"); // d.c
selectCodeEditor("pipeline.sv", 309, 496); // ac
selectButton(RDIResource.HCodeView_FIND_TEXT_IN_FILE, (String) null); // v: FALSE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectCodeEditor("pipeline.sv", 322, 497); // ac
selectCodeEditor("pipeline.sv", 340, 513); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectCodeEditor("pipeline.sv", 105, 510); // ac
// Elapsed time: 11 seconds
selectCodeEditor("pipeline.sv", 243, 525); // ac
selectCodeEditor("pipeline.sv", 239, 500); // ac
selectCodeEditor("pipeline.sv", 131, 529); // ac
selectCodeEditor("pipeline.sv", 131, 529); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: ERROR: [Synth 8-439] module 'iwriteback' not found [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:124] ERROR: [Synth 8-6156] failed synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
dismissDialog("Reloading"); // bq
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 24 seconds
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
// Elapsed time: 15 seconds
selectCodeEditor("pipeline.sv", 280, 146); // ac
selectCodeEditor("pipeline.sv", 342, 318); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectCodeEditor("iwriteback.sv", 307, 247); // ac
selectCodeEditor("iwriteback.sv", 2, 283); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,131 MB. GUI used memory: 100 MB. Current time: 5/17/23, 4:17:45 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 100 MB. Current time: 5/17/23, 4:17:45 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2392.711 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 106 MB. Current time: 5/17/23, 4:17:46 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1137 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2411.133 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2411.133 ; gain = 18.422 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
selectButton(PAResourceCommand.PACommandNames_ZOOM_IN, "Schematic_zoom_in"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_IN
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectCodeEditor("iwriteback.sv", 210, 447); // ac
selectCodeEditor("iwriteback.sv", 213, 451); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 9); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2411.133 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 103 MB. Current time: 5/17/23, 4:18:35 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 103 MB. Current time: 5/17/23, 4:18:35 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.133 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.133 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2411.133 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 103 MB. Current time: 5/17/23, 4:18:36 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1113 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2426.414 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2426.414 ; gain = 15.281 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
// Elapsed time: 10 seconds
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "Schematic_zoom_fit"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
selectButton(PAResourceCommand.PACommandNames_ZOOM_FIT, "Schematic_zoom_fit"); // B
// Run Command: PAResourceCommand.PACommandNames_ZOOM_FIT
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 5); // o
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic", 1); // o
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 4); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), adder : adder (adder.sv)]", 5, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("iexecute.sv", 3, 298); // ac
typeControlKey((HResource) null, "iexecute.sv", 'c'); // ac
selectCodeEditor("iexecute.sv", 433, 229); // ac
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 13 seconds
selectCodeEditor("pipeline.sv", 222, 221); // ac
selectCodeEditor("pipeline.sv", 140, 283); // ac
selectCodeEditor("pipeline.sv", 248, 157); // ac
// WARNING: HEventQueue.dispatchEvent() is taking  8323134 ms.
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 128 MB. Current time: 5/17/23, 6:41:36 PM PDT
// Elapsed time: 8445 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
// Elapsed time: 13 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 129 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("iexecute.sv", 300, 452); // ac
selectCodeEditor("iexecute.sv", 206, 452); // ac
selectCodeEditor("iexecute.sv", 428, 480); // ac
selectCodeEditor("iexecute.sv", 236, 454); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:53] INFO: [Synth 8-11241] undeclared symbol 'ZeroE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:58] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2426.414 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 106 MB. Current time: 5/17/23, 6:45:20 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 106 MB. Current time: 5/17/23, 6:45:20 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.414 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.414 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 2426.414 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 105 MB. Current time: 5/17/23, 6:45:21 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1059 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2433.660 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2433.660 ; gain = 7.246 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// [GUI Memory]: 190 MB (+1294kb) [03:49:41]
// Elapsed time: 334 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
// Elapsed time: 28 seconds
selectCodeEditor("iexecute.sv", 678, 414); // ac
// Elapsed time: 11 seconds
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "ZeroE"); // d.c
selectCodeEditor("iexecute.sv", 298, 395); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:54] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:61] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2433.660 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,131 MB. GUI used memory: 110 MB. Current time: 5/17/23, 6:52:04 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 110 MB. Current time: 5/17/23, 6:52:04 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.660 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.660 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2433.660 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 113 MB. Current time: 5/17/23, 6:52:05 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1124 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 2453.270 ; gain = 19.609 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 43 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
// Elapsed time: 13 seconds
selectCodeEditor("iexecute.sv", 324, 363); // ac
// Elapsed time: 19 seconds
selectCodeEditor("iexecute.sv", 316, 658); // ac
selectCodeEditor("iexecute.sv", 433, 442); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 21 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectCodeEditor("iexecute.sv", 549, 509); // ac
selectCodeEditor("iexecute.sv", 1073, 779); // ac
selectButton(PAResourceCommand.PACommandNames_ADD_SOURCES, "Sources_add_sources"); // B
// Run Command: PAResourceCommand.PACommandNames_ADD_SOURCES
selectButton("NEXT", "Next >"); // JButton
selectButton(PAResourceQtoS.SrcChooserPanel_CREATE_FILE, "Create File"); // a
selectComboBox(PAResourceAtoD.CreateSrcFileDialog_FILE_TYPE, "SystemVerilog", 2); // bc
// Elapsed time: 18 seconds
setText(PAResourceAtoD.CreateSrcFileDialog_FILE_NAME, "PCSE"); // Q
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Create Source File"); // m
selectButton("FINISH", "Finish"); // JButton
// 'f' command handler elapsed time: 25 seconds
dismissDialog("Add Sources"); // c
// Tcl Message: close [ open C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv w ] 
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: add_files C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
selectButton("OptionPane.button", "Yes"); // JButton
dismissDialog("Define Module"); // p
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, PCSE (PCSE.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, PCSE (PCSE.sv)]", 7, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("PCSE.sv", 179, 686); // ac
selectCodeEditor("PCSE.sv", 477, 655); // ac
selectCodeEditor("PCSE.sv", 238, 701); // ac
selectCodeEditor("PCSE.sv", 232, 686); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 6); // o
selectCodeEditor("iexecute.sv", 682, 456); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
// Elapsed time: 14 seconds
selectCodeEditor("PCSE.sv", 485, 676); // ac
selectCodeEditor("PCSE.sv", 563, 686); // ac
selectCodeEditor("PCSE.sv", 193, 688); // ac
selectCodeEditor("PCSE.sv", 271, 687); // ac
selectCodeEditor("PCSE.sv", 320, 722); // ac
selectCodeEditor("PCSE.sv", 294, 710); // ac
selectCodeEditor("PCSE.sv", 256, 709); // ac
selectCodeEditor("PCSE.sv", 363, 709); // ac
selectCodeEditor("PCSE.sv", 230, 737); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
// [GUI Memory]: 200 MB (+494kb) [03:59:57]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectCodeEditor("PCSE.sv", 220, 775); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectCodeEditor("PCSE.sv", 338, 769); // ac
selectCodeEditor("PCSE.sv", 44, 771); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectCodeEditor("iexecute.sv", 1, 483); // ac
typeControlKey((HResource) null, "iexecute.sv", 'c'); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
typeControlKey((HResource) null, "PCSE.sv", 'v'); // ac
selectCodeEditor("PCSE.sv", 1, 805); // ac
selectCodeEditor("PCSE.sv", 1, 833); // ac
selectCodeEditor("PCSE.sv", 38, 737); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
// Elapsed time: 11 seconds
selectCodeEditor("iexecute.sv", 636, 624); // ac
selectCodeEditor("iexecute.sv", 1001, 771); // ac
// Elapsed time: 12 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectCodeEditor("iexecute.sv", 127, 798); // ac
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectCodeEditor("iexecute.sv", 578, 773); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("iexecute.sv", 511, 725); // ac
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: update_compile_order -fileset sources_1 
selectCodeEditor("iexecute.sv", 410, 714); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:54] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:61] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FAIL
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: RTL Elaboration failed 
// Tcl Message: refresh_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors. 
// CommandFailedException: ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.  
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
// Elapsed time: 18 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 10); // o
selectCodeEditor("PCSE.sv", 297, 593); // ac
selectCodeEditor("PCSE.sv", 294, 628); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:54] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:61] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 138 MB. Current time: 5/17/23, 6:58:57 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 139 MB. Current time: 5/17/23, 6:58:57 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2453.270 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 127 MB. Current time: 5/17/23, 6:58:58 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1126 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2459.125 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 2459.125 ; gain = 5.855 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 43 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 3); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("pipeline.sv", 240, 254); // ac
selectCodeEditor("pipeline.sv", 378, 255); // ac
selectCodeEditor("pipeline.sv", 141, 274); // ac
selectCodeEditor("pipeline.sv", 407, 402); // ac
selectCodeEditor("pipeline.sv", 491, 394); // ac
selectCodeEditor("pipeline.sv", 624, 393); // ac
selectCodeEditor("pipeline.sv", 718, 410); // ac
selectCodeEditor("pipeline.sv", 716, 406); // ac
selectCodeEditor("pipeline.sv", 711, 395); // ac
selectCodeEditor("pipeline.sv", 771, 402); // ac
selectCodeEditor("pipeline.sv", 84, 478); // ac
selectCodeEditor("pipeline.sv", 89, 511); // ac
// Elapsed time: 10 seconds
selectCodeEditor("pipeline.sv", 142, 679); // ac
selectCodeEditor("pipeline.sv", 140, 716); // ac
selectCodeEditor("pipeline.sv", 45, 740); // ac
selectCodeEditor("pipeline.sv", 142, 741); // ac
selectCodeEditor("pipeline.sv", 455, 577); // ac
selectCodeEditor("pipeline.sv", 563, 562); // ac
selectCodeEditor("pipeline.sv", 624, 580); // ac
selectCodeEditor("pipeline.sv", 621, 573); // ac
setText(RDIResource.HCodeEditor_SEARCH_TEXT_COMBO_BOX, "TB_"); // d.c
selectCodeEditor("pipeline.sv", 220, 42); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:54] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:61] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'PCTargetE' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:29] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2459.125 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,131 MB. GUI used memory: 120 MB. Current time: 5/17/23, 7:01:12 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 119 MB. Current time: 5/17/23, 7:01:12 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.125 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.125 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2459.125 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 118 MB. Current time: 5/17/23, 7:01:13 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1148 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2471.914 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2471.914 ; gain = 12.789 
// Elapsed time: 10 seconds
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 23 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 8); // o
// Elapsed time: 17 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 8); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iwriteback.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "imemory.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mux.sv", 5); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 3); // o
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, pipeline (pipeline.sv)]", 7, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, pipeline (pipeline.sv)]", 7, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 13 seconds
selectCodeEditor("pipeline.sv", 275, 500); // ac
selectCodeEditor("pipeline.sv", 193, 285); // ac
selectCodeEditor("pipeline.sv", 283, 269); // ac
// Elapsed time: 13 seconds
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
selectButton("OptionPane.button", "OK"); // JButton
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PCSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:54] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:61] INFO: [Synth 8-11241] undeclared symbol 'PcSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:80] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2471.914 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 124 MB. Current time: 5/17/23, 7:03:39 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 124 MB. Current time: 5/17/23, 7:03:39 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2471.914 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2471.914 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2471.914 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 132 MB. Current time: 5/17/23, 7:03:40 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2477.191 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2477.191 ; gain = 5.277 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
// Elapsed time: 22 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 8); // o
// Elapsed time: 25 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, data-1.txt]", 12, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, data-1.txt]", 12, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(PAResourceCommand.PACommandNames_SRC_ENABLE, "Enable File"); // ao
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files C:/Users/aaron/OneDrive/Downloads/data-1.txt] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 C:/Users/aaron/OneDrive/Downloads/data-1.txt 
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvtest.txt]", 14, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvcode.txt]", 12, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvtest.txt]", 13, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvtest.txt]", 13, false, false, false, false, true, false); // D - Popup Trigger
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvtest.txt]", 13, false, false, false, false, true, false); // D - Popup Trigger
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceQtoS.SrcMenu_IP_HIERARCHY, "IP Hierarchy"); // al
selectMenu(PAResourceCommand.PACommandNames_AUTO_UPDATE_HIER, "Hierarchy Update"); // al
selectMenuItem(RDIResourceCommand.RDICommands_DELETE, "Remove File from Project..."); // ao
// Run Command: RDIResourceCommand.RDICommands_DELETE
selectButton(RDIResource.BaseDialog_OK, "OK"); // a
dismissDialog("Remove Sources"); // U
// Tcl Message: export_ip_user_files -of_objects  [get_files {{C:/Users/aaron/OneDrive/Desktop/IF stage files/riscvtest.txt}}] -no_script -reset -force -quiet 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: remove_files  -fileset sim_1 {{C:/Users/aaron/OneDrive/Desktop/IF stage files/riscvtest.txt}} 
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), if_id1 : if_id (if_id.sv)]", 7, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), if_id1 : if_id (if_id.sv)]", 7, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv), imem1 : imem (imem.sv)]", 6, false, false, false, false, false, true); // D - Double Click
selectCodeEditor("imem.sv", 344, 835); // ac
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvcode.txt]", 22, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Simulation Sources, sim_1, Text, riscvcode.txt]", 22, false, false, false, false, false, true); // D - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), ifetch1 : ifetch (ifetch.sv)]", 2, true, false, false, false, false, true); // D - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 4, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("iexecute.sv", 3, 445); // ac
selectCodeEditor("iexecute.sv", 4, 480); // ac
selectCodeEditor("iexecute.sv", 1, 484); // ac
selectCodeEditor("iexecute.sv", 2, 510); // ac
selectCodeEditor("iexecute.sv", 9, 454); // ac
// Elapsed time: 11 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), PCSE : PCSE (PCSE.sv)]", 9, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv), PCSE : PCSE (PCSE.sv)]", 9, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 8); // o
// Elapsed time: 16 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 3); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "mem_WB.sv", 4); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 8); // o
// [GUI Memory]: 211 MB (+1018kb) [04:10:37]
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 9); // o
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'Rdw', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:55] INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] INFO: [Synth 8-11241] undeclared symbol 'PcSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:80] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2477.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 130 MB. Current time: 5/17/23, 7:06:51 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 130 MB. Current time: 5/17/23, 7:06:51 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2477.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 182 MB. Current time: 5/17/23, 7:06:52 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1318 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2490.453 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2490.453 ; gain = 13.262 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 2); // o
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
selectTab((HResource) null, "PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 1, false, true); // o - Double Click
maximizeView(PAResourceOtoP.PAViews_BASE_WORKSPACE, "BaseWorkspace"); // D
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
unMinimizeFrame(PAResourceOtoP.PAViews_SOURCES, "Sources"); // R
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 33 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Project Summary", 0); // o
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 100 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv)]", 1); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv)]", 3, true, false, false, false, false, true); // D - Double Click - Node
// Elapsed time: 25 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "iexecute.sv", 7); // o
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv)]", 14); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv), mem_WB : mem_WB (mem_WB.sv)]", 16, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), imemory : imemory (imemory.sv), mem_WB : mem_WB (mem_WB.sv)]", 16, false, false, false, false, false, true); // D - Double Click
// Elapsed time: 11 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 13); // o
// Elapsed time: 49 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 14); // o
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv), regfile : regfile (regfile.sv)]", 5, false); // D
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), idecode : idecode (idecode.sv), regfile : regfile (regfile.sv)]", 5, false, false, false, false, false, true); // D - Double Click
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 14); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "regfile.sv", 15); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 14); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "regfile.sv", 15); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 14); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "regfile.sv", 15); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "idecode.sv", 14); // o
selectCodeEditor("idecode.sv", 895, 1065); // ac
// [GUI Memory]: 221 MB (+1kb) [04:16:30]
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] INFO: [Synth 8-11241] undeclared symbol 'PcSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:80] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2490.453 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 139 MB. Current time: 5/17/23, 7:12:49 PM PDT
// Engine heap size: 2,131 MB. GUI used memory: 139 MB. Current time: 5/17/23, 7:12:49 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.453 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.453 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2490.453 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 137 MB. Current time: 5/17/23, 7:12:50 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2495.191 ; gain = 4.738 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 16, false); // f
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
// Elapsed time: 34 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 8, true); // D - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, pipeline (pipeline.sv), iexecute : iexecute (iexecute.sv)]", 8, true, false, false, false, false, true); // D - Double Click - Node
selectCodeEditor("iexecute.sv", 241, 596); // ac
selectCodeEditor("iexecute.sv", 452, 1146); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// TclEventType: ELABORATE_START
// Tcl Message: refresh_design 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] INFO: [Synth 8-11241] undeclared symbol 'PcSrcE', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:80] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:14:08 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 154 MB. Current time: 5/17/23, 7:14:08 PM PDT
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 152 MB. Current time: 5/17/23, 7:14:09 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// WARNING: HEventQueue.dispatchEvent() is taking  1293 ms.
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 2495.191 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2504.496 ; gain = 9.305 
dismissDialog("Reloading"); // bq
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 16); // o
// Elapsed time: 20 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 1); // o
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "pipeline.sv", 6); // o
selectCodeEditor("pipeline.sv", 1025, 660); // ac
selectButton(RDIResourceCommand.RDICommands_SAVE_FILE, (String) null); // B
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectButton(PAResourceOtoP.ProjectTab_RELOAD, "Reload"); // g
// Tcl Message: refresh_design 
// TclEventType: ELABORATE_START
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170] INFO: [Synth 8-11241] undeclared symbol 'zero', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:30] 
// Tcl Message: INFO: [Synth 8-11241] undeclared symbol 'PcPlus4M', assumed default net type 'wire' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:60] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RegWriteW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:43] 
// Tcl Message: INFO: [Synth 8-6826] previous declaration of 'RdW' is from here [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:45] 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2504.496 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: ELABORATE_FINISH
// TclEventType: DESIGN_REFRESH
// Engine heap size: 2,131 MB. GUI used memory: 152 MB. Current time: 5/17/23, 7:15:07 PM PDT
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 152 MB. Current time: 5/17/23, 7:15:07 PM PDT
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'pipeline' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'ifetch' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:2] INFO: [Synth 8-251] Time	 PCF	 PCD	 InstrF		 InstrD		 PCPlus4D [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/ifetch.sv:30] INFO: [Synth 8-6157] synthesizing module 'mux2' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'mux2' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6157] synthesizing module 'flopr' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] 
// Tcl Message: 	Parameter WIDTH bound to: 32 - type: integer  
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'flopr' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/flopr.sv:1] INFO: [Synth 8-6157] synthesizing module 'adder' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/adder.sv:1] INFO: [Synth 8-6157] synthesizing module 'imem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imem.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/controller.sv:1] INFO: [Synth 8-6157] synthesizing module 'regfile' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] INFO: [Synth 8-6155] done synthesizing module 'regfile' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/Lab4/regfile.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'idecode' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/idecode.sv:23] INFO: [Synth 8-6157] synthesizing module 'iexecute' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mux2__parameterized0' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] INFO: [Synth 8-6155] done synthesizing module 'mux2__parameterized0' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:16] INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/alu.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'EX_mem' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] INFO: [Synth 8-6155] done synthesizing module 'EX_mem' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/EX_mem.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'PCSE' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'PCSE' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/PCSE.sv:23] INFO: [Synth 8-6155] done synthesizing module 'iexecute' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iexecute.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'imemory' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] INFO: [Synth 8-6157] synthesizing module 'dmem' [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'dmem' (0#1) [C:/Users/aaron/OneDrive/Desktop/Lab4/dmem.sv:1] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'mem_WB' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] INFO: [Synth 8-6155] done synthesizing module 'mem_WB' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/mem_WB.sv:23] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'imemory' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/imemory.sv:23] 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'iwriteback' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6157] synthesizing module 'mux3' [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] INFO: [Synth 8-6155] done synthesizing module 'mux3' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/mux.sv:9] 
// Tcl Message: INFO: [Synth 8-6155] done synthesizing module 'iwriteback' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/new/iwriteback.sv:23] INFO: [Synth 8-6155] done synthesizing module 'pipeline' (0#1) [C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.srcs/sources_1/imports/Desktop/IF stage files/pipeline.sv:2] 
// Tcl Message: 	1: Unable to determine number of words or word size in RAM.  	2: No valid read/write found for RAM.  RAM dissolved into registers 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2504.496 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2504.496 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2504.496 ; gain = 0.000 
// Tcl Message: --------------------------------------------------------------------------------- 
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_REFRESH
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 161 MB. Current time: 5/17/23, 7:15:08 PM PDT
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2519.398 ; gain = 0.000 
// Tcl Message: INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Completed Processing XDC Constraints  
// Tcl Message: refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2519.398 ; gain = 14.902 
dismissDialog("Reloading"); // bq
// [GUI Memory]: 233 MB (+22kb) [04:19:07]
selectButton(PAResourceAtoD.CmdMsgDialog_OK, "OK"); // f
dismissDialog("Critical Messages"); // F
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (3)", 16); // o
// Elapsed time: 57 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
selectMenuItem(PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL, "Run Behavioral Simulation"); // ao
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_RUN_BEHAVIORAL
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a
dismissDialog("Save Project"); // W.d
// TclEventType: DG_GRAPH_STALE
// TclEventType: DESIGN_STALE
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// TclEventType: FILE_SET_CHANGE
// TclEventType: LAUNCH_SIM
// Tcl Message: launch_simulation 
// Tcl Message: Command: launch_simulation  
// Tcl Message: INFO: [Vivado 12-12493] Simulation top is 'pipeline' 
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim' INFO: [SIM-utils-51] Simulation object is 'sim_1' INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2022.2/tps/boost_1_72_0' 
// Tcl Message: INFO: [SIM-utils-54] Inspecting design source files for 'pipeline' in fileset 'sim_1'... INFO: [SIM-utils-43] Exported 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim/riscvcode.txt' INFO: [SIM-utils-43] Exported 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim/data-1.txt' INFO: [USF-XSim-97] Finding global include files... INFO: [USF-XSim-98] Fetching design files from 'sim_1'... INFO: [USF-XSim-2] XSim::Compile design 
// Tcl Message: INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim' 
// Tcl Message: "xvlog --incr --relax -L uvm -prj pipeline_vlog.prj" 
// TclEventType: LAUNCH_SIM_LOG
// Tcl Message: INFO: [USF-XSim-69] 'compile' step finished in '3' seconds INFO: [USF-XSim-3] XSim::Elaborate design INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim' 
// Tcl Message: "xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot pipeline_behav xil_defaultlib.pipeline xil_defaultlib.glbl -log elaborate.log" 
// TclEventType: LAUNCH_SIM
// TclEventType: LOAD_FEATURE
// Tcl Message: Built simulation snapshot pipeline_behav 
// Tcl Message: run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2519.398 ; gain = 0.000 
// Tcl Message: INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds INFO: [USF-XSim-4] XSim::Simulate design INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aaron/OneDrive/Desktop/projectLab5/projectLab5.sim/sim_1/behav/xsim' INFO: [USF-XSim-98] *** Running xsim 
// Tcl Message:    with args "pipeline_behav -key {Behavioral:sim_1:Functional:pipeline} -tclbatch {pipeline.tcl} -log {simulate.log}" 
// Tcl Message: INFO: [USF-XSim-8] Loading simulator feature 
// TclEventType: SIMULATION_CREATE_SIMULATION_OBJECT
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Tcl Message: Time resolution is 1 ps 
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// Elapsed time: 15 seconds
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_OPEN_WCFG
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 185 MB. Current time: 5/17/23, 7:16:31 PM PDT
// Tcl Message: source pipeline.tcl 
// Tcl Message: # set curr_wave [current_wave_config] # if { [string length $curr_wave] == 0 } { #   if { [llength [get_objects]] > 0} { #     add_wave / #     set_property needs_save false [current_wave_config] #   } else { #      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console." #   } # } 
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: WAVEFORM_DELAYED_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_TITLE
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_OBJECT_TREE_RESTORED
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: SIMULATION_CURRENT_SCOPE_CHANGED
// TclEventType: SIMULATION_CURRENT_STACK_CHANGED
// TclEventType: SIMULATION_UPDATE_STACK_FRAMES
// TclEventType: SIMULATION_CURRENT_STACK_FRAME_CHANGED
// TclEventType: SIMULATION_UPDATE_LOCALS
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_STOPPED
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// Tcl Message: # run 1000ns 
// Tcl Message: INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_behav' loaded. INFO: [USF-XSim-97] XSim simulation ran for 1000ns 
// Tcl Message: launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 2582.555 ; gain = 63.156 
// 'd' command handler elapsed time: 18 seconds
dismissDialog("Run Simulation"); // e
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Untitled 1", 13); // o
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 185 MB. Current time: 5/17/23, 7:16:39 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 185 MB. Current time: 5/17/23, 7:16:39 PM PDT
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 185 MB. Current time: 5/17/23, 7:16:39 PM PDT
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 202 MB. Current time: 5/17/23, 7:16:43 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:43 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(RDIResource.WaveformView_GOTO_LAST_TIME, "Waveform Viewer_RunAll"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:50 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // B
// Run Command: PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL
// TclEventType: SIMULATION_UPDATE_SIMULATION_STATE
// TclEventType: SIMULATION_CLEAR_CURRENT_LINE
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:55 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 204 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:57 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:57 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 187 MB. Current time: 5/17/23, 7:16:57 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 197 MB. Current time: 5/17/23, 7:16:59 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 231 MB. Current time: 5/17/23, 7:16:59 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 199 MB. Current time: 5/17/23, 7:16:59 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 201 MB. Current time: 5/17/23, 7:16:59 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 199 MB. Current time: 5/17/23, 7:16:59 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1322 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// [GUI Memory]: 265 MB (+21745kb) [04:20:58]
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 212 MB. Current time: 5/17/23, 7:17:01 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 221 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 235 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:03 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 224 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 231 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:04 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 210 MB. Current time: 5/17/23, 7:17:05 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// [GUI Memory]: 279 MB (+961kb) [04:21:03]
// [GUI Memory]: 295 MB (+2259kb) [04:21:04]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 232 MB. Current time: 5/17/23, 7:17:07 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1252 ms.
// Elapsed time: 16 seconds
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 232 MB. Current time: 5/17/23, 7:17:09 PM PDT
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:11 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:13 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 228 MB. Current time: 5/17/23, 7:17:14 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1088 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 214 MB. Current time: 5/17/23, 7:17:18 PM PDT
selectButton(PAResourceCommand.PACommandNames_SIMULATION_LIVE_RUN_ALL, "simulation_live_run_all"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 225 MB. Current time: 5/17/23, 7:17:21 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1092 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 229 MB. Current time: 5/17/23, 7:17:23 PM PDT
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:25 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 240 MB. Current time: 5/17/23, 7:17:28 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// [GUI Memory]: 313 MB (+2907kb) [04:21:26]
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1570 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 230 MB. Current time: 5/17/23, 7:17:32 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Elapsed time: 15 seconds
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:34 PM PDT
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectButton(RDIResource.GraphicalView_ZOOM_FIT, "Waveform Viewer_zoom_fit"); // B
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 234 MB. Current time: 5/17/23, 7:17:36 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1132 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// [GUI Memory]: 333 MB (+4322kb) [04:21:36]
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 215 MB. Current time: 5/17/23, 7:17:40 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 223 MB. Current time: 5/17/23, 7:17:43 PM PDT
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1195 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 231 MB. Current time: 5/17/23, 7:17:47 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 217 MB. Current time: 5/17/23, 7:17:50 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1211 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 301 MB. Current time: 5/17/23, 7:17:52 PM PDT
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 231 MB. Current time: 5/17/23, 7:17:54 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 216 MB. Current time: 5/17/23, 7:17:56 PM PDT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 245 MB. Current time: 5/17/23, 7:17:58 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1140 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HOptionPane Warning: 'A background task is running. Please wait until it completes and try again. (Background Task)'
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Elapsed time: 20 seconds
selectButton("OptionPane.button", "OK"); // JButton
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 250 MB. Current time: 5/17/23, 7:18:02 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// HMemoryUtils.trashcanNow. Engine heap size: 2,131 MB. GUI used memory: 223 MB. Current time: 5/17/23, 7:18:05 PM PDT
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation, Run Simulation]", 10, false); // f
expandTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9); // f
collapseTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Simulation]", 9); // f
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1112 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "PCSE.sv", 7); // o
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "ifetch.sv", 0); // o
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// [GUI Memory]: 350 MB (+817kb) [04:22:10]
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1599 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1372 ms.
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: SIMULATION_UPDATE_SCOPE_TREE
// TclEventType: SIMULATION_UPDATE_STACKS
// TclEventType: SIMULATION_UPDATE_OBJECT_TREE
// TclEventType: SIMULATION_UPDATE_PROTOCOL_INSTANCE_TREE
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// HMemoryUtils.trashcanNow. Engine heap size: 2,194 MB. GUI used memory: 235 MB. Current time: 5/17/23, 7:18:23 PM PDT
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// Elapsed time: 12 seconds
selectTab((HResource) null, (HResource) null, "Messages", 1); // aa
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// TclEventType: WAVEFORM_UPDATE_WAVEFORM
// TclEventType: WAVEFORM_UPDATE_COMMANDS
// TclEventType: WAVEFORM_MOVE_CURSOR
// TclEventType: SIMULATION_UPDATE_LATEST_TIME
// TclEventType: WAVEFORM_MODEL_EVENT
// WARNING: HEventQueue.dispatchEvent() is taking  1530 ms.
