

================================================================
== Vitis HLS Report for 'dilation'
================================================================
* Date:           Thu Nov  5 11:58:37 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        dilation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.950 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |                                        |                                       |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
        |                Instance                |                 Module                |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
        +----------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+
        |xfdilate_1080_1920_3_9_1_0_1921_3_3_U0  |xfdilate_1080_1920_3_9_1_0_1921_3_3_s  |  2086087|  2086087| 20.861 ms | 20.861 ms |  2086087|  2086087|   none  |
        |Loop_loop_height_proc6_U0               |Loop_loop_height_proc6                 |        ?|        ?|          ?|          ?|        ?|        ?|   none  |
        |Loop_loop_height_proc57_U0              |Loop_loop_height_proc57                |  2077921|  2077921| 20.779 ms | 20.779 ms |  2077921|  2077921|   none  |
        |Loop_VITIS_LOOP_267_1_proc_U0           |Loop_VITIS_LOOP_267_1_proc             |       11|       11|  0.110 us |  0.110 us |       11|       11|   none  |
        +----------------------------------------+---------------------------------------+---------+---------+-----------+-----------+---------+---------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        6|     -|     326|     126|    -|
|Instance         |        9|     -|    3027|    6423|    -|
|Memory           |        0|     -|      12|       6|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       15|     0|    3368|    6598|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        5|     0|       1|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |                Instance                |                 Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Loop_VITIS_LOOP_267_1_proc_U0           |Loop_VITIS_LOOP_267_1_proc             |        0|   0|    12|   110|    0|
    |Loop_loop_height_proc57_U0              |Loop_loop_height_proc57                |        0|   0|    46|   203|    0|
    |Loop_loop_height_proc6_U0               |Loop_loop_height_proc6                 |        0|   0|   125|   341|    0|
    |xfdilate_1080_1920_3_9_1_0_1921_3_3_U0  |xfdilate_1080_1920_3_9_1_0_1921_3_3_s  |        9|   0|  2844|  5769|    0|
    +----------------------------------------+---------------------------------------+---------+----+------+------+-----+
    |Total                                   |                                       |        9|   0|  3027|  6423|    0|
    +----------------------------------------+---------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |  Module  | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |kernel_0_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    |kernel_1_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    |kernel_2_U  |kernel_0  |        0|  4|   2|    0|     3|    1|     1|            3|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |          |        0| 12|   6|    0|     9|    3|     3|            9|
    +------------+----------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +----------------+---------+-----+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |rgb_dst_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    |rgb_src_data_U  |        3|  163|   0|    -|  1920|   24|    46080|
    +----------------+---------+-----+----+-----+------+-----+---------+
    |Total           |        6|  326|   0|    0|  3840|   48|    92160|
    +----------------+---------+-----+----+-----+------+-----+---------+

    * Expression: 
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_VITIS_LOOP_267_1_proc_U0_ap_continue        |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_0                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_1                         |    and   |   0|  0|   2|           1|           1|
    |ap_channel_done_kernel_2                         |    and   |   0|  0|   2|           1|           1|
    |xfdilate_1080_1920_3_9_1_0_1921_3_3_U0_ap_start  |    and   |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_0                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_1                   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_channel_write_kernel_2                   |    or    |   0|  0|   2|           1|           1|
    +-------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                            |          |   0|  0|  16|           8|           8|
    +-------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_kernel_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_kernel_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_kernel_2  |   9|          2|    1|          2|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               |  27|          6|    3|          6|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+---+----+-----+-----------+
    |                Name                | FF| LUT| Bits| Const Bits|
    +------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_kernel_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_kernel_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_kernel_2  |  1|   0|    1|          0|
    +------------------------------------+---+----+-----+-----------+
    |Total                               |  3|   0|    3|          0|
    +------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+--------------+--------------+--------------+
|  RTL Ports | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------+-----+-----+--------------+--------------+--------------+
|ap_clk      |  in |    1| ap_ctrl_none |   dilation   | return value |
|ap_rst_n    |  in |    1| ap_ctrl_none |   dilation   | return value |
|src_TDATA   |  in |   24|     axis     | src_V_data_V |    pointer   |
|src_TKEEP   |  in |    3|     axis     | src_V_keep_V |    pointer   |
|src_TSTRB   |  in |    3|     axis     | src_V_strb_V |    pointer   |
|src_TUSER   |  in |    1|     axis     | src_V_user_V |    pointer   |
|src_TLAST   |  in |    1|     axis     | src_V_last_V |    pointer   |
|src_TID     |  in |    1|     axis     |  src_V_id_V  |    pointer   |
|src_TDEST   |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TVALID  |  in |    1|     axis     | src_V_dest_V |    pointer   |
|src_TREADY  | out |    1|     axis     | src_V_dest_V |    pointer   |
|dst_TDATA   | out |   24|     axis     | dst_V_data_V |    pointer   |
|dst_TKEEP   | out |    3|     axis     | dst_V_keep_V |    pointer   |
|dst_TSTRB   | out |    3|     axis     | dst_V_strb_V |    pointer   |
|dst_TUSER   | out |    1|     axis     | dst_V_user_V |    pointer   |
|dst_TLAST   | out |    1|     axis     | dst_V_last_V |    pointer   |
|dst_TID     | out |    1|     axis     |  dst_V_id_V  |    pointer   |
|dst_TDEST   | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TVALID  | out |    1|     axis     | dst_V_dest_V |    pointer   |
|dst_TREADY  |  in |    1|     axis     | dst_V_dest_V |    pointer   |
+------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 8, States = { 1 2 3 4 5 6 7 8 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.79>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rgb_src_data = alloca i64" [source/dilation.cpp:260]   --->   Operation 9 'alloca' 'rgb_src_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%rgb_dst_data = alloca i64" [source/dilation.cpp:262]   --->   Operation 10 'alloca' 'rgb_dst_data' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 18 'FIFO' <Latency = 0> <II = 1> <Delay = 1.94> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 1920> <FIFO>
ST_1 : Operation 11 [1/1] (0.79ns)   --->   "%kernel_0 = alloca i64" [source/dilation.cpp:264]   --->   Operation 11 'alloca' 'kernel_0' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 12 [1/1] (0.79ns)   --->   "%kernel_1 = alloca i64" [source/dilation.cpp:264]   --->   Operation 12 'alloca' 'kernel_1' <Predicate = true> <Delay = 0.79>
ST_1 : Operation 13 [1/1] (0.79ns)   --->   "%kernel_2 = alloca i64" [source/dilation.cpp:264]   --->   Operation 13 'alloca' 'kernel_2' <Predicate = true> <Delay = 0.79>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_267_1_proc, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2"   --->   Operation 14 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc6, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %rgb_src_data"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_VITIS_LOOP_267_1_proc, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc6, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, i24 %rgb_src_data"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln276 = call void @xfdilate<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>, i24 %rgb_src_data, i24 %rgb_dst_data, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2, void %call_ln0, void %call_ln0, void %call_ln0" [source/dilation.cpp:276]   --->   Operation 18 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 19 [1/2] (0.00ns)   --->   "%call_ln276 = call void @xfdilate<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>, i24 %rgb_src_data, i24 %rgb_dst_data, i1 %kernel_0, i1 %kernel_1, i1 %kernel_2, void %call_ln0, void %call_ln0, void %call_ln0" [source/dilation.cpp:276]   --->   Operation 19 'call' 'call_ln276' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc57, i24 %rgb_dst_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln276, void %call_ln276"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 21 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Loop_loop_height_proc57, i24 %rgb_dst_data, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void %call_ln276, void %call_ln276"   --->   Operation 21 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 22 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32, i32, void @empty_1"   --->   Operation 22 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3"   --->   Operation 23 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32, void @empty_4, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %src_V_data_V, i3 %src_V_keep_V, i3 %src_V_strb_V, i1 %src_V_user_V, i1 %src_V_last_V, i1 %src_V_id_V, i1 %src_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 26 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %src_V_data_V"   --->   Operation 26 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_keep_V"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %src_V_strb_V"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_user_V"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_last_V"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_id_V"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %src_V_dest_V"   --->   Operation 32 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %dst_V_data_V, i3 %dst_V_keep_V, i3 %dst_V_strb_V, i1 %dst_V_user_V, i1 %dst_V_last_V, i1 %dst_V_id_V, i1 %dst_V_dest_V, void @empty, i32, i32, void @empty_0, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i24 %dst_V_data_V"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_keep_V"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i3 %dst_V_strb_V"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_user_V"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_last_V"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_id_V"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dst_V_dest_V"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 41 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @rgb_src_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %rgb_src_data, i24 %rgb_src_data"   --->   Operation 41 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_src_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 43 [1/1] (0.00ns)   --->   "%empty_49 = specchannel i32 @_ssdm_op_SpecChannel, void @rgb_dst_OC_data_str, i32, void @p_str, void @p_str, i32, i32, i24 %rgb_dst_data, i24 %rgb_dst_data"   --->   Operation 43 'specchannel' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %rgb_dst_data, void @empty_2, i32, i32, void @empty_1, i32, i32, void @empty_1, void @empty_1, void @empty_1, i32, i32, i32, i32, void @empty_1, void @empty_1"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln280 = ret" [source/dilation.cpp:280]   --->   Operation 45 'ret' 'ret_ln280' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ src_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ src_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ dst_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rgb_src_data             (alloca              ) [ 001111111]
rgb_dst_data             (alloca              ) [ 001111111]
kernel_0                 (alloca              ) [ 001111000]
kernel_1                 (alloca              ) [ 001111000]
kernel_2                 (alloca              ) [ 001111000]
call_ln0                 (call                ) [ 000000000]
call_ln0                 (call                ) [ 000000000]
call_ln276               (call                ) [ 000000000]
call_ln0                 (call                ) [ 000000000]
specdataflowpipeline_ln0 (specdataflowpipeline) [ 000000000]
spectopmodule_ln0        (spectopmodule       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
specbitsmap_ln0          (specbitsmap         ) [ 000000000]
empty                    (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
empty_49                 (specchannel         ) [ 000000000]
specinterface_ln0        (specinterface       ) [ 000000000]
ret_ln280                (ret                 ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="src_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="src_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="src_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="src_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="src_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dst_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dst_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dst_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dst_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dst_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="dst_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="dst_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_VITIS_LOOP_267_1_proc"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc6"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xfdilate<1080, 1920, 3, 9, 1, 0, 1921, 3, 3>"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_loop_height_proc57"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_src_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="rgb_dst_OC_data_str"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="rgb_src_data_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb_src_data/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="rgb_dst_data_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="rgb_dst_data/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="kernel_0_alloca_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="kernel_1_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="kernel_2_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kernel_2/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="grp_xfdilate_1080_1920_3_9_1_0_1921_3_3_s_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="0" slack="0"/>
<pin id="98" dir="0" index="1" bw="24" slack="3"/>
<pin id="99" dir="0" index="2" bw="24" slack="3"/>
<pin id="100" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="101" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="102" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="103" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln276/4 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_Loop_loop_height_proc6_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="0" slack="0"/>
<pin id="107" dir="0" index="1" bw="24" slack="0"/>
<pin id="108" dir="0" index="2" bw="3" slack="0"/>
<pin id="109" dir="0" index="3" bw="3" slack="0"/>
<pin id="110" dir="0" index="4" bw="1" slack="0"/>
<pin id="111" dir="0" index="5" bw="1" slack="0"/>
<pin id="112" dir="0" index="6" bw="1" slack="0"/>
<pin id="113" dir="0" index="7" bw="1" slack="0"/>
<pin id="114" dir="0" index="8" bw="24" slack="1"/>
<pin id="115" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_Loop_loop_height_proc57_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="5"/>
<pin id="127" dir="0" index="2" bw="24" slack="0"/>
<pin id="128" dir="0" index="3" bw="3" slack="0"/>
<pin id="129" dir="0" index="4" bw="3" slack="0"/>
<pin id="130" dir="0" index="5" bw="1" slack="0"/>
<pin id="131" dir="0" index="6" bw="1" slack="0"/>
<pin id="132" dir="0" index="7" bw="1" slack="0"/>
<pin id="133" dir="0" index="8" bw="1" slack="0"/>
<pin id="134" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_Loop_VITIS_LOOP_267_1_proc_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="0" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="147" dir="0" index="3" bw="1" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="rgb_src_data_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="1"/>
<pin id="152" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="rgb_src_data "/>
</bind>
</comp>

<comp id="156" class="1005" name="rgb_dst_data_reg_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="24" slack="3"/>
<pin id="158" dir="1" index="1" bw="24" slack="3"/>
</pin_list>
<bind>
<opset="rgb_dst_data "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="28" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="28" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="28" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="116"><net_src comp="32" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="119"><net_src comp="4" pin="0"/><net_sink comp="105" pin=3"/></net>

<net id="120"><net_src comp="6" pin="0"/><net_sink comp="105" pin=4"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="105" pin=5"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="105" pin=6"/></net>

<net id="123"><net_src comp="12" pin="0"/><net_sink comp="105" pin=7"/></net>

<net id="135"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="124" pin=4"/></net>

<net id="139"><net_src comp="20" pin="0"/><net_sink comp="124" pin=5"/></net>

<net id="140"><net_src comp="22" pin="0"/><net_sink comp="124" pin=6"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="124" pin=7"/></net>

<net id="142"><net_src comp="26" pin="0"/><net_sink comp="124" pin=8"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="76" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="154"><net_src comp="150" pin="1"/><net_sink comp="105" pin=8"/></net>

<net id="155"><net_src comp="150" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="159"><net_src comp="80" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="160"><net_src comp="156" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="161"><net_src comp="156" pin="1"/><net_sink comp="124" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst_V_data_V | {6 7 }
	Port: dst_V_keep_V | {6 7 }
	Port: dst_V_strb_V | {6 7 }
	Port: dst_V_user_V | {6 7 }
	Port: dst_V_last_V | {6 7 }
	Port: dst_V_id_V | {6 7 }
	Port: dst_V_dest_V | {6 7 }
 - Input state : 
	Port: dilation : src_V_data_V | {2 3 }
	Port: dilation : src_V_keep_V | {2 3 }
	Port: dilation : src_V_strb_V | {2 3 }
	Port: dilation : src_V_user_V | {2 3 }
	Port: dilation : src_V_last_V | {2 3 }
	Port: dilation : src_V_id_V | {2 3 }
	Port: dilation : src_V_dest_V | {2 3 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|---------|---------|
| Operation|                 Functional Unit                 |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|          | grp_xfdilate_1080_1920_3_9_1_0_1921_3_3_s_fu_96 |    9    | 21.6212 |   571   |   3275  |
|   call   |        grp_Loop_loop_height_proc6_fu_105        |    0    |  0.755  |   246   |   164   |
|          |        grp_Loop_loop_height_proc57_fu_124       |    0    | 3.44975 |    73   |   111   |
|          |      grp_Loop_VITIS_LOOP_267_1_proc_fu_143      |    0    |    0    |    16   |    51   |
|----------|-------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                 |    9    |  25.826 |   906   |   3601  |
|----------|-------------------------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|kernel_0|    0   |    4   |    2   |
|kernel_1|    0   |    4   |    2   |
|kernel_2|    0   |    4   |    2   |
+--------+--------+--------+--------+
|  Total |    0   |   12   |    6   |
+--------+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|rgb_dst_data_reg_156|   24   |
|rgb_src_data_reg_150|   24   |
+--------------------+--------+
|        Total       |   48   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    9   |   25   |   906  |  3601  |
|   Memory  |    0   |    -   |   12   |    6   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   48   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |   25   |   966  |  3607  |
+-----------+--------+--------+--------+--------+
