<profile>
    <ReportVersion>
        <Version>2024.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu9eg-ffvb1156-2-e</Part>
        <TopModelName>IDST7</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>144</Best-caseLatency>
            <Average-caseLatency>10892</Average-caseLatency>
            <Worst-caseLatency>50316</Worst-caseLatency>
            <Best-caseRealTimeLatency>1.440 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.503 ms</Worst-caseRealTimeLatency>
            <Interval-min>145</Interval-min>
            <Interval-max>50317</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_259_1>
                <Slack>7.30</Slack>
                <TripCount>
                    <range>
                        <min>1</min>
                        <max>1024</max>
                    </range>
                </TripCount>
                <Latency>
                    <range>
                        <min>4</min>
                        <max>50176</max>
                    </range>
                </Latency>
                <AbsoluteTimeLatency>
                    <range>
                        <min>40</min>
                        <max>501760</max>
                    </range>
                </AbsoluteTimeLatency>
                <IterationLatency>
                    <range>
                        <min>4</min>
                        <max>49</max>
                    </range>
                </IterationLatency>
                <InstanceList/>
            </VITIS_LOOP_259_1>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>src/IDST7.cpp:244</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_259_1>
                    <Name>VITIS_LOOP_259_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:259</SourceLocation>
                </VITIS_LOOP_259_1>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>58</BRAM_18K>
            <DSP>112</DSP>
            <FF>13016</FF>
            <LUT>19231</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>1824</BRAM_18K>
            <DSP>2520</DSP>
            <FF>548160</FF>
            <LUT>274080</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>7</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>IDST7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>IDST7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>IDST7</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>IDST7</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_IDST7B8_fu_650</InstName>
                    <ModuleName>IDST7B8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>650</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_IDST7B8_Pipeline_VITIS_LOOP_21_1_fu_158</InstName>
                            <ModuleName>IDST7B8_Pipeline_VITIS_LOOP_21_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>158</ID>
                            <BindInstances>icmp50_fu_450_p2 cmp_i_i_6_fu_456_p2 cmp_i_i_5_fu_462_p2 cmp_i_i_4_fu_468_p2 icmp47_fu_474_p2 cmp_i_i_2_fu_480_p2 icmp_fu_486_p2 cmp_i_i_fu_492_p2 icmp_ln21_fu_506_p2 add_ln21_fu_512_p2 mul_7ns_32s_32_1_1_U1 sum_1_fu_544_p3 mul_8s_32s_32_1_1_U2 sum_2_fu_556_p2 sum_3_fu_562_p3 mul_8s_32s_32_1_1_U3 sum_4_fu_574_p2 sum_5_fu_590_p3 mul_8s_32s_32_1_1_U4 sum_6_fu_595_p2 sum_7_fu_600_p3 mul_8s_32s_32_1_1_U5 sum_8_fu_607_p2 sum_9_fu_612_p3 mul_8s_32s_32_1_1_U6 sum_10_fu_623_p2 sum_11_fu_629_p3 mul_8s_32s_32_1_1_U7 sum_12_fu_640_p2 sum_13_fu_646_p3 mul_8s_32s_32_1_1_U8 sum_14_fu_657_p2 sum_15_fu_661_p3 add_ln34_fu_671_p2 shl_ln34_fu_676_p2 ashr_ln34_fu_681_p2 scaled_fu_694_p3 icmp_ln8_fu_701_p2 icmp_ln9_fu_706_p2 select_ln9_fu_711_p3 select_ln8_fu_718_p3 p_ZL7idst7_8_0_U p_ZL7idst7_8_1_U p_ZL7idst7_8_2_U p_ZL7idst7_8_3_U p_ZL7idst7_8_4_U p_ZL7idst7_8_5_U p_ZL7idst7_8_6_U p_ZL7idst7_8_7_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln17_fu_227_p2 sub_ln17_fu_245_p2 rndFactor_fu_251_p2 rndFactor_1_fu_257_p2 rndFactor_2_fu_263_p3 cutoff_fu_272_p2 sub_i_i_i_i_fu_288_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_IDST7B16_fu_690</InstName>
                    <ModuleName>IDST7B16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>690</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_IDST7B16_Pipeline_VITIS_LOOP_47_1_fu_258</InstName>
                            <ModuleName>IDST7B16_Pipeline_VITIS_LOOP_47_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>258</ID>
                            <BindInstances>icmp101_fu_780_p2 cmp_i_i_14_fu_786_p2 cmp_i_i_13_fu_792_p2 cmp_i_i_12_fu_798_p2 cmp_i_i_11_fu_804_p2 cmp_i_i_10_fu_810_p2 cmp_i_i_9_fu_816_p2 cmp_i_i_8_fu_822_p2 icmp98_fu_828_p2 cmp_i_i_6_fu_834_p2 cmp_i_i_5_fu_840_p2 cmp_i_i_4_fu_846_p2 icmp95_fu_852_p2 cmp_i_i_2_fu_858_p2 icmp_fu_864_p2 cmp_i_i_fu_870_p2 icmp_ln47_fu_884_p2 add_ln47_fu_890_p2 mul_7ns_32s_32_1_1_U65 sum_79_fu_919_p3 mul_8s_32s_32_1_1_U66 sum_80_fu_931_p2 sum_81_fu_937_p3 mul_8s_32s_32_1_1_U67 sum_82_fu_949_p2 sum_83_fu_965_p3 mul_8s_32s_32_1_1_U68 sum_84_fu_970_p2 sum_85_fu_975_p3 mul_8s_32s_32_1_1_U69 sum_86_fu_982_p2 sum_87_fu_987_p3 mul_8s_32s_32_1_1_U70 sum_88_fu_999_p2 sum_89_fu_1005_p3 mul_8s_32s_32_1_1_U71 sum_90_fu_1017_p2 sum_91_fu_1023_p3 mul_8s_32s_32_1_1_U72 sum_92_fu_1040_p2 sum_93_fu_1044_p3 mul_8s_32s_32_1_1_U73 sum_94_fu_1050_p2 sum_95_fu_1055_p3 mul_8s_32s_32_1_1_U74 sum_96_fu_1066_p2 sum_97_fu_1072_p3 mul_8s_32s_32_1_1_U75 sum_98_fu_1083_p2 sum_99_fu_1089_p3 mul_8s_32s_32_1_1_U76 sum_100_fu_1104_p2 sum_101_fu_1108_p3 mul_8s_32s_32_1_1_U77 sum_102_fu_1114_p2 sum_103_fu_1119_p3 mul_8s_32s_32_1_1_U78 sum_104_fu_1130_p2 sum_105_fu_1136_p3 mul_8s_32s_32_1_1_U79 sum_106_fu_1147_p2 sum_107_fu_1153_p3 mul_8s_32s_32_1_1_U80 sum_108_fu_1164_p2 sum_109_fu_1168_p3 add_ln61_fu_1178_p2 shl_ln61_fu_1183_p2 ashr_ln61_fu_1188_p2 scaled_fu_1201_p3 icmp_ln8_fu_1208_p2 icmp_ln9_fu_1213_p2 select_ln9_fu_1218_p3 select_ln8_fu_1225_p3 p_ZL8idst7_16_0_U p_ZL8idst7_16_1_U p_ZL8idst7_16_2_U p_ZL8idst7_16_3_U p_ZL8idst7_16_4_U p_ZL8idst7_16_5_U p_ZL8idst7_16_6_U p_ZL8idst7_16_7_U p_ZL8idst7_16_8_U p_ZL8idst7_16_9_U p_ZL8idst7_16_10_U p_ZL8idst7_16_11_U p_ZL8idst7_16_12_U p_ZL8idst7_16_13_U p_ZL8idst7_16_14_U p_ZL8idst7_16_15_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln43_fu_376_p2 sub_ln43_fu_394_p2 rndFactor_fu_400_p2 rndFactor_5_fu_406_p2 rndFactor_6_fu_412_p3 cutoff_fu_421_p2 sub_i_i_i_i_fu_437_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_IDST7B32_fu_762</InstName>
                    <ModuleName>IDST7B32</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>762</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_IDST7B32_Pipeline_VITIS_LOOP_73_1_fu_332</InstName>
                            <ModuleName>IDST7B32_Pipeline_VITIS_LOOP_73_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>332</ID>
                            <BindInstances>icmp200_fu_1310_p2 cmp_i_i_30_fu_1316_p2 cmp_i_i_29_fu_1322_p2 cmp_i_i_28_fu_1328_p2 cmp_i_i_27_fu_1334_p2 cmp_i_i_26_fu_1340_p2 cmp_i_i_25_fu_1346_p2 cmp_i_i_24_fu_1352_p2 cmp_i_i_23_fu_1358_p2 cmp_i_i_22_fu_1364_p2 cmp_i_i_21_fu_1370_p2 cmp_i_i_20_fu_1376_p2 cmp_i_i_19_fu_1382_p2 cmp_i_i_18_fu_1388_p2 cmp_i_i_17_fu_1394_p2 cmp_i_i_16_fu_1400_p2 icmp197_fu_1406_p2 cmp_i_i_14_fu_1412_p2 cmp_i_i_13_fu_1418_p2 cmp_i_i_12_fu_1424_p2 cmp_i_i_11_fu_1430_p2 cmp_i_i_10_fu_1436_p2 cmp_i_i_9_fu_1442_p2 cmp_i_i_8_fu_1448_p2 icmp194_fu_1454_p2 cmp_i_i_6_fu_1460_p2 cmp_i_i_5_fu_1466_p2 cmp_i_i_4_fu_1472_p2 icmp191_fu_1478_p2 cmp_i_i_2_fu_1484_p2 icmp_fu_1490_p2 cmp_i_i_fu_1496_p2 icmp_ln73_fu_1510_p2 add_ln73_fu_1516_p2 mul_7ns_32s_32_1_1_U176 sum_16_fu_1545_p3 mul_8s_32s_32_1_1_U177 sum_17_fu_1557_p2 sum_18_fu_1563_p3 mul_8s_32s_32_1_1_U178 sum_19_fu_1575_p2 sum_20_fu_1591_p3 mul_8s_32s_32_1_1_U179 sum_21_fu_1596_p2 sum_22_fu_1601_p3 mul_8s_32s_32_1_1_U180 sum_23_fu_1608_p2 sum_24_fu_1613_p3 mul_8s_32s_32_1_1_U181 sum_25_fu_1625_p2 sum_26_fu_1631_p3 mul_8s_32s_32_1_1_U182 sum_27_fu_1643_p2 sum_28_fu_1649_p3 mul_8s_32s_32_1_1_U183 sum_29_fu_1666_p2 sum_30_fu_1670_p3 mul_8s_32s_32_1_1_U184 sum_31_fu_1676_p2 sum_32_fu_1681_p3 mul_8s_32s_32_1_1_U185 sum_33_fu_1693_p2 sum_34_fu_1699_p3 mul_8s_32s_32_1_1_U186 sum_35_fu_1711_p2 sum_36_fu_1717_p3 mul_8s_32s_32_1_1_U187 sum_37_fu_1734_p2 sum_38_fu_1738_p3 mul_8s_32s_32_1_1_U188 sum_39_fu_1744_p2 sum_40_fu_1749_p3 mul_8s_32s_32_1_1_U189 sum_41_fu_1761_p2 sum_42_fu_1767_p3 mul_8s_32s_32_1_1_U190 sum_43_fu_1779_p2 sum_44_fu_1785_p3 mul_8s_32s_32_1_1_U191 sum_45_fu_1802_p2 sum_46_fu_1806_p3 mul_8s_32s_32_1_1_U192 sum_47_fu_1812_p2 sum_48_fu_1817_p3 mul_8s_32s_32_1_1_U193 sum_49_fu_1829_p2 sum_50_fu_1835_p3 mul_8s_32s_32_1_1_U194 sum_51_fu_1847_p2 sum_52_fu_1853_p3 mul_8s_32s_32_1_1_U195 sum_53_fu_1870_p2 sum_54_fu_1874_p3 mul_8s_32s_32_1_1_U196 sum_55_fu_1880_p2 sum_56_fu_1885_p3 mul_8s_32s_32_1_1_U197 sum_57_fu_1897_p2 sum_58_fu_1903_p3 mul_8s_32s_32_1_1_U198 sum_59_fu_1915_p2 sum_60_fu_1921_p3 mul_8s_32s_32_1_1_U199 sum_61_fu_1938_p2 sum_62_fu_1942_p3 mul_8s_32s_32_1_1_U200 sum_63_fu_1948_p2 sum_64_fu_1953_p3 mul_8s_32s_32_1_1_U201 sum_65_fu_1964_p2 sum_66_fu_1970_p3 mul_8s_32s_32_1_1_U202 sum_67_fu_1981_p2 sum_68_fu_1987_p3 mul_8s_32s_32_1_1_U203 sum_69_fu_2002_p2 sum_70_fu_2006_p3 mul_8s_32s_32_1_1_U204 sum_71_fu_2012_p2 sum_72_fu_2017_p3 mul_8s_32s_32_1_1_U205 sum_73_fu_2028_p2 sum_74_fu_2034_p3 mul_8s_32s_32_1_1_U206 sum_75_fu_2045_p2 sum_76_fu_2051_p3 mul_8s_32s_32_1_1_U207 sum_77_fu_2062_p2 sum_78_fu_2066_p3 add_ln87_fu_2076_p2 shl_ln87_fu_2081_p2 ashr_ln87_fu_2086_p2 scaled_fu_2099_p3 icmp_ln8_fu_2106_p2 icmp_ln9_fu_2111_p2 select_ln9_fu_2116_p3 select_ln8_fu_2123_p3 p_ZL8idst7_32_0_U p_ZL8idst7_32_1_U p_ZL8idst7_32_2_U p_ZL8idst7_32_3_U p_ZL8idst7_32_4_U p_ZL8idst7_32_5_U p_ZL8idst7_32_6_U p_ZL8idst7_32_7_U p_ZL8idst7_32_8_U p_ZL8idst7_32_9_U p_ZL8idst7_32_10_U p_ZL8idst7_32_11_U p_ZL8idst7_32_12_U p_ZL8idst7_32_13_U p_ZL8idst7_32_14_U p_ZL8idst7_32_15_U p_ZL8idst7_32_16_U p_ZL8idst7_32_17_U p_ZL8idst7_32_18_U p_ZL8idst7_32_19_U p_ZL8idst7_32_20_U p_ZL8idst7_32_21_U p_ZL8idst7_32_22_U p_ZL8idst7_32_23_U p_ZL8idst7_32_24_U p_ZL8idst7_32_25_U p_ZL8idst7_32_26_U p_ZL8idst7_32_27_U p_ZL8idst7_32_28_U p_ZL8idst7_32_29_U p_ZL8idst7_32_30_U p_ZL8idst7_32_31_U</BindInstances>
                        </Instance>
                    </InstancesList>
                    <BindInstances>add_ln70_fu_517_p2 sub_ln70_fu_535_p2 rndFactor_fu_541_p2 rndFactor_3_fu_547_p2 rndFactor_4_fu_553_p3 cutoff_fu_562_p2 sub_i_i_i_i_fu_578_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>icmp_ln259_fu_1122_p2 sub_i_i_i_fu_1183_p2 sub_i_i_i811_i_fu_1193_p2 rnd_factor_fu_1199_p2 rnd_factor_1_fu_1205_p2 sub_i_i_i520_i_fu_1211_p2 empty_188_fu_1142_p3 icmp_ln259_1_fu_1242_p2 add_ln259_fu_1247_p2 rnd_factor_2_fu_1260_p3 c_fu_1269_p2 c_1_fu_1275_p2 c_2_fu_1281_p2 add_ln106_fu_1434_p2 shl_ln106_fu_1470_p2 ashr_ln106_fu_1475_p2 x_fu_1488_p3 icmp_ln8_fu_1496_p2 icmp_ln9_fu_1501_p2 select_ln9_fu_1506_p3 select_ln8_fu_1513_p3 sub_ln107_fu_1556_p2 shl_ln107_fu_1578_p2 ashr_ln107_fu_1583_p2 x_1_fu_1596_p3 icmp_ln8_1_fu_1604_p2 icmp_ln9_1_fu_1609_p2 select_ln9_1_fu_1614_p3 select_ln8_1_fu_1621_p3 sub_ln108_fu_1636_p2 add_ln108_fu_1650_p2 sub_ln108_1_fu_1680_p2 shl_ln108_fu_1702_p2 ashr_ln108_fu_1707_p2 x_2_fu_1720_p3 icmp_ln8_2_fu_1728_p2 icmp_ln9_2_fu_1733_p2 select_ln9_2_fu_1738_p3 select_ln8_2_fu_1745_p3 sub_ln109_fu_1796_p2 shl_ln109_fu_1818_p2 ashr_ln109_fu_1823_p2 x_3_fu_1836_p3 icmp_ln8_3_fu_1844_p2 icmp_ln9_3_fu_1849_p2 select_ln9_3_fu_1854_p3 select_ln8_3_fu_1861_p3 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>IDST7B8_Pipeline_VITIS_LOOP_21_1</Name>
            <Loops>
                <VITIS_LOOP_21_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>12</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.120 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.120 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.120 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>9</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_21_1>
                        <Name>VITIS_LOOP_21_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <Latency>10</Latency>
                        <AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_21_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:21~src/IDST7.cpp:114</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_21_1>
                            <Name>VITIS_LOOP_21_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/IDST7.cpp:21~src/IDST7.cpp:114</SourceLocation>
                        </VITIS_LOOP_21_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>462</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1523</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp50_fu_450_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_6_fu_456_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_5_fu_462_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_4_fu_468_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp47_fu_474_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_2_fu_480_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_fu_486_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_fu_492_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln21_fu_506_p2" SOURCE="src/IDST7.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln21_fu_512_p2" SOURCE="src/IDST7.cpp:21" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_32s_32_1_1_U1" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_1_fu_544_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_2_fu_556_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_3_fu_562_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_4_fu_574_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_5_fu_590_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U4" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_6_fu_595_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_7_fu_600_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U5" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_8_fu_607_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_9_fu_612_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U6" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_10_fu_623_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_11_fu_629_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U7" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_12_fu_640_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_13_fu_646_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U8" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln30_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_14_fu_657_p2" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_15_fu_661_p3" SOURCE="src/IDST7.cpp:30" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln34_fu_671_p2" SOURCE="src/IDST7.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln34" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln34_fu_676_p2" SOURCE="src/IDST7.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln34_fu_681_p2" SOURCE="src/IDST7.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="scaled_fu_694_p3" SOURCE="src/IDST7.cpp:34" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_fu_701_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_fu_706_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_711_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_21_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_718_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_0_U" SOURCE="" STORAGESIZE="7 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_1_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_2_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_3_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_4_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_5_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_6_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL7idst7_8_7_U" SOURCE="" STORAGESIZE="8 8 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL7idst7_8_7" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7B8</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13</Best-caseLatency>
                    <Average-caseLatency>13</Average-caseLatency>
                    <Worst-caseLatency>13</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.130 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.130 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.130 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:113</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>16</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>908</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1990</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln17_fu_227_p2" SOURCE="src/IDST7.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln17_fu_245_p2" SOURCE="src/IDST7.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="rndFactor_fu_251_p2" SOURCE="src/IDST7.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="rndFactor_1_fu_257_p2" SOURCE="src/IDST7.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="rndFactor_2_fu_263_p3" SOURCE="src/IDST7.cpp:17" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cutoff_fu_272_p2" SOURCE="src/IDST7.cpp:18" STORAGESUBTYPE="" URAM="0" VARIABLE="cutoff" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i_i_fu_288_p2" SOURCE="src/IDST7.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7B16_Pipeline_VITIS_LOOP_47_1</Name>
            <Loops>
                <VITIS_LOOP_47_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>22</Best-caseLatency>
                    <Average-caseLatency>22</Average-caseLatency>
                    <Worst-caseLatency>22</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.220 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.220 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.220 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_47_1>
                        <Name>VITIS_LOOP_47_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <Latency>20</Latency>
                        <AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>6</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_47_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:47~src/IDST7.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_47_1>
                            <Name>VITIS_LOOP_47_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/IDST7.cpp:47~src/IDST7.cpp:118</SourceLocation>
                        </VITIS_LOOP_47_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>793</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2584</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp101_fu_780_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_14_fu_786_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_13_fu_792_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_12_fu_798_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_11_fu_804_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_10_fu_810_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_9_fu_816_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_8_fu_822_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp98_fu_828_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_6_fu_834_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_5_fu_840_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_4_fu_846_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp95_fu_852_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_2_fu_858_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_fu_864_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_fu_870_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln47_fu_884_p2" SOURCE="src/IDST7.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_890_p2" SOURCE="src/IDST7.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_32s_32_1_1_U65" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_79_fu_919_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U66" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_80_fu_931_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_81_fu_937_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U67" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_82_fu_949_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_82" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_83_fu_965_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U68" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_84_fu_970_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_85_fu_975_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U69" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_86_fu_982_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_87_fu_987_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U70" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_88_fu_999_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_88" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_89_fu_1005_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U71" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_90_fu_1017_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_90" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_91_fu_1023_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U72" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_92_fu_1040_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_93_fu_1044_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U73" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_94_fu_1050_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_95_fu_1055_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U74" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_96_fu_1066_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_96" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_97_fu_1072_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U75" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_98_fu_1083_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_99_fu_1089_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U76" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_100_fu_1104_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_101_fu_1108_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U77" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_102_fu_1114_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_102" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_103_fu_1119_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U78" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_104_fu_1130_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_104" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_105_fu_1136_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U79" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_106_fu_1147_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_107_fu_1153_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U80" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln57_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_108_fu_1164_p2" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_109_fu_1168_p3" SOURCE="src/IDST7.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_1178_p2" SOURCE="src/IDST7.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln61_fu_1183_p2" SOURCE="src/IDST7.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln61_fu_1188_p2" SOURCE="src/IDST7.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="scaled_fu_1201_p3" SOURCE="src/IDST7.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_fu_1208_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_fu_1213_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_1218_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_47_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_1225_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_0_U" SOURCE="" STORAGESIZE="7 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_1_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_2_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_3_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_4_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_5_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_6_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_7_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_8_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_9_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_10_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_11_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_12_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_13_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_14_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_16_15_U" SOURCE="" STORAGESIZE="8 16 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_16_15" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7B16</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>23</Best-caseLatency>
                    <Average-caseLatency>23</Average-caseLatency>
                    <Worst-caseLatency>23</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.230 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.230 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.230 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>23</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:117</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>32</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>1523</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3123</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln43_fu_376_p2" SOURCE="src/IDST7.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln43_fu_394_p2" SOURCE="src/IDST7.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="rndFactor_fu_400_p2" SOURCE="src/IDST7.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="rndFactor_5_fu_406_p2" SOURCE="src/IDST7.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="rndFactor_6_fu_412_p3" SOURCE="src/IDST7.cpp:43" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cutoff_fu_421_p2" SOURCE="src/IDST7.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="cutoff" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i_i_fu_437_p2" SOURCE="src/IDST7.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7B32_Pipeline_VITIS_LOOP_73_1</Name>
            <Loops>
                <VITIS_LOOP_73_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42</Best-caseLatency>
                    <Average-caseLatency>42</Average-caseLatency>
                    <Worst-caseLatency>42</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.420 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.420 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.420 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>33</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_73_1>
                        <Name>VITIS_LOOP_73_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>32</TripCount>
                        <Latency>40</Latency>
                        <AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>10</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_73_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:73~src/IDST7.cpp:164</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_73_1>
                            <Name>VITIS_LOOP_73_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/IDST7.cpp:73~src/IDST7.cpp:164</SourceLocation>
                        </VITIS_LOOP_73_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>1428</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4789</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp200_fu_1310_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_30_fu_1316_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_29_fu_1322_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_28_fu_1328_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_27_fu_1334_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_26_fu_1340_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_25_fu_1346_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_24_fu_1352_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_23_fu_1358_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_22_fu_1364_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_21_fu_1370_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_20_fu_1376_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_19_fu_1382_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_18_fu_1388_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_17_fu_1394_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_16_fu_1400_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp197_fu_1406_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_14_fu_1412_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_13_fu_1418_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_12_fu_1424_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_11_fu_1430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_10_fu_1436_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_9_fu_1442_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_8_fu_1448_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp194_fu_1454_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_6_fu_1460_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_5_fu_1466_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_4_fu_1472_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp191_fu_1478_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp191" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_2_fu_1484_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_fu_1490_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="cmp_i_i_fu_1496_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="cmp_i_i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln73_fu_1510_p2" SOURCE="src/IDST7.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln73_fu_1516_p2" SOURCE="src/IDST7.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_7ns_32s_32_1_1_U176" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_16_fu_1545_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U177" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_17_fu_1557_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_18_fu_1563_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U178" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_19_fu_1575_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_20_fu_1591_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U179" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_21_fu_1596_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_22_fu_1601_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U180" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_23_fu_1608_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_24_fu_1613_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U181" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_25_fu_1625_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_26_fu_1631_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U182" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_27_fu_1643_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_28_fu_1649_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U183" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_29_fu_1666_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_30_fu_1670_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U184" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_31_fu_1676_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_32_fu_1681_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U185" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_33_fu_1693_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_34_fu_1699_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U186" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_35_fu_1711_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_36_fu_1717_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U187" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_37_fu_1734_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_38_fu_1738_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U188" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_39_fu_1744_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_40_fu_1749_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U189" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_41_fu_1761_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_42_fu_1767_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U190" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_43_fu_1779_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_44_fu_1785_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U191" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_45_fu_1802_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_46_fu_1806_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U192" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_47_fu_1812_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_48_fu_1817_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U193" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_49_fu_1829_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_50_fu_1835_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U194" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_51_fu_1847_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_52_fu_1853_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U195" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_53_fu_1870_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_54_fu_1874_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U196" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_55_fu_1880_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_56_fu_1885_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U197" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_57_fu_1897_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_58_fu_1903_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U198" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_59_fu_1915_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_60_fu_1921_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U199" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_61_fu_1938_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_62_fu_1942_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U200" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_63_fu_1948_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_63" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_64_fu_1953_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U201" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_65_fu_1964_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_66_fu_1970_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U202" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_67_fu_1981_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_68_fu_1987_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U203" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_69_fu_2002_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_69" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_70_fu_2006_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U204" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_71_fu_2012_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_72_fu_2017_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U205" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_73_fu_2028_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_74_fu_2034_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U206" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_75_fu_2045_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_75" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_76_fu_2051_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_32s_32_1_1_U207" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln83_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_77_fu_2062_p2" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_77" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="sum_78_fu_2066_p3" SOURCE="src/IDST7.cpp:83" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_2076_p2" SOURCE="src/IDST7.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln87_fu_2081_p2" SOURCE="src/IDST7.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln87_fu_2086_p2" SOURCE="src/IDST7.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="scaled_fu_2099_p3" SOURCE="src/IDST7.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="scaled" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_fu_2106_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_fu_2111_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_2116_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_73_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_2123_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_0_U" SOURCE="" STORAGESIZE="7 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_0" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_1_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_2_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_3_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_4_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_5_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_6_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_7_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_8_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_9_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_10_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_11_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_12_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_13_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_14_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_15_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_16_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_17_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_18_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_19_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_20_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_21_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_22_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_23_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_24_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_25_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_26_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_27_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_28_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_29_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_30_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_30" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage rom_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="rom_1p" PRAGMA="" RTLNAME="p_ZL8idst7_32_31_U" SOURCE="" STORAGESIZE="8 32 1" STORAGESUBTYPE="" STORAGEUSAGE="rom_1p" URAM="0" VARIABLE="p_ZL8idst7_32_31" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7B32</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.027</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>43</Best-caseLatency>
                    <Average-caseLatency>43</Average-caseLatency>
                    <Worst-caseLatency>43</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.430 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.430 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.430 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>43</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:162</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>64</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>2</UTIL_DSP>
                    <FF>2697</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>5472</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln70_fu_517_p2" SOURCE="src/IDST7.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln70_fu_535_p2" SOURCE="src/IDST7.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln70" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="rndFactor_fu_541_p2" SOURCE="src/IDST7.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="rndFactor_3_fu_547_p2" SOURCE="src/IDST7.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="rndFactor_4_fu_553_p3" SOURCE="src/IDST7.cpp:70" STORAGESUBTYPE="" URAM="0" VARIABLE="rndFactor_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="cutoff_fu_562_p2" SOURCE="src/IDST7.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="cutoff" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i_i_fu_578_p2" SOURCE="src/IDST7.cpp:162" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i_i" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>IDST7</Name>
            <Loops>
                <VITIS_LOOP_259_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>144</Best-caseLatency>
                    <Average-caseLatency>10892</Average-caseLatency>
                    <Worst-caseLatency>50316</Worst-caseLatency>
                    <Best-caseRealTimeLatency>1.440 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.109 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.503 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>145 ~ 50317</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_259_1>
                        <Name>VITIS_LOOP_259_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>
                            <range>
                                <min>1</min>
                                <max>1024</max>
                            </range>
                        </TripCount>
                        <Latency>4 ~ 50176</Latency>
                        <AbsoluteTimeLatency>40.000 ns ~ 0.502 ms</AbsoluteTimeLatency>
                        <IterationLatency>
                            <range>
                                <min>4</min>
                                <max>49</max>
                            </range>
                        </IterationLatency>
                        <PipelineDepth>4 ~ 49</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <InstanceList>
                            <Instance>grp_IDST7B8_fu_650</Instance>
                            <Instance>grp_IDST7B16_fu_690</Instance>
                            <Instance>grp_IDST7B32_fu_762</Instance>
                        </InstanceList>
                    </VITIS_LOOP_259_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>src/IDST7.cpp:244</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_259_1>
                            <Name>VITIS_LOOP_259_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>src/IDST7.cpp:259</SourceLocation>
                        </VITIS_LOOP_259_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>58</BRAM_18K>
                    <AVAIL_BRAM>1824</AVAIL_BRAM>
                    <UTIL_BRAM>3</UTIL_BRAM>
                    <DSP>112</DSP>
                    <AVAIL_DSP>2520</AVAIL_DSP>
                    <UTIL_DSP>4</UTIL_DSP>
                    <FF>13016</FF>
                    <AVAIL_FF>548160</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>19231</LUT>
                    <AVAIL_LUT>274080</AVAIL_LUT>
                    <UTIL_LUT>7</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln259_fu_1122_p2" SOURCE="src/IDST7.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="sub_i_i_i_fu_1183_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i811_i_fu_1193_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i811_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op lshr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="lshr" PRAGMA="" RTLNAME="rnd_factor_fu_1199_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="rnd_factor" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="" OPTYPE="shl" PRAGMA="" RTLNAME="rnd_factor_1_fu_1205_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="rnd_factor_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_i_i_i520_i_fu_1211_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_i_i_i520_i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="" OPTYPE="select" PRAGMA="" RTLNAME="empty_188_fu_1142_p3" SOURCE="src/IDST7.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln259_1_fu_1242_p2" SOURCE="src/IDST7.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln259_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln259_fu_1247_p2" SOURCE="src/IDST7.cpp:259" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln259" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="rnd_factor_2_fu_1260_p3" SOURCE="src/IDST7.cpp:94" STORAGESUBTYPE="" URAM="0" VARIABLE="rnd_factor_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="c_fu_1269_p2" SOURCE="src/IDST7.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="c" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="c_1_fu_1275_p2" SOURCE="src/IDST7.cpp:102" STORAGESUBTYPE="" URAM="0" VARIABLE="c_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="sub" PRAGMA="" RTLNAME="c_2_fu_1281_p2" SOURCE="src/IDST7.cpp:103" STORAGESUBTYPE="" URAM="0" VARIABLE="c_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln106_fu_1434_p2" SOURCE="src/IDST7.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln106" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln106_fu_1470_p2" SOURCE="src/IDST7.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln106_fu_1475_p2" SOURCE="src/IDST7.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="x_fu_1488_p3" SOURCE="src/IDST7.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="x" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_fu_1496_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_fu_1501_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_fu_1506_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_fu_1513_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln107_fu_1556_p2" SOURCE="src/IDST7.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln107_fu_1578_p2" SOURCE="src/IDST7.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln107_fu_1583_p2" SOURCE="src/IDST7.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="x_1_fu_1596_p3" SOURCE="src/IDST7.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="x_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_1_fu_1604_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_1_fu_1609_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_1_fu_1614_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_1_fu_1621_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_fu_1636_p2" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln108_fu_1650_p2" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln108_1_fu_1680_p2" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln108_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln108_fu_1702_p2" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln108_fu_1707_p2" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="x_2_fu_1720_p3" SOURCE="src/IDST7.cpp:108" STORAGESUBTYPE="" URAM="0" VARIABLE="x_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_2_fu_1728_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_2_fu_1733_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_2_fu_1738_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_2_fu_1745_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln109_fu_1796_p2" SOURCE="src/IDST7.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln109" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op shl" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln109_fu_1818_p2" SOURCE="src/IDST7.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="shl_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op ashr" DSP="0" ID="" IMPL="auto_pipe" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln109_fu_1823_p2" SOURCE="src/IDST7.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="ashr_ln109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="x_3_fu_1836_p3" SOURCE="src/IDST7.cpp:109" STORAGESUBTYPE="" URAM="0" VARIABLE="x_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setlt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setlt" PRAGMA="" RTLNAME="icmp_ln8_3_fu_1844_p2" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln9_3_fu_1849_p2" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln9_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln9_3_fu_1854_p3" SOURCE="src/IDST7.cpp:9" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln9_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_259_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln8_3_fu_1861_p3" SOURCE="src/IDST7.cpp:8" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln8_3" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="29" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export format="xo"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="in" index="0" direction="in" srcType="ap_int&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="in_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="out" index="1" direction="out" srcType="ap_int&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="out_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="block_size" index="2" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="block_size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="sIn" index="3" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="sIn" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="4" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="shift" index="5" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="shift" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="oMin" index="6" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="oMin" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="oMax" index="7" direction="in" srcType="ap_int&lt;32&gt;" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="oMax" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="7" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="in_r_1" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 31 to 0 of in_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="in_r_2" access="W" description="Data signal of in_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="in_r" access="W" description="Bit 63 to 32 of in_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="out_r_1" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 31 to 0 of out_r"/>
                    </fields>
                </register>
                <register offset="0x20" name="out_r_2" access="W" description="Data signal of out_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="out_r" access="W" description="Bit 63 to 32 of out_r"/>
                    </fields>
                </register>
                <register offset="0x28" name="block_size" access="W" description="Data signal of block_size" range="32">
                    <fields>
                        <field offset="0" width="32" name="block_size" access="W" description="Bit 31 to 0 of block_size"/>
                    </fields>
                </register>
                <register offset="0x30" name="sIn" access="W" description="Data signal of sIn" range="32">
                    <fields>
                        <field offset="0" width="32" name="sIn" access="W" description="Bit 31 to 0 of sIn"/>
                    </fields>
                </register>
                <register offset="0x38" name="size" access="W" description="Data signal of size" range="32">
                    <fields>
                        <field offset="0" width="32" name="size" access="W" description="Bit 31 to 0 of size"/>
                    </fields>
                </register>
                <register offset="0x40" name="shift" access="W" description="Data signal of shift" range="32">
                    <fields>
                        <field offset="0" width="32" name="shift" access="W" description="Bit 31 to 0 of shift"/>
                    </fields>
                </register>
                <register offset="0x48" name="oMin" access="W" description="Data signal of oMin" range="32">
                    <fields>
                        <field offset="0" width="32" name="oMin" access="W" description="Bit 31 to 0 of oMin"/>
                    </fields>
                </register>
                <register offset="0x50" name="oMax" access="W" description="Data signal of oMax" range="32">
                    <fields>
                        <field offset="0" width="32" name="oMax" access="W" description="Bit 31 to 0 of oMax"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="out"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="block_size"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="48" argName="sIn"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="56" argName="size"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="shift"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="72" argName="oMin"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="80" argName="oMax"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" channel_id="0" argName="out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=29</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16, BRAM=29</column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 7, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">in_r_1, 0x10, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">in_r_2, 0x14, 32, W, Data signal of in_r, </column>
                    <column name="s_axi_control">out_r_1, 0x1c, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">out_r_2, 0x20, 32, W, Data signal of out_r, </column>
                    <column name="s_axi_control">block_size, 0x28, 32, W, Data signal of block_size, </column>
                    <column name="s_axi_control">sIn, 0x30, 32, W, Data signal of sIn, </column>
                    <column name="s_axi_control">size, 0x38, 32, W, Data signal of size, </column>
                    <column name="s_axi_control">shift, 0x40, 32, W, Data signal of shift, </column>
                    <column name="s_axi_control">oMin, 0x48, 32, W, Data signal of oMin, </column>
                    <column name="s_axi_control">oMax, 0x50, 32, W, Data signal of oMax, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="in">in, ap_int&lt;512&gt;*</column>
                    <column name="out">out, ap_int&lt;512&gt;*</column>
                    <column name="block_size">in, ap_int&lt;32&gt;</column>
                    <column name="sIn">in, ap_int&lt;32&gt;</column>
                    <column name="size">in, ap_int&lt;32&gt;</column>
                    <column name="shift">in, ap_int&lt;32&gt;</column>
                    <column name="oMin">in, ap_int&lt;32&gt;</column>
                    <column name="oMax">in, ap_int&lt;32&gt;</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="in">m_axi_gmem0, interface, , channel=0</column>
                    <column name="in">s_axi_control, register, offset, name=in_r_1 offset=0x10 range=32</column>
                    <column name="in">s_axi_control, register, offset, name=in_r_2 offset=0x14 range=32</column>
                    <column name="out">m_axi_gmem1, interface, , channel=0</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_1 offset=0x1c range=32</column>
                    <column name="out">s_axi_control, register, offset, name=out_r_2 offset=0x20 range=32</column>
                    <column name="block_size">s_axi_control, register, , name=block_size offset=0x28 range=32</column>
                    <column name="sIn">s_axi_control, register, , name=sIn offset=0x30 range=32</column>
                    <column name="size">s_axi_control, register, , name=size offset=0x38 range=32</column>
                    <column name="shift">s_axi_control, register, , name=shift offset=0x40 range=32</column>
                    <column name="oMin">s_axi_control, register, , name=oMin offset=0x48 range=32</column>
                    <column name="oMax">s_axi_control, register, , name=oMax offset=0x50 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, variable, 512, VITIS_LOOP_259_1, src/IDST7.cpp:259:20</column>
                    <column name="m_axi_gmem1">write, variable, 512, VITIS_LOOP_259_1, src/IDST7.cpp:259:20</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in, src/IDST7.cpp:263:25, read, Widen Fail, , VITIS_LOOP_259_1, src/IDST7.cpp:259:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem0">in, src/IDST7.cpp:263:25, read, Inferred, variable, VITIS_LOOP_259_1, src/IDST7.cpp:259:20, , </column>
                    <column name="m_axi_gmem1">out, src/IDST7.cpp:345:16, write, Widen Fail, , VITIS_LOOP_259_1, src/IDST7.cpp:259:20, 214-353, Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512</column>
                    <column name="m_axi_gmem1">out, src/IDST7.cpp:345:16, write, Inferred, variable, VITIS_LOOP_259_1, src/IDST7.cpp:259:20, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="inline" location="src/IDST7.cpp:7" status="valid" parentFunction="clip3" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDST7.cpp:15" status="valid" parentFunction="inv_matmul_8" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/IDST7.cpp:23" status="valid" parentFunction="inv_matmul_8" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/IDST7.cpp:27" status="valid" parentFunction="inv_matmul_8" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDST7.cpp:41" status="valid" parentFunction="inv_matmul_16" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/IDST7.cpp:49" status="valid" parentFunction="inv_matmul_16" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="src/IDST7.cpp:68" status="valid" parentFunction="inv_matmul_32" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/IDST7.cpp:75" status="valid" parentFunction="inv_matmul_32" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="src/IDST7.cpp:80" status="valid" parentFunction="inv_matmul_32" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="src/IDST7.cpp:245" status="valid" parentFunction="idst7" variable="in" isDirective="0" options="m_axi port=in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="src/IDST7.cpp:246" status="valid" parentFunction="idst7" variable="out" isDirective="0" options="m_axi port=out offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="src/IDST7.cpp:247" status="valid" parentFunction="idst7" variable="in" isDirective="0" options="s_axilite port=in bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:248" status="valid" parentFunction="idst7" variable="out" isDirective="0" options="s_axilite port=out bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:249" status="valid" parentFunction="idst7" variable="block_size" isDirective="0" options="s_axilite port=block_size bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:250" status="valid" parentFunction="idst7" variable="sIn" isDirective="0" options="s_axilite port=sIn bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:252" status="valid" parentFunction="idst7" variable="size" isDirective="0" options="s_axilite port=size bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:253" status="valid" parentFunction="idst7" variable="shift" isDirective="0" options="s_axilite port=shift bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:254" status="valid" parentFunction="idst7" variable="oMin" isDirective="0" options="s_axilite port=oMin bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:255" status="valid" parentFunction="idst7" variable="oMax" isDirective="0" options="s_axilite port=oMax bundle=control"/>
        <Pragma type="interface" location="src/IDST7.cpp:256" status="valid" parentFunction="idst7" variable="return" isDirective="0" options="s_axilite port=return bundle=control"/>
        <Pragma type="loop_tripcount" location="src/IDST7.cpp:260" status="valid" parentFunction="idst7" variable="" isDirective="0" options="min=1 max=1024"/>
        <Pragma type="pipeline" location="src/IDST7.cpp:261" status="valid" parentFunction="idst7" variable="" isDirective="0" options="OFF"/>
        <Pragma type="array_partition" location="src/IDST7.cpp:269" status="valid" parentFunction="idst7" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDST7.cpp:270" status="valid" parentFunction="idst7" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDST7.cpp:273" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDST7.cpp:280" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDST7.cpp:289" status="valid" parentFunction="idst7" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDST7.cpp:290" status="valid" parentFunction="idst7" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDST7.cpp:293" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDST7.cpp:300" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDST7.cpp:308" status="valid" parentFunction="idst7" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDST7.cpp:309" status="valid" parentFunction="idst7" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDST7.cpp:312" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDST7.cpp:319" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="array_partition" location="src/IDST7.cpp:328" status="valid" parentFunction="idst7" variable="in_data" isDirective="0" options="variable=in_data complete dim=0"/>
        <Pragma type="array_partition" location="src/IDST7.cpp:329" status="valid" parentFunction="idst7" variable="out_data" isDirective="0" options="variable=out_data complete dim=0"/>
        <Pragma type="unroll" location="src/IDST7.cpp:332" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="src/IDST7.cpp:339" status="valid" parentFunction="idst7" variable="" isDirective="0" options=""/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="array_partition" parentFunction="idst7" options="dim=1 type=complete  variable=_ZL7idst7_8" pragmaLocId="src/transform_coeffs.h:223:0" srcPragmaType="pipeline" srcPragmaLoc="src/IDST7.cpp:23:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="idst7_8" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="idst7" options="dim=1 type=complete  variable=_ZL8idst7_16" pragmaLocId="src/transform_coeffs.h:236:0" srcPragmaType="pipeline" srcPragmaLoc="src/IDST7.cpp:49:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="idst7_16" varLoc=""/>
        <AutoPragma type="array_partition" parentFunction="idst7" options="dim=1 type=complete  variable=_ZL8idst7_32" pragmaLocId="src/transform_coeffs.h:256:0" srcPragmaType="pipeline" srcPragmaLoc="src/IDST7.cpp:75:0" srcPragmaSource="pragma" srcIsDirective="0" srcIsSlxDirective="0" variable="idst7_32" varLoc=""/>
    </AutoPragmaReport>
</profile>

