// Seed: 1995150748
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    output wand id_2,
    output wor id_3,
    output tri0 id_4,
    input tri0 id_5
    , id_14,
    input uwire id_6,
    output tri1 id_7,
    input tri id_8,
    output tri0 id_9,
    input wire id_10,
    input supply0 id_11,
    output uwire id_12
);
endmodule
module module_1 (
    output tri   id_0,
    input  wor   id_1,
    output uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    output wire  id_5,
    input  tri   id_6,
    input  tri   id_7
    , id_10, id_11,
    output tri0  id_8
);
  wor id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_3,
      id_8,
      id_5,
      id_5,
      id_4,
      id_4,
      id_8,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2
  );
endmodule
