Processing all 156 samples...
Processing Prob001_zero...
Successfully processed Prob001_zero (passed both syntax and functional checks)
Processing Prob002_m2014_q4i...
Successfully processed Prob002_m2014_q4i (passed both syntax and functional checks)
Processing Prob003_step_one...
Successfully processed Prob003_step_one (passed both syntax and functional checks)
Processing Prob043_vector5...
Successfully processed Prob043_vector5 (passed both syntax and functional checks)
Processing Prob044_vectorgates...
Successfully processed Prob044_vectorgates (passed both syntax and functional checks)
Processing Prob045_edgedetect2...
Error processing Prob045_edgedetect2:
Command failed: iverilog -g2012 -Wall -o build/Prob045_edgedetect2/Prob045_edgedetect2 build/Prob045_edgedetect2/Prob045_edgedetect2.sv dataset_spec-to-rtl/Prob045_edgedetect2_ref.sv dataset_spec-to-rtl/Prob045_edgedetect2_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob045_edgedetect2_ref.sv:2
       :   -- module TopModule declared here: build/Prob045_edgedetect2/Prob045_edgedetect2.sv:2
dataset_spec-to-rtl/Prob045_edgedetect2_test.sv:94: error: port ``in'' is not a port of top_module1.
dataset_spec-to-rtl/Prob045_edgedetect2_test.sv:94: warning: Instantiating module TopModule with dangling input port 2 (in_) floating.
1 error(s) during elaboration.

Processing Prob109_fsm1...
Successfully processed Prob109_fsm1 (passed both syntax and functional checks)
Processing Prob110_fsm2...
Successfully processed Prob110_fsm2 (passed both syntax and functional checks)
Processing Prob111_fsm2s...
Functional verification failed for Prob111_fsm2s
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
dataset_spec-to-rtl/Prob111_fsm2s_test.sv:72: $finish called at 1206 (1ps)
Hint: Output 'out' has 21 mismatches. First mismatch occurred at time 75.
Hint: Total mismatched samples is 21 out of 241 samples

Simulation finished at 1206 ps
Mismatches: 21 in 241 samples

Processing Prob040_count10...
Successfully processed Prob040_count10 (passed both syntax and functional checks)
Processing Prob041_dff8r...
Functional verification failed for Prob041_dff8r
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
dataset_spec-to-rtl/Prob041_dff8r_test.sv:65: $finish called at 2161 (1ps)
Hint: Output 'q' has 41 mismatches. First mismatch occurred at time 55.
Hint: Total mismatched samples is 41 out of 432 samples

Simulation finished at 2161 ps
Mismatches: 41 in 432 samples

Processing Prob042_vector4...
Successfully processed Prob042_vector4 (passed both syntax and functional checks)
Processing Prob070_ece241_2013_q2...
Functional verification failed for Prob070_ece241_2013_q2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob070_ece241_2013_q2_test.sv:63: $finish called at 535 (1ps)
Hint: Output 'out_sop' has 26 mismatches. First mismatch occurred at time 30.
Hint: Output 'out_pos' has 23 mismatches. First mismatch occurred at time 30.
Hint: Total mismatched samples is 26 out of 107 samples

Simulation finished at 535 ps
Mismatches: 26 in 107 samples

Processing Prob071_always_casez...
Functional verification failed for Prob071_always_casez
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob071_always_casez_test.sv:41: $finish called at 1730 (1ps)
Hint: Output 'pos' has 342 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 342 out of 346 samples

Simulation finished at 1730 ps
Mismatches: 342 in 346 samples

Processing Prob072_thermostat...
Successfully processed Prob072_thermostat (passed both syntax and functional checks)
Processing Prob112_always_case2...
Functional verification failed for Prob112_always_case2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob112_always_case2_test.sv:38: $finish called at 470 (1ps)
Hint: Output 'pos' has 61 mismatches. First mismatch occurred at time 90.
Hint: Total mismatched samples is 61 out of 94 samples

Simulation finished at 470 ps
Mismatches: 61 in 94 samples

Processing Prob113_2012_q1g...
Functional verification failed for Prob113_2012_q1g
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob113_2012_q1g_test.sv:16: $finish called at 501 (1ps)
Hint: Output 'f' has 50 mismatches. First mismatch occurred at time 15.
Hint: Total mismatched samples is 50 out of 100 samples

Simulation finished at 501 ps
Mismatches: 50 in 100 samples

Processing Prob114_bugs_case...
Successfully processed Prob114_bugs_case (passed both syntax and functional checks)
Processing Prob007_wire...
Successfully processed Prob007_wire (passed both syntax and functional checks)
Processing Prob008_m2014_q4h...
Successfully processed Prob008_m2014_q4h (passed both syntax and functional checks)
Processing Prob009_popcount3...
Successfully processed Prob009_popcount3 (passed both syntax and functional checks)
Processing Prob046_dff8p...
Successfully processed Prob046_dff8p (passed both syntax and functional checks)
Processing Prob047_dff8ar...
Successfully processed Prob047_dff8ar (passed both syntax and functional checks)
Processing Prob048_m2014_q4c...
Successfully processed Prob048_m2014_q4c (passed both syntax and functional checks)
Processing Prob085_shift4...
Successfully processed Prob085_shift4 (passed both syntax and functional checks)
Processing Prob086_lfsr5...
Functional verification failed for Prob086_lfsr5
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob086_lfsr5_test.sv:65: $finish called at 22216 (1ps)
Hint: Output 'q' has 3718 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 3718 out of 4443 samples

Simulation finished at 22216 ps
Mismatches: 3718 in 4443 samples

Processing Prob087_gates...
Successfully processed Prob087_gates (passed both syntax and functional checks)
Processing Prob124_rule110...
Functional verification failed for Prob124_rule110
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob124_rule110_test.sv:73: $finish called at 31416 (1ps)
Hint: Output 'q' has 6240 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 6240 out of 6283 samples

Simulation finished at 31416 ps
Mismatches: 6240 in 6283 samples

Processing Prob125_kmap3...
Functional verification failed for Prob125_kmap3
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob125_kmap3_test.sv:38: $finish called at 1161 (1ps)
Hint: Output 'out' has 92 mismatches. First mismatch occurred at time 30.
Hint: Total mismatched samples is 92 out of 232 samples

Simulation finished at 1161 ps
Mismatches: 92 in 232 samples

Processing Prob126_circuit6...
Successfully processed Prob126_circuit6 (passed both syntax and functional checks)
Processing Prob028_m2014_q4a...
Successfully processed Prob028_m2014_q4a (passed both syntax and functional checks)
Processing Prob029_m2014_q4g...
Successfully processed Prob029_m2014_q4g (passed both syntax and functional checks)
Processing Prob030_popcount255...
Successfully processed Prob030_popcount255 (passed both syntax and functional checks)
Processing Prob052_gates100...
Successfully processed Prob052_gates100 (passed both syntax and functional checks)
Processing Prob053_m2014_q4d...
Functional verification failed for Prob053_m2014_q4d
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob053_m2014_q4d_test.sv:16: $finish called at 501 (1ps)
Hint: Output 'out' has 1 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 1 out of 100 samples

Simulation finished at 501 ps
Mismatches: 1 in 100 samples

Processing Prob054_edgedetect...
Error processing Prob054_edgedetect:
Command failed: iverilog -g2012 -Wall -o build/Prob054_edgedetect/Prob054_edgedetect build/Prob054_edgedetect/Prob054_edgedetect.sv dataset_spec-to-rtl/Prob054_edgedetect_ref.sv dataset_spec-to-rtl/Prob054_edgedetect_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob054_edgedetect_ref.sv:2
       :   -- module TopModule declared here: build/Prob054_edgedetect/Prob054_edgedetect.sv:2
dataset_spec-to-rtl/Prob054_edgedetect_test.sv:94: error: port ``in'' is not a port of top_module1.
dataset_spec-to-rtl/Prob054_edgedetect_test.sv:94: warning: Instantiating module TopModule with dangling input port 2 (in_) floating.
1 error(s) during elaboration.

Processing Prob091_2012_q2b...
Functional verification failed for Prob091_2012_q2b
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob091_2012_q2b_test.sv:45: $finish called at 3001 (1ps)
Hint: Output 'Y1' has 292 mismatches. First mismatch occurred at time 35.
Hint: Output 'Y3' has 427 mismatches. First mismatch occurred at time 15.
Hint: Total mismatched samples is 534 out of 600 samples

Simulation finished at 3001 ps
Mismatches: 534 in 600 samples

Processing Prob092_gatesv100...
Functional verification failed for Prob092_gatesv100
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob092_gatesv100_test.sv:18: $finish called at 1006 (1ps)
Hint: Output 'out_both' has no mismatches.
Hint: Output 'out_any' has 201 mismatches. First mismatch occurred at time 5.
Hint: Output 'out_different' has no mismatches.
Hint: Total mismatched samples is 201 out of 201 samples

Simulation finished at 1006 ps
Mismatches: 201 in 201 samples

Processing Prob093_ece241_2014_q3...
Functional verification failed for Prob093_ece241_2014_q3
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob093_ece241_2014_q3_test.sv:38: $finish called at 300 (1ps)
Hint: Output 'mux_in' has 60 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 60 out of 60 samples

Simulation finished at 300 ps
Mismatches: 60 in 60 samples

Processing Prob130_circuit5...
Successfully processed Prob130_circuit5 (passed both syntax and functional checks)
Processing Prob131_mt2015_q4...
Functional verification failed for Prob131_mt2015_q4
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob131_mt2015_q4_test.sv:17: $finish called at 1001 (1ps)
Hint: Output 'z' has 117 mismatches. First mismatch occurred at time 15.
Hint: Total mismatched samples is 117 out of 200 samples

Simulation finished at 1001 ps
Mismatches: 117 in 200 samples

Processing Prob132_always_if2...
Successfully processed Prob132_always_if2 (passed both syntax and functional checks)
Processing Prob019_m2014_q4f...
Successfully processed Prob019_m2014_q4f (passed both syntax and functional checks)
Processing Prob020_mt2015_eq2...
Successfully processed Prob020_mt2015_eq2 (passed both syntax and functional checks)
Processing Prob021_mux256to1v...
Successfully processed Prob021_mux256to1v (passed both syntax and functional checks)
Processing Prob076_always_case...
Successfully processed Prob076_always_case (passed both syntax and functional checks)
Processing Prob077_wire_decl...
Successfully processed Prob077_wire_decl (passed both syntax and functional checks)
Processing Prob078_dualedge...
Successfully processed Prob078_dualedge (passed both syntax and functional checks)
Processing Prob118_history_shift...
Successfully processed Prob118_history_shift (passed both syntax and functional checks)
Processing Prob119_fsm3...
Error processing Prob119_fsm3:
Command failed: iverilog -g2012 -Wall -o build/Prob119_fsm3/Prob119_fsm3 build/Prob119_fsm3/Prob119_fsm3.sv dataset_spec-to-rtl/Prob119_fsm3_ref.sv dataset_spec-to-rtl/Prob119_fsm3_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob119_fsm3_ref.sv:2
       :   -- module TopModule declared here: build/Prob119_fsm3/Prob119_fsm3.sv:2
build/Prob119_fsm3/Prob119_fsm3.sv:31: error: This assignment requires an explicit cast.
build/Prob119_fsm3/Prob119_fsm3.sv:35: error: This assignment requires an explicit cast.
build/Prob119_fsm3/Prob119_fsm3.sv:39: error: This assignment requires an explicit cast.
build/Prob119_fsm3/Prob119_fsm3.sv:43: error: This assignment requires an explicit cast.
4 error(s) during elaboration.

Processing Prob120_fsm3s...
Functional verification failed for Prob120_fsm3s
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob120_fsm3s_test.sv:77: $finish called at 1151 (1ps)
Hint: Output 'out' has 3 mismatches. First mismatch occurred at time 65.
Hint: Total mismatched samples is 3 out of 230 samples

Simulation finished at 1151 ps
Mismatches: 3 in 230 samples

Processing Prob022_mux2to1...
Successfully processed Prob022_mux2to1 (passed both syntax and functional checks)
Processing Prob023_vector100r...
Successfully processed Prob023_vector100r (passed both syntax and functional checks)
Processing Prob024_hadd...
Successfully processed Prob024_hadd (passed both syntax and functional checks)
Processing Prob064_vector3...
Successfully processed Prob064_vector3 (passed both syntax and functional checks)
Processing Prob065_7420...
Successfully processed Prob065_7420 (passed both syntax and functional checks)
Processing Prob066_edgecapture...
Error processing Prob066_edgecapture:
Command failed: iverilog -g2012 -Wall -o build/Prob066_edgecapture/Prob066_edgecapture build/Prob066_edgecapture/Prob066_edgecapture.sv dataset_spec-to-rtl/Prob066_edgecapture_ref.sv dataset_spec-to-rtl/Prob066_edgecapture_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob066_edgecapture_ref.sv:2
       :   -- module TopModule declared here: build/Prob066_edgecapture/Prob066_edgecapture.sv:2
dataset_spec-to-rtl/Prob066_edgecapture_test.sv:138: error: port ``in'' is not a port of top_module1.
dataset_spec-to-rtl/Prob066_edgecapture_test.sv:138: warning: Instantiating module TopModule with dangling input port 3 (in_) floating.
1 error(s) during elaboration.

Processing Prob127_lemmings1...
Successfully processed Prob127_lemmings1 (passed both syntax and functional checks)
Processing Prob128_fsm_ps2...
Functional verification failed for Prob128_fsm_ps2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob128_fsm_ps2_test.sv:18: $finish called at 2001 (1ps)
Hint: Output 'done' has 1 mismatches. First mismatch occurred at time 935.
Hint: Total mismatched samples is 1 out of 400 samples

Simulation finished at 2001 ps
Mismatches: 1 in 400 samples

Processing Prob129_ece241_2013_q8...
Successfully processed Prob129_ece241_2013_q8 (passed both syntax and functional checks)
Processing Prob016_m2014_q4j...
Successfully processed Prob016_m2014_q4j (passed both syntax and functional checks)
Processing Prob017_mux2to1v...
Successfully processed Prob017_mux2to1v (passed both syntax and functional checks)
Processing Prob018_mux256to1...
Successfully processed Prob018_mux256to1 (passed both syntax and functional checks)
Processing Prob082_lfsr32...
Functional verification failed for Prob082_lfsr32
Simulation output: VCD info: dumpfile wave.vcd opened for output.
TIMEOUT
dataset_spec-to-rtl/Prob082_lfsr32_test.sv:114: $finish called at 1000000 (1ps)
Hint: Output 'q' has 199953 mismatches. First mismatch occurred at time 190.
Hint: Total mismatched samples is 199953 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 199953 in 200000 samples

Processing Prob083_mt2015_q4b...
Successfully processed Prob083_mt2015_q4b (passed both syntax and functional checks)
Processing Prob084_ece241_2013_q12...
Error processing Prob084_ece241_2013_q12:
Command failed: iverilog -g2012 -Wall -o build/Prob084_ece241_2013_q12/Prob084_ece241_2013_q12 build/Prob084_ece241_2013_q12/Prob084_ece241_2013_q12.sv dataset_spec-to-rtl/Prob084_ece241_2013_q12_ref.sv dataset_spec-to-rtl/Prob084_ece241_2013_q12_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob084_ece241_2013_q12_ref.sv:2
       :   -- module TopModule declared here: build/Prob084_ece241_2013_q12/Prob084_ece241_2013_q12.sv:2
dataset_spec-to-rtl/Prob084_ece241_2013_q12_test.sv:116: error: port ``A'' is not a port of top_module1.
dataset_spec-to-rtl/Prob084_ece241_2013_q12_test.sv:116: error: port ``B'' is not a port of top_module1.
dataset_spec-to-rtl/Prob084_ece241_2013_q12_test.sv:116: error: port ``C'' is not a port of top_module1.
dataset_spec-to-rtl/Prob084_ece241_2013_q12_test.sv:116: warning: Instantiating module TopModule with dangling input port 4 (ABC) floating.
3 error(s) during elaboration.

Processing Prob097_mux9to1v...
Successfully processed Prob097_mux9to1v (passed both syntax and functional checks)
Processing Prob098_circuit7...
Functional verification failed for Prob098_circuit7
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob098_circuit7_test.sv:36: $finish called at 615 (1ps)
Hint: Output 'q' has 26 mismatches. First mismatch occurred at time 60.
Hint: Total mismatched samples is 26 out of 123 samples

Simulation finished at 615 ps
Mismatches: 26 in 123 samples

Processing Prob099_m2014_q6c...
Error processing Prob099_m2014_q6c:
Command failed: iverilog -g2012 -Wall -o build/Prob099_m2014_q6c/Prob099_m2014_q6c build/Prob099_m2014_q6c/Prob099_m2014_q6c.sv dataset_spec-to-rtl/Prob099_m2014_q6c_ref.sv dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob099_m2014_q6c_ref.sv:2
       :   -- module TopModule declared here: build/Prob099_m2014_q6c/Prob099_m2014_q6c.sv:2
dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:71: error: port ``Y2'' is not a port of good1.
dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:71: error: port ``Y4'' is not a port of good1.
dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:77: error: port ``Y2'' is not a port of top_module1.
dataset_spec-to-rtl/Prob099_m2014_q6c_test.sv:77: error: port ``Y4'' is not a port of top_module1.
4 error(s) during elaboration.

Processing Prob145_circuit8...
Functional verification failed for Prob145_circuit8
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob145_circuit8_test.sv:45: $finish called at 1200 (1ps)
Hint: Output 'p' has 112 mismatches. First mismatch occurred at time 90.
Hint: Output 'q' has 127 mismatches. First mismatch occurred at time 60.
Hint: Total mismatched samples is 186 out of 240 samples

Simulation finished at 1200 ps
Mismatches: 186 in 240 samples

Processing Prob146_fsm_serialdata...
Functional verification failed for Prob146_fsm_serialdata
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob146_fsm_serialdata_test.sv:45: $finish called at 4526 (1ps)
Hint: Output 'out_byte' has 36 mismatches. First mismatch occurred at time 110.
Hint: Output 'done' has 120 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 120 out of 905 samples

Simulation finished at 4526 ps
Mismatches: 120 in 905 samples

Processing Prob147_circuit10...
Functional verification failed for Prob147_circuit10
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob147_circuit10_test.sv:50: $finish called at 1160 (1ps)
Hint: Output 'q' has 18 mismatches. First mismatch occurred at time 60.
Hint: Output 'state' has 4 mismatches. First mismatch occurred at time 130.
Hint: Total mismatched samples is 18 out of 232 samples

Simulation finished at 1160 ps
Mismatches: 18 in 232 samples

Processing Prob010_mt2015_q4a...
Successfully processed Prob010_mt2015_q4a (passed both syntax and functional checks)
Processing Prob011_norgate...
Successfully processed Prob011_norgate (passed both syntax and functional checks)
Processing Prob012_xnorgate...
Successfully processed Prob012_xnorgate (passed both syntax and functional checks)
Processing Prob049_m2014_q4b...
Successfully processed Prob049_m2014_q4b (passed both syntax and functional checks)
Processing Prob050_kmap1...
Functional verification failed for Prob050_kmap1
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob050_kmap1_test.sv:38: $finish called at 1096 (1ps)
Hint: Output 'out' has 55 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 55 out of 219 samples

Simulation finished at 1096 ps
Mismatches: 55 in 219 samples

Processing Prob051_gates4...
Successfully processed Prob051_gates4 (passed both syntax and functional checks)
Processing Prob088_ece241_2014_q5b...
Successfully processed Prob088_ece241_2014_q5b (passed both syntax and functional checks)
Processing Prob089_ece241_2014_q5a...
Error processing Prob089_ece241_2014_q5a:
Command failed: iverilog -g2012 -Wall -o build/Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a build/Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a.sv dataset_spec-to-rtl/Prob089_ece241_2014_q5a_ref.sv dataset_spec-to-rtl/Prob089_ece241_2014_q5a_test.sv
Error: build/Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a.sv:11: error: Enumeration name FLIP has an inferred value that overflowed.
build/Prob089_ece241_2014_q5a/Prob089_ece241_2014_q5a.sv:11: error: Enumeration name FLIP and ZERO have the same value: 1'd0
3 error(s) during elaboration.

Processing Prob090_circuit1...
Successfully processed Prob090_circuit1 (passed both syntax and functional checks)
Processing Prob136_m2014_q6...
Error processing Prob136_m2014_q6:
Command failed: iverilog -g2012 -Wall -o build/Prob136_m2014_q6/Prob136_m2014_q6 build/Prob136_m2014_q6/Prob136_m2014_q6.sv dataset_spec-to-rtl/Prob136_m2014_q6_ref.sv dataset_spec-to-rtl/Prob136_m2014_q6_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob136_m2014_q6_ref.sv:2
       :   -- module TopModule declared here: build/Prob136_m2014_q6/Prob136_m2014_q6.sv:2
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:31: error: This assignment requires an explicit cast.
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:35: error: This assignment requires an explicit cast.
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:39: error: This assignment requires an explicit cast.
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:43: error: This assignment requires an explicit cast.
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:47: error: This assignment requires an explicit cast.
build/Prob136_m2014_q6/Prob136_m2014_q6.sv:51: error: This assignment requires an explicit cast.
6 error(s) during elaboration.

Processing Prob137_fsm_serial...
Error processing Prob137_fsm_serial:
Command failed: iverilog -g2012 -Wall -o build/Prob137_fsm_serial/Prob137_fsm_serial build/Prob137_fsm_serial/Prob137_fsm_serial.sv dataset_spec-to-rtl/Prob137_fsm_serial_ref.sv dataset_spec-to-rtl/Prob137_fsm_serial_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob137_fsm_serial_ref.sv:2
       :   -- module TopModule declared here: build/Prob137_fsm_serial/Prob137_fsm_serial.sv:2
dataset_spec-to-rtl/Prob137_fsm_serial_test.sv:97: error: port ``in'' is not a port of top_module1.
dataset_spec-to-rtl/Prob137_fsm_serial_test.sv:97: warning: Instantiating module TopModule with dangling input port 3 (in_) floating.
1 error(s) during elaboration.

Processing Prob138_2012_q2fsm...
Error processing Prob138_2012_q2fsm:
Command failed: iverilog -g2012 -Wall -o build/Prob138_2012_q2fsm/Prob138_2012_q2fsm build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv dataset_spec-to-rtl/Prob138_2012_q2fsm_ref.sv dataset_spec-to-rtl/Prob138_2012_q2fsm_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob138_2012_q2fsm_ref.sv:2
       :   -- module TopModule declared here: build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:2
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:29: error: This assignment requires an explicit cast.
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:30: error: This assignment requires an explicit cast.
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:31: error: This assignment requires an explicit cast.
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:32: error: This assignment requires an explicit cast.
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:33: error: This assignment requires an explicit cast.
build/Prob138_2012_q2fsm/Prob138_2012_q2fsm.sv:34: error: This assignment requires an explicit cast.
6 error(s) during elaboration.

Processing Prob004_vector2...
Successfully processed Prob004_vector2 (passed both syntax and functional checks)
Processing Prob005_notgate...
Successfully processed Prob005_notgate (passed both syntax and functional checks)
Processing Prob006_vectorr...
Successfully processed Prob006_vectorr (passed both syntax and functional checks)
Processing Prob058_alwaysblock2...
Successfully processed Prob058_alwaysblock2 (passed both syntax and functional checks)
Processing Prob059_wire4...
Successfully processed Prob059_wire4 (passed both syntax and functional checks)
Processing Prob060_m2014_q4k...
Successfully processed Prob060_m2014_q4k (passed both syntax and functional checks)
Processing Prob103_circuit2...
Functional verification failed for Prob103_circuit2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob103_circuit2_test.sv:36: $finish called at 605 (1ps)
Hint: Output 'q' has 121 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 121 out of 121 samples

Simulation finished at 605 ps
Mismatches: 121 in 121 samples

Processing Prob104_mt2015_muxdff...
Functional verification failed for Prob104_mt2015_muxdff
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob104_mt2015_muxdff_test.sv:21: $finish called at 996 (1ps)
Hint: Output 'Q' has 1 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 1 out of 199 samples

Simulation finished at 996 ps
Mismatches: 1 in 199 samples

Processing Prob105_rotate100...
Successfully processed Prob105_rotate100 (passed both syntax and functional checks)
Processing Prob133_2014_q3fsm...
Functional verification failed for Prob133_2014_q3fsm
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob133_2014_q3fsm_test.sv:59: $finish called at 7071 (1ps)
Hint: Output 'z' has 174 mismatches. First mismatch occurred at time 110.
Hint: Total mismatched samples is 174 out of 1414 samples

Simulation finished at 7071 ps
Mismatches: 174 in 1414 samples

Processing Prob134_2014_q3c...
Error processing Prob134_2014_q3c:
Command failed: iverilog -g2012 -Wall -o build/Prob134_2014_q3c/Prob134_2014_q3c build/Prob134_2014_q3c/Prob134_2014_q3c.sv dataset_spec-to-rtl/Prob134_2014_q3c_ref.sv dataset_spec-to-rtl/Prob134_2014_q3c_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob134_2014_q3c_ref.sv:2
       :   -- module TopModule declared here: build/Prob134_2014_q3c/Prob134_2014_q3c.sv:2
build/Prob134_2014_q3c/Prob134_2014_q3c.sv:16: error: y is not a valid l-value in tb.top_module1.
build/Prob134_2014_q3c/Prob134_2014_q3c.sv:6:      : y is declared here as wire.
1 error(s) during elaboration.

Processing Prob135_m2014_q6b...
Functional verification failed for Prob135_m2014_q6b
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob135_m2014_q6b_test.sv:17: $finish called at 501 (1ps)
Hint: Output 'Y1' has 32 mismatches. First mismatch occurred at time 25.
Hint: Total mismatched samples is 32 out of 100 samples

Simulation finished at 501 ps
Mismatches: 32 in 100 samples

Processing Prob034_dff8...
Functional verification failed for Prob034_dff8
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob034_dff8_test.sv:36: $finish called at 206 (1ps)
Hint: Output 'q' has 1 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 1 out of 41 samples

Simulation finished at 206 ps
Mismatches: 1 in 41 samples

Processing Prob035_count1to10...
Successfully processed Prob035_count1to10 (passed both syntax and functional checks)
Processing Prob036_ringer...
Successfully processed Prob036_ringer (passed both syntax and functional checks)
Processing Prob061_2014_q4a...
Functional verification failed for Prob061_2014_q4a
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob061_2014_q4a_test.sv:16: $finish called at 1001 (1ps)
Hint: Output 'Q' has 46 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 46 out of 200 samples

Simulation finished at 1001 ps
Mismatches: 46 in 200 samples

Processing Prob062_bugs_mux2...
Functional verification failed for Prob062_bugs_mux2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob062_bugs_mux2_test.sv:47: $finish called at 570 (1ps)
Hint: Output 'out' has 85 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 85 out of 114 samples

Simulation finished at 570 ps
Mismatches: 85 in 114 samples

Processing Prob063_review2015_shiftcount...
Functional verification failed for Prob063_review2015_shiftcount
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob063_review2015_shiftcount_test.sv:63: $finish called at 10356 (1ps)
Hint: Output 'q' has 1886 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 1886 out of 2071 samples

Simulation finished at 10356 ps
Mismatches: 1886 in 2071 samples

Processing Prob094_gatesv...
Functional verification failed for Prob094_gatesv
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob094_gatesv_test.sv:44: $finish called at 1066 (1ps)
Hint: Output 'out_both' has 116 mismatches. First mismatch occurred at time 5.
Hint: Output 'out_any' has 147 mismatches. First mismatch occurred at time 5.
Hint: Output 'out_different' has 160 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 207 out of 213 samples

Simulation finished at 1066 ps
Mismatches: 207 in 213 samples

Processing Prob095_review2015_fsmshift...
Successfully processed Prob095_review2015_fsmshift (passed both syntax and functional checks)
Processing Prob096_review2015_fsmseq...
Functional verification failed for Prob096_review2015_fsmseq
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob096_review2015_fsmseq_test.sv:74: $finish called at 3216 (1ps)
Hint: Output 'start_shifting' has 290 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 290 out of 643 samples

Simulation finished at 3216 ps
Mismatches: 290 in 643 samples

Processing Prob148_2013_q2afsm...
Error processing Prob148_2013_q2afsm:
Command failed: iverilog -g2012 -Wall -o build/Prob148_2013_q2afsm/Prob148_2013_q2afsm build/Prob148_2013_q2afsm/Prob148_2013_q2afsm.sv dataset_spec-to-rtl/Prob148_2013_q2afsm_ref.sv dataset_spec-to-rtl/Prob148_2013_q2afsm_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob148_2013_q2afsm_ref.sv:2
       :   -- module TopModule declared here: build/Prob148_2013_q2afsm/Prob148_2013_q2afsm.sv:2
build/Prob148_2013_q2afsm/Prob148_2013_q2afsm.sv:32: error: This assignment requires an explicit cast.
build/Prob148_2013_q2afsm/Prob148_2013_q2afsm.sv:33: error: This assignment requires an explicit cast.
2 error(s) during elaboration.

Processing Prob149_ece241_2013_q4...
Error processing Prob149_ece241_2013_q4:
Command failed: iverilog -g2012 -Wall -o build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4 build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv dataset_spec-to-rtl/Prob149_ece241_2013_q4_ref.sv dataset_spec-to-rtl/Prob149_ece241_2013_q4_test.sv
Error: build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:27: syntax error
build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:27: Syntax in assignment statement l-value.
build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:30: syntax error
build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:30: Syntax in assignment statement l-value.
build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:33: syntax error
build/Prob149_ece241_2013_q4/Prob149_ece241_2013_q4.sv:33: Syntax in assignment statement l-value.

Processing Prob150_review2015_fsmonehot...
Functional verification failed for Prob150_review2015_fsmonehot
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob150_review2015_fsmonehot_test.sv:22: $finish called at 1501 (1ps)
Hint: Output 'B3_next' has 53 mismatches. First mismatch occurred at time 45.
Hint: Output 'S_next' has 29 mismatches. First mismatch occurred at time 95.
Hint: Output 'S1_next' has no mismatches.
Hint: Output 'Count_next' has 72 mismatches. First mismatch occurred at time 10.
Hint: Output 'Wait_next' has 40 mismatches. First mismatch occurred at time 60.
Hint: Output 'done' has no mismatches.
Hint: Output 'counting' has 57 mismatches. First mismatch occurred at time 55.
Hint: Output 'shift_ena' has 93 mismatches. First mismatch occurred at time 10.
Hint: Total mismatched samples is 218 out of 300 samples

Simulation finished at 1501 ps
Mismatches: 218 in 300 samples

Processing Prob013_m2014_q4e...
Successfully processed Prob013_m2014_q4e (passed both syntax and functional checks)
Processing Prob014_andgate...
Successfully processed Prob014_andgate (passed both syntax and functional checks)
Processing Prob015_vector1...
Successfully processed Prob015_vector1 (passed both syntax and functional checks)
Processing Prob055_conditional...
Successfully processed Prob055_conditional (passed both syntax and functional checks)
Processing Prob056_ece241_2013_q7...
Successfully processed Prob056_ece241_2013_q7 (passed both syntax and functional checks)
Processing Prob057_kmap2...
Functional verification failed for Prob057_kmap2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob057_kmap2_test.sv:38: $finish called at 1161 (1ps)
Hint: Output 'out' has 116 mismatches. First mismatch occurred at time 20.
Hint: Total mismatched samples is 116 out of 232 samples

Simulation finished at 1161 ps
Mismatches: 116 in 232 samples

Processing Prob100_fsm3comb...
Successfully processed Prob100_fsm3comb (passed both syntax and functional checks)
Processing Prob101_circuit4...
Functional verification failed for Prob101_circuit4
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob101_circuit4_test.sv:36: $finish called at 605 (1ps)
Hint: Output 'q' has 50 mismatches. First mismatch occurred at time 70.
Hint: Total mismatched samples is 50 out of 121 samples

Simulation finished at 605 ps
Mismatches: 50 in 121 samples

Processing Prob102_circuit3...
Functional verification failed for Prob102_circuit3
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob102_circuit3_test.sv:36: $finish called at 605 (1ps)
Hint: Output 'q' has 7 mismatches. First mismatch occurred at time 50.
Hint: Total mismatched samples is 7 out of 121 samples

Simulation finished at 605 ps
Mismatches: 7 in 121 samples

Processing Prob139_2013_q2bfsm...
Functional verification failed for Prob139_2013_q2bfsm
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob139_2013_q2bfsm_test.sv:24: $finish called at 5011 (1ps)
Hint: Output 'f' has 37 mismatches. First mismatch occurred at time 10.
Hint: Output 'g' has 215 mismatches. First mismatch occurred at time 55.
Hint: Total mismatched samples is 252 out of 1002 samples

Simulation finished at 5011 ps
Mismatches: 252 in 1002 samples

Processing Prob140_fsm_hdlc...
Error processing Prob140_fsm_hdlc:
Command failed: iverilog -g2012 -Wall -o build/Prob140_fsm_hdlc/Prob140_fsm_hdlc build/Prob140_fsm_hdlc/Prob140_fsm_hdlc.sv dataset_spec-to-rtl/Prob140_fsm_hdlc_ref.sv dataset_spec-to-rtl/Prob140_fsm_hdlc_test.sv
Error: build/Prob140_fsm_hdlc/Prob140_fsm_hdlc.sv:13: error: Enumeration name S8 has an inferred value that overflowed.
build/Prob140_fsm_hdlc/Prob140_fsm_hdlc.sv:13: error: Enumeration name S8 and S0 have the same value: 3'd0
3 error(s) during elaboration.

Processing Prob141_count_clock...
Functional verification failed for Prob141_count_clock
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset doesn't seem to be working.
Hint: Clock seems to reset to 01:00:00 AM (Should be 12:00:00 AM).
TIMEOUT
dataset_spec-to-rtl/Prob141_count_clock_test.sv:261: $finish called at 1000000 (1ps)
Hint: Output 'pm' has no mismatches.
Hint: Output 'hh' has 199999 mismatches. First mismatch occurred at time 10.
Hint: Output 'mm' has 165947 mismatches. First mismatch occurred at time 8270.
Hint: Output 'ss' has 166373 mismatches. First mismatch occurred at time 170.
Hint: Total mismatched samples is 199999 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 199999 in 200000 samples

Processing Prob025_reduction...
Successfully processed Prob025_reduction (passed both syntax and functional checks)
Processing Prob026_alwaysblock1...
Successfully processed Prob026_alwaysblock1 (passed both syntax and functional checks)
Processing Prob027_fadd...
Successfully processed Prob027_fadd (passed both syntax and functional checks)
Processing Prob073_dff16e...
Successfully processed Prob073_dff16e (passed both syntax and functional checks)
Processing Prob074_ece241_2014_q4...
Functional verification failed for Prob074_ece241_2014_q4
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob074_ece241_2014_q4_test.sv:42: $finish called at 590 (1ps)
Hint: Output 'z' has 23 mismatches. First mismatch occurred at time 5.
Hint: Total mismatched samples is 23 out of 118 samples

Simulation finished at 590 ps
Mismatches: 23 in 118 samples

Processing Prob075_counter_2bc...
Successfully processed Prob075_counter_2bc (passed both syntax and functional checks)
Processing Prob115_shift18...
Successfully processed Prob115_shift18 (passed both syntax and functional checks)
Processing Prob116_m2014_q3...
Functional verification failed for Prob116_m2014_q3
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob116_m2014_q3_test.sv:16: $finish called at 501 (1ps)
Hint: Output 'f' has 16 mismatches. First mismatch occurred at time 60.
Hint: Total mismatched samples is 16 out of 100 samples

Simulation finished at 501 ps
Mismatches: 16 in 100 samples

Processing Prob117_circuit9...
Functional verification failed for Prob117_circuit9
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob117_circuit9_test.sv:42: $finish called at 1225 (1ps)
Hint: Output 'q' has 192 mismatches. First mismatch occurred at time 80.
Hint: Total mismatched samples is 192 out of 245 samples

Simulation finished at 1225 ps
Mismatches: 192 in 245 samples

Processing Prob142_lemmings2...
Functional verification failed for Prob142_lemmings2
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob142_lemmings2_test.sv:80: $finish called at 2206 (1ps)
Hint: Output 'walk_left' has 83 mismatches. First mismatch occurred at time 140.
Hint: Output 'walk_right' has 86 mismatches. First mismatch occurred at time 150.
Hint: Output 'aaah' has 169 mismatches. First mismatch occurred at time 140.
Hint: Total mismatched samples is 169 out of 441 samples

Simulation finished at 2206 ps
Mismatches: 169 in 441 samples

Processing Prob143_fsm_onehot...
Functional verification failed for Prob143_fsm_onehot
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: next_state[0] is   correct.
Hint: next_state[1] is   correct.
Hint: next_state[2] is   correct.
Hint: next_state[3] is   correct.
Hint: next_state[4] is   correct.
Hint: next_state[5] is   correct.
Hint: next_state[6] is   correct.
Hint: next_state[7] is   correct.
Hint: next_state[8] is   correct.
Hint: next_state[9] is   correct.
dataset_spec-to-rtl/Prob143_fsm_onehot_test.sv:62: $finish called at 1121 (1ps)
Hint: Output 'next_state' has 3 mismatches. First mismatch occurred at time 5.
Hint: Output 'out1' has no mismatches.
Hint: Output 'out2' has no mismatches.
Hint: Total mismatched samples is 3 out of 224 samples

Simulation finished at 1121 ps
Mismatches: 3 in 224 samples

Processing Prob144_conwaylife...
Error processing Prob144_conwaylife:
Command failed: iverilog -g2012 -Wall -o build/Prob144_conwaylife/Prob144_conwaylife build/Prob144_conwaylife/Prob144_conwaylife.sv dataset_spec-to-rtl/Prob144_conwaylife_ref.sv dataset_spec-to-rtl/Prob144_conwaylife_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob144_conwaylife_ref.sv:2
       :   -- module TopModule declared here: build/Prob144_conwaylife/Prob144_conwaylife.sv:2
build/Prob144_conwaylife/Prob144_conwaylife.sv:31: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:31: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:31: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:32: error: A reference to a wire or reg (`i') is not allowed in a constant expression.
build/Prob144_conwaylife/Prob144_conwaylife.sv:32: error: Array index expressions must be constant here.
build/Prob144_conwaylife/Prob144_conwaylife.sv:32: error: A reference to a wire or reg (`i') is not allowed in a constant expression.
build/Prob144_conwaylife/Prob144_conwaylife.sv:32: error: Array index expressions must be constant here.
build/Prob144_conwaylife/Prob144_conwaylife.sv:33: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:33: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:33: error: All but the final index in a chain of indices must be a single value, not a range.
build/Prob144_conwaylife/Prob144_conwaylife.sv:35: error: the number of indices (2) is greater than the number of dimensions (1).
build/Prob144_conwaylife/Prob144_conwaylife.sv:37: error: the number of indices (2) is greater than the number of dimensions (1).
build/Prob144_conwaylife/Prob144_conwaylife.sv:39: error: the number of indices (2) is greater than the number of dimensions (1).
build/Prob144_conwaylife/Prob144_conwaylife.sv:39: error: All but the final index in a chain of indices must be a single value, not a range.
14 error(s) during elaboration.

Processing Prob031_dff...
Successfully processed Prob031_dff (passed both syntax and functional checks)
Processing Prob032_vector0...
Successfully processed Prob032_vector0 (passed both syntax and functional checks)
Processing Prob033_ece241_2014_q1c...
Successfully processed Prob033_ece241_2014_q1c (passed both syntax and functional checks)
Processing Prob067_countslow...
Successfully processed Prob067_countslow (passed both syntax and functional checks)
Processing Prob068_countbcd...
Functional verification failed for Prob068_countbcd
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob068_countbcd_test.sv:68: $finish called at 199026 (1ps)
Hint: Output 'ena' has 5484 mismatches. First mismatch occurred at time 260.
Hint: Output 'q' has 39660 mismatches. First mismatch occurred at time 170.
Hint: Total mismatched samples is 39660 out of 39805 samples

Simulation finished at 199026 ps
Mismatches: 39660 in 39805 samples

Processing Prob069_truthtable1...
Successfully processed Prob069_truthtable1 (passed both syntax and functional checks)
Processing Prob106_always_nolatches...
Successfully processed Prob106_always_nolatches (passed both syntax and functional checks)
Processing Prob107_fsm1s...
Functional verification failed for Prob107_fsm1s
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
dataset_spec-to-rtl/Prob107_fsm1s_test.sv:70: $finish called at 1151 (1ps)
Hint: Output 'out' has 57 mismatches. First mismatch occurred at time 85.
Hint: Total mismatched samples is 57 out of 230 samples

Simulation finished at 1151 ps
Mismatches: 57 in 230 samples

Processing Prob108_rule90...
Successfully processed Prob108_rule90 (passed both syntax and functional checks)
Processing Prob151_review2015_fsm...
Functional verification failed for Prob151_review2015_fsm
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?
dataset_spec-to-rtl/Prob151_review2015_fsm_test.sv:76: $finish called at 25346 (1ps)
Hint: Output 'shift_ena' has 763 mismatches. First mismatch occurred at time 90.
Hint: Output 'counting' has 823 mismatches. First mismatch occurred at time 130.
Hint: Output 'done' has 464 mismatches. First mismatch occurred at time 180.
Hint: Total mismatched samples is 1193 out of 5069 samples

Simulation finished at 25346 ps
Mismatches: 1193 in 5069 samples

Processing Prob152_lemmings3...
Error processing Prob152_lemmings3:
Command failed: iverilog -g2012 -Wall -o build/Prob152_lemmings3/Prob152_lemmings3 build/Prob152_lemmings3/Prob152_lemmings3.sv dataset_spec-to-rtl/Prob152_lemmings3_ref.sv dataset_spec-to-rtl/Prob152_lemmings3_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob152_lemmings3_ref.sv:2
       :   -- module TopModule declared here: build/Prob152_lemmings3/Prob152_lemmings3.sv:2
build/Prob152_lemmings3/Prob152_lemmings3.sv:64: error: This assignment requires an explicit cast.
build/Prob152_lemmings3/Prob152_lemmings3.sv:74: error: This assignment requires an explicit cast.
2 error(s) during elaboration.

Processing Prob153_gshare...
Functional verification failed for Prob153_gshare
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset doesn't seem to be working.
dataset_spec-to-rtl/Prob153_gshare_test.sv:161: $finish called at 5416 (1ps)
Hint: Output 'predict_taken' has 610 mismatches. First mismatch occurred at time 20.
Hint: Output 'predict_history' has 599 mismatches. First mismatch occurred at time 30.
Hint: Total mismatched samples is 610 out of 1083 samples

Simulation finished at 5416 ps
Mismatches: 610 in 1083 samples

Processing Prob037_review2015_count1k...
Successfully processed Prob037_review2015_count1k (passed both syntax and functional checks)
Processing Prob038_count15...
Functional verification failed for Prob038_count15
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset should be synchronous, but doesn't appear to be.
dataset_spec-to-rtl/Prob038_count15_test.sv:64: $finish called at 2106 (1ps)
Hint: Output 'q' has 185 mismatches. First mismatch occurred at time 65.
Hint: Total mismatched samples is 185 out of 421 samples

Simulation finished at 2106 ps
Mismatches: 185 in 421 samples

Processing Prob039_always_if...
Successfully processed Prob039_always_if (passed both syntax and functional checks)
Processing Prob079_fsm3onehot...
Successfully processed Prob079_fsm3onehot (passed both syntax and functional checks)
Processing Prob080_timer...
Successfully processed Prob080_timer (passed both syntax and functional checks)
Processing Prob081_7458...
Successfully processed Prob081_7458 (passed both syntax and functional checks)
Processing Prob121_2014_q3bfsm...
Error processing Prob121_2014_q3bfsm:
Command failed: iverilog -g2012 -Wall -o build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv dataset_spec-to-rtl/Prob121_2014_q3bfsm_ref.sv dataset_spec-to-rtl/Prob121_2014_q3bfsm_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob121_2014_q3bfsm_ref.sv:2
       :   -- module TopModule declared here: build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:2
build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:36: error: This assignment requires an explicit cast.
build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:40: error: This assignment requires an explicit cast.
build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:44: error: This assignment requires an explicit cast.
build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:48: error: This assignment requires an explicit cast.
build/Prob121_2014_q3bfsm/Prob121_2014_q3bfsm.sv:52: error: This assignment requires an explicit cast.
5 error(s) during elaboration.

Processing Prob122_kmap4...
Successfully processed Prob122_kmap4 (passed both syntax and functional checks)
Processing Prob123_bugs_addsubz...
Successfully processed Prob123_bugs_addsubz (passed both syntax and functional checks)
Processing Prob154_fsm_ps2data...
Functional verification failed for Prob154_fsm_ps2data
Simulation output: VCD info: dumpfile wave.vcd opened for output.
dataset_spec-to-rtl/Prob154_fsm_ps2data_test.sv:31: $finish called at 8096 (1ps)
Hint: Output 'out_bytes' has 317 mismatches. First mismatch occurred at time 240.
Hint: Output 'done' has 491 mismatches. First mismatch occurred at time 240.
Hint: Total mismatched samples is 491 out of 1619 samples

Simulation finished at 8096 ps
Mismatches: 491 in 1619 samples

Processing Prob155_lemmings4...
Error processing Prob155_lemmings4:
Command failed: iverilog -g2012 -Wall -o build/Prob155_lemmings4/Prob155_lemmings4 build/Prob155_lemmings4/Prob155_lemmings4.sv dataset_spec-to-rtl/Prob155_lemmings4_ref.sv dataset_spec-to-rtl/Prob155_lemmings4_test.sv
Error: warning: Some design elements have no explicit time unit and/or
       : time precision. This may cause confusing timing results.
       : Affected design elements are:
       :   -- module RefModule declared here: dataset_spec-to-rtl/Prob155_lemmings4_ref.sv:2
       :   -- module TopModule declared here: build/Prob155_lemmings4/Prob155_lemmings4.sv:2
build/Prob155_lemmings4/Prob155_lemmings4.sv:74: error: This assignment requires an explicit cast.
1 error(s) during elaboration.

Processing Prob156_review2015_fancytimer...
Functional verification failed for Prob156_review2015_fancytimer
Simulation output: VCD info: dumpfile wave.vcd opened for output.
Hint: The first test case should count for 2000 cycles. Your circuit counted 0
Hint: The second test case should count for 15000 cycles. Your circuit counted 0
Hint: Your FSM didn't pass the sample timing diagram posted with the problem statement. Perhaps try debugging that?
TIMEOUT
dataset_spec-to-rtl/Prob156_review2015_fancytimer_test.sv:216: $finish called at 1000000 (1ps)
Hint: Output 'count' has 183573 mismatches. First mismatch occurred at time 130.
Hint: Output 'counting' has 198551 mismatches. First mismatch occurred at time 130.
Hint: Output 'done' has 524 mismatches. First mismatch occurred at time 20130.
Hint: Total mismatched samples is 199075 out of 200000 samples

Simulation finished at 1000000 ps
Mismatches: 199075 in 200000 samples


Completed 88/156 problems successfully
