

================================================================
== Vitis HLS Report for 'dense_single_ap_fixed_8_1_4_0_0_ap_fixed_8_1_5_3_0_config6_s'
================================================================
* Date:           Tue Sep 19 13:54:03 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.361 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1542|     1542|  6.168 us|  6.168 us|  1542|  1542|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |                                                                             |                                                                 |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |                                   Instance                                  |                              Module                             |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2_fu_2081  |dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2  |     1029|     1029|  4.116 us|  4.116 us|  1029|  1029|       no|
        +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   512|     4181|     9327|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     5422|    -|
|Register             |        -|     -|      517|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|   512|     4698|    14751|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    17|       ~0|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     5|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+------+-----+
    |                                   Instance                                  |                              Module                             | BRAM_18K| DSP |  FF  |  LUT | URAM|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+------+-----+
    |grp_dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2_fu_2081  |dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2  |        0|  512|  4181|  9327|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+------+-----+
    |Total                                                                        |                                                                 |        0|  512|  4181|  9327|    0|
    +-----------------------------------------------------------------------------+-----------------------------------------------------------------+---------+-----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+------+-----------+-----+-----------+
    |        Name       |  LUT | Input Size| Bits| Total Bits|
    +-------------------+------+-----------+-----+-----------+
    |ap_NS_fsm          |  2693|        515|    1|        515|
    |ap_done            |     9|          2|    1|          2|
    |layer3_cpy24_read  |     9|          2|    1|          2|
    |layer6_out6_blk_n  |     9|          2|    1|          2|
    |layer6_out6_din    |  2693|        513|    8|       4104|
    |real_start         |     9|          2|    1|          2|
    +-------------------+------+-----------+-----+-----------+
    |Total              |  5422|       1036|   13|       4627|
    +-------------------+------+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                           Name                                           |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                                                                 |  514|   0|  514|          0|
    |ap_done_reg                                                                               |    1|   0|    1|          0|
    |grp_dense_single_ap_fixed_ap_fixed_config6_Pipeline_VITIS_LOOP_60_2_fu_2081_ap_start_reg  |    1|   0|    1|          0|
    |start_once_reg                                                                            |    1|   0|    1|          0|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                     |  517|   0|  517|          0|
    +------------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|          RTL Ports          | Dir | Bits |  Protocol  |                              Source Object                              |    C Type    |
+-----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+
|ap_clk                       |   in|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_rst                       |   in|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_start                     |   in|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|start_full_n                 |   in|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_done                      |  out|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_continue                  |   in|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_idle                      |  out|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|ap_ready                     |  out|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|start_out                    |  out|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|start_write                  |  out|     1|  ap_ctrl_hs|  dense_single<ap_fixed<8, 1, 4, 0, 0>, ap_fixed<8, 1, 5, 3, 0>, config6>|  return value|
|layer3_cpy24_dout            |   in|     8|     ap_fifo|                                                             layer3_cpy24|       pointer|
|layer3_cpy24_num_data_valid  |   in|     2|     ap_fifo|                                                             layer3_cpy24|       pointer|
|layer3_cpy24_fifo_cap        |   in|     2|     ap_fifo|                                                             layer3_cpy24|       pointer|
|layer3_cpy24_empty_n         |   in|     1|     ap_fifo|                                                             layer3_cpy24|       pointer|
|layer3_cpy24_read            |  out|     1|     ap_fifo|                                                             layer3_cpy24|       pointer|
|layer6_out6_din              |  out|     8|     ap_fifo|                                                              layer6_out6|       pointer|
|layer6_out6_num_data_valid   |   in|     2|     ap_fifo|                                                              layer6_out6|       pointer|
|layer6_out6_fifo_cap         |   in|     2|     ap_fifo|                                                              layer6_out6|       pointer|
|layer6_out6_full_n           |   in|     1|     ap_fifo|                                                              layer6_out6|       pointer|
|layer6_out6_write            |  out|     1|     ap_fifo|                                                              layer6_out6|       pointer|
|w6_address0                  |  out|    10|   ap_memory|                                                                       w6|         array|
|w6_ce0                       |  out|     1|   ap_memory|                                                                       w6|         array|
|w6_q0                        |   in|  4096|   ap_memory|                                                                       w6|         array|
+-----------------------------+-----+------+------------+-------------------------------------------------------------------------+--------------+

