library verilog;
use verilog.vl_types.all;
entity median_3 is
    port(
        data1           : in     vl_logic_vector(19 downto 0);
        data2           : in     vl_logic_vector(19 downto 0);
        data3           : in     vl_logic_vector(19 downto 0);
        median          : out    vl_logic_vector(19 downto 0)
    );
end median_3;
