#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Tue Jul  9 14:23:07 2024
# Process ID: 491638
# Current directory: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework
# Command line: vivado generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.xpr
# Log file: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/vivado.log
# Journal file: /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/vivado.jou
# Running On        :binhkieudo-ASUS
# Platform          :Ubuntu
# Operating System  :Ubuntu 20.04.6 LTS
# Processor Detail  :Intel(R) Core(TM) i9-9820X CPU @ 3.30GHz
# CPU Frequency     :3300.000 MHz
# CPU Physical cores:10
# CPU Logical cores :20
# Host memory       :134739 MB
# Swap memory       :32767 MB
# Total Virtual     :167507 MB
# Available Virtual :144785 MB
#-----------------------------------------------------------
start_gui
open_project generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.xpr
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
file mkdir /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.srcs/sources_1/new
close [ open /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.srcs/sources_1/new/mymem.sv w ]
add_files /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.srcs/sources_1/new/mymem.sv
set_property file_type Verilog [get_files  /home/binhkieudo/Workspace/RISC-V/NewFramework/framework/generated-src/framework.fpga.vcu118.VCU118woDDRHarness.FourCoreRocketVCU118Config/VCU118woDDRHarness.srcs/sources_1/new/mymem.sv]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mymem [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 16
wait_on_run synth_1
