{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "ILA_V3",
                        "name": "core0",
                        "spec": "labtools_ila_v6",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "5457fc41552d5e08ac571ad95078db00",
                        "pins": [
                            {
                                "name": "probe0",
                                "id": 0,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "i_nRst",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_nRst[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 1,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 1,
                                "rightIndex": 1,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "i_ModelSync",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "i_ModelSync[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe0",
                                "id": 2,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 2,
                                "rightIndex": 3,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "iv_application_status",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "iv_application_status[2]"
                                            },
                                            {
                                                "name": "iv_application_status[1]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe1",
                                "id": 3,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/data[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe2",
                                "id": 4,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/fifo_Trig",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/fifo_Trig[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe3",
                                "id": 5,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 3,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/fifo_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/fifo_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe4",
                                "id": 6,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 4,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/fifo_tlast",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/fifo_tlast[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe5",
                                "id": 7,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 5,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/fifo_tvalid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/fifo_tvalid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe6",
                                "id": 8,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 6,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/input_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/input_tdata[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/input_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe7",
                                "id": 9,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 7,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/input_tlast",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/input_tlast[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe8",
                                "id": 10,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 8,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/input_tvalid__",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/input_tvalid__[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe9",
                                "id": 11,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 9,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/last",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/last[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe10",
                                "id": 12,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 32,
                                "portIndex": 10,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/out_data",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/out_data[32]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/out_data[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe11",
                                "id": 13,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 11,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/post_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/post_tdata[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/post_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe12",
                                "id": 14,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 12,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/post_tlast",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/post_tlast[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe13",
                                "id": 15,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 13,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/post_tvalid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/post_tvalid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe14",
                                "id": 16,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": true,
                                "leftIndex": 0,
                                "rightIndex": 31,
                                "portIndex": 14,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/pre_tdata",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/pre_tdata[31]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[30]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[29]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[28]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[27]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[26]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[25]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[24]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[23]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[22]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[21]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[20]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[19]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[18]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[17]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[16]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[15]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[14]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[13]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[12]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[11]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[10]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[9]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[8]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[7]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[6]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[5]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[4]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[3]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[2]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[1]"
                                            },
                                            {
                                                "name": "fpga_model_cw/pre_tdata[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe15",
                                "id": 17,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 15,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/pre_tlast",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/pre_tlast[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe16",
                                "id": 18,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 16,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/pre_tready",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/pre_tready[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe17",
                                "id": 19,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 17,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/pre_tvalid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/pre_tvalid[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe18",
                                "id": 20,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 18,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/ready",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/ready[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe19",
                                "id": 21,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 19,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/userTStep",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/userTStep[0]"
                                            }
                                        ]
                                    }
                                ]
                            },
                            {
                                "name": "probe20",
                                "id": 22,
                                "type": "DATA_TRIGGER",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 20,
                                "nets": [
                                    {
                                        "name": "fpga_model_cw/valid",
                                        "isBus": true,
                                        "subnets": [
                                            {
                                                "name": "fpga_model_cw/valid[0]"
                                            }
                                        ]
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}
