

================================================================
== Vivado HLS Report for 'cascadeClassifier'
================================================================
* Date:           Wed Jun 24 04:21:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        face
* Solution:       sol
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.378|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  120|  63712|  120|  63712|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-------+------------+-----------+-----------+---------+----------+
        |            |   Latency   |  Iteration |  Initiation Interval  |   Trip  |          |
        |  Loop Name | min |  max  |   Latency  |  achieved |   target  |  Count  | Pipelined|
        +------------+-----+-------+------------+-----------+-----------+---------+----------+
        |- Loop 1    |   16|     16|           1|          -|          -|       16|    no    |
        |- Stages    |  114|  63689| 114 ~ 2547 |          -|          -|  1 ~ 25 |    no    |
        | + Filters  |   99|   2532|   11 ~ 12  |          -|          -| 9 ~ 211 |    no    |
        +------------+-----+-------+------------+-----------+-----------+---------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 6 7 
7 --> 8 32 
8 --> 9 
9 --> 10 21 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 17 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 9 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 7 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.71>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%pt_y_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %pt_y)"   --->   Operation 33 'read' 'pt_y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%pt_x_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %pt_x)"   --->   Operation 34 'read' 'pt_x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln210 = trunc i31 %pt_x_read to i18" [face_detect_sw.cpp:210]   --->   Operation 35 'trunc' 'trunc_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln210_1 = trunc i31 %pt_y_read to i10" [face_detect_sw.cpp:210]   --->   Operation 36 'trunc' 'trunc_ln210_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln210_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln210_1, i8 0)" [face_detect_sw.cpp:210]   --->   Operation 37 'bitconcatenate' 'zext_ln210_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln210_2 = trunc i31 %pt_y_read to i12" [face_detect_sw.cpp:210]   --->   Operation 38 'trunc' 'trunc_ln210_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln210_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln210_2, i6 0)" [face_detect_sw.cpp:210]   --->   Operation 39 'bitconcatenate' 'zext_ln210_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.52ns)   --->   "%add_ln210 = add i18 %zext_ln210_cast, %zext_ln210_1_cast" [face_detect_sw.cpp:210]   --->   Operation 40 'add' 'add_ln210' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.52ns)   --->   "%add_ln210_1 = add i18 %trunc_ln210, %add_ln210" [face_detect_sw.cpp:210]   --->   Operation 41 'add' 'add_ln210_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i18 %add_ln210_1 to i64" [face_detect_sw.cpp:210]   --->   Operation 42 'zext' 'zext_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%SUM1_data_addr = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln210" [face_detect_sw.cpp:210]   --->   Operation 43 'getelementptr' 'SUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %zext_ln210" [face_detect_sw.cpp:205]   --->   Operation 44 'getelementptr' 'SQSUM1_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:205]   --->   Operation 45 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i31 %pt_x_read to i18" [face_detect_sw.cpp:205]   --->   Operation 46 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.52ns)   --->   "%add_ln210_6 = add i18 24, %trunc_ln205" [face_detect_sw.cpp:210]   --->   Operation 47 'add' 'add_ln210_6' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.52ns)   --->   "%add_ln210_2 = add i18 %add_ln210_6, %add_ln210" [face_detect_sw.cpp:210]   --->   Operation 48 'add' 'add_ln210_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln210 = sext i18 %add_ln210_2 to i64" [face_detect_sw.cpp:210]   --->   Operation 49 'sext' 'sext_ln210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%SUM1_data_addr_1 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210" [face_detect_sw.cpp:210]   --->   Operation 50 'getelementptr' 'SUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_1 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210" [face_detect_sw.cpp:205]   --->   Operation 51 'getelementptr' 'SQSUM1_data_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (2.66ns)   --->   "%SQSUM1_data_load_1 = load i32* %SQSUM1_data_addr_1, align 4" [face_detect_sw.cpp:205]   --->   Operation 52 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 53 [2/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:210]   --->   Operation 53 'load' 'SUM1_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_1 : Operation 54 [2/2] (2.66ns)   --->   "%SUM1_data_load_1 = load i32* %SUM1_data_addr_1, align 4" [face_detect_sw.cpp:210]   --->   Operation 54 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>

State 2 <SV = 1> <Delay = 7.48>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%pt_y_cast = zext i31 %pt_y_read to i32"   --->   Operation 55 'zext' 'pt_y_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/2] (2.66ns)   --->   "%SQSUM1_data_load = load i32* %SQSUM1_data_addr, align 4" [face_detect_sw.cpp:205]   --->   Operation 56 'load' 'SQSUM1_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 57 [1/2] (2.66ns)   --->   "%SQSUM1_data_load_1 = load i32* %SQSUM1_data_addr_1, align 4" [face_detect_sw.cpp:205]   --->   Operation 57 'load' 'SQSUM1_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 58 [1/1] (1.76ns)   --->   "%add_ln205 = add nsw i32 24, %pt_y_cast" [face_detect_sw.cpp:205]   --->   Operation 58 'add' 'add_ln205' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln210_3 = trunc i32 %add_ln205 to i10" [face_detect_sw.cpp:210]   --->   Operation 59 'trunc' 'trunc_ln210_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln210_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln210_3, i8 0)" [face_detect_sw.cpp:210]   --->   Operation 60 'bitconcatenate' 'sext_ln210_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln210_4 = trunc i32 %add_ln205 to i12" [face_detect_sw.cpp:210]   --->   Operation 61 'trunc' 'trunc_ln210_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln210_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln210_4, i6 0)" [face_detect_sw.cpp:210]   --->   Operation 62 'bitconcatenate' 'sext_ln210_1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.52ns)   --->   "%add_ln210_3 = add i18 %sext_ln210_cast, %sext_ln210_1_cast" [face_detect_sw.cpp:210]   --->   Operation 63 'add' 'add_ln210_3' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.52ns)   --->   "%add_ln210_4 = add i18 %trunc_ln210, %add_ln210_3" [face_detect_sw.cpp:210]   --->   Operation 64 'add' 'add_ln210_4' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln210_1 = sext i18 %add_ln210_4 to i64" [face_detect_sw.cpp:210]   --->   Operation 65 'sext' 'sext_ln210_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%SUM1_data_addr_2 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210_1" [face_detect_sw.cpp:210]   --->   Operation 66 'getelementptr' 'SUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.52ns)   --->   "%add_ln210_5 = add i18 %add_ln210_6, %add_ln210_3" [face_detect_sw.cpp:210]   --->   Operation 67 'add' 'add_ln210_5' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln210_2 = sext i18 %add_ln210_5 to i64" [face_detect_sw.cpp:210]   --->   Operation 68 'sext' 'sext_ln210_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%SUM1_data_addr_3 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln210_2" [face_detect_sw.cpp:210]   --->   Operation 69 'getelementptr' 'SUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_2 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210_1" [face_detect_sw.cpp:205]   --->   Operation 70 'getelementptr' 'SQSUM1_data_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%SQSUM1_data_addr_3 = getelementptr [76800 x i32]* %SQSUM1_data, i64 0, i64 %sext_ln210_2" [face_detect_sw.cpp:205]   --->   Operation 71 'getelementptr' 'SQSUM1_data_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [2/2] (2.66ns)   --->   "%SQSUM1_data_load_2 = load i32* %SQSUM1_data_addr_2, align 4" [face_detect_sw.cpp:205]   --->   Operation 72 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 73 [2/2] (2.66ns)   --->   "%SQSUM1_data_load_3 = load i32* %SQSUM1_data_addr_3, align 4" [face_detect_sw.cpp:205]   --->   Operation 73 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 74 [1/1] (1.78ns)   --->   "%sub_ln205 = sub i32 %SQSUM1_data_load, %SQSUM1_data_load_1" [face_detect_sw.cpp:205]   --->   Operation 74 'sub' 'sub_ln205' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (2.66ns)   --->   "%SUM1_data_load = load i32* %SUM1_data_addr, align 4" [face_detect_sw.cpp:210]   --->   Operation 75 'load' 'SUM1_data_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 76 [1/2] (2.66ns)   --->   "%SUM1_data_load_1 = load i32* %SUM1_data_addr_1, align 4" [face_detect_sw.cpp:210]   --->   Operation 76 'load' 'SUM1_data_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 77 [2/2] (2.66ns)   --->   "%SUM1_data_load_2 = load i32* %SUM1_data_addr_2, align 4" [face_detect_sw.cpp:210]   --->   Operation 77 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 78 [2/2] (2.66ns)   --->   "%SUM1_data_load_3 = load i32* %SUM1_data_addr_3, align 4" [face_detect_sw.cpp:210]   --->   Operation 78 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_2 : Operation 79 [1/1] (1.78ns)   --->   "%sub_ln210 = sub i32 %SUM1_data_load, %SUM1_data_load_1" [face_detect_sw.cpp:210]   --->   Operation 79 'sub' 'sub_ln210' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.44>
ST_3 : Operation 80 [1/2] (2.66ns)   --->   "%SQSUM1_data_load_2 = load i32* %SQSUM1_data_addr_2, align 4" [face_detect_sw.cpp:205]   --->   Operation 80 'load' 'SQSUM1_data_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 81 [1/2] (2.66ns)   --->   "%SQSUM1_data_load_3 = load i32* %SQSUM1_data_addr_3, align 4" [face_detect_sw.cpp:205]   --->   Operation 81 'load' 'SQSUM1_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln205_1 = sub i32 %sub_ln205, %SQSUM1_data_load_2" [face_detect_sw.cpp:205]   --->   Operation 82 'sub' 'sub_ln205_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%stddev = add i32 %SQSUM1_data_load_3, %sub_ln205_1" [face_detect_sw.cpp:205]   --->   Operation 83 'add' 'stddev' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [1/2] (2.66ns)   --->   "%SUM1_data_load_2 = load i32* %SUM1_data_addr_2, align 4" [face_detect_sw.cpp:210]   --->   Operation 84 'load' 'SUM1_data_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 85 [1/2] (2.66ns)   --->   "%SUM1_data_load_3 = load i32* %SUM1_data_addr_3, align 4" [face_detect_sw.cpp:210]   --->   Operation 85 'load' 'SUM1_data_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln210_1 = sub i32 %sub_ln210, %SUM1_data_load_2" [face_detect_sw.cpp:210]   --->   Operation 86 'sub' 'sub_ln210_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%mean = add i32 %SUM1_data_load_3, %sub_ln210_1" [face_detect_sw.cpp:210]   --->   Operation 87 'add' 'mean' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.58>
ST_4 : Operation 88 [1/1] (6.58ns)   --->   "%mul_ln216 = mul nsw i32 %mean, %mean" [face_detect_sw.cpp:216]   --->   Operation 88 'mul' 'mul_ln216' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.38>
ST_5 : Operation 89 [1/1] (0.00ns)   --->   "%pt_x_cast = zext i31 %pt_x_read to i32"   --->   Operation 89 'zext' 'pt_x_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%shl_ln215 = shl i32 %stddev, 9" [face_detect_sw.cpp:215]   --->   Operation 90 'shl' 'shl_ln215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln215_1 = shl i32 %stddev, 6" [face_detect_sw.cpp:215]   --->   Operation 91 'shl' 'shl_ln215_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%stddev_1 = add i32 %shl_ln215_1, %shl_ln215" [face_detect_sw.cpp:215]   --->   Operation 92 'add' 'stddev_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 93 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%stddev_2 = sub nsw i32 %stddev_1, %mul_ln216" [face_detect_sw.cpp:216]   --->   Operation 93 'sub' 'stddev_2' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 94 [1/1] (1.54ns)   --->   "%icmp_ln218 = icmp sgt i32 %stddev_2, 0" [face_detect_sw.cpp:218]   --->   Operation 94 'icmp' 'icmp_ln218' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (1.06ns)   --->   "br i1 %icmp_ln218, label %.preheader.preheader, label %._crit_edge" [face_detect_sw.cpp:218]   --->   Operation 95 'br' <Predicate = true> <Delay = 1.06>
ST_5 : Operation 96 [1/1] (1.06ns)   --->   "br label %.preheader" [face_detect_sw.cpp:220]   --->   Operation 96 'br' <Predicate = (icmp_ln218)> <Delay = 1.06>

State 6 <SV = 5> <Delay = 2.41>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%c_0_i = phi i32 [ %c_2, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 97 'phi' 'c_0_i' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%stddev_3 = phi i32 [ %a, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 98 'phi' 'stddev_3' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ %i_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 99 'phi' 'i_0_i' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_i = phi i32 [ %shl_ln429, %_ifconv ], [ %stddev_2, %.preheader.preheader ]"   --->   Operation 100 'phi' 'p_0_i' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.11ns)   --->   "%icmp_ln423 = icmp eq i5 %i_0_i, -16" [face_detect_sw.cpp:423->face_detect_sw.cpp:220]   --->   Operation 101 'icmp' 'icmp_ln423' <Predicate = (icmp_ln218)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind"   --->   Operation 102 'speclooptripcount' 'empty' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 103 [1/1] (1.33ns)   --->   "%i_1 = add i5 %i_0_i, 1" [face_detect_sw.cpp:423->face_detect_sw.cpp:220]   --->   Operation 103 'add' 'i_1' <Predicate = (icmp_ln218)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br i1 %icmp_ln423, label %._crit_edge.loopexit, label %_ifconv" [face_detect_sw.cpp:423->face_detect_sw.cpp:220]   --->   Operation 104 'br' <Predicate = (icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln425 = trunc i32 %c_0_i to i30" [face_detect_sw.cpp:425->face_detect_sw.cpp:220]   --->   Operation 105 'trunc' 'trunc_ln425' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%lshr_ln = call i2 @_ssdm_op_PartSelect.i2.i32.i32.i32(i32 %p_0_i, i32 30, i32 31)" [face_detect_sw.cpp:427->face_detect_sw.cpp:220]   --->   Operation 106 'partselect' 'lshr_ln' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%c = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %trunc_ln425, i2 %lshr_ln)" [face_detect_sw.cpp:427->face_detect_sw.cpp:220]   --->   Operation 107 'bitconcatenate' 'c' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln429 = shl i32 %p_0_i, 2" [face_detect_sw.cpp:429->face_detect_sw.cpp:220]   --->   Operation 108 'shl' 'shl_ln429' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln431 = shl i32 %stddev_3, 2" [face_detect_sw.cpp:431->face_detect_sw.cpp:220]   --->   Operation 109 'shl' 'shl_ln431' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%b = or i32 %shl_ln431, 1" [face_detect_sw.cpp:431->face_detect_sw.cpp:220]   --->   Operation 110 'or' 'b' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.54ns)   --->   "%icmp_ln432 = icmp ult i32 %c, %b" [face_detect_sw.cpp:432->face_detect_sw.cpp:220]   --->   Operation 111 'icmp' 'icmp_ln432' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (1.78ns)   --->   "%c_1 = sub i32 %c, %b" [face_detect_sw.cpp:434->face_detect_sw.cpp:220]   --->   Operation 112 'sub' 'c_1' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [1/1] (0.63ns)   --->   "%c_2 = select i1 %icmp_ln432, i32 %c, i32 %c_1" [face_detect_sw.cpp:432->face_detect_sw.cpp:220]   --->   Operation 113 'select' 'c_2' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 114 [1/1] (0.61ns)   --->   "%xor_ln432 = xor i1 %icmp_ln432, true" [face_detect_sw.cpp:432->face_detect_sw.cpp:220]   --->   Operation 114 'xor' 'xor_ln432' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln432 = trunc i32 %stddev_3 to i31" [face_detect_sw.cpp:432->face_detect_sw.cpp:220]   --->   Operation 115 'trunc' 'trunc_ln432' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%a = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 %trunc_ln432, i1 %xor_ln432)" [face_detect_sw.cpp:432->face_detect_sw.cpp:220]   --->   Operation 116 'bitconcatenate' 'a' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "br label %.preheader" [face_detect_sw.cpp:423->face_detect_sw.cpp:220]   --->   Operation 117 'br' <Predicate = (icmp_ln218 & !icmp_ln423)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (1.06ns)   --->   "br label %._crit_edge"   --->   Operation 118 'br' <Predicate = (icmp_ln218 & icmp_ln423)> <Delay = 1.06>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%stddev_assign = phi i32 [ 1, %0 ], [ %stddev_3, %._crit_edge.loopexit ]"   --->   Operation 119 'phi' 'stddev_assign' <Predicate = (icmp_ln423) | (!icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%stage_sum_1 = alloca i32"   --->   Operation 120 'alloca' 'stage_sum_1' <Predicate = (icmp_ln423) | (!icmp_ln218)> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (1.06ns)   --->   "store i32 0, i32* %stage_sum_1" [face_detect_sw.cpp:232]   --->   Operation 121 'store' <Predicate = (icmp_ln423) | (!icmp_ln218)> <Delay = 1.06>
ST_6 : Operation 122 [1/1] (1.06ns)   --->   "br label %1" [face_detect_sw.cpp:232]   --->   Operation 122 'br' <Predicate = (icmp_ln423) | (!icmp_ln218)> <Delay = 1.06>

State 7 <SV = 6> <Delay = 2.66>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%haar_counter_0 = phi i13 [ 0, %._crit_edge ], [ %haar_counter, %Stages_end ]"   --->   Operation 123 'phi' 'haar_counter_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %._crit_edge ], [ %i, %Stages_end ]"   --->   Operation 124 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (1.11ns)   --->   "%icmp_ln232 = icmp ult i5 %i_0, -7" [face_detect_sw.cpp:232]   --->   Operation 125 'icmp' 'icmp_ln232' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 25, i64 13)"   --->   Operation 126 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.33ns)   --->   "%i = add i5 %i_0, 1" [face_detect_sw.cpp:232]   --->   Operation 127 'add' 'i' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "br i1 %icmp_ln232, label %Stages_begin, label %.loopexit.loopexit" [face_detect_sw.cpp:232]   --->   Operation 128 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln233 = zext i5 %i_0 to i64" [face_detect_sw.cpp:233]   --->   Operation 129 'zext' 'zext_ln233' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%stages_array_addr = getelementptr [25 x i8]* @stages_array, i64 0, i64 %zext_ln233" [face_detect_sw.cpp:233]   --->   Operation 130 'getelementptr' 'stages_array_addr' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_7 : Operation 131 [2/2] (2.66ns)   --->   "%stages_array_load = load i8* %stages_array_addr, align 1" [face_detect_sw.cpp:233]   --->   Operation 131 'load' 'stages_array_load' <Predicate = (icmp_ln232)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_7 : Operation 132 [1/1] (1.06ns)   --->   "br label %.loopexit"   --->   Operation 132 'br' <Predicate = (!icmp_ln232)> <Delay = 1.06>

State 8 <SV = 7> <Delay = 4.11>
ST_8 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str3) nounwind" [face_detect_sw.cpp:232]   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str3)" [face_detect_sw.cpp:232]   --->   Operation 134 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 135 [1/2] (2.66ns)   --->   "%stages_array_load = load i8* %stages_array_addr, align 1" [face_detect_sw.cpp:233]   --->   Operation 135 'load' 'stages_array_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_8 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln233_1 = zext i8 %stages_array_load to i13" [face_detect_sw.cpp:233]   --->   Operation 136 'zext' 'zext_ln233_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (1.45ns)   --->   "%haar_counter = add i13 %zext_ln233_1, %haar_counter_0" [face_detect_sw.cpp:289]   --->   Operation 137 'add' 'haar_counter' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 138 [1/1] (0.00ns)   --->   "%empty_14 = trunc i13 %haar_counter_0 to i8" [face_detect_sw.cpp:289]   --->   Operation 138 'trunc' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 139 [1/1] (1.39ns)   --->   "%add_ln233 = add i8 %empty_14, %stages_array_load" [face_detect_sw.cpp:233]   --->   Operation 139 'add' 'add_ln233' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (1.06ns)   --->   "br label %2" [face_detect_sw.cpp:233]   --->   Operation 140 'br' <Predicate = true> <Delay = 1.06>

State 9 <SV = 8> <Delay = 2.66>
ST_9 : Operation 141 [1/1] (0.00ns)   --->   "%haar_counter_assign = phi i13 [ %haar_counter_0, %Stages_begin ], [ %add_ln289, %_ifconv1 ]" [face_detect_sw.cpp:289]   --->   Operation 141 'phi' 'haar_counter_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 142 [1/1] (0.00ns)   --->   "%j_0 = phi i8 [ 0, %Stages_begin ], [ %j, %_ifconv1 ]"   --->   Operation 142 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 143 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 211, i64 0)"   --->   Operation 143 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln233 = trunc i13 %haar_counter_assign to i8" [face_detect_sw.cpp:233]   --->   Operation 144 'trunc' 'trunc_ln233' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 145 [1/1] (1.22ns)   --->   "%icmp_ln233 = icmp eq i8 %trunc_ln233, %add_ln233" [face_detect_sw.cpp:233]   --->   Operation 145 'icmp' 'icmp_ln233' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 146 [1/1] (1.39ns)   --->   "%j = add i8 1, %j_0" [face_detect_sw.cpp:233]   --->   Operation 146 'add' 'j' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 147 [1/1] (0.00ns)   --->   "br i1 %icmp_ln233, label %6, label %3" [face_detect_sw.cpp:233]   --->   Operation 147 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 148 [1/1] (1.22ns)   --->   "%icmp_ln235 = icmp eq i8 %j_0, 0" [face_detect_sw.cpp:235]   --->   Operation 148 'icmp' 'icmp_ln235' <Predicate = (!icmp_ln233)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln242 = zext i13 %haar_counter_assign to i64" [face_detect_sw.cpp:242]   --->   Operation 149 'zext' 'zext_ln242' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "%rectangles_array0_ad = getelementptr [2913 x i5]* @rectangles_array0, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:242]   --->   Operation 150 'getelementptr' 'rectangles_array0_ad' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_9 : Operation 151 [2/2] (2.66ns)   --->   "%rectangles_array0_lo = load i5* %rectangles_array0_ad, align 1" [face_detect_sw.cpp:242]   --->   Operation 151 'load' 'rectangles_array0_lo' <Predicate = (!icmp_ln233)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_9 : Operation 152 [1/1] (0.00ns)   --->   "%rectangles_array1_ad = getelementptr [2913 x i5]* @rectangles_array1, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:244]   --->   Operation 152 'getelementptr' 'rectangles_array1_ad' <Predicate = (!icmp_ln233)> <Delay = 0.00>
ST_9 : Operation 153 [2/2] (2.66ns)   --->   "%rectangles_array1_lo = load i5* %rectangles_array1_ad, align 1" [face_detect_sw.cpp:244]   --->   Operation 153 'load' 'rectangles_array1_lo' <Predicate = (!icmp_ln233)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_9 : Operation 154 [1/1] (0.00ns)   --->   "%stages_thresh_array_s = getelementptr [25 x i12]* @stages_thresh_array, i64 0, i64 %zext_ln233" [face_detect_sw.cpp:294]   --->   Operation 154 'getelementptr' 'stages_thresh_array_s' <Predicate = (icmp_ln233)> <Delay = 0.00>
ST_9 : Operation 155 [2/2] (2.66ns)   --->   "%stages_thresh_array_1 = load i12* %stages_thresh_array_s, align 2" [face_detect_sw.cpp:294]   --->   Operation 155 'load' 'stages_thresh_array_1' <Predicate = (icmp_ln233)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 10 <SV = 9> <Delay = 2.66>
ST_10 : Operation 156 [1/2] (2.66ns)   --->   "%rectangles_array0_lo = load i5* %rectangles_array0_ad, align 1" [face_detect_sw.cpp:242]   --->   Operation 156 'load' 'rectangles_array0_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%rectangles_array2_ad = getelementptr [2913 x i5]* @rectangles_array2, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:243]   --->   Operation 157 'getelementptr' 'rectangles_array2_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (2.66ns)   --->   "%tr0_width = load i5* %rectangles_array2_ad, align 1" [face_detect_sw.cpp:243]   --->   Operation 158 'load' 'tr0_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_10 : Operation 159 [1/2] (2.66ns)   --->   "%rectangles_array1_lo = load i5* %rectangles_array1_ad, align 1" [face_detect_sw.cpp:244]   --->   Operation 159 'load' 'rectangles_array1_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%rectangles_array3_ad = getelementptr [2913 x i5]* @rectangles_array3, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:245]   --->   Operation 160 'getelementptr' 'rectangles_array3_ad' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 161 [2/2] (2.66ns)   --->   "%tr0_height = load i5* %rectangles_array3_ad, align 1" [face_detect_sw.cpp:245]   --->   Operation 161 'load' 'tr0_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 11 <SV = 10> <Delay = 8.37>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln242_1 = zext i5 %rectangles_array0_lo to i32" [face_detect_sw.cpp:242]   --->   Operation 162 'zext' 'zext_ln242_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (1.76ns)   --->   "%tr0_x = add nsw i32 %pt_x_cast, %zext_ln242_1" [face_detect_sw.cpp:242]   --->   Operation 163 'add' 'tr0_x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 164 [1/2] (2.66ns)   --->   "%tr0_width = load i5* %rectangles_array2_ad, align 1" [face_detect_sw.cpp:243]   --->   Operation 164 'load' 'tr0_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln244 = zext i5 %rectangles_array1_lo to i32" [face_detect_sw.cpp:244]   --->   Operation 165 'zext' 'zext_ln244' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (1.76ns)   --->   "%tr0_y = add nsw i32 %pt_y_cast, %zext_ln244" [face_detect_sw.cpp:244]   --->   Operation 166 'add' 'tr0_y' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/2] (2.66ns)   --->   "%tr0_height = load i5* %rectangles_array3_ad, align 1" [face_detect_sw.cpp:245]   --->   Operation 167 'load' 'tr0_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i5 %tr0_height to i32" [face_detect_sw.cpp:245]   --->   Operation 168 'zext' 'zext_ln245' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%rectangles_array4_ad = getelementptr [2913 x i5]* @rectangles_array4, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:247]   --->   Operation 169 'getelementptr' 'rectangles_array4_ad' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [2/2] (2.66ns)   --->   "%rectangles_array4_lo = load i5* %rectangles_array4_ad, align 1" [face_detect_sw.cpp:247]   --->   Operation 170 'load' 'rectangles_array4_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%rectangles_array5_ad = getelementptr [2913 x i5]* @rectangles_array5, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:249]   --->   Operation 171 'getelementptr' 'rectangles_array5_ad' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [2/2] (2.66ns)   --->   "%rectangles_array5_lo = load i5* %rectangles_array5_ad, align 1" [face_detect_sw.cpp:249]   --->   Operation 172 'load' 'rectangles_array5_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %tr0_x to i18" [face_detect_sw.cpp:257]   --->   Operation 173 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %tr0_y to i10" [face_detect_sw.cpp:257]   --->   Operation 174 'trunc' 'trunc_ln257_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln257_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln257_1, i8 0)" [face_detect_sw.cpp:257]   --->   Operation 175 'bitconcatenate' 'zext_ln257_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = trunc i32 %tr0_y to i12" [face_detect_sw.cpp:257]   --->   Operation 176 'trunc' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln257_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln257_2, i6 0)" [face_detect_sw.cpp:257]   --->   Operation 177 'bitconcatenate' 'zext_ln257_2_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (1.52ns)   --->   "%add_ln257 = add i18 %zext_ln257_1_cast, %zext_ln257_2_cast" [face_detect_sw.cpp:257]   --->   Operation 178 'add' 'add_ln257' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 179 [1/1] (1.52ns)   --->   "%add_ln257_1 = add i18 %trunc_ln257, %add_ln257" [face_detect_sw.cpp:257]   --->   Operation 179 'add' 'add_ln257_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i18 %add_ln257_1 to i64" [face_detect_sw.cpp:257]   --->   Operation 180 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%SUM1_data_addr_4 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln257" [face_detect_sw.cpp:257]   --->   Operation 181 'getelementptr' 'SUM1_data_addr_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [2/2] (2.66ns)   --->   "%SUM1_data_load_4 = load i32* %SUM1_data_addr_4, align 4" [face_detect_sw.cpp:257]   --->   Operation 182 'load' 'SUM1_data_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln258 = zext i5 %tr0_width to i18" [face_detect_sw.cpp:258]   --->   Operation 183 'zext' 'zext_ln258' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln258 = trunc i32 %tr0_x to i18" [face_detect_sw.cpp:258]   --->   Operation 184 'trunc' 'trunc_ln258' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (1.52ns)   --->   "%add_ln258 = add i18 %trunc_ln258, %zext_ln258" [face_detect_sw.cpp:258]   --->   Operation 185 'add' 'add_ln258' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/1] (1.52ns)   --->   "%add_ln258_1 = add i18 %add_ln258, %add_ln257" [face_detect_sw.cpp:258]   --->   Operation 186 'add' 'add_ln258_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln258 = sext i18 %add_ln258_1 to i64" [face_detect_sw.cpp:258]   --->   Operation 187 'sext' 'sext_ln258' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%SUM1_data_addr_5 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln258" [face_detect_sw.cpp:258]   --->   Operation 188 'getelementptr' 'SUM1_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [2/2] (2.66ns)   --->   "%SUM1_data_load_5 = load i32* %SUM1_data_addr_5, align 4" [face_detect_sw.cpp:258]   --->   Operation 189 'load' 'SUM1_data_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_11 : Operation 190 [1/1] (1.78ns)   --->   "%add_ln259 = add nsw i32 %tr0_y, %zext_ln245" [face_detect_sw.cpp:259]   --->   Operation 190 'add' 'add_ln259' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%trunc_ln259 = trunc i32 %add_ln259 to i10" [face_detect_sw.cpp:259]   --->   Operation 191 'trunc' 'trunc_ln259' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln259_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln259, i8 0)" [face_detect_sw.cpp:259]   --->   Operation 192 'bitconcatenate' 'sext_ln259_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%trunc_ln259_1 = trunc i32 %add_ln259 to i12" [face_detect_sw.cpp:259]   --->   Operation 193 'trunc' 'trunc_ln259_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln259_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln259_1, i6 0)" [face_detect_sw.cpp:259]   --->   Operation 194 'bitconcatenate' 'sext_ln259_1_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (1.52ns)   --->   "%add_ln259_1 = add i18 %sext_ln259_cast, %sext_ln259_1_cast" [face_detect_sw.cpp:259]   --->   Operation 195 'add' 'add_ln259_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 196 [1/1] (1.52ns)   --->   "%add_ln259_2 = add i18 %trunc_ln257, %add_ln259_1" [face_detect_sw.cpp:259]   --->   Operation 196 'add' 'add_ln259_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 197 [1/1] (1.52ns)   --->   "%add_ln260 = add i18 %add_ln258, %add_ln259_1" [face_detect_sw.cpp:260]   --->   Operation 197 'add' 'add_ln260' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.66>
ST_12 : Operation 198 [1/2] (2.66ns)   --->   "%rectangles_array4_lo = load i5* %rectangles_array4_ad, align 1" [face_detect_sw.cpp:247]   --->   Operation 198 'load' 'rectangles_array4_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_12 : Operation 199 [1/1] (0.00ns)   --->   "%rectangles_array6_ad = getelementptr [2913 x i5]* @rectangles_array6, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:248]   --->   Operation 199 'getelementptr' 'rectangles_array6_ad' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 200 [2/2] (2.66ns)   --->   "%tr1_width = load i5* %rectangles_array6_ad, align 1" [face_detect_sw.cpp:248]   --->   Operation 200 'load' 'tr1_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_12 : Operation 201 [1/2] (2.66ns)   --->   "%rectangles_array5_lo = load i5* %rectangles_array5_ad, align 1" [face_detect_sw.cpp:249]   --->   Operation 201 'load' 'rectangles_array5_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%rectangles_array7_ad = getelementptr [2913 x i5]* @rectangles_array7, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:250]   --->   Operation 202 'getelementptr' 'rectangles_array7_ad' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [2/2] (2.66ns)   --->   "%tr1_height = load i5* %rectangles_array7_ad, align 1" [face_detect_sw.cpp:250]   --->   Operation 203 'load' 'tr1_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_12 : Operation 204 [1/2] (2.66ns)   --->   "%SUM1_data_load_4 = load i32* %SUM1_data_addr_4, align 4" [face_detect_sw.cpp:257]   --->   Operation 204 'load' 'SUM1_data_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_12 : Operation 205 [1/2] (2.66ns)   --->   "%SUM1_data_load_5 = load i32* %SUM1_data_addr_5, align 4" [face_detect_sw.cpp:258]   --->   Operation 205 'load' 'SUM1_data_load_5' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln259 = sext i18 %add_ln259_2 to i64" [face_detect_sw.cpp:259]   --->   Operation 206 'sext' 'sext_ln259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%SUM1_data_addr_6 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln259" [face_detect_sw.cpp:259]   --->   Operation 207 'getelementptr' 'SUM1_data_addr_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.00ns)   --->   "%sext_ln260 = sext i18 %add_ln260 to i64" [face_detect_sw.cpp:260]   --->   Operation 208 'sext' 'sext_ln260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 209 [1/1] (0.00ns)   --->   "%SUM1_data_addr_7 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln260" [face_detect_sw.cpp:260]   --->   Operation 209 'getelementptr' 'SUM1_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 210 [2/2] (2.66ns)   --->   "%SUM1_data_load_6 = load i32* %SUM1_data_addr_6, align 4" [face_detect_sw.cpp:259]   --->   Operation 210 'load' 'SUM1_data_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_12 : Operation 211 [2/2] (2.66ns)   --->   "%SUM1_data_load_7 = load i32* %SUM1_data_addr_7, align 4" [face_detect_sw.cpp:260]   --->   Operation 211 'load' 'SUM1_data_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>

State 13 <SV = 12> <Delay = 8.37>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %rectangles_array4_lo to i32" [face_detect_sw.cpp:247]   --->   Operation 212 'zext' 'zext_ln247' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (1.76ns)   --->   "%tr1_x = add nsw i32 %pt_x_cast, %zext_ln247" [face_detect_sw.cpp:247]   --->   Operation 213 'add' 'tr1_x' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [1/2] (2.66ns)   --->   "%tr1_width = load i5* %rectangles_array6_ad, align 1" [face_detect_sw.cpp:248]   --->   Operation 214 'load' 'tr1_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln249 = zext i5 %rectangles_array5_lo to i32" [face_detect_sw.cpp:249]   --->   Operation 215 'zext' 'zext_ln249' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (1.76ns)   --->   "%tr1_y = add nsw i32 %pt_y_cast, %zext_ln249" [face_detect_sw.cpp:249]   --->   Operation 216 'add' 'tr1_y' <Predicate = true> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 217 [1/2] (2.66ns)   --->   "%tr1_height = load i5* %rectangles_array7_ad, align 1" [face_detect_sw.cpp:250]   --->   Operation 217 'load' 'tr1_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %tr1_height to i32" [face_detect_sw.cpp:250]   --->   Operation 218 'zext' 'zext_ln250' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 219 [1/1] (0.00ns)   --->   "%rectangles_array8_ad = getelementptr [2913 x i5]* @rectangles_array8, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:252]   --->   Operation 219 'getelementptr' 'rectangles_array8_ad' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 220 [2/2] (2.66ns)   --->   "%tr2_x = load i5* %rectangles_array8_ad, align 1" [face_detect_sw.cpp:252]   --->   Operation 220 'load' 'tr2_x' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 221 [1/1] (0.00ns)   --->   "%rectangles_array10_a = getelementptr [2913 x i4]* @rectangles_array10, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:253]   --->   Operation 221 'getelementptr' 'rectangles_array10_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 222 [2/2] (2.66ns)   --->   "%tr2_width = load i4* %rectangles_array10_a, align 1" [face_detect_sw.cpp:253]   --->   Operation 222 'load' 'tr2_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 223 [1/1] (0.00ns)   --->   "%rectangles_array9_ad = getelementptr [2913 x i5]* @rectangles_array9, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:254]   --->   Operation 223 'getelementptr' 'rectangles_array9_ad' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 224 [2/2] (2.66ns)   --->   "%tr2_y = load i5* %rectangles_array9_ad, align 1" [face_detect_sw.cpp:254]   --->   Operation 224 'load' 'tr2_y' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 225 [1/1] (0.00ns)   --->   "%rectangles_array11_a = getelementptr [2913 x i4]* @rectangles_array11, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:255]   --->   Operation 225 'getelementptr' 'rectangles_array11_a' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 226 [2/2] (2.66ns)   --->   "%tr2_height = load i4* %rectangles_array11_a, align 1" [face_detect_sw.cpp:255]   --->   Operation 226 'load' 'tr2_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_13 : Operation 227 [1/2] (2.66ns)   --->   "%SUM1_data_load_6 = load i32* %SUM1_data_addr_6, align 4" [face_detect_sw.cpp:259]   --->   Operation 227 'load' 'SUM1_data_load_6' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_13 : Operation 228 [1/2] (2.66ns)   --->   "%SUM1_data_load_7 = load i32* %SUM1_data_addr_7, align 4" [face_detect_sw.cpp:260]   --->   Operation 228 'load' 'SUM1_data_load_7' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_13 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %tr1_x to i18" [face_detect_sw.cpp:262]   --->   Operation 229 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %tr1_y to i10" [face_detect_sw.cpp:262]   --->   Operation 230 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln262_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln262_1, i8 0)" [face_detect_sw.cpp:262]   --->   Operation 231 'bitconcatenate' 'zext_ln262_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln262_2 = trunc i32 %tr1_y to i12" [face_detect_sw.cpp:262]   --->   Operation 232 'trunc' 'trunc_ln262_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 233 [1/1] (0.00ns)   --->   "%zext_ln262_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln262_2, i6 0)" [face_detect_sw.cpp:262]   --->   Operation 233 'bitconcatenate' 'zext_ln262_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 234 [1/1] (1.52ns)   --->   "%add_ln262 = add i18 %zext_ln262_1_cast, %zext_ln262_2_cast" [face_detect_sw.cpp:262]   --->   Operation 234 'add' 'add_ln262' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 235 [1/1] (1.52ns)   --->   "%add_ln262_1 = add i18 %trunc_ln262, %add_ln262" [face_detect_sw.cpp:262]   --->   Operation 235 'add' 'add_ln262_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln262 = zext i18 %add_ln262_1 to i64" [face_detect_sw.cpp:262]   --->   Operation 236 'zext' 'zext_ln262' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "%SUM1_data_addr_8 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln262" [face_detect_sw.cpp:262]   --->   Operation 237 'getelementptr' 'SUM1_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 238 [2/2] (2.66ns)   --->   "%SUM1_data_load_8 = load i32* %SUM1_data_addr_8, align 4" [face_detect_sw.cpp:262]   --->   Operation 238 'load' 'SUM1_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_13 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln263 = zext i5 %tr1_width to i18" [face_detect_sw.cpp:263]   --->   Operation 239 'zext' 'zext_ln263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 240 [1/1] (0.00ns)   --->   "%trunc_ln263 = trunc i32 %tr1_x to i18" [face_detect_sw.cpp:263]   --->   Operation 240 'trunc' 'trunc_ln263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 241 [1/1] (1.52ns)   --->   "%add_ln263 = add i18 %trunc_ln263, %zext_ln263" [face_detect_sw.cpp:263]   --->   Operation 241 'add' 'add_ln263' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 242 [1/1] (1.52ns)   --->   "%add_ln263_1 = add i18 %add_ln263, %add_ln262" [face_detect_sw.cpp:263]   --->   Operation 242 'add' 'add_ln263_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln263 = sext i18 %add_ln263_1 to i64" [face_detect_sw.cpp:263]   --->   Operation 243 'sext' 'sext_ln263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 244 [1/1] (0.00ns)   --->   "%SUM1_data_addr_9 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln263" [face_detect_sw.cpp:263]   --->   Operation 244 'getelementptr' 'SUM1_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 245 [2/2] (2.66ns)   --->   "%SUM1_data_load_9 = load i32* %SUM1_data_addr_9, align 4" [face_detect_sw.cpp:263]   --->   Operation 245 'load' 'SUM1_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_13 : Operation 246 [1/1] (1.78ns)   --->   "%add_ln264 = add nsw i32 %tr1_y, %zext_ln250" [face_detect_sw.cpp:264]   --->   Operation 246 'add' 'add_ln264' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln264 = trunc i32 %add_ln264 to i10" [face_detect_sw.cpp:264]   --->   Operation 247 'trunc' 'trunc_ln264' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln264_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln264, i8 0)" [face_detect_sw.cpp:264]   --->   Operation 248 'bitconcatenate' 'sext_ln264_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln264_1 = trunc i32 %add_ln264 to i12" [face_detect_sw.cpp:264]   --->   Operation 249 'trunc' 'trunc_ln264_1' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 250 [1/1] (0.00ns)   --->   "%sext_ln264_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln264_1, i6 0)" [face_detect_sw.cpp:264]   --->   Operation 250 'bitconcatenate' 'sext_ln264_1_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 251 [1/1] (1.52ns)   --->   "%add_ln264_1 = add i18 %sext_ln264_cast, %sext_ln264_1_cast" [face_detect_sw.cpp:264]   --->   Operation 251 'add' 'add_ln264_1' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 252 [1/1] (1.52ns)   --->   "%add_ln264_2 = add i18 %trunc_ln262, %add_ln264_1" [face_detect_sw.cpp:264]   --->   Operation 252 'add' 'add_ln264_2' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 253 [1/1] (1.52ns)   --->   "%add_ln265 = add i18 %add_ln263, %add_ln264_1" [face_detect_sw.cpp:265]   --->   Operation 253 'add' 'add_ln265' <Predicate = true> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.78>
ST_14 : Operation 254 [1/2] (2.66ns)   --->   "%tr2_x = load i5* %rectangles_array8_ad, align 1" [face_detect_sw.cpp:252]   --->   Operation 254 'load' 'tr2_x' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_14 : Operation 255 [1/2] (2.66ns)   --->   "%tr2_width = load i4* %rectangles_array10_a, align 1" [face_detect_sw.cpp:253]   --->   Operation 255 'load' 'tr2_width' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_14 : Operation 256 [1/2] (2.66ns)   --->   "%tr2_y = load i5* %rectangles_array9_ad, align 1" [face_detect_sw.cpp:254]   --->   Operation 256 'load' 'tr2_y' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_14 : Operation 257 [1/2] (2.66ns)   --->   "%tr2_height = load i4* %rectangles_array11_a, align 1" [face_detect_sw.cpp:255]   --->   Operation 257 'load' 'tr2_height' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_14 : Operation 258 [1/2] (2.66ns)   --->   "%SUM1_data_load_8 = load i32* %SUM1_data_addr_8, align 4" [face_detect_sw.cpp:262]   --->   Operation 258 'load' 'SUM1_data_load_8' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_14 : Operation 259 [1/2] (2.66ns)   --->   "%SUM1_data_load_9 = load i32* %SUM1_data_addr_9, align 4" [face_detect_sw.cpp:263]   --->   Operation 259 'load' 'SUM1_data_load_9' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_14 : Operation 260 [1/1] (0.00ns)   --->   "%sext_ln264 = sext i18 %add_ln264_2 to i64" [face_detect_sw.cpp:264]   --->   Operation 260 'sext' 'sext_ln264' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 261 [1/1] (0.00ns)   --->   "%SUM1_data_addr_10 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln264" [face_detect_sw.cpp:264]   --->   Operation 261 'getelementptr' 'SUM1_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln265 = sext i18 %add_ln265 to i64" [face_detect_sw.cpp:265]   --->   Operation 262 'sext' 'sext_ln265' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 263 [1/1] (0.00ns)   --->   "%SUM1_data_addr_11 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln265" [face_detect_sw.cpp:265]   --->   Operation 263 'getelementptr' 'SUM1_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 264 [2/2] (2.66ns)   --->   "%SUM1_data_load_10 = load i32* %SUM1_data_addr_10, align 4" [face_detect_sw.cpp:264]   --->   Operation 264 'load' 'SUM1_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_14 : Operation 265 [2/2] (2.66ns)   --->   "%SUM1_data_load_11 = load i32* %SUM1_data_addr_11, align 4" [face_detect_sw.cpp:265]   --->   Operation 265 'load' 'SUM1_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_14 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%trunc_ln267 = trunc i5 %tr2_x to i4" [face_detect_sw.cpp:267]   --->   Operation 266 'trunc' 'trunc_ln267' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%or_ln267 = or i4 %trunc_ln267, %tr2_width" [face_detect_sw.cpp:267]   --->   Operation 267 'or' 'or_ln267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%tmp_22 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tr2_x, i32 4)" [face_detect_sw.cpp:267]   --->   Operation 268 'bitselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%tmp2 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_22, i4 %or_ln267)" [face_detect_sw.cpp:267]   --->   Operation 269 'bitconcatenate' 'tmp2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%trunc_ln267_1 = trunc i5 %tr2_y to i4" [face_detect_sw.cpp:267]   --->   Operation 270 'trunc' 'trunc_ln267_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%or_ln267_1 = or i4 %trunc_ln267_1, %tr2_height" [face_detect_sw.cpp:267]   --->   Operation 271 'or' 'or_ln267_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %tr2_y, i32 4)" [face_detect_sw.cpp:267]   --->   Operation 272 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%tmp3 = call i5 @_ssdm_op_BitConcatenate.i5.i1.i4(i1 %tmp_23, i4 %or_ln267_1)" [face_detect_sw.cpp:267]   --->   Operation 273 'bitconcatenate' 'tmp3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln267)   --->   "%or_ln267_2 = or i5 %tmp3, %tmp2" [face_detect_sw.cpp:267]   --->   Operation 274 'or' 'or_ln267_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 275 [1/1] (1.11ns) (out node of the LUT)   --->   "%icmp_ln267 = icmp eq i5 %or_ln267_2, 0" [face_detect_sw.cpp:267]   --->   Operation 275 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.48>
ST_15 : Operation 276 [1/1] (0.00ns)   --->   "%stage_sum_1_load_1 = load i32* %stage_sum_1" [face_detect_sw.cpp:235]   --->   Operation 276 'load' 'stage_sum_1_load_1' <Predicate = (!icmp_ln235)> <Delay = 0.00>
ST_15 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str4) nounwind" [face_detect_sw.cpp:233]   --->   Operation 277 'specloopname' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 278 [1/1] (0.63ns)   --->   "%select_ln235 = select i1 %icmp_ln235, i32 0, i32 %stage_sum_1_load_1" [face_detect_sw.cpp:235]   --->   Operation 278 'select' 'select_ln235' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i5 %tr2_x to i32" [face_detect_sw.cpp:252]   --->   Operation 279 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 280 [1/1] (0.00ns)   --->   "%zext_ln254 = zext i5 %tr2_y to i32" [face_detect_sw.cpp:254]   --->   Operation 280 'zext' 'zext_ln254' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln255 = zext i4 %tr2_height to i32" [face_detect_sw.cpp:255]   --->   Operation 281 'zext' 'zext_ln255' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 282 [1/2] (2.66ns)   --->   "%SUM1_data_load_10 = load i32* %SUM1_data_addr_10, align 4" [face_detect_sw.cpp:264]   --->   Operation 282 'load' 'SUM1_data_load_10' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_15 : Operation 283 [1/2] (2.66ns)   --->   "%SUM1_data_load_11 = load i32* %SUM1_data_addr_11, align 4" [face_detect_sw.cpp:265]   --->   Operation 283 'load' 'SUM1_data_load_11' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_15 : Operation 284 [1/1] (1.08ns)   --->   "%icmp_ln267_1 = icmp eq i4 %tr2_width, 0" [face_detect_sw.cpp:267]   --->   Operation 284 'icmp' 'icmp_ln267_1' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 285 [1/1] (1.08ns)   --->   "%icmp_ln267_2 = icmp eq i4 %tr2_height, 0" [face_detect_sw.cpp:267]   --->   Operation 285 'icmp' 'icmp_ln267_2' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node or_ln267_4)   --->   "%or_ln267_3 = or i1 %icmp_ln267_1, %icmp_ln267_2" [face_detect_sw.cpp:267]   --->   Operation 286 'or' 'or_ln267_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 287 [1/1] (0.61ns) (out node of the LUT)   --->   "%or_ln267_4 = or i1 %or_ln267_3, %icmp_ln267" [face_detect_sw.cpp:267]   --->   Operation 287 'or' 'or_ln267_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 288 [1/1] (0.00ns)   --->   "br i1 %or_ln267_4, label %5, label %4" [face_detect_sw.cpp:267]   --->   Operation 288 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 289 [1/1] (1.76ns)   --->   "%add_ln269 = add nsw i32 %zext_ln252, %pt_x_cast" [face_detect_sw.cpp:269]   --->   Operation 289 'add' 'add_ln269' <Predicate = (!or_ln267_4)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 290 [1/1] (0.00ns)   --->   "%trunc_ln269 = trunc i32 %add_ln269 to i18" [face_detect_sw.cpp:269]   --->   Operation 290 'trunc' 'trunc_ln269' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 291 [1/1] (1.76ns)   --->   "%add_ln269_1 = add nsw i32 %zext_ln254, %pt_y_cast" [face_detect_sw.cpp:269]   --->   Operation 291 'add' 'add_ln269_1' <Predicate = (!or_ln267_4)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln269_1 = trunc i32 %add_ln269_1 to i10" [face_detect_sw.cpp:269]   --->   Operation 292 'trunc' 'trunc_ln269_1' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln269_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln269_1, i8 0)" [face_detect_sw.cpp:269]   --->   Operation 293 'bitconcatenate' 'zext_ln269_1_cast' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln269_2 = trunc i32 %add_ln269_1 to i12" [face_detect_sw.cpp:269]   --->   Operation 294 'trunc' 'trunc_ln269_2' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln269_2_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln269_2, i6 0)" [face_detect_sw.cpp:269]   --->   Operation 295 'bitconcatenate' 'zext_ln269_2_cast' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 296 [1/1] (1.52ns)   --->   "%add_ln269_2 = add i18 %zext_ln269_1_cast, %zext_ln269_2_cast" [face_detect_sw.cpp:269]   --->   Operation 296 'add' 'add_ln269_2' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 297 [1/1] (1.52ns)   --->   "%add_ln269_3 = add i18 %trunc_ln269, %add_ln269_2" [face_detect_sw.cpp:269]   --->   Operation 297 'add' 'add_ln269_3' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 298 [1/1] (0.00ns)   --->   "%zext_ln269 = zext i18 %add_ln269_3 to i64" [face_detect_sw.cpp:269]   --->   Operation 298 'zext' 'zext_ln269' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 299 [1/1] (0.00ns)   --->   "%SUM1_data_addr_12 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %zext_ln269" [face_detect_sw.cpp:269]   --->   Operation 299 'getelementptr' 'SUM1_data_addr_12' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 300 [2/2] (2.66ns)   --->   "%SUM1_data_load_12 = load i32* %SUM1_data_addr_12, align 4" [face_detect_sw.cpp:269]   --->   Operation 300 'load' 'SUM1_data_load_12' <Predicate = (!or_ln267_4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_15 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln270 = trunc i32 %add_ln269 to i18" [face_detect_sw.cpp:270]   --->   Operation 301 'trunc' 'trunc_ln270' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i4 %tr2_width to i18" [face_detect_sw.cpp:270]   --->   Operation 302 'zext' 'zext_ln270' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 303 [1/1] (1.52ns)   --->   "%add_ln270 = add i18 %zext_ln270, %trunc_ln270" [face_detect_sw.cpp:270]   --->   Operation 303 'add' 'add_ln270' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 304 [1/1] (1.52ns)   --->   "%add_ln270_1 = add i18 %add_ln270, %add_ln269_2" [face_detect_sw.cpp:270]   --->   Operation 304 'add' 'add_ln270_1' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln270 = sext i18 %add_ln270_1 to i64" [face_detect_sw.cpp:270]   --->   Operation 305 'sext' 'sext_ln270' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 306 [1/1] (0.00ns)   --->   "%SUM1_data_addr_13 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln270" [face_detect_sw.cpp:270]   --->   Operation 306 'getelementptr' 'SUM1_data_addr_13' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 307 [2/2] (2.66ns)   --->   "%SUM1_data_load_13 = load i32* %SUM1_data_addr_13, align 4" [face_detect_sw.cpp:270]   --->   Operation 307 'load' 'SUM1_data_load_13' <Predicate = (!or_ln267_4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_15 : Operation 308 [1/1] (1.78ns)   --->   "%add_ln271 = add i32 %zext_ln255, %add_ln269_1" [face_detect_sw.cpp:271]   --->   Operation 308 'add' 'add_ln271' <Predicate = (!or_ln267_4)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln271 = trunc i32 %add_ln271 to i10" [face_detect_sw.cpp:271]   --->   Operation 309 'trunc' 'trunc_ln271' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln271_cast = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %trunc_ln271, i8 0)" [face_detect_sw.cpp:271]   --->   Operation 310 'bitconcatenate' 'sext_ln271_cast' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln271_1 = trunc i32 %add_ln271 to i12" [face_detect_sw.cpp:271]   --->   Operation 311 'trunc' 'trunc_ln271_1' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 312 [1/1] (0.00ns)   --->   "%sext_ln271_1_cast = call i18 @_ssdm_op_BitConcatenate.i18.i12.i6(i12 %trunc_ln271_1, i6 0)" [face_detect_sw.cpp:271]   --->   Operation 312 'bitconcatenate' 'sext_ln271_1_cast' <Predicate = (!or_ln267_4)> <Delay = 0.00>
ST_15 : Operation 313 [1/1] (1.52ns)   --->   "%add_ln271_1 = add i18 %sext_ln271_cast, %sext_ln271_1_cast" [face_detect_sw.cpp:271]   --->   Operation 313 'add' 'add_ln271_1' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 314 [1/1] (1.52ns)   --->   "%add_ln271_2 = add i18 %trunc_ln269, %add_ln271_1" [face_detect_sw.cpp:271]   --->   Operation 314 'add' 'add_ln271_2' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 315 [1/1] (1.52ns)   --->   "%add_ln272 = add i18 %add_ln270, %add_ln271_1" [face_detect_sw.cpp:272]   --->   Operation 315 'add' 'add_ln272' <Predicate = (!or_ln267_4)> <Delay = 1.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 316 [1/1] (1.06ns)   --->   "store i32 0, i32* @coord_8, align 16" [face_detect_sw.cpp:276]   --->   Operation 316 'store' <Predicate = (or_ln267_4)> <Delay = 1.06>
ST_15 : Operation 317 [1/1] (1.06ns)   --->   "store i32 0, i32* @coord_9, align 4" [face_detect_sw.cpp:277]   --->   Operation 317 'store' <Predicate = (or_ln267_4)> <Delay = 1.06>
ST_15 : Operation 318 [1/1] (1.06ns)   --->   "store i32 0, i32* @coord_10, align 8" [face_detect_sw.cpp:278]   --->   Operation 318 'store' <Predicate = (or_ln267_4)> <Delay = 1.06>
ST_15 : Operation 319 [1/1] (1.06ns)   --->   "br label %_ifconv1"   --->   Operation 319 'br' <Predicate = (or_ln267_4)> <Delay = 1.06>

State 16 <SV = 15> <Delay = 3.72>
ST_16 : Operation 320 [1/2] (2.66ns)   --->   "%SUM1_data_load_12 = load i32* %SUM1_data_addr_12, align 4" [face_detect_sw.cpp:269]   --->   Operation 320 'load' 'SUM1_data_load_12' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_16 : Operation 321 [1/1] (1.06ns)   --->   "store i32 %SUM1_data_load_12, i32* @coord_8, align 16" [face_detect_sw.cpp:269]   --->   Operation 321 'store' <Predicate = true> <Delay = 1.06>
ST_16 : Operation 322 [1/2] (2.66ns)   --->   "%SUM1_data_load_13 = load i32* %SUM1_data_addr_13, align 4" [face_detect_sw.cpp:270]   --->   Operation 322 'load' 'SUM1_data_load_13' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_16 : Operation 323 [1/1] (1.06ns)   --->   "store i32 %SUM1_data_load_13, i32* @coord_9, align 4" [face_detect_sw.cpp:270]   --->   Operation 323 'store' <Predicate = true> <Delay = 1.06>
ST_16 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln271 = sext i18 %add_ln271_2 to i64" [face_detect_sw.cpp:271]   --->   Operation 324 'sext' 'sext_ln271' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 325 [1/1] (0.00ns)   --->   "%SUM1_data_addr_14 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln271" [face_detect_sw.cpp:271]   --->   Operation 325 'getelementptr' 'SUM1_data_addr_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 326 [1/1] (0.00ns)   --->   "%sext_ln272 = sext i18 %add_ln272 to i64" [face_detect_sw.cpp:272]   --->   Operation 326 'sext' 'sext_ln272' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 327 [1/1] (0.00ns)   --->   "%SUM1_data_addr_15 = getelementptr [76800 x i32]* %SUM1_data, i64 0, i64 %sext_ln272" [face_detect_sw.cpp:272]   --->   Operation 327 'getelementptr' 'SUM1_data_addr_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 328 [2/2] (2.66ns)   --->   "%SUM1_data_load_14 = load i32* %SUM1_data_addr_14, align 4" [face_detect_sw.cpp:271]   --->   Operation 328 'load' 'SUM1_data_load_14' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_16 : Operation 329 [2/2] (2.66ns)   --->   "%SUM1_data_load_15 = load i32* %SUM1_data_addr_15, align 4" [face_detect_sw.cpp:272]   --->   Operation 329 'load' 'SUM1_data_load_15' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>

State 17 <SV = 16> <Delay = 4.56>
ST_17 : Operation 330 [1/2] (2.66ns)   --->   "%SUM1_data_load_14 = load i32* %SUM1_data_addr_14, align 4" [face_detect_sw.cpp:271]   --->   Operation 330 'load' 'SUM1_data_load_14' <Predicate = (!or_ln267_4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_17 : Operation 331 [1/1] (1.06ns)   --->   "store i32 %SUM1_data_load_14, i32* @coord_10, align 8" [face_detect_sw.cpp:271]   --->   Operation 331 'store' <Predicate = (!or_ln267_4)> <Delay = 1.06>
ST_17 : Operation 332 [1/2] (2.66ns)   --->   "%SUM1_data_load_15 = load i32* %SUM1_data_addr_15, align 4" [face_detect_sw.cpp:272]   --->   Operation 332 'load' 'SUM1_data_load_15' <Predicate = (!or_ln267_4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 76800> <RAM>
ST_17 : Operation 333 [1/1] (1.06ns)   --->   "br label %_ifconv1" [face_detect_sw.cpp:273]   --->   Operation 333 'br' <Predicate = (!or_ln267_4)> <Delay = 1.06>
ST_17 : Operation 334 [1/1] (0.00ns)   --->   "%tree_thresh_array_ad = getelementptr [2913 x i13]* @tree_thresh_array, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:311->face_detect_sw.cpp:282]   --->   Operation 334 'getelementptr' 'tree_thresh_array_ad' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 335 [2/2] (2.66ns)   --->   "%tree_thresh_array_lo = load i13* %tree_thresh_array_ad, align 2" [face_detect_sw.cpp:311->face_detect_sw.cpp:282]   --->   Operation 335 'load' 'tree_thresh_array_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 336 [1/1] (1.78ns)   --->   "%sub_ln319 = sub i32 %SUM1_data_load_4, %SUM1_data_load_5" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 336 'sub' 'sub_ln319' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln319_1 = sub i32 %sub_ln319, %SUM1_data_load_6" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 337 'sub' 'sub_ln319_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 338 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln319 = add i32 %SUM1_data_load_7, %sub_ln319_1" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 338 'add' 'add_ln319' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 339 [1/1] (0.00ns)   --->   "%weights_array0_addr = getelementptr [2913 x i13]* @weights_array0, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 339 'getelementptr' 'weights_array0_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 340 [2/2] (2.66ns)   --->   "%weights_array0_load = load i13* %weights_array0_addr, align 2" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 340 'load' 'weights_array0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 341 [1/1] (1.78ns)   --->   "%sub_ln320 = sub i32 %SUM1_data_load_8, %SUM1_data_load_9" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 341 'sub' 'sub_ln320' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 342 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln320_1 = sub i32 %sub_ln320, %SUM1_data_load_10" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 342 'sub' 'sub_ln320_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 343 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln320 = add i32 %SUM1_data_load_11, %sub_ln320_1" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 343 'add' 'add_ln320' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 344 [1/1] (0.00ns)   --->   "%weights_array1_addr = getelementptr [2913 x i14]* @weights_array1, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 344 'getelementptr' 'weights_array1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 345 [2/2] (2.66ns)   --->   "%weights_array1_load = load i14* %weights_array1_addr, align 2" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 345 'load' 'weights_array1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 346 [1/1] (0.00ns)   --->   "%weights_array2_addr = getelementptr [2913 x i14]* @weights_array2, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 346 'getelementptr' 'weights_array2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 347 [2/2] (2.66ns)   --->   "%weights_array2_load = load i14* %weights_array2_addr, align 2" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 347 'load' 'weights_array2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 348 [1/1] (0.00ns)   --->   "%alpha1_array_addr = getelementptr [2913 x i14]* @alpha1_array, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:330->face_detect_sw.cpp:282]   --->   Operation 348 'getelementptr' 'alpha1_array_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 349 [2/2] (2.66ns)   --->   "%return_value = load i14* %alpha1_array_addr, align 2" [face_detect_sw.cpp:330->face_detect_sw.cpp:282]   --->   Operation 349 'load' 'return_value' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 350 [1/1] (0.00ns)   --->   "%alpha2_array_addr = getelementptr [2913 x i14]* @alpha2_array, i64 0, i64 %zext_ln242" [face_detect_sw.cpp:326->face_detect_sw.cpp:282]   --->   Operation 350 'getelementptr' 'alpha2_array_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 351 [2/2] (2.66ns)   --->   "%return_value_1 = load i14* %alpha2_array_addr, align 2" [face_detect_sw.cpp:326->face_detect_sw.cpp:282]   --->   Operation 351 'load' 'return_value_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_17 : Operation 352 [1/1] (1.45ns)   --->   "%add_ln289 = add i13 %haar_counter_assign, 1" [face_detect_sw.cpp:289]   --->   Operation 352 'add' 'add_ln289' <Predicate = true> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.56>
ST_18 : Operation 353 [1/1] (0.00ns)   --->   "%storemerge = phi i32 [ 0, %5 ], [ %SUM1_data_load_15, %4 ]" [face_detect_sw.cpp:272]   --->   Operation 353 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 354 [1/1] (0.00ns)   --->   "%coord_8_load = load i32* @coord_8, align 4" [face_detect_sw.cpp:282]   --->   Operation 354 'load' 'coord_8_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 355 [1/1] (0.00ns)   --->   "%coord_9_load = load i32* @coord_9, align 4" [face_detect_sw.cpp:282]   --->   Operation 355 'load' 'coord_9_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 356 [1/1] (0.00ns)   --->   "%coord_10_load = load i32* @coord_10, align 4" [face_detect_sw.cpp:282]   --->   Operation 356 'load' 'coord_10_load' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 357 [1/2] (2.66ns)   --->   "%tree_thresh_array_lo = load i13* %tree_thresh_array_ad, align 2" [face_detect_sw.cpp:311->face_detect_sw.cpp:282]   --->   Operation 357 'load' 'tree_thresh_array_lo' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 358 [1/2] (2.66ns)   --->   "%weights_array0_load = load i13* %weights_array0_addr, align 2" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 358 'load' 'weights_array0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 359 [1/2] (2.66ns)   --->   "%weights_array1_load = load i14* %weights_array1_addr, align 2" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 359 'load' 'weights_array1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 360 [1/1] (1.78ns)   --->   "%sub_ln321 = sub i32 %coord_8_load, %coord_9_load" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 360 'sub' 'sub_ln321' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 361 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln321_1 = sub i32 %sub_ln321, %coord_10_load" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 361 'sub' 'sub_ln321_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 362 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%add_ln321 = add i32 %storemerge, %sub_ln321_1" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 362 'add' 'add_ln321' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 363 [1/2] (2.66ns)   --->   "%weights_array2_load = load i14* %weights_array2_addr, align 2" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 363 'load' 'weights_array2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 364 [1/2] (2.66ns)   --->   "%return_value = load i14* %alpha1_array_addr, align 2" [face_detect_sw.cpp:330->face_detect_sw.cpp:282]   --->   Operation 364 'load' 'return_value' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>
ST_18 : Operation 365 [1/2] (2.66ns)   --->   "%return_value_1 = load i14* %alpha2_array_addr, align 2" [face_detect_sw.cpp:326->face_detect_sw.cpp:282]   --->   Operation 365 'load' 'return_value_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 19 <SV = 18> <Delay = 6.58>
ST_19 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln311 = sext i13 %tree_thresh_array_lo to i32" [face_detect_sw.cpp:311->face_detect_sw.cpp:282]   --->   Operation 366 'sext' 'sext_ln311' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 367 [1/1] (6.58ns)   --->   "%t = mul nsw i32 %sext_ln311, %stddev_assign" [face_detect_sw.cpp:311->face_detect_sw.cpp:282]   --->   Operation 367 'mul' 't' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 368 [1/1] (0.00ns)   --->   "%sext_ln319 = sext i13 %weights_array0_load to i32" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 368 'sext' 'sext_ln319' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 369 [1/1] (6.58ns)   --->   "%sum0 = mul nsw i32 %sext_ln319, %add_ln319" [face_detect_sw.cpp:319->face_detect_sw.cpp:282]   --->   Operation 369 'mul' 'sum0' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln320 = zext i14 %weights_array1_load to i32" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 370 'zext' 'zext_ln320' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 371 [1/1] (6.58ns)   --->   "%sum1 = mul nsw i32 %zext_ln320, %add_ln320" [face_detect_sw.cpp:320->face_detect_sw.cpp:282]   --->   Operation 371 'mul' 'sum1' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln321 = zext i14 %weights_array2_load to i32" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 372 'zext' 'zext_ln321' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 373 [1/1] (6.58ns)   --->   "%sum2 = mul nsw i32 %zext_ln321, %add_ln321" [face_detect_sw.cpp:321->face_detect_sw.cpp:282]   --->   Operation 373 'mul' 'sum2' <Predicate = true> <Delay = 6.58> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 6.58> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.16>
ST_20 : Operation 374 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln322 = add i32 %sum1, %sum2" [face_detect_sw.cpp:322->face_detect_sw.cpp:282]   --->   Operation 374 'add' 'add_ln322' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 375 [1/1] (2.77ns) (root node of TernaryAdder)   --->   "%final_sum = add i32 %add_ln322, %sum0" [face_detect_sw.cpp:322->face_detect_sw.cpp:282]   --->   Operation 375 'add' 'final_sum' <Predicate = true> <Delay = 2.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.38> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 376 [1/1] (1.54ns)   --->   "%icmp_ln324 = icmp slt i32 %final_sum, %t" [face_detect_sw.cpp:324->face_detect_sw.cpp:282]   --->   Operation 376 'icmp' 'icmp_ln324' <Predicate = true> <Delay = 1.54> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node stage_sum)   --->   "%return_value_3 = select i1 %icmp_ln324, i14 %return_value, i14 %return_value_1" [face_detect_sw.cpp:324->face_detect_sw.cpp:282]   --->   Operation 377 'select' 'return_value_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node stage_sum)   --->   "%sext_ln324 = sext i14 %return_value_3 to i32" [face_detect_sw.cpp:324->face_detect_sw.cpp:282]   --->   Operation 378 'sext' 'sext_ln324' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 379 [1/1] (1.78ns) (out node of the LUT)   --->   "%stage_sum = add nsw i32 %sext_ln324, %select_ln235" [face_detect_sw.cpp:288]   --->   Operation 379 'add' 'stage_sum' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 380 [1/1] (1.06ns)   --->   "store i32 %stage_sum, i32* %stage_sum_1" [face_detect_sw.cpp:233]   --->   Operation 380 'store' <Predicate = true> <Delay = 1.06>
ST_20 : Operation 381 [1/1] (0.00ns)   --->   "br label %2" [face_detect_sw.cpp:233]   --->   Operation 381 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 9> <Delay = 2.66>
ST_21 : Operation 382 [1/2] (2.66ns)   --->   "%stages_thresh_array_1 = load i12* %stages_thresh_array_s, align 2" [face_detect_sw.cpp:294]   --->   Operation 382 'load' 'stages_thresh_array_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 12> <Depth = 25> <ROM>

State 22 <SV = 10> <Delay = 7.09>
ST_22 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln294 = sext i12 %stages_thresh_array_1 to i32" [face_detect_sw.cpp:294]   --->   Operation 383 'sext' 'sext_ln294' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 384 [4/4] (7.09ns)   --->   "%tmp_s = sitofp i32 %sext_ln294 to double" [face_detect_sw.cpp:294]   --->   Operation 384 'sitodp' 'tmp_s' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 11> <Delay = 7.09>
ST_23 : Operation 385 [3/4] (7.09ns)   --->   "%tmp_s = sitofp i32 %sext_ln294 to double" [face_detect_sw.cpp:294]   --->   Operation 385 'sitodp' 'tmp_s' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 12> <Delay = 7.09>
ST_24 : Operation 386 [2/4] (7.09ns)   --->   "%tmp_s = sitofp i32 %sext_ln294 to double" [face_detect_sw.cpp:294]   --->   Operation 386 'sitodp' 'tmp_s' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 13> <Delay = 7.09>
ST_25 : Operation 387 [1/4] (7.09ns)   --->   "%tmp_s = sitofp i32 %sext_ln294 to double" [face_detect_sw.cpp:294]   --->   Operation 387 'sitodp' 'tmp_s' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 14> <Delay = 8.33>
ST_26 : Operation 388 [5/5] (8.33ns)   --->   "%tmp_4 = fmul double %tmp_s, 4.000000e-01" [face_detect_sw.cpp:294]   --->   Operation 388 'dmul' 'tmp_4' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 8.33>
ST_27 : Operation 389 [1/1] (0.00ns)   --->   "%stage_sum_1_load = load i32* %stage_sum_1" [face_detect_sw.cpp:294]   --->   Operation 389 'load' 'stage_sum_1_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 390 [4/4] (7.09ns)   --->   "%tmp = sitofp i32 %stage_sum_1_load to double" [face_detect_sw.cpp:294]   --->   Operation 390 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_27 : Operation 391 [4/5] (8.33ns)   --->   "%tmp_4 = fmul double %tmp_s, 4.000000e-01" [face_detect_sw.cpp:294]   --->   Operation 391 'dmul' 'tmp_4' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 8.33>
ST_28 : Operation 392 [3/4] (7.09ns)   --->   "%tmp = sitofp i32 %stage_sum_1_load to double" [face_detect_sw.cpp:294]   --->   Operation 392 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_28 : Operation 393 [3/5] (8.33ns)   --->   "%tmp_4 = fmul double %tmp_s, 4.000000e-01" [face_detect_sw.cpp:294]   --->   Operation 393 'dmul' 'tmp_4' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 8.33>
ST_29 : Operation 394 [2/4] (7.09ns)   --->   "%tmp = sitofp i32 %stage_sum_1_load to double" [face_detect_sw.cpp:294]   --->   Operation 394 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_29 : Operation 395 [2/5] (8.33ns)   --->   "%tmp_4 = fmul double %tmp_s, 4.000000e-01" [face_detect_sw.cpp:294]   --->   Operation 395 'dmul' 'tmp_4' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 8.33>
ST_30 : Operation 396 [1/4] (7.09ns)   --->   "%tmp = sitofp i32 %stage_sum_1_load to double" [face_detect_sw.cpp:294]   --->   Operation 396 'sitodp' 'tmp' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 122 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_30 : Operation 397 [1/5] (8.33ns)   --->   "%tmp_4 = fmul double %tmp_s, 4.000000e-01" [face_detect_sw.cpp:294]   --->   Operation 397 'dmul' 'tmp_4' <Predicate = true> <Delay = 8.33> <Core = "DMul">   --->   Core 116 'DMul' <Latency = 4> <II = 1> <Delay = 8.33> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 3.61>
ST_31 : Operation 398 [1/1] (0.00ns)   --->   "%bitcast_ln294 = bitcast double %tmp to i64" [face_detect_sw.cpp:294]   --->   Operation 398 'bitcast' 'bitcast_ln294' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_3 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln294, i32 52, i32 62)" [face_detect_sw.cpp:294]   --->   Operation 399 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln294 = trunc i64 %bitcast_ln294 to i52" [face_detect_sw.cpp:294]   --->   Operation 400 'trunc' 'trunc_ln294' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 401 [1/1] (0.00ns)   --->   "%bitcast_ln294_1 = bitcast double %tmp_4 to i64" [face_detect_sw.cpp:294]   --->   Operation 401 'bitcast' 'bitcast_ln294_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %bitcast_ln294_1, i32 52, i32 62)" [face_detect_sw.cpp:294]   --->   Operation 402 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 403 [1/1] (0.00ns)   --->   "%trunc_ln294_1 = trunc i64 %bitcast_ln294_1 to i52" [face_detect_sw.cpp:294]   --->   Operation 403 'trunc' 'trunc_ln294_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 404 [1/1] (1.32ns)   --->   "%icmp_ln294 = icmp ne i11 %tmp_3, -1" [face_detect_sw.cpp:294]   --->   Operation 404 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 405 [1/1] (1.74ns)   --->   "%icmp_ln294_1 = icmp eq i52 %trunc_ln294, 0" [face_detect_sw.cpp:294]   --->   Operation 405 'icmp' 'icmp_ln294_1' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 406 [1/1] (1.32ns)   --->   "%icmp_ln294_2 = icmp ne i11 %tmp_5, -1" [face_detect_sw.cpp:294]   --->   Operation 406 'icmp' 'icmp_ln294_2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 407 [1/1] (1.74ns)   --->   "%icmp_ln294_3 = icmp eq i52 %trunc_ln294_1, 0" [face_detect_sw.cpp:294]   --->   Operation 407 'icmp' 'icmp_ln294_3' <Predicate = true> <Delay = 1.74> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 408 [2/2] (3.61ns)   --->   "%tmp_7 = fcmp olt double %tmp, %tmp_4" [face_detect_sw.cpp:294]   --->   Operation 408 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 4.22>
ST_32 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln294_1)   --->   "%or_ln294 = or i1 %icmp_ln294_1, %icmp_ln294" [face_detect_sw.cpp:294]   --->   Operation 409 'or' 'or_ln294' <Predicate = (icmp_ln232)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln294_1)   --->   "%or_ln294_1 = or i1 %icmp_ln294_3, %icmp_ln294_2" [face_detect_sw.cpp:294]   --->   Operation 410 'or' 'or_ln294_1' <Predicate = (icmp_ln232)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln294_1)   --->   "%and_ln294 = and i1 %or_ln294, %or_ln294_1" [face_detect_sw.cpp:294]   --->   Operation 411 'and' 'and_ln294' <Predicate = (icmp_ln232)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 412 [1/2] (3.61ns)   --->   "%tmp_7 = fcmp olt double %tmp, %tmp_4" [face_detect_sw.cpp:294]   --->   Operation 412 'dcmp' 'tmp_7' <Predicate = (icmp_ln232)> <Delay = 3.61> <Core = "DCmp">   --->   Core 120 'DCmp' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 413 [1/1] (0.61ns) (out node of the LUT)   --->   "%and_ln294_1 = and i1 %and_ln294, %tmp_7" [face_detect_sw.cpp:294]   --->   Operation 413 'and' 'and_ln294_1' <Predicate = (icmp_ln232)> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 414 [1/1] (0.00ns)   --->   "br i1 %and_ln294_1, label %7, label %Stages_end" [face_detect_sw.cpp:294]   --->   Operation 414 'br' <Predicate = (icmp_ln232)> <Delay = 0.00>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str3, i32 %tmp_6)" [face_detect_sw.cpp:297]   --->   Operation 415 'specregionend' 'empty_16' <Predicate = (icmp_ln232 & !and_ln294_1)> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "br label %1" [face_detect_sw.cpp:232]   --->   Operation 416 'br' <Predicate = (icmp_ln232 & !and_ln294_1)> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i5 %i_0 to i6" [face_detect_sw.cpp:232]   --->   Operation 417 'zext' 'zext_ln232' <Predicate = (icmp_ln232 & and_ln294_1)> <Delay = 0.00>
ST_32 : Operation 418 [1/1] (1.33ns)   --->   "%sub_ln295 = sub i6 0, %zext_ln232" [face_detect_sw.cpp:295]   --->   Operation 418 'sub' 'sub_ln295' <Predicate = (icmp_ln232 & and_ln294_1)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.33> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 419 [1/1] (1.06ns)   --->   "br label %.loopexit" [face_detect_sw.cpp:295]   --->   Operation 419 'br' <Predicate = (icmp_ln232 & and_ln294_1)> <Delay = 1.06>
ST_32 : Operation 420 [1/1] (0.00ns)   --->   "%p_0 = phi i6 [ %sub_ln295, %7 ], [ 1, %.loopexit.loopexit ]" [face_detect_sw.cpp:295]   --->   Operation 420 'phi' 'p_0' <Predicate = (and_ln294_1) | (!icmp_ln232)> <Delay = 0.00>
ST_32 : Operation 421 [1/1] (0.00ns)   --->   "ret i6 %p_0" [face_detect_sw.cpp:300]   --->   Operation 421 'ret' <Predicate = (and_ln294_1) | (!icmp_ln232)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 5.71ns
The critical path consists of the following:
	wire read on port 'pt_y' [28]  (0 ns)
	'add' operation ('add_ln210', face_detect_sw.cpp:210) [37]  (1.53 ns)
	'add' operation ('add_ln210_1', face_detect_sw.cpp:210) [38]  (1.53 ns)
	'getelementptr' operation ('SQSUM1_data_addr', face_detect_sw.cpp:205) [41]  (0 ns)
	'load' operation ('SQSUM1_data_load', face_detect_sw.cpp:205) on array 'SQSUM1_data' [42]  (2.66 ns)

 <State 2>: 7.48ns
The critical path consists of the following:
	'add' operation ('add_ln205', face_detect_sw.cpp:205) [50]  (1.77 ns)
	'add' operation ('add_ln210_3', face_detect_sw.cpp:210) [55]  (1.53 ns)
	'add' operation ('add_ln210_4', face_detect_sw.cpp:210) [56]  (1.53 ns)
	'getelementptr' operation ('SQSUM1_data_addr_2', face_detect_sw.cpp:205) [62]  (0 ns)
	'load' operation ('SQSUM1_data_load_2', face_detect_sw.cpp:205) on array 'SQSUM1_data' [64]  (2.66 ns)

 <State 3>: 5.44ns
The critical path consists of the following:
	'load' operation ('SQSUM1_data_load_2', face_detect_sw.cpp:205) on array 'SQSUM1_data' [64]  (2.66 ns)
	'sub' operation ('sub_ln205_1', face_detect_sw.cpp:205) [67]  (0 ns)
	'add' operation ('stddev', face_detect_sw.cpp:205) [68]  (2.78 ns)

 <State 4>: 6.58ns
The critical path consists of the following:
	'mul' operation ('mul_ln216', face_detect_sw.cpp:216) [79]  (6.58 ns)

 <State 5>: 5.38ns
The critical path consists of the following:
	'shl' operation ('shl_ln215', face_detect_sw.cpp:215) [76]  (0 ns)
	'add' operation ('stddev', face_detect_sw.cpp:215) [78]  (0 ns)
	'sub' operation ('value', face_detect_sw.cpp:216) [80]  (2.78 ns)
	'icmp' operation ('icmp_ln218', face_detect_sw.cpp:218) [81]  (1.55 ns)
	multiplexor before 'phi' operation ('stddev') with incoming values : ('a', face_detect_sw.cpp:432->face_detect_sw.cpp:220) [111]  (1.06 ns)

 <State 6>: 2.42ns
The critical path consists of the following:
	'phi' operation ('c') with incoming values : ('c', face_detect_sw.cpp:432->face_detect_sw.cpp:220) [86]  (0 ns)
	'sub' operation ('c', face_detect_sw.cpp:434->face_detect_sw.cpp:220) [102]  (1.78 ns)
	'select' operation ('c', face_detect_sw.cpp:432->face_detect_sw.cpp:220) [103]  (0.631 ns)

 <State 7>: 2.66ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', face_detect_sw.cpp:232) [117]  (0 ns)
	'getelementptr' operation ('stages_array_addr', face_detect_sw.cpp:233) [126]  (0 ns)
	'load' operation ('stages_array_load', face_detect_sw.cpp:233) on array 'stages_array' [127]  (2.66 ns)

 <State 8>: 4.12ns
The critical path consists of the following:
	'load' operation ('stages_array_load', face_detect_sw.cpp:233) on array 'stages_array' [127]  (2.66 ns)
	'add' operation ('haar_counter', face_detect_sw.cpp:289) [129]  (1.45 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'phi' operation ('haar_counter', face_detect_sw.cpp:289) with incoming values : ('haar_counter', face_detect_sw.cpp:289) ('add_ln289', face_detect_sw.cpp:289) [134]  (0 ns)
	'getelementptr' operation ('rectangles_array0_ad', face_detect_sw.cpp:242) [147]  (0 ns)
	'load' operation ('rectangles_array0_lo', face_detect_sw.cpp:242) on array 'rectangles_array0' [148]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('rectangles_array0_lo', face_detect_sw.cpp:242) on array 'rectangles_array0' [148]  (2.66 ns)

 <State 11>: 8.38ns
The critical path consists of the following:
	'load' operation ('tr0.width', face_detect_sw.cpp:243) on array 'rectangles_array2' [152]  (2.66 ns)
	'add' operation ('add_ln258', face_detect_sw.cpp:258) [196]  (1.53 ns)
	'add' operation ('add_ln258_1', face_detect_sw.cpp:258) [197]  (1.53 ns)
	'getelementptr' operation ('SUM1_data_addr_5', face_detect_sw.cpp:258) [199]  (0 ns)
	'load' operation ('SUM1_data_load_5', face_detect_sw.cpp:258) on array 'SUM1_data' [200]  (2.66 ns)

 <State 12>: 2.66ns
The critical path consists of the following:
	'load' operation ('rectangles_array4_lo', face_detect_sw.cpp:247) on array 'rectangles_array4' [161]  (2.66 ns)

 <State 13>: 8.38ns
The critical path consists of the following:
	'load' operation ('tr1.width', face_detect_sw.cpp:248) on array 'rectangles_array6' [165]  (2.66 ns)
	'add' operation ('add_ln263', face_detect_sw.cpp:263) [227]  (1.53 ns)
	'add' operation ('add_ln263_1', face_detect_sw.cpp:263) [228]  (1.53 ns)
	'getelementptr' operation ('SUM1_data_addr_9', face_detect_sw.cpp:263) [230]  (0 ns)
	'load' operation ('SUM1_data_load_9', face_detect_sw.cpp:263) on array 'SUM1_data' [231]  (2.66 ns)

 <State 14>: 3.78ns
The critical path consists of the following:
	'load' operation ('tr2.x', face_detect_sw.cpp:252) on array 'rectangles_array8' [174]  (2.66 ns)
	'or' operation ('or_ln267', face_detect_sw.cpp:267) [247]  (0 ns)
	'or' operation ('or_ln267_2', face_detect_sw.cpp:267) [254]  (0 ns)
	'icmp' operation ('icmp_ln267', face_detect_sw.cpp:267) [255]  (1.12 ns)

 <State 15>: 7.48ns
The critical path consists of the following:
	'add' operation ('add_ln269', face_detect_sw.cpp:269) [262]  (1.77 ns)
	'add' operation ('add_ln270', face_detect_sw.cpp:270) [277]  (1.53 ns)
	'add' operation ('add_ln270_1', face_detect_sw.cpp:270) [278]  (1.53 ns)
	'getelementptr' operation ('SUM1_data_addr_13', face_detect_sw.cpp:270) [280]  (0 ns)
	'load' operation ('SUM1_data_load_13', face_detect_sw.cpp:270) on array 'SUM1_data' [281]  (2.66 ns)

 <State 16>: 3.73ns
The critical path consists of the following:
	'load' operation ('SUM1_data_load_12', face_detect_sw.cpp:269) on array 'SUM1_data' [273]  (2.66 ns)
	'store' operation ('store_ln269', face_detect_sw.cpp:269) of variable 'SUM1_data_load_12', face_detect_sw.cpp:269 on static variable 'coord_8' [274]  (1.06 ns)

 <State 17>: 4.56ns
The critical path consists of the following:
	'sub' operation ('sub_ln319', face_detect_sw.cpp:319->face_detect_sw.cpp:282) [313]  (1.78 ns)
	'sub' operation ('sub_ln319_1', face_detect_sw.cpp:319->face_detect_sw.cpp:282) [314]  (0 ns)
	'add' operation ('add_ln319', face_detect_sw.cpp:319->face_detect_sw.cpp:282) [315]  (2.78 ns)

 <State 18>: 4.56ns
The critical path consists of the following:
	'load' operation ('coord_8_load', face_detect_sw.cpp:282) on static variable 'coord_8' [306]  (0 ns)
	'sub' operation ('sub_ln321', face_detect_sw.cpp:321->face_detect_sw.cpp:282) [327]  (1.78 ns)
	'sub' operation ('sub_ln321_1', face_detect_sw.cpp:321->face_detect_sw.cpp:282) [328]  (0 ns)
	'add' operation ('add_ln321', face_detect_sw.cpp:321->face_detect_sw.cpp:282) [329]  (2.78 ns)

 <State 19>: 6.58ns
The critical path consists of the following:
	'mul' operation ('t', face_detect_sw.cpp:311->face_detect_sw.cpp:282) [312]  (6.58 ns)

 <State 20>: 7.17ns
The critical path consists of the following:
	'add' operation ('add_ln322', face_detect_sw.cpp:322->face_detect_sw.cpp:282) [334]  (0 ns)
	'add' operation ('final_sum', face_detect_sw.cpp:322->face_detect_sw.cpp:282) [335]  (2.78 ns)
	'icmp' operation ('icmp_ln324', face_detect_sw.cpp:324->face_detect_sw.cpp:282) [336]  (1.55 ns)
	'select' operation ('return_value', face_detect_sw.cpp:324->face_detect_sw.cpp:282) [341]  (0 ns)
	'add' operation ('stage_sum', face_detect_sw.cpp:288) [343]  (1.78 ns)
	'store' operation ('store_ln233', face_detect_sw.cpp:233) of variable 'stage_sum', face_detect_sw.cpp:288 on local variable 'stage_sum' [345]  (1.06 ns)

 <State 21>: 2.66ns
The critical path consists of the following:
	'load' operation ('stages_thresh_array_1', face_detect_sw.cpp:294) on array 'stages_thresh_array' [351]  (2.66 ns)

 <State 22>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', face_detect_sw.cpp:294) [353]  (7.1 ns)

 <State 23>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', face_detect_sw.cpp:294) [353]  (7.1 ns)

 <State 24>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', face_detect_sw.cpp:294) [353]  (7.1 ns)

 <State 25>: 7.1ns
The critical path consists of the following:
	'sitodp' operation ('tmp_s', face_detect_sw.cpp:294) [353]  (7.1 ns)

 <State 26>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_4', face_detect_sw.cpp:294) [354]  (8.33 ns)

 <State 27>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_4', face_detect_sw.cpp:294) [354]  (8.33 ns)

 <State 28>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_4', face_detect_sw.cpp:294) [354]  (8.33 ns)

 <State 29>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_4', face_detect_sw.cpp:294) [354]  (8.33 ns)

 <State 30>: 8.33ns
The critical path consists of the following:
	'dmul' operation ('tmp_4', face_detect_sw.cpp:294) [354]  (8.33 ns)

 <State 31>: 3.61ns
The critical path consists of the following:
	'dcmp' operation ('tmp_7', face_detect_sw.cpp:294) [368]  (3.61 ns)

 <State 32>: 4.23ns
The critical path consists of the following:
	'dcmp' operation ('tmp_7', face_detect_sw.cpp:294) [368]  (3.61 ns)
	'and' operation ('and_ln294_1', face_detect_sw.cpp:294) [369]  (0.616 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
