// Seed: 1897243147
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  uwire \id_8 = 1;
  assign \id_8 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd0,
    parameter id_4 = 32'd20
) (
    output tri0  id_0,
    input  tri0  id_1,
    input  wand  id_2,
    input  tri1  _id_3,
    output uwire _id_4
);
  wire  [  -1 : id_3] id_6;
  logic [id_4 : id_4] id_7;
  ;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_7,
      id_6,
      id_6,
      id_6,
      id_6
  );
  assign modCall_1.\id_8 = 0;
endmodule
