Analysis & Synthesis report for DE1_SoC
Tue Mar 12 19:07:31 2019
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver
 10. State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init
 11. State Machine - |DE1_SoC|keyboard_press_driver:keytest|count
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 19. Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 20. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 21. Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 22. Source assignments for soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated
 23. Parameter Settings for User Entity Instance: keyboard_press_driver:keytest
 24. Parameter Settings for User Entity Instance: soundstore:playsound
 25. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen
 26. Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio
 27. Parameter Settings for User Entity Instance: audio_and_video_config:cfg
 28. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz
 29. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize
 30. Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller
 31. Parameter Settings for User Entity Instance: audio_codec:codec
 32. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer
 33. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter
 34. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO
 35. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO
 36. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO
 37. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO
 38. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer
 39. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO
 40. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 41. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO
 42. Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 43. Parameter Settings for Inferred Entity Instance: soundstore:playsound|altsyncram:ram_rtl_0
 44. altpll Parameter Settings by Entity Instance
 45. scfifo Parameter Settings by Entity Instance
 46. altsyncram Parameter Settings by Entity Instance
 47. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"
 48. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"
 49. Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz"
 50. Port Connectivity Checks: "gamelogic:gl|ballpos:bp"
 51. Port Connectivity Checks: "gamelogic:gl|batpos:b2"
 52. Port Connectivity Checks: "gamelogic:gl|batpos:b1"
 53. Port Connectivity Checks: "keyboard_press_driver:keytest"
 54. Post-Synthesis Netlist Statistics for Top Partition
 55. Elapsed Time Per Partition
 56. Analysis & Synthesis Messages
 57. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Mar 12 19:07:31 2019       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 516                                         ;
; Total pins                      ; 144                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,124,336                                   ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path   ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                        ; Library ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+
; clock_generator.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v                  ;         ;
; audio_codec.v                      ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/audio_codec.v                      ;         ;
; audio_and_video_config.v           ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/audio_and_video_config.v           ;         ;
; Altera_UP_SYNC_FIFO.v              ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_SYNC_FIFO.v              ;         ;
; Altera_UP_Slow_Clock_Generator.v   ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Slow_Clock_Generator.v   ;         ;
; Altera_UP_I2C_AV_Auto_Initialize.v ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C_AV_Auto_Initialize.v ;         ;
; Altera_UP_I2C.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C.v                    ;         ;
; Altera_UP_Clock_Edge.v             ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Clock_Edge.v             ;         ;
; Altera_UP_Audio_Out_Serializer.v   ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_Out_Serializer.v   ;         ;
; Altera_UP_Audio_In_Deserializer.v  ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_In_Deserializer.v  ;         ;
; Altera_UP_Audio_Bit_Counter.v      ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_Bit_Counter.v      ;         ;
; keyboard_press_driver.v            ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_press_driver.v            ;         ;
; keyboard_inner_driver.v            ; yes             ; User Verilog HDL File        ; C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_inner_driver.v            ;         ;
; DE1_SoC.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv                         ;         ;
; gamelogic.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv                       ;         ;
; vga.sv                             ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/vga.sv                             ;         ;
; colors.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/colors.sv                          ;         ;
; seg7.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/seg7.sv                            ;         ;
; score.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/score.sv                           ;         ;
; batpos.sv                          ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv                          ;         ;
; ballpos.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv                         ;         ;
; ballcollisions.sv                  ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/ballcollisions.sv                  ;         ;
; soundstore.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/Student User/Desktop/Final Sound - Copy/soundstore.sv                      ;         ;
; altpll.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf                   ;         ;
; aglobal170.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc               ;         ;
; stratix_pll.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_pll.inc              ;         ;
; stratixii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratixii_pll.inc            ;         ;
; cycloneii_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/cycloneii_pll.inc            ;         ;
; db/altpll_1uu1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/altpll_1uu1.tdf                 ;         ;
; scfifo.tdf                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf                   ;         ;
; a_regfifo.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_regfifo.inc                ;         ;
; a_dpfifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_dpfifo.inc                 ;         ;
; a_i2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_i2fifo.inc                 ;         ;
; a_fffifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_fffifo.inc                 ;         ;
; a_f2fifo.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_f2fifo.inc                 ;         ;
; db/scfifo_8ba1.tdf                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/scfifo_8ba1.tdf                 ;         ;
; db/a_dpfifo_r2a1.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf               ;         ;
; db/altsyncram_p3i1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/altsyncram_p3i1.tdf             ;         ;
; db/cmpr_6l8.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/cmpr_6l8.tdf                    ;         ;
; db/cntr_h2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_h2b.tdf                    ;         ;
; db/cntr_u27.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_u27.tdf                    ;         ;
; db/cntr_i2b.tdf                    ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_i2b.tdf                    ;         ;
; altsyncram.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                        ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_00j1.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/altsyncram_00j1.tdf             ;         ;
; db/decode_bla.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/decode_bla.tdf                  ;         ;
; db/decode_41a.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/decode_41a.tdf                  ;         ;
; db/mux_fhb.tdf                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/Student User/Desktop/Final Sound - Copy/db/mux_fhb.tdf                     ;         ;
+------------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 631            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 969            ;
;     -- 7 input functions                    ; 10             ;
;     -- 6 input functions                    ; 262            ;
;     -- 5 input functions                    ; 135            ;
;     -- 4 input functions                    ; 164            ;
;     -- <=3 input functions                  ; 398            ;
;                                             ;                ;
; Dedicated logic registers                   ; 516            ;
;                                             ;                ;
; I/O pins                                    ; 144            ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 2124336        ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 820            ;
; Total fan-out                               ; 15636          ;
; Average fan-out                             ; 7.12           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; Compilation Hierarchy Node                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                       ; Entity Name                      ; Library Name ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
; |DE1_SoC                                                      ; 969 (0)             ; 516 (0)                   ; 2124336           ; 0          ; 144  ; 0            ; |DE1_SoC                                                                                                                                                                                                                  ; DE1_SoC                          ; work         ;
;    |audio_and_video_config:cfg|                               ; 91 (0)              ; 55 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg                                                                                                                                                                                       ; audio_and_video_config           ; work         ;
;       |Altera_UP_I2C:I2C_Controller|                          ; 21 (21)             ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller                                                                                                                                                          ; Altera_UP_I2C                    ; work         ;
;       |Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|      ; 56 (56)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize                                                                                                                                      ; Altera_UP_I2C_AV_Auto_Initialize ; work         ;
;       |Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz| ; 14 (14)             ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz                                                                                                                                 ; Altera_UP_Slow_Clock_Generator   ; work         ;
;    |audio_codec:codec|                                        ; 228 (8)             ; 226 (0)                   ; 12288             ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec                                                                                                                                                                                                ; audio_codec                      ; work         ;
;       |Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer| ; 93 (5)              ; 112 (40)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer                                                                                                                                          ; Altera_UP_Audio_In_Deserializer  ; work         ;
;          |Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|  ; 10 (10)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter                                                                                        ; Altera_UP_Audio_Bit_Counter      ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|     ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 39 (19)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|    ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO                                                                                          ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 39 (19)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                         ; work         ;
;       |Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|   ; 126 (48)            ; 108 (42)                  ; 6144              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer                                                                                                                                            ; Altera_UP_Audio_Out_Serializer   ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|    ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO                                                                                            ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                           ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                                ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 39 (19)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                           ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram   ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb       ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr           ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter    ; cntr_u27                         ; work         ;
;          |Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|   ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO                                                                                           ; Altera_UP_SYNC_FIFO              ; work         ;
;             |scfifo:Sync_FIFO|                                ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                           ; work         ;
;                |scfifo_8ba1:auto_generated|                   ; 39 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                      ; work         ;
;                   |a_dpfifo_r2a1:dpfifo|                      ; 39 (19)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                    ; work         ;
;                      |altsyncram_p3i1:FIFOram|                ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                  ; work         ;
;                      |cntr_h2b:rd_ptr_msb|                    ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                         ; work         ;
;                      |cntr_i2b:wr_ptr|                        ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                         ; work         ;
;                      |cntr_u27:usedw_counter|                 ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                         ; work         ;
;       |Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges|       ; 1 (1)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:ADC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:Bit_Clock_Edges|                  ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges                                                                                                                                                           ; Altera_UP_Clock_Edge             ; work         ;
;       |Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges|       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|audio_codec:codec|Altera_UP_Clock_Edge:DAC_Left_Right_Clock_Edges                                                                                                                                                ; Altera_UP_Clock_Edge             ; work         ;
;    |clock_generator:my_clock_gen|                             ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen                                                                                                                                                                                     ; clock_generator                  ; work         ;
;       |altpll:DE_Clock_Generator_Audio|                       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio                                                                                                                                                     ; altpll                           ; work         ;
;          |altpll_1uu1:auto_generated|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated                                                                                                                          ; altpll_1uu1                      ; work         ;
;    |colors:g|                                                 ; 90 (90)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|colors:g                                                                                                                                                                                                         ; colors                           ; work         ;
;    |gamelogic:gl|                                             ; 275 (86)            ; 81 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gamelogic:gl                                                                                                                                                                                                     ; gamelogic                        ; work         ;
;       |ballcollisions:bcs|                                    ; 87 (87)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gamelogic:gl|ballcollisions:bcs                                                                                                                                                                                  ; ballcollisions                   ; work         ;
;       |ballpos:bp|                                            ; 32 (32)             ; 21 (21)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gamelogic:gl|ballpos:bp                                                                                                                                                                                          ; ballpos                          ; work         ;
;       |batpos:b1|                                             ; 35 (35)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gamelogic:gl|batpos:b1                                                                                                                                                                                           ; batpos                           ; work         ;
;       |batpos:b2|                                             ; 35 (35)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|gamelogic:gl|batpos:b2                                                                                                                                                                                           ; batpos                           ; work         ;
;    |score:win|                                                ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|score:win                                                                                                                                                                                                        ; score                            ; work         ;
;    |seg7:p1|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:p1                                                                                                                                                                                                          ; seg7                             ; work         ;
;    |seg7:p2|                                                  ; 7 (7)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|seg7:p2                                                                                                                                                                                                          ; seg7                             ; work         ;
;    |soundstore:playsound|                                     ; 215 (155)           ; 104 (101)                 ; 2112048           ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound                                                                                                                                                                                             ; soundstore                       ; work         ;
;       |altsyncram:ram_rtl_0|                                  ; 60 (0)              ; 3 (0)                     ; 2112048           ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound|altsyncram:ram_rtl_0                                                                                                                                                                        ; altsyncram                       ; work         ;
;          |altsyncram_00j1:auto_generated|                     ; 60 (0)              ; 3 (3)                     ; 2112048           ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated                                                                                                                                         ; altsyncram_00j1                  ; work         ;
;             |decode_41a:rden_decode_b|                        ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated|decode_41a:rden_decode_b                                                                                                                ; decode_41a                       ; work         ;
;             |decode_bla:decode2|                              ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated|decode_bla:decode2                                                                                                                      ; decode_bla                       ; work         ;
;             |mux_fhb:mux3|                                    ; 48 (48)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated|mux_fhb:mux3                                                                                                                            ; mux_fhb                          ; work         ;
;    |vga:draw|                                                 ; 53 (53)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|vga:draw                                                                                                                                                                                                         ; vga                              ; work         ;
+---------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; Name                                                                                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072    ; None ;
; soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Simple Dual Port ; 44001        ; 48           ; 44001        ; 48           ; 2112048 ; None ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+------+


Encoding Type:  User-Encoded
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|s_i2c_transceiver            ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; Name                                        ; s_i2c_transceiver~4 ; s_i2c_transceiver~3 ; s_i2c_transceiver~2 ;
+---------------------------------------------+---------------------+---------------------+---------------------+
; s_i2c_transceiver.I2C_STATE_0_IDLE          ; 0                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_1_PRE_START     ; 0                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_2_START_BIT     ; 0                   ; 1                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_3_TRANSFER_BYTE ; 0                   ; 1                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_4_TRANSFER_ACK  ; 1                   ; 0                   ; 0                   ;
; s_i2c_transceiver.I2C_STATE_5_STOP_BIT      ; 1                   ; 0                   ; 1                   ;
; s_i2c_transceiver.I2C_STATE_6_COMPLETE      ; 1                   ; 1                   ; 0                   ;
+---------------------------------------------+---------------------+---------------------+---------------------+


Encoding Type:  User-Encoded
+----------------------------------------------------------------------------------------------------------------------+
; State Machine - |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|s_i2c_auto_init ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+
; Name                                          ; s_i2c_auto_init~4 ; s_i2c_auto_init~3 ; s_i2c_auto_init~2            ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+
; s_i2c_auto_init.AUTO_STATE_0_CHECK_STATUS     ; 0                 ; 0                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_1_SEND_START_BIT   ; 0                 ; 0                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_2_TRANSFER_BYTE_1  ; 0                 ; 1                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_3_TRANSFER_BYTE_2  ; 0                 ; 1                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_4_WAIT             ; 1                 ; 0                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_5_SEND_STOP_BIT    ; 1                 ; 0                 ; 1                            ;
; s_i2c_auto_init.AUTO_STATE_6_INCREASE_COUNTER ; 1                 ; 1                 ; 0                            ;
; s_i2c_auto_init.AUTO_STATE_7_DONE             ; 1                 ; 1                 ; 1                            ;
+-----------------------------------------------+-------------------+-------------------+------------------------------+


Encoding Type:  User-Encoded
+--------------------------------------------------------------+
; State Machine - |DE1_SoC|keyboard_press_driver:keytest|count ;
+----------+---------+-----------------------------------------+
; Name     ; count~7 ; count~6                                 ;
+----------+---------+-----------------------------------------+
; count.00 ; 0       ; 0                                       ;
; count.01 ; 0       ; 1                                       ;
; count.10 ; 1       ; 0                                       ;
; count.11 ; 1       ; 1                                       ;
+----------+---------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                             ;
+-------------------------------------------------------------------------------+------------------------------------------------+
; Register name                                                                 ; Reason for Removal                             ;
+-------------------------------------------------------------------------------+------------------------------------------------+
; audio_codec:codec|done_dac_channel_sync                                       ; Stuck at VCC due to stuck port data_in         ;
; audio_codec:codec|done_adc_channel_sync                                       ; Stuck at VCC due to stuck port data_in         ;
; audio_and_video_config:cfg|num_bits_to_transfer[0..2]                         ; Stuck at VCC due to stuck port data_in         ;
; gamelogic:gl|ballpos:bp|value_x[0]                                            ; Merged with gamelogic:gl|ballpos:bp|value_y[0] ;
; gamelogic:gl|batpos:b2|value[0..2]                                            ; Stuck at GND due to stuck port data_in         ;
; gamelogic:gl|batpos:b1|value[0..2]                                            ; Stuck at GND due to stuck port data_in         ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|scan_ready            ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|ready_set             ; Lost fanout                                    ;
; keyboard_press_driver:keytest|read                                            ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[0..3]           ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|read_char             ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|keyboard_clk_filtered ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[0..7]          ; Lost fanout                                    ;
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|clock                 ; Lost fanout                                    ;
; keyboard_press_driver:keytest|count~6                                         ; Lost fanout                                    ;
; keyboard_press_driver:keytest|count~7                                         ; Lost fanout                                    ;
; Total Number of Removed Registers = 32                                        ;                                                ;
+-------------------------------------------------------------------------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+--------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------+
; Register name                                                      ; Reason for Removal ; Registers Removed due to This Register                                         ;
+--------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------+
; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|scan_ready ; Lost Fanouts       ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|ready_set,             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|read,                                            ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[3],              ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[2],              ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[0],              ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[1],              ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|read_char,             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|keyboard_clk_filtered, ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[0],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[1],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[2],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[3],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[4],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[5],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[6],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|filter[7],             ;
;                                                                    ;                    ; keyboard_press_driver:keytest|keyboard_inner_driver:kbd|clock,                 ;
;                                                                    ;                    ; keyboard_press_driver:keytest|count~6, keyboard_press_driver:keytest|count~7   ;
+--------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 516   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 231   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; gamelogic:gl|ball_on                    ; 4       ;
; gamelogic:gl|ballpos:bp|value_x[5]      ; 5       ;
; gamelogic:gl|ballpos:bp|value_x[4]      ; 9       ;
; gamelogic:gl|ballpos:bp|value_x[3]      ; 8       ;
; gamelogic:gl|ballpos:bp|value_x[6]      ; 6       ;
; gamelogic:gl|ballpos:bp|value_x[9]      ; 5       ;
; gamelogic:gl|ballpos:bp|value_y[4]      ; 10      ;
; gamelogic:gl|ballpos:bp|value_y[7]      ; 11      ;
; gamelogic:gl|ballpos:bp|value_y[6]      ; 10      ;
; gamelogic:gl|ballpos:bp|value_y[5]      ; 10      ;
; gamelogic:gl|batpos:b1|value[7]         ; 24      ;
; gamelogic:gl|batpos:b1|value[6]         ; 25      ;
; gamelogic:gl|batpos:b1|value[5]         ; 18      ;
; gamelogic:gl|batpos:b1|value[4]         ; 9       ;
; gamelogic:gl|batpos:b2|value[7]         ; 19      ;
; gamelogic:gl|batpos:b2|value[6]         ; 22      ;
; gamelogic:gl|batpos:b2|value[5]         ; 14      ;
; gamelogic:gl|batpos:b2|value[4]         ; 7       ;
; gamelogic:gl|ballcollisions:bcs|dir_y   ; 11      ;
; Total number of inverted registers = 19 ;         ;
+-----------------------------------------+---------+


+----------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                 ;
+-------------------------------------------+--------------------------------+
; Register Name                             ; RAM Name                       ;
+-------------------------------------------+--------------------------------+
; soundstore:playsound|ram_rtl_0_bypass[0]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[1]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[2]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[3]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[4]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[5]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[6]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[7]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[8]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[9]  ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[10] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[11] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[12] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[13] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[14] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[15] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[16] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[17] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[18] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[19] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[20] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[21] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[22] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[23] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[24] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[25] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[26] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[27] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[28] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[29] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[30] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[31] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[32] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[33] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[34] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[35] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[36] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[37] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[38] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[39] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[40] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[41] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[42] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[43] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[44] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[45] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[46] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[47] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[48] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[49] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[50] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[51] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[52] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[53] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[54] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[55] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[56] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[57] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[58] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[59] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[60] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[61] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[62] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[63] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[64] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[65] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[66] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[67] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[68] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[69] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[70] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[71] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[72] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[73] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[74] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[75] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[76] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[77] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[78] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[79] ; soundstore:playsound|ram_rtl_0 ;
; soundstore:playsound|ram_rtl_0_bypass[80] ; soundstore:playsound|ram_rtl_0 ;
+-------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |DE1_SoC|gamelogic:gl|p1_score[1]                                                                                                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter|bit_counter[0] ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller|current_bit[0]                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[0]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|data_out[6]                                                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |DE1_SoC|keyboard_press_driver:keytest|keyboard_inner_driver:kbd|incnt[0]                                                                         ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|soundstore:playsound|currAddr[17]                                                                                                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |DE1_SoC|gamelogic:gl|winner[0]                                                                                                                   ;
; 5:1                ; 23 bits   ; 69 LEs        ; 46 LEs               ; 23 LEs                 ; Yes        ; |DE1_SoC|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|data_out_shift_reg[21]                                             ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC|gamelogic:gl|batpos:b2|value[9]                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |DE1_SoC|gamelogic:gl|batpos:b1|value[9]                                                                                                          ;
; 3:1                ; 48 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |DE1_SoC|soundstore:playsound|output_left[11]                                                                                                     ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; No         ; |DE1_SoC|soundstore:playsound|currAddr                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Source assignments for soundstore:playsound|altsyncram:ram_rtl_0|altsyncram_00j1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------+
; Assignment                      ; Value              ; From ; To                                ;
+---------------------------------+--------------------+------+-----------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                 ;
+---------------------------------+--------------------+------+-----------------------------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: keyboard_press_driver:keytest ;
+----------------+----------+------------------------------------------------+
; Parameter Name ; Value    ; Type                                           ;
+----------------+----------+------------------------------------------------+
; FIRST          ; 0        ; Unsigned Binary                                ;
; SEENF0         ; 1        ; Unsigned Binary                                ;
; NULL           ; 00000000 ; Unsigned Binary                                ;
+----------------+----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soundstore:playsound ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; N              ; 44000 ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; AUD_CLK_MULT   ; 14    ; Signed Integer                                   ;
; AUD_CLK_DIV    ; 31    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
+-------------------------------+-------------------+-------------------------------------------------------+
; Parameter Name                ; Value             ; Type                                                  ;
+-------------------------------+-------------------+-------------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                               ;
; PLL_TYPE                      ; FAST              ; Untyped                                               ;
; LPM_HINT                      ; UNUSED            ; Untyped                                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                               ;
; INCLK0_INPUT_FREQUENCY        ; 37037             ; Signed Integer                                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                                               ;
; LOCK_LOW                      ; 1                 ; Untyped                                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Signed Integer                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Signed Integer                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                               ;
; SKIP_VCO                      ; OFF               ; Untyped                                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                               ;
; BANDWIDTH                     ; 0                 ; Untyped                                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                               ;
; CLK0_MULTIPLY_BY              ; 14                ; Signed Integer                                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                               ;
; CLK0_DIVIDE_BY                ; 31                ; Signed Integer                                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                               ;
; VCO_MIN                       ; 0                 ; Untyped                                               ;
; VCO_MAX                       ; 0                 ; Untyped                                               ;
; VCO_CENTER                    ; 0                 ; Untyped                                               ;
; PFD_MIN                       ; 0                 ; Untyped                                               ;
; PFD_MAX                       ; 0                 ; Untyped                                               ;
; M_INITIAL                     ; 0                 ; Untyped                                               ;
; M                             ; 0                 ; Untyped                                               ;
; N                             ; 1                 ; Untyped                                               ;
; M2                            ; 1                 ; Untyped                                               ;
; N2                            ; 1                 ; Untyped                                               ;
; SS                            ; 1                 ; Untyped                                               ;
; C0_HIGH                       ; 0                 ; Untyped                                               ;
; C1_HIGH                       ; 0                 ; Untyped                                               ;
; C2_HIGH                       ; 0                 ; Untyped                                               ;
; C3_HIGH                       ; 0                 ; Untyped                                               ;
; C4_HIGH                       ; 0                 ; Untyped                                               ;
; C5_HIGH                       ; 0                 ; Untyped                                               ;
; C6_HIGH                       ; 0                 ; Untyped                                               ;
; C7_HIGH                       ; 0                 ; Untyped                                               ;
; C8_HIGH                       ; 0                 ; Untyped                                               ;
; C9_HIGH                       ; 0                 ; Untyped                                               ;
; C0_LOW                        ; 0                 ; Untyped                                               ;
; C1_LOW                        ; 0                 ; Untyped                                               ;
; C2_LOW                        ; 0                 ; Untyped                                               ;
; C3_LOW                        ; 0                 ; Untyped                                               ;
; C4_LOW                        ; 0                 ; Untyped                                               ;
; C5_LOW                        ; 0                 ; Untyped                                               ;
; C6_LOW                        ; 0                 ; Untyped                                               ;
; C7_LOW                        ; 0                 ; Untyped                                               ;
; C8_LOW                        ; 0                 ; Untyped                                               ;
; C9_LOW                        ; 0                 ; Untyped                                               ;
; C0_INITIAL                    ; 0                 ; Untyped                                               ;
; C1_INITIAL                    ; 0                 ; Untyped                                               ;
; C2_INITIAL                    ; 0                 ; Untyped                                               ;
; C3_INITIAL                    ; 0                 ; Untyped                                               ;
; C4_INITIAL                    ; 0                 ; Untyped                                               ;
; C5_INITIAL                    ; 0                 ; Untyped                                               ;
; C6_INITIAL                    ; 0                 ; Untyped                                               ;
; C7_INITIAL                    ; 0                 ; Untyped                                               ;
; C8_INITIAL                    ; 0                 ; Untyped                                               ;
; C9_INITIAL                    ; 0                 ; Untyped                                               ;
; C0_MODE                       ; BYPASS            ; Untyped                                               ;
; C1_MODE                       ; BYPASS            ; Untyped                                               ;
; C2_MODE                       ; BYPASS            ; Untyped                                               ;
; C3_MODE                       ; BYPASS            ; Untyped                                               ;
; C4_MODE                       ; BYPASS            ; Untyped                                               ;
; C5_MODE                       ; BYPASS            ; Untyped                                               ;
; C6_MODE                       ; BYPASS            ; Untyped                                               ;
; C7_MODE                       ; BYPASS            ; Untyped                                               ;
; C8_MODE                       ; BYPASS            ; Untyped                                               ;
; C9_MODE                       ; BYPASS            ; Untyped                                               ;
; C0_PH                         ; 0                 ; Untyped                                               ;
; C1_PH                         ; 0                 ; Untyped                                               ;
; C2_PH                         ; 0                 ; Untyped                                               ;
; C3_PH                         ; 0                 ; Untyped                                               ;
; C4_PH                         ; 0                 ; Untyped                                               ;
; C5_PH                         ; 0                 ; Untyped                                               ;
; C6_PH                         ; 0                 ; Untyped                                               ;
; C7_PH                         ; 0                 ; Untyped                                               ;
; C8_PH                         ; 0                 ; Untyped                                               ;
; C9_PH                         ; 0                 ; Untyped                                               ;
; L0_HIGH                       ; 1                 ; Untyped                                               ;
; L1_HIGH                       ; 1                 ; Untyped                                               ;
; G0_HIGH                       ; 1                 ; Untyped                                               ;
; G1_HIGH                       ; 1                 ; Untyped                                               ;
; G2_HIGH                       ; 1                 ; Untyped                                               ;
; G3_HIGH                       ; 1                 ; Untyped                                               ;
; E0_HIGH                       ; 1                 ; Untyped                                               ;
; E1_HIGH                       ; 1                 ; Untyped                                               ;
; E2_HIGH                       ; 1                 ; Untyped                                               ;
; E3_HIGH                       ; 1                 ; Untyped                                               ;
; L0_LOW                        ; 1                 ; Untyped                                               ;
; L1_LOW                        ; 1                 ; Untyped                                               ;
; G0_LOW                        ; 1                 ; Untyped                                               ;
; G1_LOW                        ; 1                 ; Untyped                                               ;
; G2_LOW                        ; 1                 ; Untyped                                               ;
; G3_LOW                        ; 1                 ; Untyped                                               ;
; E0_LOW                        ; 1                 ; Untyped                                               ;
; E1_LOW                        ; 1                 ; Untyped                                               ;
; E2_LOW                        ; 1                 ; Untyped                                               ;
; E3_LOW                        ; 1                 ; Untyped                                               ;
; L0_INITIAL                    ; 1                 ; Untyped                                               ;
; L1_INITIAL                    ; 1                 ; Untyped                                               ;
; G0_INITIAL                    ; 1                 ; Untyped                                               ;
; G1_INITIAL                    ; 1                 ; Untyped                                               ;
; G2_INITIAL                    ; 1                 ; Untyped                                               ;
; G3_INITIAL                    ; 1                 ; Untyped                                               ;
; E0_INITIAL                    ; 1                 ; Untyped                                               ;
; E1_INITIAL                    ; 1                 ; Untyped                                               ;
; E2_INITIAL                    ; 1                 ; Untyped                                               ;
; E3_INITIAL                    ; 1                 ; Untyped                                               ;
; L0_MODE                       ; BYPASS            ; Untyped                                               ;
; L1_MODE                       ; BYPASS            ; Untyped                                               ;
; G0_MODE                       ; BYPASS            ; Untyped                                               ;
; G1_MODE                       ; BYPASS            ; Untyped                                               ;
; G2_MODE                       ; BYPASS            ; Untyped                                               ;
; G3_MODE                       ; BYPASS            ; Untyped                                               ;
; E0_MODE                       ; BYPASS            ; Untyped                                               ;
; E1_MODE                       ; BYPASS            ; Untyped                                               ;
; E2_MODE                       ; BYPASS            ; Untyped                                               ;
; E3_MODE                       ; BYPASS            ; Untyped                                               ;
; L0_PH                         ; 0                 ; Untyped                                               ;
; L1_PH                         ; 0                 ; Untyped                                               ;
; G0_PH                         ; 0                 ; Untyped                                               ;
; G1_PH                         ; 0                 ; Untyped                                               ;
; G2_PH                         ; 0                 ; Untyped                                               ;
; G3_PH                         ; 0                 ; Untyped                                               ;
; E0_PH                         ; 0                 ; Untyped                                               ;
; E1_PH                         ; 0                 ; Untyped                                               ;
; E2_PH                         ; 0                 ; Untyped                                               ;
; E3_PH                         ; 0                 ; Untyped                                               ;
; M_PH                          ; 0                 ; Untyped                                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA0               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA1               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA2               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLKENA3               ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT1                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCLKOUT0                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE0                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_ENABLE1                  ; PORT_UNUSED       ; Untyped                                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                                               ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                               ;
; CBXI_PARAMETER                ; altpll_1uu1       ; Untyped                                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                               ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                               ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                               ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                        ;
+-------------------------------+-------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg ;
+-----------------+-----------+-------------------------------------------+
; Parameter Name  ; Value     ; Type                                      ;
+-----------------+-----------+-------------------------------------------+
; I2C_BUS_MODE    ; 0         ; Unsigned Binary                           ;
; CFG_TYPE        ; 00000001  ; Unsigned Binary                           ;
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                           ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                           ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                           ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                           ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                           ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                           ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                           ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                           ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                           ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                           ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                           ;
+-----------------+-----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value      ; Type                                                                                            ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
; COUNTER_BITS   ; 10         ; Signed Integer                                                                                  ;
; COUNTER_INC    ; 0000000001 ; Unsigned Binary                                                                                 ;
+----------------+------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; Parameter Name  ; Value     ; Type                                                                                       ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
; MIN_ROM_ADDRESS ; 000000    ; Unsigned Binary                                                                            ;
; MAX_ROM_ADDRESS ; 110010    ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_LC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_IN_RC  ; 000011010 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_LC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_LINE_OUT_RC ; 001111011 ; Unsigned Binary                                                                            ;
; AUD_ADC_PATH    ; 010010101 ; Unsigned Binary                                                                            ;
; AUD_DAC_PATH    ; 000000110 ; Unsigned Binary                                                                            ;
; AUD_POWER       ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_DATA_FORMAT ; 001001001 ; Unsigned Binary                                                                            ;
; AUD_SAMPLE_CTRL ; 000000000 ; Unsigned Binary                                                                            ;
; AUD_SET_ACTIVE  ; 000000001 ; Unsigned Binary                                                                            ;
+-----------------+-----------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller ;
+----------------+-------+-----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------+
; I2C_BUS_MODE   ; 0     ; Unsigned Binary                                                             ;
+----------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec ;
+------------------+-------+-------------------------------------+
; Parameter Name   ; Value ; Type                                ;
+------------------+-------+-------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                      ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                     ;
+------------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                      ;
+------------------+-------+-------------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                            ;
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                           ;
+------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                        ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; BIT_COUNTER_INIT ; 10111 ; Unsigned Binary                                                                                                                             ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                              ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                              ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                          ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                    ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                  ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                  ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                       ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                       ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                       ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                       ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                       ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                       ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                       ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                       ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                       ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                       ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                       ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                       ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                       ;
+-------------------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                    ;
+------------------+-------+-----------------------------------------------------------------------------------------+
; AUDIO_DATA_WIDTH ; 24    ; Signed Integer                                                                          ;
+------------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                            ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                            ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                        ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                              ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                              ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                              ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                              ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                     ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                     ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                     ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                     ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                     ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                     ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                     ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                     ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                     ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                     ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                     ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                     ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                     ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH     ; 24    ; Signed Integer                                                                                                                             ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                             ;
; ADDR_WIDTH     ; 7     ; Signed Integer                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                         ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                 ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                               ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                               ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                               ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                               ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                      ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                      ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                      ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                      ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                      ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                      ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                      ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                      ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                      ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                      ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                      ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                      ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                      ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: soundstore:playsound|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                        ;
; WIDTH_A                            ; 48                   ; Untyped                        ;
; WIDTHAD_A                          ; 16                   ; Untyped                        ;
; NUMWORDS_A                         ; 44001                ; Untyped                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 48                   ; Untyped                        ;
; WIDTHAD_B                          ; 16                   ; Untyped                        ;
; NUMWORDS_B                         ; 44001                ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                        ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_00j1      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                                 ;
+-------------------------------+--------------------------------------------------------------+
; Name                          ; Value                                                        ;
+-------------------------------+--------------------------------------------------------------+
; Number of entity instances    ; 1                                                            ;
; Entity Instance               ; clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio ;
;     -- OPERATION_MODE         ; NORMAL                                                       ;
;     -- PLL_TYPE               ; FAST                                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 37037                                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                                            ;
+-------------------------------+--------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                          ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                    ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 4                                                                                                                                        ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO   ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
; Entity Instance            ; audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer|Altera_UP_SYNC_FIFO:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                             ;
;     -- lpm_width           ; 24                                                                                                                                       ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                      ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                                       ;
+----------------------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                      ;
+-------------------------------------------+-------------------------------------------+
; Name                                      ; Value                                     ;
+-------------------------------------------+-------------------------------------------+
; Number of entity instances                ; 1                                         ;
; Entity Instance                           ; soundstore:playsound|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                 ;
;     -- WIDTH_A                            ; 48                                        ;
;     -- NUMWORDS_A                         ; 44001                                     ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                              ;
;     -- WIDTH_B                            ; 48                                        ;
;     -- NUMWORDS_B                         ; 44001                                     ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                 ;
+-------------------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller"                                     ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_ack     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; read_byte     ; Input  ; Info     ; Stuck at GND                                                                        ;
; i2c_scen      ; Output ; Info     ; Explicitly unconnected                                                              ;
; data_from_i2c ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize"                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; clear_error     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; auto_init_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                   ;
+--------------+--------+----------+---------------------------------------------------------------------------+
; rising_edge  ; Output ; Info     ; Explicitly unconnected                                                    ;
; falling_edge ; Output ; Info     ; Explicitly unconnected                                                    ;
+--------------+--------+----------+---------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "gamelogic:gl|ballpos:bp" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; speed[1..0] ; Input ; Info     ; Stuck at VCC       ;
; speed[4..2] ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "gamelogic:gl|batpos:b2" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; speed[2..0] ; Input ; Info     ; Stuck at GND      ;
; speed[4]    ; Input ; Info     ; Stuck at GND      ;
; speed[3]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "gamelogic:gl|batpos:b1" ;
+-------------+-------+----------+-------------------+
; Port        ; Type  ; Severity ; Details           ;
+-------------+-------+----------+-------------------+
; speed[2..0] ; Input ; Info     ; Stuck at GND      ;
; speed[4]    ; Input ; Info     ; Stuck at GND      ;
; speed[3]    ; Input ; Info     ; Stuck at VCC      ;
+-------------+-------+----------+-------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "keyboard_press_driver:keytest"                                                           ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; valid     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; makeBreak ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outCode   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 516                         ;
;     CLR               ; 23                          ;
;     ENA               ; 175                         ;
;     ENA CLR           ; 14                          ;
;     ENA SCLR          ; 42                          ;
;     SCLR              ; 40                          ;
;     plain             ; 222                         ;
; arriav_io_obuf        ; 39                          ;
; arriav_lcell_comb     ; 978                         ;
;     arith             ; 266                         ;
;         0 data inputs ; 7                           ;
;         1 data inputs ; 210                         ;
;         2 data inputs ; 49                          ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 702                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 24                          ;
;         2 data inputs ; 46                          ;
;         3 data inputs ; 69                          ;
;         4 data inputs ; 164                         ;
;         5 data inputs ; 135                         ;
;         6 data inputs ; 262                         ;
; boundary_port         ; 144                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 384                         ;
;                       ;                             ;
; Max LUT depth         ; 6.50                        ;
; Average LUT depth     ; 2.89                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Mar 12 19:07:08 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12021): Found 1 design units, including 1 entities, in source file clock_generator.v
    Info (12023): Found entity 1: clock_generator File: C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file audio_codec.v
    Info (12023): Found entity 1: audio_codec File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_codec.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file audio_and_video_config.v
    Info (12023): Found entity 1: audio_and_video_config File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_and_video_config.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_sync_fifo.v
    Info (12023): Found entity 1: Altera_UP_SYNC_FIFO File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_SYNC_FIFO.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: Altera_UP_Slow_Clock_Generator File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Slow_Clock_Generator.v Line: 53
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_lcm_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_LCM_Auto_Initialize File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_dc_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_DC_Auto_Initialize File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c_av_auto_initialize.v
    Info (12023): Found entity 1: Altera_UP_I2C_AV_Auto_Initialize File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_i2c.v
    Info (12023): Found entity 1: Altera_UP_I2C File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_clock_edge.v
    Info (12023): Found entity 1: Altera_UP_Clock_Edge File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Clock_Edge.v Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_Out_Serializer File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_Out_Serializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: Altera_UP_Audio_In_Deserializer File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_In_Deserializer.v Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: Altera_UP_Audio_Bit_Counter File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_Bit_Counter.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_scancoderaw_driver.v
    Info (12023): Found entity 1: keyboard_scancoderaw_driver File: C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_scancoderaw_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_press_driver.v
    Info (12023): Found entity 1: keyboard_press_driver File: C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_press_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file keyboard_inner_driver.v
    Info (12023): Found entity 1: keyboard_inner_driver File: C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_inner_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.sv
    Info (12023): Found entity 1: gamelogic File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vga.sv
    Info (12023): Found entity 1: vga File: C:/Users/Student User/Desktop/Final Sound - Copy/vga.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file colors.sv
    Info (12023): Found entity 1: colors File: C:/Users/Student User/Desktop/Final Sound - Copy/colors.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: C:/Users/Student User/Desktop/Final Sound - Copy/seg7.sv Line: 1
    Info (12023): Found entity 2: seg7_testbench File: C:/Users/Student User/Desktop/Final Sound - Copy/seg7.sv Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file score.sv
    Info (12023): Found entity 1: score File: C:/Users/Student User/Desktop/Final Sound - Copy/score.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file batpos.sv
    Info (12023): Found entity 1: batpos File: C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ballpos.sv
    Info (12023): Found entity 1: ballpos File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ballcollisions.sv
    Info (12023): Found entity 1: ballcollisions File: C:/Users/Student User/Desktop/Final Sound - Copy/ballcollisions.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file soundstore.sv
    Info (12023): Found entity 1: soundstore File: C:/Users/Student User/Desktop/Final Sound - Copy/soundstore.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at DE1_SoC.sv(122): created implicit net for "reset" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10034): Output port "LEDR" at DE1_SoC.sv(7) has no driver File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
Info (12128): Elaborating entity "keyboard_press_driver" for hierarchy "keyboard_press_driver:keytest" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 71
Info (12128): Elaborating entity "keyboard_inner_driver" for hierarchy "keyboard_press_driver:keytest|keyboard_inner_driver:kbd" File: C:/Users/Student User/Desktop/Final Sound - Copy/keyboard_press_driver.v Line: 38
Info (12128): Elaborating entity "vga" for hierarchy "vga:draw" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 83
Warning (10230): Verilog HDL assignment warning at vga.sv(19): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/vga.sv Line: 19
Warning (10230): Verilog HDL assignment warning at vga.sv(20): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/vga.sv Line: 20
Info (12128): Elaborating entity "colors" for hierarchy "colors:g" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 86
Info (12128): Elaborating entity "gamelogic" for hierarchy "gamelogic:gl" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 92
Warning (10230): Verilog HDL assignment warning at gamelogic.sv(38): truncated value with size 32 to match size of target (2) File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 38
Warning (10230): Verilog HDL assignment warning at gamelogic.sv(40): truncated value with size 32 to match size of target (26) File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 40
Warning (10230): Verilog HDL assignment warning at gamelogic.sv(48): truncated value with size 32 to match size of target (4) File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 48
Warning (10230): Verilog HDL assignment warning at gamelogic.sv(50): truncated value with size 32 to match size of target (4) File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 50
Info (12128): Elaborating entity "batpos" for hierarchy "gamelogic:gl|batpos:b1" File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 79
Warning (10230): Verilog HDL assignment warning at batpos.sv(13): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv Line: 13
Warning (10855): Verilog HDL warning at batpos.sv(12): initial value for variable value should be constant File: C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv Line: 12
Warning (10230): Verilog HDL assignment warning at batpos.sv(18): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv Line: 18
Info (12128): Elaborating entity "ballcollisions" for hierarchy "gamelogic:gl|ballcollisions:bcs" File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 86
Info (12128): Elaborating entity "ballpos" for hierarchy "gamelogic:gl|ballpos:bp" File: C:/Users/Student User/Desktop/Final Sound - Copy/gamelogic.sv Line: 90
Warning (10230): Verilog HDL assignment warning at ballpos.sv(17): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 17
Warning (10230): Verilog HDL assignment warning at ballpos.sv(18): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 18
Warning (10855): Verilog HDL warning at ballpos.sv(16): initial value for variable value_x should be constant File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 16
Warning (10855): Verilog HDL warning at ballpos.sv(16): initial value for variable value_y should be constant File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 16
Warning (10230): Verilog HDL assignment warning at ballpos.sv(23): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 23
Warning (10230): Verilog HDL assignment warning at ballpos.sv(24): truncated value with size 32 to match size of target (11) File: C:/Users/Student User/Desktop/Final Sound - Copy/ballpos.sv Line: 24
Info (12128): Elaborating entity "soundstore" for hierarchy "soundstore:playsound" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 96
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:p1" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 99
Info (12128): Elaborating entity "score" for hierarchy "score:win" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 103
Info (10264): Verilog HDL Case Statement information at score.sv(13): all case item expressions in this case statement are onehot File: C:/Users/Student User/Desktop/Final Sound - Copy/score.sv Line: 13
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:my_clock_gen" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 126
Info (12128): Elaborating entity "altpll" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v Line: 134
Info (12130): Elaborated megafunction instantiation "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" File: C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v Line: 134
Info (12133): Instantiated megafunction "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio" with the following parameter: File: C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v Line: 134
    Info (12134): Parameter "clk0_divide_by" = "31"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "14"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "gate_lock_signal" = "NO"
    Info (12134): Parameter "inclk0_input_frequency" = "37037"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "invalid_lock_multiplier" = "5"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable0" = "PORT_UNUSED"
    Info (12134): Parameter "port_enable1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout0" = "PORT_UNUSED"
    Info (12134): Parameter "port_sclkout1" = "PORT_UNUSED"
    Info (12134): Parameter "valid_lock_multiplier" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_1uu1.tdf
    Info (12023): Found entity 1: altpll_1uu1 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/altpll_1uu1.tdf Line: 26
Info (12128): Elaborating entity "altpll_1uu1" for hierarchy "clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_and_video_config:cfg" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 136
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_codec:codec" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 157
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/scfifo_8ba1.tdf Line: 25
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/17.0/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 33
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/scfifo_8ba1.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/altsyncram_p3i1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/cmpr_6l8.tdf Line: 23
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 55
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_h2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_u27.tdf Line: 26
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/Student User/Desktop/Final Sound - Copy/db/cntr_i2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/Student User/Desktop/Final Sound - Copy/db/a_dpfifo_r2a1.tdf Line: 59
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: C:/Users/Student User/Desktop/Final Sound - Copy/audio_codec.v Line: 267
Warning (12030): Port "clk" on the entity instantiation of "DE_Clock_Generator_Audio" is connected to a signal of width 1. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic. File: C:/Users/Student User/Desktop/Final Sound - Copy/clock_generator.v Line: 134
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "reset" is missing source, defaulting to GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 122
Warning (276020): Inferred RAM node "soundstore:playsound|ram_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: C:/Users/Student User/Desktop/Final Sound - Copy/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "soundstore:playsound|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 48
        Info (286033): Parameter WIDTHAD_A set to 16
        Info (286033): Parameter NUMWORDS_A set to 44001
        Info (286033): Parameter WIDTH_B set to 48
        Info (286033): Parameter WIDTHAD_B set to 16
        Info (286033): Parameter NUMWORDS_B set to 44001
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "soundstore:playsound|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "soundstore:playsound|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "48"
    Info (12134): Parameter "WIDTHAD_A" = "16"
    Info (12134): Parameter "NUMWORDS_A" = "44001"
    Info (12134): Parameter "WIDTH_B" = "48"
    Info (12134): Parameter "WIDTHAD_B" = "16"
    Info (12134): Parameter "NUMWORDS_B" = "44001"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_00j1.tdf
    Info (12023): Found entity 1: altsyncram_00j1 File: C:/Users/Student User/Desktop/Final Sound - Copy/db/altsyncram_00j1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_bla.tdf
    Info (12023): Found entity 1: decode_bla File: C:/Users/Student User/Desktop/Final Sound - Copy/db/decode_bla.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_41a.tdf
    Info (12023): Found entity 1: decode_41a File: C:/Users/Student User/Desktop/Final Sound - Copy/db/decode_41a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_fhb.tdf
    Info (12023): Found entity 1: mux_fhb File: C:/Users/Student User/Desktop/Final Sound - Copy/db/mux_fhb.tdf Line: 23
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[34]" and its non-tri-state driver. File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO_0[35]" and its non-tri-state driver. File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 42
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 43
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO_0[0]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[1]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[2]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[3]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[4]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[5]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[6]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[7]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[8]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[9]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[10]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[11]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[12]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[13]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[14]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[15]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[16]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[17]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[18]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[19]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[20]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[21]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[22]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[23]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[24]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[25]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[26]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[27]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[28]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[29]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[30]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[31]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[32]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13033): The pin "GPIO_0[33]" is fed by GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
Info (13000): Registers with preset signals will power-up high File: C:/Users/Student User/Desktop/Final Sound - Copy/batpos.sv Line: 20
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO_0[34]~synth" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
    Warning (13010): Node "GPIO_0[35]~synth" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 17
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[0]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[1]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[2]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[3]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[4]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[5]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[0]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[1]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[2]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[3]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[4]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[5]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX5[2]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "HEX5[3]" is stuck at VCC File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 6
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 7
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/Student User/Desktop/Final Sound - Copy/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance clock_generator:my_clock_gen|altpll:DE_Clock_Generator_Audio|altpll_1uu1:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/Student User/Desktop/Final Sound - Copy/db/altpll_1uu1.tdf Line: 35
    Info: Must be connected
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Student User/Desktop/Final Sound - Copy/DE1_SoC.sv Line: 9
Info (21057): Implemented 1735 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 84 output pins
    Info (21060): Implemented 39 bidirectional pins
    Info (21061): Implemented 1206 logic cells
    Info (21064): Implemented 384 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings
    Info: Peak virtual memory: 5147 megabytes
    Info: Processing ended: Tue Mar 12 19:07:31 2019
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:40


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Student User/Desktop/Final Sound - Copy/output_files/DE1_SoC.map.smsg.


