# AES-128-Bit-Decryptor
AES decryption implementation in FPGA using Verilog
