Flow Summary report for imageConvolution
Fri Feb 10 21:45:19 2012
Quartus II Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Flow Summary                                                                       ;
+------------------------------------+-----------------------------------------------+
; Flow Status                        ; Successful - Fri Feb 10 13:10:15 2012         ;
; Quartus II Version                 ; 10.1 Build 197 01/19/2011 SP 1 SJ Web Edition ;
; Revision Name                      ; imageConvolution                              ;
; Top-level Entity Name              ; imageConvolution                              ;
; Family                             ; Cyclone III                                   ;
; Device                             ; EP3C25F324C6                                  ;
; Timing Models                      ; Final                                         ;
; Total logic elements               ; 20,192 / 24,624 ( 82 % )                      ;
;     Total combinational functions  ; 14,912 / 24,624 ( 61 % )                      ;
;     Dedicated logic registers      ; 13,551 / 24,624 ( 55 % )                      ;
; Total registers                    ; 13655                                         ;
; Total pins                         ; 82 / 216 ( 38 % )                             ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 189,854 / 608,256 ( 31 % )                    ;
; Embedded Multiplier 9-bit elements ; 56 / 132 ( 42 % )                             ;
; Total PLLs                         ; 2 / 4 ( 50 % )                                ;
+------------------------------------+-----------------------------------------------+


