// Seed: 87461635
module module_0;
  assign module_1.type_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  uwire id_2,
    output wor   id_3
);
  assign id_3 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 ();
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = 1;
  module_0 modCall_1 ();
  assign id_3 = id_6 == id_2;
endmodule
