# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../upDownCounter.srcs/sources_1/new/edgeDetector.vhd" \
"../../../../upDownCounter.srcs/sim_1/new/tb_edgeDetector.vhd" \

# Do not sort compile order
nosort
