quartus_sh --flow compile top
Info: *******************************************************************
Info: Running Quartus II 32-bit Shell
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Thu Mar 12 07:55:27 2020
Info: Command: quartus_sh --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /home/legup/legup_repo/examples/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main/lab/part_a/top
Info: Revision Name = top
Info (125068): Revision "top" was previously opened in Quartus II software version 11.1. Created Quartus II Default Settings File /home/legup/legup_repo/examples/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main/lab/part_a/top_assignment_defaults.qdf, which contains the default assignment setting information from Quartus II software version 11.1.
Info (125069): Default assignment values were changed in the current version of the Quartus II software -- changes to default assignments values are contained in file /home/legup/altera/11.1/quartus/linux/assignment_defaults.qdf
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 12 07:55:35 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 10 design units, including 10 entities, in source file extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v
    Info (12023): Found entity 1: top
    Info (12023): Found entity 2: memory_controller
    Info (12023): Found entity 3: resolveResolved
    Info (12023): Found entity 4: main
    Info (12023): Found entity 5: ram_dual_port
    Info (12023): Found entity 6: rom_dual_port
    Info (12023): Found entity 7: de2
    Info (12023): Found entity 8: de4
    Info (12023): Found entity 9: hex_digits
    Info (12023): Found entity 10: main_tb
Warning (10236): Verilog HDL Implicit Net warning at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(69): created implicit net for "clk2x"
Warning (10236): Verilog HDL Implicit Net warning at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(70): created implicit net for "clk1x_follower"
Info (12127): Elaborating entity "de2" for the top level hierarchy
Warning (10034): Output port "LEDG[7..4]" at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(1992) has no driver
Info (12128): Elaborating entity "hex_digits" for hierarchy "hex_digits:h7"
Info (12128): Elaborating entity "top" for hierarchy "top:top_inst"
Info (12128): Elaborating entity "memory_controller" for hierarchy "top:top_inst|memory_controller:memory_controller_inst"
Warning (10034): Output port "memory_controller_out_reg_a" at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(118) has no driver
Warning (10034): Output port "memory_controller_out_reg_b" at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(128) has no driver
Warning (12158): Entity "memory_controller" contains only dangling pins
Info (12128): Elaborating entity "main" for hierarchy "top:top_inst|main:main_inst"
Warning (10036): Verilog HDL or VHDL warning at extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v(1614): object "legup_function_call" assigned a value but never read
Error (12006): Node instance "llvm_trap_inst" instantiates undefined entity "llvm_trap" File: /home/legup/legup_repo/examples/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main/lab/part_a/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main.v Line: 1625
Info (144001): Generated suppressed messages file /home/legup/legup_repo/examples/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main/lab/part_a/top.map.smsg
Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 1 error, 8 warnings
    Error: Peak virtual memory: 311 megabytes
    Error: Processing ended: Thu Mar 12 07:55:40 2020
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:05
Error (293001): Quartus II Full Compilation was unsuccessful. 3 errors, 8 warnings
Error: Flow compile (for project /home/legup/legup_repo/examples/extr_.reactosdllwin32usp10bidi.c_resolveResolved_with_main/lab/part_a/top) was not successful
Error: ERROR: Error(s) found while running an executable. See report file(s) for error message(s). Message log indicates which executable was run last.

make: *** [f] Error 3
