{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543310205514 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543310205521 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 10:16:45 2018 " "Processing started: Tue Nov 27 10:16:45 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543310205521 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310205521 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MAX1000 -c MAX1000" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310205521 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543310205806 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543310205806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/AC_MOTOR/AC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/AC_MOTOR/AC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 AC_MOTOR " "Found entity 1: AC_MOTOR" {  } { { "src/AC_MOTOR/AC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/AC_MOTOR/AC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000 " "Found entity 1: MAX1000" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/PLL/PLL.v 1 1 " "Found 1 design units, including 1 entities, in source file src/PLL/PLL.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "src/PLL/PLL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/PLL/PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218168 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/FLOATING_POINT/CONST_SGL/CONST_INT.v " "Can't analyze file -- file src/FLOATING_POINT/CONST_SGL/CONST_INT.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310218169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/HOST/SPI_HOST.v 2 2 " "Found 2 design units, including 2 entities, in source file src/SPI/HOST/SPI_HOST.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_HOST " "Found entity 1: SPI_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218170 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPI_INP_FILTER_HOST " "Found entity 2: SPI_INP_FILTER_HOST" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DC_MOTOR/DC_MOTOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DC_MOTOR/DC_MOTOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 DC_MOTOR " "Found entity 1: DC_MOTOR" {  } { { "src/DC_MOTOR/DC_MOTOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DC_MOTOR/DC_MOTOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK_GENERATOR " "Found entity 1: CLOCK_GENERATOR" {  } { { "src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/GENERATOR/CLOCK_GENERATOR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201 " "Found entity 1: ADC_MCP3201" {  } { { "src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/ADC_MCP3201.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v 1 1 " "Found 1 design units, including 1 entities, in source file src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIG_INP_FILTER " "Found entity 1: DIG_INP_FILTER" {  } { { "src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/FILTER/DIGITAL_INPUT_FILTER/DIG_INP_FILTER.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823 " "Found entity 1: RGB_PL9823" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" { { "Info" "ISGN_ENTITY_NAME" "1 DAC_MCP4921 " "Found entity 1: DAC_MCP4921" {  } { { "src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/DAC_MCP4921/DAC_MCP4921.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/SPI/ZUWEISUNG/ZUWEISUNG.v 4 4 " "Found 4 design units, including 4 entities, in source file src/SPI/ZUWEISUNG/ZUWEISUNG.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_FT2232 " "Found entity 1: DATA_IN_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218175 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_FT2232 " "Found entity 2: DATA_OUT_VAR_FT2232" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218175 ""} { "Info" "ISGN_ENTITY_NAME" "3 DATA_IN_VAR_RPI " "Found entity 3: DATA_IN_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218175 ""} { "Info" "ISGN_ENTITY_NAME" "4 DATA_OUT_VAR_RPI " "Found entity 4: DATA_OUT_VAR_RPI" {  } { { "src/SPI/ZUWEISUNG/ZUWEISUNG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/ZUWEISUNG/ZUWEISUNG.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/SEL/SEL.v 3 3 " "Found 3 design units, including 3 entities, in source file src/TOOLBOX/SEL/SEL.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEL_SPI_INPUT " "Found entity 1: SEL_SPI_INPUT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218176 ""} { "Info" "ISGN_ENTITY_NAME" "2 SEL_1_BIT " "Found entity 2: SEL_1_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218176 ""} { "Info" "ISGN_ENTITY_NAME" "3 SEL_12_BIT " "Found entity 3: SEL_12_BIT" {  } { { "src/TOOLBOX/SEL/SEL.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/SEL/SEL.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/TOOLBOX/MAX/MAX.v 1 1 " "Found 1 design units, including 1 entities, in source file src/TOOLBOX/MAX/MAX.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAX_12_BIT " "Found entity 1: MAX_12_BIT" {  } { { "src/TOOLBOX/MAX/MAX.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/TOOLBOX/MAX/MAX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/CLOCK/WDT/WDT.v 1 1 " "Found 1 design units, including 1 entities, in source file src/CLOCK/WDT/WDT.v" { { "Info" "ISGN_ENTITY_NAME" "1 WDT " "Found entity 1: WDT" {  } { { "src/CLOCK/WDT/WDT.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/CLOCK/WDT/WDT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM " "Found entity 1: BLOCK_DIAGRAM" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" { { "Info" "ISGN_ENTITY_NAME" "1 GLUE_LOGIC " "Found entity 1: GLUE_LOGIC" {  } { { "src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/GLUE_LOGIC/GLUE_LOGIC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_MCP3201_MOV_AVG " "Found entity 1: ADC_MCP3201_MOV_AVG" {  } { { "src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/ADC_DAC/ADC_MCP3201/MOV_AVG/ADC_MCP3201_MOV_AVG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/APP_TIMER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_TIMER/APP_TIMER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_TIMER " "Found entity 1: APP_TIMER" {  } { { "src/APP_TIMER/APP_TIMER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/APP_TIMER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_TIMER/TIMER_APP.v 2 2 " "Found 2 design units, including 2 entities, in source file src/APP_TIMER/TIMER_APP.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIMER_APP " "Found entity 1: TIMER_APP" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218181 ""} { "Info" "ISGN_ENTITY_NAME" "2 HEX_SEG_7 " "Found entity 2: HEX_SEG_7" {  } { { "src/APP_TIMER/TIMER_APP.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_TIMER/TIMER_APP.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218181 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/APP_TIMER/HEX_SEG_7.v " "Can't analyze file -- file src/APP_TIMER/HEX_SEG_7.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310218182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 APP_IO_EXPANDER " "Found entity 1: APP_IO_EXPANDER" {  } { { "src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/APP_IO_EXPANDER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218182 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "5 CLIENT_MCP23S17.v(59) " "Verilog HDL Expression warning at CLIENT_MCP23S17.v(59): truncated literal to match 5 bits" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 59 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1543310218183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK_COUNTER clk_counter CLIENT_MCP23S17.v(229) " "Verilog HDL Declaration information at CLIENT_MCP23S17.v(229): object \"CLK_COUNTER\" differs only in case from object \"clk_counter\" in the same scope" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 229 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543310218184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v 3 3 " "Found 3 design units, including 3 entities, in source file src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLIENT_MCP23S17 " "Found entity 1: CLIENT_MCP23S17" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218185 ""} { "Info" "ISGN_ENTITY_NAME" "2 SHIFTER_24_BIT " "Found entity 2: SHIFTER_24_BIT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218185 ""} { "Info" "ISGN_ENTITY_NAME" "3 SPI_INP_FILTER_CLIENT " "Found entity 3: SPI_INP_FILTER_CLIENT" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 365 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v 1 1 " "Found 1 design units, including 1 entities, in source file src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" { { "Info" "ISGN_ENTITY_NAME" "1 IO16_VERILOG " "Found entity 1: IO16_VERILOG" {  } { { "src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/IO16_VERILOG/IO16_VERILOG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK_DIAGRAM_START " "Found entity 1: BLOCK_DIAGRAM_START" {  } { { "src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/BLOCK_DIAGRAM/BLOCK_DIAGRAM_START.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/BASIS/VERILOG/TEST/TEST.v 1 1 " "Found 1 design units, including 1 entities, in source file src/BASIS/VERILOG/TEST/TEST.v" { { "Info" "ISGN_ENTITY_NAME" "1 TEST " "Found entity 1: TEST" {  } { { "src/BASIS/VERILOG/TEST/TEST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/BASIS/VERILOG/TEST/TEST.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v 2 2 " "Found 2 design units, including 2 entities, in source file src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER " "Found entity 1: QUADRATUR_ENCODER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218187 ""} { "Info" "ISGN_ENTITY_NAME" "2 ENC_INP_FILTER " "Found entity 2: ENC_INP_FILTER" {  } { { "src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/FULL/QUADRATUR_ENCODER.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v 1 1 " "Found 1 design units, including 1 entities, in source file src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" { { "Info" "ISGN_ENTITY_NAME" "1 QUADRATUR_ENCODER_SIMPLE " "Found entity 1: QUADRATUR_ENCODER_SIMPLE" {  } { { "src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/QUADRATUR_ENCODER/SIMPLE/QUADRATUR_ENCODER_SIMPLE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218188 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MAX1000_SPI.bdf " "Can't analyze file -- file MAX1000_SPI.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310218189 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/BASIS/VERILOG/DEMO/DEMO.v " "Can't analyze file -- file src/BASIS/VERILOG/DEMO/DEMO.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543310218189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/DEMO.v 1 1 " "Found 1 design units, including 1 entities, in source file src/DEMO/DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DEMO " "Found entity 1: DEMO" {  } { { "src/DEMO/DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/DEMO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MAX1000_DEMO.bdf 1 1 " "Found 1 design units, including 1 entities, in source file MAX1000_DEMO.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAX1000_DEMO " "Found entity 1: MAX1000_DEMO" {  } { { "MAX1000_DEMO.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000_DEMO.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/DEMO/ZUWEISUNG_SPI_DEMO.v 2 2 " "Found 2 design units, including 2 entities, in source file src/DEMO/ZUWEISUNG_SPI_DEMO.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_IN_VAR_RPI_DEMO " "Found entity 1: DATA_IN_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218192 ""} { "Info" "ISGN_ENTITY_NAME" "2 DATA_OUT_VAR_RPI_DEMO " "Found entity 2: DATA_OUT_VAR_RPI_DEMO" {  } { { "src/DEMO/ZUWEISUNG_SPI_DEMO.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/DEMO/ZUWEISUNG_SPI_DEMO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v 1 1 " "Found 1 design units, including 1 entities, in source file src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RGB_PL9823_OFF " "Found entity 1: RGB_PL9823_OFF" {  } { { "src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/RGB/RGB_PL9823/RGB_PL9823_OFF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543310218192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SPI_CS_OUT SPI_HOST.v(50) " "Verilog HDL Implicit Net warning at SPI_HOST.v(50): created implicit net for \"SPI_CS_OUT\"" {  } { { "src/SPI/HOST/SPI_HOST.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/SPI/HOST/SPI_HOST.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310218192 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "spi_miso_filter CLIENT_MCP23S17.v(56) " "Verilog HDL Implicit Net warning at CLIENT_MCP23S17.v(56): created implicit net for \"spi_miso_filter\"" {  } { { "src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" "" { Text "/home/mschwarz/fhnw/pro5/fpga/src/APP_IO_EXPANDER/CLIENT_MCP23S17/CLIENT_MCP23S17.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543310218193 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MAX1000 " "Elaborating entity \"MAX1000\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543310218268 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CLK DC_MOTOR dc_motor " "Port \"CLK\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1560 1248 1264 1560 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "ENABLE DC_MOTOR dc_motor " "Port \"ENABLE\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1576 1248 1264 1576 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CW DC_MOTOR dc_motor " "Port \"CW\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1592 1248 1264 1592 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "CCW DC_MOTOR dc_motor " "Port \"CCW\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1608 1248 1264 1608 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "VALUE\[11..0\] DC_MOTOR dc_motor " "Port \"VALUE\[11..0\]\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1624 1248 1264 1624 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "ADC_CMP\[11..0\] DC_MOTOR dc_motor " "Port \"ADC_CMP\[11..0\]\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1640 1248 1264 1640 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "ADC\[11..0\] DC_MOTOR dc_motor " "Port \"ADC\[11..0\]\" of type DC_MOTOR of instance \"dc_motor\" is missing source signal" {  } { { "MAX1000.bdf" "" { Schematic "/home/mschwarz/fhnw/pro5/fpga/MAX1000.bdf" { { 1656 1248 1264 1656 "" "" } { 1528 1264 1496 1704 "dc_motor" "" } } } }  } 0 275044 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1543310218294 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543310218296 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg " "Generated suppressed messages file /home/mschwarz/fhnw/pro5/fpga/output_files/MAX1000.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218321 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 8 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1095 " "Peak virtual memory: 1095 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543310218368 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Nov 27 10:16:58 2018 " "Processing ended: Tue Nov 27 10:16:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543310218368 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543310218368 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543310218368 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543310218368 ""}
