/*
    ChibiOS - Copyright (C) 2006-2026 Giovanni Di Sirio.

    Licensed under the Apache License, Version 2.0 (the "License");
    you may not use this file except in compliance with the License.
    You may obtain a copy of the License at

        http://www.apache.org/licenses/LICENSE-2.0

    Unless required by applicable law or agreed to in writing, software
    distributed under the License is distributed on an "AS IS" BASIS,
    WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
    See the License for the specific language governing permissions and
    limitations under the License.
*/

/**
 * @file    TI/AM67/hal_spi_lld.h
 * @brief   AM67 (J722S) SPI subsystem low level driver header.
 * @details TI McSPI (OMAP-style) with the K3 HL wrapper: the functional
 *          registers start at 0x100, not 0x000 as in the older OMAP2 map.
 *          Register map from the TI J722S TRM, definitions derived from
 *          NuttX arch/arm/src/am67/am67_mcspi.h (Apache-2.0). All accesses
 *          are full 32-bit (K3 interconnect requirement).
 *
 * @addtogroup SPI
 * @{
 */

#ifndef HAL_SPI_LLD_H
#define HAL_SPI_LLD_H

#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)

/*===========================================================================*/
/* Driver constants.                                                         */
/*===========================================================================*/

/**
 * @brief   Circular mode support flag.
 */
#define SPI_SUPPORTS_CIRCULAR           FALSE

/**
 * @brief   Slave mode support flag.
 */
#define SPI_SUPPORTS_SLAVE_MODE         FALSE

/**
 * @name    MCU_MCSPI0 instance parameters
 * @details This is the instance wired to the 40-pin header SPI positions
 *          (Linux exposes it as 4b00000.spi / spidev0.*), confirmed via
 *          the SYST pin continuity test with a D0-D1 jumper.
 * @{
 */
#define AM67_MCSPI0_BASE       0x04B00000U
#define AM67_MCSPI0_CLOCK      48000000U   /* Functional clock, Hz.          */
#define AM67_MCSPI0_IRQ        207U        /* R5FSS0 core 0 VIM line.        */
/** @} */

/* Register offsets (K3 HL wrapper block at 0x000, functional at 0x100) *****/

#define MCSPI_HL_SYSCONFIG_OFFSET   0x010U
#define MCSPI_SYSCONFIG_OFFSET      0x110U
#define MCSPI_SYSSTATUS_OFFSET      0x114U
#define MCSPI_IRQSTATUS_OFFSET      0x118U
#define MCSPI_IRQENABLE_OFFSET      0x11CU
#define MCSPI_SYST_OFFSET           0x124U
#define MCSPI_MODULCTRL_OFFSET      0x128U
#define MCSPI_CHCONF0_OFFSET        0x12CU
#define MCSPI_CHSTAT0_OFFSET        0x130U
#define MCSPI_CHCTRL0_OFFSET        0x134U
#define MCSPI_TX0_OFFSET            0x138U
#define MCSPI_RX0_OFFSET            0x13CU

/* Channel n register offset (channels are 0x14 apart).                     */
#define MCSPI_CH_OFFSET(n)          ((uint32_t)(n) * 0x14U)

/* HL_SYSCONFIG bits *********************************************************/

#define MCSPI_HL_SYSCONFIG_NOIDLE   (1U << 2)

/* SYSCONFIG/SYSSTATUS bits **************************************************/

#define MCSPI_SYSCONFIG_AUTOIDLE        (1U << 0)
#define MCSPI_SYSCONFIG_SOFTRESET       (1U << 1)
#define MCSPI_SYSCONFIG_SIDLEMODE_NO    (1U << 3)
#define MCSPI_SYSCONFIG_CLKACT_BOTH     (3U << 8)
#define MCSPI_SYSSTATUS_RESETDONE       (1U << 0)

/* IRQSTATUS/IRQENABLE bits (channel 0) **************************************/

/* Per-channel variants: each channel owns a nibble of IRQSTATUS/IRQENABLE,
   TX_EMPTY at bit 0 of the nibble and RX_FULL at bit 2.                     */
#define MCSPI_IRQ_TX_EMPTY(n)       (1U << (4U * (uint32_t)(n)))
#define MCSPI_IRQ_RX_FULL(n)        (1U << ((4U * (uint32_t)(n)) + 2U))

#define MCSPI_IRQ_TX0_EMPTY         (1U << 0)
#define MCSPI_IRQ_TX0_UNDERFLOW     (1U << 1)
#define MCSPI_IRQ_RX0_FULL          (1U << 2)

/* SYST bits (system test mode, MODULCTRL SYSTEM_TEST must be set) ***********/

#define MCSPI_SYST_SPIDAT_0         (1U << 4)  /* D0 pad drive/read value    */
#define MCSPI_SYST_SPIDAT_1         (1U << 5)  /* D1 pad drive/read value    */
#define MCSPI_SYST_SPICLK           (1U << 6)  /* CLK pad drive/read value   */
#define MCSPI_SYST_SPIDATDIR0       (1U << 8)  /* 1 = D0 is an input         */
#define MCSPI_SYST_SPIDATDIR1       (1U << 9)  /* 1 = D1 is an input         */

/* MODULCTRL bits ************************************************************/

#define MCSPI_MODULCTRL_SINGLE      (1U << 0)  /* Single channel mode        */
#define MCSPI_MODULCTRL_MS          (1U << 2)  /* 1 = slave, 0 = master      */
#define MCSPI_MODULCTRL_SYSTEM_TEST (1U << 3)  /* System test (SYST) mode    */

/* CHCONF bits ***************************************************************/

#define MCSPI_CHCONF_PHA            (1U << 0)  /* Clock phase                */
#define MCSPI_CHCONF_POL            (1U << 1)  /* Clock polarity             */
#define MCSPI_CHCONF_CLKD_SHIFT     2U
#define MCSPI_CHCONF_CLKD_MASK      (0x0FU << MCSPI_CHCONF_CLKD_SHIFT)
#define MCSPI_CHCONF_EPOL           (1U << 6)  /* 1 = CS active low          */
#define MCSPI_CHCONF_WL_SHIFT       7U
#define MCSPI_CHCONF_WL_MASK        (0x1FU << MCSPI_CHCONF_WL_SHIFT)
#define MCSPI_CHCONF_TRM_RX         (1U << 12)
#define MCSPI_CHCONF_TRM_TX         (1U << 13)
#define MCSPI_CHCONF_DPE0           (1U << 16) /* 1 = no TX on D0            */
#define MCSPI_CHCONF_DPE1           (1U << 17) /* 1 = no TX on D1            */
#define MCSPI_CHCONF_IS             (1U << 18) /* 1 = RX from D1             */
#define MCSPI_CHCONF_FORCE          (1U << 20) /* Manual CS assertion        */
#define MCSPI_CHCONF_SPIENSLV_SHIFT 21U        /* CS pin routed to this ch   */
#define MCSPI_CHCONF_SPIENSLV_MASK  (3U << MCSPI_CHCONF_SPIENSLV_SHIFT)
#define MCSPI_CHCONF_CLKG           (1U << 29) /* Granular clock divider     */

/* CHSTAT bits ***************************************************************/

#define MCSPI_CHSTAT_RXS            (1U << 0)  /* RX register full           */
#define MCSPI_CHSTAT_TXS            (1U << 1)  /* TX register empty          */
#define MCSPI_CHSTAT_EOT            (1U << 2)  /* End of transfer            */

/* CHCTRL bits ***************************************************************/

#define MCSPI_CHCTRL_EN             (1U << 0)  /* Channel enable             */
#define MCSPI_CHCTRL_EXTCLK_SHIFT   8U
#define MCSPI_CHCTRL_EXTCLK_MASK    (0xFFU << MCSPI_CHCTRL_EXTCLK_SHIFT)

/*===========================================================================*/
/* Driver pre-compile time settings.                                         */
/*===========================================================================*/

/**
 * @brief   SPID1 driver enable switch.
 * @details If set to @p TRUE the support for main-domain MCSPI0 is included.
 */
#if !defined(AM67_SPI_USE_MCSPI0) || defined(__DOXYGEN__)
#define AM67_SPI_USE_MCSPI0    FALSE
#endif

/**
 * @brief   MCSPI0 interrupt priority level setting.
 */
#if !defined(AM67_SPI_MCSPI0_IRQ_PRIORITY) || defined(__DOXYGEN__)
#define AM67_SPI_MCSPI0_IRQ_PRIORITY    0x8U
#endif


/*===========================================================================*/
/* Derived constants and error checks.                                       */
/*===========================================================================*/

#if AM67_SPI_USE_MCSPI0 == FALSE
#error "SPI driver activated but no McSPI peripheral assigned"
#endif

/*===========================================================================*/
/* Driver data structures and types.                                         */
/*===========================================================================*/

/**
 * @brief   Low level fields of the SPI driver structure.
 */
#define spi_lld_driver_fields                                               \
  /* McSPI registers base address.*/                                        \
  uint32_t                  base;                                           \
  /* Functional clock frequency.*/                                          \
  uint32_t                  clock;                                          \
  /* Transmit pointer, NULL sends idle frames.*/                            \
  const uint8_t             *txptr;                                         \
  /* Receive pointer, NULL discards received frames.*/                      \
  uint8_t                   *rxptr;                                         \
  /* Frames still to be exchanged.*/                                        \
  size_t                    remaining;                                      \
  /* McSPI channel in use, cached from the configuration for the ISR.*/     \
  uint8_t                   channel;                                        \
  /* Set by spi_lld_polled_exchange() when CHSTAT never reported ready.  */ \
  /* A polled exchange returns 0 on timeout, which is indistinguishable  */ \
  /* from a slave that legitimately answered 0x00 -- this is how a       */ \
  /* caller tells the two apart.*/                                          \
  bool                      xfer_timeout;                                   \
  /* False when the module failed to come out of reset (clock gated).*/     \
  bool                      ready;

/**
 * @brief   Low level fields of the SPI configuration structure.
 * @note    Frames are fixed at 8 bits in this implementation.
 */
#define spi_lld_config_fields                                               \
  /* SPI clock frequency in Hz.*/                                           \
  uint32_t                  speed;                                          \
  /* SPI mode (0..3), standard CPOL/CPHA encoding.*/                        \
  uint8_t                   mode;                                           \
  /* McSPI channel, 0..3. Channel n drives the SPI0_CSn pad, so this is  */ \
  /* also the chip select: 1 = BMP390, 3 = ICM-20948 on the Gemstone O1. */ \
  /* Zero (CS0) keeps the historical single-channel behaviour.*/            \
  uint8_t                   cs_channel;

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

/*===========================================================================*/
/* External declarations.                                                    */
/*===========================================================================*/

#if (AM67_SPI_USE_MCSPI0 == TRUE) && !defined(__DOXYGEN__)
extern SPIDriver SPID1;
#endif

#ifdef __cplusplus
extern "C" {
#endif
  void spi_lld_init(void);
  /* Board-level helper: asserts the onboard IMU enable line (MCU_GPIO0_12,
     active low). Separate from spi_lld_start() on purpose -- it touches a
     peripheral this driver does not own. See the definition.*/
  void am67_spi0_imu_enable(void);
  void spi_lld_start(SPIDriver *spip);
  void spi_lld_stop(SPIDriver *spip);
#if (SPI_SELECT_MODE == SPI_SELECT_MODE_LLD) || defined(__DOXYGEN__)
  void spi_lld_select(SPIDriver *spip);
  void spi_lld_unselect(SPIDriver *spip);
#endif
  void spi_lld_ignore(SPIDriver *spip, size_t n);
  void spi_lld_exchange(SPIDriver *spip, size_t n,
                        const void *txbuf, void *rxbuf);
  void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf);
  void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf);
  void spi_lld_abort(SPIDriver *spip);
  uint16_t spi_lld_polled_exchange(SPIDriver *spip, uint16_t frame);
#ifdef __cplusplus
}
#endif

#endif /* HAL_USE_SPI == TRUE */

#endif /* HAL_SPI_LLD_H */

/** @} */
