#-----------------------------------------------------------
# Vivado v2013.2 (64-bit)
# Build 272601 by xbuild on Sat Jun 15 11:11:11 MDT 2013
# Start of session at: Sat Sep 28 13:30:16 2013
# Process ID: 31182
# Log file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vivado.jou
#-----------------------------------------------------------
start_gui
create_project vc707_pcie_vivado /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado -part xc7vx485tffg1761-2
set_property board xilinx.com:virtex7:vc707:2.0 [current_project]
create_ip -name pcie_7x -version 2.1 -vendor xilinx.com -library ip -module_name vc707_pcie_x8_gen2
set_property -dict [list CONFIG.Component_Name {vc707_pcie_x8_gen2} CONFIG.Maximum_Link_Width {X8} CONFIG.Link_Speed {5.0_GT/s} CONFIG.Xlnx_Ref_Board {VC707}] [get_ips vc707_pcie_x8_gen2]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci] -force
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property -dict [list CONFIG.Bar0_Scale {Megabytes} CONFIG.Bar0_Size {1}] [get_ips vc707_pcie_x8_gen2]
generate_target instantiation_template [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci] -force
generate_target all [get_files  /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado/vc707_pcie_vivado.srcs/sources_1/ip/vc707_pcie_x8_gen2/vc707_pcie_x8_gen2.xci]
open_example_project -force -dir /afs/ece.cmu.edu/usr/wtabib/astroFPGA/lab3/vc707_pcie_vivado [get_ips  vc707_pcie_x8_gen2]
