// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

// This file is autogenerated by cml-utils 2025-08-22 15:19:31 +0200.
// Commit ID: 1dcda103d9507cb7cbf592fafb2bea8717e99a64

#ifndef VTSS_FA_REGS_H
#define VTSS_FA_REGS_H

#define VTSS_FLA_IO_ORIGIN1_OFFSET  0x10000000
#define VTSS_FLA_IO_OFFSET1(offset) (VTSS_FLA_IO_ORIGIN1_OFFSET + offset)
#define VTSS_FLA_IO_ORIGIN2_OFFSET  0x0
#define VTSS_FLA_IO_OFFSET2(offset) (VTSS_FLA_IO_ORIGIN2_OFFSET + offset)
#define VTSS_FLA_IO_ORIGIN3_OFFSET  0x30000000
#define VTSS_FLA_IO_OFFSET3(offset) (VTSS_FLA_IO_ORIGIN3_OFFSET + offset)


/* Main target address offsets */
#define VTSS_TO_AFI             (VTSS_FLA_IO_OFFSET1(0x01240000U) >> 2U)
#define VTSS_TO_ANA_AC          (VTSS_FLA_IO_OFFSET1(0x01900000U) >> 2U)
#define VTSS_TO_ANA_ACL         (VTSS_FLA_IO_OFFSET1(0x01050000U) >> 2U)
#define VTSS_TO_ANA_AC_OAM_MOD  (VTSS_FLA_IO_OFFSET1(0x01070000U) >> 2U)
#define VTSS_TO_ANA_AC_POL      (VTSS_FLA_IO_OFFSET1(0x01200000U) >> 2U)
#define VTSS_TO_ANA_AC_SDLB     (VTSS_FLA_IO_OFFSET1(0x01500000U) >> 2U)
#define VTSS_TO_ANA_CL          (VTSS_FLA_IO_OFFSET1(0x01400000U) >> 2U)
#define VTSS_TO_ANA_L2          (VTSS_FLA_IO_OFFSET1(0x01800000U) >> 2U)
#define VTSS_TO_ANA_L3          (VTSS_FLA_IO_OFFSET1(0x01480000U) >> 2U)
#define VTSS_TO_ASM             (VTSS_FLA_IO_OFFSET1(0x00600000U) >> 2U)
#define VTSS_TO_CHIP_TOP        (VTSS_FLA_IO_OFFSET1(0x01020000U) >> 2U)
#define VTSS_TO_CLKGEN          (VTSS_FLA_IO_OFFSET1(0x01100000U) >> 2U)
#define VTSS_TO_CPU             (VTSS_FLA_IO_OFFSET2(0x00000000U) >> 2U)
#define VTSS_TO_DDR_PHY         (VTSS_FLA_IO_OFFSET2(0x00108000U) >> 2U)
#define VTSS_TO_DDR_UMCTL2      (VTSS_FLA_IO_OFFSET2(0x00107000U) >> 2U)
#define VTSS_TO_DEV10G_0        (VTSS_FLA_IO_OFFSET1(0x00074000U) >> 2U)
#define VTSS_TO_DEV10G_1        (VTSS_FLA_IO_OFFSET1(0x0042c000U) >> 2U)
#define VTSS_TO_DEV10G_2        (VTSS_FLA_IO_OFFSET1(0x00080000U) >> 2U)
#define VTSS_TO_DEV10G_3        (VTSS_FLA_IO_OFFSET1(0x0008c000U) >> 2U)
#define VTSS_TO_DEV10G_4        (VTSS_FLA_IO_OFFSET1(0x00458000U) >> 2U)
#define VTSS_TO_DEV10G_5        (VTSS_FLA_IO_OFFSET1(0x00464000U) >> 2U)
#define VTSS_TO_DEV10G_6        (VTSS_FLA_IO_OFFSET1(0x00470000U) >> 2U)
#define VTSS_TO_DEV10G_7        (VTSS_FLA_IO_OFFSET1(0x0047c000U) >> 2U)
#define VTSS_TO_DEV10G_8        (VTSS_FLA_IO_OFFSET1(0x00488000U) >> 2U)
#define VTSS_TO_DEV10G_9        (VTSS_FLA_IO_OFFSET1(0x00494000U) >> 2U)
#define VTSS_TO_DEV10G_10       (VTSS_FLA_IO_OFFSET1(0x004a0000U) >> 2U)
#define VTSS_TO_DEV10G_11       (VTSS_FLA_IO_OFFSET1(0x004ac000U) >> 2U)
#define VTSS_TO_DEV25G_0        (VTSS_FLA_IO_OFFSET1(0x004b8000U) >> 2U)
#define VTSS_TO_DEV25G_1        (VTSS_FLA_IO_OFFSET1(0x000f8000U) >> 2U)
#define VTSS_TO_DEV25G_2        (VTSS_FLA_IO_OFFSET1(0x004c8000U) >> 2U)
#define VTSS_TO_DEV25G_3        (VTSS_FLA_IO_OFFSET1(0x00108000U) >> 2U)
#define VTSS_TO_DEV25G_4        (VTSS_FLA_IO_OFFSET1(0x00118000U) >> 2U)
#define VTSS_TO_DEV25G_5        (VTSS_FLA_IO_OFFSET1(0x004d8000U) >> 2U)
#define VTSS_TO_DEV25G_6        (VTSS_FLA_IO_OFFSET1(0x004e8000U) >> 2U)
#define VTSS_TO_DEV25G_7        (VTSS_FLA_IO_OFFSET1(0x004f8000U) >> 2U)
#define VTSS_TO_DEV5G_0         (VTSS_FLA_IO_OFFSET1(0x00008000U) >> 2U)
#define VTSS_TO_DEV5G_1         (VTSS_FLA_IO_OFFSET1(0x00014000U) >> 2U)
#define VTSS_TO_DEV5G_2         (VTSS_FLA_IO_OFFSET1(0x00020000U) >> 2U)
#define VTSS_TO_DEV5G_3         (VTSS_FLA_IO_OFFSET1(0x00408000U) >> 2U)
#define VTSS_TO_DEV5G_4         (VTSS_FLA_IO_OFFSET1(0x00414000U) >> 2U)
#define VTSS_TO_DEV5G_5         (VTSS_FLA_IO_OFFSET1(0x00420000U) >> 2U)
#define VTSS_TO_DEV5G_6         (VTSS_FLA_IO_OFFSET1(0x0002c000U) >> 2U)
#define VTSS_TO_DEV5G_7         (VTSS_FLA_IO_OFFSET1(0x00038000U) >> 2U)
#define VTSS_TO_DEV5G_8         (VTSS_FLA_IO_OFFSET1(0x00044000U) >> 2U)
#define VTSS_TO_DEV5G_9         (VTSS_FLA_IO_OFFSET1(0x00050000U) >> 2U)
#define VTSS_TO_DEV5G_10        (VTSS_FLA_IO_OFFSET1(0x0005c000U) >> 2U)
#define VTSS_TO_DEV5G_11        (VTSS_FLA_IO_OFFSET1(0x00068000U) >> 2U)
#define VTSS_TO_DEV5G_64        (VTSS_FLA_IO_OFFSET1(0x00128000U) >> 2U)
#define VTSS_TO_DEV2G5_0        (VTSS_FLA_IO_OFFSET1(0x00004000U) >> 2U)
#define VTSS_TO_DEV2G5_1        (VTSS_FLA_IO_OFFSET1(0x00010000U) >> 2U)
#define VTSS_TO_DEV2G5_2        (VTSS_FLA_IO_OFFSET1(0x0001c000U) >> 2U)
#define VTSS_TO_DEV2G5_3        (VTSS_FLA_IO_OFFSET1(0x00404000U) >> 2U)
#define VTSS_TO_DEV2G5_4        (VTSS_FLA_IO_OFFSET1(0x00410000U) >> 2U)
#define VTSS_TO_DEV2G5_5        (VTSS_FLA_IO_OFFSET1(0x0041c000U) >> 2U)
#define VTSS_TO_DEV2G5_6        (VTSS_FLA_IO_OFFSET1(0x00028000U) >> 2U)
#define VTSS_TO_DEV2G5_7        (VTSS_FLA_IO_OFFSET1(0x00034000U) >> 2U)
#define VTSS_TO_DEV2G5_8        (VTSS_FLA_IO_OFFSET1(0x00040000U) >> 2U)
#define VTSS_TO_DEV2G5_9        (VTSS_FLA_IO_OFFSET1(0x0004c000U) >> 2U)
#define VTSS_TO_DEV2G5_10       (VTSS_FLA_IO_OFFSET1(0x00058000U) >> 2U)
#define VTSS_TO_DEV2G5_11       (VTSS_FLA_IO_OFFSET1(0x00064000U) >> 2U)
#define VTSS_TO_DEV2G5_12       (VTSS_FLA_IO_OFFSET1(0x00070000U) >> 2U)
#define VTSS_TO_DEV2G5_13       (VTSS_FLA_IO_OFFSET1(0x00428000U) >> 2U)
#define VTSS_TO_DEV2G5_14       (VTSS_FLA_IO_OFFSET1(0x0007c000U) >> 2U)
#define VTSS_TO_DEV2G5_15       (VTSS_FLA_IO_OFFSET1(0x00088000U) >> 2U)
#define VTSS_TO_DEV2G5_16       (VTSS_FLA_IO_OFFSET1(0x00094000U) >> 2U)
#define VTSS_TO_DEV2G5_17       (VTSS_FLA_IO_OFFSET1(0x00098000U) >> 2U)
#define VTSS_TO_DEV2G5_18       (VTSS_FLA_IO_OFFSET1(0x0009c000U) >> 2U)
#define VTSS_TO_DEV2G5_19       (VTSS_FLA_IO_OFFSET1(0x000a0000U) >> 2U)
#define VTSS_TO_DEV2G5_20       (VTSS_FLA_IO_OFFSET1(0x000a4000U) >> 2U)
#define VTSS_TO_DEV2G5_21       (VTSS_FLA_IO_OFFSET1(0x000a8000U) >> 2U)
#define VTSS_TO_DEV2G5_22       (VTSS_FLA_IO_OFFSET1(0x000ac000U) >> 2U)
#define VTSS_TO_DEV2G5_23       (VTSS_FLA_IO_OFFSET1(0x000b0000U) >> 2U)
#define VTSS_TO_DEV2G5_24       (VTSS_FLA_IO_OFFSET1(0x00434000U) >> 2U)
#define VTSS_TO_DEV2G5_25       (VTSS_FLA_IO_OFFSET1(0x00438000U) >> 2U)
#define VTSS_TO_DEV2G5_26       (VTSS_FLA_IO_OFFSET1(0x0043c000U) >> 2U)
#define VTSS_TO_DEV2G5_27       (VTSS_FLA_IO_OFFSET1(0x00440000U) >> 2U)
#define VTSS_TO_DEV2G5_28       (VTSS_FLA_IO_OFFSET1(0x00444000U) >> 2U)
#define VTSS_TO_DEV2G5_29       (VTSS_FLA_IO_OFFSET1(0x00448000U) >> 2U)
#define VTSS_TO_DEV2G5_30       (VTSS_FLA_IO_OFFSET1(0x0044c000U) >> 2U)
#define VTSS_TO_DEV2G5_31       (VTSS_FLA_IO_OFFSET1(0x00450000U) >> 2U)
#define VTSS_TO_DEV2G5_32       (VTSS_FLA_IO_OFFSET1(0x000b4000U) >> 2U)
#define VTSS_TO_DEV2G5_33       (VTSS_FLA_IO_OFFSET1(0x000b8000U) >> 2U)
#define VTSS_TO_DEV2G5_34       (VTSS_FLA_IO_OFFSET1(0x000bc000U) >> 2U)
#define VTSS_TO_DEV2G5_35       (VTSS_FLA_IO_OFFSET1(0x000c0000U) >> 2U)
#define VTSS_TO_DEV2G5_36       (VTSS_FLA_IO_OFFSET1(0x000c4000U) >> 2U)
#define VTSS_TO_DEV2G5_37       (VTSS_FLA_IO_OFFSET1(0x000c8000U) >> 2U)
#define VTSS_TO_DEV2G5_38       (VTSS_FLA_IO_OFFSET1(0x000cc000U) >> 2U)
#define VTSS_TO_DEV2G5_39       (VTSS_FLA_IO_OFFSET1(0x000d0000U) >> 2U)
#define VTSS_TO_DEV2G5_40       (VTSS_FLA_IO_OFFSET1(0x000d4000U) >> 2U)
#define VTSS_TO_DEV2G5_41       (VTSS_FLA_IO_OFFSET1(0x000d8000U) >> 2U)
#define VTSS_TO_DEV2G5_42       (VTSS_FLA_IO_OFFSET1(0x000dc000U) >> 2U)
#define VTSS_TO_DEV2G5_43       (VTSS_FLA_IO_OFFSET1(0x000e0000U) >> 2U)
#define VTSS_TO_DEV2G5_44       (VTSS_FLA_IO_OFFSET1(0x000e4000U) >> 2U)
#define VTSS_TO_DEV2G5_45       (VTSS_FLA_IO_OFFSET1(0x000e8000U) >> 2U)
#define VTSS_TO_DEV2G5_46       (VTSS_FLA_IO_OFFSET1(0x000ec000U) >> 2U)
#define VTSS_TO_DEV2G5_47       (VTSS_FLA_IO_OFFSET1(0x000f0000U) >> 2U)
#define VTSS_TO_DEV2G5_48       (VTSS_FLA_IO_OFFSET1(0x00454000U) >> 2U)
#define VTSS_TO_DEV2G5_49       (VTSS_FLA_IO_OFFSET1(0x00460000U) >> 2U)
#define VTSS_TO_DEV2G5_50       (VTSS_FLA_IO_OFFSET1(0x0046c000U) >> 2U)
#define VTSS_TO_DEV2G5_51       (VTSS_FLA_IO_OFFSET1(0x00478000U) >> 2U)
#define VTSS_TO_DEV2G5_52       (VTSS_FLA_IO_OFFSET1(0x00484000U) >> 2U)
#define VTSS_TO_DEV2G5_53       (VTSS_FLA_IO_OFFSET1(0x00490000U) >> 2U)
#define VTSS_TO_DEV2G5_54       (VTSS_FLA_IO_OFFSET1(0x0049c000U) >> 2U)
#define VTSS_TO_DEV2G5_55       (VTSS_FLA_IO_OFFSET1(0x004a8000U) >> 2U)
#define VTSS_TO_DEV2G5_56       (VTSS_FLA_IO_OFFSET1(0x004b4000U) >> 2U)
#define VTSS_TO_DEV2G5_57       (VTSS_FLA_IO_OFFSET1(0x000f4000U) >> 2U)
#define VTSS_TO_DEV2G5_58       (VTSS_FLA_IO_OFFSET1(0x004c4000U) >> 2U)
#define VTSS_TO_DEV2G5_59       (VTSS_FLA_IO_OFFSET1(0x00104000U) >> 2U)
#define VTSS_TO_DEV2G5_60       (VTSS_FLA_IO_OFFSET1(0x00114000U) >> 2U)
#define VTSS_TO_DEV2G5_61       (VTSS_FLA_IO_OFFSET1(0x004d4000U) >> 2U)
#define VTSS_TO_DEV2G5_62       (VTSS_FLA_IO_OFFSET1(0x004e4000U) >> 2U)
#define VTSS_TO_DEV2G5_63       (VTSS_FLA_IO_OFFSET1(0x004f4000U) >> 2U)
#define VTSS_TO_DEV2G5_64       (VTSS_FLA_IO_OFFSET1(0x00124000U) >> 2U)
#define VTSS_TO_DEVCPU_GCB      (VTSS_FLA_IO_OFFSET1(0x01010000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG0     (VTSS_FLA_IO_OFFSET1(0x00000000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG1     (VTSS_FLA_IO_OFFSET1(0x00400000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG2     (VTSS_FLA_IO_OFFSET1(0x00800000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG3     (VTSS_FLA_IO_OFFSET1(0x00c00000U) >> 2U)
#define VTSS_TO_DEVCPU_ORG4     (VTSS_FLA_IO_OFFSET1(0x01000000U) >> 2U)
#define VTSS_TO_DEVCPU_PTP      (VTSS_FLA_IO_OFFSET1(0x01040000U) >> 2U)
#define VTSS_TO_DEVCPU_QS       (VTSS_FLA_IO_OFFSET1(0x01030000U) >> 2U)
#define VTSS_TO_DSM             (VTSS_FLA_IO_OFFSET1(0x00504000U) >> 2U)
#define VTSS_TO_EACL            (VTSS_FLA_IO_OFFSET1(0x012c0000U) >> 2U)
#define VTSS_TO_FDMA            (VTSS_FLA_IO_OFFSET2(0x00080000U) >> 2U)
#define VTSS_TO_HSCH            (VTSS_FLA_IO_OFFSET1(0x01580000U) >> 2U)
#define VTSS_TO_HSIO_WRAP       (VTSS_FLA_IO_OFFSET1(0x00508000U) >> 2U)
#define VTSS_TO_LCPLL28_1       (VTSS_FLA_IO_OFFSET1(0x010f0000U) >> 2U)
#define VTSS_TO_LRN             (VTSS_FLA_IO_OFFSET1(0x01060000U) >> 2U)
#define VTSS_TO_MSHC            (VTSS_FLA_IO_OFFSET2(0x00800000U) >> 2U)
#define VTSS_TO_PCIE_DM_EP      (VTSS_FLA_IO_OFFSET2(0x00400000U) >> 2U)
#define VTSS_TO_PCIE_DM_RC      (VTSS_FLA_IO_OFFSET2(0x00400000U) >> 2U)
#define VTSS_TO_PCIE_PHY_WRAP   (VTSS_FLA_IO_OFFSET1(0x00dd8000U) >> 2U)
#define VTSS_TO_PCS10G_BR_0     (VTSS_FLA_IO_OFFSET1(0x00078000U) >> 2U)
#define VTSS_TO_PCS10G_BR_1     (VTSS_FLA_IO_OFFSET1(0x00430000U) >> 2U)
#define VTSS_TO_PCS10G_BR_2     (VTSS_FLA_IO_OFFSET1(0x00084000U) >> 2U)
#define VTSS_TO_PCS10G_BR_3     (VTSS_FLA_IO_OFFSET1(0x00090000U) >> 2U)
#define VTSS_TO_PCS10G_BR_4     (VTSS_FLA_IO_OFFSET1(0x0045c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_5     (VTSS_FLA_IO_OFFSET1(0x00468000U) >> 2U)
#define VTSS_TO_PCS10G_BR_6     (VTSS_FLA_IO_OFFSET1(0x00474000U) >> 2U)
#define VTSS_TO_PCS10G_BR_7     (VTSS_FLA_IO_OFFSET1(0x00480000U) >> 2U)
#define VTSS_TO_PCS10G_BR_8     (VTSS_FLA_IO_OFFSET1(0x0048c000U) >> 2U)
#define VTSS_TO_PCS10G_BR_9     (VTSS_FLA_IO_OFFSET1(0x00498000U) >> 2U)
#define VTSS_TO_PCS10G_BR_10    (VTSS_FLA_IO_OFFSET1(0x004a4000U) >> 2U)
#define VTSS_TO_PCS10G_BR_11    (VTSS_FLA_IO_OFFSET1(0x004b0000U) >> 2U)
#define VTSS_TO_PCS25G_BR_0     (VTSS_FLA_IO_OFFSET1(0x004bc000U) >> 2U)
#define VTSS_TO_PCS25G_BR_1     (VTSS_FLA_IO_OFFSET1(0x000fc000U) >> 2U)
#define VTSS_TO_PCS25G_BR_2     (VTSS_FLA_IO_OFFSET1(0x004cc000U) >> 2U)
#define VTSS_TO_PCS25G_BR_3     (VTSS_FLA_IO_OFFSET1(0x0010c000U) >> 2U)
#define VTSS_TO_PCS25G_BR_4     (VTSS_FLA_IO_OFFSET1(0x0011c000U) >> 2U)
#define VTSS_TO_PCS25G_BR_5     (VTSS_FLA_IO_OFFSET1(0x004dc000U) >> 2U)
#define VTSS_TO_PCS25G_BR_6     (VTSS_FLA_IO_OFFSET1(0x004ec000U) >> 2U)
#define VTSS_TO_PCS25G_BR_7     (VTSS_FLA_IO_OFFSET1(0x004fc000U) >> 2U)
#define VTSS_TO_PCS5G_BR_0      (VTSS_FLA_IO_OFFSET1(0x0000c000U) >> 2U)
#define VTSS_TO_PCS5G_BR_1      (VTSS_FLA_IO_OFFSET1(0x00018000U) >> 2U)
#define VTSS_TO_PCS5G_BR_2      (VTSS_FLA_IO_OFFSET1(0x00024000U) >> 2U)
#define VTSS_TO_PCS5G_BR_3      (VTSS_FLA_IO_OFFSET1(0x0040c000U) >> 2U)
#define VTSS_TO_PCS5G_BR_4      (VTSS_FLA_IO_OFFSET1(0x00418000U) >> 2U)
#define VTSS_TO_PCS5G_BR_5      (VTSS_FLA_IO_OFFSET1(0x00424000U) >> 2U)
#define VTSS_TO_PCS5G_BR_6      (VTSS_FLA_IO_OFFSET1(0x00030000U) >> 2U)
#define VTSS_TO_PCS5G_BR_7      (VTSS_FLA_IO_OFFSET1(0x0003c000U) >> 2U)
#define VTSS_TO_PCS5G_BR_8      (VTSS_FLA_IO_OFFSET1(0x00048000U) >> 2U)
#define VTSS_TO_PCS5G_BR_9      (VTSS_FLA_IO_OFFSET1(0x00054000U) >> 2U)
#define VTSS_TO_PCS5G_BR_10     (VTSS_FLA_IO_OFFSET1(0x00060000U) >> 2U)
#define VTSS_TO_PCS5G_BR_11     (VTSS_FLA_IO_OFFSET1(0x0006c000U) >> 2U)
#define VTSS_TO_PCS5G_BR_64     (VTSS_FLA_IO_OFFSET1(0x0012c000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_0  (VTSS_FLA_IO_OFFSET1(0x004c0000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_1  (VTSS_FLA_IO_OFFSET1(0x00100000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_2  (VTSS_FLA_IO_OFFSET1(0x004d0000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_3  (VTSS_FLA_IO_OFFSET1(0x00110000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_4  (VTSS_FLA_IO_OFFSET1(0x00120000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_5  (VTSS_FLA_IO_OFFSET1(0x004e0000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_6  (VTSS_FLA_IO_OFFSET1(0x004f0000U) >> 2U)
#define VTSS_TO_PCS25G_RSFEC_7  (VTSS_FLA_IO_OFFSET1(0x00500000U) >> 2U)
#define VTSS_TO_PORT_CONF       (VTSS_FLA_IO_OFFSET1(0x00130000U) >> 2U)
#define VTSS_TO_QFWD            (VTSS_FLA_IO_OFFSET1(0x010b0000U) >> 2U)
#define VTSS_TO_QRES            (VTSS_FLA_IO_OFFSET1(0x01280000U) >> 2U)
#define VTSS_TO_QSYS            (VTSS_FLA_IO_OFFSET1(0x010a0000U) >> 2U)
#define VTSS_TO_REW             (VTSS_FLA_IO_OFFSET1(0x01600000U) >> 2U)
#define VTSS_TO_SD10G_KR_0      (VTSS_FLA_IO_OFFSET1(0x00988000U) >> 2U)
#define VTSS_TO_SD10G_KR_1      (VTSS_FLA_IO_OFFSET1(0x00990000U) >> 2U)
#define VTSS_TO_SD10G_KR_2      (VTSS_FLA_IO_OFFSET1(0x00998000U) >> 2U)
#define VTSS_TO_SD10G_KR_3      (VTSS_FLA_IO_OFFSET1(0x009a0000U) >> 2U)
#define VTSS_TO_SD10G_KR_4      (VTSS_FLA_IO_OFFSET1(0x00cd8000U) >> 2U)
#define VTSS_TO_SD10G_KR_5      (VTSS_FLA_IO_OFFSET1(0x00ce0000U) >> 2U)
#define VTSS_TO_SD10G_KR_6      (VTSS_FLA_IO_OFFSET1(0x00ce8000U) >> 2U)
#define VTSS_TO_SD10G_KR_7      (VTSS_FLA_IO_OFFSET1(0x00cf0000U) >> 2U)
#define VTSS_TO_SD10G_KR_8      (VTSS_FLA_IO_OFFSET1(0x00cf8000U) >> 2U)
#define VTSS_TO_SD10G_KR_9      (VTSS_FLA_IO_OFFSET1(0x00d00000U) >> 2U)
#define VTSS_TO_SD10G_KR_10     (VTSS_FLA_IO_OFFSET1(0x00d08000U) >> 2U)
#define VTSS_TO_SD10G_KR_11     (VTSS_FLA_IO_OFFSET1(0x00d10000U) >> 2U)
#define VTSS_TO_SD10G_KR_12     (VTSS_FLA_IO_OFFSET1(0x00d18000U) >> 2U)
#define VTSS_TO_SD10G_KR_13     (VTSS_FLA_IO_OFFSET1(0x00d20000U) >> 2U)
#define VTSS_TO_SD10G_KR_14     (VTSS_FLA_IO_OFFSET1(0x00d28000U) >> 2U)
#define VTSS_TO_SD10G_KR_15     (VTSS_FLA_IO_OFFSET1(0x00d30000U) >> 2U)
#define VTSS_TO_SD10G_KR_16     (VTSS_FLA_IO_OFFSET1(0x00d38000U) >> 2U)
#define VTSS_TO_SD10G_KR_17     (VTSS_FLA_IO_OFFSET1(0x00d40000U) >> 2U)
#define VTSS_TO_SD10G_KR_18     (VTSS_FLA_IO_OFFSET1(0x00d48000U) >> 2U)
#define VTSS_TO_SD10G_KR_19     (VTSS_FLA_IO_OFFSET1(0x00d50000U) >> 2U)
#define VTSS_TO_SD10G_LANE_0    (VTSS_FLA_IO_OFFSET1(0x00900000U) >> 2U)
#define VTSS_TO_SD10G_LANE_1    (VTSS_FLA_IO_OFFSET1(0x00908000U) >> 2U)
#define VTSS_TO_SD10G_LANE_2    (VTSS_FLA_IO_OFFSET1(0x00910000U) >> 2U)
#define VTSS_TO_SD10G_LANE_3    (VTSS_FLA_IO_OFFSET1(0x00918000U) >> 2U)
#define VTSS_TO_SD10G_LANE_4    (VTSS_FLA_IO_OFFSET1(0x00c58000U) >> 2U)
#define VTSS_TO_SD10G_LANE_5    (VTSS_FLA_IO_OFFSET1(0x00c60000U) >> 2U)
#define VTSS_TO_SD10G_LANE_6    (VTSS_FLA_IO_OFFSET1(0x00c68000U) >> 2U)
#define VTSS_TO_SD10G_LANE_7    (VTSS_FLA_IO_OFFSET1(0x00c70000U) >> 2U)
#define VTSS_TO_SD10G_LANE_8    (VTSS_FLA_IO_OFFSET1(0x00c78000U) >> 2U)
#define VTSS_TO_SD10G_LANE_9    (VTSS_FLA_IO_OFFSET1(0x00c80000U) >> 2U)
#define VTSS_TO_SD10G_LANE_10   (VTSS_FLA_IO_OFFSET1(0x00c88000U) >> 2U)
#define VTSS_TO_SD10G_LANE_11   (VTSS_FLA_IO_OFFSET1(0x00c90000U) >> 2U)
#define VTSS_TO_SD6G_LANE_0     (VTSS_FLA_IO_OFFSET1(0x00898000U) >> 2U)
#define VTSS_TO_SD6G_LANE_1     (VTSS_FLA_IO_OFFSET1(0x008a0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_2     (VTSS_FLA_IO_OFFSET1(0x008a8000U) >> 2U)
#define VTSS_TO_SD6G_LANE_3     (VTSS_FLA_IO_OFFSET1(0x008b0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_4     (VTSS_FLA_IO_OFFSET1(0x008b8000U) >> 2U)
#define VTSS_TO_SD6G_LANE_5     (VTSS_FLA_IO_OFFSET1(0x008c0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_6     (VTSS_FLA_IO_OFFSET1(0x008c8000U) >> 2U)
#define VTSS_TO_SD6G_LANE_7     (VTSS_FLA_IO_OFFSET1(0x008d0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_8     (VTSS_FLA_IO_OFFSET1(0x008d8000U) >> 2U)
#define VTSS_TO_SD6G_LANE_9     (VTSS_FLA_IO_OFFSET1(0x008e0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_10    (VTSS_FLA_IO_OFFSET1(0x008e8000U) >> 2U)
#define VTSS_TO_SD6G_LANE_11    (VTSS_FLA_IO_OFFSET1(0x008f0000U) >> 2U)
#define VTSS_TO_SD6G_LANE_12    (VTSS_FLA_IO_OFFSET1(0x008f8000U) >> 2U)
#define VTSS_TO_SD25G_LANE_0    (VTSS_FLA_IO_OFFSET1(0x00c98000U) >> 2U)
#define VTSS_TO_SD25G_LANE_1    (VTSS_FLA_IO_OFFSET1(0x00ca0000U) >> 2U)
#define VTSS_TO_SD25G_LANE_2    (VTSS_FLA_IO_OFFSET1(0x00ca8000U) >> 2U)
#define VTSS_TO_SD25G_LANE_3    (VTSS_FLA_IO_OFFSET1(0x00cb0000U) >> 2U)
#define VTSS_TO_SD25G_LANE_4    (VTSS_FLA_IO_OFFSET1(0x00cb8000U) >> 2U)
#define VTSS_TO_SD25G_LANE_5    (VTSS_FLA_IO_OFFSET1(0x00cc0000U) >> 2U)
#define VTSS_TO_SD25G_LANE_6    (VTSS_FLA_IO_OFFSET1(0x00cc8000U) >> 2U)
#define VTSS_TO_SD25G_LANE_7    (VTSS_FLA_IO_OFFSET1(0x00cd0000U) >> 2U)
#define VTSS_TO_SDPCIE_PHY      (VTSS_FLA_IO_OFFSET2(0x0010b000U) >> 2U)
#define VTSS_TO_SDPCIE_PMA      (VTSS_FLA_IO_OFFSET1(0x00de0000U) >> 2U)
#define VTSS_TO_SD_CMU_0        (VTSS_FLA_IO_OFFSET1(0x00808000U) >> 2U)
#define VTSS_TO_SD_CMU_1        (VTSS_FLA_IO_OFFSET1(0x00810000U) >> 2U)
#define VTSS_TO_SD_CMU_2        (VTSS_FLA_IO_OFFSET1(0x00818000U) >> 2U)
#define VTSS_TO_SD_CMU_3        (VTSS_FLA_IO_OFFSET1(0x00820000U) >> 2U)
#define VTSS_TO_SD_CMU_4        (VTSS_FLA_IO_OFFSET1(0x00828000U) >> 2U)
#define VTSS_TO_SD_CMU_5        (VTSS_FLA_IO_OFFSET1(0x00830000U) >> 2U)
#define VTSS_TO_SD_CMU_6        (VTSS_FLA_IO_OFFSET1(0x00838000U) >> 2U)
#define VTSS_TO_SD_CMU_7        (VTSS_FLA_IO_OFFSET1(0x00840000U) >> 2U)
#define VTSS_TO_SD_CMU_8        (VTSS_FLA_IO_OFFSET1(0x00848000U) >> 2U)
#define VTSS_TO_SD_CMU_9        (VTSS_FLA_IO_OFFSET1(0x00c08000U) >> 2U)
#define VTSS_TO_SD_CMU_10       (VTSS_FLA_IO_OFFSET1(0x00c10000U) >> 2U)
#define VTSS_TO_SD_CMU_11       (VTSS_FLA_IO_OFFSET1(0x00c18000U) >> 2U)
#define VTSS_TO_SD_CMU_12       (VTSS_FLA_IO_OFFSET1(0x00c20000U) >> 2U)
#define VTSS_TO_SD_CMU_13       (VTSS_FLA_IO_OFFSET1(0x00c28000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_0    (VTSS_FLA_IO_OFFSET1(0x00850000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_1    (VTSS_FLA_IO_OFFSET1(0x00858000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_2    (VTSS_FLA_IO_OFFSET1(0x00860000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_3    (VTSS_FLA_IO_OFFSET1(0x00868000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_4    (VTSS_FLA_IO_OFFSET1(0x00870000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_5    (VTSS_FLA_IO_OFFSET1(0x00878000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_6    (VTSS_FLA_IO_OFFSET1(0x00880000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_7    (VTSS_FLA_IO_OFFSET1(0x00888000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_10   (VTSS_FLA_IO_OFFSET1(0x00c38000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_11   (VTSS_FLA_IO_OFFSET1(0x00c40000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_12   (VTSS_FLA_IO_OFFSET1(0x00c48000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_13   (VTSS_FLA_IO_OFFSET1(0x00c50000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_8    (VTSS_FLA_IO_OFFSET1(0x00890000U) >> 2U)
#define VTSS_TO_SD_CMU_CFG_9    (VTSS_FLA_IO_OFFSET1(0x00c30000U) >> 2U)
#define VTSS_TO_SD_LANE_0       (VTSS_FLA_IO_OFFSET1(0x009a8000U) >> 2U)
#define VTSS_TO_SD_LANE_1       (VTSS_FLA_IO_OFFSET1(0x009b0000U) >> 2U)
#define VTSS_TO_SD_LANE_2       (VTSS_FLA_IO_OFFSET1(0x009b8000U) >> 2U)
#define VTSS_TO_SD_LANE_3       (VTSS_FLA_IO_OFFSET1(0x009c0000U) >> 2U)
#define VTSS_TO_SD_LANE_4       (VTSS_FLA_IO_OFFSET1(0x009c8000U) >> 2U)
#define VTSS_TO_SD_LANE_5       (VTSS_FLA_IO_OFFSET1(0x009d0000U) >> 2U)
#define VTSS_TO_SD_LANE_6       (VTSS_FLA_IO_OFFSET1(0x009d8000U) >> 2U)
#define VTSS_TO_SD_LANE_7       (VTSS_FLA_IO_OFFSET1(0x009e0000U) >> 2U)
#define VTSS_TO_SD_LANE_8       (VTSS_FLA_IO_OFFSET1(0x009e8000U) >> 2U)
#define VTSS_TO_SD_LANE_9       (VTSS_FLA_IO_OFFSET1(0x009f0000U) >> 2U)
#define VTSS_TO_SD_LANE_10      (VTSS_FLA_IO_OFFSET1(0x009f8000U) >> 2U)
#define VTSS_TO_SD_LANE_11      (VTSS_FLA_IO_OFFSET1(0x00a00000U) >> 2U)
#define VTSS_TO_SD_LANE_12      (VTSS_FLA_IO_OFFSET1(0x00a08000U) >> 2U)
#define VTSS_TO_SD_LANE_13      (VTSS_FLA_IO_OFFSET1(0x00a10000U) >> 2U)
#define VTSS_TO_SD_LANE_14      (VTSS_FLA_IO_OFFSET1(0x00a18000U) >> 2U)
#define VTSS_TO_SD_LANE_15      (VTSS_FLA_IO_OFFSET1(0x00a20000U) >> 2U)
#define VTSS_TO_SD_LANE_16      (VTSS_FLA_IO_OFFSET1(0x00a28000U) >> 2U)
#define VTSS_TO_SD_LANE_17      (VTSS_FLA_IO_OFFSET1(0x00d58000U) >> 2U)
#define VTSS_TO_SD_LANE_18      (VTSS_FLA_IO_OFFSET1(0x00d60000U) >> 2U)
#define VTSS_TO_SD_LANE_19      (VTSS_FLA_IO_OFFSET1(0x00d68000U) >> 2U)
#define VTSS_TO_SD_LANE_20      (VTSS_FLA_IO_OFFSET1(0x00d70000U) >> 2U)
#define VTSS_TO_SD_LANE_21      (VTSS_FLA_IO_OFFSET1(0x00d78000U) >> 2U)
#define VTSS_TO_SD_LANE_22      (VTSS_FLA_IO_OFFSET1(0x00d80000U) >> 2U)
#define VTSS_TO_SD_LANE_23      (VTSS_FLA_IO_OFFSET1(0x00d88000U) >> 2U)
#define VTSS_TO_SD_LANE_24      (VTSS_FLA_IO_OFFSET1(0x00d90000U) >> 2U)
#define VTSS_TO_SD_LANE_25      (VTSS_FLA_IO_OFFSET1(0x00d98000U) >> 2U)
#define VTSS_TO_SD_LANE_26      (VTSS_FLA_IO_OFFSET1(0x00da0000U) >> 2U)
#define VTSS_TO_SD_LANE_27      (VTSS_FLA_IO_OFFSET1(0x00da8000U) >> 2U)
#define VTSS_TO_SD_LANE_28      (VTSS_FLA_IO_OFFSET1(0x00db0000U) >> 2U)
#define VTSS_TO_SD_LANE_29      (VTSS_FLA_IO_OFFSET1(0x00db8000U) >> 2U)
#define VTSS_TO_SD_LANE_30      (VTSS_FLA_IO_OFFSET1(0x00dc0000U) >> 2U)
#define VTSS_TO_SD_LANE_31      (VTSS_FLA_IO_OFFSET1(0x00dc8000U) >> 2U)
#define VTSS_TO_SD_LANE_32      (VTSS_FLA_IO_OFFSET1(0x00dd0000U) >> 2U)
#define VTSS_TO_SIMC            (VTSS_FLA_IO_OFFSET2(0x00104000U) >> 2U)
#define VTSS_TO_SUBCPU_SIMC     (VTSS_FLA_IO_OFFSET3(0x00010800U) >> 2U)
#define VTSS_TO_SUBCPU_SIMC2    (VTSS_FLA_IO_OFFSET3(0x00011400U) >> 2U)
#define VTSS_TO_SUBCPU          (VTSS_FLA_IO_OFFSET3(0x00030000U) >> 2U)
#define VTSS_TO_SUBCPU_TIMERS   (VTSS_FLA_IO_OFFSET3(0x00010c00U) >> 2U)
#define VTSS_TO_TIMERS          (VTSS_FLA_IO_OFFSET2(0x00105000U) >> 2U)
#define VTSS_TO_SUBCPU_TWI      (VTSS_FLA_IO_OFFSET3(0x00010400U) >> 2U)
#define VTSS_TO_TWI             (VTSS_FLA_IO_OFFSET2(0x00101000U) >> 2U)
#define VTSS_TO_TWI2            (VTSS_FLA_IO_OFFSET2(0x00103000U) >> 2U)
#define VTSS_TO_SUBCPU_UART     (VTSS_FLA_IO_OFFSET3(0x00010000U) >> 2U)
#define VTSS_TO_UART            (VTSS_FLA_IO_OFFSET2(0x00100000U) >> 2U)
#define VTSS_TO_UART2           (VTSS_FLA_IO_OFFSET2(0x00102000U) >> 2U)
#define VTSS_TO_SUBCPU_WDT      (VTSS_FLA_IO_OFFSET3(0x00011000U) >> 2U)
#define VTSS_TO_TRNG            (VTSS_FLA_IO_OFFSET2(0x0010c000U) >> 2U)
#define VTSS_TO_VCAP_ES0        (VTSS_FLA_IO_OFFSET1(0x010e0000U) >> 2U)
#define VTSS_TO_VCAP_ES2        (VTSS_FLA_IO_OFFSET1(0x010d0000U) >> 2U)
#define VTSS_TO_VCAP_IP6PFX     (VTSS_FLA_IO_OFFSET1(0x01090000U) >> 2U)
#define VTSS_TO_VCAP_SUPER      (VTSS_FLA_IO_OFFSET1(0x01080000U) >> 2U)
#define VTSS_TO_VOP             (VTSS_FLA_IO_OFFSET1(0x01a00000U) >> 2U)
#define VTSS_TO_VOP_L3          (VTSS_FLA_IO_OFFSET1(0x01b00000U) >> 2U)
#define VTSS_TO_VOP_MPLS        (VTSS_FLA_IO_OFFSET1(0x01680000U) >> 2U)
#define VTSS_TO_XQS             (VTSS_FLA_IO_OFFSET1(0x010c0000U) >> 2U)

#define FA_REG(...)    __VA_ARGS__

/* AFI_MISC_CTRL  t_sz:1 ga:49548, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_AFI_MISC_CTRL        FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_MISC_CTRL_AFI_ENA             VTSS_BIT(0U)
#define VTSS_X_AFI_MISC_CTRL_AFI_ENA(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_CTRL  t_sz:1 ga:49548, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_CTRL     FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_NEW_FRM_CTRL_VLD              VTSS_BIT(0U)
#define VTSS_X_AFI_NEW_FRM_CTRL_VLD(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_NEW_FRM_INFO  t_sz:1 ga:49548, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_AFI_NEW_FRM_INFO     FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_AFI_NEW_FRM_INFO_FRM_INFO         VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_AFI_NEW_FRM_INFO_FRM_INFO(x)      VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* AFI_ERR  t_sz:1 ga:49548, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_AFI_ERR              FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_ERR_ERR_FRM_OUT_NEG_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_WARN  t_sz:1 ga:49548, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_AFI_WARN             FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY    VTSS_BIT(4U)
#define VTSS_X_AFI_WARN_WARN_DTI_CNT_DOWN_MAX_NEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_WARN_WARN_TTI_BUSY_STICKY     VTSS_BIT(3U)
#define VTSS_X_AFI_WARN_WARN_TTI_BUSY_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_WARN_WARN_ENQ_STOP_STICKY     VTSS_BIT(2U)
#define VTSS_X_AFI_WARN_WARN_ENQ_STOP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_WARN_WARN_FRM_OUT_MAX_STICKY    VTSS_BIT(1U)
#define VTSS_X_AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_WARN_WARN_NEW_FRM_VLD_STICKY    VTSS_BIT(0U)
#define VTSS_X_AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_STICKY_INFO  t_sz:1 ga:49548, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO      FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_AFI_STICKY_INFO_STICKY_INFO_WR_CNT    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_ENCODE_BITFIELD(x,8U,12U)
#define VTSS_M_AFI_STICKY_INFO_TTI_PTR           VTSS_ENCODE_BITMASK(8U,12U)
#define VTSS_X_AFI_STICKY_INFO_TTI_PTR(x)        VTSS_EXTRACT_BITFIELD(x,8U,12U)

#define VTSS_F_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_AFI_STICKY_INFO_PORT_NUM          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_AFI_STICKY_INFO_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* AFI_STICKY_INFO_ENA  t_sz:1 ga:49548, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_AFI_STICKY_INFO_ENA  FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA    VTSS_BIT(3U)
#define VTSS_X_AFI_STICKY_INFO_ENA_TTI_BUSY_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA    VTSS_BIT(2U)
#define VTSS_X_AFI_STICKY_INFO_ENA_ENQ_STOP_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA    VTSS_BIT(1U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_MAX_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA    VTSS_BIT(0U)
#define VTSS_X_AFI_STICKY_INFO_ENA_FRM_OUT_NEG_INFO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_DTI_DURATION_TICK_LEN  t_sz:1 ga:49548, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_AFI_DTI_DURATION_TICK_LEN FA_REG(VTSS_TO_AFI,49548U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_AFI_DTI_DURATION_TICK_LEN_DTI_DURATION_TICK_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* AFI_FRM_NEXT_AND_TYPE  t_sz:1 ga:32768, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_AFI_FRM_NEXT_AND_TYPE(gi) FA_REG(VTSS_TO_AFI,32768U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE    VTSS_BIT(16U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_ENTRY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_FRM_NEXT_AND_TYPE_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_FRM_ENTRY_PART0  t_sz:1 ga:32768, gw:4, ra:1, gc:4096, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART0(gi) FA_REG(VTSS_TO_AFI,32768U,gi,4U,0U,1U,4096U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_FRM_ENTRY_PART0_PART0         VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_FRM_ENTRY_PART0_PART0(x)      VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_FRM_ENTRY_PART1  t_sz:1 ga:32768, gw:4, ra:2, gc:4096, rc:1  */
#define VTSS_AFI_FRM_ENTRY_PART1(gi) FA_REG(VTSS_TO_AFI,32768U,gi,4U,0U,2U,4096U,1U)

#define VTSS_F_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_AFI_FRM_ENTRY_PART1_PART1         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_AFI_FRM_ENTRY_PART1_PART1(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* AFI_DTI_MODE  t_sz:1 ga:49152, gw:8, ra:0, gc:32, rc:1  */
#define VTSS_AFI_DTI_MODE(gi)     FA_REG(VTSS_TO_AFI,49152U,gi,8U,0U,0U,32U,1U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_MODE     VTSS_BIT(31U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_MODE(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_AFI_DTI_MODE_DTI_NEXT             VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_AFI_DTI_MODE_DTI_NEXT(x)          VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_DTI_MODE_FC_POSTPONE_LEN      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_DTI_MODE_FC_POSTPONE_LEN(x)   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_DTI_MODE_FRM_INJ_CNT          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_DTI_MODE_FRM_INJ_CNT(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT    VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_AFI_DTI_MODE_MODE(x)              VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_AFI_DTI_MODE_MODE                 VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_AFI_DTI_MODE_MODE(x)              VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* AFI_DTI_PORT_QU  t_sz:1 ga:49152, gw:8, ra:1, gc:32, rc:1  */
#define VTSS_AFI_DTI_PORT_QU(gi)  FA_REG(VTSS_TO_AFI,49152U,gi,8U,0U,1U,32U,1U)

#define VTSS_F_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_AFI_DTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_AFI_DTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_AFI_DTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_AFI_DTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* AFI_DTI_FRM  t_sz:1 ga:49152, gw:8, ra:2, gc:32, rc:1  */
#define VTSS_AFI_DTI_FRM(gi)      FA_REG(VTSS_TO_AFI,49152U,gi,8U,0U,2U,32U,1U)

#define VTSS_F_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_AFI_DTI_FRM_NEXT_FRM_PTR          VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_AFI_DTI_FRM_NEXT_FRM_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_DTI_FRM_FIRST_FRM_PTR         VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_DTI_FRM_FIRST_FRM_PTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_DTI_CNT  t_sz:1 ga:49152, gw:8, ra:3, gc:32, rc:1  */
#define VTSS_AFI_DTI_CNT(gi)      FA_REG(VTSS_TO_AFI,49152U,gi,8U,0U,3U,32U,1U)

#define VTSS_F_AFI_DTI_CNT_CNT(x)                VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_CNT                   VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_CNT(x)                VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_DURATION  t_sz:1 ga:49152, gw:8, ra:4, gc:32, rc:1  */
#define VTSS_AFI_DTI_DURATION(gi) FA_REG(VTSS_TO_AFI,49152U,gi,8U,0U,4U,32U,1U)

#define VTSS_F_AFI_DTI_DURATION_DURATION(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_DURATION_DURATION         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_DURATION_DURATION(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_FC_CNT_DOWN  t_sz:1 ga:49556, gw:3, ra:0, gc:32, rc:1  */
#define VTSS_AFI_DTI_FC_CNT_DOWN(gi) FA_REG(VTSS_TO_AFI,49556U,gi,3U,0U,0U,32U,1U)

#define VTSS_F_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_DTI_CNT_DOWN  t_sz:1 ga:49556, gw:3, ra:1, gc:32, rc:1  */
#define VTSS_AFI_DTI_CNT_DOWN(gi) FA_REG(VTSS_TO_AFI,49556U,gi,3U,0U,1U,32U,1U)

#define VTSS_F_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_AFI_DTI_CNT_DOWN_CNT_DOWN         VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_AFI_DTI_CNT_DOWN_CNT_DOWN(x)      VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* AFI_DTI_CTRL  t_sz:1 ga:49556, gw:3, ra:2, gc:32, rc:1  */
#define VTSS_AFI_DTI_CTRL(gi)     FA_REG(VTSS_TO_AFI,49556U,gi,3U,0U,2U,32U,1U)

#define VTSS_F_AFI_DTI_CTRL_BW(x)                VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_DTI_CTRL_BW                   VTSS_BIT(1U)
#define VTSS_X_AFI_DTI_CTRL_BW(x)                VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_DTI_CTRL_ENA(x)               VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_DTI_CTRL_ENA                  VTSS_BIT(0U)
#define VTSS_X_AFI_DTI_CTRL_ENA(x)               VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TTI_PORT_QU  t_sz:1 ga:0, gw:8, ra:0, gc:4096, rc:1  */
#define VTSS_AFI_TTI_PORT_QU(gi)  FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,0U,4096U,1U)

#define VTSS_F_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_AFI_TTI_PORT_QU_QU_NUM            VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_AFI_TTI_PORT_QU_QU_NUM(x)         VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_AFI_TTI_PORT_QU_PORT_NUM          VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_AFI_TTI_PORT_QU_PORT_NUM(x)       VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* AFI_TTI_TIMER  t_sz:1 ga:0, gw:8, ra:1, gc:4096, rc:1  */
#define VTSS_AFI_TTI_TIMER(gi)    FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,1U,4096U,1U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_ENCODE_BITFIELD(x,16U,9U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_LEN           VTSS_ENCODE_BITMASK(16U,9U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_LEN(x)        VTSS_EXTRACT_BITFIELD(x,16U,9U)

#define VTSS_F_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_AFI_TTI_TIMER_TIMER_ENA           VTSS_BIT(6U)
#define VTSS_X_AFI_TTI_TIMER_TIMER_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_AFI_TTI_TIMER_JITTER(x)           VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_TIMER_JITTER              VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_TIMER_JITTER(x)           VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_AFI_TTI_TIMER_TICK_IDX            VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_AFI_TTI_TIMER_TICK_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* AFI_TTI_FRM  t_sz:1 ga:0, gw:8, ra:2, gc:4096, rc:1  */
#define VTSS_AFI_TTI_FRM(gi)      FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,2U,4096U,1U)

#define VTSS_F_AFI_TTI_FRM_FRM_PTR(x)            VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_TTI_FRM_FRM_PTR               VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_TTI_FRM_FRM_PTR(x)            VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_TTI_TICKS  t_sz:1 ga:0, gw:8, ra:3, gc:4096, rc:1  */
#define VTSS_AFI_TTI_TICKS(gi)    FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,3U,4096U,1U)

#define VTSS_F_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICKS_LAST_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICKS_LAST_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_AFI_TTI_TICKS_TICK_CNT            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_AFI_TTI_TICKS_TICK_CNT(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* AFI_TTI_MISC_CFG  t_sz:1 ga:0, gw:8, ra:4, gc:4096, rc:1  */
#define VTSS_AFI_TTI_MISC_CFG(gi) FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,4U,4096U,1U)

#define VTSS_F_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_MISC_CFG_INJ_CNT_ENA      VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TTI_TUPE_CTRL  t_sz:1 ga:0, gw:8, ra:5, gc:4096, rc:1  */
#define VTSS_AFI_TTI_TUPE_CTRL(gi) FA_REG(VTSS_TO_AFI,0U,gi,8U,0U,5U,4096U,1U)

#define VTSS_F_AFI_TTI_TUPE_CTRL_TUPE_CTRL(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TUPE_CTRL_TUPE_CTRL       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TUPE_CTRL_TUPE_CTRL(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_TICK_BASE  t_sz:1 ga:49652, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_BASE    FA_REG(VTSS_TO_AFI,49652U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_ENCODE_BITFIELD(x,16U,15U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_CNT        VTSS_ENCODE_BITMASK(16U,15U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_CNT(x)     VTSS_EXTRACT_BITFIELD(x,16U,15U)

#define VTSS_F_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_AFI_TTI_TICK_BASE_BASE_LEN        VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_AFI_TTI_TICK_BASE_BASE_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* AFI_TTI_TICK_LEN_0_3  t_sz:1 ga:49652, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_0_3 FA_REG(VTSS_TO_AFI,49652U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN3         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN3(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN2         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN2(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN1         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN1(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_0_3_LEN0         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_0_3_LEN0(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_TICK_LEN_4_7  t_sz:1 ga:49652, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_AFI_TTI_TICK_LEN_4_7 FA_REG(VTSS_TO_AFI,49652U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN7         VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN7(x)      VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN6         VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN6(x)      VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN5         VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN5(x)      VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_LEN_4_7_LEN4         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_LEN_4_7_LEN4(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_TICK_STATE  t_sz:1 ga:49652, gw:11, ra:3, gc:1, rc:8  */
#define VTSS_AFI_TTI_TICK_STATE(ri) FA_REG(VTSS_TO_AFI,49652U,0U,0U,ri,3U,1U,8U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_ERA       VTSS_BIT(16U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_ERA(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_TICK_STATE_TICK_CNT       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_TICK_STATE_TICK_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_CAL_SLOT_PTRS  t_sz:1 ga:49663, gw:17, ra:0, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_PTRS(ri) FA_REG(VTSS_TO_AFI,49663U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR    VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_END_PTR(x) VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_TTI_CAL_SLOT_PTRS_SLOT_START_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_TTI_CAL_SLOT_CNT  t_sz:1 ga:49663, gw:17, ra:4, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_SLOT_CNT(ri) FA_REG(VTSS_TO_AFI,49663U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_CAL_STATE  t_sz:1 ga:49663, gw:17, ra:8, gc:1, rc:4  */
#define VTSS_AFI_TTI_CAL_STATE(ri) FA_REG(VTSS_TO_AFI,49663U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TIME_MAX    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_TTI_CTRL  t_sz:1 ga:49663, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_AFI_TTI_CTRL         FA_REG(VTSS_TO_AFI,49663U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_CNT          VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_CNT(x)       VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_PTR          VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_PTR(x)       VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CSR_RSV          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CSR_RSV(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_AFI_TTI_CTRL_TTI_CAL_LEN          VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_CAL_LEN(x)       VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_SERIAL_ENA       VTSS_BIT(2U)
#define VTSS_X_AFI_TTI_CTRL_TTI_SERIAL_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_INIT             VTSS_BIT(1U)
#define VTSS_X_AFI_TTI_CTRL_TTI_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TTI_CTRL_TTI_ENA              VTSS_BIT(0U)
#define VTSS_X_AFI_TTI_CTRL_TTI_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TTI_CTRL2  t_sz:1 ga:49663, gw:17, ra:13, gc:1, rc:1  */
#define VTSS_AFI_TTI_CTRL2        FA_REG(VTSS_TO_AFI,49663U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_AFI_TTI_CTRL2_TTI_TUPE_RSV(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TTI_CTRL2_TTI_TUPE_RSV        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TTI_CTRL2_TTI_TUPE_RSV(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TTI_INJ_CNT  t_sz:1 ga:49663, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_AFI_TTI_INJ_CNT      FA_REG(VTSS_TO_AFI,49663U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_AFI_TTI_INJ_CNT_TTI_INJ_CNT       VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)    VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* AFI_TTI_RAND_STATE  t_sz:1 ga:49663, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_AFI_TTI_RAND_STATE   FA_REG(VTSS_TO_AFI,49663U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_AFI_TTI_RAND_STATE_TTI_RAND_STATE    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_AFI_TTI_RAND_STATE_TTI_RAND_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* AFI_TTI_PORT_FRM_OUT  t_sz:1 ga:49663, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_AFI_TTI_PORT_FRM_OUT FA_REG(VTSS_TO_AFI,49663U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_TTI_PORT_FRM_OUT_TTI_FRM_OUT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* AFI_PORT_FRM_OUT  t_sz:1 ga:49408, gw:2, ra:0, gc:70, rc:1  */
#define VTSS_AFI_PORT_FRM_OUT(gi) FA_REG(VTSS_TO_AFI,49408U,gi,2U,0U,0U,70U,1U)

#define VTSS_F_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_AFI_PORT_FRM_OUT_FRM_OUT_CNT      VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)   VTSS_EXTRACT_BITFIELD(x,16U,11U)

/* AFI_PORT_CFG  t_sz:1 ga:49408, gw:2, ra:1, gc:70, rc:1  */
#define VTSS_AFI_PORT_CFG(gi)     FA_REG(VTSS_TO_AFI,49408U,gi,2U,0U,1U,70U,1U)

#define VTSS_F_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_AFI_PORT_CFG_FC_SKIP_TTI_INJ      VTSS_BIT(16U)
#define VTSS_X_AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_AFI_PORT_CFG_FRM_OUT_MAX          VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_AFI_PORT_CFG_FRM_OUT_MAX(x)       VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* AFI_TUPE_MISC  t_sz:1 ga:49680, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_AFI_TUPE_MISC        FA_REG(VTSS_TO_AFI,49680U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_AFI_TUPE_MISC_CMD_QU_NUM_ENA(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_AFI_TUPE_MISC_CMD_QU_NUM_ENA      VTSS_BIT(7U)
#define VTSS_X_AFI_TUPE_MISC_CMD_QU_NUM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_AFI_TUPE_MISC_CMD_PORT_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_AFI_TUPE_MISC_CMD_PORT_NUM_ENA    VTSS_BIT(6U)
#define VTSS_X_AFI_TUPE_MISC_CMD_PORT_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_AFI_TUPE_MISC_CMD_TIMER_ENA_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_AFI_TUPE_MISC_CMD_TIMER_ENA_VAL    VTSS_BIT(5U)
#define VTSS_X_AFI_TUPE_MISC_CMD_TIMER_ENA_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_AFI_TUPE_MISC_CMD_TIMER_ENA_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_AFI_TUPE_MISC_CMD_TIMER_ENA_ENA    VTSS_BIT(4U)
#define VTSS_X_AFI_TUPE_MISC_CMD_TIMER_ENA_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_AFI_TUPE_MISC_CRIT_QU_NUM_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_AFI_TUPE_MISC_CRIT_QU_NUM_ENA     VTSS_BIT(2U)
#define VTSS_X_AFI_TUPE_MISC_CRIT_QU_NUM_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_AFI_TUPE_MISC_CRIT_PORT_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_AFI_TUPE_MISC_CRIT_PORT_NUM_ENA    VTSS_BIT(1U)
#define VTSS_X_AFI_TUPE_MISC_CRIT_PORT_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_AFI_TUPE_MISC_TUPE_START(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_AFI_TUPE_MISC_TUPE_START          VTSS_BIT(0U)
#define VTSS_X_AFI_TUPE_MISC_TUPE_START(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* AFI_TUPE_ADDR  t_sz:1 ga:49680, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_AFI_TUPE_ADDR        FA_REG(VTSS_TO_AFI,49680U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_AFI_TUPE_ADDR_TUPE_END_ADDR(x)    VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_AFI_TUPE_ADDR_TUPE_END_ADDR       VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_AFI_TUPE_ADDR_TUPE_END_ADDR(x)    VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_AFI_TUPE_ADDR_TUPE_START_ADDR(x)  VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_AFI_TUPE_ADDR_TUPE_START_ADDR     VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_AFI_TUPE_ADDR_TUPE_START_ADDR(x)  VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* AFI_TUPE_CRIT1  t_sz:1 ga:49680, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_AFI_TUPE_CRIT1       FA_REG(VTSS_TO_AFI,49680U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_AFI_TUPE_CRIT1_CRIT_QU_NUM_VAL(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_AFI_TUPE_CRIT1_CRIT_QU_NUM_VAL    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_AFI_TUPE_CRIT1_CRIT_QU_NUM_VAL(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_AFI_TUPE_CRIT1_CRIT_PORT_NUM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_AFI_TUPE_CRIT1_CRIT_PORT_NUM_VAL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_AFI_TUPE_CRIT1_CRIT_PORT_NUM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* AFI_TUPE_CRIT2  t_sz:1 ga:49680, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_AFI_TUPE_CRIT2       FA_REG(VTSS_TO_AFI,49680U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_AFI_TUPE_CRIT2_CRIT_TUPE_CTRL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TUPE_CRIT2_CRIT_TUPE_CTRL_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TUPE_CRIT2_CRIT_TUPE_CTRL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TUPE_CRIT3  t_sz:1 ga:49680, gw:7, ra:4, gc:1, rc:2  */
#define VTSS_AFI_TUPE_CRIT3(ri)   FA_REG(VTSS_TO_AFI,49680U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_AFI_TUPE_CRIT3_CRIT_TUPE_CTRL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_AFI_TUPE_CRIT3_CRIT_TUPE_CTRL_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_AFI_TUPE_CRIT3_CRIT_TUPE_CTRL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* AFI_TUPE_CMD1  t_sz:1 ga:49680, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_AFI_TUPE_CMD1        FA_REG(VTSS_TO_AFI,49680U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_AFI_TUPE_CMD1_CMD_QU_NUM_VAL(x)   VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_AFI_TUPE_CMD1_CMD_QU_NUM_VAL      VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_AFI_TUPE_CMD1_CMD_QU_NUM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_AFI_TUPE_CMD1_CMD_PORT_NUM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_AFI_TUPE_CMD1_CMD_PORT_NUM_VAL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_AFI_TUPE_CMD1_CMD_PORT_NUM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_RAM_CTRL_RAM_INIT  t_sz:1 ga:209777, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_RAM_CTRL_RAM_INIT FA_REG(VTSS_TO_ANA_AC,209777U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_INIT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_RAM_CTRL_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_COREMEM_CM_ADDR  t_sz:1 ga:209778, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_ADDR FA_REG(VTSS_TO_ANA_AC,209778U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_ADDR_CM_ADDR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_ADDR_CM_ADDR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_WR  t_sz:1 ga:209778, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_WR FA_REG(VTSS_TO_ANA_AC,209778U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_WR_CM_DATA_WR(x) (x)


/* ANA_AC_COREMEM_CM_DATA_RD  t_sz:1 ga:209778, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_DATA_RD FA_REG(VTSS_TO_ANA_AC,209778U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_ANA_AC_COREMEM_CM_DATA_RD_CM_DATA_RD(x) (x)


/* ANA_AC_COREMEM_CM_OP  t_sz:1 ga:209778, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_COREMEM_CM_OP FA_REG(VTSS_TO_ANA_AC,209778U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_COREMEM_CM_OP_CM_OP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_COREMEM_CM_OP_CM_OP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_PS_COMMON_MISC_CTRL  t_sz:1 ga:223618, gw:88, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_MISC_CTRL FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_USE_VID_AS_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CMAC_FLOOD_DP_INC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_MISC_CTRL_CPU_TO_CPU_KILL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_AC_PS_COMMON_PS_COMMON_CFG  t_sz:1 ga:223618, gw:88, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_COMMON_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_LPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_USE_PGID_AS_ISDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_CSD_LOOKUP_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SFLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_COMMON_CFG_SRC_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_SFLOW_CFG  t_sz:1 ga:223618, gw:88, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_CFG_SFLOW_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

/* ANA_AC_PS_COMMON_SFLOW_RESET_CTRL  t_sz:1 ga:223618, gw:88, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_SFLOW_RESET_CTRL_SFLOW_FRAME_RESET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG  t_sz:1 ga:223618, gw:88, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG_PHYS_SRC_AGGR_MASK(x) (x)


/* ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG1  t_sz:1 ga:223618, gw:88, ra:5, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG1 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG1_PHYS_SRC_AGGR_MASK1(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG1_PHYS_SRC_AGGR_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG1_PHYS_SRC_AGGR_MASK1(x) (x)


/* ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG2  t_sz:1 ga:223618, gw:88, ra:6, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG2 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG2_PHYS_SRC_AGGR_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG2_PHYS_SRC_AGGR_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PHYS_SRC_AGGR_CFG2_PHYS_SRC_AGGR_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_STACK_CFG  t_sz:1 ga:223618, gw:88, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_CFG_STACK_MASK(x) (x)


/* ANA_AC_PS_COMMON_STACK_CFG1  t_sz:1 ga:223618, gw:88, ra:8, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_CFG1 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_CFG1_STACK_MASK1(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_CFG1_STACK_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_CFG1_STACK_MASK1(x) (x)


/* ANA_AC_PS_COMMON_STACK_CFG2  t_sz:1 ga:223618, gw:88, ra:9, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_CFG2 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_CFG2_STACK_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_CFG2_STACK_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_CFG2_STACK_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_STACK_A_CFG  t_sz:1 ga:223618, gw:88, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_A_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_A_CFG_STACK_A_MASK(x) (x)


/* ANA_AC_PS_COMMON_STACK_A_CFG1  t_sz:1 ga:223618, gw:88, ra:11, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_A_CFG1 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_A_CFG1_STACK_A_MASK1(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_A_CFG1_STACK_A_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_STACK_A_CFG1_STACK_A_MASK1(x) (x)


/* ANA_AC_PS_COMMON_STACK_A_CFG2  t_sz:1 ga:223618, gw:88, ra:12, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_A_CFG2 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_A_CFG2_STACK_A_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_A_CFG2_STACK_A_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_A_CFG2_STACK_A_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_OWN_UPSID  t_sz:1 ga:223618, gw:88, ra:13, gc:1, rc:3  */
#define VTSS_ANA_AC_PS_COMMON_OWN_UPSID(ri) FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,ri,13U,1U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_OWN_UPSID_OWN_UPSID(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_COMMON_VSTAX_CFG  t_sz:1 ga:223618, gw:88, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ISDX_STAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_ALLOW_UPSID_CPU_OR_INT_PN_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_ALL_FWD_LOGICAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA    VTSS_BIT(22U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_MC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_RT_UC_SRC_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_ROUTE_TO_STACK_LINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_LOGICAL_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_TTL_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_USE_CM_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MC_LLOOKUP_NON_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_FWD_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_COMMON_COMMON_VSTAX_CFG_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

/* ANA_AC_PS_COMMON_STACK_TTL_CFG  t_sz:1 ga:223618, gw:88, ra:17, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_STACK_TTL_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINKS_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_AC_PS_COMMON_STACK_TTL_CFG_VSTAX2_EQUAL_STACK_LINK_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_AC_PS_COMMON_VSTAX_CTRL  t_sz:1 ga:223618, gw:88, ra:18, gc:1, rc:65  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_CTRL(ri) FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,ri,18U,1U,65U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_CTRL_VSTAX2_STACK_PORT_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG  t_sz:1 ga:223618, gw:88, ra:83, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG_GMIRROR_PORT_MASK(x) (x)


/* ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG1  t_sz:1 ga:223618, gw:88, ra:84, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG1 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,84U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG1_GMIRROR_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG1_GMIRROR_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG1_GMIRROR_PORT_MASK1(x) (x)


/* ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG2  t_sz:1 ga:223618, gw:88, ra:85, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG2 FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,85U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG2_GMIRROR_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG2_GMIRROR_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_VSTAX_GMIRROR_CFG2_GMIRROR_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_COMMON_CPU_CFG  t_sz:1 ga:223618, gw:88, ra:86, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_CPU_CFG FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,86U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_PS_COMMON_CPU_CFG_ONE_CPU_COPY_ONLY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_PS_COMMON_PS_DBG_CTRL  t_sz:1 ga:223618, gw:88, ra:87, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_COMMON_PS_DBG_CTRL FA_REG(VTSS_TO_ANA_AC,223618U,0U,0U,0U,87U,1U,1U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_CPU_QU_ZERO_DST(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_COMMON_PS_DBG_CTRL_ZERO_DST_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG  t_sz:1 ga:223424, gw:8, ra:0, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG(gi) FA_REG(VTSS_TO_ANA_AC,223424U,gi,8U,0U,0U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_RX_CPU_AND_VD(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_CPU_SET(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_ENCODE_BITFIELD(x,6U,13U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID    VTSS_ENCODE_BITMASK(6U,13U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VID(x) VTSS_EXTRACT_BITFIELD(x,6U,13U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_VLAN_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_MAC_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG_PROBE_DIRECTION(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_MIRROR_PROBE_PROBE_CFG2  t_sz:1 ga:223424, gw:8, ra:1, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,223424U,gi,8U,0U,1U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_PROBE_PHYS_RX_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_CFG2_MIRROR_CPU_INJECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG  t_sz:1 ga:223424, gw:8, ra:2, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_AC,223424U,gi,8U,0U,2U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG_PROBE_PORT_MASK(x) (x)


/* ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG1  t_sz:1 ga:223424, gw:8, ra:3, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,223424U,gi,8U,0U,3U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG1_PROBE_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG1_PROBE_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG1_PROBE_PORT_MASK1(x) (x)


/* ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG2  t_sz:1 ga:223424, gw:8, ra:4, gc:3, rc:1  */
#define VTSS_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,223424U,gi,8U,0U,4U,3U,1U)

#define VTSS_F_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG2_PROBE_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG2_PROBE_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_MIRROR_PROBE_PROBE_PORT_CFG2_PROBE_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_AGGR_AGGR_CFG  t_sz:1 ga:212928, gw:4, ra:0, gc:16, rc:1  */
#define VTSS_ANA_AC_AGGR_AGGR_CFG(gi) FA_REG(VTSS_TO_ANA_AC,212928U,gi,4U,0U,0U,16U,1U)

#define VTSS_F_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_AGGR_AGGR_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_AGGR_AGGR_CFG_PORT_MASK(x) (x)


/* ANA_AC_AGGR_AGGR_CFG1  t_sz:1 ga:212928, gw:4, ra:1, gc:16, rc:1  */
#define VTSS_ANA_AC_AGGR_AGGR_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,212928U,gi,4U,0U,1U,16U,1U)

#define VTSS_F_ANA_AC_AGGR_AGGR_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_AGGR_AGGR_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_AGGR_AGGR_CFG1_PORT_MASK1(x) (x)


/* ANA_AC_AGGR_AGGR_CFG2  t_sz:1 ga:212928, gw:4, ra:2, gc:16, rc:1  */
#define VTSS_ANA_AC_AGGR_AGGR_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,212928U,gi,4U,0U,2U,16U,1U)

#define VTSS_F_ANA_AC_AGGR_AGGR_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_AGGR_AGGR_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_AGGR_AGGR_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SRC_SRC_CFG  t_sz:1 ga:212480, gw:4, ra:0, gc:102, rc:1  */
#define VTSS_ANA_AC_SRC_SRC_CFG(gi) FA_REG(VTSS_TO_ANA_AC,212480U,gi,4U,0U,0U,102U,1U)

#define VTSS_F_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   (x)
#define VTSS_M_ANA_AC_SRC_SRC_CFG_PORT_MASK      0xffffffffU
#define VTSS_X_ANA_AC_SRC_SRC_CFG_PORT_MASK(x)   (x)


/* ANA_AC_SRC_SRC_CFG1  t_sz:1 ga:212480, gw:4, ra:1, gc:102, rc:1  */
#define VTSS_ANA_AC_SRC_SRC_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,212480U,gi,4U,0U,1U,102U,1U)

#define VTSS_F_ANA_AC_SRC_SRC_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_SRC_SRC_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_SRC_SRC_CFG1_PORT_MASK1(x) (x)


/* ANA_AC_SRC_SRC_CFG2  t_sz:1 ga:212480, gw:4, ra:2, gc:102, rc:1  */
#define VTSS_ANA_AC_SRC_SRC_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,212480U,gi,4U,0U,2U,102U,1U)

#define VTSS_F_ANA_AC_SRC_SRC_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SRC_SRC_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SRC_SRC_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SFLOW_SFLOW_CTRL  t_sz:1 ga:223488, gw:2, ra:0, gc:65, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CTRL(gi) FA_REG(VTSS_TO_ANA_AC,223488U,gi,2U,0U,0U,65U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_ENCODE_BITFIELD(x,17U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS    VTSS_ENCODE_BITMASK(17U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_PRBS(x) VTSS_EXTRACT_BITFIELD(x,17U,15U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_DIR_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CTRL_SFLOW_SAMPLE_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_AC_SFLOW_SFLOW_CNT  t_sz:1 ga:223488, gw:2, ra:1, gc:65, rc:1  */
#define VTSS_ANA_AC_SFLOW_SFLOW_CNT(gi) FA_REG(VTSS_TO_ANA_AC,223488U,gi,2U,0U,1U,65U,1U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_SAMPLE_CNT(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_AC_SFLOW_SFLOW_CNT_SFLOW_FRAME_FWD_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG  t_sz:1 ga:209792, gw:4, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG(gi) FA_REG(VTSS_TO_ANA_AC,209792U,gi,4U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_UPSID_STACK_LINK_EQUAL_COST_CFG_STACK_LINK_EQUAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_UPSID_UPSID_CFG  t_sz:1 ga:209792, gw:4, ra:1, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_UPSID_CFG(gi) FA_REG(VTSS_TO_ANA_AC,209792U,gi,4U,0U,1U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_UPSID_UPSID_CFG_UPSID_PORT_MASK(x) (x)


/* ANA_AC_UPSID_UPSID_CFG1  t_sz:1 ga:209792, gw:4, ra:2, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_UPSID_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,209792U,gi,4U,0U,2U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_UPSID_CFG1_UPSID_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_UPSID_UPSID_CFG1_UPSID_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_UPSID_UPSID_CFG1_UPSID_PORT_MASK1(x) (x)


/* ANA_AC_UPSID_UPSID_CFG2  t_sz:1 ga:209792, gw:4, ra:3, gc:32, rc:1  */
#define VTSS_ANA_AC_UPSID_UPSID_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,209792U,gi,4U,0U,3U,32U,1U)

#define VTSS_F_ANA_AC_UPSID_UPSID_CFG2_UPSID_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_UPSID_UPSID_CFG2_UPSID_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_UPSID_UPSID_CFG2_UPSID_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_GLAG_MBR_CNT_CFG  t_sz:1 ga:212064, gw:1, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_GLAG_MBR_CNT_CFG(gi) FA_REG(VTSS_TO_ANA_AC,212064U,gi,1U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_GLAG_MBR_CNT_CFG_GLAG_MBR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

/* ANA_AC_PGID_PGID_CFG  t_sz:1 ga:196608, gw:4, ra:0, gc:3290, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_CFG(gi) FA_REG(VTSS_TO_ANA_AC,196608U,gi,4U,0U,0U,3290U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_PGID_PGID_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_PGID_PGID_CFG_PORT_MASK(x) (x)


/* ANA_AC_PGID_PGID_CFG1  t_sz:1 ga:196608, gw:4, ra:1, gc:3290, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,196608U,gi,4U,0U,1U,3290U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_PGID_PGID_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_PGID_PGID_CFG1_PORT_MASK1(x) (x)


/* ANA_AC_PGID_PGID_CFG2  t_sz:1 ga:196608, gw:4, ra:2, gc:3290, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,196608U,gi,4U,0U,2U,3290U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PGID_PGID_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PGID_PGID_MISC_CFG  t_sz:1 ga:196608, gw:4, ra:3, gc:3290, rc:1  */
#define VTSS_ANA_AC_PGID_PGID_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC,196608U,gi,4U,0U,3U,3290U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_STACK_TYPE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PGID_PGID_MISC_CFG_PGID_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_CSD_CSD_CFG  t_sz:1 ga:131072, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_AC_CSD_CSD_CFG(gi) FA_REG(VTSS_TO_ANA_AC,131072U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   (x)
#define VTSS_M_ANA_AC_CSD_CSD_CFG_PORT_MASK      0xffffffffU
#define VTSS_X_ANA_AC_CSD_CSD_CFG_PORT_MASK(x)   (x)


/* ANA_AC_CSD_CSD_CFG1  t_sz:1 ga:131072, gw:4, ra:1, gc:4096, rc:1  */
#define VTSS_ANA_AC_CSD_CSD_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,131072U,gi,4U,0U,1U,4096U,1U)

#define VTSS_F_ANA_AC_CSD_CSD_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_CSD_CSD_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_CSD_CSD_CFG1_PORT_MASK1(x) (x)


/* ANA_AC_CSD_CSD_CFG2  t_sz:1 ga:131072, gw:4, ra:2, gc:4096, rc:1  */
#define VTSS_ANA_AC_CSD_CSD_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,131072U,gi,4U,0U,2U,4096U,1U)

#define VTSS_F_ANA_AC_CSD_CSD_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_CSD_CSD_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_CSD_CSD_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_LAG_RST_LAG_RST_CFG  t_sz:1 ga:212096, gw:4, ra:0, gc:32, rc:1  */
#define VTSS_ANA_AC_LAG_RST_LAG_RST_CFG(gi) FA_REG(VTSS_TO_ANA_AC,212096U,gi,4U,0U,0U,32U,1U)

#define VTSS_F_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_AC_LAG_RST_LAG_RST_CFG_PORT_MASK(x) (x)


/* ANA_AC_LAG_RST_LAG_RST_CFG1  t_sz:1 ga:212096, gw:4, ra:1, gc:32, rc:1  */
#define VTSS_ANA_AC_LAG_RST_LAG_RST_CFG1(gi) FA_REG(VTSS_TO_ANA_AC,212096U,gi,4U,0U,1U,32U,1U)

#define VTSS_F_ANA_AC_LAG_RST_LAG_RST_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_AC_LAG_RST_LAG_RST_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_AC_LAG_RST_LAG_RST_CFG1_PORT_MASK1(x) (x)


/* ANA_AC_LAG_RST_LAG_RST_CFG2  t_sz:1 ga:212096, gw:4, ra:2, gc:32, rc:1  */
#define VTSS_ANA_AC_LAG_RST_LAG_RST_CFG2(gi) FA_REG(VTSS_TO_ANA_AC,212096U,gi,4U,0U,2U,32U,1U)

#define VTSS_F_ANA_AC_LAG_RST_LAG_RST_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_LAG_RST_LAG_RST_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_LAG_RST_LAG_RST_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_STICKY_STICKY  t_sz:1 ga:209782, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_STICKY FA_REG(VTSS_TO_ANA_AC,209782U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FV_LAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_CSD_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ACL_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PROBE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_ZERO_DST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_FRAME_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_CAND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_DST_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SRC_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SFLOW_SAMPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_GLAG_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_SRC_CONTRIB_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_PGID_CPU_MASK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_NO_L2_L3_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP6_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_CTRL_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_IP4_MC_DATA_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_L2_MC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_STICKY_UC_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_PS_STICKY_MASK_STICKY_MASK  t_sz:1 ga:223706, gw:16, ra:0, gc:4, rc:1  */
#define VTSS_ANA_AC_PS_STICKY_MASK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_AC,223706U,gi,16U,0U,0U,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FV_LAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_CSD_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PROBE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_ZERO_DST_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_FRAME_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_CAND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_DST_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SRC_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SFLOW_SAMPLE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_GLAG_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_SRC_CONTRIB_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_PGID_CPU_MASK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_NO_L2_L3_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP6_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_CTRL_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_IP4_MC_DATA_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_L2_MC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_PS_STICKY_MASK_STICKY_MASK_UC_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_FRER_GEN  t_sz:1 ga:212992, gw:1, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_FRER_GEN(gi) FA_REG(VTSS_TO_ANA_AC,212992U,gi,1U,0U,0U,4096U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_RESET    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_RESET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_FRER_GEN_FRER_GEN_ENABLE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_FRER_GEN_FRER_GEN_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC  t_sz:1 ga:209783, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC FA_REG(VTSS_TO_ANA_AC,209783U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_ACC_FRER_GEN_STATE_ACC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE  t_sz:1 ga:209776, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE FA_REG(VTSS_TO_ANA_AC,209776U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_FRER_GEN_STATE_FRER_GEN_STATE_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_TSN_SF_TSN_SF  t_sz:1 ga:209784, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_TSN_SF FA_REG(VTSS_TO_ANA_AC,209784U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_TSN_STREAM_BLOCK_OVERSIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_TSN_SF_TSN_SF_PORT_NUM     VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_TSN_SF_TSN_SF_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_TSN_SF_CFG_TSN_SF_CFG  t_sz:1 ga:209920, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_AC_TSN_SF_CFG_TSN_SF_CFG(gi) FA_REG(VTSS_TO_ANA_AC,209920U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID    VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_SGID(x) VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_ENCODE_BITFIELD(x,2U,14U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU    VTSS_ENCODE_BITMASK(2U,14U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_MAX_SDU(x) VTSS_EXTRACT_BITFIELD(x,2U,14U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_CFG_TSN_SF_CFG_TSN_STREAM_BLOCK_OVERSIZE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS  t_sz:1 ga:209768, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS FA_REG(VTSS_TO_ANA_AC,209768U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_ENCODE_BITFIELD(x,12U,14U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN    VTSS_ENCODE_BITMASK(12U,14U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_FRM_LEN(x) VTSS_EXTRACT_BITFIELD(x,12U,14U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_DLB_DROP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSN_SFID(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSN_SF_STATUS_TSTAMP_VLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_TSN_SF_STATUS_TSTAMP_LO  t_sz:1 ga:209768, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_LO FA_REG(VTSS_TO_ANA_AC,209768U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO    0xffffffffU
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_LO_TSTAMP_LO(x) (x)


/* ANA_AC_TSN_SF_STATUS_TSTAMP_HI  t_sz:1 ga:209768, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_TSN_SF_STATUS_TSTAMP_HI FA_REG(VTSS_TO_ANA_AC,209768U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_TSN_SF_STATUS_TSTAMP_HI_TSTAMP_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_SG_ACCESS_SG_ACCESS_CTRL  t_sz:1 ga:209785, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL FA_REG(VTSS_TO_ANA_AC,209785U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_CONFIG_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_ACCESS_CTRL_SGID(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG  t_sz:1 ga:209785, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG FA_REG(VTSS_TO_ANA_AC,209785U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD  t_sz:1 ga:209785, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD FA_REG(VTSS_TO_ANA_AC,209785U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_ACCESS_SG_CYCLETIME_UPDATE_PERIOD_SG_CT_CLKS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_1  t_sz:1 ga:212896, gw:32, ra:12, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1 FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_1_BASE_TIME_NSEC(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_2  t_sz:1 ga:212896, gw:32, ra:13, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2 FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_2_BASE_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_3  t_sz:1 ga:212896, gw:32, ra:14, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3 FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_OCTETS_EXCEEDED_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX    VTSS_BIT(27U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INVALID_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE    VTSS_BIT(25U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS    VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_INIT_IPS(x) VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_GATE_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_LIST_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_3_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_4  t_sz:1 ga:212896, gw:32, ra:15, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4 FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_4_CYCLE_TIME(x) (x)


/* ANA_AC_SG_CONFIG_SG_CONFIG_REG_5  t_sz:1 ga:212896, gw:32, ra:16, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5 FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_CONFIG_REG_5_CYCLE_TIME_EXT(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG  t_sz:1 ga:212896, gw:32, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_GS_CONFIG_IPS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG  t_sz:1 ga:212896, gw:32, ra:4, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_TI_CONFIG_TIME_INTERVAL(x) (x)


/* ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG  t_sz:1 ga:212896, gw:32, ra:8, gc:1, rc:4  */
#define VTSS_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG(ri) FA_REG(VTSS_TO_ANA_AC,212896U,0U,0U,ri,8U,1U,4U)

#define VTSS_F_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)
#define VTSS_M_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX    0xffffffffU
#define VTSS_X_ANA_AC_SG_CONFIG_SG_GCL_OCT_CONFIG_INTERVAL_OCTET_MAX(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_1  t_sz:1 ga:209772, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_1 FA_REG(VTSS_TO_ANA_AC,209772U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_1_CFG_CHG_TIME_NSEC(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_2  t_sz:1 ga:209772, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_2 FA_REG(VTSS_TO_ANA_AC,209772U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_2_CFG_CHG_TIME_SEC_LSB(x) (x)


/* ANA_AC_SG_STATUS_SG_STATUS_REG_3  t_sz:1 ga:209772, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_3 FA_REG(VTSS_TO_ANA_AC,209772U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_ENCODE_BITFIELD(x,25U,3U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX    VTSS_ENCODE_BITMASK(25U,3U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GCL_OCTET_INDEX(x) VTSS_EXTRACT_BITFIELD(x,25U,3U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CONFIG_PENDING(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_IPS(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_3_CFG_CHG_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_SG_STATUS_SG_STATUS_REG_4  t_sz:1 ga:209772, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_SG_STATUS_REG_4 FA_REG(VTSS_TO_ANA_AC,209772U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)
#define VTSS_M_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT    0xffffffffU
#define VTSS_X_ANA_AC_SG_STATUS_SG_STATUS_REG_4_INTERVAL_OCTETS_LEFT(x) (x)


/* ANA_AC_SG_STATUS_STICKY_SG_STICKY  t_sz:1 ga:209788, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SG_STATUS_STICKY_SG_STICKY FA_REG(VTSS_TO_ANA_AC,209788U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_OCTETS_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SG_STATUS_STICKY_SG_STICKY_INVALID_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:212888, gw:5, ra:0, gc:1, rc:4  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,212888U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET  t_sz:1 ga:212888, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET FA_REG(VTSS_TO_ANA_AC,212888U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_PORT_STAT_RESET_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY  t_sz:1 ga:210944, gw:16, ra:0, gc:70, rc:1  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY(gi) FA_REG(VTSS_TO_ANA_AC,210944U,gi,16U,0U,0U,70U,1U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_EVENTS_STICKY_STICKY_BITS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG  t_sz:1 ga:210944, gw:16, ra:1, gc:70, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC,210944U,gi,16U,ri,1U,70U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_PRIO_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_CFG_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT  t_sz:1 ga:210944, gw:16, ra:5, gc:70, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,210944U,gi,16U,ri,5U,70U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT  t_sz:1 ga:210944, gw:16, ra:9, gc:70, rc:4  */
#define VTSS_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,210944U,gi,16U,ri,9U,70U,4U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_PORT_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223448, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223448U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG  t_sz:1 ga:223448, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223448U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223448, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223448U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT  t_sz:1 ga:212224, gw:4, ra:0, gc:64, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,212224U,gi,4U,ri,0U,64U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT  t_sz:1 ga:212224, gw:4, ra:2, gc:64, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,212224U,gi,4U,ri,2U,64U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ACL_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223454, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223454U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG  t_sz:1 ga:223454, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223454U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223454, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223454U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_QUEUE_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT  t_sz:1 ga:221184, gw:4, ra:0, gc:560, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,221184U,gi,4U,ri,0U,560U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT  t_sz:1 ga:221184, gw:4, ra:2, gc:560, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,221184U,gi,4U,ri,2U,560U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_QUEUE_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223460, gw:18, ra:0, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223460U,0U,0U,ri,0U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG  t_sz:1 ga:223460, gw:18, ra:6, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223460U,0U,0U,ri,6U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223460, gw:18, ra:12, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223460U,0U,0U,ri,12U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ISDX_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT  t_sz:1 ga:0, gw:16, ra:0, gc:8192, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,0U,gi,16U,ri,0U,8192U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT  t_sz:1 ga:0, gw:16, ra:6, gc:8192, rc:3  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,0U,gi,16U,ri,6U,8192U,3U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ISDX_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223478, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223478U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG  t_sz:1 ga:223478, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223478U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223478, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223478U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BDLB_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT  t_sz:1 ga:217088, gw:4, ra:0, gc:1024, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,217088U,gi,4U,ri,0U,1024U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT  t_sz:1 ga:217088, gw:4, ra:2, gc:1024, rc:2  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,217088U,gi,4U,ri,2U,1024U,2U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BDLB_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223770, gw:18, ra:0, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223770U,0U,0U,ri,0U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG  t_sz:1 ga:223770, gw:18, ra:6, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223770U,0U,0U,ri,6U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223770, gw:18, ra:12, gc:1, rc:6  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223770U,0U,0U,ri,12U,1U,6U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_BUM_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT  t_sz:1 ga:147456, gw:16, ra:0, gc:1024, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,147456U,gi,16U,ri,0U,1024U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT  t_sz:1 ga:147456, gw:16, ra:6, gc:1024, rc:6  */
#define VTSS_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,147456U,gi,16U,ri,6U,1024U,6U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_BUM_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223788, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223788U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG  t_sz:1 ga:223788, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223788U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223788, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223788U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_IRLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT  t_sz:1 ga:163840, gw:16, ra:0, gc:1024, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,163840U,gi,16U,ri,0U,1024U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT  t_sz:1 ga:163840, gw:16, ra:8, gc:1024, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,163840U,gi,16U,ri,8U,1024U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_IRLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:223812, gw:24, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223812U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG  t_sz:1 ga:223812, gw:24, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_ANA_AC,223812U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:223812, gw:24, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_ANA_AC,223812U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_STAT_GLOBAL_CFG_ERLEG_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT  t_sz:1 ga:180224, gw:16, ra:0, gc:1024, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,180224U,gi,16U,ri,0U,1024U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT    0xffffffffU
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_LSB_CNT_LSB_CNT(x) (x)


/* ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT  t_sz:1 ga:180224, gw:16, ra:8, gc:1024, rc:8  */
#define VTSS_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_ANA_AC,180224U,gi,16U,ri,8U,1024U,8U)

#define VTSS_F_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_STAT_CNT_CFG_ERLEG_STAT_MSB_CNT_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_ACL_VCAP_S2_CFG  t_sz:1 ga:8192, gw:148, ra:0, gc:1, rc:70  */
#define VTSS_ANA_ACL_VCAP_S2_CFG(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,0U,1U,70U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ROUTE_HANDLING_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA    VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_STD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP6_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP_7TUPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_TCPUDP_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_IP4_OTHER_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_ARP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_SNAP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_TYPE_MAC_LLC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_CFG_SEC_ENA       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_CFG_SEC_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_SWAP_SIP  t_sz:1 ga:8192, gw:148, ra:70, gc:1, rc:32  */
#define VTSS_ANA_ACL_SWAP_SIP(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,70U,1U,32U)

#define VTSS_F_ANA_ACL_SWAP_SIP_SIP(x)           (x)
#define VTSS_M_ANA_ACL_SWAP_SIP_SIP              0xffffffffU
#define VTSS_X_ANA_ACL_SWAP_SIP_SIP(x)           (x)


/* ANA_ACL_PTP_MISC_CTRL  t_sz:1 ga:8192, gw:148, ra:102, gc:1, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CTRL FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REDIR_TOO_BIG_REDIR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_MC_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_CHG_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_IP6_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_DELAY_REQ_UDP_LEN52(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_PTP_MISC_CTRL_PTP_ALLOW_ACL_REW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_SWAP_IP_CTRL  t_sz:1 ga:8192, gw:148, ra:103, gc:1, rc:1  */
#define VTSS_ANA_ACL_SWAP_IP_CTRL FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,18U,6U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(18U,6U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_DMAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,18U,6U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,8U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL    VTSS_ENCODE_BITMASK(2U,8U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,8U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP6_HOPC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SWAP_IP_CTRL_IP_SWAP_IP4_TTL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL  t_sz:1 ga:8192, gw:148, ra:104, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MAPPED_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_AFFIX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ISDX_OVERLOAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_PAG_FORCE_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VLAN_PIPELINE_ACT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_IGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_EGR_RLEG_STAT_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_FORCE_ES0_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_UPDATE_CL_VID_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_ACL_RT_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_VCAP_S2_MISC_CTRL2  t_sz:1 ga:8192, gw:148, ra:105, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_MISC_CTRL2 FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_TWAMP_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_ACTION_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_MISC_CTRL2_EGR_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RLEG_STAT  t_sz:1 ga:8192, gw:148, ra:106, gc:1, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_RLEG_STAT(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,106U,1U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK    VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_IRLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RLEG_STAT_ERLEG_STAT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VCAP_S2_FRAGMENT_CFG  t_sz:1 ga:8192, gw:148, ra:110, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_FRAGMENT_CFG FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_ACL_VCAP_S2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_ACL_VCAP_S2_RNG_CTRL  t_sz:1 ga:8192, gw:148, ra:111, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_CTRL(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,111U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_ACL_VCAP_S2_RNG_VALUE_CFG  t_sz:1 ga:8192, gw:148, ra:127, gc:1, rc:16  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,127U,1U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_VCAP_S2_RNG_OFFSET_CFG  t_sz:1 ga:8192, gw:148, ra:143, gc:1, rc:1  */
#define VTSS_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,143U,1U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_ACL_VCAP_S2_RNG_OFFSET_CFG_RNG_OFFSET_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_ACL_VOE_LOOPBACK_CFG  t_sz:1 ga:8192, gw:148, ra:144, gc:1, rc:1  */
#define VTSS_ANA_ACL_VOE_LOOPBACK_CFG FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VOE_LOOPBACK_CFG_VOE_LOOP_PGID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_OWN_UPSID  t_sz:1 ga:8192, gw:148, ra:145, gc:1, rc:3  */
#define VTSS_ANA_ACL_OWN_UPSID(ri) FA_REG(VTSS_TO_ANA_ACL,8192U,0U,0U,ri,145U,1U,3U)

#define VTSS_F_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_OWN_UPSID_OWN_UPSID       VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_OWN_UPSID_OWN_UPSID(x)    VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_PTP_CFG  t_sz:1 ga:8340, gw:3, ra:0, gc:70, rc:1  */
#define VTSS_ANA_ACL_PTP_CFG(gi)  FA_REG(VTSS_TO_ANA_ACL,8340U,gi,3U,0U,0U,70U,1U)

#define VTSS_F_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_ACL_PTP_CFG_PTP_PORT_NUM      VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_ACL_PTP_CFG_PTP_PORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_ACL_MAPPED_PORT_CFG  t_sz:1 ga:8340, gw:3, ra:1, gc:70, rc:1  */
#define VTSS_ANA_ACL_MAPPED_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,8340U,gi,3U,0U,1U,70U,1U)

#define VTSS_F_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_ACL_MAPPED_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_ACL_MISC_CFG  t_sz:1 ga:8340, gw:3, ra:2, gc:70, rc:1  */
#define VTSS_ANA_ACL_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,8340U,gi,3U,0U,2U,70U,1U)

#define VTSS_F_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_ACL_MISC_CFG_VLAN_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_ACL_VCAP_S2_KEY_SEL  t_sz:1 ga:8550, gw:4, ra:0, gc:134, rc:4  */
#define VTSS_ANA_ACL_VCAP_S2_KEY_SEL(gi,ri) FA_REG(VTSS_TO_ANA_ACL,8550U,gi,4U,ri,0U,134U,4U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_KEY_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IGR_PORT_MASK_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_NON_ETH_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP4_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_MC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_IP6_UC_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_VCAP_S2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_ACL_CNT_A  t_sz:1 ga:0, gw:1, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_ACL_CNT_A(gi)    FA_REG(VTSS_TO_ANA_ACL,0U,gi,1U,0U,0U,4096U,1U)

#define VTSS_F_ANA_ACL_CNT_A_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_A_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_A_CNT(x)              (x)


/* ANA_ACL_CNT_B  t_sz:1 ga:4096, gw:1, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_ACL_CNT_B(gi)    FA_REG(VTSS_TO_ANA_ACL,4096U,gi,1U,0U,0U,4096U,1U)

#define VTSS_F_ANA_ACL_CNT_B_CNT(x)              (x)
#define VTSS_M_ANA_ACL_CNT_B_CNT                 0xffffffffU
#define VTSS_X_ANA_ACL_CNT_B_CNT(x)              (x)


/* ANA_ACL_PTP_CLOCK_ID_MSB  t_sz:1 ga:9086, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_MSB(gi) FA_REG(VTSS_TO_ANA_ACL,9086U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_MSB_CLOCK_ID_MSB(x) (x)


/* ANA_ACL_PTP_CLOCK_ID_LSB  t_sz:1 ga:9086, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_CLOCK_ID_LSB(gi) FA_REG(VTSS_TO_ANA_ACL,9086U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)
#define VTSS_M_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB    0xffffffffU
#define VTSS_X_ANA_ACL_PTP_CLOCK_ID_LSB_CLOCK_ID_LSB(x) (x)


/* ANA_ACL_PTP_SRC_PORT_CFG  t_sz:1 ga:9086, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_SRC_PORT_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,9086U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_ACL_PTP_SRC_PORT_CFG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_ACL_PTP_MISC_CFG  t_sz:1 ga:9086, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_ACL_PTP_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_ACL,9086U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_ACL_PTP_MISC_CFG_FLAG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_ACL_SEC_LOOKUP_STICKY  t_sz:1 ga:9102, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_ANA_ACL_SEC_LOOKUP_STICKY(ri) FA_REG(VTSS_TO_ANA_ACL,9102U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_CLM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_IRLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_ERLEG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_KEY_SEL_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_CUSTOM1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_SNAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_LLC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_ACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_OAM_MOD_SRV_LM_CNT_LSB  t_sz:1 ga:0, gw:1, ra:0, gc:8192, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,0U,gi,1U,0U,0U,8192U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_LM_CNT_LSB  t_sz:1 ga:12288, gw:4, ra:0, gc:520, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,12288U,gi,4U,0U,0U,520U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB  t_sz:1 ga:12288, gw:4, ra:1, gc:520, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,12288U,gi,4U,0U,1U,520U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB  t_sz:1 ga:12288, gw:4, ra:2, gc:520, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,12288U,gi,4U,0U,2U,520U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB  t_sz:1 ga:12288, gw:4, ra:3, gc:520, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,12288U,gi,4U,0U,3U,520U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_TEMP_CNT_REG  t_sz:1 ga:8192, gw:8, ra:0, gc:265, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_TEMP_CNT_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,8192U,gi,8U,0U,0U,265U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_AC_OAM_MOD_TEMP_CNT_REG_TEMP_CNT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_AC_OAM_MOD_LM_CNT_FRAME  t_sz:1 ga:8192, gw:8, ra:1, gc:265, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_LM_CNT_FRAME(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,8192U,gi,8U,0U,1U,265U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_SRV_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_OAM_MOD_LM_CNT_FRAME_PATH_CNT_FRM(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_OAM_MOD_CCM_LM_INFO_REG  t_sz:1 ga:8192, gw:8, ra:2, gc:265, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_INFO_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,8192U,gi,8U,0U,2U,265U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_AC_OAM_MOD_CCM_LM_TX_B_REG  t_sz:1 ga:8192, gw:8, ra:3, gc:265, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,8192U,gi,8U,0U,3U,265U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* ANA_AC_OAM_MOD_CCM_LM_RX_B_REG  t_sz:1 ga:8192, gw:8, ra:4, gc:265, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG(gi) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,8192U,gi,8U,0U,4U,265U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG  t_sz:1 ga:10312, gw:72, ra:0, gc:1, rc:65  */
#define VTSS_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG(ri) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,ri,0U,1U,65U)

#define VTSS_F_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_OAM_MOD_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG  t_sz:1 ga:10312, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG(ri) FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:10312, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:10312, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:10312, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:10312, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB FA_REG(VTSS_TO_ANA_AC_OAM_MOD,10312U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_ANA_AC_OAM_MOD_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG  t_sz:1 ga:18992, gw:290, ra:0, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_RATE_CFG_STORM_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG  t_sz:1 ga:18992, gw:290, ra:8, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_THRES_CFG_STORM_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL  t_sz:1 ga:18992, gw:290, ra:16, gc:1, rc:8  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,16U,1U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STORM_CTRL_STORM_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG  t_sz:1 ga:18992, gw:290, ra:24, gc:1, rc:64  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,24U,1U,64U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_RATE_CFG_ACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG  t_sz:1 ga:18992, gw:290, ra:88, gc:1, rc:64  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,88U,1U,64U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_THRES_CFG_ACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL  t_sz:1 ga:18992, gw:290, ra:152, gc:1, rc:64  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,152U,1U,64U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_ACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG  t_sz:1 ga:18992, gw:290, ra:216, gc:1, rc:70  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,ri,216U,1U,70U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_PORT_FC_CFG_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG  t_sz:1 ga:18992, gw:290, ra:286, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,0U,286U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DBG_DP_CHG_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_USE_SDLB_COLOR_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_DP_TO_COLOR_MAP(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_FC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PORT_POL_IN_PARALLEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_STORM_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_PRIO_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_ACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_LPORT_POLICE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_ALL_CFG_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG  t_sz:1 ga:18992, gw:290, ra:287, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,0U,287U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY  t_sz:1 ga:18992, gw:290, ra:288, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,0U,288U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,8U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(22U,8U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,8U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_STORM_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_DLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PRIO_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_ACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_PT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_CLEAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_FC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY_POL_PORT_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_ALL_CFG_POL_STICKY1  t_sz:1 ga:18992, gw:290, ra:289, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1 FA_REG(VTSS_TO_ANA_AC_POL,18992U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BUM_SLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_POL_ALL_CFG_POL_STICKY1_POL_BDLB_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0  t_sz:1 ga:16384, gw:2048, ra:0, gc:1, rc:280  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0(ri) FA_REG(VTSS_TO_ANA_AC_POL,16384U,0U,0U,ri,0U,1U,280U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_0_PORT_THRES0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1  t_sz:1 ga:16384, gw:2048, ra:512, gc:1, rc:280  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1(ri) FA_REG(VTSS_TO_ANA_AC_POL,16384U,0U,0U,ri,512U,1U,280U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_THRES_CFG_1_PORT_THRES1(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG  t_sz:1 ga:16384, gw:2048, ra:1024, gc:1, rc:280  */
#define VTSS_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,16384U,0U,0U,ri,1024U,1U,280U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CFG_POL_PORT_RATE_CFG_PORT_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP  t_sz:1 ga:18432, gw:8, ra:0, gc:70, rc:1  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP(gi) FA_REG(VTSS_TO_ANA_AC_POL,18432U,gi,8U,0U,0U,70U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_PORT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_GAP_GAP_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG  t_sz:1 ga:18432, gw:8, ra:1, gc:70, rc:4  */
#define VTSS_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,18432U,gi,8U,ri,1U,70U,4U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_CPU_QU_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_SERVICE_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_NONCPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_LIMIT_CPU_TRAFFIC_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_AC_POL_POL_PORT_CTRL_POL_PORT_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL  t_sz:1 ga:19282, gw:5, ra:0, gc:96, rc:5  */
#define VTSS_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,19282U,gi,5U,ri,0U,96U,5U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PVOE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_PORT_PT_CTRL_ACTION_CTRL_PSTAT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_CTRL  t_sz:1 ga:19762, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_CTRL FA_REG(VTSS_TO_ANA_AC_POL,19762U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BDLB_DLB_STICKY  t_sz:1 ga:19762, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BDLB_DLB_STICKY FA_REG(VTSS_TO_ANA_AC_POL,19762U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_PIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BDLB_DLB_STICKY_CIR_PIR_OPEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_MISC_CFG  t_sz:1 ga:0, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,0U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BDLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BDLB_DLB_CFG  t_sz:1 ga:0, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_AC_POL_BDLB_DLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,0U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,17U,11U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(17U,11U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,17U,11U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE    VTSS_BIT(16U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COUPLING_MODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BDLB_DLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BDLB_LB_CFG  t_sz:1 ga:0, gw:8, ra:2, gc:1024, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,0U,gi,8U,ri,2U,1024U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BDLB_LB_BUCKET_VAL  t_sz:1 ga:0, gw:8, ra:4, gc:1024, rc:2  */
#define VTSS_ANA_AC_POL_BDLB_LB_BUCKET_VAL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,0U,gi,8U,ri,4U,1024U,2U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,20U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,20U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,20U)

#define VTSS_F_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BDLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL  t_sz:1 ga:19764, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL FA_REG(VTSS_TO_ANA_AC_POL,19764U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,19U,8U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(19U,8U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,19U,8U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_LEAK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_DLB_CTRL_DLB_ADD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG  t_sz:1 ga:19764, gw:5, ra:1, gc:1, rc:3  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG(ri) FA_REG(VTSS_TO_ANA_AC_POL,19764U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_TRAFFIC_MASK_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY  t_sz:1 ga:19764, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY FA_REG(VTSS_TO_ANA_AC_POL,19764U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_LEAK_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_POL_COMMON_BUM_SLB_SLB_STICKY_SLB_CLOSED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_POL_BUM_SLB_MISC_CFG  t_sz:1 ga:8192, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_MISC_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,8192U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_MISC_CFG_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_POL_BUM_SLB_SLB_CFG  t_sz:1 ga:8192, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_AC_POL_BUM_SLB_SLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_POL,8192U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,11U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL    VTSS_ENCODE_BITMASK(10U,11U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESTAMP_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,11U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,7U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL    VTSS_ENCODE_BITMASK(2U,7U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_GAP_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,7U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_SLB_CFG_TIMESCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_AC_POL_BUM_SLB_LB_CFG  t_sz:1 ga:8192, gw:8, ra:2, gc:1024, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_CFG(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,8192U,gi,8U,ri,2U,1024U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_THRES_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_CFG_RATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL  t_sz:1 ga:8192, gw:8, ra:5, gc:1024, rc:3  */
#define VTSS_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL(gi,ri) FA_REG(VTSS_TO_ANA_AC_POL,8192U,gi,8U,ri,5U,1024U,3U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_ENCODE_BITFIELD(x,9U,20U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL    VTSS_ENCODE_BITMASK(9U,20U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_BUCKET_VAL(x) VTSS_EXTRACT_BITFIELD(x,9U,20U)

#define VTSS_F_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_AC_POL_BUM_SLB_LB_BUCKET_VAL_REM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_AC_SDLB_XLB_NEXT_TR_CTRL  t_sz:1 ga:73856, gw:11, ra:0, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_CTRL_XLB_NEXT_TR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_XLB_NEXT_TR_ORG  t_sz:1 ga:73856, gw:11, ra:1, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_ORG FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_ORG_LBSET_NEXT_TR_ORG(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_XLB_NEXT_TR_NEW  t_sz:1 ga:73856, gw:11, ra:2, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT_TR_NEW FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_XLB_NEXT_TR_END(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_TR_NEW_LBSET_NEXT_TR_NEW(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_MISC_CTRL  t_sz:1 ga:73856, gw:11, ra:3, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_MISC_CTRL_PUP_IGNORE_INH_TOKENS_FIFO_WMARK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* ANA_AC_SDLB_MISC_RATE_CTRL  t_sz:1 ga:73856, gw:11, ra:4, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MISC_RATE_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_MISC_RATE_CTRL_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET  t_sz:1 ga:73856, gw:11, ra:5, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_SET_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR  t_sz:1 ga:73856, gw:11, ra:6, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD    VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_VLD(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_MARK_ALL_FRMS_RED_CLR_LBSET(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_WARN  t_sz:1 ga:73856, gw:11, ra:7, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_WARN     FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_SELECTED_BEFORE_PUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_SUB_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_WARN_PUP_TO_PUP_LBSET_COLLISION_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_WARN_INH_TOKENS_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_WARN_NEXT_TR_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_WARN_SUB_FIFO_WMARK_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_FAIL  t_sz:1 ga:73856, gw:11, ra:8, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_FAIL     FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_FAIL_INH_TOKENS_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PRE_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_FAIL_PND_PUP_QU_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_INFO_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_FAIL_SUB_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_TBL_ACC_CTRL  t_sz:1 ga:73856, gw:11, ra:9, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_CTRL FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR    VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX    VTSS_BIT(4U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_LB_IDX(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC    VTSS_BIT(3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD_EXEC(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_CTRL_TBL_CMD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_AC_SDLB_TBL_ACC_VAL  t_sz:1 ga:73856, gw:11, ra:10, gc:1, rc:1  */
#define VTSS_ANA_AC_SDLB_TBL_ACC_VAL FA_REG(VTSS_TO_ANA_AC_SDLB,73856U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_ANA_AC_SDLB_TBL_ACC_VAL_TBL_ACC_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* ANA_AC_SDLB_XLB_START  t_sz:1 ga:73867, gw:6, ra:0, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_START(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,0U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_XLB_START_LBSET_START    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_XLB_START_LBSET_START(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_PUP_INTERVAL  t_sz:1 ga:73867, gw:6, ra:1, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_INTERVAL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,1U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_ANA_AC_SDLB_PUP_INTERVAL_PUP_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* ANA_AC_SDLB_PUP_CTRL  t_sz:1 ga:73867, gw:6, ra:2, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_PUP_CTRL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,2U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_ENA      VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_ANA_AC_SDLB_PUP_CTRL_PUP_LB_DT(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* ANA_AC_SDLB_LBGRP_MISC  t_sz:1 ga:73867, gw:6, ra:3, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_MISC(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,3U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_MISC_THRES_SHIFT(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

/* ANA_AC_SDLB_FRM_RATE_TOKENS  t_sz:1 ga:73867, gw:6, ra:4, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_FRM_RATE_TOKENS(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,4U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_FRM_RATE_TOKENS_FRM_RATE_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_LBGRP_STATE_TBL  t_sz:1 ga:73867, gw:6, ra:5, gc:10, rc:1  */
#define VTSS_ANA_AC_SDLB_LBGRP_STATE_TBL(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,73867U,gi,6U,0U,5U,10U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK    VTSS_BIT(1U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_WAIT_ACK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_LBGRP_STATE_TBL_PUP_ONGOING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_PUP_TOKENS  t_sz:1 ga:0, gw:16, ra:0, gc:4616, rc:2  */
#define VTSS_ANA_AC_SDLB_PUP_TOKENS(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,0U,4616U,2U)

#define VTSS_F_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_PUP_TOKENS_PUP_TOKENS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_THRES  t_sz:1 ga:0, gw:16, ra:2, gc:4616, rc:2  */
#define VTSS_ANA_AC_SDLB_THRES(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,2U,4616U,2U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES_HYS       VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES_HYS(x)    VTSS_EXTRACT_BITFIELD(x,16U,10U)

#define VTSS_F_ANA_AC_SDLB_THRES_THRES(x)        VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_AC_SDLB_THRES_THRES           VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_AC_SDLB_THRES_THRES(x)        VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_AC_SDLB_XLB_NEXT  t_sz:1 ga:0, gw:16, ra:4, gc:4616, rc:1  */
#define VTSS_ANA_AC_SDLB_XLB_NEXT(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,4U,4616U,1U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBGRP        VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBGRP(x)     VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_XLB_NEXT_LBSET_NEXT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_INH_CTRL  t_sz:1 ga:0, gw:16, ra:5, gc:4616, rc:2  */
#define VTSS_ANA_AC_SDLB_INH_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,ri,5U,4616U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_LB       VTSS_BIT(24U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_LB(x)    VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_INH_MODE     VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_INH_MODE(x)  VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_INH_CTRL_PUP_TOKENS_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_INH_LBSET_ADDR  t_sz:1 ga:0, gw:16, ra:7, gc:4616, rc:1  */
#define VTSS_ANA_AC_SDLB_INH_LBSET_ADDR(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,7U,4616U,1U)

#define VTSS_F_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_AC_SDLB_INH_LBSET_ADDR_INH_LBSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_AC_SDLB_DLB_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:4616, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_MISC(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,8U,4616U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_MARK_ALL_FRMS_RED_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_AC_SDLB_DLB_MISC_DLB_FRM_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_AC_SDLB_DLB_CFG  t_sz:1 ga:0, gw:16, ra:9, gc:4616, rc:1  */
#define VTSS_ANA_AC_SDLB_DLB_CFG(gi) FA_REG(VTSS_TO_ANA_AC_SDLB,0U,gi,16U,0U,9U,4616U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DROP_ON_YELLOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_HIER_DLB_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_ENCAP_DATA_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_COLOR_AWARE_LVL(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_CIR_INC_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_DLB_MODE      VTSS_BIT(2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_DLB_MODE(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_AC_SDLB_DLB_CFG_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_CSC_CFG  t_sz:1 ga:32768, gw:128, ra:0, gc:70, rc:1  */
#define VTSS_ANA_CL_CSC_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,0U,70U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_CSC_CFG_CSC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_FILTER_CTRL  t_sz:1 ga:32768, gw:128, ra:1, gc:70, rc:1  */
#define VTSS_ANA_CL_FILTER_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,1U,70U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_SMAC_MC_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FILTER_NULL_MAC_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_CTRL_FORCE_FCS_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_CTRL  t_sz:1 ga:32768, gw:128, ra:2, gc:70, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,2U,70U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_TAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CTAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_PRIO_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST1_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST2_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_CTRL_CUST3_STAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_CTRL  t_sz:1 ga:32768, gw:128, ra:5, gc:70, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,5U,70U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_REQUIRED_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_CTRL_ETAG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_STACKING_CTRL  t_sz:1 ga:32768, gw:128, ra:6, gc:70, rc:1  */
#define VTSS_ANA_CL_STACKING_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,6U,70U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_ANA_CL_STACKING_CTRL_IGR_DROP_ENA    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_ANA_CL_STACKING_CTRL_IGR_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_STACKING_CTRL_VSTAX_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_NON_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_STACKING_CTRL_STACKING_HEADER_DISCARD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_TPID_CTRL  t_sz:1 ga:32768, gw:128, ra:7, gc:70, rc:1  */
#define VTSS_ANA_CL_VLAN_TPID_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,7U,70U,1U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,15U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(4U,15U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_BASIC_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,15U)

#define VTSS_F_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_VLAN_TPID_CTRL_RT_TAG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_VLAN_CTRL  t_sz:1 ga:32768, gw:128, ra:8, gc:70, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,8U,70U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,23U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(23U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,23U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_PCP_DEI_TRANS_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL     VTSS_BIT(20U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_TAG_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_VLAN_POP_CNT     VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_VLAN_POP_CNT(x)  VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_TAG_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_PCP         VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_PCP(x)      VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_DEI         VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_DEI(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VLAN_CTRL_PORT_VID         VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VLAN_CTRL_PORT_VID(x)      VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VLAN_CTRL_2  t_sz:1 ga:32768, gw:128, ra:9, gc:70, rc:1  */
#define VTSS_ANA_CL_VLAN_CTRL_2(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,9U,70U,1U)

#define VTSS_F_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_VLAN_CTRL_2_VLAN_PUSH_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_PCP_DEI_TRANS_CFG  t_sz:1 ga:32768, gw:128, ra:10, gc:70, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_TRANS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,10U,70U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_DEI_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_TRANS_CFG_PCP_TRANS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_PORT_ID_CFG  t_sz:1 ga:32768, gw:128, ra:26, gc:70, rc:1  */
#define VTSS_ANA_CL_PORT_ID_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,26U,70U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_MASQ_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PAG_VAL        VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PAG_VAL(x)     VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_ENCODE_BITFIELD(x,9U,5U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_GLAG_NUM       VTSS_ENCODE_BITMASK(9U,5U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_GLAG_NUM(x)    VTSS_EXTRACT_BITFIELD(x,9U,5U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_PORT_IS_GLAG_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_UPDATE_IFH_SRC_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_ANA_CL_PORT_ID_CFG_LPORT_NUM      VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_ANA_CL_PORT_ID_CFG_LPORT_NUM(x)   VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* ANA_CL_PCP_DEI_MAP_CFG  t_sz:1 ga:32768, gw:128, ra:27, gc:70, rc:16  */
#define VTSS_ANA_CL_PCP_DEI_MAP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,27U,70U,16U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PCP_DEI_MAP_CFG_PCP_DEI_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_QOS_CFG  t_sz:1 ga:32768, gw:128, ra:43, gc:70, rc:1  */
#define VTSS_ANA_CL_QOS_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,43U,70U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_REWR_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_KEEP_ENA      VTSS_BIT(10U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_KEEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_KEEP_ENA           VTSS_BIT(9U)
#define VTSS_X_ANA_CL_QOS_CFG_KEEP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA     VTSS_BIT(8U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_DP_ENA(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_QOS_CFG_PCP_DEI_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_DP_ENA        VTSS_BIT(6U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_DP_ENA(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_QOS_CFG_DSCP_QOS_ENA       VTSS_BIT(5U)
#define VTSS_X_ANA_CL_QOS_CFG_DSCP_QOS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_DP_VAL     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_DP_VAL(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MAP_CFG  t_sz:1 ga:32768, gw:128, ra:44, gc:70, rc:2  */
#define VTSS_ANA_CL_MAP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,44U,70U,2U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_KEY            VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_KEY(x)         VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_CL_MAP_CFG_MAP_IDX            VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_CL_MAP_CFG_MAP_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_CL_CAPTURE_CFG  t_sz:1 ga:32768, gw:128, ra:46, gc:70, rc:1  */
#define VTSS_ANA_CL_CAPTURE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,46U,70U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CAPTURE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_VRAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAPTURE_Y1731_AG_CFG  t_sz:1 ga:32768, gw:128, ra:47, gc:70, rc:1  */
#define VTSS_ANA_CL_CAPTURE_Y1731_AG_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,47U,70U,1U)

#define VTSS_F_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_Y1731_AG_CFG_CPU_Y1731_AG_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_GXRP_CFG  t_sz:1 ga:32768, gw:128, ra:48, gc:70, rc:1  */
#define VTSS_ANA_CL_CAPTURE_GXRP_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,48U,70U,1U)

#define VTSS_F_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_GXRP_CFG_CPU_GXRP_REDIR_SEL(x) (x)


/* ANA_CL_CAPTURE_BPDU_CFG  t_sz:1 ga:32768, gw:128, ra:49, gc:70, rc:1  */
#define VTSS_ANA_CL_CAPTURE_BPDU_CFG(gi) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,0U,49U,70U,1U)

#define VTSS_F_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)
#define VTSS_M_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL    0xffffffffU
#define VTSS_X_ANA_CL_CAPTURE_BPDU_CFG_CPU_BPDU_REDIR_SEL(x) (x)


/* ANA_CL_ADV_CL_CFG_2  t_sz:1 ga:32768, gw:128, ra:50, gc:70, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG_2(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,50U,70U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_TCI0_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_2_USE_CL_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_CFG  t_sz:1 ga:32768, gw:128, ra:56, gc:70, rc:6  */
#define VTSS_ANA_CL_ADV_CL_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,56U,70U,6U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,26U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(26U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP4_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,26U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_IP6_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_UC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MPLS_MC_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(6U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_MLBS_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_ETYPE_CLM_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_CFG_LOOKUP_ENA      VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_CFG_LOOKUP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_PORT_RNG_CTRL  t_sz:1 ga:32768, gw:128, ra:62, gc:70, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_CTRL(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,62U,70U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_PORT_RNG_VALUE_CFG  t_sz:1 ga:32768, gw:128, ra:70, gc:70, rc:8  */
#define VTSS_ANA_CL_ADV_PORT_RNG_VALUE_CFG(gi,ri) FA_REG(VTSS_TO_ANA_CL,32768U,gi,128U,ri,70U,70U,8U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_PORT_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_OWN_UPSID  t_sz:1 ga:41728, gw:189, ra:0, gc:1, rc:3  */
#define VTSS_ANA_CL_OWN_UPSID(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_CL_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_CL_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_CL_AGGR_CFG  t_sz:1 ga:41728, gw:189, ra:3, gc:1, rc:1  */
#define VTSS_ANA_CL_AGGR_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_AGGR_CFG_RT_UPD_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_AGGR_CFG_SHORT_AGGR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA     VTSS_BIT(12U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_ISDX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_USE_VSTAX_AC_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_REVERSED_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_RND_ENA      VTSS_BIT(9U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_RND_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_FLOW_LBL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP6_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_TCPUDP_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_DIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_IP4_SIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_DMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_AGGR_CFG_AGGR_SMAC_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_STAG_CFG  t_sz:1 ga:41728, gw:189, ra:4, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_STAG_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_VLAN_STAG_CFG_STAG_ETYPE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_ETAG_CFG  t_sz:1 ga:41728, gw:189, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_CFG_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_CFG_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_RTAG_CFG  t_sz:1 ga:41728, gw:189, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_RTAG_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_RTAG_CFG_RTAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_ANA_CL_RTAG_CFG_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CPU_PROTO_QU_CFG  t_sz:1 ga:41728, gw:189, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_CPU_PROTO_QU_CFG FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_VRAP_QU(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_HOP_BY_HOP_ICMP_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_MLD_QU(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP6_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IP4_MC_CTRL_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_PROTO_QU_CFG_CPU_IGMP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QU_CFG  t_sz:1 ga:41728, gw:189, ra:10, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QU_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_Y1731_AG_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_GXRP_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QU_CFG_CPU_BPDU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CPU_8021_QOS_CFG  t_sz:1 ga:41728, gw:189, ra:26, gc:1, rc:16  */
#define VTSS_ANA_CL_CPU_8021_QOS_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_Y1731_AG_QOS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_GXRP_QOS(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_CPU_8021_QOS_CFG_BPDU_QOS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_VRAP_CFG  t_sz:1 ga:41728, gw:189, ra:42, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_CL_VRAP_CFG_VRAP_VID          VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_CL_VRAP_CFG_VRAP_VID(x)       VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_CL_VRAP_HDR_DATA  t_sz:1 ga:41728, gw:189, ra:43, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_DATA FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_DATA_VRAP_HDR_DATA(x) (x)


/* ANA_CL_VRAP_HDR_MASK  t_sz:1 ga:41728, gw:189, ra:44, gc:1, rc:1  */
#define VTSS_ANA_CL_VRAP_HDR_MASK FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)
#define VTSS_M_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK    0xffffffffU
#define VTSS_X_ANA_CL_VRAP_HDR_MASK_VRAP_HDR_MASK(x) (x)


/* ANA_CL_ADV_RNG_CTRL  t_sz:1 ga:41728, gw:189, ra:45, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_CTRL(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,45U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_ADV_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_ADV_RNG_VALUE_CFG  t_sz:1 ga:41728, gw:189, ra:53, gc:1, rc:8  */
#define VTSS_ANA_CL_ADV_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,53U,1U,8U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_ADV_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_COMMON_VSTAX_CFG  t_sz:1 ga:41728, gw:189, ra:61, gc:1, rc:1  */
#define VTSS_ANA_CL_COMMON_VSTAX_CFG FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_COMMON_VSTAX_CFG_VSTAX2_MISC_DSCP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_MISC_CTRL  t_sz:1 ga:41728, gw:189, ra:62, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_MISC_CTRL FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_CLASS_FOR_AFI_INJ_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_COPY_PIPELINE_ACT_DIS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCE_NO_CLM_FOR_BASIC_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CLM_GIDX_DEF_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FORCED_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(11U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,6U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA    VTSS_ENCODE_BITMASK(5U,6U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_IGR_PORT_CLM_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,6U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_LBK_IGR_MASK_SEL3_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_MASQ_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_FP_VS2_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_VD_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_MISC_CTRL_CPU_IGR_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_FRAGMENT_CFG  t_sz:1 ga:41728, gw:189, ra:63, gc:1, rc:1  */
#define VTSS_ANA_CL_CLM_FRAGMENT_CFG FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_L4_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_CLM_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_DSCP_CFG  t_sz:1 ga:41728, gw:189, ra:64, gc:1, rc:64  */
#define VTSS_ANA_CL_DSCP_CFG(ri)  FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRANSLATE_VAL(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_QOS_VAL      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_QOS_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_DP_VAL       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_DP_VAL(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_REWR_ENA     VTSS_BIT(1U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_REWR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_DSCP_CFG_DSCP_TRUST_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_QOS_MAP_CFG  t_sz:1 ga:41728, gw:189, ra:128, gc:1, rc:32  */
#define VTSS_ANA_CL_QOS_MAP_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,128U,1U,32U)

#define VTSS_F_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_ANA_CL_QOS_MAP_CFG_DSCP_REWR_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

/* ANA_CL_MPLS_RSV_LBL_CFG  t_sz:1 ga:41728, gw:189, ra:160, gc:1, rc:16  */
#define VTSS_ANA_CL_MPLS_RSV_LBL_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,160U,1U,16U)

#define VTSS_F_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_RSV_LBL_CFG_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLM_KEY_CFG  t_sz:1 ga:41728, gw:189, ra:176, gc:1, rc:6  */
#define VTSS_ANA_CL_CLM_KEY_CFG(ri) FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,ri,176U,1U,6U)

#define VTSS_F_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLM_KEY_CFG_CLM_TRI_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_MISC_CFG  t_sz:1 ga:41728, gw:189, ra:182, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_MISC_CFG FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,182U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_G8113_1_ACH_CH_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MPLS_MISC_CFG_CLM_RSVD_LBL_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_MPLS_LM_CFG  t_sz:1 ga:41728, gw:189, ra:183, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_LM_CFG   FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,183U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_PW_TERM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_IP_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_COMMON_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_DEF_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_OAM_ERR_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_LM_CFG_MPLS_G8113_1_NON_OAM_LM_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MPLS_CFG  t_sz:1 ga:41728, gw:189, ra:184, gc:1, rc:1  */
#define VTSS_ANA_CL_MPLS_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,184U,1U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA    VTSS_BIT(31U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_OAM_KEEP_GAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA    VTSS_BIT(30U)
#define VTSS_X_ANA_CL_MPLS_CFG_MPLS_SEL_TC_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_IP_TRAFFIC_QU(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_DEF_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_MIP_QU(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_QU(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_G8113_1_NON_OAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_OAM_MEP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU    VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_POP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_SWAP_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_TTL0_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_QU(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MPLS_CFG_CPU_MPLS_PW_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_CFG  t_sz:1 ga:41728, gw:189, ra:185, gc:1, rc:1  */
#define VTSS_ANA_CL_OAM_CFG       FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,185U,1U,1U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_LABEL        VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_LABEL(x)     VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_CFG_VCCV2_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_CFG_VCCV2_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CTRL  t_sz:1 ga:41728, gw:189, ra:186, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_CTRL      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,186U,1U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ANA_CL_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ANA_CL_GRE_MISC_CFG  t_sz:1 ga:41728, gw:189, ra:187, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_MISC_CFG  FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,187U,1U,1U)

#define VTSS_F_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_MISC_CFG_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MISC_CFG  t_sz:1 ga:41728, gw:189, ra:188, gc:1, rc:1  */
#define VTSS_ANA_CL_MISC_CFG      FA_REG(VTSS_TO_ANA_CL,41728U,0U,0U,0U,188U,1U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MISC_CFG_UPDATE_DSCP_WITH_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_ANA_CL_MISC_CFG_CSC_PIPELINE_PT    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_ANA_CL_MISC_CFG_CSC_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MISC_CFG_CLR_L2_FOR_CW_IP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_PROFILE_CFG  t_sz:1 ga:41917, gw:1, ra:0, gc:18, rc:1  */
#define VTSS_ANA_CL_PROFILE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,41917U,gi,1U,0U,0U,18U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_LM_CNT_DIS     VTSS_BIT(22U)
#define VTSS_X_ANA_CL_PROFILE_CFG_LM_CNT_DIS(x)  VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NORMALIZE_DIS    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NORMALIZE_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CUSTOM_ACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_TYPE_AFTER_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_NORM_W16_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_ANA_CL_PROFILE_CFG_NXT_KEY_TYPE(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_PROFILE_CFG_FWD_SEL        VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_PROFILE_CFG_FWD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_PROFILE_CFG_CPU_QU         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_PROFILE_CFG_CPU_QU(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_MIP_CFG  t_sz:1 ga:49152, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_ANA_CL_MIP_CFG(gi)   FA_REG(VTSS_TO_ANA_CL,49152U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_MEL_VAL            VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_MEL_VAL(x)         VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_CCM_COPY_ENA       VTSS_BIT(18U)
#define VTSS_X_ANA_CL_MIP_CFG_CCM_COPY_ENA(x)    VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LBM_REDIR_ENA      VTSS_BIT(17U)
#define VTSS_X_ANA_CL_MIP_CFG_LBM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_LTM_REDIR_ENA      VTSS_BIT(16U)
#define VTSS_X_ANA_CL_MIP_CFG_LTM_REDIR_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_RAPS_CFG           VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_RAPS_CFG(x)        VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ANA_CL_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_ANA_CL_MIP_CFG_CPU_MIP_QU         VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_ANA_CL_MIP_CFG_CPU_MIP_QU(x)      VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_CFG_PIPELINE_PT        VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_CFG_PIPELINE_PT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CCM_HMO_CTRL  t_sz:1 ga:49152, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_ANA_CL_CCM_HMO_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,49152U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_CL_VID_CTRL  t_sz:1 ga:49152, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_ANA_CL_MIP_CL_VID_CTRL(gi) FA_REG(VTSS_TO_ANA_CL,49152U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_VAL    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_CL_MIP_CL_VID_CTRL_VID_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_CL_MIP_CL_VID_CTRL_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_CL_LBM_MAC_HIGH  t_sz:1 ga:49152, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_HIGH(gi) FA_REG(VTSS_TO_ANA_CL,49152U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_CL_LBM_MAC_HIGH_LBM_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_CL_LBM_MAC_LOW  t_sz:1 ga:49152, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_ANA_CL_LBM_MAC_LOW(gi) FA_REG(VTSS_TO_ANA_CL,49152U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)
#define VTSS_M_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW    0xffffffffU
#define VTSS_X_ANA_CL_LBM_MAC_LOW_LBM_MAC_LOW(x) (x)


/* ANA_CL_L2CP_ENTRY_CFG  t_sz:1 ga:65536, gw:1, ra:0, gc:4128, rc:1  */
#define VTSS_ANA_CL_L2CP_ENTRY_CFG(gi) FA_REG(VTSS_TO_ANA_CL,65536U,gi,1U,0U,0U,4128U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_VAL(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_QOS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_COSID_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_FWD_CFG(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_L2CP_ENTRY_CFG_CPU_L2CP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_SET_CTRL  t_sz:1 ga:57344, gw:16, ra:0, gc:512, rc:1  */
#define VTSS_ANA_CL_SET_CTRL(gi)  FA_REG(VTSS_TO_ANA_CL,57344U,gi,16U,0U,0U,512U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PATH_ENA          VTSS_BIT(7U)
#define VTSS_X_ANA_CL_SET_CTRL_PATH_ENA(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_TC_ENA            VTSS_BIT(6U)
#define VTSS_X_ANA_CL_SET_CTRL_TC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DP_ENA            VTSS_BIT(5U)
#define VTSS_X_ANA_CL_SET_CTRL_DP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_COSID_ENA         VTSS_BIT(4U)
#define VTSS_X_ANA_CL_SET_CTRL_COSID_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_QOS_ENA           VTSS_BIT(3U)
#define VTSS_X_ANA_CL_SET_CTRL_QOS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DEI_ENA           VTSS_BIT(2U)
#define VTSS_X_ANA_CL_SET_CTRL_DEI_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_PCP_ENA           VTSS_BIT(1U)
#define VTSS_X_ANA_CL_SET_CTRL_PCP_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_SET_CTRL_DSCP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_CL_SET_CTRL_DSCP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MAP_ENTRY  t_sz:1 ga:57344, gw:16, ra:1, gc:512, rc:8  */
#define VTSS_ANA_CL_MAP_ENTRY(gi,ri) FA_REG(VTSS_TO_ANA_CL,57344U,gi,16U,ri,1U,512U,8U)

#define VTSS_F_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_FWD_DIS          VTSS_BIT(25U)
#define VTSS_X_ANA_CL_MAP_ENTRY_FWD_DIS(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COLOR_VAL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PATH_COSID_VAL    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PATH_COSID_VAL(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_TC_VAL           VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_TC_VAL(x)        VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DP_VAL           VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_COSID_VAL        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_COSID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_QOS_VAL          VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_QOS_VAL(x)       VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DEI_VAL          VTSS_BIT(9U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DEI_VAL(x)       VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_ANA_CL_MAP_ENTRY_PCP_VAL          VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_ANA_CL_MAP_ENTRY_PCP_VAL(x)       VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_CL_MAP_ENTRY_DSCP_VAL         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_CL_MAP_ENTRY_DSCP_VAL(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_CL_ISDX_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_CL_ISDX_CFG(gi)  FA_REG(VTSS_TO_ANA_CL,0U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_ENCODE_BITFIELD(x,14U,10U)
#define VTSS_M_ANA_CL_ISDX_CFG_MIP_IDX           VTSS_ENCODE_BITMASK(14U,10U)
#define VTSS_X_ANA_CL_ISDX_CFG_MIP_IDX(x)        VTSS_EXTRACT_BITFIELD(x,14U,10U)

#define VTSS_F_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_ANA_CL_ISDX_CFG_L2CP_IDX          VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_ANA_CL_ISDX_CFG_L2CP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM     VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ISDX_CFG_IGR_LPORT_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_OAM_MEP_CFG  t_sz:1 ga:0, gw:4, ra:1, gc:4096, rc:1  */
#define VTSS_ANA_CL_OAM_MEP_CFG(gi) FA_REG(VTSS_TO_ANA_CL,0U,gi,4U,0U,1U,4096U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_ENCODE_BITFIELD(x,2U,10U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX        VTSS_ENCODE_BITMASK(2U,10U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX(x)     VTSS_EXTRACT_BITFIELD(x,2U,10U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_MEP_IDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_OAM_MEP_CFG_INDEPENDENT_MEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IPT  t_sz:1 ga:0, gw:4, ra:2, gc:4096, rc:1  */
#define VTSS_ANA_CL_IPT(gi)       FA_REG(VTSS_TO_ANA_CL,0U,gi,4U,0U,2U,4096U,1U)

#define VTSS_F_ANA_CL_IPT_IPT_CFG(x)             VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_ANA_CL_IPT_IPT_CFG                VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_ANA_CL_IPT_IPT_CFG(x)             VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_ANA_CL_IPT_PROT_PIPELINE_PT       VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_ANA_CL_IPT_PROT_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_ANA_CL_IPT_PPT_IDX(x)             VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_CL_IPT_PPT_IDX                VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_CL_IPT_PPT_IDX(x)             VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_CL_PP_CFG  t_sz:1 ga:41935, gw:16, ra:0, gc:1, rc:16  */
#define VTSS_ANA_CL_PP_CFG(ri)    FA_REG(VTSS_TO_ANA_CL,41935U,0U,0U,ri,0U,1U,16U)

#define VTSS_F_ANA_CL_PP_CFG_STATE(x)            (x)
#define VTSS_M_ANA_CL_PP_CFG_STATE               0xffffffffU
#define VTSS_X_ANA_CL_PP_CFG_STATE(x)            (x)


/* ANA_CL_LPM_AFFIX  t_sz:1 ga:43008, gw:4, ra:0, gc:511, rc:1  */
#define VTSS_ANA_CL_LPM_AFFIX(gi) FA_REG(VTSS_TO_ANA_CL,43008U,gi,4U,0U,0U,511U,1U)

#define VTSS_F_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_CL_LPM_AFFIX_LPM_AFFIX        VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_CL_LPM_AFFIX_LPM_AFFIX(x)     VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_CL_VD2_CAPTURE_CFG  t_sz:1 ga:43008, gw:4, ra:1, gc:511, rc:1  */
#define VTSS_ANA_CL_VD2_CAPTURE_CFG(gi) FA_REG(VTSS_TO_ANA_CL,43008U,gi,4U,0U,1U,511U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_ICMP_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_IP6_HOP_BY_HOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP6_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_MLD_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IP4_MC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VD2_CAPTURE_CFG_CPU_IGMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VD2_QOS_CFG  t_sz:1 ga:43008, gw:4, ra:2, gc:511, rc:1  */
#define VTSS_ANA_CL_VD2_QOS_CFG(gi) FA_REG(VTSS_TO_ANA_CL,43008U,gi,4U,0U,2U,511U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_TRANSLATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_KEEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_DP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DSCP_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_DP_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_CL_VD2_QOS_CFG_DEFAULT_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_CL_CSC_DISC_CFG  t_sz:1 ga:16384, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_CL_CSC_DISC_CFG(gi) FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) (x)
#define VTSS_M_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_CL_CSC_DISC_CFG_CSC_PORT_MASK(x) (x)


/* ANA_CL_CSC_DISC_CFG1  t_sz:1 ga:16384, gw:4, ra:1, gc:4096, rc:1  */
#define VTSS_ANA_CL_CSC_DISC_CFG1(gi) FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,1U,4096U,1U)

#define VTSS_F_ANA_CL_CSC_DISC_CFG1_CSC_PORT_MASK1(x) (x)
#define VTSS_M_ANA_CL_CSC_DISC_CFG1_CSC_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_CL_CSC_DISC_CFG1_CSC_PORT_MASK1(x) (x)


/* ANA_CL_CSC_DISC_CFG2  t_sz:1 ga:16384, gw:4, ra:2, gc:4096, rc:1  */
#define VTSS_ANA_CL_CSC_DISC_CFG2(gi) FA_REG(VTSS_TO_ANA_CL,16384U,gi,4U,0U,2U,4096U,1U)

#define VTSS_F_ANA_CL_CSC_DISC_CFG2_CSC_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CSC_DISC_CFG2_CSC_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CSC_DISC_CFG2_CSC_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_FILTER_STICKY  t_sz:1 ga:41951, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_STACKING_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_BAD_MACS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY  t_sz:1 ga:41951, gw:12, ra:1, gc:1, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY(ri) FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_REQUIRED_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_CTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_PRIO_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_FILTER_STAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY  t_sz:1 ga:41951, gw:12, ra:4, gc:1, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_REQUIRED_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_FILTER_ETAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY  t_sz:1 ga:41951, gw:12, ra:5, gc:1, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY  FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_CSC_CONV_ID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_QOS_REWR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_DSCP_TRANSLATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_PORT_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_PORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_STACK_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_STACK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_VID_TAG_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_VID_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_PCP_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DEFAULT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_QOS_STACK_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY  t_sz:1 ga:41951, gw:12, ra:6, gc:1, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY    FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_CAPTURE_TPID_DIS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_VSTAX2_TTL_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_VRAP_STICKY     VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_VRAP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IGMP_STICKY     VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_IGMP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_AG_STICKY       VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_AG_STICKY(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_BPDU_STICKY     VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_BPDU_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_GXRP_STICKY     VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_GXRP_STICKY(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP4_MC_CTRL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MLD_STICKY      VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MLD_STICKY(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_ICMP_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_IP6_HOP_BY_HOP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_ADV_CL_MPLS_STICKY  t_sz:1 ga:41951, gw:12, ra:7, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_MPLS_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SEGMENT_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSVD_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_PROFILE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_IP_TRAFFIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_G8113_1_NON_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_DEF_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_MEP_OAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_POP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_SWAP_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_RSV_XTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_NO_HW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_LSP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_MIP_SEGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_VCC4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TERM_PW_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_TOO_FEW_VLD_LABELS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_MPLS_STICKY_ADV_CL_MPLS_USE_TC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ADV_CL_STICKY  t_sz:1 ga:41951, gw:12, ra:8, gc:1, rc:1  */
#define VTSS_ANA_CL_ADV_CL_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAX_W16_OFFSET_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_WAS_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_COSID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DSCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_QOS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_DEI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_PCP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_XVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GVID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_PUSHCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_VLAN_POPCNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_TPID_SEL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX0_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MAP_TBL_IDX1_UPDATED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_ISDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_MASQ_INJ_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_GENERIC_IDX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_KEY_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_ETH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_MPLS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_TYPE_CW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_NORMALIZE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ADV_CL_STICKY_ADV_CL_NXT_OFFSET_TOO_BIG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_MIP_STICKY  t_sz:1 ga:41951, gw:12, ra:9, gc:1, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY    FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY  t_sz:1 ga:41951, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP_OPTIONS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_LEN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_IP4_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY  t_sz:1 ga:41951, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY FA_REG(VTSS_TO_ANA_CL,41951U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_VLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_GRE_CHKSUM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_FILTER_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:0, gc:4, rc:1  */
#define VTSS_ANA_CL_FILTER_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,0U,4U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_STACKING_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_FILTER_STICKY_MASK_BAD_MACS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_VLAN_FILTER_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:1, gc:4, rc:3  */
#define VTSS_ANA_CL_VLAN_FILTER_STICKY_MASK(gi,ri) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,ri,1U,4U,3U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_REQUIRED_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_CTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_PRIO_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_VLAN_FILTER_STICKY_MASK_FILTER_STAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_ETAG_FILTER_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:4, gc:4, rc:1  */
#define VTSS_ANA_CL_ETAG_FILTER_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,4U,4U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_REQUIRED_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_ETAG_FILTER_STICKY_MASK_FILTER_ETAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CLASS_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:5, gc:4, rc:1  */
#define VTSS_ANA_CL_CLASS_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,5U,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PRIO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_CSC_CONV_ID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_QOS_REWR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_DSCP_TRANSLATE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_PORT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_STACK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_VID_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_PCP_DEI_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DEFAULT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_DSCP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_CLASS_STICKY_MASK_QOS_STACK_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_CAT_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:6, gc:4, rc:1  */
#define VTSS_ANA_CL_CAT_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,6U,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK    VTSS_BIT(20U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_CAPTURE_TPID_DIS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VSTAX2_TTL_ZERO_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_VRAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IGMP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_AG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_BPDU_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_GXRP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP4_MC_CTRL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_MLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_ICMP_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_CAT_STICKY_MASK_IP6_HOP_BY_HOP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* ANA_CL_MIP_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:7, gc:4, rc:1  */
#define VTSS_ANA_CL_MIP_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,7U,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_MEL_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_DA_CHK_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_GENERIC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_RAPS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LTM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_LBM_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_MIP_STICKY_MASK_MIP_CCM_COPY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_IP_HDR_CHK_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:8, gc:4, rc:1  */
#define VTSS_ANA_CL_IP_HDR_CHK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,8U,4U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP_OPTIONS_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_FRAGMENT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_LEN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_IP_HDR_CHK_STICKY_MASK_IP4_CHKSUM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_CL_GRE_HDR_CHK_STICKY_MASK  t_sz:1 ga:41963, gw:10, ra:9, gc:4, rc:1  */
#define VTSS_ANA_CL_GRE_HDR_CHK_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_CL,41963U,gi,10U,0U,9U,4U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_VLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_CL_GRE_HDR_CHK_STICKY_MASK_GRE_CHKSUM_ERR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FWD_CFG  t_sz:1 ga:141506, gw:175, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_FWD_CFG       FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_ANA_L2_FWD_CFG_MAC_TBL_SPLIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_FWD_CFG_PORT_DEFAULT_BDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FWD_CFG_QUEUE_DEFAULT_SDLB_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FWD_CFG_ISDX_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_QU        VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_QU(x)     VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_LOOPBACK_ENA       VTSS_BIT(7U)
#define VTSS_X_ANA_L2_FWD_CFG_LOOPBACK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_FWD_CFG_CPU_DMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FILTER_MODE_SEL    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_FWD_CFG_FILTER_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_IGNORE_VLAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_FWD_CFG_FLOOD_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FWD_CFG_FWD_ENA            VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FWD_CFG_FWD_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_CFG  t_sz:1 ga:141506, gw:175, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_CFG       FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_LRN_SKIP_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_LRN_CFG_IGNORE_MCIDX_PORTMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_FID_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_LRN_CFG_AGED_BEFORE_NONAGED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_SIZE           VTSS_BIT(17U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_SIZE(x)        VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_LRN_CFG_VSTAX_BASIC_LRN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_LRN_CFG_LRN_MOVE_CAM_ENTRY_BACK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_LRN_CFG_AUTO_LRN_REPLACE_DIS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_USE_MAC_CAM_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_ISDX_LIMIT_QU(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_LRN_QU         VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_LRN_QU(x)      VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_AGE_LOCKED_ENA     VTSS_BIT(3U)
#define VTSS_X_ANA_L2_LRN_CFG_AGE_LOCKED_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_LRN_CFG_LOCKED_PORTMOVE_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_CFG_CPU_SMAC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_OTHER_CTRL  t_sz:1 ga:141506, gw:175, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_OTHER_CTRL FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FILTER_OTHER_CTRL_FILTER_REMOTE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FILTER_LOCAL_CTRL  t_sz:1 ga:141506, gw:175, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_LOCAL_CTRL FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) (x)
#define VTSS_M_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA    0xffffffffU
#define VTSS_X_ANA_L2_FILTER_LOCAL_CTRL_FILTER_FRONTPORT_ENA(x) (x)


/* ANA_L2_FILTER_LOCAL_CTRL1  t_sz:1 ga:141506, gw:175, ra:4, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_LOCAL_CTRL1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_LOCAL_CTRL1_FILTER_FRONTPORT_ENA1(x) (x)
#define VTSS_M_ANA_L2_FILTER_LOCAL_CTRL1_FILTER_FRONTPORT_ENA1    0xffffffffU
#define VTSS_X_ANA_L2_FILTER_LOCAL_CTRL1_FILTER_FRONTPORT_ENA1(x) (x)


/* ANA_L2_FILTER_LOCAL_CTRL2  t_sz:1 ga:141506, gw:175, ra:5, gc:1, rc:1  */
#define VTSS_ANA_L2_FILTER_LOCAL_CTRL2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_L2_FILTER_LOCAL_CTRL2_FILTER_FRONTPORT_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_FILTER_LOCAL_CTRL2_FILTER_FRONTPORT_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_FILTER_LOCAL_CTRL2_FILTER_FRONTPORT_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_AUTO_LRN_CFG  t_sz:1 ga:141506, gw:175, ra:6, gc:1, rc:1  */
#define VTSS_ANA_L2_AUTO_LRN_CFG  FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) (x)
#define VTSS_M_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA    0xffffffffU
#define VTSS_X_ANA_L2_AUTO_LRN_CFG_AUTO_LRN_ENA(x) (x)


/* ANA_L2_AUTO_LRN_CFG1  t_sz:1 ga:141506, gw:175, ra:7, gc:1, rc:1  */
#define VTSS_ANA_L2_AUTO_LRN_CFG1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_L2_AUTO_LRN_CFG1_AUTO_LRN_ENA1(x) (x)
#define VTSS_M_ANA_L2_AUTO_LRN_CFG1_AUTO_LRN_ENA1    0xffffffffU
#define VTSS_X_ANA_L2_AUTO_LRN_CFG1_AUTO_LRN_ENA1(x) (x)


/* ANA_L2_AUTO_LRN_CFG2  t_sz:1 ga:141506, gw:175, ra:8, gc:1, rc:1  */
#define VTSS_ANA_L2_AUTO_LRN_CFG2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_AUTO_LRN_CFG2_AUTO_LRN_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_SECUR_CFG  t_sz:1 ga:141506, gw:175, ra:9, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_CFG FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_CFG_DROP_UNKNOWN_SRC_ENA(x) (x)


/* ANA_L2_LRN_SECUR_CFG1  t_sz:1 ga:141506, gw:175, ra:10, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_CFG1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_CFG1_DROP_UNKNOWN_SRC_ENA1(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_CFG1_DROP_UNKNOWN_SRC_ENA1    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_CFG1_DROP_UNKNOWN_SRC_ENA1(x) (x)


/* ANA_L2_LRN_SECUR_CFG2  t_sz:1 ga:141506, gw:175, ra:11, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_CFG2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_CFG2_DROP_UNKNOWN_SRC_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_SECUR_CFG2_DROP_UNKNOWN_SRC_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_SECUR_CFG2_DROP_UNKNOWN_SRC_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_SECUR_LOCKED_CFG  t_sz:1 ga:141506, gw:175, ra:12, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_CFG FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_CFG_DROP_MOVED_LOCKED_ENA(x) (x)


/* ANA_L2_LRN_SECUR_LOCKED_CFG1  t_sz:1 ga:141506, gw:175, ra:13, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_CFG1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_CFG1_DROP_MOVED_LOCKED_ENA1(x) (x)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_CFG1_DROP_MOVED_LOCKED_ENA1    0xffffffffU
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_CFG1_DROP_MOVED_LOCKED_ENA1(x) (x)


/* ANA_L2_LRN_SECUR_LOCKED_CFG2  t_sz:1 ga:141506, gw:175, ra:14, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_SECUR_LOCKED_CFG2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_L2_LRN_SECUR_LOCKED_CFG2_DROP_MOVED_LOCKED_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_SECUR_LOCKED_CFG2_DROP_MOVED_LOCKED_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_SECUR_LOCKED_CFG2_DROP_MOVED_LOCKED_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_LRN_COPY_CFG  t_sz:1 ga:141506, gw:175, ra:15, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_COPY_CFG  FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) (x)
#define VTSS_M_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA    0xffffffffU
#define VTSS_X_ANA_L2_LRN_COPY_CFG_CPU_LRN_COPY_ENA(x) (x)


/* ANA_L2_LRN_COPY_CFG1  t_sz:1 ga:141506, gw:175, ra:16, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_COPY_CFG1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_L2_LRN_COPY_CFG1_CPU_LRN_COPY_ENA1(x) (x)
#define VTSS_M_ANA_L2_LRN_COPY_CFG1_CPU_LRN_COPY_ENA1    0xffffffffU
#define VTSS_X_ANA_L2_LRN_COPY_CFG1_CPU_LRN_COPY_ENA1(x) (x)


/* ANA_L2_LRN_COPY_CFG2  t_sz:1 ga:141506, gw:175, ra:17, gc:1, rc:1  */
#define VTSS_ANA_L2_LRN_COPY_CFG2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_L2_LRN_COPY_CFG2_CPU_LRN_COPY_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_LRN_COPY_CFG2_CPU_LRN_COPY_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_LRN_COPY_CFG2_CPU_LRN_COPY_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_PORT_DLB_CFG  t_sz:1 ga:141506, gw:175, ra:18, gc:1, rc:65  */
#define VTSS_ANA_L2_PORT_DLB_CFG(ri) FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,ri,18U,1U,65U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,10U,13U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX    VTSS_ENCODE_BITMASK(10U,13U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_QUEUE_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,10U,13U)

#define VTSS_F_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L2_PORT_DLB_CFG_PORT_DLB_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L2_PORT_ISDX_LIMIT_CFG  t_sz:1 ga:141506, gw:175, ra:83, gc:1, rc:65  */
#define VTSS_ANA_L2_PORT_ISDX_LIMIT_CFG(ri) FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,ri,83U,1U,65U)

#define VTSS_F_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L2_PORT_ISDX_LIMIT_CFG_PORT_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L2_SCAN_FID_CTRL  t_sz:1 ga:141506, gw:175, ra:148, gc:1, rc:1  */
#define VTSS_ANA_L2_SCAN_FID_CTRL FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,148U,1U,1U)

#define VTSS_F_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_SCAN_FID_CTRL_SCAN_FID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_SCAN_FID_CFG  t_sz:1 ga:141506, gw:175, ra:149, gc:1, rc:16  */
#define VTSS_ANA_L2_SCAN_FID_CFG(ri) FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,ri,149U,1U,16U)

#define VTSS_F_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_SCAN_FID_CFG_SCAN_FID_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L2_MOVELOG_STICKY  t_sz:1 ga:141506, gw:175, ra:165, gc:1, rc:1  */
#define VTSS_ANA_L2_MOVELOG_STICKY FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,165U,1U,1U)

#define VTSS_F_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) (x)
#define VTSS_M_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY    0xffffffffU
#define VTSS_X_ANA_L2_MOVELOG_STICKY_PORTMOVE_LOG_STICKY(x) (x)


/* ANA_L2_MOVELOG_STICKY1  t_sz:1 ga:141506, gw:175, ra:166, gc:1, rc:1  */
#define VTSS_ANA_L2_MOVELOG_STICKY1 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,166U,1U,1U)

#define VTSS_F_ANA_L2_MOVELOG_STICKY1_PORTMOVE_LOG_STICKY1(x) (x)
#define VTSS_M_ANA_L2_MOVELOG_STICKY1_PORTMOVE_LOG_STICKY1    0xffffffffU
#define VTSS_X_ANA_L2_MOVELOG_STICKY1_PORTMOVE_LOG_STICKY1(x) (x)


/* ANA_L2_MOVELOG_STICKY2  t_sz:1 ga:141506, gw:175, ra:167, gc:1, rc:1  */
#define VTSS_ANA_L2_MOVELOG_STICKY2 FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,167U,1U,1U)

#define VTSS_F_ANA_L2_MOVELOG_STICKY2_PORTMOVE_LOG_STICKY2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_MOVELOG_STICKY2_PORTMOVE_LOG_STICKY2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_MOVELOG_STICKY2_PORTMOVE_LOG_STICKY2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_OWN_UPSID  t_sz:1 ga:141506, gw:175, ra:168, gc:1, rc:3  */
#define VTSS_ANA_L2_OWN_UPSID(ri) FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,ri,168U,1U,3U)

#define VTSS_F_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L2_OWN_UPSID_OWN_UPSID        VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L2_OWN_UPSID_OWN_UPSID(x)     VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L2_VSTAX_CTRL  t_sz:1 ga:141506, gw:175, ra:171, gc:1, rc:1  */
#define VTSS_ANA_L2_VSTAX_CTRL    FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,171U,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_NXT_LRN_ALL_RT_ACL_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA    VTSS_BIT(24U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_ACL_RT_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_CPU_VSTAX_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_UNEXP_DST_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NXT_LRN_ALL_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_REFRESH_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_STACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_MOVE_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LCPU_CP_NEW_FRONT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_UNEXP_FLOOD_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_REFRESH_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_MOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_VSTAX_CTRL_VSTAX2_LRN_ALL_NEW_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR  t_sz:1 ga:141506, gw:175, ra:172, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR          FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,172U,1U,1U)

#define VTSS_F_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IP6PFX_VCAP_INTR      VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IP6PFX_VCAP_INTR(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_SUPER_VCAP_INTR       VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_SUPER_VCAP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_LRN_ACCESS_COMPLETE_INTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_VCAP_S2_INTR          VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_VCAP_S2_INTR(x)       VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_PORT_LRN_LIMIT_INTR    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_PORT_LRN_LIMIT_INTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_FID_LIMIT_INTR        VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_FID_LIMIT_INTR(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ISDX_LIMIT_INTR       VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ISDX_LIMIT_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_ENA  t_sz:1 ga:141506, gw:175, ra:173, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_ENA      FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,173U,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_ENA_IP6PFX_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_ENA_SUPER_VCAP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_ENA_LRN_ACCESS_COMPLETE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_ENA_VCAP_S2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_ENA_PORT_LRN_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_ENA_FID_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_ENA_ISDX_LIMIT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_INTR_IDENT  t_sz:1 ga:141506, gw:175, ra:174, gc:1, rc:1  */
#define VTSS_ANA_L2_INTR_IDENT    FA_REG(VTSS_TO_ANA_L2,141506U,0U,0U,0U,174U,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_INTR_IDENT_IP6PFX_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_INTR_IDENT_SUPER_VCAP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_INTR_IDENT_LRN_ACCESS_COMPLETE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_INTR_IDENT_VCAP_S2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_INTR_IDENT_PORT_LRN_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_INTR_IDENT_FID_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_INTR_IDENT_ISDX_LIMIT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_FID_LIMIT_STATUS  t_sz:1 ga:131072, gw:2, ra:0, gc:5120, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,0U,5120U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_FID_LIMIT_STATUS_FID_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_FID_LIMIT_CTRL  t_sz:1 ga:131072, gw:2, ra:1, gc:5120, rc:1  */
#define VTSS_ANA_L2_FID_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,131072U,gi,2U,0U,1U,5120U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_FID_LIMIT_CTRL_FID_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_ISDX_LIMIT_STATUS  t_sz:1 ga:143360, gw:2, ra:0, gc:1536, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,0U,1536U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_STATUS_ISDX_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_ISDX_LIMIT_CTRL  t_sz:1 ga:143360, gw:2, ra:1, gc:1536, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,143360U,gi,2U,0U,1U,1536U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CTRL_ISDX_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_PORT_LIMIT_STATUS  t_sz:1 ga:141312, gw:2, ra:0, gc:97, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_STATUS(gi) FA_REG(VTSS_TO_ANA_L2,141312U,gi,2U,0U,0U,97U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L2_PORT_LIMIT_STATUS_PORT_LRN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L2_PORT_LIMIT_CTRL  t_sz:1 ga:141312, gw:2, ra:1, gc:97, rc:1  */
#define VTSS_ANA_L2_PORT_LIMIT_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,141312U,gi,2U,0U,1U,97U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_IRQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LIMIT_EXCEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ANA_L2_PORT_LIMIT_CTRL_PORT_LRN_CNT_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ANA_L2_SERVICE_CTRL  t_sz:1 ga:0, gw:32, ra:0, gc:4096, rc:1  */
#define VTSS_ANA_L2_SERVICE_CTRL(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,0U,4096U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA    VTSS_BIT(26U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_LPORT_REMOVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA    VTSS_BIT(25U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_PORT_MASK_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_VAL      VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS    VTSS_BIT(20U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_SRC_MASK_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_AGGR_REPLACE_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_CDA_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_ISDX_BASED_SRC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_TYPE      VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_TYPE(x)   VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L2_SERVICE_CTRL_FWD_ADDR      VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L2_SERVICE_CTRL_FWD_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L2_PORT_MASK_CFG  t_sz:1 ga:0, gw:32, ra:1, gc:4096, rc:1  */
#define VTSS_ANA_L2_PORT_MASK_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,1U,4096U,1U)

#define VTSS_F_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) (x)
#define VTSS_M_ANA_L2_PORT_MASK_CFG_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_L2_PORT_MASK_CFG_PORT_MASK(x) (x)


/* ANA_L2_PORT_MASK_CFG1  t_sz:1 ga:0, gw:32, ra:2, gc:4096, rc:1  */
#define VTSS_ANA_L2_PORT_MASK_CFG1(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,2U,4096U,1U)

#define VTSS_F_ANA_L2_PORT_MASK_CFG1_PORT_MASK1(x) (x)
#define VTSS_M_ANA_L2_PORT_MASK_CFG1_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_L2_PORT_MASK_CFG1_PORT_MASK1(x) (x)


/* ANA_L2_PORT_MASK_CFG2  t_sz:1 ga:0, gw:32, ra:3, gc:4096, rc:1  */
#define VTSS_ANA_L2_PORT_MASK_CFG2(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,3U,4096U,1U)

#define VTSS_F_ANA_L2_PORT_MASK_CFG2_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_PORT_MASK_CFG2_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_PORT_MASK_CFG2_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_QGRP_CFG  t_sz:1 ga:0, gw:32, ra:4, gc:4096, rc:1  */
#define VTSS_ANA_L2_QGRP_CFG(gi)  FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,4U,4096U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_ENA          VTSS_BIT(12U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,2U,10U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(2U,10U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,2U,10U)

#define VTSS_F_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ANA_L2_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* ANA_L2_MISC_CFG  t_sz:1 ga:0, gw:32, ra:5, gc:4096, rc:1  */
#define VTSS_ANA_L2_MISC_CFG(gi)  FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,5U,4096U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_CT_DIS            VTSS_BIT(26U)
#define VTSS_X_ANA_L2_MISC_CFG_CT_DIS(x)         VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_RSDX_DIS          VTSS_BIT(25U)
#define VTSS_X_ANA_L2_MISC_CFG_RSDX_DIS(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_ANA_L2_MISC_CFG_PIPELINE_PT       VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_ANA_L2_MISC_CFG_PIPELINE_PT(x)    VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_ENA       VTSS_BIT(20U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_ENA(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_ENCODE_BITFIELD(x,10U,10U)
#define VTSS_M_ANA_L2_MISC_CFG_BUM_SLB_IDX       VTSS_ENCODE_BITMASK(10U,10U)
#define VTSS_X_ANA_L2_MISC_CFG_BUM_SLB_IDX(x)    VTSS_EXTRACT_BITFIELD(x,10U,10U)

#define VTSS_F_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L2_MISC_CFG_BDLB_IDX          VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L2_MISC_CFG_BDLB_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L2_DLB_COS_CFG  t_sz:1 ga:0, gw:32, ra:6, gc:4096, rc:8  */
#define VTSS_ANA_L2_DLB_COS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,6U,4096U,8U)

#define VTSS_F_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_DLB_COS_CFG_DLB_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_DLB_CFG  t_sz:1 ga:0, gw:32, ra:14, gc:4096, rc:1  */
#define VTSS_ANA_L2_DLB_CFG(gi)   FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,14U,4096U,1U)

#define VTSS_F_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_DLB_CFG_DLB_IDX            VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_DLB_CFG_DLB_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L2_ISDX_BASE_CFG  t_sz:1 ga:0, gw:32, ra:15, gc:4096, rc:1  */
#define VTSS_ANA_L2_ISDX_BASE_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,15U,4096U,1U)

#define VTSS_F_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L2_ISDX_BASE_CFG_ISDX_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L2_ISDX_COS_CFG  t_sz:1 ga:0, gw:32, ra:16, gc:4096, rc:8  */
#define VTSS_ANA_L2_ISDX_COS_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,ri,16U,4096U,8U)

#define VTSS_F_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L2_ISDX_COS_CFG_ISDX_COS_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L2_ISDX_LIMIT_CFG  t_sz:1 ga:0, gw:32, ra:24, gc:4096, rc:1  */
#define VTSS_ANA_L2_ISDX_LIMIT_CFG(gi) FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,24U,4096U,1U)

#define VTSS_F_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L2_ISDX_LIMIT_CFG_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L2_TSN_CFG  t_sz:1 ga:0, gw:32, ra:25, gc:4096, rc:1  */
#define VTSS_ANA_L2_TSN_CFG(gi)   FA_REG(VTSS_TO_ANA_L2,0U,gi,32U,0U,25U,4096U,1U)

#define VTSS_F_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L2_TSN_CFG_TSN_SFID           VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L2_TSN_CFG_TSN_SFID(x)        VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L2_STICKY  t_sz:1 ga:141681, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L2_STICKY        FA_REG(VTSS_TO_ANA_L2,141681U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_AUTO_LRN_RATE_EXCEED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_KILL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_VLAN_IGNORE_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_VLAN_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_SRC_IGNORE_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_SRC_IGNORE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_REMOTE_TO_REMOTE_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_GLOBAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_GLOBAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_LOCAL_TO_LOCAL_PORTMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_FLOOD_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_FWD_FLOOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_FWD_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_DROP_UNKNOWN_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_KNOWN_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_LEARN_KNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_LEARN_UNKNOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L2_STICKY_MASK  t_sz:1 ga:141682, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L2_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L2,141682U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L2_STICKY_MASK_AUTO_LRN_RATE_EXCEED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_KILL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L2_STICKY_MASK_VLAN_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L2_STICKY_MASK_SRC_IGNORE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L2_STICKY_MASK_REMOTE_TO_REMOTE_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L2_STICKY_MASK_GLOBAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_GLOBAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L2_STICKY_MASK_LOCAL_TO_LOCAL_PORTMOVE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_FLOOD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L2_STICKY_MASK_FWD_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L2_STICKY_MASK_DROP_UNKNOWN_SRC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_KNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L2_STICKY_MASK_LEARN_UNKNOWN_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_MISC_CTRL  t_sz:1 ga:123408, gw:46, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_MISC_CTRL     FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_MISC_CTRL_AC_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_MISC_CTRL_AC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_CTRL  t_sz:1 ga:123408, gw:46, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_CTRL     FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CTRL_VLAN_ENA         VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CTRL_VLAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_UC_ENA  t_sz:1 ga:123408, gw:46, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_UC_ENA     FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     (x)
#define VTSS_M_ANA_L3_L3_UC_ENA_L3_UC_ENA        0xffffffffU
#define VTSS_X_ANA_L3_L3_UC_ENA_L3_UC_ENA(x)     (x)


/* ANA_L3_L3_UC_ENA1  t_sz:1 ga:123408, gw:46, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_UC_ENA1    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L3_L3_UC_ENA1_L3_UC_ENA1(x)   (x)
#define VTSS_M_ANA_L3_L3_UC_ENA1_L3_UC_ENA1      0xffffffffU
#define VTSS_X_ANA_L3_L3_UC_ENA1_L3_UC_ENA1(x)   (x)


/* ANA_L3_L3_UC_ENA2  t_sz:1 ga:123408, gw:46, ra:4, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_UC_ENA2    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_L3_L3_UC_ENA2_L3_UC_ENA2(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_UC_ENA2_L3_UC_ENA2      VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_UC_ENA2_L3_UC_ENA2(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_MC_ENA  t_sz:1 ga:123408, gw:46, ra:5, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_MC_ENA     FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     (x)
#define VTSS_M_ANA_L3_L3_MC_ENA_L3_MC_ENA        0xffffffffU
#define VTSS_X_ANA_L3_L3_MC_ENA_L3_MC_ENA(x)     (x)


/* ANA_L3_L3_MC_ENA1  t_sz:1 ga:123408, gw:46, ra:6, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_MC_ENA1    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_L3_L3_MC_ENA1_L3_MC_ENA1(x)   (x)
#define VTSS_M_ANA_L3_L3_MC_ENA1_L3_MC_ENA1      0xffffffffU
#define VTSS_X_ANA_L3_L3_MC_ENA1_L3_MC_ENA1(x)   (x)


/* ANA_L3_L3_MC_ENA2  t_sz:1 ga:123408, gw:46, ra:7, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_MC_ENA2    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_L3_L3_MC_ENA2_L3_MC_ENA2(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_MC_ENA2_L3_MC_ENA2      VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_MC_ENA2_L3_MC_ENA2(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_SKIP_RLEG_DMAC_CHK  t_sz:1 ga:123408, gw:46, ra:8, gc:1, rc:1  */
#define VTSS_ANA_L3_SKIP_RLEG_DMAC_CHK FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) (x)
#define VTSS_M_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK    0xffffffffU
#define VTSS_X_ANA_L3_SKIP_RLEG_DMAC_CHK_SKIP_RLEG_DMAC_CHK(x) (x)


/* ANA_L3_SKIP_RLEG_DMAC_CHK1  t_sz:1 ga:123408, gw:46, ra:9, gc:1, rc:1  */
#define VTSS_ANA_L3_SKIP_RLEG_DMAC_CHK1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_L3_SKIP_RLEG_DMAC_CHK1_SKIP_RLEG_DMAC_CHK1(x) (x)
#define VTSS_M_ANA_L3_SKIP_RLEG_DMAC_CHK1_SKIP_RLEG_DMAC_CHK1    0xffffffffU
#define VTSS_X_ANA_L3_SKIP_RLEG_DMAC_CHK1_SKIP_RLEG_DMAC_CHK1(x) (x)


/* ANA_L3_SKIP_RLEG_DMAC_CHK2  t_sz:1 ga:123408, gw:46, ra:10, gc:1, rc:1  */
#define VTSS_ANA_L3_SKIP_RLEG_DMAC_CHK2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_L3_SKIP_RLEG_DMAC_CHK2_SKIP_RLEG_DMAC_CHK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SKIP_RLEG_DMAC_CHK2_SKIP_RLEG_DMAC_CHK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SKIP_RLEG_DMAC_CHK2_SKIP_RLEG_DMAC_CHK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_PORT_FWD_CTRL  t_sz:1 ga:123408, gw:46, ra:11, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_FWD_CTRL FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) (x)
#define VTSS_M_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA    0xffffffffU
#define VTSS_X_ANA_L3_PORT_FWD_CTRL_PORT_FWD_ENA(x) (x)


/* ANA_L3_PORT_FWD_CTRL1  t_sz:1 ga:123408, gw:46, ra:12, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_FWD_CTRL1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_L3_PORT_FWD_CTRL1_PORT_FWD_ENA1(x) (x)
#define VTSS_M_ANA_L3_PORT_FWD_CTRL1_PORT_FWD_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_PORT_FWD_CTRL1_PORT_FWD_ENA1(x) (x)


/* ANA_L3_PORT_FWD_CTRL2  t_sz:1 ga:123408, gw:46, ra:13, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_FWD_CTRL2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_L3_PORT_FWD_CTRL2_PORT_FWD_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_PORT_FWD_CTRL2_PORT_FWD_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_PORT_FWD_CTRL2_PORT_FWD_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_PORT_LRN_CTRL  t_sz:1 ga:123408, gw:46, ra:14, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_LRN_CTRL FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) (x)
#define VTSS_M_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA    0xffffffffU
#define VTSS_X_ANA_L3_PORT_LRN_CTRL_PORT_LRN_ENA(x) (x)


/* ANA_L3_PORT_LRN_CTRL1  t_sz:1 ga:123408, gw:46, ra:15, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_LRN_CTRL1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_L3_PORT_LRN_CTRL1_PORT_LRN_ENA1(x) (x)
#define VTSS_M_ANA_L3_PORT_LRN_CTRL1_PORT_LRN_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_PORT_LRN_CTRL1_PORT_LRN_ENA1(x) (x)


/* ANA_L3_PORT_LRN_CTRL2  t_sz:1 ga:123408, gw:46, ra:16, gc:1, rc:1  */
#define VTSS_ANA_L3_PORT_LRN_CTRL2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_L3_PORT_LRN_CTRL2_PORT_LRN_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_PORT_LRN_CTRL2_PORT_LRN_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_PORT_LRN_CTRL2_PORT_LRN_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_FILTER_CTRL  t_sz:1 ga:123408, gw:46, ra:17, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_FILTER_CTRL FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) (x)
#define VTSS_M_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_FILTER_CTRL_VLAN_IGR_FILTER_ENA(x) (x)


/* ANA_L3_VLAN_FILTER_CTRL1  t_sz:1 ga:123408, gw:46, ra:18, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_FILTER_CTRL1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_FILTER_CTRL1_VLAN_IGR_FILTER_ENA1(x) (x)
#define VTSS_M_ANA_L3_VLAN_FILTER_CTRL1_VLAN_IGR_FILTER_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_FILTER_CTRL1_VLAN_IGR_FILTER_ENA1(x) (x)


/* ANA_L3_VLAN_FILTER_CTRL2  t_sz:1 ga:123408, gw:46, ra:19, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_FILTER_CTRL2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_FILTER_CTRL2_VLAN_IGR_FILTER_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_FILTER_CTRL2_VLAN_IGR_FILTER_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_FILTER_CTRL2_VLAN_IGR_FILTER_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_ISOLATED_CFG  t_sz:1 ga:123408, gw:46, ra:20, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_ISOLATED_CFG FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_ISOLATED_CFG_VLAN_ISOLATED_MASK(x) (x)


/* ANA_L3_VLAN_ISOLATED_CFG1  t_sz:1 ga:123408, gw:46, ra:21, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_ISOLATED_CFG1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_ISOLATED_CFG1_VLAN_ISOLATED_MASK1(x) (x)
#define VTSS_M_ANA_L3_VLAN_ISOLATED_CFG1_VLAN_ISOLATED_MASK1    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_ISOLATED_CFG1_VLAN_ISOLATED_MASK1(x) (x)


/* ANA_L3_VLAN_ISOLATED_CFG2  t_sz:1 ga:123408, gw:46, ra:22, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_ISOLATED_CFG2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_ISOLATED_CFG2_VLAN_ISOLATED_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_ISOLATED_CFG2_VLAN_ISOLATED_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_ISOLATED_CFG2_VLAN_ISOLATED_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_COMMUNITY_CFG  t_sz:1 ga:123408, gw:46, ra:23, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_COMMUNITY_CFG FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_COMMUNITY_CFG_VLAN_COMMUNITY_MASK(x) (x)


/* ANA_L3_VLAN_COMMUNITY_CFG1  t_sz:1 ga:123408, gw:46, ra:24, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_COMMUNITY_CFG1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_COMMUNITY_CFG1_VLAN_COMMUNITY_MASK1(x) (x)
#define VTSS_M_ANA_L3_VLAN_COMMUNITY_CFG1_VLAN_COMMUNITY_MASK1    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_COMMUNITY_CFG1_VLAN_COMMUNITY_MASK1(x) (x)


/* ANA_L3_VLAN_COMMUNITY_CFG2  t_sz:1 ga:123408, gw:46, ra:25, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_COMMUNITY_CFG2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_COMMUNITY_CFG2_VLAN_COMMUNITY_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_COMMUNITY_CFG2_VLAN_COMMUNITY_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_COMMUNITY_CFG2_VLAN_COMMUNITY_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUTING_CFG  t_sz:1 ga:123408, gw:46, ra:26, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG   FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_L3_ENA_MODE    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_ROUTING_CFG_L3_ENA_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_MC_DIP_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RT_SMAC_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_NONIP_UC_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_LEN_REDIR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_L2_BC_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP6_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUTING_CFG_RLEG_IP4_SIP_RPF_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_DIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_SIP_ADDR_VIOLATION_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_RLEG_IP_HDR_FAIL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP6_HOPBYHOP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG_CPU_IP4_OPTIONS_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP6_HC_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG_IP4_TTL_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUTING_CFG2  t_sz:1 ga:123408, gw:46, ra:27, gc:1, rc:1  */
#define VTSS_ANA_L3_ROUTING_CFG2  FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP6_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_SIP_LOOKUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_IP4_DECAP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_SIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUTING_CFG2_DIP_IP6PFX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_RLEG_CFG_0  t_sz:1 ga:123408, gw:46, ra:28, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_0    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_0_RLEG_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_RLEG_CFG_1  t_sz:1 ga:123408, gw:46, ra:29, gc:1, rc:1  */
#define VTSS_ANA_L3_RLEG_CFG_1    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_RLEG_CFG_1_RLEG_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_CPU_QU_CFG  t_sz:1 ga:123408, gw:46, ra:30, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG    FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU     VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_QU(x)  VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_OPT_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_RLEG_IP_HDR_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_SIP_RPF_QU(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_LEN_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_MC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_UC_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG_CPU_IP_TTL_FAIL_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_CPU_QU_CFG2  t_sz:1 ga:123408, gw:46, ra:31, gc:1, rc:1  */
#define VTSS_ANA_L3_CPU_QU_CFG2   FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ANA_L3_CPU_QU_CFG2_CPU_IP_DECAP_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ANA_L3_VRRP_IP4_CFG_0  t_sz:1 ga:123408, gw:46, ra:32, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_0 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_0_VRRP_IP4_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* ANA_L3_VRRP_IP4_CFG_1  t_sz:1 ga:123408, gw:46, ra:33, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP4_CFG_1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP4_CFG_1_VRRP_IP4_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VRRP_IP6_CFG_0  t_sz:1 ga:123408, gw:46, ra:34, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_0 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_0_VRRP_IP6_BASE_MAC_MID(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ANA_L3_VRRP_IP6_CFG_1  t_sz:1 ga:123408, gw:46, ra:35, gc:1, rc:1  */
#define VTSS_ANA_L3_VRRP_IP6_CFG_1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_VRRP_IP6_CFG_1_VRRP_IP6_BASE_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_SIP_SECURE_ENA  t_sz:1 ga:123408, gw:46, ra:36, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_SECURE_ENA_SIP_CMP_ENA(x) (x)


/* ANA_L3_SIP_SECURE_ENA1  t_sz:1 ga:123408, gw:46, ra:37, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) (x)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_SIP_SECURE_ENA1_SIP_CMP_ENA1(x) (x)


/* ANA_L3_SIP_SECURE_ENA2  t_sz:1 ga:123408, gw:46, ra:38, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_SECURE_ENA2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_ANA_L3_SIP_SECURE_ENA2_SIP_CMP_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_L3_SIP_SECURE_ENA2_SIP_CMP_ENA2    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_L3_SIP_SECURE_ENA2_SIP_CMP_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_L3_DIP_SECURE_ENA  t_sz:1 ga:123408, gw:46, ra:39, gc:1, rc:1  */
#define VTSS_ANA_L3_DIP_SECURE_ENA FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) (x)
#define VTSS_M_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA    0xffffffffU
#define VTSS_X_ANA_L3_DIP_SECURE_ENA_DIP_CMP_ENA(x) (x)


/* ANA_L3_DIP_SECURE_ENA1  t_sz:1 ga:123408, gw:46, ra:40, gc:1, rc:1  */
#define VTSS_ANA_L3_DIP_SECURE_ENA1 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_ANA_L3_DIP_SECURE_ENA1_DIP_CMP_ENA1(x) (x)
#define VTSS_M_ANA_L3_DIP_SECURE_ENA1_DIP_CMP_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_DIP_SECURE_ENA1_DIP_CMP_ENA1(x) (x)


/* ANA_L3_DIP_SECURE_ENA2  t_sz:1 ga:123408, gw:46, ra:41, gc:1, rc:1  */
#define VTSS_ANA_L3_DIP_SECURE_ENA2 FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_ANA_L3_DIP_SECURE_ENA2_DIP_CMP_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_DIP_SECURE_ENA2_DIP_CMP_ENA2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_DIP_SECURE_ENA2_DIP_CMP_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_SIP_RPF_ENA  t_sz:1 ga:123408, gw:46, ra:42, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA   FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)
#define VTSS_M_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA    0xffffffffU
#define VTSS_X_ANA_L3_SIP_RPF_ENA_SIP_RPF_ENA(x) (x)


/* ANA_L3_SIP_RPF_ENA1  t_sz:1 ga:123408, gw:46, ra:43, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA1  FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) (x)
#define VTSS_M_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1    0xffffffffU
#define VTSS_X_ANA_L3_SIP_RPF_ENA1_SIP_RPF_ENA1(x) (x)


/* ANA_L3_SIP_RPF_ENA2  t_sz:1 ga:123408, gw:46, ra:44, gc:1, rc:1  */
#define VTSS_ANA_L3_SIP_RPF_ENA2  FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_ENA2_SIP_RPF_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_L3_SIP_RPF_ENA2_SIP_RPF_ENA2    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_L3_SIP_RPF_ENA2_SIP_RPF_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_L3_SERVICE_CFG  t_sz:1 ga:123408, gw:46, ra:45, gc:1, rc:1  */
#define VTSS_ANA_L3_SERVICE_CFG   FA_REG(VTSS_TO_ANA_L3,123408U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SERVICE_CFG_ISDX_FORCE_MC_EFID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_MISC  t_sz:1 ga:123520, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_MISC     FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_COMB_MASK_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_COMB_MASK_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_COMB_MASK_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_B_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_B_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_B_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_A_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_A_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_PORT_MASK_A_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_CTRL_BIT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_CTRL_BIT_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_CTRL_BIT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_CTRL_VAL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_CTRL_VAL_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_CTRL_VAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_TUPE_MISC_TUPE_START(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_MISC_TUPE_START       VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_MISC_TUPE_START(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_ADDR  t_sz:1 ga:123520, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_ADDR     FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_ADDR_TUPE_END_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_ANA_L3_TUPE_ADDR_TUPE_END_ADDR    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_ANA_L3_TUPE_ADDR_TUPE_END_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_ANA_L3_TUPE_ADDR_TUPE_START_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_ANA_L3_TUPE_ADDR_TUPE_START_ADDR    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_ANA_L3_TUPE_ADDR_TUPE_START_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* ANA_L3_TUPE_CMD_PORT_MASK_CLR  t_sz:1 ga:123520, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_CLR FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_CLR_TUPE_CMD_PORT_MASK_CLR(x) (x)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_CLR_TUPE_CMD_PORT_MASK_CLR    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_CLR_TUPE_CMD_PORT_MASK_CLR(x) (x)


/* ANA_L3_TUPE_CMD_PORT_MASK_CLR1  t_sz:1 ga:123520, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_CLR1 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_CLR1_TUPE_CMD_PORT_MASK_CLR1(x) (x)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_CLR1_TUPE_CMD_PORT_MASK_CLR1    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_CLR1_TUPE_CMD_PORT_MASK_CLR1(x) (x)


/* ANA_L3_TUPE_CMD_PORT_MASK_CLR2  t_sz:1 ga:123520, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_CLR2 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_CLR2_TUPE_CMD_PORT_MASK_CLR2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_CLR2_TUPE_CMD_PORT_MASK_CLR2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_CLR2_TUPE_CMD_PORT_MASK_CLR2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_CMD_PORT_MASK_SET  t_sz:1 ga:123520, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_SET FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_SET_TUPE_CMD_PORT_MASK_SET(x) (x)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_SET_TUPE_CMD_PORT_MASK_SET    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_SET_TUPE_CMD_PORT_MASK_SET(x) (x)


/* ANA_L3_TUPE_CMD_PORT_MASK_SET1  t_sz:1 ga:123520, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_SET1 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_SET1_TUPE_CMD_PORT_MASK_SET1(x) (x)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_SET1_TUPE_CMD_PORT_MASK_SET1    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_SET1_TUPE_CMD_PORT_MASK_SET1(x) (x)


/* ANA_L3_TUPE_CMD_PORT_MASK_SET2  t_sz:1 ga:123520, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CMD_PORT_MASK_SET2 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CMD_PORT_MASK_SET2_TUPE_CMD_PORT_MASK_SET2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_CMD_PORT_MASK_SET2_TUPE_CMD_PORT_MASK_SET2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_CMD_PORT_MASK_SET2_TUPE_CMD_PORT_MASK_SET2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_CTRL_VAL  t_sz:1 ga:123520, gw:17, ra:8, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL_VAL FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_VAL_TUPE_CTRL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_TUPE_CTRL_VAL_TUPE_CTRL_VAL    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_TUPE_CTRL_VAL_TUPE_CTRL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_TUPE_CTRL_VAL_MASK  t_sz:1 ga:123520, gw:17, ra:9, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL_VAL_MASK FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_VAL_MASK_TUPE_CTRL_VAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_TUPE_CTRL_VAL_MASK_TUPE_CTRL_VAL_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_TUPE_CTRL_VAL_MASK_TUPE_CTRL_VAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_TUPE_CTRL_BIT_MASK  t_sz:1 ga:123520, gw:17, ra:10, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL_BIT_MASK FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_BIT_MASK_TUPE_CTRL_BIT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_TUPE_CTRL_BIT_MASK_TUPE_CTRL_BIT_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_TUPE_CTRL_BIT_MASK_TUPE_CTRL_BIT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_TUPE_PORT_MASK_A  t_sz:1 ga:123520, gw:17, ra:11, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_A FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_A_TUPE_PORT_MASK_A(x) (x)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_A_TUPE_PORT_MASK_A    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_A_TUPE_PORT_MASK_A(x) (x)


/* ANA_L3_TUPE_PORT_MASK_A1  t_sz:1 ga:123520, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_A1 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_A1_TUPE_PORT_MASK_A1(x) (x)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_A1_TUPE_PORT_MASK_A1    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_A1_TUPE_PORT_MASK_A1(x) (x)


/* ANA_L3_TUPE_PORT_MASK_A2  t_sz:1 ga:123520, gw:17, ra:13, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_A2 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_A2_TUPE_PORT_MASK_A2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_A2_TUPE_PORT_MASK_A2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_A2_TUPE_PORT_MASK_A2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_PORT_MASK_B  t_sz:1 ga:123520, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_B FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_B_TUPE_PORT_MASK_B(x) (x)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_B_TUPE_PORT_MASK_B    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_B_TUPE_PORT_MASK_B(x) (x)


/* ANA_L3_TUPE_PORT_MASK_B1  t_sz:1 ga:123520, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_B1 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_B1_TUPE_PORT_MASK_B1(x) (x)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_B1_TUPE_PORT_MASK_B1    0xffffffffU
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_B1_TUPE_PORT_MASK_B1(x) (x)


/* ANA_L3_TUPE_PORT_MASK_B2  t_sz:1 ga:123520, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_ANA_L3_TUPE_PORT_MASK_B2 FA_REG(VTSS_TO_ANA_L3,123520U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_ANA_L3_TUPE_PORT_MASK_B2_TUPE_PORT_MASK_B2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_TUPE_PORT_MASK_B2_TUPE_PORT_MASK_B2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_TUPE_PORT_MASK_B2_TUPE_PORT_MASK_B2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VMID_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:5120, rc:1  */
#define VTSS_ANA_L3_VMID_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,0U,5120U,1U)

#define VTSS_F_ANA_L3_VMID_CFG_VMID(x)           VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ANA_L3_VMID_CFG_VMID              VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ANA_L3_VMID_CFG_VMID(x)           VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ANA_L3_BUM_CFG  t_sz:1 ga:0, gw:16, ra:1, gc:5120, rc:1  */
#define VTSS_ANA_L3_BUM_CFG(gi)   FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,1U,5120U,1U)

#define VTSS_F_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_BUM_CFG_BUM_SLB_IDX        VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_BUM_CFG_BUM_SLB_IDX(x)     VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_VLAN_CFG  t_sz:1 ga:0, gw:16, ra:2, gc:5120, rc:1  */
#define VTSS_ANA_L3_VLAN_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,2U,5120U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR     VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MSTP_PTR(x)  VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_ENCODE_BITFIELD(x,8U,13U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FID          VTSS_ENCODE_BITMASK(8U,13U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FID(x)       VTSS_EXTRACT_BITFIELD(x,8U,13U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_IGR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_SEC_FWD_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_FLOOD_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_LRN_DIS      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_LRN_DIS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA     VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_RLEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_PRIVATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_CFG_VLAN_MIRROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_TUPE_CTRL  t_sz:1 ga:0, gw:16, ra:3, gc:5120, rc:1  */
#define VTSS_ANA_L3_TUPE_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,3U,5120U,1U)

#define VTSS_F_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_TUPE_CTRL_TUPE_CTRL        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_TUPE_CTRL_TUPE_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VLAN_MASK_CFG  t_sz:1 ga:0, gw:16, ra:4, gc:5120, rc:1  */
#define VTSS_ANA_L3_VLAN_MASK_CFG(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,4U,5120U,1U)

#define VTSS_F_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) (x)
#define VTSS_M_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_MASK_CFG_VLAN_PORT_MASK(x) (x)


/* ANA_L3_VLAN_MASK_CFG1  t_sz:1 ga:0, gw:16, ra:5, gc:5120, rc:1  */
#define VTSS_ANA_L3_VLAN_MASK_CFG1(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,5U,5120U,1U)

#define VTSS_F_ANA_L3_VLAN_MASK_CFG1_VLAN_PORT_MASK1(x) (x)
#define VTSS_M_ANA_L3_VLAN_MASK_CFG1_VLAN_PORT_MASK1    0xffffffffU
#define VTSS_X_ANA_L3_VLAN_MASK_CFG1_VLAN_PORT_MASK1(x) (x)


/* ANA_L3_VLAN_MASK_CFG2  t_sz:1 ga:0, gw:16, ra:6, gc:5120, rc:1  */
#define VTSS_ANA_L3_VLAN_MASK_CFG2(gi) FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,6U,5120U,1U)

#define VTSS_F_ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_MASK_CFG2_VLAN_PORT_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_QGRP_CFG  t_sz:1 ga:0, gw:16, ra:7, gc:5120, rc:1  */
#define VTSS_ANA_L3_QGRP_CFG(gi)  FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,7U,5120U,1U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE     VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_OAM_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_QGRP_CFG_QGRP_IDX          VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_QGRP_CFG_QGRP_IDX(x)       VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_MISC  t_sz:1 ga:0, gw:16, ra:8, gc:5120, rc:1  */
#define VTSS_ANA_L3_MISC(gi)      FA_REG(VTSS_TO_ANA_L3,0U,gi,16U,0U,8U,5120U,1U)

#define VTSS_F_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ANA_L3_MISC_FV_LAG_IDX            VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ANA_L3_MISC_FV_LAG_IDX(x)         VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ANA_L3_MSTP_FWD_CFG  t_sz:1 ga:122880, gw:8, ra:0, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_FWD_CFG(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,0U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) (x)
#define VTSS_M_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_FWD_CFG_MSTP_FWD_MASK(x) (x)


/* ANA_L3_MSTP_FWD_CFG1  t_sz:1 ga:122880, gw:8, ra:1, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_FWD_CFG1(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,1U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_FWD_CFG1_MSTP_FWD_MASK1(x) (x)
#define VTSS_M_ANA_L3_MSTP_FWD_CFG1_MSTP_FWD_MASK1    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_FWD_CFG1_MSTP_FWD_MASK1(x) (x)


/* ANA_L3_MSTP_FWD_CFG2  t_sz:1 ga:122880, gw:8, ra:2, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_FWD_CFG2(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,2U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_FWD_CFG2_MSTP_FWD_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_MSTP_FWD_CFG2_MSTP_FWD_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_MSTP_FWD_CFG2_MSTP_FWD_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_MSTP_LRN_CFG  t_sz:1 ga:122880, gw:8, ra:3, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_LRN_CFG(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,3U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) (x)
#define VTSS_M_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_LRN_CFG_MSTP_LRN_MASK(x) (x)


/* ANA_L3_MSTP_LRN_CFG1  t_sz:1 ga:122880, gw:8, ra:4, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_LRN_CFG1(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,4U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_LRN_CFG1_MSTP_LRN_MASK1(x) (x)
#define VTSS_M_ANA_L3_MSTP_LRN_CFG1_MSTP_LRN_MASK1    0xffffffffU
#define VTSS_X_ANA_L3_MSTP_LRN_CFG1_MSTP_LRN_MASK1(x) (x)


/* ANA_L3_MSTP_LRN_CFG2  t_sz:1 ga:122880, gw:8, ra:5, gc:66, rc:1  */
#define VTSS_ANA_L3_MSTP_LRN_CFG2(gi) FA_REG(VTSS_TO_ANA_L3,122880U,gi,8U,0U,5U,66U,1U)

#define VTSS_F_ANA_L3_MSTP_LRN_CFG2_MSTP_LRN_MASK2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_MSTP_LRN_CFG2_MSTP_LRN_MASK2    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_MSTP_LRN_CFG2_MSTP_LRN_MASK2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_RLEG_CTRL  t_sz:1 ga:114688, gw:16, ra:0, gc:511, rc:1  */
#define VTSS_ANA_L3_RLEG_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,0U,511U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_ENCODE_BITFIELD(x,19U,13U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_EVID        VTSS_ENCODE_BITMASK(19U,13U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_EVID(x)     VTSS_EXTRACT_BITFIELD(x,19U,13U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_STAT_IP_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_SIP_RPF_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_TTL_DECR_DIS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_UC_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_MC_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_ICMP_REDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP6_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_CTRL_RLEG_IP4_VRID_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VRRP_CFG  t_sz:1 ga:114688, gw:16, ra:1, gc:511, rc:4  */
#define VTSS_ANA_L3_VRRP_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,ri,1U,511U,4U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP6_VRID     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP6_VRID(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VRRP_CFG_RLEG_IP4_VRID     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VRRP_CFG_RLEG_IP4_VRID(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L3_VMID_MC  t_sz:1 ga:114688, gw:16, ra:5, gc:511, rc:1  */
#define VTSS_ANA_L3_VMID_MC(gi)   FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,5U,511U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP6_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_VMID_MC_RLEG_IP4_MC_TTL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L3_SIP_RPF  t_sz:1 ga:114688, gw:16, ra:6, gc:511, rc:1  */
#define VTSS_ANA_L3_SIP_RPF(gi)   FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,6U,511U,1U)

#define VTSS_F_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_ANA_L3_SIP_RPF_RLEG_RGID_MASK     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_ANA_L3_SIP_RPF_RLEG_RGID_MASK(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* ANA_L3_MAX_LEN  t_sz:1 ga:114688, gw:16, ra:7, gc:511, rc:1  */
#define VTSS_ANA_L3_MAX_LEN(gi)   FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,7U,511U,1U)

#define VTSS_F_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP6_MAX_LEN        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP6_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ANA_L3_MAX_LEN_IP4_MAX_LEN        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ANA_L3_MAX_LEN_IP4_MAX_LEN(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ANA_L3_VMID_ENCAP  t_sz:1 ga:114688, gw:16, ra:8, gc:511, rc:1  */
#define VTSS_ANA_L3_VMID_ENCAP(gi) FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,8U,511U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_VMID_ENCAP_GRE_CHKSUM_SKIP(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_SIP_ID    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_SIP_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_ENA       VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_ANA_L3_VMID_ENCAP_DECAP_IP_ENCAP_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_VMID_ENCAP_ENCAP_ID        VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_VMID_ENCAP_ENCAP_ID(x)     VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_VMID_MISC  t_sz:1 ga:114688, gw:16, ra:9, gc:511, rc:1  */
#define VTSS_ANA_L3_VMID_MISC(gi) FA_REG(VTSS_TO_ANA_L3,114688U,gi,16U,0U,9U,511U,1U)

#define VTSS_F_ANA_L3_VMID_MISC_RSDX(x)          VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_ANA_L3_VMID_MISC_RSDX             VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_ANA_L3_VMID_MISC_RSDX(x)          VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_ERLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_ANA_L3_VMID_MISC_IRLEG_S2_KEY_SEL_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* ANA_L3_ARP_PTR_REMAP_CFG  t_sz:1 ga:123456, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_ANA_L3_ARP_PTR_REMAP_CFG(gi) FA_REG(VTSS_TO_ANA_L3,123456U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ECMP_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L3_ARP_PTR_REMAP_CFG_ARP_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L3_ARP_CFG_0  t_sz:1 ga:81920, gw:8, ra:0, gc:2048, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_0(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,0U,2048U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_ANA_L3_ARP_CFG_0_MAC_MSB          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_ANA_L3_ARP_CFG_0_MAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_ENCODE_BITFIELD(x,7U,9U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_VMID         VTSS_ENCODE_BITMASK(7U,9U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_VMID(x)      VTSS_EXTRACT_BITFIELD(x,7U,9U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ZERO_DMAC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SIP_RPF_ENA      VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SIP_RPF_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_VMID_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_0_SECUR_MATCH_MAC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_0_ARP_ENA          VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_0_ARP_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_CFG_1  t_sz:1 ga:81920, gw:8, ra:1, gc:2048, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_1(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,1U,2048U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)
#define VTSS_M_ANA_L3_ARP_CFG_1_MAC_LSB          0xffffffffU
#define VTSS_X_ANA_L3_ARP_CFG_1_MAC_LSB(x)       (x)


/* ANA_L3_ARP_CFG_2  t_sz:1 ga:81920, gw:8, ra:2, gc:2048, rc:1  */
#define VTSS_ANA_L3_ARP_CFG_2(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,2U,2048U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ARP_CFG_2_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ARP_CFG_2_TTL_DECR_DIS     VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ARP_CFG_2_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ARP_ENCAP  t_sz:1 ga:81920, gw:8, ra:3, gc:2048, rc:1  */
#define VTSS_ANA_L3_ARP_ENCAP(gi) FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,3U,2048U,1U)

#define VTSS_F_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_ANA_L3_ARP_ENCAP_SIP_ID           VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_ANA_L3_ARP_ENCAP_SIP_ID(x)        VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_ANA_L3_ARP_ENCAP_ENCAP_ID         VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_ANA_L3_ARP_ENCAP_ENCAP_ID(x)      VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* ANA_L3_ARP_MISC  t_sz:1 ga:81920, gw:8, ra:4, gc:2048, rc:1  */
#define VTSS_ANA_L3_ARP_MISC(gi)  FA_REG(VTSS_TO_ANA_L3,81920U,gi,8U,0U,4U,2048U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ARP_MISC_TWAMP_ROUTING_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ARP_MISC_RSDX(x)           VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_ANA_L3_ARP_MISC_RSDX              VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_ANA_L3_ARP_MISC_RSDX(x)           VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* ANA_L3_EVMID_MASK_CFG  t_sz:1 ga:98304, gw:8, ra:0, gc:2048, rc:4  */
#define VTSS_ANA_L3_EVMID_MASK_CFG(gi,ri) FA_REG(VTSS_TO_ANA_L3,98304U,gi,8U,ri,0U,2048U,4U)

#define VTSS_F_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)
#define VTSS_M_ANA_L3_EVMID_MASK_CFG_EVMID_MASK    0xffffffffU
#define VTSS_X_ANA_L3_EVMID_MASK_CFG_EVMID_MASK(x) (x)


/* ANA_L3_L3MC_CTRL  t_sz:1 ga:98304, gw:8, ra:4, gc:2048, rc:1  */
#define VTSS_ANA_L3_L3MC_CTRL(gi) FA_REG(VTSS_TO_ANA_L3,98304U,gi,8U,0U,4U,2048U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3MC_CTRL_L3_MAC_UPDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_TTL_DECR_DIS     VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3MC_CTRL_TTL_DECR_DIS(x)  VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_EVMID_MASK_MODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_ENCODE_BITFIELD(x,8U,9U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_VMID         VTSS_ENCODE_BITMASK(8U,9U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_VMID(x)      VTSS_EXTRACT_BITFIELD(x,8U,9U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_QU           VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_QU(x)        VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ANA_L3_L3MC_CTRL_CPU_REDIR_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_RPF_CHK_ENA      VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3MC_CTRL_RPF_CHK_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3MC_CTRL_IPMC_TTL_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3MC_NEXT_PTR  t_sz:1 ga:98304, gw:8, ra:5, gc:2048, rc:1  */
#define VTSS_ANA_L3_L3MC_NEXT_PTR(gi) FA_REG(VTSS_TO_ANA_L3,98304U,gi,8U,0U,5U,2048U,1U)

#define VTSS_F_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_ANA_L3_L3MC_NEXT_PTR_L3MC_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* ANA_L3_L3_LPM_REMAP_STICKY  t_sz:1 ga:122864, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_LPM_REMAP_STICKY FA_REG(VTSS_TO_ANA_L3,122864U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_VD2_FWD_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_ENCAP_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BAD_GRE_CHKSUM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_IP_ENCAP_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_WRONG_SIP_ID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_DECAP_BUT_NO_ENCAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_SIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_WRONG_DIP_IP6PFX_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP6_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_SECUR_IP4_LPM_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4UC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP6MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_LPM_REMAP_STICKY_LPM_IP4MC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_STICKY  t_sz:1 ga:122865, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_ANA_L3_VLAN_STICKY   FA_REG(VTSS_TO_ANA_L3,122865U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_STICKY_PORT_FWD_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_FWD_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_DISCARD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_DENY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_STICKY_MSTP_LRN_ALLOWED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_LOOKUP_INVLD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_STICKY_VLAN_IGR_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_L3_ARP_IPMC_STICKY  t_sz:1 ga:122865, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_ANA_L3_L3_ARP_IPMC_STICKY FA_REG(VTSS_TO_ANA_L3,122865U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY    VTSS_BIT(31U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_VD0_SOF_CELL_SLOT_DIST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY    VTSS_BIT(30U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_TOO_FEW_IPMC_COPIES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(29U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_SIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY    VTSS_BIT(28U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_WRONG_DIP_LPM_ACTION_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY    VTSS_BIT(27U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP6_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY    VTSS_BIT(26U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP4_SIP_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY    VTSS_BIT(25U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_VMID_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_IP_MAX_LEN_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY    VTSS_BIT(23U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_ENTRY_NOT_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY    VTSS_BIT(22U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_LOOPED_CP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY    VTSS_BIT(21U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_NO_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY    VTSS_BIT(20U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L3_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY    VTSS_BIT(19U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_MC_RPF_FILTER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY    VTSS_BIT(18U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_L2_MC_FWD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ICMP_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ZERO_DMAC_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_TTL_FILTERING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_UC_ENTRY_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_TTL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP4_DIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_IP6_SIP_MATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_DIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_SECUR_SIP_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_IP_OPT_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_MC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_UC_HDR_ERR_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_L3_ARP_IPMC_STICKY_RLEG_NONIP_UC_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_RLEG_STICKY_MASK  t_sz:1 ga:123537, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_ANA_L3_RLEG_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,123537U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_UC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_TTL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_IP_OPT_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HIT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_MC_HDR_ERR_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_RLEG_STICKY_MASK_RLEG_NONIP_UC_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_ROUT_STICKY_MASK  t_sz:1 ga:123537, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_ANA_L3_ROUT_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,123537U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(17U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP6_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP4_SIP_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_VMID_AVAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_ENTRY_NOT_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_LOOPED_CP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ZERO_DMAC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_TTL_FILTERING_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ICMP_REDIR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_UC_ENTRY_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_NO_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L3_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_MC_RPF_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_L2_MC_FWD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_IP_MAX_LEN_EXCEEDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4UC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP6MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_ROUT_STICKY_MASK_LPM_IP4MC_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_SECUR_STICKY_MASK  t_sz:1 ga:123537, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_ANA_L3_SECUR_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,123537U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_SIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_SIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP6_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_DIP_MATCH_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_IP4_LPM_FOUND_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_SECUR_STICKY_MASK_SECUR_DIP_FAIL_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ANA_L3_VLAN_MSTP_STICKY_MASK  t_sz:1 ga:123537, gw:4, ra:3, gc:4, rc:1  */
#define VTSS_ANA_L3_VLAN_MSTP_STICKY_MASK(gi) FA_REG(VTSS_TO_ANA_L3,123537U,gi,4U,0U,3U,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_PORT_FWD_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_FWD_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_DISCARD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_DENY_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_MSTP_LRN_ALLOWED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_LOOKUP_INVLD_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_ANA_L3_VLAN_MSTP_STICKY_MASK_VLAN_IGR_FILTER_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_RX_IN_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:0, gc:65, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,0U,65U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* ASM_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:1, gc:65, rc:1  */
#define VTSS_ASM_RX_SYMBOL_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,1U,65U,1U)

#define VTSS_F_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:2, gc:65, rc:1  */
#define VTSS_ASM_RX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,2U,65U,1U)

#define VTSS_F_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_RX_PAUSE_CNT_RX_PAUSE_CNT(x)  (x)


/* ASM_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:3, gc:65, rc:1  */
#define VTSS_ASM_RX_UNSUP_OPCODE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,3U,65U,1U)

#define VTSS_F_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:4, gc:65, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,4U,65U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* ASM_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:5, gc:65, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,5U,65U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* ASM_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:6, gc:65, rc:1  */
#define VTSS_ASM_RX_UC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,6U,65U,1U)

#define VTSS_F_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)
#define VTSS_M_ASM_RX_UC_CNT_RX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_UC_CNT_RX_UC_CNT(x)        (x)


/* ASM_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:7, gc:65, rc:1  */
#define VTSS_ASM_RX_MC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,7U,65U,1U)

#define VTSS_F_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)
#define VTSS_M_ASM_RX_MC_CNT_RX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_MC_CNT_RX_MC_CNT(x)        (x)


/* ASM_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:8, gc:65, rc:1  */
#define VTSS_ASM_RX_BC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,8U,65U,1U)

#define VTSS_F_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)
#define VTSS_M_ASM_RX_BC_CNT_RX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_RX_BC_CNT_RX_BC_CNT(x)        (x)


/* ASM_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:9, gc:65, rc:1  */
#define VTSS_ASM_RX_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,9U,65U,1U)

#define VTSS_F_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* ASM_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:10, gc:65, rc:1  */
#define VTSS_ASM_RX_UNDERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,10U,65U,1U)

#define VTSS_F_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* ASM_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:11, gc:65, rc:1  */
#define VTSS_ASM_RX_FRAGMENTS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,11U,65U,1U)

#define VTSS_F_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* ASM_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:12, gc:65, rc:1  */
#define VTSS_ASM_RX_IN_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,12U,65U,1U)

#define VTSS_F_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:13, gc:65, rc:1  */
#define VTSS_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,13U,65U,1U)

#define VTSS_F_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:14, gc:65, rc:1  */
#define VTSS_ASM_RX_OVERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,14U,65U,1U)

#define VTSS_F_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* ASM_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:15, gc:65, rc:1  */
#define VTSS_ASM_RX_JABBERS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,15U,65U,1U)

#define VTSS_F_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* ASM_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:16, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,16U,65U,1U)

#define VTSS_F_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* ASM_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:17, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,17U,65U,1U)

#define VTSS_F_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* ASM_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:18, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,18U,65U,1U)

#define VTSS_F_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* ASM_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:19, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,19U,65U,1U)

#define VTSS_F_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* ASM_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:20, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,20U,65U,1U)

#define VTSS_F_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:21, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,21U,65U,1U)

#define VTSS_F_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:22, gc:65, rc:1  */
#define VTSS_ASM_RX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,22U,65U,1U)

#define VTSS_F_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_IPG_SHRINK_CNT  t_sz:1 ga:0, gw:128, ra:23, gc:65, rc:1  */
#define VTSS_ASM_RX_IPG_SHRINK_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,23U,65U,1U)

#define VTSS_F_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_ASM_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* ASM_TX_OUT_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:24, gc:65, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,24U,65U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* ASM_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:25, gc:65, rc:1  */
#define VTSS_ASM_TX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,25U,65U,1U)

#define VTSS_F_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)
#define VTSS_M_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT     0xffffffffU
#define VTSS_X_ASM_TX_PAUSE_CNT_TX_PAUSE_CNT(x)  (x)


/* ASM_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:26, gc:65, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,26U,65U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* ASM_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:27, gc:65, rc:1  */
#define VTSS_ASM_TX_UC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,27U,65U,1U)

#define VTSS_F_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)
#define VTSS_M_ASM_TX_UC_CNT_TX_UC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_UC_CNT_TX_UC_CNT(x)        (x)


/* ASM_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:28, gc:65, rc:1  */
#define VTSS_ASM_TX_MC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,28U,65U,1U)

#define VTSS_F_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)
#define VTSS_M_ASM_TX_MC_CNT_TX_MC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_MC_CNT_TX_MC_CNT(x)        (x)


/* ASM_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:29, gc:65, rc:1  */
#define VTSS_ASM_TX_BC_CNT(gi)    FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,29U,65U,1U)

#define VTSS_F_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)
#define VTSS_M_ASM_TX_BC_CNT_TX_BC_CNT           0xffffffffU
#define VTSS_X_ASM_TX_BC_CNT_TX_BC_CNT(x)        (x)


/* ASM_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:30, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,30U,65U,1U)

#define VTSS_F_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* ASM_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:31, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,31U,65U,1U)

#define VTSS_F_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* ASM_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:32, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,32U,65U,1U)

#define VTSS_F_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* ASM_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:33, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,33U,65U,1U)

#define VTSS_F_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* ASM_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:34, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,34U,65U,1U)

#define VTSS_F_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:35, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,35U,65U,1U)

#define VTSS_F_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:36, gc:65, rc:1  */
#define VTSS_ASM_TX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,36U,65U,1U)

#define VTSS_F_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:37, gc:65, rc:1  */
#define VTSS_ASM_RX_ALIGNMENT_LOST_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,37U,65U,1U)

#define VTSS_F_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_RX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:38, gc:65, rc:1  */
#define VTSS_ASM_RX_TAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,38U,65U,1U)

#define VTSS_F_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* ASM_RX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:39, gc:65, rc:1  */
#define VTSS_ASM_RX_UNTAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,39U,65U,1U)

#define VTSS_F_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_TX_TAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:40, gc:65, rc:1  */
#define VTSS_ASM_TX_TAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,40U,65U,1U)

#define VTSS_F_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* ASM_TX_UNTAGGED_FRMS_CNT  t_sz:1 ga:0, gw:128, ra:41, gc:65, rc:1  */
#define VTSS_ASM_TX_UNTAGGED_FRMS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,41U,65U,1U)

#define VTSS_F_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_ASM_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* ASM_PMAC_RX_SYMBOL_ERR_CNT  t_sz:1 ga:0, gw:128, ra:42, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SYMBOL_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,42U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* ASM_PMAC_RX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:43, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,43U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* ASM_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:1 ga:0, gw:128, ra:44, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_UNSUP_OPCODE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,44U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* ASM_PMAC_RX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:45, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,45U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_BAD_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:46, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,46U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* ASM_PMAC_RX_UC_CNT  t_sz:1 ga:0, gw:128, ra:47, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_UC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,47U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* ASM_PMAC_RX_MC_CNT  t_sz:1 ga:0, gw:128, ra:48, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_MC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,48U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* ASM_PMAC_RX_BC_CNT  t_sz:1 ga:0, gw:128, ra:49, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_BC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,49U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* ASM_PMAC_RX_CRC_ERR_CNT  t_sz:1 ga:0, gw:128, ra:50, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,50U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* ASM_PMAC_RX_UNDERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:51, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_UNDERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,51U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_FRAGMENTS_CNT  t_sz:1 ga:0, gw:128, ra:52, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_FRAGMENTS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,52U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:53, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,53U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:1 ga:0, gw:128, ra:54, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,54U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* ASM_PMAC_RX_OVERSIZE_CNT  t_sz:1 ga:0, gw:128, ra:55, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_OVERSIZE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,55U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* ASM_PMAC_RX_JABBERS_CNT  t_sz:1 ga:0, gw:128, ra:56, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_JABBERS_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,56U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* ASM_PMAC_RX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:57, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,57U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* ASM_PMAC_RX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:58, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,58U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_RX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:59, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,59U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_RX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:60, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,60U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_RX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:61, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,61U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:62, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,62U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:63, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,63U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_TX_PAUSE_CNT  t_sz:1 ga:0, gw:128, ra:64, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_PAUSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,64U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* ASM_PMAC_TX_OK_BYTES_CNT  t_sz:1 ga:0, gw:128, ra:65, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,65U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* ASM_PMAC_TX_UC_CNT  t_sz:1 ga:0, gw:128, ra:66, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_UC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,66U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* ASM_PMAC_TX_MC_CNT  t_sz:1 ga:0, gw:128, ra:67, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_MC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,67U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* ASM_PMAC_TX_BC_CNT  t_sz:1 ga:0, gw:128, ra:68, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_BC_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,68U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* ASM_PMAC_TX_SIZE64_CNT  t_sz:1 ga:0, gw:128, ra:69, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE64_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,69U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* ASM_PMAC_TX_SIZE65TO127_CNT  t_sz:1 ga:0, gw:128, ra:70, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE65TO127_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,70U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* ASM_PMAC_TX_SIZE128TO255_CNT  t_sz:1 ga:0, gw:128, ra:71, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE128TO255_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,71U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* ASM_PMAC_TX_SIZE256TO511_CNT  t_sz:1 ga:0, gw:128, ra:72, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE256TO511_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,72U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* ASM_PMAC_TX_SIZE512TO1023_CNT  t_sz:1 ga:0, gw:128, ra:73, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE512TO1023_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,73U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1024TO1518_CNT  t_sz:1 ga:0, gw:128, ra:74, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1024TO1518_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,74U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* ASM_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:1 ga:0, gw:128, ra:75, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_SIZE1519TOMAX_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,75U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* ASM_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:1 ga:0, gw:128, ra:76, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_ALIGNMENT_LOST_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,76U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_ASM_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_ERR_CNT  t_sz:1 ga:0, gw:128, ra:77, gc:65, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,77U,65U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* ASM_MM_RX_SMD_ERR_CNT  t_sz:1 ga:0, gw:128, ra:78, gc:65, rc:1  */
#define VTSS_ASM_MM_RX_SMD_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,78U,65U,1U)

#define VTSS_F_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* ASM_MM_RX_ASSEMBLY_OK_CNT  t_sz:1 ga:0, gw:128, ra:79, gc:65, rc:1  */
#define VTSS_ASM_MM_RX_ASSEMBLY_OK_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,79U,65U,1U)

#define VTSS_F_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* ASM_MM_RX_MERGE_FRAG_CNT  t_sz:1 ga:0, gw:128, ra:80, gc:65, rc:1  */
#define VTSS_ASM_MM_RX_MERGE_FRAG_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,80U,65U,1U)

#define VTSS_F_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_ASM_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* ASM_MM_TX_PFRAGMENT_CNT  t_sz:1 ga:0, gw:128, ra:81, gc:65, rc:1  */
#define VTSS_ASM_MM_TX_PFRAGMENT_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,81U,65U,1U)

#define VTSS_F_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_ASM_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* ASM_TX_MULTI_COLL_CNT  t_sz:1 ga:0, gw:128, ra:82, gc:65, rc:1  */
#define VTSS_ASM_TX_MULTI_COLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,82U,65U,1U)

#define VTSS_F_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_MULTI_COLL_CNT_TX_MULTI_COLL_CNT(x) (x)


/* ASM_TX_LATE_COLL_CNT  t_sz:1 ga:0, gw:128, ra:83, gc:65, rc:1  */
#define VTSS_ASM_TX_LATE_COLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,83U,65U,1U)

#define VTSS_F_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)
#define VTSS_M_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT    0xffffffffU
#define VTSS_X_ASM_TX_LATE_COLL_CNT_TX_LATE_COLL_CNT(x) (x)


/* ASM_TX_XCOLL_CNT  t_sz:1 ga:0, gw:128, ra:84, gc:65, rc:1  */
#define VTSS_ASM_TX_XCOLL_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,84U,65U,1U)

#define VTSS_F_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)
#define VTSS_M_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT     0xffffffffU
#define VTSS_X_ASM_TX_XCOLL_CNT_TX_XCOLL_CNT(x)  (x)


/* ASM_TX_DEFER_CNT  t_sz:1 ga:0, gw:128, ra:85, gc:65, rc:1  */
#define VTSS_ASM_TX_DEFER_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,85U,65U,1U)

#define VTSS_F_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)
#define VTSS_M_ASM_TX_DEFER_CNT_TX_DEFER_CNT     0xffffffffU
#define VTSS_X_ASM_TX_DEFER_CNT_TX_DEFER_CNT(x)  (x)


/* ASM_TX_XDEFER_CNT  t_sz:1 ga:0, gw:128, ra:86, gc:65, rc:1  */
#define VTSS_ASM_TX_XDEFER_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,86U,65U,1U)

#define VTSS_F_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)
#define VTSS_M_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT    0xffffffffU
#define VTSS_X_ASM_TX_XDEFER_CNT_TX_XDEFER_CNT(x) (x)


/* ASM_TX_BACKOFF1_CNT  t_sz:1 ga:0, gw:128, ra:87, gc:65, rc:1  */
#define VTSS_ASM_TX_BACKOFF1_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,87U,65U,1U)

#define VTSS_F_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)
#define VTSS_M_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT    0xffffffffU
#define VTSS_X_ASM_TX_BACKOFF1_CNT_TX_BACKOFF1_CNT(x) (x)


/* ASM_TX_CSENSE_CNT  t_sz:1 ga:0, gw:128, ra:88, gc:65, rc:1  */
#define VTSS_ASM_TX_CSENSE_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,88U,65U,1U)

#define VTSS_F_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)
#define VTSS_M_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT    0xffffffffU
#define VTSS_X_ASM_TX_CSENSE_CNT_TX_CSENSE_CNT(x) (x)


/* ASM_RX_IN_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:89, gc:65, rc:1  */
#define VTSS_ASM_RX_IN_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,89U,65U,1U)

#define VTSS_F_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:90, gc:65, rc:1  */
#define VTSS_ASM_RX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,90U,65U,1U)

#define VTSS_F_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:91, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,91U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:92, gc:65, rc:1  */
#define VTSS_ASM_RX_BAD_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,92U,65U,1U)

#define VTSS_F_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:93, gc:65, rc:1  */
#define VTSS_ASM_PMAC_RX_BAD_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,93U,65U,1U)

#define VTSS_F_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OUT_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:94, gc:65, rc:1  */
#define VTSS_ASM_TX_OUT_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,94U,65U,1U)

#define VTSS_F_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:95, gc:65, rc:1  */
#define VTSS_ASM_TX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,95U,65U,1U)

#define VTSS_F_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:1 ga:0, gw:128, ra:96, gc:65, rc:1  */
#define VTSS_ASM_PMAC_TX_OK_BYTES_MSB_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,96U,65U,1U)

#define VTSS_F_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_ASM_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* ASM_RX_SYNC_LOST_ERR_CNT  t_sz:1 ga:0, gw:128, ra:97, gc:65, rc:1  */
#define VTSS_ASM_RX_SYNC_LOST_ERR_CNT(gi) FA_REG(VTSS_TO_ASM,0U,gi,128U,0U,97U,65U,1U)

#define VTSS_F_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)
#define VTSS_M_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT    0xffffffffU
#define VTSS_X_ASM_RX_SYNC_LOST_ERR_CNT_RX_SYNC_LOST_ERR_CNT(x) (x)


/* ASM_STAT_CFG  t_sz:1 ga:8320, gw:272, ra:0, gc:1, rc:1  */
#define VTSS_ASM_STAT_CFG         FA_REG(VTSS_TO_ASM,8320U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_STAT_CFG_STAT_CNT_CLR_SHOT    VTSS_BIT(0U)
#define VTSS_X_ASM_STAT_CFG_STAT_CNT_CLR_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_MAC_ADDR_HIGH_CFG  t_sz:1 ga:8320, gw:272, ra:1, gc:1, rc:67  */
#define VTSS_ASM_MAC_ADDR_HIGH_CFG(ri) FA_REG(VTSS_TO_ASM,8320U,0U,0U,ri,1U,1U,67U)

#define VTSS_F_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_MAC_ADDR_LOW_CFG  t_sz:1 ga:8320, gw:272, ra:68, gc:1, rc:67  */
#define VTSS_ASM_MAC_ADDR_LOW_CFG(ri) FA_REG(VTSS_TO_ASM,8320U,0U,0U,ri,68U,1U,67U)

#define VTSS_F_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_ASM_MAC_ADDR_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* ASM_PORT_CFG  t_sz:1 ga:8320, gw:272, ra:135, gc:1, rc:67  */
#define VTSS_ASM_PORT_CFG(ri)     FA_REG(VTSS_TO_ASM,8320U,0U,0U,ri,135U,1U,67U)

#define VTSS_F_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_ASM_PORT_CFG_CSC_STAT_DIS         VTSS_BIT(12U)
#define VTSS_X_ASM_PORT_CFG_CSC_STAT_DIS(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA    VTSS_BIT(11U)
#define VTSS_X_ASM_PORT_CFG_HIH_AFTER_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA    VTSS_BIT(10U)
#define VTSS_X_ASM_PORT_CFG_IGN_TAXI_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_ASM_PORT_CFG_NO_PREAMBLE_ENA      VTSS_BIT(9U)
#define VTSS_X_ASM_PORT_CFG_NO_PREAMBLE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_PORT_CFG_SKIP_PREAMBLE_ENA    VTSS_BIT(8U)
#define VTSS_X_ASM_PORT_CFG_SKIP_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_PORT_CFG_FRM_AGING_DIS        VTSS_BIT(7U)
#define VTSS_X_ASM_PORT_CFG_FRM_AGING_DIS(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_PORT_CFG_PAD_ENA(x)           VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_PORT_CFG_PAD_ENA              VTSS_BIT(6U)
#define VTSS_X_ASM_PORT_CFG_PAD_ENA(x)           VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_DISCARD_CFG      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_DISCARD_CFG(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_ASM_PORT_CFG_INJ_FORMAT_CFG       VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_ASM_PORT_CFG_INJ_FORMAT_CFG(x)    VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_CFG_VSTAX2_AWR_ENA       VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_CFG_VSTAX2_AWR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_CFG_PFRM_FLUSH           VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_CFG_PFRM_FLUSH(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CPU_FC_CFG  t_sz:1 ga:8320, gw:272, ra:202, gc:1, rc:1  */
#define VTSS_ASM_CPU_FC_CFG       FA_REG(VTSS_TO_ASM,8320U,0U,0U,0U,202U,1U,1U)

#define VTSS_F_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_ASM_CPU_FC_CFG_CPU_FC_WM          VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_ASM_CPU_FC_CFG_CPU_FC_WM(x)       VTSS_EXTRACT_BITFIELD(x,1U,2U)

/* ASM_PAUSE_CFG  t_sz:1 ga:8320, gw:272, ra:203, gc:1, rc:67  */
#define VTSS_ASM_PAUSE_CFG(ri)    FA_REG(VTSS_TO_ASM,8320U,0U,0U,ri,203U,1U,67U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_CTRL_ENA      VTSS_BIT(1U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_CTRL_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PAUSE_CFG_ABORT_PAUSE_ENA     VTSS_BIT(0U)
#define VTSS_X_ASM_PAUSE_CFG_ABORT_PAUSE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_INJ_VLAN_CFG  t_sz:1 ga:8320, gw:272, ra:270, gc:1, rc:1  */
#define VTSS_ASM_INJ_VLAN_CFG     FA_REG(VTSS_TO_ASM,8320U,0U,0U,0U,270U,1U,1U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_VID_CFG      VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_VID_CFG(x)   VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_INJ_VLAN_CFG_INJ_TPID_CFG     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_INJ_VLAN_CFG_INJ_TPID_CFG(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_TIME_TICK_CFG  t_sz:1 ga:8320, gw:272, ra:271, gc:1, rc:1  */
#define VTSS_ASM_TIME_TICK_CFG    FA_REG(VTSS_TO_ASM,8320U,0U,0U,0U,271U,1U,1U)

#define VTSS_F_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,23U)
#define VTSS_M_ASM_TIME_TICK_CFG_TIME_TICK_VAL    VTSS_ENCODE_BITMASK(0U,23U)
#define VTSS_X_ASM_TIME_TICK_CFG_TIME_TICK_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,23U)

/* ASM_DBG_CFG  t_sz:1 ga:8592, gw:20, ra:0, gc:1, rc:1  */
#define VTSS_ASM_DBG_CFG          FA_REG(VTSS_TO_ASM,8592U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_DBG_CFG_FIFO_RST(x)           VTSS_ENCODE_BITFIELD(x,3U,9U)
#define VTSS_M_ASM_DBG_CFG_FIFO_RST              VTSS_ENCODE_BITMASK(3U,9U)
#define VTSS_X_ASM_DBG_CFG_FIFO_RST(x)           VTSS_EXTRACT_BITFIELD(x,3U,9U)

#define VTSS_F_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_DBG_CFG_IDLE_TO_VD            VTSS_BIT(2U)
#define VTSS_X_ASM_DBG_CFG_IDLE_TO_VD(x)         VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_DBG_CFG_CELL_BUS_DIS          VTSS_BIT(1U)
#define VTSS_X_ASM_DBG_CFG_CELL_BUS_DIS(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_DBG_CFG_ABORT_DIS             VTSS_BIT(0U)
#define VTSS_X_ASM_DBG_CFG_ABORT_DIS(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_ERR_STICKY  t_sz:1 ga:8592, gw:20, ra:1, gc:1, rc:9  */
#define VTSS_ASM_ERR_STICKY(ri)   FA_REG(VTSS_TO_ASM,8592U,0U,0U,ri,1U,1U,9U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_ASM_ERR_STICKY_CALENDAR_STICKY    VTSS_BIT(7U)
#define VTSS_X_ASM_ERR_STICKY_CALENDAR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_ASM_ERR_STICKY_UNUSED_BYTES_STICKY    VTSS_BIT(6U)
#define VTSS_X_ASM_ERR_STICKY_UNUSED_BYTES_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_ASM_ERR_STICKY_FRAGMENT_STICKY    VTSS_BIT(5U)
#define VTSS_X_ASM_ERR_STICKY_FRAGMENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_EOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_ASM_ERR_STICKY_INVLD_ABORT_STICKY    VTSS_BIT(3U)
#define VTSS_X_ASM_ERR_STICKY_INVLD_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_ASM_ERR_STICKY_MISSING_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_ASM_ERR_STICKY_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_INTRN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_ERR_STICKY_MAIN_SM_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:8592, gw:20, ra:10, gc:1, rc:1  */
#define VTSS_ASM_PRE_CNT_OFLW_STICKY FA_REG(VTSS_TO_ASM,8592U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_UNSUP_OPCODE_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PRE_CNT_OFLW_STICKY_PAUSE_FRM_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CELLBUF_STAT  t_sz:1 ga:8592, gw:20, ra:11, gc:1, rc:9  */
#define VTSS_ASM_CELLBUF_STAT(ri) FA_REG(VTSS_TO_ASM,8592U,0U,0U,ri,11U,1U,9U)

#define VTSS_F_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_ASM_CELLBUF_STAT_CELLBUF_CNT      VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_ASM_CELLBUF_STAT_CELLBUF_CNT(x)   VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* ASM_PORT_STICKY  t_sz:1 ga:8612, gw:67, ra:0, gc:1, rc:67  */
#define VTSS_ASM_PORT_STICKY(ri)  FA_REG(VTSS_TO_ASM,8612U,0U,0U,ri,0U,1U,67U)

#define VTSS_F_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_ASM_PORT_STICKY_IFH_PREFIX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_PORT_STICKY_FRM_AGING_STICKY    VTSS_BIT(0U)
#define VTSS_X_ASM_PORT_STICKY_FRM_AGING_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_PFC_CFG  t_sz:1 ga:10240, gw:16, ra:0, gc:67, rc:1  */
#define VTSS_ASM_PFC_CFG(gi)      FA_REG(VTSS_TO_ASM,10240U,gi,16U,0U,0U,67U,1U)

#define VTSS_F_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_ENCODE_BITFIELD(x,3U,8U)
#define VTSS_M_ASM_PFC_CFG_RX_PFC_ENA            VTSS_ENCODE_BITMASK(3U,8U)
#define VTSS_X_ASM_PFC_CFG_RX_PFC_ENA(x)         VTSS_EXTRACT_BITFIELD(x,3U,8U)

#define VTSS_F_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_ASM_PFC_CFG_FC_LINK_SPEED         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_ASM_PFC_CFG_FC_LINK_SPEED(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* ASM_PFC_TIMER  t_sz:1 ga:10240, gw:16, ra:1, gc:67, rc:8  */
#define VTSS_ASM_PFC_TIMER(gi,ri) FA_REG(VTSS_TO_ASM,10240U,gi,16U,ri,1U,67U,8U)

#define VTSS_F_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_ASM_PFC_TIMER_PFC_TIMER_VAL       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_ASM_PFC_TIMER_PFC_TIMER_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* ASM_PFC_TIMER_MAX  t_sz:1 ga:8679, gw:7, ra:0, gc:1, rc:7  */
#define VTSS_ASM_PFC_TIMER_MAX(ri) FA_REG(VTSS_TO_ASM,8679U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_ASM_PFC_TIMER_MAX_PFC_TIMER_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* ASM_VD_FC_WM  t_sz:1 ga:8686, gw:3, ra:0, gc:1, rc:3  */
#define VTSS_ASM_VD_FC_WM(ri)     FA_REG(VTSS_TO_ASM,8686U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_ASM_VD_FC_WM_VD_FC_WM             VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_ASM_VD_FC_WM_VD_FC_WM(x)          VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* ASM_LBK_AGING_DIS  t_sz:1 ga:8689, gw:9, ra:0, gc:1, rc:5  */
#define VTSS_ASM_LBK_AGING_DIS(ri) FA_REG(VTSS_TO_ASM,8689U,0U,0U,ri,0U,1U,5U)

#define VTSS_F_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)
#define VTSS_M_ASM_LBK_AGING_DIS_LBK_AGING_DIS    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_DIS_LBK_AGING_DIS(x) (x)


/* ASM_LBK_FIFO_CFG  t_sz:1 ga:8689, gw:9, ra:5, gc:1, rc:4  */
#define VTSS_ASM_LBK_FIFO_CFG(ri) FA_REG(VTSS_TO_ASM,8689U,0U,0U,ri,5U,1U,4U)

#define VTSS_F_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_LBK_FIFO_CFG_FIFO_FLUSH       VTSS_BIT(0U)
#define VTSS_X_ASM_LBK_FIFO_CFG_FIFO_FLUSH(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_LBK_OVFLW_STICKY  t_sz:1 ga:8698, gw:10, ra:0, gc:1, rc:5  */
#define VTSS_ASM_LBK_OVFLW_STICKY(ri) FA_REG(VTSS_TO_ASM,8698U,0U,0U,ri,0U,1U,5U)

#define VTSS_F_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)
#define VTSS_M_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_OVFLW_STICKY_LBK_OVFLW_STICKY(x) (x)


/* ASM_LBK_AGING_STICKY  t_sz:1 ga:8698, gw:10, ra:5, gc:1, rc:5  */
#define VTSS_ASM_LBK_AGING_STICKY(ri) FA_REG(VTSS_TO_ASM,8698U,0U,0U,ri,5U,1U,5U)

#define VTSS_F_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)
#define VTSS_M_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY    0xffffffffU
#define VTSS_X_ASM_LBK_AGING_STICKY_LBK_AGING_STICKY(x) (x)


/* ASM_RAM_INIT  t_sz:1 ga:8708, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_ASM_RAM_INIT         FA_REG(VTSS_TO_ASM,8708U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_ASM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_ASM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_ASM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* ASM_CM_ADDR  t_sz:1 ga:8709, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_ASM_CM_ADDR          FA_REG(VTSS_TO_ASM,8709U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_ASM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_ASM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_ASM_CM_ADDR_CM_ADDR(x)            (x)


/* ASM_CM_DATA_WR  t_sz:1 ga:8709, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_WR       FA_REG(VTSS_TO_ASM,8709U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_ASM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_ASM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* ASM_CM_DATA_RD  t_sz:1 ga:8709, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_ASM_CM_DATA_RD       FA_REG(VTSS_TO_ASM,8709U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_ASM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_ASM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* ASM_CM_OP  t_sz:1 ga:8709, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_ASM_CM_OP            FA_REG(VTSS_TO_ASM,8709U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_ASM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_ASM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_ASM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CHIP_TOP_OTP_CFG  t_sz:1 ga:0, gw:25, ra:0, gc:1, rc:1  */
#define VTSS_CHIP_TOP_OTP_CFG     FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CHIP_TOP_OTP_CFG_OTP_DIV(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CHIP_TOP_OTP_CFG_OTP_DIV          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CHIP_TOP_OTP_CFG_OTP_DIV(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CHIP_TOP_OTP_RCR  t_sz:1 ga:0, gw:25, ra:1, gc:1, rc:3  */
#define VTSS_CHIP_TOP_OTP_RCR(ri) FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_CHIP_TOP_OTP_RCR_OTP_RCR(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_RCR_OTP_RCR          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_RCR_OTP_RCR(x)       (x)


/* CHIP_TOP_OTP_MSC  t_sz:1 ga:0, gw:25, ra:4, gc:1, rc:4  */
#define VTSS_CHIP_TOP_OTP_MSC(ri) FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,ri,4U,1U,4U)

#define VTSS_F_CHIP_TOP_OTP_MSC_OTP_MSC(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_MSC_OTP_MSC          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_MSC_OTP_MSC(x)       (x)


/* CHIP_TOP_OTP_ID  t_sz:1 ga:0, gw:25, ra:8, gc:1, rc:1  */
#define VTSS_CHIP_TOP_OTP_ID      FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CHIP_TOP_OTP_ID_OTP_ID(x)         (x)
#define VTSS_M_CHIP_TOP_OTP_ID_OTP_ID            0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_ID_OTP_ID(x)         (x)


/* CHIP_TOP_OTP_RND  t_sz:1 ga:0, gw:25, ra:9, gc:1, rc:8  */
#define VTSS_CHIP_TOP_OTP_RND(ri) FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,ri,9U,1U,8U)

#define VTSS_F_CHIP_TOP_OTP_RND_OTP_RND(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_RND_OTP_RND          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_RND_OTP_RND(x)       (x)


/* CHIP_TOP_OTP_PRD  t_sz:1 ga:0, gw:25, ra:17, gc:1, rc:8  */
#define VTSS_CHIP_TOP_OTP_PRD(ri) FA_REG(VTSS_TO_CHIP_TOP,0U,0U,0U,ri,17U,1U,8U)

#define VTSS_F_CHIP_TOP_OTP_PRD_OTP_PRD(x)       (x)
#define VTSS_M_CHIP_TOP_OTP_PRD_OTP_PRD          0xffffffffU
#define VTSS_X_CHIP_TOP_OTP_PRD_OTP_PRD(x)       (x)


/* CLKGEN_AOUT_CFG  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CLKGEN_AOUT_CFG      FA_REG(VTSS_TO_CLKGEN,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CLKGEN_AOUT_CFG_AOUT_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CLKGEN_AOUT_CFG_AOUT_ENA          VTSS_BIT(0U)
#define VTSS_X_CLKGEN_AOUT_CFG_AOUT_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CLKGEN_HSIO_CLKTREE_CFG  t_sz:1 ga:1, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_CLKGEN_HSIO_CLKTREE_CFG FA_REG(VTSS_TO_CLKGEN,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_SPARE_CFG(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_SPARE_CFG    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_SPARE_CFG(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_VREF_ADJ(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_VREF_ADJ    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_VREF_ADJ(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_COMMON_VREF_ADJ(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_COMMON_VREF_ADJ    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_COMMON_VREF_ADJ(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_BIAS_H_DRIVE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_BIAS_H_DRIVE    VTSS_BIT(13U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_BIAS_H_DRIVE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BIAS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BIAS    VTSS_BIT(12U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BIAS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_BG_RADJ(x) VTSS_ENCODE_BITFIELD(x,4U,5U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_BG_RADJ    VTSS_ENCODE_BITMASK(4U,5U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_BG_RADJ(x) VTSS_EXTRACT_BITFIELD(x,4U,5U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BANDGAP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BANDGAP    VTSS_BIT(0U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_CFG_CTB_ENA_BANDGAP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CLKGEN_HSIO_CLKTREE_STATUS  t_sz:1 ga:1, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_CLKGEN_HSIO_CLKTREE_STATUS FA_REG(VTSS_TO_CLKGEN,1U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_STATUS_CTB_SPARE_STS(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_STATUS_CTB_SPARE_STS    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_STATUS_CTB_SPARE_STS(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_CLKGEN_HSIO_CLKTREE_STATUS_CTB_BANDGAP_OK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CLKGEN_HSIO_CLKTREE_STATUS_CTB_BANDGAP_OK    VTSS_BIT(0U)
#define VTSS_X_CLKGEN_HSIO_CLKTREE_STATUS_CTB_BANDGAP_OK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CLKGEN_LCPLL1_CORE_CLK_CFG  t_sz:1 ga:3, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_CORE_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_CORE_CLK_CFG_CORE_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_DDR_CLK_CFG  t_sz:1 ga:3, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_DDR_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_DDR_CLK_CFG_DDR_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_CPU2_CLK_CFG  t_sz:1 ga:3, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_CPU2_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_CPU2_CLK_CFG_CPU2_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_ARM2_CLK_CFG  t_sz:1 ga:3, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_ARM2_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_ARM2_CLK_CFG_ARM2_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_AUX1_CLK_CFG  t_sz:1 ga:3, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_AUX1_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_AUX1_CLK_CFG_AUX1_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_AUX2_CLK_CFG  t_sz:1 ga:3, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_AUX2_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_AUX2_CLK_CFG_AUX2_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_AUX3_CLK_CFG  t_sz:1 ga:3, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_AUX3_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_AUX3_CLK_CFG_AUX3_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_AUX4_CLK_CFG  t_sz:1 ga:3, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_AUX4_CLK_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_ENA    VTSS_BIT(15U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_ENA    VTSS_BIT(14U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_SEL(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_SEL    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_SEL(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_DIR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_DIR    VTSS_BIT(11U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_ROT_DIR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_PRE_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_PRE_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_PRE_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_DIV    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CLKGEN_LCPLL1_AUX4_CLK_CFG_AUX4_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CLKGEN_LCPLL1_SYNCE_CFG  t_sz:1 ga:3, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_CLKGEN_LCPLL1_SYNCE_CFG FA_REG(VTSS_TO_CLKGEN,3U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CLKGEN_LCPLL1_SYNCE_CFG_PLL_AUTO_SQUELCH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CLKGEN_LCPLL1_SYNCE_CFG_PLL_AUTO_SQUELCH_ENA    VTSS_BIT(0U)
#define VTSS_X_CLKGEN_LCPLL1_SYNCE_CFG_PLL_AUTO_SQUELCH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_GPR  t_sz:1 ga:0, gw:51, ra:0, gc:1, rc:32  */
#define VTSS_CPU_GPR(ri)          FA_REG(VTSS_TO_CPU,0U,0U,0U,ri,0U,1U,32U)

#define VTSS_F_CPU_GPR_GPR(x)                    (x)
#define VTSS_M_CPU_GPR_GPR                       0xffffffffU
#define VTSS_X_CPU_GPR_GPR(x)                    (x)


/* CPU_RESET  t_sz:1 ga:0, gw:51, ra:32, gc:1, rc:1  */
#define VTSS_CPU_RESET            FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_CPU_RESET_VCORE_RST(x)            VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_RESET_VCORE_RST               VTSS_BIT(9U)
#define VTSS_X_CPU_RESET_VCORE_RST(x)            VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_0_WARM_RST(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_0_WARM_RST     VTSS_BIT(8U)
#define VTSS_X_CPU_RESET_CPU_CORE_0_WARM_RST(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_1_WARM_RST(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_1_WARM_RST     VTSS_BIT(7U)
#define VTSS_X_CPU_RESET_CPU_CORE_1_WARM_RST(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_RESET_PROC_DBG_RST(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_RESET_PROC_DBG_RST            VTSS_BIT(6U)
#define VTSS_X_CPU_RESET_PROC_DBG_RST(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_RESET_CPU_L2_RST(x)           VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_RESET_CPU_L2_RST              VTSS_BIT(5U)
#define VTSS_X_CPU_RESET_CPU_L2_RST(x)           VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_RESET_MEM_RST(x)              VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_RESET_MEM_RST                 VTSS_BIT(4U)
#define VTSS_X_CPU_RESET_MEM_RST(x)              VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_RESET_WDT_FORCE_RST(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_RESET_WDT_FORCE_RST           VTSS_BIT(3U)
#define VTSS_X_CPU_RESET_WDT_FORCE_RST(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_0_COLD_RST(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_0_COLD_RST     VTSS_BIT(2U)
#define VTSS_X_CPU_RESET_CPU_CORE_0_COLD_RST(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_RESET_CPU_CORE_1_COLD_RST(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_RESET_CPU_CORE_1_COLD_RST     VTSS_BIT(1U)
#define VTSS_X_CPU_RESET_CPU_CORE_1_COLD_RST(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_RESET_GIC_RST(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_RESET_GIC_RST                 VTSS_BIT(0U)
#define VTSS_X_CPU_RESET_GIC_RST(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_RESET_PROT_STAT  t_sz:1 ga:0, gw:51, ra:33, gc:1, rc:1  */
#define VTSS_CPU_RESET_PROT_STAT  FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE    VTSS_BIT(10U)
#define VTSS_X_CPU_RESET_PROT_STAT_SYS_RST_PROT_VCORE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA    VTSS_BIT(9U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_AMBA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT    VTSS_BIT(8U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_WDT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PDBG(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PDBG    VTSS_BIT(7U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_PDBG(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_RST_PROT_GIC(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_RST_PROT_GIC    VTSS_BIT(6U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_RST_PROT_GIC(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT    VTSS_BIT(5U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_WDT_RST_PROT_WDT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT    VTSS_BIT(4U)
#define VTSS_X_CPU_RESET_PROT_STAT_VCORE_WDT_RST_STAT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_GIC_RST_STAT(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_CPU_RESET_PROT_STAT_GIC_RST_STAT    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_CPU_RESET_PROT_STAT_GIC_RST_STAT(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_CPU_RESET_PROT_STAT_CPU_RST_PROT_L2(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_CPU_RST_PROT_L2    VTSS_BIT(1U)
#define VTSS_X_CPU_RESET_PROT_STAT_CPU_RST_PROT_L2(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_RESET_PROT_STAT_SELF_RST_PROT_GIC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_RESET_PROT_STAT_SELF_RST_PROT_GIC    VTSS_BIT(0U)
#define VTSS_X_CPU_RESET_PROT_STAT_SELF_RST_PROT_GIC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_GENERAL_CTRL  t_sz:1 ga:0, gw:51, ra:34, gc:1, rc:1  */
#define VTSS_CPU_GENERAL_CTRL     FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_MSHC_CLK2CARD_DLY_CC(x) VTSS_ENCODE_BITFIELD(x,13U,4U)
#define VTSS_M_CPU_GENERAL_CTRL_MSHC_CLK2CARD_DLY_CC    VTSS_ENCODE_BITMASK(13U,4U)
#define VTSS_X_CPU_GENERAL_CTRL_MSHC_CLK2CARD_DLY_CC(x) VTSS_EXTRACT_BITFIELD(x,13U,4U)

#define VTSS_F_CPU_GENERAL_CTRL_SSI_MST_CONTENTION(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_SSI_MST_CONTENTION    VTSS_BIT(12U)
#define VTSS_X_CPU_GENERAL_CTRL_SSI_MST_CONTENTION(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA    VTSS_BIT(11U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_MIIM_SLV_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_PI_SLV_DONEPOL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_PI_SLV_DONEPOL    VTSS_BIT(10U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_PI_SLV_DONEPOL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_PI_SLV_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_PI_SLV_ENA    VTSS_BIT(9U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_PI_SLV_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_PI_MST_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_PI_MST_ENA    VTSS_BIT(8U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_PI_MST_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_SI_OWNER(x)   VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_SI_OWNER      VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_SI_OWNER(x)   VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_SI2_OWNER(x)  VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_SI2_OWNER     VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_SI2_OWNER(x)  VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_SI_ENA(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_SI_ENA        VTSS_BIT(3U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_SI_ENA(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_IF_SI2_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_IF_SI2_ENA       VTSS_BIT(2U)
#define VTSS_X_CPU_GENERAL_CTRL_IF_SI2_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_BOOT_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_BOOT_MODE_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_GENERAL_CTRL_BOOT_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_GENERAL_CTRL_VCORE_CPU_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_GENERAL_CTRL_VCORE_CPU_DIS    VTSS_BIT(0U)
#define VTSS_X_CPU_GENERAL_CTRL_VCORE_CPU_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_GENERAL_STAT  t_sz:1 ga:0, gw:51, ra:35, gc:1, rc:1  */
#define VTSS_CPU_GENERAL_STAT     FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_CPU_GENERAL_STAT_REG_IF_ERR(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_CPU_GENERAL_STAT_REG_IF_ERR       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_CPU_GENERAL_STAT_REG_IF_ERR(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_CPU_GENERAL_STAT_AXI_INVLD_WR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_GENERAL_STAT_AXI_INVLD_WR_STICKY    VTSS_BIT(5U)
#define VTSS_X_CPU_GENERAL_STAT_AXI_INVLD_WR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_GENERAL_STAT_AXI_INVLD_RD_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_GENERAL_STAT_AXI_INVLD_RD_STICKY    VTSS_BIT(4U)
#define VTSS_X_CPU_GENERAL_STAT_AXI_INVLD_RD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_GENERAL_STAT_VCORE_CFG(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_GENERAL_STAT_VCORE_CFG        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_GENERAL_STAT_VCORE_CFG(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_ENDIANNESS  t_sz:1 ga:0, gw:51, ra:36, gc:1, rc:1  */
#define VTSS_CPU_ENDIANNESS       FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_CPU_ENDIANNESS_REG_IF_BIGENDIAN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_ENDIANNESS_REG_IF_BIGENDIAN    VTSS_BIT(0U)
#define VTSS_X_CPU_ENDIANNESS_REG_IF_BIGENDIAN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_SUBCPU_SYS_CFG  t_sz:1 ga:0, gw:51, ra:37, gc:1, rc:1  */
#define VTSS_CPU_SUBCPU_SYS_CFG   FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_DIS    VTSS_BIT(2U)
#define VTSS_X_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE    VTSS_BIT(1U)
#define VTSS_X_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE_PROT_AMBA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE_PROT_AMBA    VTSS_BIT(0U)
#define VTSS_X_CPU_SUBCPU_SYS_CFG_SUBCPU_SYS_RST_FORCE_PROT_AMBA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_SHARED_INTR  t_sz:1 ga:0, gw:51, ra:38, gc:1, rc:1  */
#define VTSS_CPU_SHARED_INTR      FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_CPU_SHARED_INTR_SHARED_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_CPU_SHARED_INTR_SHARED_INTR       VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_CPU_SHARED_INTR_SHARED_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* CPU_SHARED_INTR_CLR  t_sz:1 ga:0, gw:51, ra:39, gc:1, rc:1  */
#define VTSS_CPU_SHARED_INTR_CLR  FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_CPU_SHARED_INTR_CLR_SHARED_INTR_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_CPU_SHARED_INTR_CLR_SHARED_INTR_CLR    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_CPU_SHARED_INTR_CLR_SHARED_INTR_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* CPU_SHARED_INTR_SET  t_sz:1 ga:0, gw:51, ra:40, gc:1, rc:1  */
#define VTSS_CPU_SHARED_INTR_SET  FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_CPU_SHARED_INTR_SET_SHARED_INTR_SET(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_CPU_SHARED_INTR_SET_SHARED_INTR_SET    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_CPU_SHARED_INTR_SET_SHARED_INTR_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* CPU_SS_FORCE_ENA  t_sz:1 ga:0, gw:51, ra:41, gc:1, rc:1  */
#define VTSS_CPU_SS_FORCE_ENA     FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_CPU_SS_FORCE_ENA_SS_FORCE_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_SS_FORCE_ENA_SS_FORCE_ENA     VTSS_BIT(0U)
#define VTSS_X_CPU_SS_FORCE_ENA_SS_FORCE_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_SS_FORCE  t_sz:1 ga:0, gw:51, ra:42, gc:1, rc:1  */
#define VTSS_CPU_SS_FORCE         FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_CPU_SS_FORCE_SS_FORCE(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_SS_FORCE_SS_FORCE             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_SS_FORCE_SS_FORCE(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_PCIE_SYS_CFG  t_sz:1 ga:0, gw:51, ra:43, gc:1, rc:1  */
#define VTSS_CPU_PCIE_SYS_CFG     FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_CPU_PCIE_SYS_CFG_PCIE_RC_EP_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_SYS_CFG_PCIE_RC_EP_MODE    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_SYS_CFG_PCIE_RC_EP_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PROC_CTRL  t_sz:1 ga:0, gw:51, ra:44, gc:1, rc:1  */
#define VTSS_CPU_PROC_CTRL        FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_CPU_PROC_CTRL_AARCH64_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CPU_PROC_CTRL_AARCH64_MODE_ENA    VTSS_BIT(12U)
#define VTSS_X_CPU_PROC_CTRL_AARCH64_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS    VTSS_BIT(11U)
#define VTSS_X_CPU_PROC_CTRL_L2_RST_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS    VTSS_BIT(10U)
#define VTSS_X_CPU_PROC_CTRL_L1_RST_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_PROC_CTRL_BE_EXCEP_MODE(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_PROC_CTRL_BE_EXCEP_MODE       VTSS_BIT(9U)
#define VTSS_X_CPU_PROC_CTRL_BE_EXCEP_MODE(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_PROC_CTRL_VINITHI(x)          VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_PROC_CTRL_VINITHI             VTSS_BIT(8U)
#define VTSS_X_CPU_PROC_CTRL_VINITHI(x)          VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_PROC_CTRL_CFGTE(x)            VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PROC_CTRL_CFGTE               VTSS_BIT(7U)
#define VTSS_X_CPU_PROC_CTRL_CFGTE(x)            VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PROC_CTRL_CP15S_DISABLE(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PROC_CTRL_CP15S_DISABLE       VTSS_BIT(6U)
#define VTSS_X_CPU_PROC_CTRL_CP15S_DISABLE(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE    VTSS_BIT(5U)
#define VTSS_X_CPU_PROC_CTRL_PROC_CRYPTO_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA    VTSS_BIT(4U)
#define VTSS_X_CPU_PROC_CTRL_ACP_CACHE_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_PROC_CTRL_ACP_AWCACHE(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PROC_CTRL_ACP_AWCACHE         VTSS_BIT(3U)
#define VTSS_X_CPU_PROC_CTRL_ACP_AWCACHE(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PROC_CTRL_ACP_ARCACHE(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PROC_CTRL_ACP_ARCACHE         VTSS_BIT(2U)
#define VTSS_X_CPU_PROC_CTRL_ACP_ARCACHE(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PROC_CTRL_L2_FLUSH_REQ(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PROC_CTRL_L2_FLUSH_REQ        VTSS_BIT(1U)
#define VTSS_X_CPU_PROC_CTRL_L2_FLUSH_REQ(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PROC_CTRL_ACP_DISABLE(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PROC_CTRL_ACP_DISABLE         VTSS_BIT(0U)
#define VTSS_X_CPU_PROC_CTRL_ACP_DISABLE(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PROC_PERIPH_BASE  t_sz:1 ga:0, gw:51, ra:45, gc:1, rc:1  */
#define VTSS_CPU_PROC_PERIPH_BASE FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_CPU_PROC_PERIPH_BASE_PERIPHBASE(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_CPU_PROC_PERIPH_BASE_PERIPHBASE    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_CPU_PROC_PERIPH_BASE_PERIPHBASE(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

/* CPU_CPU0_RVBAR_LSB  t_sz:1 ga:0, gw:51, ra:46, gc:1, rc:1  */
#define VTSS_CPU_CPU0_RVBAR_LSB   FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB(x) (x)
#define VTSS_M_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB    0xffffffffU
#define VTSS_X_CPU_CPU0_RVBAR_LSB_CPU0_RVBAR_LSB(x) (x)


/* CPU_CPU0_RVBAR_MSB  t_sz:1 ga:0, gw:51, ra:47, gc:1, rc:1  */
#define VTSS_CPU_CPU0_RVBAR_MSB   FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_CPU0_RVBAR_MSB_CPU0_RVBAR_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_CPU1_RVBAR_LSB  t_sz:1 ga:0, gw:51, ra:48, gc:1, rc:1  */
#define VTSS_CPU_CPU1_RVBAR_LSB   FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_CPU_CPU1_RVBAR_LSB_CPU1_RVBAR_LSB(x) (x)
#define VTSS_M_CPU_CPU1_RVBAR_LSB_CPU1_RVBAR_LSB    0xffffffffU
#define VTSS_X_CPU_CPU1_RVBAR_LSB_CPU1_RVBAR_LSB(x) (x)


/* CPU_CPU1_RVBAR_MSB  t_sz:1 ga:0, gw:51, ra:49, gc:1, rc:1  */
#define VTSS_CPU_CPU1_RVBAR_MSB   FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_CPU_CPU1_RVBAR_MSB_CPU1_RVBAR_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_CPU1_RVBAR_MSB_CPU1_RVBAR_MSB    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_CPU1_RVBAR_MSB_CPU1_RVBAR_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_PROC_STAT  t_sz:1 ga:0, gw:51, ra:50, gc:1, rc:1  */
#define VTSS_CPU_PROC_STAT        FA_REG(VTSS_TO_CPU,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_CPU_PROC_STAT_DAP_JTAG_SW_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PROC_STAT_DAP_JTAG_SW_MODE    VTSS_BIT(2U)
#define VTSS_X_CPU_PROC_STAT_DAP_JTAG_SW_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PROC_STAT_WFI_CORE_0(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PROC_STAT_WFI_CORE_0          VTSS_BIT(1U)
#define VTSS_X_CPU_PROC_STAT_WFI_CORE_0(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PROC_STAT_WFI_CORE_1(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PROC_STAT_WFI_CORE_1          VTSS_BIT(0U)
#define VTSS_X_CPU_PROC_STAT_WFI_CORE_1(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_TWI_CONFIG  t_sz:1 ga:51, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_TWI_CONFIG       FA_REG(VTSS_TO_CPU,51U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_CPU_TWI_CONFIG_TWI_CNT_RELOAD     VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_CPU_TWI_CONFIG_TWI_CNT_RELOAD(x)  VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_CPU_TWI_CONFIG_TWI_DELAY_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_TWI_CONFIG_TWI_DELAY_ENABLE    VTSS_BIT(0U)
#define VTSS_X_CPU_TWI_CONFIG_TWI_DELAY_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_TWI_SPIKE_FILTER_CFG  t_sz:1 ga:52, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_TWI_SPIKE_FILTER_CFG FA_REG(VTSS_TO_CPU,52U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_SPI_MST_CFG  t_sz:1 ga:53, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_CPU_SPI_MST_CFG      FA_REG(VTSS_TO_CPU,53U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_SPI_MST_CFG_NUM_DUMMY_CLK_CYCLES(x) VTSS_ENCODE_BITFIELD(x,15U,4U)
#define VTSS_M_CPU_SPI_MST_CFG_NUM_DUMMY_CLK_CYCLES    VTSS_ENCODE_BITMASK(15U,4U)
#define VTSS_X_CPU_SPI_MST_CFG_NUM_DUMMY_CLK_CYCLES(x) VTSS_EXTRACT_BITFIELD(x,15U,4U)

#define VTSS_F_CPU_SPI_MST_CFG_A32B_ENA(x)       VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CPU_SPI_MST_CFG_A32B_ENA          VTSS_BIT(14U)
#define VTSS_X_CPU_SPI_MST_CFG_A32B_ENA(x)       VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CPU_SPI_MST_CFG_USE_4BYTE_READ_CMD(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_CPU_SPI_MST_CFG_USE_4BYTE_READ_CMD    VTSS_BIT(13U)
#define VTSS_X_CPU_SPI_MST_CFG_USE_4BYTE_READ_CMD(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_CPU_SPI_MST_CFG_FAST_READ_ENA(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CPU_SPI_MST_CFG_FAST_READ_ENA     VTSS_BIT(12U)
#define VTSS_X_CPU_SPI_MST_CFG_FAST_READ_ENA(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CPU_SPI_MST_CFG_SPI_PROTOCOL_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_CPU_SPI_MST_CFG_SPI_PROTOCOL_MODE    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_CPU_SPI_MST_CFG_SPI_PROTOCOL_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_CPU_SPI_MST_CFG_CS_DESELECT_TIME(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_CPU_SPI_MST_CFG_CS_DESELECT_TIME    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_CPU_SPI_MST_CFG_CS_DESELECT_TIME(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_CPU_SPI_MST_CFG_CLK_DIV(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_SPI_MST_CFG_CLK_DIV           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_SPI_MST_CFG_CLK_DIV(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_SPI_MST_STATUS  t_sz:1 ga:53, gw:6, ra:1, gc:1, rc:4  */
#define VTSS_CPU_SPI_MST_STATUS(ri) FA_REG(VTSS_TO_CPU,53U,0U,0U,ri,1U,1U,4U)

#define VTSS_F_CPU_SPI_MST_STATUS_UNSUP_ERR(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_SPI_MST_STATUS_UNSUP_ERR      VTSS_BIT(0U)
#define VTSS_X_CPU_SPI_MST_STATUS_UNSUP_ERR(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_SW_MODE  t_sz:1 ga:53, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_CPU_SW_MODE          FA_REG(VTSS_TO_CPU,53U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CPU_SW_MODE_SW_PIN_CTRL_MODE(x)   VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_CPU_SW_MODE_SW_PIN_CTRL_MODE      VTSS_BIT(22U)
#define VTSS_X_CPU_SW_MODE_SW_PIN_CTRL_MODE(x)   VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_SCK(x)         VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_SCK            VTSS_BIT(21U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_SCK(x)         VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_SCK_OE(x)      VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_SCK_OE         VTSS_BIT(20U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_SCK_OE(x)      VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_SDQ(x)         VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_SDQ            VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_SDQ(x)         VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_SDQ_OE(x)      VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_SDQ_OE         VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_SDQ_OE(x)      VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_CS(x)          VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_CS             VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_CS(x)          VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_CS_OE(x)       VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_CS_OE          VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_CS_OE(x)       VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_CPU_SW_MODE_SW_SPI_SDQ_IN(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_SW_MODE_SW_SPI_SDQ_IN         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_SW_MODE_SW_SPI_SDQ_IN(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PI_MST_CFG  t_sz:1 ga:59, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_CPU_PI_MST_CFG       FA_REG(VTSS_TO_CPU,59U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_PI_MST_CFG_ATE_MODE_DIS(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PI_MST_CFG_ATE_MODE_DIS       VTSS_BIT(7U)
#define VTSS_X_CPU_PI_MST_CFG_ATE_MODE_DIS(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PI_MST_CFG_CLK_POL(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PI_MST_CFG_CLK_POL            VTSS_BIT(6U)
#define VTSS_X_CPU_PI_MST_CFG_CLK_POL(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PI_MST_CFG_TRISTATE_CTRL(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PI_MST_CFG_TRISTATE_CTRL      VTSS_BIT(5U)
#define VTSS_X_CPU_PI_MST_CFG_TRISTATE_CTRL(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PI_MST_CFG_CLK_DIV(x)         VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_PI_MST_CFG_CLK_DIV            VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_PI_MST_CFG_CLK_DIV(x)         VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_PI_MST_CTRL  t_sz:1 ga:59, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_CPU_PI_MST_CTRL      FA_REG(VTSS_TO_CPU,59U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_DATA_WID(x)       VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_DATA_WID          VTSS_BIT(23U)
#define VTSS_X_CPU_PI_MST_CTRL_DATA_WID(x)       VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_DEVICE_PACED_XFER_ENA(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_DEVICE_PACED_XFER_ENA    VTSS_BIT(22U)
#define VTSS_X_CPU_PI_MST_CTRL_DEVICE_PACED_XFER_ENA(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT_ENA(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT_ENA    VTSS_BIT(21U)
#define VTSS_X_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT_ENA(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_CPU_PI_MST_CTRL_DEVICE_PACED_TIMEOUT(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_CPU_PI_MST_CTRL_CS_TRISTATE_CTRL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_CS_TRISTATE_CTRL    VTSS_BIT(17U)
#define VTSS_X_CPU_PI_MST_CTRL_CS_TRISTATE_CTRL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_DONE_POL(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_DONE_POL          VTSS_BIT(16U)
#define VTSS_X_CPU_PI_MST_CTRL_DONE_POL(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_SMPL_ON_DONE(x)   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_CPU_PI_MST_CTRL_SMPL_ON_DONE      VTSS_BIT(15U)
#define VTSS_X_CPU_PI_MST_CTRL_SMPL_ON_DONE(x)   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_CPU_PI_MST_CTRL_WAITCC(x)         VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_CPU_PI_MST_CTRL_WAITCC            VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_CPU_PI_MST_CTRL_WAITCC(x)         VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_CPU_PI_MST_CTRL_CSCC(x)           VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_CPU_PI_MST_CTRL_CSCC              VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_CPU_PI_MST_CTRL_CSCC(x)           VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_CPU_PI_MST_CTRL_OECC(x)           VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_CPU_PI_MST_CTRL_OECC              VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_CPU_PI_MST_CTRL_OECC(x)           VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_CPU_PI_MST_CTRL_HLDCC(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CPU_PI_MST_CTRL_HLDCC             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CPU_PI_MST_CTRL_HLDCC(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CPU_PI_MST_STATUS  t_sz:1 ga:59, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_CPU_PI_MST_STATUS    FA_REG(VTSS_TO_CPU,59U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_PI_MST_STATUS_TIMEOUT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PI_MST_STATUS_TIMEOUT_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_CPU_PI_MST_STATUS_TIMEOUT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PI_SLV_CFG  t_sz:1 ga:59, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_CPU_PI_SLV_CFG       FA_REG(VTSS_TO_CPU,59U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_PI_SLV_CFG_DONEPOL_VAL(x)     VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_CPU_PI_SLV_CFG_DONEPOL_VAL        VTSS_BIT(24U)
#define VTSS_X_CPU_PI_SLV_CFG_DONEPOL_VAL(x)     VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_CPU_PI_SLV_CFG_DONEPOL_SET(x)     VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_CPU_PI_SLV_CFG_DONEPOL_SET        VTSS_BIT(23U)
#define VTSS_X_CPU_PI_SLV_CFG_DONEPOL_SET(x)     VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_CPU_PI_SLV_CFG_BIGENDIAN(x)       VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_CPU_PI_SLV_CFG_BIGENDIAN          VTSS_BIT(22U)
#define VTSS_X_CPU_PI_SLV_CFG_BIGENDIAN(x)       VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_CPU_PI_SLV_CFG_DONEPARK(x)        VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_CPU_PI_SLV_CFG_DONEPARK           VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_CPU_PI_SLV_CFG_DONEPARK(x)        VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_CPU_PI_SLV_CFG_DONEWAIT(x)        VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_CPU_PI_SLV_CFG_DONEWAIT           VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_CPU_PI_SLV_CFG_DONEWAIT(x)        VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_CPU_PI_SLV_CFG_CSWAIT(x)          VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_CPU_PI_SLV_CFG_CSWAIT             VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_CPU_PI_SLV_CFG_CSWAIT(x)          VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* CPU_MIIM_SLAVE_CFG  t_sz:1 ga:63, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_MIIM_SLAVE_CFG   FA_REG(VTSS_TO_CPU,63U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG(x) VTSS_ENCODE_BITFIELD(x,1U,5U)
#define VTSS_M_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG    VTSS_ENCODE_BITMASK(1U,5U)
#define VTSS_X_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_CFG(x) VTSS_EXTRACT_BITFIELD(x,1U,5U)

#define VTSS_F_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_MIIM_SLAVE_CFG_SPIKE_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_VCORE_ACC_CFG  t_sz:1 ga:64, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_VCORE_ACC_CFG    FA_REG(VTSS_TO_CPU,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR    VTSS_BIT(0U)
#define VTSS_X_CPU_VCORE_ACC_CFG_DIS_VA_RD_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_MSIX_ACC_CFG  t_sz:1 ga:65, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_MSIX_ACC_CFG     FA_REG(VTSS_TO_CPU,65U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR    VTSS_BIT(0U)
#define VTSS_X_CPU_MSIX_ACC_CFG_DIS_MSIX_RD_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_EXT_IF_ACC_STAT  t_sz:1 ga:66, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_CPU_EXT_IF_ACC_STAT  FA_REG(VTSS_TO_CPU,66U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_MSIX_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_VA_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_MIIM_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_PI_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_PI_ACC_STAT    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_PI_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_SI_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_CPU_EXT_IF_ACC_STAT_VRAP_ACC_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* CPU_PCIE_CTRL  t_sz:1 ga:67, gw:38, ra:0, gc:1, rc:1  */
#define VTSS_CPU_PCIE_CTRL        FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_PCIE_CTRL_POWERUP(x)          VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_CPU_PCIE_CTRL_POWERUP             VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_CPU_PCIE_CTRL_POWERUP(x)          VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_CPU_PCIE_CTRL_POWERDOWN(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_CTRL_POWERDOWN           VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_CTRL_POWERDOWN(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_CTRL_UNLOCK_MSG_TX(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_CTRL_UNLOCK_MSG_TX       VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_CTRL_UNLOCK_MSG_TX(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_CTRL_FLUSH_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_CTRL_FLUSH_ENA           VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_CTRL_FLUSH_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_CTRL_INIT_RST_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_CTRL_INIT_RST_ENA        VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_CTRL_INIT_RST_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_CFG  t_sz:1 ga:67, gw:38, ra:1, gc:1, rc:1  */
#define VTSS_CPU_PCIE_CFG         FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_PCIE_CFG_CG_DIS(x)            VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CPU_PCIE_CFG_CG_DIS               VTSS_BIT(11U)
#define VTSS_X_CPU_PCIE_CFG_CG_DIS(x)            VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CPU_PCIE_CFG_MEM_CG_DIS(x)        VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_PCIE_CFG_MEM_CG_DIS           VTSS_BIT(10U)
#define VTSS_X_CPU_PCIE_CFG_MEM_CG_DIS(x)        VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_PCIE_CFG_CONF_REQ_RETRY_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_PCIE_CFG_CONF_REQ_RETRY_ENA    VTSS_BIT(9U)
#define VTSS_X_CPU_PCIE_CFG_CONF_REQ_RETRY_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_PCIE_CFG_PCIE_DBI_ACCESS_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_CPU_PCIE_CFG_PCIE_DBI_ACCESS_ENA    VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_CPU_PCIE_CFG_PCIE_DBI_ACCESS_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_CPU_PCIE_CFG_LTSSM_DIS(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PCIE_CFG_LTSSM_DIS            VTSS_BIT(6U)
#define VTSS_X_CPU_PCIE_CFG_LTSSM_DIS(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PCIE_CFG_MEM_RING_CORE_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PCIE_CFG_MEM_RING_CORE_ENA    VTSS_BIT(5U)
#define VTSS_X_CPU_PCIE_CFG_MEM_RING_CORE_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PCIE_CFG_MSTR_XFER_PENDING(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_PCIE_CFG_MSTR_XFER_PENDING    VTSS_BIT(4U)
#define VTSS_X_CPU_PCIE_CFG_MSTR_XFER_PENDING(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_PCIE_CFG_WAKE_DIS(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_CFG_WAKE_DIS             VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_CFG_WAKE_DIS(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_CFG_WAKE_POL(x)          VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_CFG_WAKE_POL             VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_CFG_WAKE_POL(x)          VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_CFG_WAKE_OE(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_CFG_WAKE_OE              VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_CFG_WAKE_OE(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_CFG_BYPASS_INBOUND_AT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_CFG_BYPASS_INBOUND_AT    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_CFG_BYPASS_INBOUND_AT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_STAT  t_sz:1 ga:67, gw:38, ra:2, gc:1, rc:1  */
#define VTSS_CPU_PCIE_STAT        FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_PCIE_STAT_LTSSM_STATE(x)      VTSS_ENCODE_BITFIELD(x,9U,6U)
#define VTSS_M_CPU_PCIE_STAT_LTSSM_STATE         VTSS_ENCODE_BITMASK(9U,6U)
#define VTSS_X_CPU_PCIE_STAT_LTSSM_STATE(x)      VTSS_EXTRACT_BITFIELD(x,9U,6U)

#define VTSS_F_CPU_PCIE_STAT_LINK_STATE(x)       VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_CPU_PCIE_STAT_LINK_STATE          VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_CPU_PCIE_STAT_LINK_STATE(x)       VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_CPU_PCIE_STAT_PM_STATE(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_CPU_PCIE_STAT_PM_STATE            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_CPU_PCIE_STAT_PM_STATE(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* CPU_PCIE_AUX_CFG  t_sz:1 ga:67, gw:38, ra:3, gc:1, rc:1  */
#define VTSS_CPU_PCIE_AUX_CFG     FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_PCIE_AUX_CFG_AUX_POWER_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_AUX_CFG_AUX_POWER_VAL    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_AUX_CFG_AUX_POWER_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_DBG_STAT  t_sz:1 ga:67, gw:38, ra:4, gc:1, rc:1  */
#define VTSS_CPU_PCIE_DBG_STAT    FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CPU_PCIE_DBG_STAT_PM_L2_EXIT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_DBG_STAT_PM_L2_EXIT      VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_DBG_STAT_PM_L2_EXIT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_DBG_STAT_DATA_LINK_LAYER_UP(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_DBG_STAT_DATA_LINK_LAYER_UP    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_DBG_STAT_DATA_LINK_LAYER_UP(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_DBG_STAT_PHY_LAYER_UP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_DBG_STAT_PHY_LAYER_UP    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_DBG_STAT_PHY_LAYER_UP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIEMST_REPLY_INFO  t_sz:1 ga:67, gw:38, ra:5, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_REPLY_INFO FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_CPU_PCIEMST_REPLY_INFO_MST_REPLY_INFO(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_PCIEMST_REPLY_INFO_MST_REPLY_INFO    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_PCIEMST_REPLY_INFO_MST_REPLY_INFO(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_PCIEMST_PF1_BAR0_OFFSET_LOW  t_sz:1 ga:67, gw:38, ra:6, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF1_BAR0_OFFSET_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF1_BAR0_OFFSET_LOW_PF1_BAR0_OFFSET_LOW(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_CPU_PCIEMST_PF1_BAR0_OFFSET_LOW_PF1_BAR0_OFFSET_LOW    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_CPU_PCIEMST_PF1_BAR0_OFFSET_LOW_PF1_BAR0_OFFSET_LOW(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* CPU_PCIEMST_PF1_BAR0_OFFSET_HIGH  t_sz:1 ga:67, gw:38, ra:7, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF1_BAR0_OFFSET_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF1_BAR0_OFFSET_HIGH_PF1_BAR0_OFFSET_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_PCIEMST_PF1_BAR0_OFFSET_HIGH_PF1_BAR0_OFFSET_HIGH    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_PCIEMST_PF1_BAR0_OFFSET_HIGH_PF1_BAR0_OFFSET_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PCIEMST_PF1_BAR0_MASK_LOW  t_sz:1 ga:67, gw:38, ra:8, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF1_BAR0_MASK_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF1_BAR0_MASK_LOW_PF1_BAR0_MASK_LOW(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_CPU_PCIEMST_PF1_BAR0_MASK_LOW_PF1_BAR0_MASK_LOW    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_CPU_PCIEMST_PF1_BAR0_MASK_LOW_PF1_BAR0_MASK_LOW(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* CPU_PCIEMST_PF1_BAR0_MASK_HIGH  t_sz:1 ga:67, gw:38, ra:9, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF1_BAR0_MASK_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF1_BAR0_MASK_HIGH_PF1_BAR0_MASK_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_PCIEMST_PF1_BAR0_MASK_HIGH_PF1_BAR0_MASK_HIGH    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_PCIEMST_PF1_BAR0_MASK_HIGH_PF1_BAR0_MASK_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PCIEMST_PF0_BAR2_OFFSET_LOW  t_sz:1 ga:67, gw:38, ra:10, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF0_BAR2_OFFSET_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF0_BAR2_OFFSET_LOW_PF0_BAR2_OFFSET_LOW(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_CPU_PCIEMST_PF0_BAR2_OFFSET_LOW_PF0_BAR2_OFFSET_LOW    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_CPU_PCIEMST_PF0_BAR2_OFFSET_LOW_PF0_BAR2_OFFSET_LOW(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* CPU_PCIEMST_PF0_BAR2_OFFSET_HIGH  t_sz:1 ga:67, gw:38, ra:11, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF0_BAR2_OFFSET_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF0_BAR2_OFFSET_HIGH_PF0_BAR2_OFFSET_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_PCIEMST_PF0_BAR2_OFFSET_HIGH_PF0_BAR2_OFFSET_HIGH    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_PCIEMST_PF0_BAR2_OFFSET_HIGH_PF0_BAR2_OFFSET_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PCIEMST_PF0_BAR2_MASK_LOW  t_sz:1 ga:67, gw:38, ra:12, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF0_BAR2_MASK_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF0_BAR2_MASK_LOW_PF0_BAR2_MASK_LOW(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_CPU_PCIEMST_PF0_BAR2_MASK_LOW_PF0_BAR2_MASK_LOW    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_CPU_PCIEMST_PF0_BAR2_MASK_LOW_PF0_BAR2_MASK_LOW(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* CPU_PCIEMST_PF0_BAR2_MASK_HIGH  t_sz:1 ga:67, gw:38, ra:13, gc:1, rc:1  */
#define VTSS_CPU_PCIEMST_PF0_BAR2_MASK_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_CPU_PCIEMST_PF0_BAR2_MASK_HIGH_PF0_BAR2_MASK_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_PCIEMST_PF0_BAR2_MASK_HIGH_PF0_BAR2_MASK_HIGH    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_PCIEMST_PF0_BAR2_MASK_HIGH_PF0_BAR2_MASK_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PCIESLV_IATU_BYPASS  t_sz:1 ga:67, gw:38, ra:14, gc:1, rc:1  */
#define VTSS_CPU_PCIESLV_IATU_BYPASS FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_CPU_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIESLV_IATU_BYPASS_WR_REQ_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIESLV_IATU_BYPASS_RD_REQ_BYPASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIESLV_FDMA  t_sz:1 ga:67, gw:38, ra:15, gc:1, rc:1  */
#define VTSS_CPU_PCIESLV_FDMA     FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_CPU_PCIESLV_FDMA_FDMA_TC(x)       VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_CPU_PCIESLV_FDMA_FDMA_TC          VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_CPU_PCIESLV_FDMA_FDMA_TC(x)       VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_CPU_PCIESLV_FDMA_FDMA_ATTR(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_CPU_PCIESLV_FDMA_FDMA_ATTR        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_CPU_PCIESLV_FDMA_FDMA_ATTR(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CPU_PCIESLV_CPU  t_sz:1 ga:67, gw:38, ra:16, gc:1, rc:1  */
#define VTSS_CPU_PCIESLV_CPU      FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_RESERVED2(x)  VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_RESERVED2     VTSS_BIT(21U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_RESERVED2(x)  VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_MSG_CODE(x)   VTSS_ENCODE_BITFIELD(x,13U,8U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_MSG_CODE      VTSS_ENCODE_BITMASK(13U,8U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_MSG_CODE(x)   VTSS_EXTRACT_BITFIELD(x,13U,8U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_TC(x)         VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_TC            VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_TC(x)         VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_ATTR(x)       VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_ATTR          VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_ATTR(x)       VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_RESERVED1(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_RESERVED1     VTSS_BIT(7U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_RESERVED1(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_EP(x)         VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_EP            VTSS_BIT(6U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_EP(x)         VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_RESERVED0(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_RESERVED0     VTSS_BIT(5U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_RESERVED0(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PCIESLV_CPU_CPU_TYPE(x)       VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_PCIESLV_CPU_CPU_TYPE          VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_PCIESLV_CPU_CPU_TYPE(x)       VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_PCIESLV_MSG_3DW  t_sz:1 ga:67, gw:38, ra:17, gc:1, rc:1  */
#define VTSS_CPU_PCIESLV_MSG_3DW  FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_CPU_PCIESLV_MSG_3DW_PCIESLV_MSG_3DW(x) (x)
#define VTSS_M_CPU_PCIESLV_MSG_3DW_PCIESLV_MSG_3DW    0xffffffffU
#define VTSS_X_CPU_PCIESLV_MSG_3DW_PCIESLV_MSG_3DW(x) (x)


/* CPU_PCIESLV_MSG_4DW  t_sz:1 ga:67, gw:38, ra:18, gc:1, rc:1  */
#define VTSS_CPU_PCIESLV_MSG_4DW  FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_CPU_PCIESLV_MSG_4DW_PCIESLV_MSG_4DW(x) (x)
#define VTSS_M_CPU_PCIESLV_MSG_4DW_PCIESLV_MSG_4DW    0xffffffffU
#define VTSS_X_CPU_PCIESLV_MSG_4DW_PCIESLV_MSG_4DW(x) (x)


/* CPU_PCIERST_CFG  t_sz:1 ga:67, gw:38, ra:19, gc:1, rc:1  */
#define VTSS_CPU_PCIERST_CFG      FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_CPU_PCIERST_CFG_POWERONRST_FORCE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIERST_CFG_POWERONRST_FORCE    VTSS_BIT(2U)
#define VTSS_X_CPU_PCIERST_CFG_POWERONRST_FORCE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIERST_CFG_POWERONRST_VAL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIERST_CFG_POWERONRST_VAL    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIERST_CFG_POWERONRST_VAL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIERST_CFG_AMBA_RST_DIS(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIERST_CFG_AMBA_RST_DIS      VTSS_BIT(0U)
#define VTSS_X_CPU_PCIERST_CFG_AMBA_RST_DIS(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_MSG_STICKY  t_sz:1 ga:67, gw:38, ra:20, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_STICKY  FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_CORR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_CORR_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_CORR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_FATAL_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_FATAL_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_FATAL_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_NONFATAL_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_NONFATAL_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_NONFATAL_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY    VTSS_BIT(4U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_UNLOCK_MSG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_PM_PME_MSG_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_PM_PME_MSG_STICKY    VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_PM_PME_MSG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_PM_TO_ACK_MSG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_PM_TO_ACK_MSG_STICKY    VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_PM_TO_ACK_MSG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_PM_TURNOFF_MSG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_STICKY_VENDOR_MSG_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_MSG_STICKY_VENDOR_MSG_STICKY    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_MSG_STICKY_VENDOR_MSG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_MSG_PAYLOAD_LOW  t_sz:1 ga:67, gw:38, ra:21, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_PAYLOAD_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_PAYLOAD_LOW_VDM_MSG_PAYLOAD_LOW(x) (x)
#define VTSS_M_CPU_PCIE_MSG_PAYLOAD_LOW_VDM_MSG_PAYLOAD_LOW    0xffffffffU
#define VTSS_X_CPU_PCIE_MSG_PAYLOAD_LOW_VDM_MSG_PAYLOAD_LOW(x) (x)


/* CPU_PCIE_MSG_PAYLOAD_HIGH  t_sz:1 ga:67, gw:38, ra:22, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_PAYLOAD_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_PAYLOAD_HIGH_VDM_MSG_PAYLOAD_HIGH(x) (x)
#define VTSS_M_CPU_PCIE_MSG_PAYLOAD_HIGH_VDM_MSG_PAYLOAD_HIGH    0xffffffffU
#define VTSS_X_CPU_PCIE_MSG_PAYLOAD_HIGH_VDM_MSG_PAYLOAD_HIGH(x) (x)


/* CPU_PCIE_MSG_HDR_INFO_0  t_sz:1 ga:67, gw:38, ra:23, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_HDR_INFO_0 FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_0_CORR_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_0_CORR_MSG_REQ_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_0_CORR_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_0_NF_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_0_NF_MSG_REQ_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_0_NF_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_PCIE_MSG_HDR_INFO_1  t_sz:1 ga:67, gw:38, ra:24, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_HDR_INFO_1 FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_1_F_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_1_F_MSG_REQ_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_1_F_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_1_PME_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_1_PME_MSG_REQ_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_1_PME_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_PCIE_MSG_HDR_INFO_2  t_sz:1 ga:67, gw:38, ra:25, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_HDR_INFO_2 FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_2_ACK_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_2_ACK_MSG_REQ_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_2_ACK_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_2_TURNOFF_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_2_TURNOFF_MSG_REQ_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_2_TURNOFF_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_PCIE_MSG_HDR_INFO_3  t_sz:1 ga:67, gw:38, ra:26, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSG_HDR_INFO_3 FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_3_UNLOCK_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_3_UNLOCK_MSG_REQ_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_3_UNLOCK_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_CPU_PCIE_MSG_HDR_INFO_3_VDM_MSG_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_CPU_PCIE_MSG_HDR_INFO_3_VDM_MSG_REQ_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_CPU_PCIE_MSG_HDR_INFO_3_VDM_MSG_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* CPU_PCIE_INTR  t_sz:1 ga:67, gw:38, ra:27, gc:1, rc:1  */
#define VTSS_CPU_PCIE_INTR        FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_SYS_ERR_RC(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_SYS_ERR_RC     VTSS_BIT(9U)
#define VTSS_X_CPU_PCIE_INTR_INTR_SYS_ERR_RC(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_EARLY_LINK_DOWN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_EARLY_LINK_DOWN    VTSS_BIT(8U)
#define VTSS_X_CPU_PCIE_INTR_INTR_EARLY_LINK_DOWN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_LTSSM_STATE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_LTSSM_STATE    VTSS_BIT(7U)
#define VTSS_X_CPU_PCIE_INTR_INTR_LTSSM_STATE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_LINK_STATE(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_LINK_STATE     VTSS_BIT(6U)
#define VTSS_X_CPU_PCIE_INTR_INTR_LINK_STATE(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_PM_STATE(x)    VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_CPU_PCIE_INTR_INTR_PM_STATE       VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_CPU_PCIE_INTR_INTR_PM_STATE(x)    VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_CPU_PCIE_INTR_INTR_LINK_AUTO_BW_STATUS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_LINK_AUTO_BW_STATUS    VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_INTR_INTR_LINK_AUTO_BW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_LINK_BW_MGT_STATUS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_LINK_BW_MGT_STATUS    VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_INTR_INTR_LINK_BW_MGT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_AER_RC_ERR_MSI(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_AER_RC_ERR_MSI    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_INTR_INTR_AER_RC_ERR_MSI(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_INTR_PME_MSI(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_INTR_INTR_PME_MSI        VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_INTR_INTR_PME_MSI(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_INTR_ENA  t_sz:1 ga:67, gw:38, ra:28, gc:1, rc:1  */
#define VTSS_CPU_PCIE_INTR_ENA    FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_SYS_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_SYS_ERR_ENA    VTSS_BIT(10U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_SYS_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA    VTSS_BIT(9U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_EARLY_LINK_DOWN_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA    VTSS_BIT(8U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_LTSSM_STATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_LINK_STATE_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_LINK_STATE_ENA    VTSS_BIT(7U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_LINK_STATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_PM_STATE_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_PM_STATE_ENA    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_PM_STATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_LINK_AUTO_BW_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_LINK_AUTO_BW_ENA    VTSS_BIT(4U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_LINK_AUTO_BW_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_LINK_BW_MGT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_LINK_BW_MGT_ENA    VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_LINK_BW_MGT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_LINK_EQ_REQ_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_LINK_EQ_REQ_ENA    VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_LINK_EQ_REQ_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_AER_RC_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_AER_RC_ERR_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_AER_RC_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_ENA_INTR_PME_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_INTR_ENA_INTR_PME_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_INTR_ENA_INTR_PME_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_INTR_IDENT  t_sz:1 ga:67, gw:38, ra:29, gc:1, rc:1  */
#define VTSS_CPU_PCIE_INTR_IDENT  FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_SYS_ERR_IDENT(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_SYS_ERR_IDENT    VTSS_BIT(20U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_SYS_ERR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT    VTSS_BIT(19U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_EARLY_LINK_DOWN_IDENT(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT    VTSS_BIT(18U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_LTSSM_STATE_IDENT(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT    VTSS_BIT(17U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_LINK_STATE_IDENT(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_PM_STATE_IDENT(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_LINK_AUTO_BW_IDENT(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_LINK_AUTO_BW_IDENT    VTSS_BIT(14U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_LINK_AUTO_BW_IDENT(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_LINK_BW_MGT_IDENT(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_LINK_BW_MGT_IDENT    VTSS_BIT(13U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_LINK_BW_MGT_IDENT(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_LINK_EQ_REQ_IDENT(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_LINK_EQ_REQ_IDENT    VTSS_BIT(12U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_LINK_EQ_REQ_IDENT(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_AER_RC_ERR_IDENT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_AER_RC_ERR_IDENT    VTSS_BIT(11U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_AER_RC_ERR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_AER_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,6U,5U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_AER_MSG_NUM    VTSS_ENCODE_BITMASK(6U,5U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_AER_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,6U,5U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_PME_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_PME_IDENT    VTSS_BIT(5U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_PME_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_CPU_PCIE_INTR_IDENT_INTR_PCIE_CAP_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_CPU_PCIE_INTR_IDENT_INTR_PCIE_CAP_MSG_NUM    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_CPU_PCIE_INTR_IDENT_INTR_PCIE_CAP_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* CPU_PCIE_MSIX_DBELL_LOW  t_sz:1 ga:67, gw:38, ra:30, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSIX_DBELL_LOW FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_CPU_PCIE_MSIX_DBELL_LOW_MSIX_DBELL_ADDR_LOW(x) (x)
#define VTSS_M_CPU_PCIE_MSIX_DBELL_LOW_MSIX_DBELL_ADDR_LOW    0xffffffffU
#define VTSS_X_CPU_PCIE_MSIX_DBELL_LOW_MSIX_DBELL_ADDR_LOW(x) (x)


/* CPU_PCIE_MSIX_DBELL_HIGH  t_sz:1 ga:67, gw:38, ra:31, gc:1, rc:1  */
#define VTSS_CPU_PCIE_MSIX_DBELL_HIGH FA_REG(VTSS_TO_CPU,67U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_CPU_PCIE_MSIX_DBELL_HIGH_MSIX_DBELL_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_CPU_PCIE_MSIX_DBELL_HIGH_MSIX_DBELL_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_CPU_PCIE_MSIX_DBELL_HIGH_MSIX_DBELL_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* CPU_PCIE_INTR_COMMON_CFG  t_sz:1 ga:67, gw:38, ra:32, gc:1, rc:2  */
#define VTSS_CPU_PCIE_INTR_COMMON_CFG(ri) FA_REG(VTSS_TO_CPU,67U,0U,0U,ri,32U,1U,2U)

#define VTSS_F_CPU_PCIE_INTR_COMMON_CFG_WAKEUP_ON_INTR_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_PCIE_INTR_COMMON_CFG_WAKEUP_ON_INTR_DIS    VTSS_BIT(3U)
#define VTSS_X_CPU_PCIE_INTR_COMMON_CFG_WAKEUP_ON_INTR_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_PCIE_INTR_COMMON_CFG_LEGACY_MODE_INTR_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_PCIE_INTR_COMMON_CFG_LEGACY_MODE_INTR_SEL    VTSS_BIT(2U)
#define VTSS_X_CPU_PCIE_INTR_COMMON_CFG_LEGACY_MODE_INTR_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_PCIE_INTR_COMMON_CFG_PCIE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_INTR_COMMON_CFG_PCIE_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_INTR_COMMON_CFG_PCIE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_COMMON_CFG_MSIX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_INTR_COMMON_CFG_MSIX_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_INTR_COMMON_CFG_MSIX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_INTR_CFG  t_sz:1 ga:67, gw:38, ra:34, gc:1, rc:2  */
#define VTSS_CPU_PCIE_INTR_CFG(ri) FA_REG(VTSS_TO_CPU,67U,0U,0U,ri,34U,1U,2U)

#define VTSS_F_CPU_PCIE_INTR_CFG_FUNCTION_NUMBER(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_CPU_PCIE_INTR_CFG_FUNCTION_NUMBER    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_CPU_PCIE_INTR_CFG_FUNCTION_NUMBER(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_CPU_PCIE_INTR_CFG_TRAFFIC_CLASS(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_CPU_PCIE_INTR_CFG_TRAFFIC_CLASS    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_CPU_PCIE_INTR_CFG_TRAFFIC_CLASS(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_CPU_PCIE_INTR_CFG_FALLING_VECTOR_VAL(x) VTSS_ENCODE_BITFIELD(x,13U,11U)
#define VTSS_M_CPU_PCIE_INTR_CFG_FALLING_VECTOR_VAL    VTSS_ENCODE_BITMASK(13U,11U)
#define VTSS_X_CPU_PCIE_INTR_CFG_FALLING_VECTOR_VAL(x) VTSS_EXTRACT_BITFIELD(x,13U,11U)

#define VTSS_F_CPU_PCIE_INTR_CFG_RISING_VECTOR_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,11U)
#define VTSS_M_CPU_PCIE_INTR_CFG_RISING_VECTOR_VAL    VTSS_ENCODE_BITMASK(2U,11U)
#define VTSS_X_CPU_PCIE_INTR_CFG_RISING_VECTOR_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,11U)

#define VTSS_F_CPU_PCIE_INTR_CFG_INTR_FALLING_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_INTR_CFG_INTR_FALLING_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_INTR_CFG_INTR_FALLING_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_CFG_INTR_RISING_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_INTR_CFG_INTR_RISING_ENA    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_INTR_CFG_INTR_RISING_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_PCIE_INTR_STAT  t_sz:1 ga:67, gw:38, ra:36, gc:1, rc:2  */
#define VTSS_CPU_PCIE_INTR_STAT(ri) FA_REG(VTSS_TO_CPU,67U,0U,0U,ri,36U,1U,2U)

#define VTSS_F_CPU_PCIE_INTR_STAT_INTR_PENDING_FALLING(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_PCIE_INTR_STAT_INTR_PENDING_FALLING    VTSS_BIT(1U)
#define VTSS_X_CPU_PCIE_INTR_STAT_INTR_PENDING_FALLING(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_PCIE_INTR_STAT_INTR_PENDING_RISING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_PCIE_INTR_STAT_INTR_PENDING_RISING    VTSS_BIT(0U)
#define VTSS_X_CPU_PCIE_INTR_STAT_INTR_PENDING_RISING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_INTR_RAW  t_sz:1 ga:105, gw:71, ra:0, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW         FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_INTR_RAW_INTR_RAW(x)          (x)
#define VTSS_M_CPU_INTR_RAW_INTR_RAW             0xffffffffU
#define VTSS_X_CPU_INTR_RAW_INTR_RAW(x)          (x)


/* CPU_INTR_RAW1  t_sz:1 ga:105, gw:71, ra:1, gc:1, rc:1  */
#define VTSS_CPU_INTR_RAW1        FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_INTR_RAW1_INTR_RAW1(x)        VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_RAW1_INTR_RAW1           VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_RAW1_INTR_RAW1(x)        VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_TRIGGER  t_sz:1 ga:105, gw:71, ra:2, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER_INTR_TRIGGER(x)  (x)
#define VTSS_M_CPU_INTR_TRIGGER_INTR_TRIGGER     0xffffffffU
#define VTSS_X_CPU_INTR_TRIGGER_INTR_TRIGGER(x)  (x)


/* CPU_INTR_TRIGGER1  t_sz:1 ga:105, gw:71, ra:4, gc:1, rc:2  */
#define VTSS_CPU_INTR_TRIGGER1(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_CPU_INTR_TRIGGER1_INTR_TRIGGER1(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_TRIGGER1_INTR_TRIGGER1    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_TRIGGER1_INTR_TRIGGER1(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_FORCE  t_sz:1 ga:105, gw:71, ra:6, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE       FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE_INTR_FORCE(x)      (x)
#define VTSS_M_CPU_INTR_FORCE_INTR_FORCE         0xffffffffU
#define VTSS_X_CPU_INTR_FORCE_INTR_FORCE(x)      (x)


/* CPU_INTR_FORCE1  t_sz:1 ga:105, gw:71, ra:7, gc:1, rc:1  */
#define VTSS_CPU_INTR_FORCE1      FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_CPU_INTR_FORCE1_INTR_FORCE1(x)    VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_FORCE1_INTR_FORCE1       VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_FORCE1_INTR_FORCE1(x)    VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_STICKY  t_sz:1 ga:105, gw:71, ra:8, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY      FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY_INTR_STICKY(x)    (x)
#define VTSS_M_CPU_INTR_STICKY_INTR_STICKY       0xffffffffU
#define VTSS_X_CPU_INTR_STICKY_INTR_STICKY(x)    (x)


/* CPU_INTR_STICKY1  t_sz:1 ga:105, gw:71, ra:9, gc:1, rc:1  */
#define VTSS_CPU_INTR_STICKY1     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_CPU_INTR_STICKY1_INTR_STICKY1(x)  VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_STICKY1_INTR_STICKY1     VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_STICKY1_INTR_STICKY1(x)  VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_BYPASS  t_sz:1 ga:105, gw:71, ra:10, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS      FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS_INTR_BYPASS(x)    (x)
#define VTSS_M_CPU_INTR_BYPASS_INTR_BYPASS       0xffffffffU
#define VTSS_X_CPU_INTR_BYPASS_INTR_BYPASS(x)    (x)


/* CPU_INTR_BYPASS1  t_sz:1 ga:105, gw:71, ra:11, gc:1, rc:1  */
#define VTSS_CPU_INTR_BYPASS1     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_CPU_INTR_BYPASS1_INTR_BYPASS1(x)  VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_BYPASS1_INTR_BYPASS1     VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_BYPASS1_INTR_BYPASS1(x)  VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_ENA  t_sz:1 ga:105, gw:71, ra:12, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA         FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_INTR_ENA(x)          (x)
#define VTSS_M_CPU_INTR_ENA_INTR_ENA             0xffffffffU
#define VTSS_X_CPU_INTR_ENA_INTR_ENA(x)          (x)


/* CPU_INTR_ENA1  t_sz:1 ga:105, gw:71, ra:13, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA1        FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_CPU_INTR_ENA1_INTR_ENA1(x)        VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_ENA1_INTR_ENA1           VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_ENA1_INTR_ENA1(x)        VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_ENA_CLR  t_sz:1 ga:105, gw:71, ra:14, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR_INTR_ENA_CLR(x)  (x)
#define VTSS_M_CPU_INTR_ENA_CLR_INTR_ENA_CLR     0xffffffffU
#define VTSS_X_CPU_INTR_ENA_CLR_INTR_ENA_CLR(x)  (x)


/* CPU_INTR_ENA_CLR1  t_sz:1 ga:105, gw:71, ra:15, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_CLR1    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_ENA_CLR1_INTR_ENA_CLR1(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_ENA_SET  t_sz:1 ga:105, gw:71, ra:16, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET_INTR_ENA_SET(x)  (x)
#define VTSS_M_CPU_INTR_ENA_SET_INTR_ENA_SET     0xffffffffU
#define VTSS_X_CPU_INTR_ENA_SET_INTR_ENA_SET(x)  (x)


/* CPU_INTR_ENA_SET1  t_sz:1 ga:105, gw:71, ra:17, gc:1, rc:1  */
#define VTSS_CPU_INTR_ENA_SET1    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_CPU_INTR_ENA_SET1_INTR_ENA_SET1(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_ENA_SET1_INTR_ENA_SET1    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_ENA_SET1_INTR_ENA_SET1(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_INTR_IDENT  t_sz:1 ga:105, gw:71, ra:18, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT       FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT_INTR_IDENT(x)      (x)
#define VTSS_M_CPU_INTR_IDENT_INTR_IDENT         0xffffffffU
#define VTSS_X_CPU_INTR_IDENT_INTR_IDENT(x)      (x)


/* CPU_INTR_IDENT1  t_sz:1 ga:105, gw:71, ra:19, gc:1, rc:1  */
#define VTSS_CPU_INTR_IDENT1      FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_CPU_INTR_IDENT1_INTR_IDENT1(x)    VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_INTR_IDENT1_INTR_IDENT1       VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_INTR_IDENT1_INTR_IDENT1(x)    VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_DST_INTR_MAP  t_sz:1 ga:105, gw:71, ra:20, gc:1, rc:2  */
#define VTSS_CPU_DST_INTR_MAP(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,20U,1U,2U)

#define VTSS_F_CPU_DST_INTR_MAP_DST_INTR_MAP(x)  (x)
#define VTSS_M_CPU_DST_INTR_MAP_DST_INTR_MAP     0xffffffffU
#define VTSS_X_CPU_DST_INTR_MAP_DST_INTR_MAP(x)  (x)


/* CPU_DST_INTR_MAP1  t_sz:1 ga:105, gw:71, ra:22, gc:1, rc:2  */
#define VTSS_CPU_DST_INTR_MAP1(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,22U,1U,2U)

#define VTSS_F_CPU_DST_INTR_MAP1_DST_INTR_MAP1(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_DST_INTR_MAP1_DST_INTR_MAP1    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_DST_INTR_MAP1_DST_INTR_MAP1(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_DST_INTR_IDENT  t_sz:1 ga:105, gw:71, ra:24, gc:1, rc:2  */
#define VTSS_CPU_DST_INTR_IDENT(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,24U,1U,2U)

#define VTSS_F_CPU_DST_INTR_IDENT_DST_INTR_IDENT(x) (x)
#define VTSS_M_CPU_DST_INTR_IDENT_DST_INTR_IDENT    0xffffffffU
#define VTSS_X_CPU_DST_INTR_IDENT_DST_INTR_IDENT(x) (x)


/* CPU_DST_INTR_IDENT1  t_sz:1 ga:105, gw:71, ra:26, gc:1, rc:2  */
#define VTSS_CPU_DST_INTR_IDENT1(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,26U,1U,2U)

#define VTSS_F_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1(x) VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1    VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_CPU_DST_INTR_IDENT1_DST_INTR_IDENT1(x) VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* CPU_EXT_SRC_INTR_POL  t_sz:1 ga:105, gw:71, ra:28, gc:1, rc:1  */
#define VTSS_CPU_EXT_SRC_INTR_POL FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_CPU_EXT_SRC_INTR_POL_EXT_SRC_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CPU_EXT_DST_INTR_POL  t_sz:1 ga:105, gw:71, ra:29, gc:1, rc:1  */
#define VTSS_CPU_EXT_DST_INTR_POL FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_CPU_EXT_DST_INTR_POL_EXT_DST_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CPU_EXT_DST_INTR_DRV  t_sz:1 ga:105, gw:71, ra:30, gc:1, rc:1  */
#define VTSS_CPU_EXT_DST_INTR_DRV FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_CPU_EXT_DST_INTR_DRV_EXT_DST_INTR_DRV(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* CPU_DEV_INTR_POL  t_sz:1 ga:105, gw:71, ra:31, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_POL     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_POL_DEV_INTR_POL(x)  (x)
#define VTSS_M_CPU_DEV_INTR_POL_DEV_INTR_POL     0xffffffffU
#define VTSS_X_CPU_DEV_INTR_POL_DEV_INTR_POL(x)  (x)


/* CPU_DEV_INTR_POL1  t_sz:1 ga:105, gw:71, ra:32, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_POL1    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_POL1_DEV_INTR_POL1(x) (x)
#define VTSS_M_CPU_DEV_INTR_POL1_DEV_INTR_POL1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_POL1_DEV_INTR_POL1(x) (x)


/* CPU_DEV_INTR_POL2  t_sz:1 ga:105, gw:71, ra:33, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_POL2    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_POL2_DEV_INTR_POL2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_POL2_DEV_INTR_POL2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_POL2_DEV_INTR_POL2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_RAW  t_sz:1 ga:105, gw:71, ra:34, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_RAW     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_RAW_DEV_INTR_RAW(x)  (x)
#define VTSS_M_CPU_DEV_INTR_RAW_DEV_INTR_RAW     0xffffffffU
#define VTSS_X_CPU_DEV_INTR_RAW_DEV_INTR_RAW(x)  (x)


/* CPU_DEV_INTR_RAW1  t_sz:1 ga:105, gw:71, ra:35, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_RAW1    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_RAW1_DEV_INTR_RAW1(x) (x)
#define VTSS_M_CPU_DEV_INTR_RAW1_DEV_INTR_RAW1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_RAW1_DEV_INTR_RAW1(x) (x)


/* CPU_DEV_INTR_RAW2  t_sz:1 ga:105, gw:71, ra:36, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_RAW2    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_RAW2_DEV_INTR_RAW2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_RAW2_DEV_INTR_RAW2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_RAW2_DEV_INTR_RAW2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_TRIGGER  t_sz:1 ga:105, gw:71, ra:37, gc:1, rc:2  */
#define VTSS_CPU_DEV_INTR_TRIGGER(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,37U,1U,2U)

#define VTSS_F_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER(x) (x)
#define VTSS_M_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_TRIGGER_DEV_INTR_TRIGGER(x) (x)


/* CPU_DEV_INTR_TRIGGER1  t_sz:1 ga:105, gw:71, ra:39, gc:1, rc:2  */
#define VTSS_CPU_DEV_INTR_TRIGGER1(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,39U,1U,2U)

#define VTSS_F_CPU_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1(x) (x)
#define VTSS_M_CPU_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_TRIGGER1_DEV_INTR_TRIGGER1(x) (x)


/* CPU_DEV_INTR_TRIGGER2  t_sz:1 ga:105, gw:71, ra:41, gc:1, rc:2  */
#define VTSS_CPU_DEV_INTR_TRIGGER2(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,41U,1U,2U)

#define VTSS_F_CPU_DEV_INTR_TRIGGER2_DEV_INTR_TRIGGER2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_TRIGGER2_DEV_INTR_TRIGGER2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_TRIGGER2_DEV_INTR_TRIGGER2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_STICKY  t_sz:1 ga:105, gw:71, ra:43, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_STICKY  FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY(x) (x)
#define VTSS_M_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_STICKY_DEV_INTR_STICKY(x) (x)


/* CPU_DEV_INTR_STICKY1  t_sz:1 ga:105, gw:71, ra:44, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_STICKY1 FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_STICKY1_DEV_INTR_STICKY1(x) (x)
#define VTSS_M_CPU_DEV_INTR_STICKY1_DEV_INTR_STICKY1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_STICKY1_DEV_INTR_STICKY1(x) (x)


/* CPU_DEV_INTR_STICKY2  t_sz:1 ga:105, gw:71, ra:45, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_STICKY2 FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_STICKY2_DEV_INTR_STICKY2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_STICKY2_DEV_INTR_STICKY2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_STICKY2_DEV_INTR_STICKY2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_BYPASS  t_sz:1 ga:105, gw:71, ra:46, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_BYPASS  FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS(x) (x)
#define VTSS_M_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_BYPASS_DEV_INTR_BYPASS(x) (x)


/* CPU_DEV_INTR_BYPASS1  t_sz:1 ga:105, gw:71, ra:47, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_BYPASS1 FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1(x) (x)
#define VTSS_M_CPU_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_BYPASS1_DEV_INTR_BYPASS1(x) (x)


/* CPU_DEV_INTR_BYPASS2  t_sz:1 ga:105, gw:71, ra:48, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_BYPASS2 FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_BYPASS2_DEV_INTR_BYPASS2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_BYPASS2_DEV_INTR_BYPASS2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_BYPASS2_DEV_INTR_BYPASS2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_ENA  t_sz:1 ga:105, gw:71, ra:49, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_ENA     FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_ENA_DEV_INTR_ENA(x)  (x)
#define VTSS_M_CPU_DEV_INTR_ENA_DEV_INTR_ENA     0xffffffffU
#define VTSS_X_CPU_DEV_INTR_ENA_DEV_INTR_ENA(x)  (x)


/* CPU_DEV_INTR_ENA1  t_sz:1 ga:105, gw:71, ra:50, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_ENA1    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_ENA1_DEV_INTR_ENA1(x) (x)
#define VTSS_M_CPU_DEV_INTR_ENA1_DEV_INTR_ENA1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_ENA1_DEV_INTR_ENA1(x) (x)


/* CPU_DEV_INTR_ENA2  t_sz:1 ga:105, gw:71, ra:51, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_ENA2    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_ENA2_DEV_INTR_ENA2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_ENA2_DEV_INTR_ENA2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_ENA2_DEV_INTR_ENA2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DEV_INTR_IDENT  t_sz:1 ga:105, gw:71, ra:52, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_IDENT   FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT(x) (x)
#define VTSS_M_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_IDENT_DEV_INTR_IDENT(x) (x)


/* CPU_DEV_INTR_IDENT1  t_sz:1 ga:105, gw:71, ra:53, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_IDENT1  FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_IDENT1_DEV_INTR_IDENT1(x) (x)
#define VTSS_M_CPU_DEV_INTR_IDENT1_DEV_INTR_IDENT1    0xffffffffU
#define VTSS_X_CPU_DEV_INTR_IDENT1_DEV_INTR_IDENT1(x) (x)


/* CPU_DEV_INTR_IDENT2  t_sz:1 ga:105, gw:71, ra:54, gc:1, rc:1  */
#define VTSS_CPU_DEV_INTR_IDENT2  FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_CPU_DEV_INTR_IDENT2_DEV_INTR_IDENT2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DEV_INTR_IDENT2_DEV_INTR_IDENT2    VTSS_BIT(0U)
#define VTSS_X_CPU_DEV_INTR_IDENT2_DEV_INTR_IDENT2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_KR6G_INTR_POL  t_sz:1 ga:105, gw:71, ra:55, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_POL    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_POL_KR6G_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_POL_KR6G_INTR_POL    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_POL_KR6G_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_RAW  t_sz:1 ga:105, gw:71, ra:56, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_RAW    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_RAW_KR6G_INTR_RAW(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_RAW_KR6G_INTR_RAW    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_RAW_KR6G_INTR_RAW(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_TRIGGER  t_sz:1 ga:105, gw:71, ra:57, gc:1, rc:2  */
#define VTSS_CPU_KR6G_INTR_TRIGGER(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,57U,1U,2U)

#define VTSS_F_CPU_KR6G_INTR_TRIGGER_KR6G_INTR_TRIGGER(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_TRIGGER_KR6G_INTR_TRIGGER    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_TRIGGER_KR6G_INTR_TRIGGER(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_STICKY  t_sz:1 ga:105, gw:71, ra:59, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_STICKY FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_STICKY_KR6G_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_STICKY_KR6G_INTR_STICKY    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_STICKY_KR6G_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_BYPASS  t_sz:1 ga:105, gw:71, ra:60, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_BYPASS FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_BYPASS_KR6G_INTR_BYPASS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_BYPASS_KR6G_INTR_BYPASS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_BYPASS_KR6G_INTR_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_ENA  t_sz:1 ga:105, gw:71, ra:61, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_ENA    FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_ENA_KR6G_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_ENA_KR6G_INTR_ENA    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_ENA_KR6G_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR6G_INTR_IDENT  t_sz:1 ga:105, gw:71, ra:62, gc:1, rc:1  */
#define VTSS_CPU_KR6G_INTR_IDENT  FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_CPU_KR6G_INTR_IDENT_KR6G_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_CPU_KR6G_INTR_IDENT_KR6G_INTR_IDENT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_CPU_KR6G_INTR_IDENT_KR6G_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* CPU_KR10G_INTR_POL  t_sz:1 ga:105, gw:71, ra:63, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_POL   FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_POL_KR10G_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_POL_KR10G_INTR_POL    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_POL_KR10G_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_RAW  t_sz:1 ga:105, gw:71, ra:64, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_RAW   FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_RAW_KR10G_INTR_RAW(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_RAW_KR10G_INTR_RAW    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_RAW_KR10G_INTR_RAW(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_TRIGGER  t_sz:1 ga:105, gw:71, ra:65, gc:1, rc:2  */
#define VTSS_CPU_KR10G_INTR_TRIGGER(ri) FA_REG(VTSS_TO_CPU,105U,0U,0U,ri,65U,1U,2U)

#define VTSS_F_CPU_KR10G_INTR_TRIGGER_KR10G_INTR_TRIGGER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_TRIGGER_KR10G_INTR_TRIGGER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_TRIGGER_KR10G_INTR_TRIGGER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_STICKY  t_sz:1 ga:105, gw:71, ra:67, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_STICKY FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_STICKY_KR10G_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_STICKY_KR10G_INTR_STICKY    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_STICKY_KR10G_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_BYPASS  t_sz:1 ga:105, gw:71, ra:68, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_BYPASS FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_BYPASS_KR10G_INTR_BYPASS(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_BYPASS_KR10G_INTR_BYPASS    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_BYPASS_KR10G_INTR_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_ENA  t_sz:1 ga:105, gw:71, ra:69, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_ENA   FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_ENA_KR10G_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_ENA_KR10G_INTR_ENA    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_ENA_KR10G_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_KR10G_INTR_IDENT  t_sz:1 ga:105, gw:71, ra:70, gc:1, rc:1  */
#define VTSS_CPU_KR10G_INTR_IDENT FA_REG(VTSS_TO_CPU,105U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_CPU_KR10G_INTR_IDENT_KR10G_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_CPU_KR10G_INTR_IDENT_KR10G_INTR_IDENT    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_CPU_KR10G_INTR_IDENT_KR10G_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* CPU_DDRCTRL_CLK  t_sz:1 ga:176, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_CPU_DDRCTRL_CLK      FA_REG(VTSS_TO_CPU,176U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDRPHY_APB_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDRPHY_CTL_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_APB_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_AXI_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_AXI_CLK_ENA    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_AXI_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRCTRL_CLK_DDR_CLK_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRCTRL_CLK_DDR_CLK_ENA       VTSS_BIT(0U)
#define VTSS_X_CPU_DDRCTRL_CLK_DDR_CLK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DDRCTRL_RST  t_sz:1 ga:176, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_CPU_DDRCTRL_RST      FA_REG(VTSS_TO_CPU,176U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRPHY_APB_RST(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRPHY_APB_RST    VTSS_BIT(4U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRPHY_APB_RST(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRPHY_CTL_RST(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRPHY_CTL_RST    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRPHY_CTL_RST(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_APB_RST(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_APB_RST       VTSS_BIT(2U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_APB_RST(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDR_AXI_RST(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDR_AXI_RST       VTSS_BIT(1U)
#define VTSS_X_CPU_DDRCTRL_RST_DDR_AXI_RST(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRCTRL_RST_DDRC_RST(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRCTRL_RST_DDRC_RST          VTSS_BIT(0U)
#define VTSS_X_CPU_DDRCTRL_RST_DDRC_RST(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DDRC_INTR_RAW_STAT  t_sz:1 ga:176, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_RAW_STAT FA_REG(VTSS_TO_CPU,176U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_DFI_ALERT_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_ECC_UNCORRECTED_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_ECC_CORRECTED_ERR_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_RAW_STAT_SBR_DONE_INTR_RAW_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DDRC_INTR_MASK  t_sz:1 ga:176, gw:5, ra:3, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_MASK   FA_REG(VTSS_TO_CPU,176U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_MASK_DFI_ALERT_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_MASK_ECC_UNCORRECTED_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_MASK_ECC_CORRECTED_ERR_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_MASK_SBR_DONE_INTR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* CPU_DDRC_INTR_MASKED_STAT  t_sz:1 ga:176, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_CPU_DDRC_INTR_MASKED_STAT FA_REG(VTSS_TO_CPU,176U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT    VTSS_BIT(3U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_DFI_ALERT_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT    VTSS_BIT(2U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_ECC_UNCORRECTED_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT    VTSS_BIT(1U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_ECC_CORRECTED_ERR_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT    VTSS_BIT(0U)
#define VTSS_X_CPU_DDRC_INTR_MASKED_STAT_SBR_DONE_INTR_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_ENA_CFG  t_sz:33 ga:0, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ENA_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_RX_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_RX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ENA_CFG_TX_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ENA_CFG_TX_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_MODE_CFG  t_sz:33 ga:0, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MODE_CFG(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_TUNNEL_PAUSE_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_PREAMBLE_CFG(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_MAC_IPG_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_XGMII_GEN_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_MODE_CFG_HIH_CRC_CHECK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_MAXLEN_CFG  t_sz:33 ga:0, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_MAXLEN_CFG(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN_TAG_CHK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV10G_MAC_MAXLEN_CFG_MAX_LEN     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV10G_MAC_MAXLEN_CFG_MAX_LEN(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV10G_MAC_NUM_TAGS_CFG  t_sz:33 ga:0, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_NUM_TAGS_CFG(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_MAC_NUM_TAGS_CFG_NUM_TAGS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_MAC_TAGS_CFG  t_sz:33 ga:0, gw:15, ra:4, gc:1, rc:3  */
#define VTSS_DEV10G_MAC_TAGS_CFG(target,ri) FA_REG(target,0U,0U,0U,ri,4U,1U,3U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ID        VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TAGS_CFG_TAG_ENA       VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TAGS_CFG_TAG_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* DEV10G_MAC_ADV_CHK_CFG  t_sz:33 ga:0, gw:15, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_ADV_CHK_CFG(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_EOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_EXT_SOP_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_SFD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_SHK_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_PRM_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_OOR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_ADV_CHK_CFG_INR_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LFS_CFG  t_sz:33 ga:0, gw:15, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LFS_CFG(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ    VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_UNIDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_USE_LEADING_EDGE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_SPURIOUS_Q_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LFS_CFG_LFS_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_LB_CFG  t_sz:33 ga:0, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_LB_CFG(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_LB_CFG_XGMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_RX_LANE_STICKY_0  t_sz:33 ga:0, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_0(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE3_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE2_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE1_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_0_LANE0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_RX_LANE_STICKY_1  t_sz:33 ga:0, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_RX_LANE_STICKY_1(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE7_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE6_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE5_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV10G_MAC_RX_LANE_STICKY_1_LANE4_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV10G_MAC_TX_MONITOR_STICKY  t_sz:33 ga:0, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_TX_MONITOR_STICKY(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LOCAL_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_REMOTE_ERR_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_LINK_INTERRUPTION_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_IDLE_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_TX_MONITOR_STICKY_DIS_STATE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MAC_STICKY  t_sz:33 ga:0, gw:15, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_MAC_STICKY(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_RX_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_MAC_STICKY_RX_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PMAC_STICKY  t_sz:33 ga:0, gw:15, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_STICKY(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_MISMATCH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_PREAM_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_NON_STD_PREAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_RX_MPLS_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PMAC_STICKY_PMAC_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_RX_SYMBOL_ERR_CNT  t_sz:33 ga:15, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SYMBOL_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SYMBOL_ERR_CNT_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_RX_PAUSE_CNT  t_sz:33 ga:15, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_PAUSE_CNT_RX_PAUSE_CNT(x) (x)


/* DEV10G_RX_UNSUP_OPCODE_CNT  t_sz:33 ga:15, gw:78, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNSUP_OPCODE_CNT(target) FA_REG(target,15U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNSUP_OPCODE_CNT_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_RX_UC_CNT  t_sz:33 ga:15, gw:78, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_UC_CNT_RX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_UC_CNT_RX_UC_CNT(x)     (x)


/* DEV10G_RX_MC_CNT  t_sz:33 ga:15, gw:78, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_MC_CNT_RX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_MC_CNT_RX_MC_CNT(x)     (x)


/* DEV10G_RX_BC_CNT  t_sz:33 ga:15, gw:78, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_RX_BC_CNT_RX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_RX_BC_CNT_RX_BC_CNT(x)     (x)


/* DEV10G_RX_CRC_ERR_CNT  t_sz:33 ga:15, gw:78, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_RX_CRC_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_CRC_ERR_CNT_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_RX_UNDERSIZE_CNT  t_sz:33 ga:15, gw:78, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNDERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNDERSIZE_CNT_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_RX_FRAGMENTS_CNT  t_sz:33 ga:15, gw:78, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_RX_FRAGMENTS_CNT(target) FA_REG(target,15U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_FRAGMENTS_CNT_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_RX_IN_RANGE_LEN_ERR_CNT  t_sz:33 ga:15, gw:78, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_RANGE_LEN_ERR_CNT_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:33 ga:15, gw:78, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OUT_OF_RANGE_LEN_ERR_CNT_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_RX_OVERSIZE_CNT  t_sz:33 ga:15, gw:78, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OVERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OVERSIZE_CNT_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_RX_JABBERS_CNT  t_sz:33 ga:15, gw:78, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_RX_JABBERS_CNT(target) FA_REG(target,15U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_JABBERS_CNT_RX_JABBERS_CNT(x) (x)


/* DEV10G_RX_SIZE64_CNT  t_sz:33 ga:15, gw:78, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE64_CNT_RX_SIZE64_CNT(x) (x)


/* DEV10G_RX_SIZE65TO127_CNT  t_sz:33 ga:15, gw:78, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE65TO127_CNT_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_RX_SIZE128TO255_CNT  t_sz:33 ga:15, gw:78, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE128TO255_CNT_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_RX_SIZE256TO511_CNT  t_sz:33 ga:15, gw:78, ra:16, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE256TO511_CNT_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_RX_SIZE512TO1023_CNT  t_sz:33 ga:15, gw:78, ra:17, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE512TO1023_CNT_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_RX_SIZE1024TO1518_CNT  t_sz:33 ga:15, gw:78, ra:18, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1024TO1518_CNT_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_RX_SIZE1519TOMAX_CNT  t_sz:33 ga:15, gw:78, ra:19, gc:1, rc:1  */
#define VTSS_DEV10G_RX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_SIZE1519TOMAX_CNT_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_IPG_SHRINK_CNT  t_sz:33 ga:15, gw:78, ra:20, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IPG_SHRINK_CNT(target) FA_REG(target,15U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IPG_SHRINK_CNT_RX_IPG_SHRINK_CNT(x) (x)


/* DEV10G_TX_PAUSE_CNT  t_sz:33 ga:15, gw:78, ra:21, gc:1, rc:1  */
#define VTSS_DEV10G_TX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_PAUSE_CNT_TX_PAUSE_CNT(x) (x)


/* DEV10G_TX_UC_CNT  t_sz:33 ga:15, gw:78, ra:22, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_UC_CNT_TX_UC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_UC_CNT_TX_UC_CNT(x)     (x)


/* DEV10G_TX_MC_CNT  t_sz:33 ga:15, gw:78, ra:23, gc:1, rc:1  */
#define VTSS_DEV10G_TX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_MC_CNT_TX_MC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_MC_CNT_TX_MC_CNT(x)     (x)


/* DEV10G_TX_BC_CNT  t_sz:33 ga:15, gw:78, ra:24, gc:1, rc:1  */
#define VTSS_DEV10G_TX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)
#define VTSS_M_DEV10G_TX_BC_CNT_TX_BC_CNT        0xffffffffU
#define VTSS_X_DEV10G_TX_BC_CNT_TX_BC_CNT(x)     (x)


/* DEV10G_TX_SIZE64_CNT  t_sz:33 ga:15, gw:78, ra:25, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE64_CNT_TX_SIZE64_CNT(x) (x)


/* DEV10G_TX_SIZE65TO127_CNT  t_sz:33 ga:15, gw:78, ra:26, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE65TO127_CNT_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_TX_SIZE128TO255_CNT  t_sz:33 ga:15, gw:78, ra:27, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE128TO255_CNT_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_TX_SIZE256TO511_CNT  t_sz:33 ga:15, gw:78, ra:28, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE256TO511_CNT_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_TX_SIZE512TO1023_CNT  t_sz:33 ga:15, gw:78, ra:29, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE512TO1023_CNT_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_TX_SIZE1024TO1518_CNT  t_sz:33 ga:15, gw:78, ra:30, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1024TO1518_CNT_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_TX_SIZE1519TOMAX_CNT  t_sz:33 ga:15, gw:78, ra:31, gc:1, rc:1  */
#define VTSS_DEV10G_TX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_SIZE1519TOMAX_CNT_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_RX_ALIGNMENT_LOST_CNT  t_sz:33 ga:15, gw:78, ra:32, gc:1, rc:1  */
#define VTSS_DEV10G_RX_ALIGNMENT_LOST_CNT(target) FA_REG(target,15U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_ALIGNMENT_LOST_CNT_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_RX_TAGGED_FRMS_CNT  t_sz:33 ga:15, gw:78, ra:33, gc:1, rc:1  */
#define VTSS_DEV10G_RX_TAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_TAGGED_FRMS_CNT_RX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_RX_UNTAGGED_FRMS_CNT  t_sz:33 ga:15, gw:78, ra:34, gc:1, rc:1  */
#define VTSS_DEV10G_RX_UNTAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_UNTAGGED_FRMS_CNT_RX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_TAGGED_FRMS_CNT  t_sz:33 ga:15, gw:78, ra:35, gc:1, rc:1  */
#define VTSS_DEV10G_TX_TAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_TAGGED_FRMS_CNT_TX_TAGGED_FRMS_CNT(x) (x)


/* DEV10G_TX_UNTAGGED_FRMS_CNT  t_sz:33 ga:15, gw:78, ra:36, gc:1, rc:1  */
#define VTSS_DEV10G_TX_UNTAGGED_FRMS_CNT(target) FA_REG(target,15U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)
#define VTSS_M_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_UNTAGGED_FRMS_CNT_TX_UNTAGGED_FRMS_CNT(x) (x)


/* DEV10G_PMAC_RX_SYMBOL_ERR_CNT  t_sz:33 ga:15, gw:78, ra:37, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SYMBOL_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SYMBOL_ERR_CNT_PMAC_RX_SYMBOL_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_PAUSE_CNT  t_sz:33 ga:15, gw:78, ra:38, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_PAUSE_CNT_PMAC_RX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_RX_UNSUP_OPCODE_CNT  t_sz:33 ga:15, gw:78, ra:39, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT(target) FA_REG(target,15U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNSUP_OPCODE_CNT_PMAC_RX_UNSUP_OPCODE_CNT(x) (x)


/* DEV10G_PMAC_RX_UC_CNT  t_sz:33 ga:15, gw:78, ra:40, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UC_CNT_PMAC_RX_UC_CNT(x) (x)


/* DEV10G_PMAC_RX_MC_CNT  t_sz:33 ga:15, gw:78, ra:41, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_MC_CNT_PMAC_RX_MC_CNT(x) (x)


/* DEV10G_PMAC_RX_BC_CNT  t_sz:33 ga:15, gw:78, ra:42, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BC_CNT_PMAC_RX_BC_CNT(x) (x)


/* DEV10G_PMAC_RX_CRC_ERR_CNT  t_sz:33 ga:15, gw:78, ra:43, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_CRC_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_CRC_ERR_CNT_PMAC_RX_CRC_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_UNDERSIZE_CNT  t_sz:33 ga:15, gw:78, ra:44, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_UNDERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_UNDERSIZE_CNT_PMAC_RX_UNDERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_FRAGMENTS_CNT  t_sz:33 ga:15, gw:78, ra:45, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_FRAGMENTS_CNT(target) FA_REG(target,15U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_FRAGMENTS_CNT_PMAC_RX_FRAGMENTS_CNT(x) (x)


/* DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT  t_sz:33 ga:15, gw:78, ra:46, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_IN_RANGE_LEN_ERR_CNT_PMAC_RX_IN_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT  t_sz:33 ga:15, gw:78, ra:47, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT_PMAC_RX_OUT_OF_RANGE_LEN_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_OVERSIZE_CNT  t_sz:33 ga:15, gw:78, ra:48, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OVERSIZE_CNT(target) FA_REG(target,15U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OVERSIZE_CNT_PMAC_RX_OVERSIZE_CNT(x) (x)


/* DEV10G_PMAC_RX_JABBERS_CNT  t_sz:33 ga:15, gw:78, ra:49, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_JABBERS_CNT(target) FA_REG(target,15U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_JABBERS_CNT_PMAC_RX_JABBERS_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE64_CNT  t_sz:33 ga:15, gw:78, ra:50, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE64_CNT_PMAC_RX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE65TO127_CNT  t_sz:33 ga:15, gw:78, ra:51, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE65TO127_CNT_PMAC_RX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE128TO255_CNT  t_sz:33 ga:15, gw:78, ra:52, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE128TO255_CNT_PMAC_RX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE256TO511_CNT  t_sz:33 ga:15, gw:78, ra:53, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE256TO511_CNT_PMAC_RX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE512TO1023_CNT  t_sz:33 ga:15, gw:78, ra:54, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE512TO1023_CNT_PMAC_RX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1024TO1518_CNT  t_sz:33 ga:15, gw:78, ra:55, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1024TO1518_CNT_PMAC_RX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_RX_SIZE1519TOMAX_CNT  t_sz:33 ga:15, gw:78, ra:56, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_SIZE1519TOMAX_CNT_PMAC_RX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_TX_PAUSE_CNT  t_sz:33 ga:15, gw:78, ra:57, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_PAUSE_CNT(target) FA_REG(target,15U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_PAUSE_CNT_PMAC_TX_PAUSE_CNT(x) (x)


/* DEV10G_PMAC_TX_UC_CNT  t_sz:33 ga:15, gw:78, ra:58, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_UC_CNT(target) FA_REG(target,15U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_UC_CNT_PMAC_TX_UC_CNT(x) (x)


/* DEV10G_PMAC_TX_MC_CNT  t_sz:33 ga:15, gw:78, ra:59, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_MC_CNT(target) FA_REG(target,15U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_MC_CNT_PMAC_TX_MC_CNT(x) (x)


/* DEV10G_PMAC_TX_BC_CNT  t_sz:33 ga:15, gw:78, ra:60, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_BC_CNT(target) FA_REG(target,15U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_BC_CNT_PMAC_TX_BC_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE64_CNT  t_sz:33 ga:15, gw:78, ra:61, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE64_CNT(target) FA_REG(target,15U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE64_CNT_PMAC_TX_SIZE64_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE65TO127_CNT  t_sz:33 ga:15, gw:78, ra:62, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE65TO127_CNT(target) FA_REG(target,15U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE65TO127_CNT_PMAC_TX_SIZE65TO127_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE128TO255_CNT  t_sz:33 ga:15, gw:78, ra:63, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE128TO255_CNT(target) FA_REG(target,15U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE128TO255_CNT_PMAC_TX_SIZE128TO255_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE256TO511_CNT  t_sz:33 ga:15, gw:78, ra:64, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE256TO511_CNT(target) FA_REG(target,15U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE256TO511_CNT_PMAC_TX_SIZE256TO511_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE512TO1023_CNT  t_sz:33 ga:15, gw:78, ra:65, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE512TO1023_CNT(target) FA_REG(target,15U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE512TO1023_CNT_PMAC_TX_SIZE512TO1023_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1024TO1518_CNT  t_sz:33 ga:15, gw:78, ra:66, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1024TO1518_CNT(target) FA_REG(target,15U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1024TO1518_CNT_PMAC_TX_SIZE1024TO1518_CNT(x) (x)


/* DEV10G_PMAC_TX_SIZE1519TOMAX_CNT  t_sz:33 ga:15, gw:78, ra:67, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT(target) FA_REG(target,15U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_SIZE1519TOMAX_CNT_PMAC_TX_SIZE1519TOMAX_CNT(x) (x)


/* DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT  t_sz:33 ga:15, gw:78, ra:68, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT(target) FA_REG(target,15U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_ALIGNMENT_LOST_CNT_PMAC_RX_ALIGNMENT_LOST_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_ERR_CNT  t_sz:33 ga:15, gw:78, ra:69, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_ERR_CNT_MM_RX_ASSEMBLY_ERR_CNT(x) (x)


/* DEV10G_MM_RX_SMD_ERR_CNT  t_sz:33 ga:15, gw:78, ra:70, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_SMD_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_SMD_ERR_CNT_MM_RX_SMD_ERR_CNT(x) (x)


/* DEV10G_MM_RX_ASSEMBLY_OK_CNT  t_sz:33 ga:15, gw:78, ra:71, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_ASSEMBLY_OK_CNT(target) FA_REG(target,15U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_ASSEMBLY_OK_CNT_MM_RX_ASSEMBLY_OK_CNT(x) (x)


/* DEV10G_MM_RX_MERGE_FRAG_CNT  t_sz:33 ga:15, gw:78, ra:72, gc:1, rc:1  */
#define VTSS_DEV10G_MM_RX_MERGE_FRAG_CNT(target) FA_REG(target,15U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)
#define VTSS_M_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_RX_MERGE_FRAG_CNT_MM_RX_MERGE_FRAG_CNT(x) (x)


/* DEV10G_MM_TX_PFRAGMENT_CNT  t_sz:33 ga:15, gw:78, ra:73, gc:1, rc:1  */
#define VTSS_DEV10G_MM_TX_PFRAGMENT_CNT(target) FA_REG(target,15U,0U,0U,0U,73U,1U,1U)

#define VTSS_F_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)
#define VTSS_M_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT    0xffffffffU
#define VTSS_X_DEV10G_MM_TX_PFRAGMENT_CNT_MM_TX_PFRAGMENT_CNT(x) (x)


/* DEV10G_RX_HIH_CKSM_ERR_CNT  t_sz:33 ga:15, gw:78, ra:74, gc:1, rc:1  */
#define VTSS_DEV10G_RX_HIH_CKSM_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,74U,1U,1U)

#define VTSS_F_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_HIH_CKSM_ERR_CNT_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_RX_XGMII_PROT_ERR_CNT  t_sz:33 ga:15, gw:78, ra:75, gc:1, rc:1  */
#define VTSS_DEV10G_RX_XGMII_PROT_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,75U,1U,1U)

#define VTSS_F_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_XGMII_PROT_ERR_CNT_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT  t_sz:33 ga:15, gw:78, ra:76, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_HIH_CKSM_ERR_CNT_PMAC_RX_HIH_CKSM_ERR_CNT(x) (x)


/* DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT  t_sz:33 ga:15, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT(target) FA_REG(target,15U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_XGMII_PROT_ERR_CNT_PMAC_RX_XGMII_PROT_ERR_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_IN_BYTES_CNT_RX_IN_BYTES_CNT(x) (x)


/* DEV10G_RX_IN_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_RX_IN_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_IN_BYTES_MSB_CNT_RX_IN_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_OK_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_OK_BYTES_CNT_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_RX_OK_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_RX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_OK_BYTES_MSB_CNT_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_RX_BAD_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_RX_BAD_BYTES_CNT_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_RX_BAD_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_RX_BAD_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_RX_BAD_BYTES_MSB_CNT_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OUT_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OUT_BYTES_CNT_TX_OUT_BYTES_CNT(x) (x)


/* DEV10G_TX_OUT_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OUT_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OUT_BYTES_MSB_CNT_TX_OUT_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_TX_OK_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_TX_OK_BYTES_CNT_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_TX_OK_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_TX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_TX_OK_BYTES_MSB_CNT_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_OK_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_CNT_PMAC_RX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_OK_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_OK_BYTES_MSB_CNT_PMAC_RX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_RX_BAD_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_CNT_PMAC_RX_BAD_BYTES_CNT(x) (x)


/* DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_RX_BAD_BYTES_MSB_CNT_PMAC_RX_BAD_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PMAC_TX_OK_BYTES_CNT  t_sz:33 ga:93, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_CNT(target) FA_REG(target,93U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT    0xffffffffU
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_CNT_PMAC_TX_OK_BYTES_CNT(x) (x)


/* DEV10G_PMAC_TX_OK_BYTES_MSB_CNT  t_sz:33 ga:93, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT(target) FA_REG(target,93U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_PMAC_TX_OK_BYTES_MSB_CNT_PMAC_TX_OK_BYTES_MSB_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_DEV_RST_CTRL  t_sz:33 ga:109, gw:13, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RST_CTRL(target) FA_REG(target,109U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA    VTSS_BIT(28U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PARDET_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS    VTSS_BIT(27U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MUXED_USXGMII_NETWORK_PORTS(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_ENCODE_BITFIELD(x,23U,2U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL    VTSS_ENCODE_BITMASK(23U,2U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SERDES_SPEED_SEL(x) VTSS_EXTRACT_BITFIELD(x,23U,2U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_SPEED_SEL     VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_SPEED_SEL(x)  VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_TX_RST    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_PCS_RX_RST    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_PCS_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_TX_RST    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_RST_CTRL_MAC_RX_RST    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_RST_CTRL_MAC_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_PORT_PROTECT  t_sz:33 ga:109, gw:13, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PORT_PROTECT(target) FA_REG(target,109U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_LB_CFG  t_sz:33 ga:109, gw:13, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_LB_CFG(target) FA_REG(target,109U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_DEV_LB_CFG_TAXI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_TX_RADAPT_CFG  t_sz:33 ga:109, gw:13, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_TX_RADAPT_CFG(target) FA_REG(target,109U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_DEV_MISC_CFG  t_sz:33 ga:109, gw:13, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_MISC_CFG(target) FA_REG(target,109U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_TX_FCS_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR    VTSS_BIT(13U)
#define VTSS_X_DEV10G_DEV_MISC_CFG_RX_RESYNC_MAX_FILL_LVL_CLR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

/* DEV10G_PTP_STAMPER_CFG  t_sz:33 ga:109, gw:13, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_STAMPER_CFG(target) FA_REG(target,109U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_TX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEV10G_PTP_STAMPER_CFG_PTP_RX_SFT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEV10G_DEV_STICKY  t_sz:33 ga:109, gw:13, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_STICKY(target) FA_REG(target,109U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_RESYNC_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_SOF_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_RX_EOF_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV10G_DEV_STICKY_RX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* DEV10G_INTR  t_sz:33 ga:109, gw:13, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_INTR(target)  FA_REG(target,109U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_AN_PAGE_RX_INTR       VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_AN_PAGE_RX_INTR(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_UP_INTR       VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_AN_LINK_UP_INTR(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_AN_LINK_DWN_INTR      VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_AN_LINK_DWN_INTR(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_USXGMII_RADAPT_INTR    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_USXGMII_RADAPT_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_BR_INTR         VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_SD10G_BR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_SSF_INTR        VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_SD10G_SSF_INTR(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_SD10G_KR_INTR         VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_SD10G_KR_INTR(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_PCS_BR_INTR           VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_PCS_BR_INTR(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_TX_LPI_INTR           VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_TX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_RX_LPI_INTR           VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_RX_LPI_INTR(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_LINK_UP_INTR          VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_LINK_UP_INTR(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_LINK_DWN_INTR         VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_LINK_DWN_INTR(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_ENA  t_sz:33 ga:109, gw:13, ra:8, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_ENA(target) FA_REG(target,109U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_ENA_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_ENA_AN_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_SSF_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_ENA_SD10G_KR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_ENA_PCS_BR_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_ENA_PCS_BR_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_ENA_TX_LPI_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_ENA_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_ENA_RX_LPI_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_ENA_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_ENA_LINK_DWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_INTR_IDENT  t_sz:33 ga:109, gw:13, ra:9, gc:1, rc:1  */
#define VTSS_DEV10G_INTR_IDENT(target) FA_REG(target,109U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(11U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(10U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT    VTSS_BIT(9U)
#define VTSS_X_DEV10G_INTR_IDENT_AN_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV10G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT    VTSS_BIT(7U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_SSF_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV10G_INTR_IDENT_SD10G_KR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV10G_INTR_IDENT_PCS_BR_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV10G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV10G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_INTR_IDENT_LINK_DWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_RX_STATUS  t_sz:33 ga:109, gw:13, ra:10, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_RX_STATUS(target) FA_REG(target,109U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_DEV_RX_STATUS_RX_RESYNC_MAX_FILL_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_EEE_CFG  t_sz:33 ga:109, gw:13, ra:11, gc:1, rc:1  */
#define VTSS_DEV10G_EEE_CFG(target) FA_REG(target,109U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_ENA            VTSS_BIT(22U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_ENA(x)         VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_AGE      VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_AGE(x)   VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV10G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_EEE_CFG_PORT_LPI           VTSS_BIT(0U)
#define VTSS_X_DEV10G_EEE_CFG_PORT_LPI(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PFC_PAUSE_MODE_CTRL  t_sz:33 ga:109, gw:13, ra:12, gc:1, rc:1  */
#define VTSS_DEV10G_PFC_PAUSE_MODE_CTRL(target) FA_REG(target,109U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PFC_PAUSE_MODE_CTRL_PFC_PAUSE_MODE_SELECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_CFG  t_sz:33 ga:122, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_CFG(target) FA_REG(target,122U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_CFG_PCS25G_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_CFG_PCS25G_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_SD_CFG  t_sz:33 ga:122, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_SD_CFG(target) FA_REG(target,122U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_SEL       VTSS_BIT(8U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_SEL(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_POL       VTSS_BIT(4U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_POL(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_SD_CFG_SD_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_SD_CFG_SD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_STATUS  t_sz:33 ga:122, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_STATUS(target) FA_REG(target,122U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_HI_BER       VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_STATUS_HI_BER(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_BLOCK_LOCK    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_STATUS_ALIGN_DONE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_STATUS_ALIGN_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_FEC74_CFG  t_sz:33 ga:122, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CFG(target) FA_REG(target,122U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ERR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_CFG_FEC74_ENA_RX(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_FEC74_STATUS  t_sz:33 ga:122, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_STATUS(target) FA_REG(target,122U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_FEC74_STATUS_FEC74_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PCS25G_FEC74_CERR_CNT  t_sz:33 ga:122, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_CERR_CNT(target) FA_REG(target,122U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_CERR_CNT_FEC74_CERR_CNT(x) (x)


/* DEV10G_PCS25G_FEC74_NCERR_CNT  t_sz:33 ga:122, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_FEC74_NCERR_CNT(target) FA_REG(target,122U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)
#define VTSS_M_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT    0xffffffffU
#define VTSS_X_DEV10G_PCS25G_FEC74_NCERR_CNT_FEC74_NCERR_CNT(x) (x)


/* DEV10G_PCS25G_RSFEC_CFG  t_sz:33 ga:122, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_DEV10G_PCS25G_RSFEC_CFG(target) FA_REG(target,122U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_RADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PCS25G_RSFEC_CFG_FEC91_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_ENABLE_CONFIG  t_sz:33 ga:130, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_ENABLE_CONFIG(target) FA_REG(target,130U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_TX_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_TX_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_ENABLE_CONFIG_MM_RX_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_ENABLE_CONFIG_MM_RX_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_VERIF_CONFIG  t_sz:33 ga:130, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_VERIF_CONFIG(target) FA_REG(target,130U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV10G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_MM_STATUS  t_sz:33 ga:132, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_MM_STATUS(target) FA_REG(target,132U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV10G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV10G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV10G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV10G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_ANEG_CFG  t_sz:33 ga:133, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_CFG(target) FA_REG(target,133U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_ANEG_STATUS  t_sz:33 ga:133, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_ANEG_STATUS(target) FA_REG(target,133U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS    VTSS_BIT(5U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_PR     VTSS_BIT(2U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_PR(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_SD_CFG  t_sz:33 ga:133, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_SD_CFG(target) FA_REG(target,133U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_USXGMII_PCS_STATUS  t_sz:33 ga:133, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_USXGMII_PCS_STATUS(target) FA_REG(target,133U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV10G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_PTP_CFG  t_sz:33 ga:137, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_CFG(target) FA_REG(target,137U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV10G_PTP_CFG_PCH_SUB_PORT_ID    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV10G_PTP_CFG_PCH_SUB_PORT_ID(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_ENA            VTSS_BIT(7U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_ENA(x)         VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_DOM            VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_DOM(x)         VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_TX_ENA     VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PTP_CFG_PTP_PCH_RX_MODE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PTP_CFG_PTP_PCH_RX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PTP_RXDLY_CFG  t_sz:33 ga:137, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_RXDLY_CFG(target) FA_REG(target,137U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_TXDLY_CFG  t_sz:33 ga:137, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_TXDLY_CFG(target) FA_REG(target,137U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV10G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV10G_PTP_PREDICT_CFG  t_sz:33 ga:137, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_PREDICT_CFG(target) FA_REG(target,137U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV10G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV10G_PTP_EVENTS  t_sz:33 ga:137, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_DEV10G_PTP_EVENTS(target) FA_REG(target,137U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_CF_TOO_BIG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_CF_TOO_BIG_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV10G_PTP_EVENTS_CF_TOO_BIG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV10G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV10G_DEV_TX_CFG  t_sz:33 ga:137, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_TX_CFG(target) FA_REG(target,137U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY      VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY(x)   VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV10G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV10G_DEV_PFRAME_CFG  t_sz:33 ga:137, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEV10G_DEV_PFRAME_CFG(target) FA_REG(target,137U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV10G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV10G_PHAD_CTRL  t_sz:33 ga:144, gw:2, ra:0, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CTRL(target,gi) FA_REG(target,144U,gi,2U,0U,0U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_ENA         VTSS_BIT(7U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV10G_PHAD_CTRL_PHAD_FAILED      VTSS_BIT(6U)
#define VTSS_X_DEV10G_PHAD_CTRL_PHAD_FAILED(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV10G_PHAD_CTRL_REDUCED_RES(x)   VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_REDUCED_RES      VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_REDUCED_RES(x)   VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV10G_PHAD_CTRL_LOCK_ACC         VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV10G_PHAD_CTRL_LOCK_ACC(x)      VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV10G_PHAD_CYC_STAT  t_sz:33 ga:144, gw:2, ra:1, gc:2, rc:1  */
#define VTSS_DEV10G_PHAD_CYC_STAT(target,gi) FA_REG(target,144U,gi,2U,0U,1U,2U,1U)

#define VTSS_F_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV10G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV1G_DEV_RST_CTRL  t_sz:65 ga:0, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_RST_CTRL(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS    VTSS_BIT(23U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USXGMII_OSET_FILTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_SPEED_SEL      VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_SPEED_SEL(x)   VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST    VTSS_BIT(17U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USX_PCS_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST    VTSS_BIT(16U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_USX_PCS_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_TX_RST     VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_PCS_RX_RST     VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_PCS_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_TX_RST     VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_TX_RST(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_RST_CTRL_MAC_RX_RST     VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_RST_CTRL_MAC_RX_RST(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_STICKY  t_sz:65 ga:0, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_STICKY(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(18U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(17U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_OFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY    VTSS_BIT(15U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_RADAPT_FIFO_UFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_SD_STICKY        VTSS_BIT(14U)
#define VTSS_X_DEV1G_DEV_STICKY_SD_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_TAXI_PROT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(11U)
#define VTSS_X_DEV1G_DEV_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_RX_OFLW_STICKY    VTSS_BIT(10U)
#define VTSS_X_DEV1G_DEV_STICKY_RX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_EOF_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_SOF_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_STICKY_TX_UFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_STICKY_TX_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_DBG_CFG  t_sz:65 ga:0, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_DBG_CFG(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_PRE_CNT_OFLW_ID(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_TX_BUF_HIGH_WM(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_FCS_UPDATE_CFG(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS     VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_IFG_LEN_DIS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_DBG_CFG_BACKOFF_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_PORT_PROTECT  t_sz:65 ga:0, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PORT_PROTECT(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ID(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_PORT_PROTECT_PORT_PROTECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_LB_CFG  t_sz:65 ga:0, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_LB_CFG(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV_LB_CFG_TAXI_LB_ENA      VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV_LB_CFG_TAXI_LB_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_TX_RADAPT_CFG  t_sz:65 ga:0, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_TX_RADAPT_CFG(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_USXGMII_TX_RADAPT_CFG_TX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_USXGMII_GMII_XGMII_MAP_CFG  t_sz:65 ga:0, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_GMII_XGMII_MAP_CFG(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,4U,7U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ    VTSS_ENCODE_BITMASK(4U,7U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_NON_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,4U,7U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MAX_FAULT_SEQ(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_UNIDIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_GMII_XGMII_MAP_CFG_LFS_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_RX_RADAPT_CFG  t_sz:65 ga:0, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_RX_RADAPT_CFG(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS    VTSS_BIT(31U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH    VTSS_BIT(28U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_FIFO_FLUSH(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_MIN_IFG(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_ADD_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_USXGMII_RX_RADAPT_CFG_RX_RADAPT_DROP_LVL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_EEE_CFG  t_sz:65 ga:0, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_EEE_CFG(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_ENA             VTSS_BIT(22U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_ENA(x)          VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_AGE       VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_AGE(x)    VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_WAKEUP(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DEV1G_EEE_CFG_EEE_TIMER_HOLDOFF(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_EEE_CFG_PORT_LPI            VTSS_BIT(0U)
#define VTSS_X_DEV1G_EEE_CFG_PORT_LPI(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_ANEG_CFG  t_sz:65 ga:9, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_ANEG_CFG(target) FA_REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_LINK_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_BLK_LCK_HYS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_ANEG_CFG_ANEG_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_ANEG_STATUS  t_sz:65 ga:9, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_ANEG_STATUS(target) FA_REG(target,9U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS    VTSS_BIT(5U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_LINK_DOWN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_PR(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_PR      VTSS_BIT(2U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_PR(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_PCS_SD_CFG  t_sz:65 ga:9, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_PCS_SD_CFG(target) FA_REG(target,9U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_DEV1G_USXGMII_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_USXGMII_PCS_STATUS  t_sz:65 ga:9, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_USXGMII_PCS_STATUS(target) FA_REG(target,9U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV1G_USXGMII_PCS_STATUS_USXGMII_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_ENA_CFG  t_sz:65 ga:13, gw:9, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ENA_CFG(target) FA_REG(target,13U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_RX_ENA          VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_RX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ENA_CFG_TX_ENA          VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ENA_CFG_TX_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_MODE_CFG  t_sz:65 ga:13, gw:9, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MODE_CFG(target) FA_REG(target,13U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_GIGA_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_MODE_CFG_FDX_ENA        VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_MODE_CFG_FDX_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_MAXLEN_CFG  t_sz:65 ga:13, gw:9, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_MAXLEN_CFG(target) FA_REG(target,13U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_MAXLEN_CFG_MAX_LEN      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_MAXLEN_CFG_MAX_LEN(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_TAGS_CFG  t_sz:65 ga:13, gw:9, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG(target) FA_REG(target,13U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_TAG_ID         VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_TAG_ID(x)      VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_PB_ENA         VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_PB_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG_VLAN_AWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_TAGS_CFG2  t_sz:65 ga:13, gw:9, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_TAGS_CFG2(target) FA_REG(target,13U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID3       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID3(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_MAC_TAGS_CFG2_TAG_ID2       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_MAC_TAGS_CFG2_TAG_ID2(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_MAC_ADV_CHK_CFG  t_sz:65 ga:13, gw:9, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_ADV_CHK_CFG(target) FA_REG(target,13U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MAC_IFG_CFG  t_sz:65 ga:13, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_IFG_CFG(target) FA_REG(target,13U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK    VTSS_BIT(17U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RESTORE_OLD_IPG_CHECK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_TX_IFG          VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_TX_IFG(x)       VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG2         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG2(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV1G_MAC_IFG_CFG_RX_IFG1         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV1G_MAC_IFG_CFG_RX_IFG1(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV1G_MAC_HDX_CFG  t_sz:65 ga:13, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_HDX_CFG(target) FA_REG(target,13U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC    VTSS_BIT(26U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_BYPASS_COL_SYNC(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED            VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED(x)         VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_SEED_LOAD       VTSS_BIT(12U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_SEED_LOAD(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_RETRY_AFTER_EXC_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEV1G_MAC_HDX_CFG_LATE_COL_POS    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEV1G_MAC_HDX_CFG_LATE_COL_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEV1G_MAC_STICKY  t_sz:65 ga:13, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_MAC_STICKY(target) FA_REG(target,13U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY    VTSS_BIT(9U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_IPG_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_PREAM_SHRINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_RX_JUNK_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_MAC_STICKY_RX_JUNK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_RETRANSMIT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_JAM_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_JAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MAC_STICKY_TX_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MAC_STICKY_TX_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CFG  t_sz:65 ga:22, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CFG(target) FA_REG(target,22U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_CFG_LINK_STATUS_TYPE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CFG_PCS_ENA           VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CFG_PCS_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_MODE_CFG  t_sz:65 ga:22, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_MODE_CFG(target) FA_REG(target,22U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_MODE_CFG_SGMII_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_SD_CFG  t_sz:65 ga:22, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_SD_CFG(target) FA_REG(target,22U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_SEL         VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_SEL(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_POL         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_POL(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_SD_CFG_SD_ENA         VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_SD_CFG_SD_ENA(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_CFG  t_sz:65 ga:22, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_CFG(target) FA_REG(target,22U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_RESTART_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_CFG_ANEG_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_CFG  t_sz:65 ga:22, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_CFG(target) FA_REG(target,22U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX     VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_TX(x)  VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LB_CFG  t_sz:65 ga:22, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LB_CFG(target) FA_REG(target,22U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_RA_ENA         VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_RA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DBG_CFG  t_sz:65 ga:22, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DBG_CFG(target) FA_REG(target,22U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_DBG_CFG_UDLT          VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_DBG_CFG_UDLT(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_CDET_CFG  t_sz:65 ga:22, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_CDET_CFG(target) FA_REG(target,22U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_CDET_CFG_CDET_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_CDET_CFG_CDET_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_STATUS  t_sz:65 ga:22, gw:17, ra:8, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_STATUS(target) FA_REG(target,22U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_LP_ADV_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PR        VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PR(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_ANEG_NP_STATUS  t_sz:65 ga:22, gw:17, ra:9, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_ANEG_NP_STATUS(target) FA_REG(target,22U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEV1G_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* DEV1G_PCS1G_LINK_STATUS  t_sz:65 ga:22, gw:17, ra:10, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_STATUS(target) FA_REG(target,22U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_LINK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LINK_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LINK_DOWN_CNT  t_sz:65 ga:22, gw:17, ra:11, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LINK_DOWN_CNT(target) FA_REG(target,22U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PCS1G_STICKY  t_sz:65 ga:22, gw:17, ra:12, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_STICKY(target) FA_REG(target,22U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_STICKY_LINK_DOWN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_DEBUG_STATUS  t_sz:65 ga:22, gw:17, ra:13, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_DEBUG_STATUS(target) FA_REG(target,22U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_PCS1G_DEBUG_STATUS_XMIT_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

/* DEV1G_PCS1G_LPI_CFG  t_sz:65 ga:22, gw:17, ra:14, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_CFG(target) FA_REG(target,22U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_QSGMII_MS_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS    VTSS_BIT(17U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_LPI_TESTMODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_LPI_WAKE_ERROR_CNT  t_sz:65 ga:22, gw:17, ra:15, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT(target) FA_REG(target,22U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEV1G_PCS1G_LPI_WAKE_ERROR_CNT_WAKE_ERROR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEV1G_PCS1G_LPI_STATUS  t_sz:65 ga:22, gw:17, ra:16, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_LPI_STATUS(target) FA_REG(target,22U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_QUIET    VTSS_BIT(9U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_RX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_EVENT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_QUIET    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_QUIET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_LPI_STATUS_TX_LPI_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS1G_TSTPAT_MODE_CFG  t_sz:65 ga:39, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_MODE_CFG(target) FA_REG(target,39U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PCS1G_TSTPAT_STATUS  t_sz:65 ga:39, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PCS1G_TSTPAT_STATUS(target) FA_REG(target,39U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS1G_TSTPAT_STATUS_JTP_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_CFG  t_sz:65 ga:41, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_CFG(target) FA_REG(target,41U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_SEL        VTSS_BIT(26U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_SEL(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_POL        VTSS_BIT(25U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_POL(x)     VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SD_ENA        VTSS_BIT(24U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SD_ENA(x)     VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA    VTSS_BIT(20U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA    VTSS_BIT(16U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SWAP_MII_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_RXBITSEL      VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_RXBITSEL(x)   VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_SIGDET_CFG    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_SIGDET_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYST_TM_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_LINKHYSTTIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_UNIDIR_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFCHK_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFCHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_FEFGEN_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_FEFGEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_CFG_PCS_ENA       VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_CFG_PCS_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PCS_FX100_STATUS  t_sz:65 ga:42, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PCS_FX100_STATUS(target) FA_REG(target,42U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_EDGE_POS_PTP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY    VTSS_BIT(7U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_FEF_STATUS    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_FEF_STATUS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SIGNAL_DETECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PCS_FX100_STATUS_SYNC_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PCS_FX100_STATUS_SYNC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_PTP_CFG  t_sz:65 ga:43, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_CFG(target) FA_REG(target,43U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEV1G_PTP_CFG_PCH_SUB_PORT_ID     VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEV1G_PTP_CFG_PCH_SUB_PORT_ID(x)  VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_ENA             VTSS_BIT(7U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_ENA(x)          VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_ENCODE_BITFIELD(x,5U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_DOM             VTSS_ENCODE_BITMASK(5U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_DOM(x)          VTSS_EXTRACT_BITFIELD(x,5U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_TX_ENA      VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PTP_CFG_PTP_PCH_RX_MODE     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PTP_CFG_PTP_PCH_RX_MODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PTP_RXDLY_CFG  t_sz:65 ga:43, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_RXDLY_CFG(target) FA_REG(target,43U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_TXDLY_CFG  t_sz:65 ga:43, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_TXDLY_CFG(target) FA_REG(target,43U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DEV1G_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DEV1G_PTP_PREDICT_CFG  t_sz:65 ga:43, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_PREDICT_CFG(target) FA_REG(target,43U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEV1G_PTP_PREDICT_CFG_PTP_PHASE_PREDICT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEV1G_PTP_EVENTS  t_sz:65 ga:43, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_DEV1G_PTP_EVENTS(target) FA_REG(target,43U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_CF_TOO_BIG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_CF_TOO_BIG_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_PTP_EVENTS_CF_TOO_BIG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_PTP_EVENTS_PCH_CRC_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV_TX_CFG  t_sz:65 ga:43, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_TX_CFG(target) FA_REG(target,43U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_ENCODE_BITFIELD(x,14U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY       VTSS_ENCODE_BITMASK(14U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY(x)    VTSS_EXTRACT_BITFIELD(x,14U,14U)

#define VTSS_F_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_DEV1G_DEV_TX_CFG_DEV_TX_DLY_MON(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* DEV1G_DEV_PFRAME_CFG  t_sz:65 ga:43, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEV1G_DEV_PFRAME_CFG(target) FA_REG(target,43U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEV1G_DEV_PFRAME_CFG_DEV_FRAGMENT_IFG(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEV1G_PHAD_CTRL  t_sz:65 ga:50, gw:2, ra:0, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CTRL(target,gi) FA_REG(target,50U,gi,2U,0U,0U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_ENA          VTSS_BIT(7U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_ENA(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_PHAD_CTRL_PHAD_FAILED       VTSS_BIT(6U)
#define VTSS_X_DEV1G_PHAD_CTRL_PHAD_FAILED(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_PHAD_CTRL_REDUCED_RES(x)    VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_REDUCED_RES       VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_REDUCED_RES(x)    VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEV1G_PHAD_CTRL_LOCK_ACC          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEV1G_PHAD_CTRL_LOCK_ACC(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEV1G_PHAD_CYC_STAT  t_sz:65 ga:50, gw:2, ra:1, gc:2, rc:1  */
#define VTSS_DEV1G_PHAD_CYC_STAT(target,gi) FA_REG(target,50U,gi,2U,0U,1U,2U,1U)

#define VTSS_F_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEV1G_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEV1G_ENABLE_CONFIG  t_sz:65 ga:54, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_ENABLE_CONFIG(target) FA_REG(target,54U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D    VTSS_BIT(8U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_KEEP_S_AFTER_D(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_TX_ENA     VTSS_BIT(4U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_TX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_ENABLE_CONFIG_MM_RX_ENA     VTSS_BIT(0U)
#define VTSS_X_DEV1G_ENABLE_CONFIG_MM_RX_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_VERIF_CONFIG  t_sz:65 ga:54, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_VERIF_CONFIG(target) FA_REG(target,54U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_DEV1G_VERIF_CONFIG_VERIF_TIMER_UNITS(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_TIME(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_VERIF_CONFIG_PRM_VERIFY_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_MM_STATUS  t_sz:65 ga:56, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_MM_STATUS(target) FA_REG(target,56U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS    VTSS_BIT(28U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_PRMPT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS    VTSS_BIT(24U)
#define VTSS_X_DEV1G_MM_STATUS_MM_TX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS    VTSS_BIT(20U)
#define VTSS_X_DEV1G_MM_STATUS_MM_RX_FRAME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY    VTSS_BIT(16U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_TX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY    VTSS_BIT(12U)
#define VTSS_X_DEV1G_MM_STATUS_UNEXP_RX_PFRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_VERIFY_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS    VTSS_BIT(0U)
#define VTSS_X_DEV1G_MM_STATUS_PRMPT_ACTIVE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR_CFG  t_sz:65 ga:57, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_CFG(target) FA_REG(target,57U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_FEF_FOUND_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_TX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_RX_LPI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_PAGE_RX_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_AN_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_UP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_CFG_LINK_DOWN_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR  t_sz:65 ga:57, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR(target) FA_REG(target,57U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_FEF_FOUND_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_TX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_RX_LPI_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_PAGE_RX_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_AN_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_UP_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_LINK_DOWN_INTR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_DEV1G_INTR_IDENT  t_sz:65 ga:57, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_DEV1G_INTR_IDENT(target) FA_REG(target,57U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_FEF_FOUND_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT    VTSS_BIT(6U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_TX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT    VTSS_BIT(5U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_RX_LPI_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_PAGE_RX_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_AN_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_UP_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_DEV1G_INTR_IDENT_LINK_DOWN_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR  t_sz:65 ga:60, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEV1G_INTR(target)   FA_REG(target,60U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEV1G_INTR_USXGMII_RADAPT_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_USXGMII_RADAPT_INTR    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_USXGMII_RADAPT_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_RX_LINK_INTR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_RX_LINK_INTR_STATE_INTR    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_RX_LINK_INTR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_RX_LOCAL_ERR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_RX_REMOTE_ERR_STATE_INTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_TX_IDLE_SENT_INTR(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_TX_IDLE_SENT_INTR      VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_TX_IDLE_SENT_INTR(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_TX_REMOTE_ERR_SENT_INTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR_ENA  t_sz:65 ga:60, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEV1G_INTR_ENA(target) FA_REG(target,60U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_ENA_USXGMII_RADAPT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_ENA_RX_LINK_INTR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_ENA_RX_LOCAL_ERR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_ENA_RX_REMOTE_ERR_STATE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_ENA_TX_IDLE_SENT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_ENA_TX_REMOTE_ERR_SENT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEV1G_INTR_IDENT  t_sz:65 ga:60, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEV1G_INTR_IDENT(target) FA_REG(target,60U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT    VTSS_BIT(8U)
#define VTSS_X_DEV1G_INTR_IDENT_USXGMII_RADAPT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT    VTSS_BIT(4U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_LINK_INTR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT    VTSS_BIT(3U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_LOCAL_ERR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT    VTSS_BIT(2U)
#define VTSS_X_DEV1G_INTR_IDENT_RX_REMOTE_ERR_STATE_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_DEV1G_INTR_IDENT_TX_IDLE_SENT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_DEV1G_INTR_IDENT_TX_REMOTE_ERR_SENT_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_CHIP_ID  t_sz:1 ga:0, gw:106, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_CHIP_ID   FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_REV_ID(x)      VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_REV_ID         VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_REV_ID(x)      VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_PART_ID(x)     VTSS_ENCODE_BITFIELD(x,12U,16U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_PART_ID        VTSS_ENCODE_BITMASK(12U,16U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_PART_ID(x)     VTSS_EXTRACT_BITFIELD(x,12U,16U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_MFG_ID(x)      VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_MFG_ID         VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_MFG_ID(x)      VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_DEVCPU_GCB_CHIP_ID_ONE(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_CHIP_ID_ONE            VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_CHIP_ID_ONE(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_GPR  t_sz:1 ga:0, gw:106, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPR       FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPR_GPR(x)             (x)
#define VTSS_M_DEVCPU_GCB_GPR_GPR                0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPR_GPR(x)             (x)


/* DEVCPU_GCB_SOFT_RST  t_sz:1 ga:0, gw:106, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SOFT_RST  FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SOFT_RST_SOFT_NON_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_SOFT_RST_SOFT_NON_CFG_RST    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_SOFT_RST_SOFT_NON_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SOFT_RST_SOFT_SWC_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SOFT_RST_SOFT_CHIP_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_HW_CFG  t_sz:1 ga:0, gw:106, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_HW_CFG    FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_HW_CFG_DFT_STAT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_HW_CFG_DFT_STAT_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_HW_CFG_DFT_STAT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_HW_CFG_DFT_CLK_MON_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_HW_CFG_DFT_CLK_MON_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_HW_CFG_DFT_CLK_MON_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_HW_STAT  t_sz:1 ga:0, gw:106, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_HW_STAT   FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_HW_STAT_PLL0_CONF(x)   VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_DEVCPU_GCB_HW_STAT_PLL0_CONF      VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_DEVCPU_GCB_HW_STAT_PLL0_CONF(x)   VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_DEVCPU_GCB_HW_STAT_PLL0_RSVD(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_HW_STAT_PLL0_RSVD      VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_HW_STAT_PLL0_RSVD(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_HW_SGPIO_SD_CFG  t_sz:1 ga:0, gw:106, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_HW_SGPIO_SD_CFG FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_HIGH_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_SD_CFG_SD_MAP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG  t_sz:1 ga:0, gw:106, ra:6, gc:1, rc:65  */
#define VTSS_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG(ri) FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,ri,6U,1U,65U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_TO_SD_MAP_CFG_SGPIO_TO_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG  t_sz:1 ga:0, gw:106, ra:71, gc:1, rc:33  */
#define VTSS_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG(ri) FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,ri,71U,1U,33U)

#define VTSS_F_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DEVCPU_GCB_HW_SGPIO_TO_SERDES_SD_MAP_CFG_SGPIO_TO_SERDES_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DEVCPU_GCB_FEA_STAT  t_sz:1 ga:0, gw:106, ra:104, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FEA_STAT  FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FEA_STAT_FEA_STAT(x)   (x)
#define VTSS_M_DEVCPU_GCB_FEA_STAT_FEA_STAT      0xffffffffU
#define VTSS_X_DEVCPU_GCB_FEA_STAT_FEA_STAT(x)   (x)


/* DEVCPU_GCB_FEA_DIS  t_sz:1 ga:0, gw:106, ra:105, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FEA_DIS   FA_REG(VTSS_TO_DEVCPU_GCB,0U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FEA_DIS_FEA_DIS(x)     (x)
#define VTSS_M_DEVCPU_GCB_FEA_DIS_FEA_DIS        0xffffffffU
#define VTSS_X_DEVCPU_GCB_FEA_DIS_FEA_DIS(x)     (x)


/* DEVCPU_GCB_IF_CTRL  t_sz:1 ga:106, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CTRL   FA_REG(VTSS_TO_DEVCPU_GCB,106U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CTRL_IF_CTRL        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CTRL_IF_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_IF_CFGSTAT  t_sz:1 ga:106, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_IF_CFGSTAT FA_REG(VTSS_TO_DEVCPU_GCB,106U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_STAT     VTSS_BIT(16U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_IF_CFGSTAT_IF_CFG      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_IF_CFGSTAT_IF_CFG(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_SPI_MASTER_SS0_MASK  t_sz:1 ga:108, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SPI_MASTER_SS0_MASK FA_REG(VTSS_TO_DEVCPU_GCB,108U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SPI_MASTER_SS0_MASK_SPI_SS0_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_SPI_MASTER_SS0_MASK_SPI_SS0_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_SPI_MASTER_SS0_MASK_SPI_SS0_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_SPI_MASTER_SS1_MASK  t_sz:1 ga:108, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SPI_MASTER_SS1_MASK FA_REG(VTSS_TO_DEVCPU_GCB,108U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SPI_MASTER_SS1_MASK_SPI_SS1_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_SPI_MASTER_SS1_MASK_SPI_SS1_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_SPI_MASTER_SS1_MASK_SPI_SS1_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_SPI_MASTER_SS2_MASK  t_sz:1 ga:108, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SPI_MASTER_SS2_MASK FA_REG(VTSS_TO_DEVCPU_GCB,108U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SPI_MASTER_SS2_MASK_SPI_SS2_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_SPI_MASTER_SS2_MASK_SPI_SS2_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_SPI_MASTER_SS2_MASK_SPI_SS2_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_SPI_MASTER_SS3_MASK  t_sz:1 ga:108, gw:5, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SPI_MASTER_SS3_MASK FA_REG(VTSS_TO_DEVCPU_GCB,108U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SPI_MASTER_SS3_MASK_SPI_SS3_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_SPI_MASTER_SS3_MASK_SPI_SS3_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_SPI_MASTER_SS3_MASK_SPI_SS3_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_SI_SLV_SS  t_sz:1 ga:108, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SI_SLV_SS FA_REG(VTSS_TO_DEVCPU_GCB,108U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SI_SLV_SS_SS_SEL(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_SI_SLV_SS_SS_SEL       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_SI_SLV_SS_SS_SEL(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_SW_INTR  t_sz:1 ga:113, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_SW_INTR   FA_REG(VTSS_TO_DEVCPU_GCB,113U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_SW_INTR_SW1_INTR(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SW_INTR_SW1_INTR       VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SW_INTR_SW1_INTR(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SW_INTR_SW0_INTR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SW_INTR_SW0_INTR       VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SW_INTR_SW0_INTR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VA_CTRL  t_sz:1 ga:114, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_CTRL   FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_SIZE(x)     VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_SIZE        VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_SIZE(x)     VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_ERR(x)      VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_ERR         VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_ERR(x)      VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD     VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_BUSY_RD(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_CTRL_VA_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_VA_CTRL_VA_BUSY        VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_VA_CTRL_VA_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VA_ADDR_LSB  t_sz:1 ga:114, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_ADDR_LSB FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_ADDR_LSB_VA_ADDR_LSB(x) (x)
#define VTSS_M_DEVCPU_GCB_VA_ADDR_LSB_VA_ADDR_LSB    0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_ADDR_LSB_VA_ADDR_LSB(x) (x)


/* DEVCPU_GCB_VA_ADDR_MSB  t_sz:1 ga:114, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_ADDR_MSB FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_ADDR_MSB_VA_ADDR_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_VA_ADDR_MSB_VA_ADDR_MSB    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_VA_ADDR_MSB_VA_ADDR_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_VA_DATA  t_sz:1 ga:114, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA   FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_VA_DATA(x)     (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_VA_DATA        0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_VA_DATA(x)     (x)


/* DEVCPU_GCB_VA_DATA_INCR  t_sz:1 ga:114, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA_INCR FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR(x) (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR    0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_INCR_VA_DATA_INCR(x) (x)


/* DEVCPU_GCB_VA_DATA_INERT  t_sz:1 ga:114, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VA_DATA_INERT FA_REG(VTSS_TO_DEVCPU_GCB,114U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT(x) (x)
#define VTSS_M_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_VA_DATA_INERT_VA_DATA_INERT(x) (x)


/* DEVCPU_GCB_GPIO_OUT_SET  t_sz:1 ga:120, gw:52, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_SET FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_SET_G_OUT_SET(x) (x)


/* DEVCPU_GCB_GPIO_OUT_SET1  t_sz:1 ga:120, gw:52, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_SET1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_SET1_G_OUT_SET1(x) (x)


/* DEVCPU_GCB_GPIO_OUT_CLR  t_sz:1 ga:120, gw:52, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_CLR FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_CLR_G_OUT_CLR(x) (x)


/* DEVCPU_GCB_GPIO_OUT_CLR1  t_sz:1 ga:120, gw:52, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT_CLR1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_CLR1_G_OUT_CLR1(x) (x)


/* DEVCPU_GCB_GPIO_OUT  t_sz:1 ga:120, gw:52, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT  FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT_G_OUT(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT_G_OUT         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT_G_OUT(x)      (x)


/* DEVCPU_GCB_GPIO_OUT1  t_sz:1 ga:120, gw:52, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OUT1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OUT1_G_OUT1(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OUT1_G_OUT1       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OUT1_G_OUT1(x)    (x)


/* DEVCPU_GCB_GPIO_IN  t_sz:1 ga:120, gw:52, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_IN   FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_IN_G_IN(x)        (x)
#define VTSS_M_DEVCPU_GCB_GPIO_IN_G_IN           0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_IN_G_IN(x)        (x)


/* DEVCPU_GCB_GPIO_IN1  t_sz:1 ga:120, gw:52, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_IN1  FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_IN1_G_IN1(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_IN1_G_IN1         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_IN1_G_IN1(x)      (x)


/* DEVCPU_GCB_GPIO_OE  t_sz:1 ga:120, gw:52, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OE   FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OE_G_OE(x)        (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OE_G_OE           0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OE_G_OE(x)        (x)


/* DEVCPU_GCB_GPIO_OE1  t_sz:1 ga:120, gw:52, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_OE1  FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_OE1_G_OE1(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_OE1_G_OE1         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_OE1_G_OE1(x)      (x)


/* DEVCPU_GCB_GPIO_INTR  t_sz:1 ga:120, gw:52, ra:10, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_G_INTR(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_G_INTR       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_G_INTR(x)    (x)


/* DEVCPU_GCB_GPIO_INTR1  t_sz:1 ga:120, gw:52, ra:11, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR1_G_INTR1(x)  (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR1_G_INTR1     0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR1_G_INTR1(x)  (x)


/* DEVCPU_GCB_GPIO_INTR_ENA  t_sz:1 ga:120, gw:52, ra:12, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_ENA FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_ENA_G_INTR_ENA(x) (x)


/* DEVCPU_GCB_GPIO_INTR_ENA1  t_sz:1 ga:120, gw:52, ra:13, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_ENA1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_ENA1_G_INTR_ENA1(x) (x)


/* DEVCPU_GCB_GPIO_INTR_IDENT  t_sz:1 ga:120, gw:52, ra:14, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_IDENT FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_IDENT_G_INTR_IDENT(x) (x)


/* DEVCPU_GCB_GPIO_INTR_IDENT1  t_sz:1 ga:120, gw:52, ra:15, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_GPIO_INTR_IDENT1 FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1(x) (x)
#define VTSS_M_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_INTR_IDENT1_G_INTR_IDENT1(x) (x)


/* DEVCPU_GCB_GPIO_ALT  t_sz:1 ga:120, gw:52, ra:16, gc:1, rc:2  */
#define VTSS_DEVCPU_GCB_GPIO_ALT(ri) FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,ri,16U,1U,2U)

#define VTSS_F_DEVCPU_GCB_GPIO_ALT_G_ALT(x)      (x)
#define VTSS_M_DEVCPU_GCB_GPIO_ALT_G_ALT         0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_ALT_G_ALT(x)      (x)


/* DEVCPU_GCB_GPIO_ALT1  t_sz:1 ga:120, gw:52, ra:18, gc:1, rc:2  */
#define VTSS_DEVCPU_GCB_GPIO_ALT1(ri) FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,ri,18U,1U,2U)

#define VTSS_F_DEVCPU_GCB_GPIO_ALT1_G_ALT1(x)    (x)
#define VTSS_M_DEVCPU_GCB_GPIO_ALT1_G_ALT1       0xffffffffU
#define VTSS_X_DEVCPU_GCB_GPIO_ALT1_G_ALT1(x)    (x)


/* DEVCPU_GCB_GPIO_SD_MAP  t_sz:1 ga:120, gw:52, ra:20, gc:1, rc:32  */
#define VTSS_DEVCPU_GCB_GPIO_SD_MAP(ri) FA_REG(VTSS_TO_DEVCPU_GCB,120U,0U,0U,ri,20U,1U,32U)

#define VTSS_F_DEVCPU_GCB_GPIO_SD_MAP_G_SD_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_DEVCPU_GCB_GPIO_SD_MAP_G_SD_MAP    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_DEVCPU_GCB_GPIO_SD_MAP_G_SD_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* DEVCPU_GCB_MII_STATUS  t_sz:1 ga:172, gw:9, ra:0, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_STATUS(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,0U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_SCAN_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_BUSY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_OPR_PEND(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_RD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MII_STATUS_MIIM_STAT_PENDING_WR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MII_CFG_7226  t_sz:1 ga:172, gw:9, ra:1, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CFG_7226(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,1U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_7226_MIIM_7226_CFG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

/* DEVCPU_GCB_MII_CMD  t_sz:1 ga:172, gw:9, ra:2, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CMD(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,2U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD    VTSS_BIT(31U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_VLD(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD(x) VTSS_ENCODE_BITFIELD(x,25U,5U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD    VTSS_ENCODE_BITMASK(25U,5U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_PHYAD(x) VTSS_EXTRACT_BITFIELD(x,25U,5U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_REGAD(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA(x) VTSS_ENCODE_BITFIELD(x,4U,16U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA    VTSS_ENCODE_BITMASK(4U,16U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_WRDATA(x) VTSS_EXTRACT_BITFIELD(x,4U,16U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_SINGLE_SCAN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_OPR_FIELD(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MII_CMD_MIIM_CMD_SCAN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MII_DATA  t_sz:1 ga:172, gw:9, ra:3, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_DATA(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,3U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_GCB_MII_DATA_MIIM_DATA_SUCCESS(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MII_DATA_MIIM_DATA_RDDATA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MII_CFG  t_sz:1 ga:172, gw:9, ra:4, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_CFG(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,4U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS    VTSS_BIT(11U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_DEADLOCK_FIX_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_ST_CFG_FIELD(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG    VTSS_BIT(8U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_CFG_DBG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_MII_CFG_MIIM_CFG_PRESCALE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_GCB_MII_SCAN_0  t_sz:1 ga:172, gw:9, ra:5, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_0(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,5U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADHI(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_0_MIIM_SCAN_PHYADLO(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_GCB_MII_SCAN_1  t_sz:1 ga:172, gw:9, ra:6, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_1(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,6U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MII_SCAN_1_MIIM_SCAN_EXPECT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MII_SCAN_LAST_RSLTS  t_sz:1 ga:172, gw:9, ra:7, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_LAST_RSLTS(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,7U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_MIIM_LAST_RSLT(x) (x)


/* DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD  t_sz:1 ga:172, gw:9, ra:8, gc:4, rc:1  */
#define VTSS_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD(gi) FA_REG(VTSS_TO_DEVCPU_GCB,172U,gi,9U,0U,8U,4U,1U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_LAST_RSLTS_VLD_MIIM_LAST_RSLT_VLD(x) (x)


/* DEVCPU_GCB_MII_SCAN_RSLTS_STICKY  t_sz:1 ga:208, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY(ri) FA_REG(VTSS_TO_DEVCPU_GCB,208U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x) (x)
#define VTSS_M_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY    0xffffffffU
#define VTSS_X_DEVCPU_GCB_MII_SCAN_RSLTS_STICKY_MIIM_SCAN_RSLTS_STICKY(x) (x)


/* DEVCPU_GCB_ROSC_CFG  t_sz:1 ga:212, gw:7, ra:0, gc:1, rc:5  */
#define VTSS_DEVCPU_GCB_ROSC_CFG(ri) FA_REG(VTSS_TO_DEVCPU_GCB,212U,0U,0U,ri,0U,1U,5U)

#define VTSS_F_DEVCPU_GCB_ROSC_CFG_ROSC_MODE(x)  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_DEVCPU_GCB_ROSC_CFG_ROSC_MODE     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_DEVCPU_GCB_ROSC_CFG_ROSC_MODE(x)  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_DEVCPU_GCB_ROSC_CFG_ROSC_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_ROSC_CFG_ROSC_ENA      VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_ROSC_CFG_ROSC_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_ROSC_MEASURE_CFG  t_sz:1 ga:212, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_ROSC_MEASURE_CFG FA_REG(VTSS_TO_DEVCPU_GCB,212U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE(x) VTSS_ENCODE_BITFIELD(x,13U,13U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE    VTSS_ENCODE_BITMASK(13U,13U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_TIME_BASE(x) VTSS_EXTRACT_BITFIELD(x,13U,13U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME(x) VTSS_ENCODE_BITFIELD(x,5U,8U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME    VTSS_ENCODE_BITMASK(5U,8U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_MEASURE_TIME(x) VTSS_EXTRACT_BITFIELD(x,5U,8U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_START(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_START    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_START(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_GCB_ROSC_MEASURE_CFG_ROSC_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_GCB_ROSC_FREQ_CNT  t_sz:1 ga:212, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_ROSC_FREQ_CNT FA_REG(VTSS_TO_DEVCPU_GCB,212U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT    VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_DEVCPU_GCB_ROSC_FREQ_CNT_FREQ_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* DEVCPU_GCB_SIO_INPUT_DATA  t_sz:1 ga:219, gw:70, ra:0, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INPUT_DATA(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,0U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INPUT_DATA_SIO_INPUT_DATA(x) (x)


/* DEVCPU_GCB_SIO_CFG  t_sz:1 ga:219, gw:70, ra:4, gc:3, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_CFG(gi) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,0U,4U,3U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_PWM_WINDOW(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP    VTSS_BIT(19U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REDUCED_GAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BMODE_1(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BMODE_0(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET    VTSS_BIT(14U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BLINK_RESET(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS    VTSS_BIT(13U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP_DIS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_BURST_GAP(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT    VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_SINGLE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT    VTSS_BIT(6U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_AUTO_REPEAT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_LD_POLARITY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_PORT_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_OUTPUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_REVERSE_INPUT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CFG_SIO_MASTER_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_SIO_CFG_SIO_MASTER_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_SIO_CFG_SIO_MASTER_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_SIO_CLOCK  t_sz:1 ga:219, gw:70, ra:5, gc:3, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_CLOCK(gi) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,0U,5U,3U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,8U,12U)
#define VTSS_M_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ    VTSS_ENCODE_BITMASK(8U,12U)
#define VTSS_X_DEVCPU_GCB_SIO_CLOCK_SIO_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,8U,12U)

#define VTSS_F_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_CLOCK_SYS_CLK_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_GCB_SIO_PORT_CFG  t_sz:1 ga:219, gw:70, ra:6, gc:3, rc:32  */
#define VTSS_DEVCPU_GCB_SIO_PORT_CFG(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,6U,3U,32U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE(x) VTSS_ENCODE_BITFIELD(x,12U,12U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE    VTSS_ENCODE_BITMASK(12U,12U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_BIT_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,12U,12U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE(x) VTSS_ENCODE_BITFIELD(x,4U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE    VTSS_ENCODE_BITMASK(4U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_PWM_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,4U,8U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_GCB_SIO_PORT_CFG_BIT_POLARITY(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_GCB_SIO_PORT_ENA  t_sz:1 ga:219, gw:70, ra:38, gc:3, rc:1  */
#define VTSS_DEVCPU_GCB_SIO_PORT_ENA(gi) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,0U,38U,3U,1U)

#define VTSS_F_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_PORT_ENA_SIO_PORT_ENA(x) (x)


/* DEVCPU_GCB_SIO_PWM_CFG  t_sz:1 ga:219, gw:70, ra:39, gc:3, rc:3  */
#define VTSS_DEVCPU_GCB_SIO_PWM_CFG(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,39U,3U,3U)

#define VTSS_F_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_GCB_SIO_PWM_CFG_PWM_DUTY_CYCLE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_GCB_SIO_INTR_POL  t_sz:1 ga:219, gw:70, ra:42, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_POL(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,42U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_POL_SIO_INTR_POL(x) (x)


/* DEVCPU_GCB_SIO_INTR_RAW  t_sz:1 ga:219, gw:70, ra:46, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_RAW(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,46U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_RAW_SIO_INTR_RAW(x) (x)


/* DEVCPU_GCB_SIO_INTR_TRIGGER0  t_sz:1 ga:219, gw:70, ra:50, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_TRIGGER0(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,50U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_TRIGGER0_SIO_INTR_TRIGGER0(x) (x)


/* DEVCPU_GCB_SIO_INTR_TRIGGER1  t_sz:1 ga:219, gw:70, ra:54, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_TRIGGER1(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,54U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_TRIGGER1_SIO_INTR_TRIGGER1(x) (x)


/* DEVCPU_GCB_SIO_INTR  t_sz:1 ga:219, gw:70, ra:58, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,58U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_SIO_INTR(x)   (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_SIO_INTR      0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_SIO_INTR(x)   (x)


/* DEVCPU_GCB_SIO_INTR_ENA  t_sz:1 ga:219, gw:70, ra:62, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_ENA(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,62U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_ENA_SIO_INTR_ENA(x) (x)


/* DEVCPU_GCB_SIO_INTR_IDENT  t_sz:1 ga:219, gw:70, ra:66, gc:3, rc:4  */
#define VTSS_DEVCPU_GCB_SIO_INTR_IDENT(gi,ri) FA_REG(VTSS_TO_DEVCPU_GCB,219U,gi,70U,ri,66U,3U,4U)

#define VTSS_F_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT(x) (x)
#define VTSS_M_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT    0xffffffffU
#define VTSS_X_DEVCPU_GCB_SIO_INTR_IDENT_SIO_INTR_IDENT(x) (x)


/* DEVCPU_GCB_FAN_CFG  t_sz:1 ga:429, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FAN_CFG   FA_REG(VTSS_TO_DEVCPU_GCB,429U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_DUTY_CYCLE(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_INV_POL(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_INV_POL        VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_INV_POL(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_GATE_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_GATE_ENA       VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_GATE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_PWM_OPEN_COL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_FAN_CFG_FAN_STAT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_PWM_FREQ  t_sz:1 ga:429, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_PWM_FREQ  FA_REG(VTSS_TO_DEVCPU_GCB,429U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US(x) VTSS_ENCODE_BITFIELD(x,17U,13U)
#define VTSS_M_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US    VTSS_ENCODE_BITMASK(17U,13U)
#define VTSS_X_DEVCPU_GCB_PWM_FREQ_CLK_CYCLES_10US(x) VTSS_EXTRACT_BITFIELD(x,17U,13U)

#define VTSS_F_DEVCPU_GCB_PWM_FREQ_PWM_FREQ(x)   VTSS_ENCODE_BITFIELD(x,0U,17U)
#define VTSS_M_DEVCPU_GCB_PWM_FREQ_PWM_FREQ      VTSS_ENCODE_BITMASK(0U,17U)
#define VTSS_X_DEVCPU_GCB_PWM_FREQ_PWM_FREQ(x)   VTSS_EXTRACT_BITFIELD(x,0U,17U)

/* DEVCPU_GCB_FAN_CNT  t_sz:1 ga:429, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_FAN_CNT   FA_REG(VTSS_TO_DEVCPU_GCB,429U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_FAN_CNT_FAN_CNT(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_FAN_CNT_FAN_CNT        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_FAN_CNT_FAN_CNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_CTRL  t_sz:1 ga:432, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_CTRL FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_STAT  t_sz:1 ga:432, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_STAT FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_MEMITGR_INFO  t_sz:1 ga:432, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_INFO FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* DEVCPU_GCB_MEMITGR_IDX  t_sz:1 ga:432, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_IDX FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DIV  t_sz:1 ga:432, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DIV FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_GCB_MEMITGR_DBG  t_sz:1 ga:432, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_MEMITGR_DBG FA_REG(VTSS_TO_DEVCPU_GCB,432U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_GCB_VRAP_ACCESS_STAT  t_sz:1 ga:438, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_GCB_VRAP_ACCESS_STAT FA_REG(VTSS_TO_DEVCPU_GCB,438U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY    VTSS_BIT(3U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_RECV_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_CMD_INVALID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_FRM_INVALID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_GCB_VRAP_ACCESS_STAT_REPLY_ABORT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_ORG_IF_CTRL  t_sz:5 ga:0, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_IF_CTRL(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CTRL_IF_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_IF_CTRL_IF_CTRL        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_IF_CTRL_IF_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_IF_CFGSTAT  t_sz:5 ga:0, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_IF_CFGSTAT(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_NUM(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_NUM      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_NUM(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_STAT(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_STAT     VTSS_BIT(16U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_STAT(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_DEVCPU_ORG_IF_CFGSTAT_IF_CFG(x)   VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_IF_CFGSTAT_IF_CFG      VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_IF_CFGSTAT_IF_CFG(x)   VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_ORG_CFG  t_sz:5 ga:0, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_ORG_CFG(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA    VTSS_BIT(2U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_BLOCKING_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_DROP_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_ORG_ORG_CFG_FAST_WR(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_ORG_ORG_CFG_FAST_WR        VTSS_BIT(0U)
#define VTSS_X_DEVCPU_ORG_ORG_CFG_FAST_WR(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_ORG_ERR_CNTS  t_sz:5 ga:0, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_ERR_CNTS(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_TGT_BUSY(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP_ORG(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_WD_DROP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_NO_ACTION(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_DEVCPU_ORG_ERR_CNTS_ERR_UTM(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_ORG_ERR_CNTS_ERR_UTM       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_ORG_ERR_CNTS_ERR_UTM(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DEVCPU_ORG_TIMEOUT_CFG  t_sz:5 ga:0, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_TIMEOUT_CFG(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_DEVCPU_ORG_TIMEOUT_CFG_TIMEOUT_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* DEVCPU_ORG_GPR  t_sz:5 ga:0, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_GPR(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_DEVCPU_ORG_GPR_GPR(x)             (x)
#define VTSS_M_DEVCPU_ORG_GPR_GPR                0xffffffffU
#define VTSS_X_DEVCPU_ORG_GPR_GPR(x)             (x)


/* DEVCPU_ORG_MAILBOX_SET  t_sz:5 ga:0, gw:14, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX_SET(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET(x) (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET    0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_SET_MAILBOX_SET(x) (x)


/* DEVCPU_ORG_MAILBOX_CLR  t_sz:5 ga:0, gw:14, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX_CLR(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR(x) (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR    0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_CLR_MAILBOX_CLR(x) (x)


/* DEVCPU_ORG_MAILBOX  t_sz:5 ga:0, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_MAILBOX(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_ORG_MAILBOX_MAILBOX(x)     (x)
#define VTSS_M_DEVCPU_ORG_MAILBOX_MAILBOX        0xffffffffU
#define VTSS_X_DEVCPU_ORG_MAILBOX_MAILBOX(x)     (x)


/* DEVCPU_ORG_SEMA_CFG  t_sz:5 ga:0, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA_CFG(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_ORG_SEMA_CFG_SEMA_INTR_POL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_ORG_SEMA0  t_sz:5 ga:0, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA0(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA0_SEMA0(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_ORG_SEMA0_SEMA0            VTSS_BIT(0U)
#define VTSS_X_DEVCPU_ORG_SEMA0_SEMA0(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_ORG_SEMA0_OWNER  t_sz:5 ga:0, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA0_OWNER(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA0_OWNER_SEMA0_OWNER(x) (x)
#define VTSS_M_DEVCPU_ORG_SEMA0_OWNER_SEMA0_OWNER    0xffffffffU
#define VTSS_X_DEVCPU_ORG_SEMA0_OWNER_SEMA0_OWNER(x) (x)


/* DEVCPU_ORG_SEMA1  t_sz:5 ga:0, gw:14, ra:12, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA1(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA1_SEMA1(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_ORG_SEMA1_SEMA1            VTSS_BIT(0U)
#define VTSS_X_DEVCPU_ORG_SEMA1_SEMA1(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_ORG_SEMA1_OWNER  t_sz:5 ga:0, gw:14, ra:13, gc:1, rc:1  */
#define VTSS_DEVCPU_ORG_SEMA1_OWNER(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_DEVCPU_ORG_SEMA1_OWNER_SEMA1_OWNER(x) (x)
#define VTSS_M_DEVCPU_ORG_SEMA1_OWNER_SEMA1_OWNER    0xffffffffU
#define VTSS_X_DEVCPU_ORG_SEMA1_OWNER_SEMA1_OWNER(x) (x)


/* DEVCPU_PTP_PTP_PIN_INTR  t_sz:1 ga:80, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR FA_REG(VTSS_TO_DEVCPU_PTP,80U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_INTR_PTP(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_PTP_PTP_PIN_INTR_ENA  t_sz:1 ga:80, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_INTR_ENA FA_REG(VTSS_TO_DEVCPU_PTP,80U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_INTR_ENA_INTR_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_PTP_PTP_INTR_IDENT  t_sz:1 ga:80, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_INTR_IDENT FA_REG(VTSS_TO_DEVCPU_PTP,80U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DEVCPU_PTP_PTP_INTR_IDENT_INTR_PTP_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DEVCPU_PTP_PTP_DOM_CFG  t_sz:1 ga:80, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_DOM_CFG FA_REG(VTSS_TO_DEVCPU_PTP,80U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_HOLD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_TOD_FREEZE(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_DOM_CFG_PTP_CLKCFG_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_CLK_PER_CFG  t_sz:1 ga:84, gw:7, ra:0, gc:3, rc:2  */
#define VTSS_DEVCPU_PTP_CLK_PER_CFG(gi,ri) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,ri,0U,3U,2U)

#define VTSS_F_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)
#define VTSS_M_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL    0xffffffffU
#define VTSS_X_DEVCPU_PTP_CLK_PER_CFG_CLK_PER_VAL(x) (x)


/* DEVCPU_PTP_PTP_CUR_NSEC  t_sz:1 ga:84, gw:7, ra:2, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,0U,2U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_PTP_CUR_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_CUR_NSEC_FRAC  t_sz:1 ga:84, gw:7, ra:3, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_NSEC_FRAC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,0U,3U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_NSEC_FRAC_PTP_CUR_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_PTP_CUR_SEC_LSB  t_sz:1 ga:84, gw:7, ra:4, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_LSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,0U,4U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_LSB_PTP_CUR_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_CUR_SEC_MSB  t_sz:1 ga:84, gw:7, ra:5, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_CUR_SEC_MSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,0U,5U,3U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_CUR_SEC_MSB_PTP_CUR_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_NTP_CUR_NSEC  t_sz:1 ga:84, gw:7, ra:6, gc:3, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_CUR_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,84U,gi,7U,0U,6U,3U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)
#define VTSS_M_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC    0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_CUR_NSEC_NTP_CUR_NSEC(x) (x)


/* DEVCPU_PTP_PTP_PIN_CFG  t_sz:1 ga:0, gw:16, ra:0, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_PIN_CFG(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,0U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION    VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_ACTION(x) VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SYNC(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL    VTSS_BIT(23U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_INV_POL(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT    VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_SELECT(x) VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT    VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_CLK_SELECT(x) VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_DOM(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OPT(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK    VTSS_BIT(13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_EMBEDDED_CLK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_DEVCPU_PTP_PTP_PIN_CFG_PTP_PIN_OUTP_OFS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* DEVCPU_PTP_PTP_TOD_SEC_MSB  t_sz:1 ga:0, gw:16, ra:1, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_MSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,1U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_MSB_PTP_TOD_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DEVCPU_PTP_PTP_TOD_SEC_LSB  t_sz:1 ga:0, gw:16, ra:2, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_SEC_LSB(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,2U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PTP_TOD_SEC_LSB_PTP_TOD_SEC_LSB(x) (x)


/* DEVCPU_PTP_PTP_TOD_NSEC  t_sz:1 ga:0, gw:16, ra:3, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,3U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_PTP_TOD_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PTP_TOD_NSEC_FRAC  t_sz:1 ga:0, gw:16, ra:4, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PTP_TOD_NSEC_FRAC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,4U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_PTP_PTP_TOD_NSEC_FRAC_PTP_TOD_NSEC_FRAC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_PTP_NTP_NSEC  t_sz:1 ga:0, gw:16, ra:5, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_NTP_NSEC(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,5U,5U,1U)

#define VTSS_F_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)
#define VTSS_M_DEVCPU_PTP_NTP_NSEC_NTP_NSEC      0xffffffffU
#define VTSS_X_DEVCPU_PTP_NTP_NSEC_NTP_NSEC(x)   (x)


/* DEVCPU_PTP_PIN_WF_HIGH_PERIOD  t_sz:1 ga:0, gw:16, ra:6, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_HIGH_PERIOD(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,6U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_HIGH_PERIOD_PIN_WFH(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_WF_LOW_PERIOD  t_sz:1 ga:0, gw:16, ra:7, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_WF_LOW_PERIOD(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,7U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_DEVCPU_PTP_PIN_WF_LOW_PERIOD_PIN_WFL(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* DEVCPU_PTP_PIN_IOBOUNCH_DELAY  t_sz:1 ga:0, gw:16, ra:8, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PIN_IOBOUNCH_DELAY(gi) FA_REG(VTSS_TO_DEVCPU_PTP,0U,gi,16U,0U,8U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PIN_IOBOUNCH_DELAY_PIN_IOBOUNCH_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PHAD_CTRL  t_sz:1 ga:105, gw:2, ra:0, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CTRL(gi) FA_REG(VTSS_TO_DEVCPU_PTP,105U,gi,2U,0U,0U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA     VTSS_BIT(7U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_ENA(x)  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED    VTSS_BIT(6U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_PHAD_FAILED(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_REDUCED_RES(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_REDUCED_RES    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_REDUCED_RES(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DEVCPU_PTP_PHAD_CTRL_LOCK_ACC(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DEVCPU_PTP_PHAD_CYC_STAT  t_sz:1 ga:105, gw:2, ra:1, gc:5, rc:1  */
#define VTSS_DEVCPU_PTP_PHAD_CYC_STAT(gi) FA_REG(VTSS_TO_DEVCPU_PTP,105U,gi,2U,0U,1U,5U,1U)

#define VTSS_F_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)
#define VTSS_M_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME    0xffffffffU
#define VTSS_X_DEVCPU_PTP_PHAD_CYC_STAT_PHAD_CYCLETIME(x) (x)


/* DEVCPU_QS_XTR_GRP_CFG  t_sz:1 ga:0, gw:9, ra:0, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_GRP_CFG(ri) FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_MODE(x)     VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_MODE        VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_MODE(x)     VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_STATUS_WORD_POS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_XTR_GRP_CFG_BYTE_SWAP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_XTR_RD  t_sz:1 ga:0, gw:9, ra:2, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_RD(ri) FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_RD_DATA(x)          (x)
#define VTSS_M_DEVCPU_QS_XTR_RD_DATA             0xffffffffU
#define VTSS_X_DEVCPU_QS_XTR_RD_DATA(x)          (x)


/* DEVCPU_QS_XTR_FRM_PRUNING  t_sz:1 ga:0, gw:9, ra:4, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_XTR_FRM_PRUNING(ri) FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_DEVCPU_QS_XTR_FRM_PRUNING_PRUNE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* DEVCPU_QS_XTR_FLUSH  t_sz:1 ga:0, gw:9, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_FLUSH  FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_FLUSH_FLUSH(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_FLUSH_FLUSH         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_FLUSH_FLUSH(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_XTR_DATA_PRESENT  t_sz:1 ga:0, gw:9, ra:7, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_DATA_PRESENT FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_DATA_PRESENT_DATA_PRESENT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_XTR_CFG  t_sz:1 ga:0, gw:9, ra:8, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_XTR_CFG    FA_REG(VTSS_TO_DEVCPU_QS,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_DP_WM(x)        VTSS_ENCODE_BITFIELD(x,7U,5U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_DP_WM           VTSS_ENCODE_BITMASK(7U,5U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_DP_WM(x)        VTSS_EXTRACT_BITFIELD(x,7U,5U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_SCH_WM(x)       VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_SCH_WM          VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_SCH_WM(x)       VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_XTR_CFG_OFLW_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_INJ_GRP_CFG  t_sz:1 ga:9, gw:10, ra:0, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_GRP_CFG(ri) FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_GRP_CFG_MODE(x)     VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_INJ_GRP_CFG_MODE        VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_INJ_GRP_CFG_MODE(x)     VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_INJ_GRP_CFG_BYTE_SWAP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_INJ_WR  t_sz:1 ga:9, gw:10, ra:2, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_WR(ri) FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_WR_DATA(x)          (x)
#define VTSS_M_DEVCPU_QS_INJ_WR_DATA             0xffffffffU
#define VTSS_X_DEVCPU_QS_INJ_WR_DATA(x)          (x)


/* DEVCPU_QS_INJ_CTRL  t_sz:1 ga:9, gw:10, ra:4, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_CTRL(ri) FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_GAP_SIZE(x)    VTSS_ENCODE_BITFIELD(x,21U,4U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_GAP_SIZE       VTSS_ENCODE_BITMASK(21U,4U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_GAP_SIZE(x)    VTSS_EXTRACT_BITFIELD(x,21U,4U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_ABORT(x)       VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_ABORT          VTSS_BIT(20U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_ABORT(x)       VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_EOF(x)         VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_EOF            VTSS_BIT(19U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_EOF(x)         VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_SOF(x)         VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_SOF            VTSS_BIT(18U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_SOF(x)         VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_DEVCPU_QS_INJ_CTRL_VLD_BYTES(x)   VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_DEVCPU_QS_INJ_CTRL_VLD_BYTES      VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_DEVCPU_QS_INJ_CTRL_VLD_BYTES(x)   VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* DEVCPU_QS_INJ_STATUS  t_sz:1 ga:9, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_INJ_STATUS FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_WMARK_REACHED(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_WMARK_REACHED    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_WMARK_REACHED(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_FIFO_RDY(x)  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_FIFO_RDY     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_FIFO_RDY(x)  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DEVCPU_QS_INJ_STATUS_INJ_IN_PROGRESS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DEVCPU_QS_INJ_ERR  t_sz:1 ga:9, gw:10, ra:7, gc:1, rc:2  */
#define VTSS_DEVCPU_QS_INJ_ERR(ri) FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,ri,7U,1U,2U)

#define VTSS_F_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_DEVCPU_QS_INJ_ERR_ABORT_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_DEVCPU_QS_INJ_ERR_WR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DEVCPU_QS_VTSS_DBG  t_sz:1 ga:9, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_DEVCPU_QS_VTSS_DBG   FA_REG(VTSS_TO_DEVCPU_QS,9U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_DEVCPU_QS_VTSS_DBG_FRM_CNT(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_DEVCPU_QS_VTSS_DBG_FRM_CNT        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_DEVCPU_QS_VTSS_DBG_FRM_CNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* DSM_RAM_INIT  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_DSM_RAM_INIT         FA_REG(VTSS_TO_DSM,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_DSM_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_DSM_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CM_ADDR  t_sz:1 ga:1, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_DSM_CM_ADDR          FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_DSM_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_DSM_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_DSM_CM_ADDR_CM_ADDR(x)            (x)


/* DSM_CM_DATA_WR  t_sz:1 ga:1, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_WR       FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_DSM_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_DSM_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* DSM_CM_DATA_RD  t_sz:1 ga:1, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_DSM_CM_DATA_RD       FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_DSM_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_DSM_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* DSM_CM_OP  t_sz:1 ga:1, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_DSM_CM_OP            FA_REG(VTSS_TO_DSM,1U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_DSM_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_BUF_CFG  t_sz:1 ga:5, gw:882, ra:0, gc:1, rc:67  */
#define VTSS_DSM_BUF_CFG(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,0U,1U,67U)

#define VTSS_F_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_DSM_BUF_CFG_CSC_STAT_DIS          VTSS_BIT(13U)
#define VTSS_X_DSM_BUF_CFG_CSC_STAT_DIS(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_DSM_BUF_CFG_AGING_ENA(x)          VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_DSM_BUF_CFG_AGING_ENA             VTSS_BIT(12U)
#define VTSS_X_DSM_BUF_CFG_AGING_ENA(x)          VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS    VTSS_BIT(11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_DSM_BUF_CFG_UNDERFLOW_WATCHDOG_TIMEOUT(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* DSM_RATE_CTRL  t_sz:1 ga:5, gw:882, ra:67, gc:1, rc:67  */
#define VTSS_DSM_RATE_CTRL(ri)    FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,67U,1U,67U)

#define VTSS_F_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_DSM_RATE_CTRL_FRM_GAP_COMP        VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_DSM_RATE_CTRL_FRM_GAP_COMP(x)     VTSS_EXTRACT_BITFIELD(x,24U,8U)

/* DSM_IPG_SHRINK_CFG  t_sz:1 ga:5, gw:882, ra:134, gc:1, rc:67  */
#define VTSS_DSM_IPG_SHRINK_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,134U,1U,67U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_PREAM_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_IPG_SHRINK_CFG_IPG_SHRINK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_CLR_BUF  t_sz:1 ga:5, gw:882, ra:201, gc:1, rc:5  */
#define VTSS_DSM_CLR_BUF(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,201U,1U,5U)

#define VTSS_F_DSM_CLR_BUF_CLR_BUF(x)            (x)
#define VTSS_M_DSM_CLR_BUF_CLR_BUF               0xffffffffU
#define VTSS_X_DSM_CLR_BUF_CLR_BUF(x)            (x)


/* DSM_SCH_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:206, gc:1, rc:67  */
#define VTSS_DSM_SCH_STOP_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,206U,1U,67U)

#define VTSS_F_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_SCH_STOP_WM_CFG_SCH_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_TX_START_WM_CFG  t_sz:1 ga:5, gw:882, ra:273, gc:1, rc:67  */
#define VTSS_DSM_TX_START_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,273U,1U,67U)

#define VTSS_F_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_DSM_TX_START_WM_CFG_TX_START_WM    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_DSM_TX_START_WM_CFG_TX_START_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* DSM_DEV_TX_STOP_WM_CFG  t_sz:1 ga:5, gw:882, ra:340, gc:1, rc:67  */
#define VTSS_DSM_DEV_TX_STOP_WM_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,340U,1U,67U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA    VTSS_BIT(9U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_FAST_STARTUP_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA    VTSS_BIT(8U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV10G_SHADOW_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_STOP_WM(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR    VTSS_BIT(0U)
#define VTSS_X_DSM_DEV_TX_STOP_WM_CFG_DEV_TX_CNT_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_RX_PAUSE_CFG  t_sz:1 ga:5, gw:882, ra:407, gc:1, rc:67  */
#define VTSS_DSM_RX_PAUSE_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,407U,1U,67U)

#define VTSS_F_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_RX_PAUSE_EN      VTSS_BIT(1U)
#define VTSS_X_DSM_RX_PAUSE_CFG_RX_PAUSE_EN(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL    VTSS_BIT(0U)
#define VTSS_X_DSM_RX_PAUSE_CFG_FC_OBEY_LOCAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_FC_CFG  t_sz:1 ga:5, gw:882, ra:474, gc:1, rc:67  */
#define VTSS_DSM_ETH_FC_CFG(ri)   FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,474U,1U,67U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_ANA_ENA         VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_ANA_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_FC_CFG_FC_QS_ENA          VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_FC_CFG_FC_QS_ENA(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_ETH_PFC_CFG  t_sz:1 ga:5, gw:882, ra:541, gc:1, rc:67  */
#define VTSS_DSM_ETH_PFC_CFG(ri)  FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,541U,1U,67U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_ENCODE_BITFIELD(x,2U,15U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME    VTSS_ENCODE_BITMASK(2U,15U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_MIN_UPDATE_TIME(x) VTSS_EXTRACT_BITFIELD(x,2U,15U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_XOFF_MIN_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_ETH_PFC_CFG_PFC_ENA           VTSS_BIT(0U)
#define VTSS_X_DSM_ETH_PFC_CFG_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_CFG  t_sz:1 ga:5, gw:882, ra:608, gc:1, rc:67  */
#define VTSS_DSM_MAC_CFG(ri)      FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,608U,1U,67U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_VAL          VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_VAL(x)       VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_MAC_CFG_HDX_BACKPREASSURE     VTSS_BIT(2U)
#define VTSS_X_DSM_MAC_CFG_HDX_BACKPREASSURE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE    VTSS_BIT(1U)
#define VTSS_X_DSM_MAC_CFG_SEND_PAUSE_FRM_TWICE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_MAC_CFG_TX_PAUSE_XON_XOFF     VTSS_BIT(0U)
#define VTSS_X_DSM_MAC_CFG_TX_PAUSE_XON_XOFF(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_MAC_ADDR_BASE_HIGH_CFG  t_sz:1 ga:5, gw:882, ra:675, gc:1, rc:65  */
#define VTSS_DSM_MAC_ADDR_BASE_HIGH_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,675U,1U,65U)

#define VTSS_F_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_HIGH_CFG_MAC_ADDR_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_MAC_ADDR_BASE_LOW_CFG  t_sz:1 ga:5, gw:882, ra:740, gc:1, rc:65  */
#define VTSS_DSM_MAC_ADDR_BASE_LOW_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,740U,1U,65U)

#define VTSS_F_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_DSM_MAC_ADDR_BASE_LOW_CFG_MAC_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* DSM_DBG_CTRL  t_sz:1 ga:5, gw:882, ra:805, gc:1, rc:1  */
#define VTSS_DSM_DBG_CTRL         FA_REG(VTSS_TO_DSM,5U,0U,0U,0U,805U,1U,1U)

#define VTSS_F_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_DSM_DBG_CTRL_DBG_EVENT_CTRL       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_DSM_DBG_CTRL_DBG_EVENT_CTRL(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* DSM_TAXI_CAL_CFG  t_sz:1 ga:5, gw:882, ra:806, gc:1, rc:9  */
#define VTSS_DSM_TAXI_CAL_CFG(ri) FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,806U,1U,9U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_IDX          VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_IDX(x)       VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_ENCODE_BITFIELD(x,9U,6U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_LEN      VTSS_ENCODE_BITMASK(9U,6U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_LEN(x)   VTSS_EXTRACT_BITFIELD(x,9U,6U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_CUR_VAL      VTSS_ENCODE_BITMASK(5U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_VAL      VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TAXI_CAL_CFG_CAL_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_DSM_TAXI_CAL_CFG_CAL_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_PREEMPT_CFG  t_sz:1 ga:5, gw:882, ra:815, gc:1, rc:67  */
#define VTSS_DSM_PREEMPT_CFG(ri)  FA_REG(VTSS_TO_DSM,5U,0U,0U,ri,815U,1U,67U)

#define VTSS_F_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_DSM_PREEMPT_CFG_P_MIN_SIZE        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_DSM_PREEMPT_CFG_P_MIN_SIZE(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* DSM_AGED_FRMS  t_sz:1 ga:887, gw:282, ra:0, gc:1, rc:135  */
#define VTSS_DSM_AGED_FRMS(ri)    FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,0U,1U,135U)

#define VTSS_F_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)
#define VTSS_M_DSM_AGED_FRMS_AGED_FRMS_CNT       0xffffffffU
#define VTSS_X_DSM_AGED_FRMS_AGED_FRMS_CNT(x)    (x)


/* DSM_CELL_BUS_STICKY  t_sz:1 ga:887, gw:282, ra:135, gc:1, rc:1  */
#define VTSS_DSM_CELL_BUS_STICKY  FA_REG(VTSS_TO_DSM,887U,0U,0U,0U,135U,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY    VTSS_BIT(1U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_SOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY    VTSS_BIT(0U)
#define VTSS_X_DSM_CELL_BUS_STICKY_CELL_BUS_MISSING_EOF_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_BUF_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:136, gc:1, rc:5  */
#define VTSS_DSM_BUF_OFLW_STICKY(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,136U,1U,5U)

#define VTSS_F_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_OFLW_STICKY_BUF_OFLW_STICKY(x) (x)


/* DSM_BUF_UFLW_STICKY  t_sz:1 ga:887, gw:282, ra:141, gc:1, rc:5  */
#define VTSS_DSM_BUF_UFLW_STICKY(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,141U,1U,5U)

#define VTSS_F_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)
#define VTSS_M_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY    0xffffffffU
#define VTSS_X_DSM_BUF_UFLW_STICKY_BUF_UFLW_STICKY(x) (x)


/* DSM_PRE_CNT_OFLW_STICKY  t_sz:1 ga:887, gw:282, ra:146, gc:1, rc:1  */
#define VTSS_DSM_PRE_CNT_OFLW_STICKY FA_REG(VTSS_TO_DSM,887U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY    VTSS_BIT(8U)
#define VTSS_X_DSM_PRE_CNT_OFLW_STICKY_PRE_CNT_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* DSM_BUF_MAX_FILL  t_sz:1 ga:887, gw:282, ra:147, gc:1, rc:135  */
#define VTSS_DSM_BUF_MAX_FILL(ri) FA_REG(VTSS_TO_DSM,887U,0U,0U,ri,147U,1U,135U)

#define VTSS_F_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_DSM_BUF_MAX_FILL_MAX_FILL         VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_DSM_BUF_MAX_FILL_MAX_FILL(x)      VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* DSM_TX_RATE_LIMIT_MODE  t_sz:1 ga:1169, gw:202, ra:0, gc:1, rc:67  */
#define VTSS_DSM_TX_RATE_LIMIT_MODE(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,0U,1U,67U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_IPG_SCALE_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG    VTSS_BIT(9U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_CFG(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG    VTSS_BIT(8U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_PAYLOAD_PREAM_CFG(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_ACCUM_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA    VTSS_BIT(3U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_IPG_PPM_ADAPT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA    VTSS_BIT(2U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA    VTSS_BIT(1U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_PAYLOAD_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA    VTSS_BIT(0U)
#define VTSS_X_DSM_TX_RATE_LIMIT_MODE_TX_RATE_LIMIT_FRAME_OVERHEAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* DSM_TX_IPG_STRETCH_RATIO_CFG  t_sz:1 ga:1169, gw:202, ra:67, gc:1, rc:67  */
#define VTSS_DSM_TX_IPG_STRETCH_RATIO_CFG(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,67U,1U,67U)

#define VTSS_F_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_ENCODE_BITFIELD(x,0U,19U)
#define VTSS_M_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO    VTSS_ENCODE_BITMASK(0U,19U)
#define VTSS_X_DSM_TX_IPG_STRETCH_RATIO_CFG_TX_FINE_IPG_STRETCH_RATIO(x) VTSS_EXTRACT_BITFIELD(x,0U,19U)

/* DSM_TX_FRAME_RATE_START_CFG  t_sz:1 ga:1169, gw:202, ra:134, gc:1, rc:67  */
#define VTSS_DSM_TX_FRAME_RATE_START_CFG(ri) FA_REG(VTSS_TO_DSM,1169U,0U,0U,ri,134U,1U,67U)

#define VTSS_F_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_DSM_TX_FRAME_RATE_START_CFG_TX_FRAME_RATE_START(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* DSM_TX_RATE_LIMIT_HDR_CFG  t_sz:1 ga:1169, gw:202, ra:201, gc:1, rc:1  */
#define VTSS_DSM_TX_RATE_LIMIT_HDR_CFG FA_REG(VTSS_TO_DSM,1169U,0U,0U,0U,201U,1U,1U)

#define VTSS_F_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_DSM_TX_RATE_LIMIT_HDR_CFG_TX_RATE_LIMIT_HDR_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* DSM_TX_RATE_LIMIT_STICKY  t_sz:1 ga:1371, gw:3, ra:0, gc:1, rc:3  */
#define VTSS_DSM_TX_RATE_LIMIT_STICKY(ri) FA_REG(VTSS_TO_DSM,1371U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)
#define VTSS_M_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY    0xffffffffU
#define VTSS_X_DSM_TX_RATE_LIMIT_STICKY_TX_RATE_LIMIT_STICKY(x) (x)


/* EACL_OPTIONS  t_sz:1 ga:29620, gw:54, ra:0, gc:1, rc:1  */
#define VTSS_EACL_OPTIONS         FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA    VTSS_BIT(19U)
#define VTSS_X_EACL_OPTIONS_ALLOW_FWD_AT_INVALID_SOF_DATA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL    VTSS_BIT(18U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_SRC_PORT_SEL(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM    VTSS_BIT(17U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_SRC_PORT_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_EACL_OPTIONS_COPY_QUEUE_NUM_PRIO_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM    VTSS_BIT(14U)
#define VTSS_X_EACL_OPTIONS_INCLUDE_PRIO_IN_COPY_QUEUE_NUM(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR    VTSS_BIT(13U)
#define VTSS_X_EACL_OPTIONS_KEEP_ORIGINAL_MAC_ADDR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_COSID_SRC_SEL    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_COSID_SRC_SEL(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_EACL_OPTIONS_ES2_PCP_SRC_SEL      VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_EACL_OPTIONS_ES2_PCP_SRC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM    VTSS_BIT(8U)
#define VTSS_X_EACL_OPTIONS_USE_CELL_BUS_IGR_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_STATS_FIFO_THRES(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL    VTSS_BIT(2U)
#define VTSS_X_EACL_OPTIONS_SINGLE_CYCLE_FWD_DEFAULT_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD    VTSS_BIT(1U)
#define VTSS_X_EACL_OPTIONS_FORCE_SINGLE_CYCLE_FWD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS    VTSS_BIT(0U)
#define VTSS_X_EACL_OPTIONS_VIRT_INT_NUM_MATCH_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_TPID_CFG  t_sz:1 ga:29620, gw:54, ra:1, gc:1, rc:3  */
#define VTSS_EACL_TPID_CFG(ri)    FA_REG(VTSS_TO_EACL,29620U,0U,0U,ri,1U,1U,3U)

#define VTSS_F_EACL_TPID_CFG_TPID_VAL(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_TPID_CFG_TPID_VAL            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_TPID_CFG_TPID_VAL(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_ETAG_CFG  t_sz:1 ga:29620, gw:54, ra:4, gc:1, rc:1  */
#define VTSS_EACL_ETAG_CFG        FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_ETAG_CFG_ETAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_ETAG_CFG_ETAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RTAG_CFG  t_sz:1 ga:29620, gw:54, ra:5, gc:1, rc:1  */
#define VTSS_EACL_RTAG_CFG        FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RTAG_CFG_RTAG_TPID_ENA       VTSS_BIT(0U)
#define VTSS_X_EACL_RTAG_CFG_RTAG_TPID_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CTRL  t_sz:1 ga:29620, gw:54, ra:6, gc:1, rc:1  */
#define VTSS_EACL_ES2_CTRL        FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(16U)
#define VTSS_X_EACL_ES2_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REW_CMD_SEL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REW_CMD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_DISCARD_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL    VTSS_BIT(4U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_REDIR_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL    VTSS_BIT(3U)
#define VTSS_X_EACL_ES2_CTRL_ACTION_CPU_COPY_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD    VTSS_BIT(2U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RT_FWD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG    VTSS_BIT(1U)
#define VTSS_X_EACL_ES2_CTRL_ES2_IGR_PORT_BY_RLEG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* EACL_DP_MAP  t_sz:1 ga:29620, gw:54, ra:7, gc:1, rc:1  */
#define VTSS_EACL_DP_MAP          FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_EACL_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_GCPU_CFG  t_sz:1 ga:29620, gw:54, ra:8, gc:1, rc:8  */
#define VTSS_EACL_GCPU_CFG(ri)    FA_REG(VTSS_TO_EACL,29620U,0U,0U,ri,8U,1U,8U)

#define VTSS_F_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_GCPU_CFG_GCPU_DO_NOT_REW     VTSS_BIT(0U)
#define VTSS_X_EACL_GCPU_CFG_GCPU_DO_NOT_REW(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_RLEG_CFG_0  t_sz:1 ga:29620, gw:54, ra:16, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_0      FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_0_RLEG_MAC_LSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_0_RLEG_MAC_LSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_RLEG_CFG_1  t_sz:1 ga:29620, gw:54, ra:17, gc:1, rc:1  */
#define VTSS_EACL_RLEG_CFG_1      FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_EACL_RLEG_CFG_1_RLEG_MAC_MSB      VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_EACL_RLEG_CFG_1_RLEG_MAC_MSB(x)   VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* EACL_VCAP_ES2_FRAGMENT_CFG  t_sz:1 ga:29620, gw:54, ra:18, gc:1, rc:1  */
#define VTSS_EACL_VCAP_ES2_FRAGMENT_CFG FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS    VTSS_BIT(4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_VCAP_ES2_FRAGMENT_CFG_FRAGMENT_OFFSET_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_VCAP_ES2_RNG_CTRL  t_sz:1 ga:29620, gw:54, ra:19, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_CTRL(ri) FA_REG(VTSS_TO_EACL,29620U,0U,0U,ri,19U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_VCAP_ES2_RNG_CTRL_RNG_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_VCAP_ES2_RNG_VALUE_CFG  t_sz:1 ga:29620, gw:54, ra:35, gc:1, rc:16  */
#define VTSS_EACL_VCAP_ES2_RNG_VALUE_CFG(ri) FA_REG(VTSS_TO_EACL,29620U,0U,0U,ri,35U,1U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MAX_VALUE(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_EACL_VCAP_ES2_RNG_VALUE_CFG_RNG_MIN_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* EACL_INTR  t_sz:1 ga:29620, gw:54, ra:51, gc:1, rc:1  */
#define VTSS_EACL_INTR            FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_INVLD_SOF_PTR_DISCARD_INTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_VCAP_ES2_INTR           VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_VCAP_ES2_INTR(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_ENA  t_sz:1 ga:29620, gw:54, ra:52, gc:1, rc:1  */
#define VTSS_EACL_INTR_ENA        FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_ENA_INVLD_SOF_PTR_DISCARD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_ENA_VCAP_ES2_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_ENA_VCAP_ES2_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_INTR_IDENT  t_sz:1 ga:29620, gw:54, ra:53, gc:1, rc:1  */
#define VTSS_EACL_INTR_IDENT      FA_REG(VTSS_TO_EACL,29620U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT    VTSS_BIT(1U)
#define VTSS_X_EACL_INTR_IDENT_INVLD_SOF_PTR_DISCARD_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT    VTSS_BIT(0U)
#define VTSS_X_EACL_INTR_IDENT_VCAP_ES2_INTR_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_IF_MAP_TBL  t_sz:1 ga:24576, gw:1, ra:0, gc:5040, rc:1  */
#define VTSS_EACL_IF_MAP_TBL(gi)  FA_REG(VTSS_TO_EACL,24576U,gi,1U,0U,0U,5040U,1U)

#define VTSS_F_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_EACL_IF_MAP_TBL_ACL_GRP_ID        VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_EACL_IF_MAP_TBL_ACL_GRP_ID(x)     VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM_VLD(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_EACL_IF_MAP_TBL_VIRT_IF_NUM       VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_EACL_IF_MAP_TBL_VIRT_IF_NUM(x)    VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_EACL_IF_MAP_TBL_PHYS_PORT_NUM     VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_EACL_IF_MAP_TBL_PHYS_PORT_NUM(x)  VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* EACL_VCAP_ES2_KEY_SEL  t_sz:1 ga:37376, gw:2, ra:0, gc:138, rc:2  */
#define VTSS_EACL_VCAP_ES2_KEY_SEL(gi,ri) FA_REG(VTSS_TO_EACL,37376U,gi,2U,ri,0U,138U,2U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP6_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_IP4_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL    VTSS_BIT(1U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_ARP_KEY_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_VCAP_ES2_KEY_SEL_KEY_ENA     VTSS_BIT(0U)
#define VTSS_X_EACL_VCAP_ES2_KEY_SEL_KEY_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_ES2_CNT  t_sz:1 ga:30720, gw:1, ra:0, gc:2048, rc:1  */
#define VTSS_EACL_ES2_CNT(gi)     FA_REG(VTSS_TO_EACL,30720U,gi,1U,0U,0U,2048U,1U)

#define VTSS_F_EACL_ES2_CNT_CNT(x)               (x)
#define VTSS_M_EACL_ES2_CNT_CNT                  0xffffffffU
#define VTSS_X_EACL_ES2_CNT_CNT(x)               (x)


/* EACL_POL_EACL_RATE_CFG  t_sz:1 ga:37652, gw:195, ra:0, gc:1, rc:64  */
#define VTSS_EACL_POL_EACL_RATE_CFG(ri) FA_REG(VTSS_TO_EACL,37652U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_EACL_POL_EACL_RATE_CFG_EACL_RATE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_EACL_POL_EACL_RATE_CFG_EACL_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* EACL_POL_EACL_THRES_CFG  t_sz:1 ga:37652, gw:195, ra:64, gc:1, rc:64  */
#define VTSS_EACL_POL_EACL_THRES_CFG(ri) FA_REG(VTSS_TO_EACL,37652U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_EACL_POL_EACL_THRES_CFG_EACL_THRES    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_EACL_POL_EACL_THRES_CFG_EACL_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* EACL_POL_EACL_CTRL  t_sz:1 ga:37652, gw:195, ra:128, gc:1, rc:64  */
#define VTSS_EACL_POL_EACL_CTRL(ri) FA_REG(VTSS_TO_EACL,37652U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_DP_BYPASS_LVL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_DP_BYPASS_LVL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_EACL_POL_EACL_CTRL_GAP_VALUE      VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_EACL_POL_EACL_CTRL_GAP_VALUE(x)   VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_EACL_POL_EACL_CTRL_EACL_TRAFFIC_TYPE_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CTRL_FRAME_RATE_ENA    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CTRL_FRAME_RATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_EACL_CFG  t_sz:1 ga:37652, gw:195, ra:192, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_CFG    FA_REG(VTSS_TO_EACL,37652U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED    VTSS_BIT(5U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_CNT_MARKED_AS_DROPPED(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY    VTSS_BIT(4U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_FP_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_ALLOW_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_CLOSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_OPEN    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_OPEN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_CFG_EACL_FORCE_INIT    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_CFG_EACL_FORCE_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_POL_UPD_INT_CFG  t_sz:1 ga:37652, gw:195, ra:193, gc:1, rc:1  */
#define VTSS_EACL_POL_UPD_INT_CFG FA_REG(VTSS_TO_EACL,37652U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_EACL_POL_UPD_INT_CFG_POL_UPD_INT    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_EACL_POL_UPD_INT_CFG_POL_UPD_INT(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* EACL_POL_EACL_STICKY  t_sz:1 ga:37652, gw:195, ra:194, gc:1, rc:1  */
#define VTSS_EACL_POL_EACL_STICKY FA_REG(VTSS_TO_EACL,37652U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_ACTIVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_REMARK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_DROP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_POL_EACL_STICKY_POL_EACL_BYPASS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_SEC_LOOKUP_STICKY  t_sz:1 ga:29674, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_EACL_SEC_LOOKUP_STICKY(ri) FA_REG(VTSS_TO_EACL,29674U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY    VTSS_BIT(7U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP_7TUPLE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY    VTSS_BIT(6U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY    VTSS_BIT(5U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP6_STD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY    VTSS_BIT(4U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_TCPUDP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY    VTSS_BIT(3U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_VID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY    VTSS_BIT(2U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_IP4_OTHER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_ARP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_SEC_LOOKUP_STICKY_SEC_TYPE_MAC_ETYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_DBG_STICKY  t_sz:1 ga:29676, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_DBG_STICKY      FA_REG(VTSS_TO_EACL,29676U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY    VTSS_BIT(0U)
#define VTSS_X_EACL_DBG_STICKY_POL_STATS_FIFO_TRESH_REACHED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_FIRST_MEMBER  t_sz:1 ga:0, gw:4, ra:0, gc:4096, rc:1  */
#define VTSS_EACL_FRER_FIRST_MEMBER(gi) FA_REG(VTSS_TO_EACL,0U,gi,4U,0U,0U,4096U,1U)

#define VTSS_F_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_EACL_FRER_FIRST_MEMBER_FRER_FIRST_MEMBER(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* EACL_FRER_EGR_PORT  t_sz:1 ga:0, gw:4, ra:1, gc:4096, rc:2  */
#define VTSS_EACL_FRER_EGR_PORT(gi,ri) FA_REG(VTSS_TO_EACL,0U,gi,4U,ri,1U,4096U,2U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_ENCODE_BITFIELD(x,21U,7U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT0    VTSS_ENCODE_BITMASK(21U,7U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT0(x) VTSS_EXTRACT_BITFIELD(x,21U,7U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT1    VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT1(x) VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT2    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT2(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_EACL_FRER_EGR_PORT_FRER_EGR_PORT3    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_EACL_FRER_EGR_PORT_FRER_EGR_PORT3(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* EACL_FRER_CFG  t_sz:1 ga:29677, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_CFG        FA_REG(VTSS_TO_EACL,29677U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_ENCODE_BITFIELD(x,10U,16U)
#define VTSS_M_EACL_FRER_CFG_WATCHDOG_PRESCALER    VTSS_ENCODE_BITMASK(10U,16U)
#define VTSS_X_EACL_FRER_CFG_WATCHDOG_PRESCALER(x) VTSS_EXTRACT_BITFIELD(x,10U,16U)

#define VTSS_F_EACL_FRER_CFG_ADDR(x)             VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_EACL_FRER_CFG_ADDR                VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_EACL_FRER_CFG_ADDR(x)             VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* EACL_FRER_CFG_COMPOUND  t_sz:1 ga:36864, gw:1, ra:0, gc:512, rc:1  */
#define VTSS_EACL_FRER_CFG_COMPOUND(gi) FA_REG(VTSS_TO_EACL,36864U,gi,1U,0U,0U,512U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE    VTSS_BIT(20U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM    VTSS_BIT(19U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET_TICKS    VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_RESET      VTSS_BIT(1U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_RESET(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_CFG_COMPOUND_ENABLE     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_CFG_COMPOUND_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_CFG_MEMBER  t_sz:1 ga:29696, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_EACL_FRER_CFG_MEMBER(gi) FA_REG(VTSS_TO_EACL,29696U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE    VTSS_BIT(29U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_TAKE_NO_SEQUENCE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM    VTSS_BIT(28U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_VECTOR_ALGORITHM(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_ENCODE_BITFIELD(x,23U,5U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH    VTSS_ENCODE_BITMASK(23U,5U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_HISTORY_LENGTH(x) VTSS_EXTRACT_BITFIELD(x,23U,5U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_ENCODE_BITFIELD(x,11U,12U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET_TICKS    VTSS_ENCODE_BITMASK(11U,12U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET_TICKS(x) VTSS_EXTRACT_BITFIELD(x,11U,12U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_RESET        VTSS_BIT(10U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_RESET(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_ENABLE       VTSS_BIT(9U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_EACL_FRER_CFG_MEMBER_COMPOUND_HANDLE(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* EACL_FRER_STA_COMPOUND  t_sz:1 ga:29616, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_COMPOUND FA_REG(VTSS_TO_EACL,29616U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_SEQ_NO     VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_SEQ_NO(x)  VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TICKS      VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TICKS(x)   VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_COMPOUND_TAKE_ANY    VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_COMPOUND_TAKE_ANY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_COMPOUND  t_sz:1 ga:29616, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_COMPOUND FA_REG(VTSS_TO_EACL,29616U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)
#define VTSS_M_EACL_FRER_HST_COMPOUND_HISTORY    0xffffffffU
#define VTSS_X_EACL_FRER_HST_COMPOUND_HISTORY(x) (x)


/* EACL_FRER_STA_MEMBER  t_sz:1 ga:29618, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_EACL_FRER_STA_MEMBER FA_REG(VTSS_TO_EACL,29618U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_ENCODE_BITFIELD(x,13U,16U)
#define VTSS_M_EACL_FRER_STA_MEMBER_SEQ_NO       VTSS_ENCODE_BITMASK(13U,16U)
#define VTSS_X_EACL_FRER_STA_MEMBER_SEQ_NO(x)    VTSS_EXTRACT_BITFIELD(x,13U,16U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TICKS        VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TICKS(x)     VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_FRER_STA_MEMBER_TAKE_ANY     VTSS_BIT(0U)
#define VTSS_X_EACL_FRER_STA_MEMBER_TAKE_ANY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_FRER_HST_MEMBER  t_sz:1 ga:29618, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_EACL_FRER_HST_MEMBER FA_REG(VTSS_TO_EACL,29618U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)
#define VTSS_M_EACL_FRER_HST_MEMBER_HISTORY      0xffffffffU
#define VTSS_X_EACL_FRER_HST_MEMBER_HISTORY(x)   (x)


/* EACL_CNT_COMPOUND_RESETS  t_sz:1 ga:32768, gw:8, ra:0, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_RESETS(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,0U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_COMPOUND_TAGLESS  t_sz:1 ga:32768, gw:8, ra:1, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_TAGLESS(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,1U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_COMPOUND_PASSED  t_sz:1 ga:32768, gw:8, ra:2, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_PASSED(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,2U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_COMPOUND_DISCARDED  t_sz:1 ga:32768, gw:8, ra:3, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_DISCARDED(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,3U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_COMPOUND_OUTOFORDER  t_sz:1 ga:32768, gw:8, ra:4, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_OUTOFORDER(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,4U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_COMPOUND_ROGUE  t_sz:1 ga:32768, gw:8, ra:5, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_ROGUE(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,5U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_COMPOUND_LOST  t_sz:1 ga:32768, gw:8, ra:6, gc:512, rc:1  */
#define VTSS_EACL_CNT_COMPOUND_LOST(gi) FA_REG(VTSS_TO_EACL,32768U,gi,8U,0U,6U,512U,1U)

#define VTSS_F_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)
#define VTSS_M_EACL_CNT_COMPOUND_LOST_CNT_LOST    0xffffffffU
#define VTSS_X_EACL_CNT_COMPOUND_LOST_CNT_LOST(x) (x)


/* EACL_CNT_MEMBER_RESETS  t_sz:1 ga:16384, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_RESETS(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_RESETS_CNT_RESETS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_RESETS_CNT_RESETS(x) (x)


/* EACL_CNT_MEMBER_TAGLESS  t_sz:1 ga:16384, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_TAGLESS(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_TAGLESS_CNT_TAGLESS(x) (x)


/* EACL_CNT_MEMBER_PASSED  t_sz:1 ga:16384, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_PASSED(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_PASSED_CNT_PASSED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_PASSED_CNT_PASSED(x) (x)


/* EACL_CNT_MEMBER_DISCARDED  t_sz:1 ga:16384, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_DISCARDED(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_DISCARDED_CNT_DISCARDED(x) (x)


/* EACL_CNT_MEMBER_OUTOFORDER  t_sz:1 ga:16384, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_OUTOFORDER(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_OUTOFORDER_CNT_OUTOFORDER(x) (x)


/* EACL_CNT_MEMBER_ROGUE  t_sz:1 ga:16384, gw:8, ra:5, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_ROGUE(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,5U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)
#define VTSS_M_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE    0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_ROGUE_CNT_ROGUE(x) (x)


/* EACL_CNT_MEMBER_LOST  t_sz:1 ga:16384, gw:8, ra:6, gc:1024, rc:1  */
#define VTSS_EACL_CNT_MEMBER_LOST(gi) FA_REG(VTSS_TO_EACL,16384U,gi,8U,0U,6U,1024U,1U)

#define VTSS_F_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)
#define VTSS_M_EACL_CNT_MEMBER_LOST_CNT_LOST     0xffffffffU
#define VTSS_X_EACL_CNT_MEMBER_LOST_CNT_LOST(x)  (x)


/* EACL_GLOBAL_CNT_FRM_TYPE_CFG  t_sz:1 ga:29678, gw:6, ra:0, gc:1, rc:2  */
#define VTSS_EACL_GLOBAL_CNT_FRM_TYPE_CFG(ri) FA_REG(VTSS_TO_EACL,29678U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_EACL_GLOBAL_CNT_FRM_TYPE_CFG_GLOBAL_CFG_CNT_FRM_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* EACL_STAT_GLOBAL_CFG  t_sz:1 ga:29678, gw:6, ra:2, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_CFG(ri) FA_REG(VTSS_TO_EACL,29678U,0U,0U,ri,2U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE    VTSS_BIT(0U)
#define VTSS_X_EACL_STAT_GLOBAL_CFG_GLOBAL_CFG_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_STAT_GLOBAL_EVENT_MASK  t_sz:1 ga:29678, gw:6, ra:4, gc:1, rc:2  */
#define VTSS_EACL_STAT_GLOBAL_EVENT_MASK(ri) FA_REG(VTSS_TO_EACL,29678U,0U,0U,ri,4U,1U,2U)

#define VTSS_F_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_EACL_STAT_GLOBAL_EVENT_MASK_GLOBAL_EVENT_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* EACL_STAT_LSB_CNT  t_sz:1 ga:37888, gw:4, ra:0, gc:64, rc:2  */
#define VTSS_EACL_STAT_LSB_CNT(gi,ri) FA_REG(VTSS_TO_EACL,37888U,gi,4U,ri,0U,64U,2U)

#define VTSS_F_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)
#define VTSS_M_EACL_STAT_LSB_CNT_LSB_CNT         0xffffffffU
#define VTSS_X_EACL_STAT_LSB_CNT_LSB_CNT(x)      (x)


/* EACL_STAT_MSB_CNT  t_sz:1 ga:37888, gw:4, ra:2, gc:64, rc:2  */
#define VTSS_EACL_STAT_MSB_CNT(gi,ri) FA_REG(VTSS_TO_EACL,37888U,gi,4U,ri,2U,64U,2U)

#define VTSS_F_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_EACL_STAT_MSB_CNT_MSB_CNT         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_EACL_STAT_MSB_CNT_MSB_CNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* EACL_RAM_INIT  t_sz:1 ga:29684, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_EACL_RAM_INIT        FA_REG(VTSS_TO_EACL,29684U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_EACL_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_EACL_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_EACL_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* EACL_CM_ADDR  t_sz:1 ga:29685, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_EACL_CM_ADDR         FA_REG(VTSS_TO_EACL,29685U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_EACL_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_EACL_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_EACL_CM_ADDR_CM_ADDR(x)           (x)


/* EACL_CM_DATA_WR  t_sz:1 ga:29685, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_WR      FA_REG(VTSS_TO_EACL,29685U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_EACL_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_EACL_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* EACL_CM_DATA_RD  t_sz:1 ga:29685, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_EACL_CM_DATA_RD      FA_REG(VTSS_TO_EACL,29685U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_EACL_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_EACL_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* EACL_CM_OP  t_sz:1 ga:29685, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_EACL_CM_OP           FA_REG(VTSS_TO_EACL,29685U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_EACL_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_EACL_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_EACL_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FDMA_FDMA_CH_ACTIVATE  t_sz:1 ga:2, gw:107, ra:0, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_ACTIVATE FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_ACTIVATE_CH_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_RELOAD  t_sz:1 ga:2, gw:107, ra:1, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_RELOAD  FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_RELOAD_CH_RELOAD(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_RELOAD_CH_RELOAD     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_RELOAD_CH_RELOAD(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_DISABLE  t_sz:1 ga:2, gw:107, ra:2, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_DISABLE FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_DISABLE_CH_DISABLE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_DISABLE_CH_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_FORCEDIS  t_sz:1 ga:2, gw:107, ra:3, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_FORCEDIS FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_FORCEDIS_CH_FORCEDIS(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_DB_DISCARD  t_sz:1 ga:2, gw:107, ra:4, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_DB_DISCARD FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_DB_DISCARD_DB_DISCARD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_CNT  t_sz:1 ga:2, gw:107, ra:5, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_CNT(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,5U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_FRM       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_FRM(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_DB_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_CNT_CH_CNT_DCB       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_CNT_CH_CNT_DCB(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_DCB_LLP  t_sz:1 ga:2, gw:107, ra:13, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,13U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_LLP(x)          (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_LLP             0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_LLP(x)          (x)


/* FDMA_FDMA_DCB_LLP1  t_sz:1 ga:2, gw:107, ra:21, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP1(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,21U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP1_LLP1(x)        (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP1_LLP1           0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP1_LLP1(x)        (x)


/* FDMA_FDMA_DCB_LLP_PREV  t_sz:1 ga:2, gw:107, ra:29, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP_PREV(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,29U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x) (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV    0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_PREV_LLP_PREV(x) (x)


/* FDMA_FDMA_DCB_LLP_PREV1  t_sz:1 ga:2, gw:107, ra:37, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_DCB_LLP_PREV1(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,37U,1U,8U)

#define VTSS_F_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1(x) (x)
#define VTSS_M_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1    0xffffffffU
#define VTSS_X_FDMA_FDMA_DCB_LLP_PREV1_LLP_PREV1(x) (x)


/* FDMA_FDMA_CH_ACTIVE  t_sz:1 ga:2, gw:107, ra:45, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_ACTIVE  FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_ACTIVE_CH_ACTIVE(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_PENDING  t_sz:1 ga:2, gw:107, ra:46, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_PENDING FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_PENDING_CH_PENDING(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_PENDING_CH_PENDING    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_PENDING_CH_PENDING(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_IDLE  t_sz:1 ga:2, gw:107, ra:47, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CH_IDLE    FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_FDMA_FDMA_CH_IDLE_CH_IDLE(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_IDLE_CH_IDLE         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_IDLE_CH_IDLE(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_STATUS  t_sz:1 ga:2, gw:107, ra:48, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_STATUS(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,48U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_STATUS_CH_FILL_LVL(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_FDMA_FDMA_CH_STATUS_CH_FILL_LVL    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_FDMA_FDMA_CH_STATUS_CH_FILL_LVL(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_FDMA_FDMA_CH_STATUS_CH_ERR_DCB_WRD128_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* FDMA_FDMA_CH_CFG  t_sz:1 ga:2, gw:107, ra:56, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_CFG(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,56U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE    VTSS_BIT(7U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_XTR_STATUS_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY    VTSS_BIT(6U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_INTR_DB_EOF_ONLY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_INJ_PORT(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_INJ_PORT      VTSS_BIT(5U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_INJ_PORT(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_DCB_DB_CNT(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_FDMA_FDMA_CH_CFG_CH_MEM(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_CH_CFG_CH_MEM           VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_CH_CFG_CH_MEM(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_CH_TRANSLATE  t_sz:1 ga:2, gw:107, ra:64, gc:1, rc:8  */
#define VTSS_FDMA_FDMA_CH_TRANSLATE(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,64U,1U,8U)

#define VTSS_F_FDMA_FDMA_CH_TRANSLATE_OFFSET(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FDMA_FDMA_CH_TRANSLATE_OFFSET     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FDMA_FDMA_CH_TRANSLATE_OFFSET(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* FDMA_FDMA_CH_INJ_TOKEN_CNT  t_sz:1 ga:2, gw:107, ra:72, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_CNT(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,72U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_CNT_CH_INJ_TOKEN_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD  t_sz:1 ga:2, gw:107, ra:78, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,78U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD(x) (x)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD    0xffffffffU
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_TICK_RLD_CH_INJ_TOKEN_TICK_RLD(x) (x)


/* FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT  t_sz:1 ga:2, gw:107, ra:84, gc:1, rc:6  */
#define VTSS_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,84U,1U,6U)

#define VTSS_F_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT(x) (x)
#define VTSS_M_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT    0xffffffffU
#define VTSS_X_FDMA_FDMA_CH_INJ_TOKEN_TICK_CNT_CH_INJ_TOKEN_TICK_CNT(x) (x)


/* FDMA_FDMA_INJ_CFG  t_sz:1 ga:2, gw:107, ra:90, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INJ_CFG    FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,90U,1U,1U)

#define VTSS_F_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_FDMA_FDMA_INJ_CFG_TAXI_EOF_SOF_MIN_WRD(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_FDMA_FDMA_INJ_CFG_INJ_ARB_SAT(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* FDMA_FDMA_XTR_CFG  t_sz:1 ga:2, gw:107, ra:91, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_XTR_CFG    FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,91U,1U,1U)

#define VTSS_F_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM(x)  VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM     VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_FDMA_FDMA_XTR_CFG_XTR_FIFO_WM(x)  VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_FDMA_FDMA_XTR_CFG_XTR_ARB_SAT(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* FDMA_FDMA_PORT_CFG  t_sz:1 ga:2, gw:107, ra:92, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_CFG(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,92U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN    VTSS_BIT(8U)
#define VTSS_X_FDMA_FDMA_PORT_CFG_INJ_FCS_PAD_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_PORT_CFG_INJ_FRM_MIN_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_PORT_CTRL  t_sz:1 ga:2, gw:107, ra:94, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_CTRL(ri) FA_REG(VTSS_TO_FDMA,2U,0U,0U,ri,94U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_INJ_STOP(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_INJ_STOP      VTSS_BIT(4U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_INJ_STOP(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE    VTSS_BIT(3U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_INJ_STOP_FORCE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_STOP(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_STOP      VTSS_BIT(2U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_STOP(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY    VTSS_BIT(1U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_BUF_IS_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST    VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_PORT_CTRL_XTR_BUF_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_INTR_DCB  t_sz:1 ga:2, gw:107, ra:96, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB   FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,96U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_INTR_DCB(x)    VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_INTR_DCB       VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_INTR_DCB(x)    VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DCB_ENA  t_sz:1 ga:2, gw:107, ra:97, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DCB_ENA FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,97U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DCB_ENA_INTR_DCB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB  t_sz:1 ga:2, gw:107, ra:98, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB    FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,98U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_INTR_DB(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_INTR_DB         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_INTR_DB(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_DB_ENA  t_sz:1 ga:2, gw:107, ra:99, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_DB_ENA FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_DB_ENA_INTR_DB_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_ERR  t_sz:1 ga:2, gw:107, ra:100, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_ERR   FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_ERR_INTR_PORT_ERR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_ERR_INTR_CH_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_ERR_INTR_CH_ERR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_ERR_INTR_CH_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_ENA  t_sz:1 ga:2, gw:107, ra:101, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_ENA   FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,101U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_ENA_INTR_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_ENA_INTR_CH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_ENA_INTR_CH_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_ENA_INTR_CH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_INTR_IDENT  t_sz:1 ga:2, gw:107, ra:102, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_INTR_IDENT FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT_INTR_PORT_IDENT(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_INTR_IDENT_INTR_CH_IDENT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_ERRORS  t_sz:1 ga:2, gw:107, ra:103, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_ERRORS     FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_WR(x)    VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_WR       VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_WR(x)    VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_OVF(x)   VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_OVF      VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_OVF(x)   VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_XTR_TAXI32_OVF(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_DCB_XTR_DATAL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_DCB_RD(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_DCB_RD       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_DCB_RD(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_INJ_RD(x)    VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_INJ_RD       VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_INJ_RD(x)    VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_INJ_OUT_OF_SYNC(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_FDMA_FDMA_ERRORS_ERR_CH_WR(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_FDMA_FDMA_ERRORS_ERR_CH_WR        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_FDMA_FDMA_ERRORS_ERR_CH_WR(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* FDMA_FDMA_ERRORS_2  t_sz:1 ga:2, gw:107, ra:104, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_ERRORS_2   FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_FDMA_FDMA_ERRORS_2_ERR_XTR_FRAG(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* FDMA_FDMA_IDLECNT  t_sz:1 ga:2, gw:107, ra:105, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_IDLECNT    FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_FDMA_FDMA_IDLECNT_IDLECNT(x)      VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_FDMA_FDMA_IDLECNT_IDLECNT         VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_FDMA_FDMA_IDLECNT_IDLECNT(x)      VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* FDMA_FDMA_CTRL  t_sz:1 ga:2, gw:107, ra:106, gc:1, rc:1  */
#define VTSS_FDMA_FDMA_CTRL       FA_REG(VTSS_TO_FDMA,2U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_FDMA_FDMA_CTRL_NRESET(x)          VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_FDMA_FDMA_CTRL_NRESET             VTSS_BIT(0U)
#define VTSS_X_FDMA_FDMA_CTRL_NRESET(x)          VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* FDMA_FDMA_PORT_STAT  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:2  */
#define VTSS_FDMA_FDMA_PORT_STAT(ri) FA_REG(VTSS_TO_FDMA,0U,0U,0U,ri,0U,1U,2U)

#define VTSS_F_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_FDMA_FDMA_PORT_STAT_PORT_INJ_FRM_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_HSCH_L0_CFG  t_sz:1 ga:40960, gw:1, ra:0, gc:5040, rc:1  */
#define VTSS_HSCH_HSCH_L0_CFG(gi) FA_REG(VTSS_TO_HSCH,40960U,gi,1U,0U,0U,5040U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_LAYER       VTSS_BIT(21U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_LAYER(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_HSCH_HSCH_L0_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_HSCH_HSCH_L0_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_HSCH_L0_CFG_P_QUEUES         VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_HSCH_L0_CFG_P_QUEUES(x)      VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_HSCH_L1_CFG  t_sz:1 ga:40640, gw:1, ra:0, gc:64, rc:1  */
#define VTSS_HSCH_HSCH_L1_CFG(gi) FA_REG(VTSS_TO_HSCH,40640U,gi,1U,0U,0U,64U,1U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_ENCODE_BITFIELD(x,4U,7U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_IDX         VTSS_ENCODE_BITMASK(4U,7U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_IDX(x)      VTSS_EXTRACT_BITFIELD(x,4U,7U)

#define VTSS_F_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_HSCH_L1_CFG_NEXT_INP         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_HSCH_L1_CFG_NEXT_INP(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_CIR_CFG  t_sz:1 ga:0, gw:8, ra:0, gc:5040, rc:1  */
#define VTSS_HSCH_CIR_CFG(gi)     FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,0U,5040U,1U)

#define VTSS_F_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_CIR_CFG_CIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_CIR_CFG_CIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_CIR_CFG_CIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_CIR_CFG_CIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_EIR_CFG  t_sz:1 ga:0, gw:8, ra:1, gc:5040, rc:1  */
#define VTSS_HSCH_EIR_CFG(gi)     FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,1U,5040U,1U)

#define VTSS_F_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_EIR_CFG_EIR_RATE             VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_EIR_CFG_EIR_RATE(x)          VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EIR_CFG_EIR_BURST            VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EIR_CFG_EIR_BURST(x)         VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_SE_CFG  t_sz:1 ga:0, gw:8, ra:2, gc:5040, rc:1  */
#define VTSS_HSCH_SE_CFG(gi)      FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,2U,5040U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_CNT           VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_CNT(x)        VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_AVB_ENA            VTSS_BIT(5U)
#define VTSS_X_HSCH_SE_CFG_SE_AVB_ENA(x)         VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_FRM_MODE           VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_FRM_MODE(x)        VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_HSCH_SE_CFG_SE_DWRR_FRM_MODE      VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_HSCH_SE_CFG_SE_DWRR_FRM_MODE(x)   VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_HSCH_SE_CFG_SE_STOP(x)            VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_CFG_SE_STOP               VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_CFG_SE_STOP(x)            VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_SE_CONNECT  t_sz:1 ga:0, gw:8, ra:3, gc:5040, rc:1  */
#define VTSS_HSCH_SE_CONNECT(gi)  FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,3U,5040U,1U)

#define VTSS_F_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_SE_CONNECT_SE_LEAK_LINK      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_SE_CONNECT_SE_LEAK_LINK(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_SE_DLB_SENSE  t_sz:1 ga:0, gw:8, ra:4, gc:5040, rc:1  */
#define VTSS_HSCH_SE_DLB_SENSE(gi) FA_REG(VTSS_TO_HSCH,0U,gi,8U,0U,4U,5040U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO     VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO(x)  VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_ENCODE_BITFIELD(x,3U,7U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT    VTSS_ENCODE_BITMASK(3U,7U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,7U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA    VTSS_BIT(2U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_SE_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA    VTSS_BIT(1U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_CIR_STATE  t_sz:1 ga:65536, gw:4, ra:0, gc:5040, rc:1  */
#define VTSS_HSCH_CIR_STATE(gi)   FA_REG(VTSS_TO_HSCH,65536U,gi,4U,0U,0U,5040U,1U)

#define VTSS_F_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_CIR_STATE_CIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_CIR_STATE_CIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_EIR_STATE  t_sz:1 ga:65536, gw:4, ra:1, gc:5040, rc:1  */
#define VTSS_HSCH_EIR_STATE(gi)   FA_REG(VTSS_TO_HSCH,65536U,gi,4U,0U,1U,5040U,1U)

#define VTSS_F_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_EIR_STATE_EIR_LVL            VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_EIR_STATE_EIR_LVL(x)         VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_SE_STATE  t_sz:1 ga:65536, gw:4, ra:2, gc:5040, rc:1  */
#define VTSS_HSCH_SE_STATE(gi)    FA_REG(VTSS_TO_HSCH,65536U,gi,4U,0U,2U,5040U,1U)

#define VTSS_F_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_SE_STATE_REP_CLOSED          VTSS_BIT(0U)
#define VTSS_X_HSCH_SE_STATE_REP_CLOSED(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_QSHP_CIR_CFG  t_sz:1 ga:40448, gw:2, ra:0, gc:72, rc:1  */
#define VTSS_HSCH_QSHP_CIR_CFG(gi) FA_REG(VTSS_TO_HSCH,40448U,gi,2U,0U,0U,72U,1U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_ENCODE_BITFIELD(x,6U,17U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_RATE        VTSS_ENCODE_BITMASK(6U,17U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_RATE(x)     VTSS_EXTRACT_BITFIELD(x,6U,17U)

#define VTSS_F_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_QSHP_CIR_CFG_CIR_BURST       VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_QSHP_CIR_CFG_CIR_BURST(x)    VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_QSHP_CFG  t_sz:1 ga:40448, gw:2, ra:1, gc:72, rc:1  */
#define VTSS_HSCH_QSHP_CFG(gi)    FA_REG(VTSS_TO_HSCH,40448U,gi,2U,0U,1U,72U,1U)

#define VTSS_F_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSCH_QSHP_CFG_SE_FRM_MODE         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSCH_QSHP_CFG_SE_FRM_MODE(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSCH_QSHP_ALLOC_CFG  t_sz:1 ga:49152, gw:2, ra:0, gc:5040, rc:1  */
#define VTSS_HSCH_QSHP_ALLOC_CFG(gi) FA_REG(VTSS_TO_HSCH,49152U,gi,2U,0U,0U,5040U,1U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_ENCODE_BITFIELD(x,21U,7U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MIN      VTSS_ENCODE_BITMASK(21U,7U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MIN(x)   VTSS_EXTRACT_BITFIELD(x,21U,7U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_MAX      VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_MAX(x)   VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_QSHP_ALLOC_CFG_QSHP_BASE     VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_QSHP_ALLOC_CFG_QSHP_BASE(x)  VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_QSHP_CONNECT  t_sz:1 ga:49152, gw:2, ra:1, gc:5040, rc:1  */
#define VTSS_HSCH_QSHP_CONNECT(gi) FA_REG(VTSS_TO_HSCH,49152U,gi,2U,0U,1U,5040U,1U)

#define VTSS_F_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_QSHP_CONNECT_SE_LEAK_LINK    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_QSHP_CONNECT_SE_LEAK_LINK(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_QSHP_CIR_STATE  t_sz:1 ga:40320, gw:1, ra:0, gc:72, rc:1  */
#define VTSS_HSCH_QSHP_CIR_STATE(gi) FA_REG(VTSS_TO_HSCH,40320U,gi,1U,0U,0U,72U,1U)

#define VTSS_F_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_HSCH_QSHP_CIR_STATE_CIR_LVL       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_HSCH_QSHP_CIR_STATE_CIR_LVL(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* HSCH_INP_STATE  t_sz:1 ga:40392, gw:1, ra:0, gc:3, rc:1  */
#define VTSS_HSCH_INP_STATE(gi)   FA_REG(VTSS_TO_HSCH,40392U,gi,1U,0U,0U,3U,1U)

#define VTSS_F_HSCH_INP_STATE_INP_STATE(x)       (x)
#define VTSS_M_HSCH_INP_STATE_INP_STATE          0xffffffffU
#define VTSS_X_HSCH_INP_STATE_INP_STATE(x)       (x)


/* HSCH_DWRR_ENTRY  t_sz:1 ga:40704, gw:1, ra:0, gc:72, rc:1  */
#define VTSS_HSCH_DWRR_ENTRY(gi)  FA_REG(VTSS_TO_HSCH,40704U,gi,1U,0U,0U,72U,1U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_COST         VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_COST(x)      VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_HSCH_DWRR_ENTRY_DWRR_BALANCE      VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_HSCH_DWRR_ENTRY_DWRR_BALANCE(x)   VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* HSCH_HSCH_MISC_CFG  t_sz:1 ga:40776, gw:162, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_MISC_CFG   FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_MISC_CFG_LEAK_DIS       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_MISC_CFG_LEAK_DIS(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_MISC_PORT_CFG  t_sz:1 ga:40776, gw:162, ra:1, gc:1, rc:70  */
#define VTSS_HSCH_HSCH_MISC_PORT_CFG(ri) FA_REG(VTSS_TO_HSCH,40776U,0U,0U,ri,1U,1U,70U)

#define VTSS_F_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_HSCH_HSCH_MISC_PORT_CFG_FRM_ADJ(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* HSCH_HSCH_CFG_CFG  t_sz:1 ga:40776, gw:162, ra:71, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_CFG_CFG    FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_ENCODE_BITFIELD(x,14U,13U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CFG_SE_IDX      VTSS_ENCODE_BITMASK(14U,13U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CFG_SE_IDX(x)   VTSS_EXTRACT_BITFIELD(x,14U,13U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_HSCH_LAYER      VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_HSCH_LAYER(x)   VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_HSCH_CFG_CFG_CSR_GRANT       VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_HSCH_CFG_CFG_CSR_GRANT(x)    VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_PFC_CFG  t_sz:1 ga:40776, gw:162, ra:72, gc:1, rc:65  */
#define VTSS_HSCH_PFC_CFG(ri)     FA_REG(VTSS_TO_HSCH,40776U,0U,0U,ri,72U,1U,65U)

#define VTSS_F_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_ENCODE_BITFIELD(x,7U,2U)
#define VTSS_M_HSCH_PFC_CFG_PFC_LAYER            VTSS_ENCODE_BITMASK(7U,2U)
#define VTSS_X_HSCH_PFC_CFG_PFC_LAYER(x)         VTSS_EXTRACT_BITFIELD(x,7U,2U)

#define VTSS_F_HSCH_PFC_CFG_PFC_SE(x)            VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_HSCH_PFC_CFG_PFC_SE               VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_HSCH_PFC_CFG_PFC_SE(x)            VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* HSCH_HSCH_LARGE_ENA  t_sz:1 ga:40776, gw:162, ra:137, gc:1, rc:20  */
#define VTSS_HSCH_HSCH_LARGE_ENA(ri) FA_REG(VTSS_TO_HSCH,40776U,0U,0U,ri,137U,1U,20U)

#define VTSS_F_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)
#define VTSS_M_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA    0xffffffffU
#define VTSS_X_HSCH_HSCH_LARGE_ENA_HSCH_LARGE_ENA(x) (x)


/* HSCH_EVENTS_CORE  t_sz:1 ga:40776, gw:162, ra:157, gc:1, rc:1  */
#define VTSS_HSCH_EVENTS_CORE     FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,157U,1U,1U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_HSCH          VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_HSCH(x)       VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSCH_EVENTS_CORE_EV_FRD           VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSCH_EVENTS_CORE_EV_FRD(x)        VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSCH_DEBUG_CTRL  t_sz:1 ga:40776, gw:162, ra:158, gc:1, rc:1  */
#define VTSS_HSCH_DEBUG_CTRL      FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,158U,1U,1U)

#define VTSS_F_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_DEBUG_CTRL_PORT_KICK         VTSS_BIT(0U)
#define VTSS_X_HSCH_DEBUG_CTRL_PORT_KICK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_UPDATE_STAT  t_sz:1 ga:40776, gw:162, ra:159, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_UPDATE_STAT FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,159U,1U,1U)

#define VTSS_F_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_HSCH_UPDATE_STAT_HSCH_UPDATE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_SYS_CLK_PER  t_sz:1 ga:40776, gw:162, ra:160, gc:1, rc:1  */
#define VTSS_HSCH_SYS_CLK_PER     FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,160U,1U,1U)

#define VTSS_F_HSCH_SYS_CLK_PER_SYS_CLK_PER_100PS(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_SYS_CLK_PER_SYS_CLK_PER_100PS    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_SYS_CLK_PER_SYS_CLK_PER_100PS(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_HSCH_FORCE_CTRL  t_sz:1 ga:40776, gw:162, ra:161, gc:1, rc:1  */
#define VTSS_HSCH_HSCH_FORCE_CTRL FA_REG(VTSS_TO_HSCH,40776U,0U,0U,0U,161U,1U,1U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_LAYER(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_ENCODE_BITFIELD(x,1U,13U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX    VTSS_ENCODE_BITMASK(1U,13U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_SE_IDX(x) VTSS_EXTRACT_BITFIELD(x,1U,13U)

#define VTSS_F_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT    VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_FORCE_CTRL_HFORCE_1SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_HSCH_TIMER_CFG  t_sz:1 ga:40416, gw:8, ra:0, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_TIMER_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,40416U,gi,8U,ri,0U,4U,4U)

#define VTSS_F_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_ENCODE_BITFIELD(x,0U,18U)
#define VTSS_M_HSCH_HSCH_TIMER_CFG_LEAK_TIME     VTSS_ENCODE_BITMASK(0U,18U)
#define VTSS_X_HSCH_HSCH_TIMER_CFG_LEAK_TIME(x)  VTSS_EXTRACT_BITFIELD(x,0U,18U)

/* HSCH_HSCH_LEAK_CFG  t_sz:1 ga:40416, gw:8, ra:4, gc:4, rc:4  */
#define VTSS_HSCH_HSCH_LEAK_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,40416U,gi,8U,ri,4U,4U,4U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_ENCODE_BITFIELD(x,1U,16U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_FIRST     VTSS_ENCODE_BITMASK(1U,16U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_FIRST(x)  VTSS_EXTRACT_BITFIELD(x,1U,16U)

#define VTSS_F_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_HSCH_LEAK_CFG_LEAK_ERR       VTSS_BIT(0U)
#define VTSS_X_HSCH_HSCH_LEAK_CFG_LEAK_ERR(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_EQ_STAT  t_sz:1 ga:46000, gw:78, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_EQ_STAT         FA_REG(VTSS_TO_HSCH,46000U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_EQ_STAT_FP_FREE_CNT          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_EQ_STAT_FP_FREE_CNT(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_FLUSH_CTRL  t_sz:1 ga:46000, gw:78, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_FLUSH_CTRL      FA_REG(VTSS_TO_HSCH,46000U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_ENA         VTSS_BIT(27U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_ENA(x)      VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SRC         VTSS_BIT(26U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SRC(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_DST         VTSS_BIT(25U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_DST(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_ENCODE_BITFIELD(x,18U,7U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_PORT        VTSS_ENCODE_BITMASK(18U,7U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_PORT(x)     VTSS_EXTRACT_BITFIELD(x,18U,7U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_QUEUE       VTSS_BIT(17U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_QUEUE(x)    VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_SE          VTSS_BIT(16U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_SE(x)       VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_FLUSH_CTRL_FLUSH_HIER        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_FLUSH_CTRL_FLUSH_HIER(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_PORT_MODE  t_sz:1 ga:46000, gw:78, ra:2, gc:1, rc:70  */
#define VTSS_HSCH_PORT_MODE(ri)   FA_REG(VTSS_TO_HSCH,46000U,0U,0U,ri,2U,1U,70U)

#define VTSS_F_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSCH_PORT_MODE_DEQUEUE_DIS        VTSS_BIT(4U)
#define VTSS_X_HSCH_PORT_MODE_DEQUEUE_DIS(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSCH_PORT_MODE_AGE_DIS            VTSS_BIT(3U)
#define VTSS_X_HSCH_PORT_MODE_AGE_DIS(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSCH_PORT_MODE_TRUNC_ENA          VTSS_BIT(2U)
#define VTSS_X_HSCH_PORT_MODE_TRUNC_ENA(x)       VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSCH_PORT_MODE_EIR_REMARK_ENA     VTSS_BIT(1U)
#define VTSS_X_HSCH_PORT_MODE_EIR_REMARK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_PORT_MODE_CPU_PRIO_MODE      VTSS_BIT(0U)
#define VTSS_X_HSCH_PORT_MODE_CPU_PRIO_MODE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_OUTB_SHARE_ENA  t_sz:1 ga:46000, gw:78, ra:72, gc:1, rc:5  */
#define VTSS_HSCH_OUTB_SHARE_ENA(ri) FA_REG(VTSS_TO_HSCH,46000U,0U,0U,ri,72U,1U,5U)

#define VTSS_F_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_OUTB_SHARE_ENA_OUTB_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_OUTB_CPU_SHARE_ENA  t_sz:1 ga:46000, gw:78, ra:77, gc:1, rc:1  */
#define VTSS_HSCH_OUTB_CPU_SHARE_ENA FA_REG(VTSS_TO_HSCH,46000U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA    VTSS_BIT(0U)
#define VTSS_X_HSCH_OUTB_CPU_SHARE_ENA_OUTB_CPU_SHARE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_MMGT  t_sz:1 ga:40592, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_MMGT            FA_REG(VTSS_TO_HSCH,40592U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_MMGT_RELCNT(x)               VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_HSCH_MMGT_RELCNT                  VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_HSCH_MMGT_RELCNT(x)               VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_HSCH_MMGT_FREECNT(x)              VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_MMGT_FREECNT                 VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_MMGT_FREECNT(x)              VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_MMGT_FAST  t_sz:1 ga:40592, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_MMGT_FAST       FA_REG(VTSS_TO_HSCH,40592U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_HSCH_MMGT_FAST_FREEVLD            VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_HSCH_MMGT_FAST_FREEVLD(x)         VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_HSCH_MMGT_FAST_RELVLD(x)          VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_HSCH_MMGT_FAST_RELVLD             VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_HSCH_MMGT_FAST_RELVLD(x)          VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* HSCH_RESET_CFG  t_sz:1 ga:40592, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_RESET_CFG       FA_REG(VTSS_TO_HSCH,40592U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSCH_RESET_CFG_CORE_ENA           VTSS_BIT(0U)
#define VTSS_X_HSCH_RESET_CFG_CORE_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSCH_PMEM_SIZE  t_sz:1 ga:40592, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_PMEM_SIZE       FA_REG(VTSS_TO_HSCH,40592U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSCH_PMEM_SIZE_PMEM_SIZE          VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSCH_PMEM_SIZE_PMEM_SIZE(x)       VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* HSCH_TAS_CFG_CTRL  t_sz:1 ga:40596, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CFG_CTRL    FA_REG(VTSS_TO_HSCH,40596U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_ENCODE_BITFIELD(x,22U,7U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX    VTSS_ENCODE_BITMASK(22U,7U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM_MAX(x) VTSS_EXTRACT_BITFIELD(x,22U,7U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_ENCODE_BITFIELD(x,15U,7U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_LIST_NUM        VTSS_ENCODE_BITMASK(15U,7U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_LIST_NUM(x)     VTSS_EXTRACT_BITFIELD(x,15U,7U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q    VTSS_BIT(14U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_ALWAYS_GUARD_BAND_SCH_Q(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_TAS_CFG_CTRL_GCL_ENTRY_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_TAS_GATE_STATE_CTRL  t_sz:1 ga:40596, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE_CTRL FA_REG(VTSS_TO_HSCH,40596U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_TAS_GATE_STATE_CTRL_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_TAS_STATEMACHINE_CFG  t_sz:1 ga:40596, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STATEMACHINE_CFG FA_REG(VTSS_TO_HSCH,40596U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_STATEMACHINE_CFG_REVISIT_DLY(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_QMAXSDU_CFG  t_sz:1 ga:47104, gw:16, ra:0, gc:100, rc:8  */
#define VTSS_HSCH_TAS_QMAXSDU_CFG(gi,ri) FA_REG(VTSS_TO_HSCH,47104U,gi,16U,ri,0U,100U,8U)

#define VTSS_F_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_PROFILE_CONFIG  t_sz:1 ga:47104, gw:16, ra:8, gc:100, rc:1  */
#define VTSS_HSCH_TAS_PROFILE_CONFIG(gi) FA_REG(VTSS_TO_HSCH,47104U,gi,16U,0U,8U,100U,1U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,11U,7U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_PORT_NUM    VTSS_ENCODE_BITMASK(11U,7U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,11U,7U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_PROFILE_CONFIG_SCH_TRAFFIC_QUEUES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSCH_TAS_BASE_TIME_NSEC  t_sz:1 ga:40400, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_NSEC FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_BASE_TIME_NSEC_BASE_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_BASE_TIME_SEC_LSB  t_sz:1 ga:40400, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_LSB FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_LSB_BASE_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_BASE_TIME_SEC_MSB  t_sz:1 ga:40400, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_HSCH_TAS_BASE_TIME_SEC_MSB FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_BASE_TIME_SEC_MSB_BASE_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_NEXT_OPER_TIME_NSEC  t_sz:1 ga:40400, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_NSEC FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_NSEC_NEXT_OPER_TIME_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* HSCH_TAS_NEXT_OPER_TIME_SEC_LSB  t_sz:1 ga:40400, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB    0xffffffffU
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_LSB_NEXT_OPER_TIME_SEC_LSB(x) (x)


/* HSCH_TAS_NEXT_OPER_TIME_SEC_MSB  t_sz:1 ga:40400, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_HSCH_TAS_NEXT_OPER_TIME_SEC_MSB_NEXT_OPER_TIME_SEC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* HSCH_TAS_CYCLE_TIME_CFG  t_sz:1 ga:40400, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_HSCH_TAS_CYCLE_TIME_CFG FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)
#define VTSS_M_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME    0xffffffffU
#define VTSS_X_HSCH_TAS_CYCLE_TIME_CFG_CYCLE_TIME(x) (x)


/* HSCH_TAS_STARTUP_CFG  t_sz:1 ga:40400, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_HSCH_TAS_STARTUP_CFG FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_ENCODE_BITFIELD(x,23U,7U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX    VTSS_ENCODE_BITMASK(23U,7U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_OBSOLETE_IDX(x) VTSS_EXTRACT_BITFIELD(x,23U,7U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR    VTSS_BIT(22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_ERROR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_HSCH_TAS_STARTUP_CFG_STARTUP_TIME    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_HSCH_TAS_STARTUP_CFG_STARTUP_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

/* HSCH_TAS_LIST_CFG  t_sz:1 ga:40400, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_CFG    FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_LENGTH(x)  VTSS_ENCODE_BITFIELD(x,16U,14U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_LENGTH     VTSS_ENCODE_BITMASK(16U,14U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_LENGTH(x)  VTSS_EXTRACT_BITFIELD(x,16U,14U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_TOD_DOM    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_TOD_DOM(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_HSCH_TAS_LIST_CFG_LIST_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* HSCH_TAS_LIST_STATE  t_sz:1 ga:40400, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE  FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_CUR_PTR(x)    VTSS_ENCODE_BITFIELD(x,3U,14U)
#define VTSS_M_HSCH_TAS_LIST_STATE_CUR_PTR       VTSS_ENCODE_BITMASK(3U,14U)
#define VTSS_X_HSCH_TAS_LIST_STATE_CUR_PTR(x)    VTSS_EXTRACT_BITFIELD(x,3U,14U)

#define VTSS_F_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_HSCH_TAS_LIST_STATE_LIST_STATE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_HSCH_TAS_LIST_STATE_LIST_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* HSCH_TAS_LIST_STATE_INT  t_sz:1 ga:40400, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_HSCH_TAS_LIST_STATE_INT FA_REG(VTSS_TO_HSCH,40400U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)
#define VTSS_M_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN    0xffffffffU
#define VTSS_X_HSCH_TAS_LIST_STATE_INT_CYC_TIME_REMAIN(x) (x)


/* HSCH_TAS_GCL_CTRL_CFG  t_sz:1 ga:40396, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_CTRL_CFG FA_REG(VTSS_TO_HSCH,40396U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE    VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_PORT_PROFILE(x) VTSS_ENCODE_BITFIELD(x,13U,7U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_PORT_PROFILE    VTSS_ENCODE_BITMASK(13U,7U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_PORT_PROFILE(x) VTSS_EXTRACT_BITFIELD(x,13U,7U)

#define VTSS_F_HSCH_TAS_GCL_CTRL_CFG_HSCH_POS(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_HSCH_TAS_GCL_CTRL_CFG_HSCH_POS    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_HSCH_TAS_GCL_CTRL_CFG_HSCH_POS(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* HSCH_TAS_GCL_TIME_CFG  t_sz:1 ga:40396, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GCL_TIME_CFG FA_REG(VTSS_TO_HSCH,40396U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)
#define VTSS_M_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL    0xffffffffU
#define VTSS_X_HSCH_TAS_GCL_TIME_CFG_TIME_INTERVAL(x) (x)


/* HSCH_TAS_GATE_STATE  t_sz:1 ga:40395, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_HSCH_TAS_GATE_STATE  FA_REG(VTSS_TO_HSCH,40395U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_HSCH_TAS_GATE_STATE_TAS_GATE_STATE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_HSCH_TAS_GATE_STATE_TAS_GATE_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* HSIOWRAP_SYNC_ETH_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:1, rc:4  */
#define VTSS_HSIOWRAP_SYNC_ETH_CFG(ri) FA_REG(VTSS_TO_HSIO_WRAP,0U,0U,0U,ri,0U,1U,4U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA    VTSS_BIT(12U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_RECO_CLK_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_HSIOWRAP_SYNC_ETH_CFG_SEL_RECO_CLK_SRC(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* HSIOWRAP_GPIO_CFG  t_sz:1 ga:4, gw:64, ra:0, gc:1, rc:64  */
#define VTSS_HSIOWRAP_GPIO_CFG(ri) FA_REG(VTSS_TO_HSIO_WRAP,4U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_G_PD(x)         VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_G_PD            VTSS_BIT(4U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_G_PD(x)         VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_G_PU(x)         VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_G_PU            VTSS_BIT(3U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_G_PU(x)         VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_G_ST(x)         VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_G_ST            VTSS_BIT(2U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_G_ST(x)         VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSIOWRAP_GPIO_CFG_G_DS(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_HSIOWRAP_GPIO_CFG_G_DS            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_HSIOWRAP_GPIO_CFG_G_DS(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* HSIOWRAP_TEMP_SENSOR_CTRL  t_sz:1 ga:68, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_HSIOWRAP_TEMP_SENSOR_CTRL FA_REG(VTSS_TO_HSIO_WRAP,68U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD    VTSS_BIT(4U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_TEMP_RD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_RUN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_RUN    VTSS_BIT(3U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_RUN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_NO_RST(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_NO_RST    VTSS_BIT(2U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_NO_RST(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_POWER_UP    VTSS_BIT(1U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_POWER_UP(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_CLK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_CLK    VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CTRL_FORCE_CLK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSIOWRAP_TEMP_SENSOR_CFG  t_sz:1 ga:68, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_HSIOWRAP_TEMP_SENSOR_CFG FA_REG(VTSS_TO_HSIO_WRAP,68U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_CLK_CYCLES_1US(x) VTSS_ENCODE_BITFIELD(x,15U,10U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_CLK_CYCLES_1US    VTSS_ENCODE_BITMASK(15U,10U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_CLK_CYCLES_1US(x) VTSS_EXTRACT_BITFIELD(x,15U,10U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_TRIM_VAL(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_TRIM_VAL    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_TRIM_VAL(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_CAL_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_CAL_ENA    VTSS_BIT(10U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_CAL_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_PWR_UP_DELAY(x) VTSS_ENCODE_BITFIELD(x,3U,7U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_PWR_UP_DELAY    VTSS_ENCODE_BITMASK(3U,7U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_PWR_UP_DELAY(x) VTSS_EXTRACT_BITFIELD(x,3U,7U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_START_CAPTURE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_START_CAPTURE    VTSS_BIT(2U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_START_CAPTURE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_CONTINUOUS_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_CONTINUOUS_MODE    VTSS_BIT(1U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_CONTINUOUS_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_CFG_SAMPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_CFG_SAMPLE_ENA    VTSS_BIT(0U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_CFG_SAMPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* HSIOWRAP_TEMP_SENSOR_STAT  t_sz:1 ga:68, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_HSIOWRAP_TEMP_SENSOR_STAT FA_REG(VTSS_TO_HSIO_WRAP,68U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_STAT_TEMP_VALID(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_STAT_TEMP_VALID    VTSS_BIT(12U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_STAT_TEMP_VALID(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_HSIOWRAP_TEMP_SENSOR_STAT_TEMP(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_HSIOWRAP_TEMP_SENSOR_STAT_TEMP    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_HSIOWRAP_TEMP_SENSOR_STAT_TEMP(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* LCPLL28_LCPLL_CONFIG1  t_sz:1 ga:0, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_CONFIG1 FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_SELCOFFSET(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_SELCOFFSET    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_SELCOFFSET(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_SPRF(x)     VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_SPRF        VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_SPRF(x)     VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_FSTCTRL(x)  VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_FSTCTRL     VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_FSTCTRL(x)  VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_SELCCRS_BIN(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_SELCCRS_BIN    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_SELCCRS_BIN(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_SELCFIN_BIN(x) VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_SELCFIN_BIN    VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_SELCFIN_BIN(x) VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_ADAP(x)     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_ADAP        VTSS_BIT(9U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_ADAP(x)     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_RBYP(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_RBYP        VTSS_BIT(8U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_RBYP(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_STOPCPI(x)  VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_STOPCPI     VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_STOPCPI(x)  VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG1_SELFC(x)    VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG1_SELFC       VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG1_SELFC(x)    VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* LCPLL28_LCPLL_CONFIG2  t_sz:1 ga:0, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_CONFIG2 FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG2_SELFR(x)    VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG2_SELFR       VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG2_SELFR(x)    VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG2_F(x)        VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG2_F           VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG2_F(x)        VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* LCPLL28_LCPLL_CONFIG3  t_sz:1 ga:0, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_CONFIG3 FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG3_RSTN(x)     VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG3_RSTN        VTSS_BIT(27U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG3_RSTN(x)     VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG3_HLF(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG3_HLF         VTSS_BIT(26U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG3_HLF(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG3_PDSIG(x)    VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG3_PDSIG       VTSS_BIT(25U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG3_PDSIG(x)    VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG3_R(x)        VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG3_R           VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG3_R(x)        VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* LCPLL28_LCPLL_CONFIG4  t_sz:1 ga:0, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_CONFIG4 FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG4_TESTMODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG4_TESTMODE    VTSS_BIT(28U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG4_TESTMODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG4_TIMELMT(x)  VTSS_ENCODE_BITFIELD(x,23U,5U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG4_TIMELMT     VTSS_ENCODE_BITMASK(23U,5U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG4_TIMELMT(x)  VTSS_EXTRACT_BITFIELD(x,23U,5U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG4_ERRBUF(x)   VTSS_ENCODE_BITFIELD(x,18U,5U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG4_ERRBUF      VTSS_ENCODE_BITMASK(18U,5U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG4_ERRBUF(x)   VTSS_EXTRACT_BITFIELD(x,18U,5U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG4_N_SRC_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG4_N_SRC_SEL    VTSS_BIT(17U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG4_N_SRC_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG4_N(x)        VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG4_N           VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG4_N(x)        VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LCPLL28_LCPLL_CONFIG5  t_sz:1 ga:0, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_CONFIG5 FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_SVCMHLF(x)  VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_SVCMHLF     VTSS_BIT(28U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_SVCMHLF(x)  VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_STOPCPP(x)  VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_STOPCPP     VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_STOPCPP(x)  VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_SNRF(x)     VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_SNRF        VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_SNRF(x)     VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_SDUAL(x)    VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_SDUAL       VTSS_BIT(16U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_SDUAL(x)    VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_SELCPI(x)   VTSS_ENCODE_BITFIELD(x,10U,5U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_SELCPI      VTSS_ENCODE_BITMASK(10U,5U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_SELCPI(x)   VTSS_EXTRACT_BITFIELD(x,10U,5U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_DMUX_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_DMUX_SEL    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_DMUX_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_DMUX_EN(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_DMUX_EN     VTSS_BIT(5U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_DMUX_EN(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_AMUX_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_AMUX_SEL    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_AMUX_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_LCPLL28_LCPLL_CONFIG5_AMUX_EN(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LCPLL28_LCPLL_CONFIG5_AMUX_EN     VTSS_BIT(0U)
#define VTSS_X_LCPLL28_LCPLL_CONFIG5_AMUX_EN(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LCPLL28_LCPLL_MISC_CONFIG  t_sz:1 ga:0, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_MISC_CONFIG FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_MISC_CONFIG_MISC_CONFIG(x) VTSS_ENCODE_BITFIELD(x,3U,13U)
#define VTSS_M_LCPLL28_LCPLL_MISC_CONFIG_MISC_CONFIG    VTSS_ENCODE_BITMASK(3U,13U)
#define VTSS_X_LCPLL28_LCPLL_MISC_CONFIG_MISC_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,3U,13U)

#define VTSS_F_LCPLL28_LCPLL_MISC_CONFIG_CAP_CALIB_TOGGLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LCPLL28_LCPLL_MISC_CONFIG_CAP_CALIB_TOGGLE    VTSS_BIT(2U)
#define VTSS_X_LCPLL28_LCPLL_MISC_CONFIG_CAP_CALIB_TOGGLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_RIGHT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_RIGHT_EN    VTSS_BIT(1U)
#define VTSS_X_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_RIGHT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_LEFT_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_LEFT_EN    VTSS_BIT(0U)
#define VTSS_X_LCPLL28_LCPLL_MISC_CONFIG_CLK_BRANCH_LEFT_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LCPLL28_LCPLL_STATUS  t_sz:1 ga:0, gw:8, ra:6, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_STATUS FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_LOL(x)       VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_LOL          VTSS_BIT(13U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_LOL(x)       VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_DONE(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_DONE         VTSS_BIT(12U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_DONE(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_CFINSLOW(x)  VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_CFINSLOW     VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_CFINSLOW(x)  VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_CFINFAST(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_CFINFAST     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_CFINFAST(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_CCRSSLOW(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_CCRSSLOW     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_CCRSSLOW(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_LCPLL28_LCPLL_STATUS_CCRSFAST(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_LCPLL28_LCPLL_STATUS_CCRSFAST     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_LCPLL28_LCPLL_STATUS_CCRSFAST(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* LCPLL28_LCPLL_MISC_STATUS  t_sz:1 ga:0, gw:8, ra:7, gc:1, rc:1  */
#define VTSS_LCPLL28_LCPLL_MISC_STATUS FA_REG(VTSS_TO_LCPLL28_1,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_LCPLL28_LCPLL_MISC_STATUS_MISC_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LCPLL28_LCPLL_MISC_STATUS_MISC_STATUS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LCPLL28_LCPLL_MISC_STATUS_MISC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LRN_COMMON_ACCESS_CTRL  t_sz:1 ga:0, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_LRN_COMMON_ACCESS_CTRL FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_COL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE    VTSS_BIT(19U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_ENCODE_BITFIELD(x,5U,14U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW    VTSS_ENCODE_BITMASK(5U,14U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_DIRECT_ROW(x) VTSS_EXTRACT_BITFIELD(x,5U,14U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_ENCODE_BITFIELD(x,1U,4U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD    VTSS_ENCODE_BITMASK(1U,4U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_CPU_ACCESS_CMD(x) VTSS_EXTRACT_BITFIELD(x,1U,4U)

#define VTSS_F_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT    VTSS_BIT(0U)
#define VTSS_X_LRN_COMMON_ACCESS_CTRL_MAC_TABLE_ACCESS_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_MAC_ACCESS_CFG_0  t_sz:1 ga:0, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_0 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_FID(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_0_MAC_ENTRY_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LRN_MAC_ACCESS_CFG_1  t_sz:1 ga:0, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_1 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)
#define VTSS_M_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB    0xffffffffU
#define VTSS_X_LRN_MAC_ACCESS_CFG_1_MAC_ENTRY_MAC_LSB(x) (x)


/* LRN_MAC_ACCESS_CFG_2  t_sz:1 ga:0, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_2 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD    VTSS_BIT(28U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL    VTSS_BIT(27U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_NXT_LRN_ALL(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY    VTSS_BIT(23U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE    VTSS_BIT(22U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLAN_IGNORE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR    VTSS_BIT(21U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_FLAG(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED    VTSS_BIT(16U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_LOCKED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD    VTSS_BIT(15U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_VLD(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR_TYPE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_2_MAC_ENTRY_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* LRN_MAC_ACCESS_CFG_3  t_sz:1 ga:0, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_LRN_MAC_ACCESS_CFG_3 FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_LRN_MAC_ACCESS_CFG_3_MAC_ENTRY_ISDX_LIMIT_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* LRN_SCAN_NEXT_CFG  t_sz:1 ga:0, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FLAG_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL    VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NXT_LRN_ALL_UPDATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_FILTER_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA    VTSS_BIT(14U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_MOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA    VTSS_BIT(13U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_NXT_LRN_ALL_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA    VTSS_BIT(12U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA    VTSS_BIT(11U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_REMOVE_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA    VTSS_BIT(10U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_UNTIL_FOUND_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA    VTSS_BIT(9U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_INC_AGE_BITS_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA    VTSS_BIT(8U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_AGED_ONLY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA    VTSS_BIT(7U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_NEXT_IGNORE_LOCKED_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_SCAN_AGE_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA    VTSS_BIT(2U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ISDX_LIMIT_IDX_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA    VTSS_BIT(1U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_FID_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_ADDR_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_SCAN_NEXT_CFG_1  t_sz:1 ga:0, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CFG_1  FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR    VTSS_ENCODE_BITMASK(16U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_PORT_MOVE_NEW_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,15U)

#define VTSS_F_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_LRN_SCAN_NEXT_CFG_1_SCAN_ENTRY_ADDR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* LRN_SCAN_LAST_ROW_CFG  t_sz:1 ga:0, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_LRN_SCAN_LAST_ROW_CFG FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_LRN_SCAN_LAST_ROW_CFG_SCAN_LAST_ROW(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* LRN_SCAN_NEXT_CNT  t_sz:1 ga:0, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_LRN_SCAN_NEXT_CNT    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_LRN_SCAN_NEXT_CNT_SCAN_NEXT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* LRN_AUTOAGE_CFG  t_sz:1 ga:0, gw:18, ra:9, gc:1, rc:4  */
#define VTSS_LRN_AUTOAGE_CFG(ri)  FA_REG(VTSS_TO_LRN,0U,0U,0U,ri,9U,1U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_LRN_AUTOAGE_CFG_UNIT_SIZE         VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_LRN_AUTOAGE_CFG_UNIT_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_LRN_AUTOAGE_CFG_PERIOD_VAL        VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_LRN_AUTOAGE_CFG_PERIOD_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* LRN_AUTOAGE_CFG_1  t_sz:1 ga:0, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_1    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA    VTSS_BIT(25U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_PAUSE_AUTO_AGE_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,15U,10U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(15U,10U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CELLS_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,15U,10U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS    VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_CLK_PERIOD_01NS(x) VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA    VTSS_BIT(6U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_USE_PORT_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT    VTSS_ENCODE_BITMASK(2U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,4U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT    VTSS_BIT(1U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_HW_SCAN_STOP_SHOT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA    VTSS_BIT(0U)
#define VTSS_X_LRN_AUTOAGE_CFG_1_FORCE_IDLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_AUTOAGE_CFG_2  t_sz:1 ga:0, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_LRN_AUTOAGE_CFG_2    FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_ENCODE_BITFIELD(x,4U,14U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_NEXT_ROW        VTSS_ENCODE_BITMASK(4U,14U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_NEXT_ROW(x)     VTSS_EXTRACT_BITFIELD(x,4U,14U)

#define VTSS_F_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_LRN_AUTOAGE_CFG_2_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* LRN_AUTO_LRN_CFG  t_sz:1 ga:0, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_LRN_AUTO_LRN_CFG     FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD    VTSS_BIT(9U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_SRC_KILL_FWD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN    VTSS_BIT(8U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_IGNORE_VLAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY    VTSS_BIT(4U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_CPU_COPY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR    VTSS_BIT(3U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_MIRROR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_AGE_INTERVAL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA     VTSS_BIT(0U)
#define VTSS_X_LRN_AUTO_LRN_CFG_AUTO_LRN_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_EVENT_STICKY  t_sz:1 ga:0, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_LRN_EVENT_STICKY     FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY    VTSS_BIT(30U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY    VTSS_BIT(29U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY    VTSS_BIT(28U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY    VTSS_BIT(27U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY    VTSS_BIT(26U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_QUEUE_DATA_AVAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(25U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(24U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY    VTSS_BIT(23U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_AGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY    VTSS_BIT(22U)
#define VTSS_X_LRN_EVENT_STICKY_AUTOAGE_REMOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY    VTSS_BIT(21U)
#define VTSS_X_LRN_EVENT_STICKY_ROW_WITH_SCAN_ENTRY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY    VTSS_BIT(20U)
#define VTSS_X_LRN_EVENT_STICKY_SCAN_REMOVED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY    VTSS_BIT(19U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FID_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY    VTSS_BIT(18U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_ISDX_LIMIT_EXCEEDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY    VTSS_BIT(17U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY    VTSS_BIT(16U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_CAM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY    VTSS_BIT(15U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY    VTSS_BIT(14U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(13U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY    VTSS_BIT(12U)
#define VTSS_X_LRN_EVENT_STICKY_AUTO_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_LRN_EVENT_STICKY_LRN_MOVE_STICKY    VTSS_BIT(11U)
#define VTSS_X_LRN_EVENT_STICKY_LRN_MOVE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY    VTSS_BIT(10U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_READ_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY    VTSS_BIT(9U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_WRITE_DIRECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY    VTSS_BIT(8U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY    VTSS_BIT(7U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LOOKUP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY    VTSS_BIT(6U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY    VTSS_BIT(5U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_UNLEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY    VTSS_BIT(4U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY    VTSS_BIT(3U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REFRESH_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY    VTSS_BIT(2U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY    VTSS_BIT(1U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_INSERT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY    VTSS_BIT(0U)
#define VTSS_X_LRN_EVENT_STICKY_CPU_LRN_FAILED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* LRN_LATEST_POS_STATUS  t_sz:1 ga:0, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_LRN_LATEST_POS_STATUS FA_REG(VTSS_TO_LRN,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_TYPE    VTSS_BIT(24U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_TYPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS    VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_LRN_LATEST_POS_STATUS_SCAN_NEXT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_ENCODE_BITFIELD(x,4U,14U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_ROW    VTSS_ENCODE_BITMASK(4U,14U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_ROW(x) VTSS_EXTRACT_BITFIELD(x,4U,14U)

#define VTSS_F_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_LRN_LATEST_POS_STATUS_LATEST_COL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_LRN_LATEST_POS_STATUS_LATEST_COL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* MSHC_SDMASA_R  t_sz:1 ga:0, gw:64, ra:0, gc:1, rc:1  */
#define VTSS_MSHC_SDMASA_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_MSHC_SDMASA_R_BLOCKCNT_SDMASA(x)  (x)
#define VTSS_M_MSHC_SDMASA_R_BLOCKCNT_SDMASA     0xffffffffU
#define VTSS_X_MSHC_SDMASA_R_BLOCKCNT_SDMASA(x)  (x)


/* MSHC_BLOCKSIZE_R  t_sz:1 ga:0, gw:64, ra:1, gc:1, rc:1  */
#define VTSS_MSHC_BLOCKSIZE_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_MSHC_BLOCKSIZE_R_RSVD_BLOCKSIZE15(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MSHC_BLOCKSIZE_R_RSVD_BLOCKSIZE15    VTSS_BIT(15U)
#define VTSS_X_MSHC_BLOCKSIZE_R_RSVD_BLOCKSIZE15(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MSHC_BLOCKSIZE_R_SDMA_BUF_BDARY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_MSHC_BLOCKSIZE_R_SDMA_BUF_BDARY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_MSHC_BLOCKSIZE_R_SDMA_BUF_BDARY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_MSHC_BLOCKSIZE_R_XFER_BLOCK_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_MSHC_BLOCKSIZE_R_XFER_BLOCK_SIZE    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_MSHC_BLOCKSIZE_R_XFER_BLOCK_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* MSHC_BLOCKCOUNT_R  t_sz:1 ga:0, gw:64, ra:1, gc:1, rc:1  */
#define VTSS_MSHC_BLOCKCOUNT_R    FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_MSHC_BLOCKCOUNT_R_BLOCK_CNT(x)    VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_MSHC_BLOCKCOUNT_R_BLOCK_CNT       VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_MSHC_BLOCKCOUNT_R_BLOCK_CNT(x)    VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* MSHC_ARGUMENT_R  t_sz:1 ga:0, gw:64, ra:2, gc:1, rc:1  */
#define VTSS_MSHC_ARGUMENT_R      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_MSHC_ARGUMENT_R_ARGUMENT(x)       (x)
#define VTSS_M_MSHC_ARGUMENT_R_ARGUMENT          0xffffffffU
#define VTSS_X_MSHC_ARGUMENT_R_ARGUMENT(x)       (x)


/* MSHC_XFER_MODE_R  t_sz:1 ga:0, gw:64, ra:3, gc:1, rc:1  */
#define VTSS_MSHC_XFER_MODE_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_XFER_MODE_R_RSVD(x) VTSS_ENCODE_BITFIELD(x,9U,7U)
#define VTSS_M_MSHC_XFER_MODE_R_XFER_MODE_R_RSVD    VTSS_ENCODE_BITMASK(9U,7U)
#define VTSS_X_MSHC_XFER_MODE_R_XFER_MODE_R_RSVD(x) VTSS_EXTRACT_BITFIELD(x,9U,7U)

#define VTSS_F_MSHC_XFER_MODE_R_RESP_INT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_RESP_INT_DISABLE    VTSS_BIT(8U)
#define VTSS_X_MSHC_XFER_MODE_R_RESP_INT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_RESP_ERR_CHK_ENABLE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_RESP_ERR_CHK_ENABLE    VTSS_BIT(7U)
#define VTSS_X_MSHC_XFER_MODE_R_RESP_ERR_CHK_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_RESP_TYPE(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_RESP_TYPE        VTSS_BIT(6U)
#define VTSS_X_MSHC_XFER_MODE_R_RESP_TYPE(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_MULTI_BLK_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_MULTI_BLK_SEL    VTSS_BIT(5U)
#define VTSS_X_MSHC_XFER_MODE_R_MULTI_BLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_DATA_XFER_DIR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_DATA_XFER_DIR    VTSS_BIT(4U)
#define VTSS_X_MSHC_XFER_MODE_R_DATA_XFER_DIR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_AUTO_CMD_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_MSHC_XFER_MODE_R_AUTO_CMD_ENABLE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_MSHC_XFER_MODE_R_AUTO_CMD_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_MSHC_XFER_MODE_R_BLOCK_COUNT_ENABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_BLOCK_COUNT_ENABLE    VTSS_BIT(1U)
#define VTSS_X_MSHC_XFER_MODE_R_BLOCK_COUNT_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_XFER_MODE_R_DMA_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_XFER_MODE_R_DMA_ENABLE       VTSS_BIT(0U)
#define VTSS_X_MSHC_XFER_MODE_R_DMA_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_CMD_R  t_sz:1 ga:0, gw:64, ra:3, gc:1, rc:1  */
#define VTSS_MSHC_CMD_R           FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_MSHC_CMD_R_CMD_R_RSVD(x)          VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_CMD_R_CMD_R_RSVD             VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_CMD_R_CMD_R_RSVD(x)          VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_CMD_R_CMD_INDEX(x)           VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_MSHC_CMD_R_CMD_INDEX              VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_MSHC_CMD_R_CMD_INDEX(x)           VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_MSHC_CMD_R_CMD_TYPE(x)            VTSS_ENCODE_BITFIELD(x,22U,2U)
#define VTSS_M_MSHC_CMD_R_CMD_TYPE               VTSS_ENCODE_BITMASK(22U,2U)
#define VTSS_X_MSHC_CMD_R_CMD_TYPE(x)            VTSS_EXTRACT_BITFIELD(x,22U,2U)

#define VTSS_F_MSHC_CMD_R_DATA_PRESENT_SEL(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_CMD_R_DATA_PRESENT_SEL       VTSS_BIT(21U)
#define VTSS_X_MSHC_CMD_R_DATA_PRESENT_SEL(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_CMD_R_CMD_IDX_CHK_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_CMD_R_CMD_IDX_CHK_ENABLE     VTSS_BIT(20U)
#define VTSS_X_MSHC_CMD_R_CMD_IDX_CHK_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_CMD_R_CMD_CRC_CHK_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_CMD_R_CMD_CRC_CHK_ENABLE     VTSS_BIT(19U)
#define VTSS_X_MSHC_CMD_R_CMD_CRC_CHK_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_CMD_R_SUB_CMD_FLAG(x)        VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_CMD_R_SUB_CMD_FLAG           VTSS_BIT(18U)
#define VTSS_X_MSHC_CMD_R_SUB_CMD_FLAG(x)        VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_CMD_R_RESP_TYPE_SELECT(x)    VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_MSHC_CMD_R_RESP_TYPE_SELECT       VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_MSHC_CMD_R_RESP_TYPE_SELECT(x)    VTSS_EXTRACT_BITFIELD(x,16U,2U)

/* MSHC_RESP01_R  t_sz:1 ga:0, gw:64, ra:4, gc:1, rc:1  */
#define VTSS_MSHC_RESP01_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_MSHC_RESP01_R_RESP01(x)           (x)
#define VTSS_M_MSHC_RESP01_R_RESP01              0xffffffffU
#define VTSS_X_MSHC_RESP01_R_RESP01(x)           (x)


/* MSHC_RESP23_R  t_sz:1 ga:0, gw:64, ra:5, gc:1, rc:1  */
#define VTSS_MSHC_RESP23_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_MSHC_RESP23_R_RESP23(x)           (x)
#define VTSS_M_MSHC_RESP23_R_RESP23              0xffffffffU
#define VTSS_X_MSHC_RESP23_R_RESP23(x)           (x)


/* MSHC_RESP45_R  t_sz:1 ga:0, gw:64, ra:6, gc:1, rc:1  */
#define VTSS_MSHC_RESP45_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_MSHC_RESP45_R_RESP45(x)           (x)
#define VTSS_M_MSHC_RESP45_R_RESP45              0xffffffffU
#define VTSS_X_MSHC_RESP45_R_RESP45(x)           (x)


/* MSHC_RESP67_R  t_sz:1 ga:0, gw:64, ra:7, gc:1, rc:1  */
#define VTSS_MSHC_RESP67_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_MSHC_RESP67_R_RESP67(x)           (x)
#define VTSS_M_MSHC_RESP67_R_RESP67              0xffffffffU
#define VTSS_X_MSHC_RESP67_R_RESP67(x)           (x)


/* MSHC_BUF_DATA_R  t_sz:1 ga:0, gw:64, ra:8, gc:1, rc:1  */
#define VTSS_MSHC_BUF_DATA_R      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_MSHC_BUF_DATA_R_BUF_DATA(x)       (x)
#define VTSS_M_MSHC_BUF_DATA_R_BUF_DATA          0xffffffffU
#define VTSS_X_MSHC_BUF_DATA_R_BUF_DATA(x)       (x)


/* MSHC_PSTATE_REG  t_sz:1 ga:0, gw:64, ra:9, gc:1, rc:1  */
#define VTSS_MSHC_PSTATE_REG      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_MSHC_PSTATE_REG_UHS2_IF_DETECT(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_PSTATE_REG_UHS2_IF_DETECT    VTSS_BIT(31U)
#define VTSS_X_MSHC_PSTATE_REG_UHS2_IF_DETECT(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_PSTATE_REG_LANE_SYNC(x)      VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_PSTATE_REG_LANE_SYNC         VTSS_BIT(30U)
#define VTSS_X_MSHC_PSTATE_REG_LANE_SYNC(x)      VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_PSTATE_REG_IN_DORMANT_ST(x)  VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_PSTATE_REG_IN_DORMANT_ST     VTSS_BIT(29U)
#define VTSS_X_MSHC_PSTATE_REG_IN_DORMANT_ST(x)  VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_PSTATE_REG_SUB_CMD_STAT(x)   VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_PSTATE_REG_SUB_CMD_STAT      VTSS_BIT(28U)
#define VTSS_X_MSHC_PSTATE_REG_SUB_CMD_STAT(x)   VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CMD_ISSUE_ERR(x)  VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CMD_ISSUE_ERR     VTSS_BIT(27U)
#define VTSS_X_MSHC_PSTATE_REG_CMD_ISSUE_ERR(x)  VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_PSTATE_REG_RSVD_26(x)        VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_PSTATE_REG_RSVD_26           VTSS_BIT(26U)
#define VTSS_X_MSHC_PSTATE_REG_RSVD_26(x)        VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_PSTATE_REG_HOST_REG_VOL(x)   VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_PSTATE_REG_HOST_REG_VOL      VTSS_BIT(25U)
#define VTSS_X_MSHC_PSTATE_REG_HOST_REG_VOL(x)   VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CMD_LINE_LVL(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CMD_LINE_LVL      VTSS_BIT(24U)
#define VTSS_X_MSHC_PSTATE_REG_CMD_LINE_LVL(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_PSTATE_REG_DAT_3_0(x)        VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_MSHC_PSTATE_REG_DAT_3_0           VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_MSHC_PSTATE_REG_DAT_3_0(x)        VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_MSHC_PSTATE_REG_WR_PROTECT_SW_LVL(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_PSTATE_REG_WR_PROTECT_SW_LVL    VTSS_BIT(19U)
#define VTSS_X_MSHC_PSTATE_REG_WR_PROTECT_SW_LVL(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CARD_DETECT_PIN_LEVEL(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CARD_DETECT_PIN_LEVEL    VTSS_BIT(18U)
#define VTSS_X_MSHC_PSTATE_REG_CARD_DETECT_PIN_LEVEL(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CARD_STABLE(x)    VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CARD_STABLE       VTSS_BIT(17U)
#define VTSS_X_MSHC_PSTATE_REG_CARD_STABLE(x)    VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CARD_INSERTED(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CARD_INSERTED     VTSS_BIT(16U)
#define VTSS_X_MSHC_PSTATE_REG_CARD_INSERTED(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_MSHC_PSTATE_REG_RSVD_15_12(x)     VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_MSHC_PSTATE_REG_RSVD_15_12        VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_MSHC_PSTATE_REG_RSVD_15_12(x)     VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_MSHC_PSTATE_REG_BUF_RD_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MSHC_PSTATE_REG_BUF_RD_ENABLE     VTSS_BIT(11U)
#define VTSS_X_MSHC_PSTATE_REG_BUF_RD_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MSHC_PSTATE_REG_BUF_WR_ENABLE(x)  VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PSTATE_REG_BUF_WR_ENABLE     VTSS_BIT(10U)
#define VTSS_X_MSHC_PSTATE_REG_BUF_WR_ENABLE(x)  VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PSTATE_REG_RD_XFER_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MSHC_PSTATE_REG_RD_XFER_ACTIVE    VTSS_BIT(9U)
#define VTSS_X_MSHC_PSTATE_REG_RD_XFER_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MSHC_PSTATE_REG_WR_XFER_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_PSTATE_REG_WR_XFER_ACTIVE    VTSS_BIT(8U)
#define VTSS_X_MSHC_PSTATE_REG_WR_XFER_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MSHC_PSTATE_REG_DAT_7_4(x)        VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_MSHC_PSTATE_REG_DAT_7_4           VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_MSHC_PSTATE_REG_DAT_7_4(x)        VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_MSHC_PSTATE_REG_RE_TUNE_REQ(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_PSTATE_REG_RE_TUNE_REQ       VTSS_BIT(3U)
#define VTSS_X_MSHC_PSTATE_REG_RE_TUNE_REQ(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_PSTATE_REG_DAT_LINE_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_PSTATE_REG_DAT_LINE_ACTIVE    VTSS_BIT(2U)
#define VTSS_X_MSHC_PSTATE_REG_DAT_LINE_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CMD_INHIBIT_DAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CMD_INHIBIT_DAT    VTSS_BIT(1U)
#define VTSS_X_MSHC_PSTATE_REG_CMD_INHIBIT_DAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_PSTATE_REG_CMD_INHIBIT(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_PSTATE_REG_CMD_INHIBIT       VTSS_BIT(0U)
#define VTSS_X_MSHC_PSTATE_REG_CMD_INHIBIT(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_HOST_CTRL1_R  t_sz:1 ga:0, gw:64, ra:10, gc:1, rc:1  */
#define VTSS_MSHC_HOST_CTRL1_R    FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL    VTSS_BIT(7U)
#define VTSS_X_MSHC_HOST_CTRL1_R_CARD_DETECT_SIG_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL    VTSS_BIT(6U)
#define VTSS_X_MSHC_HOST_CTRL1_R_CARD_DETECT_TEST_LVL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_EXT_DAT_XFER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_EXT_DAT_XFER    VTSS_BIT(5U)
#define VTSS_X_MSHC_HOST_CTRL1_R_EXT_DAT_XFER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_DMA_SEL(x)      VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_MSHC_HOST_CTRL1_R_DMA_SEL         VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_MSHC_HOST_CTRL1_R_DMA_SEL(x)      VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_MSHC_HOST_CTRL1_R_HIGH_SPEED_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_HIGH_SPEED_EN    VTSS_BIT(2U)
#define VTSS_X_MSHC_HOST_CTRL1_R_HIGH_SPEED_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_DAT_XFER_WIDTH(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_DAT_XFER_WIDTH    VTSS_BIT(1U)
#define VTSS_X_MSHC_HOST_CTRL1_R_DAT_XFER_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_HOST_CTRL1_R_LED_CTRL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_HOST_CTRL1_R_LED_CTRL        VTSS_BIT(0U)
#define VTSS_X_MSHC_HOST_CTRL1_R_LED_CTRL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_PWR_CTRL_R  t_sz:1 ga:0, gw:64, ra:10, gc:1, rc:1  */
#define VTSS_MSHC_PWR_CTRL_R      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD2(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD2    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD2(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD2(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD2    VTSS_BIT(12U)
#define VTSS_X_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD2(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD1(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD1    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_MSHC_PWR_CTRL_R_SD_BUS_VOL_VDD1(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD1(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD1    VTSS_BIT(8U)
#define VTSS_X_MSHC_PWR_CTRL_R_SD_BUS_PWR_VDD1(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* MSHC_BGAP_CTRL_R  t_sz:1 ga:0, gw:64, ra:10, gc:1, rc:1  */
#define VTSS_MSHC_BGAP_CTRL_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_MSHC_BGAP_CTRL_R_BGAP_CTRL_R_RSVD_7_4(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_MSHC_BGAP_CTRL_R_BGAP_CTRL_R_RSVD_7_4    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_MSHC_BGAP_CTRL_R_BGAP_CTRL_R_RSVD_7_4(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_MSHC_BGAP_CTRL_R_INT_AT_BGAP(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_BGAP_CTRL_R_INT_AT_BGAP      VTSS_BIT(19U)
#define VTSS_X_MSHC_BGAP_CTRL_R_INT_AT_BGAP(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_BGAP_CTRL_R_RD_WAIT_CTRL(x)  VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_BGAP_CTRL_R_RD_WAIT_CTRL     VTSS_BIT(18U)
#define VTSS_X_MSHC_BGAP_CTRL_R_RD_WAIT_CTRL(x)  VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_BGAP_CTRL_R_CONTINUE_REQ(x)  VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_BGAP_CTRL_R_CONTINUE_REQ     VTSS_BIT(17U)
#define VTSS_X_MSHC_BGAP_CTRL_R_CONTINUE_REQ(x)  VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_BGAP_CTRL_R_STOP_BG_REQ(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_BGAP_CTRL_R_STOP_BG_REQ      VTSS_BIT(16U)
#define VTSS_X_MSHC_BGAP_CTRL_R_STOP_BG_REQ(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_WUP_CTRL_R  t_sz:1 ga:0, gw:64, ra:10, gc:1, rc:1  */
#define VTSS_MSHC_WUP_CTRL_R      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_MSHC_WUP_CTRL_R_WUP_CTRL_R_RSVD_7_3(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_MSHC_WUP_CTRL_R_WUP_CTRL_R_RSVD_7_3    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_MSHC_WUP_CTRL_R_WUP_CTRL_R_RSVD_7_3(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_MSHC_WUP_CTRL_R_WUP_CTRL_R_CARD_REMOVAL(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_WUP_CTRL_R_WUP_CTRL_R_CARD_REMOVAL    VTSS_BIT(26U)
#define VTSS_X_MSHC_WUP_CTRL_R_WUP_CTRL_R_CARD_REMOVAL(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_WUP_CTRL_R_CARD_INSERT(x)    VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_WUP_CTRL_R_CARD_INSERT       VTSS_BIT(25U)
#define VTSS_X_MSHC_WUP_CTRL_R_CARD_INSERT(x)    VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_WUP_CTRL_R_CARD_INT(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_WUP_CTRL_R_CARD_INT          VTSS_BIT(24U)
#define VTSS_X_MSHC_WUP_CTRL_R_CARD_INT(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* MSHC_CLK_CTRL_R  t_sz:1 ga:0, gw:64, ra:11, gc:1, rc:1  */
#define VTSS_MSHC_CLK_CTRL_R      FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_FREQ_SEL(x)       VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_CLK_CTRL_R_FREQ_SEL          VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_CLK_CTRL_R_FREQ_SEL(x)       VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_CLK_CTRL_R_UPPER_FREQ_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_MSHC_CLK_CTRL_R_UPPER_FREQ_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_MSHC_CLK_CTRL_R_UPPER_FREQ_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_MSHC_CLK_CTRL_R_CLK_GEN_SELECT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_CLK_GEN_SELECT    VTSS_BIT(5U)
#define VTSS_X_MSHC_CLK_CTRL_R_CLK_GEN_SELECT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_RSVD_4(x)         VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_RSVD_4            VTSS_BIT(4U)
#define VTSS_X_MSHC_CLK_CTRL_R_RSVD_4(x)         VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_PLL_ENABLE(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_PLL_ENABLE        VTSS_BIT(3U)
#define VTSS_X_MSHC_CLK_CTRL_R_PLL_ENABLE(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_SD_CLK_EN(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_SD_CLK_EN         VTSS_BIT(2U)
#define VTSS_X_MSHC_CLK_CTRL_R_SD_CLK_EN(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_INTERNAL_CLK_STABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_INTERNAL_CLK_STABLE    VTSS_BIT(1U)
#define VTSS_X_MSHC_CLK_CTRL_R_INTERNAL_CLK_STABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_CLK_CTRL_R_INTERNAL_CLK_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_CLK_CTRL_R_INTERNAL_CLK_EN    VTSS_BIT(0U)
#define VTSS_X_MSHC_CLK_CTRL_R_INTERNAL_CLK_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_TOUT_CTRL_R  t_sz:1 ga:0, gw:64, ra:11, gc:1, rc:1  */
#define VTSS_MSHC_TOUT_CTRL_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MSHC_TOUT_CTRL_R_TOUT_CTRL_R_RSVD_7_4(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_MSHC_TOUT_CTRL_R_TOUT_CTRL_R_RSVD_7_4    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_MSHC_TOUT_CTRL_R_TOUT_CTRL_R_RSVD_7_4(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_MSHC_TOUT_CTRL_R_TOUT_CNT(x)      VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_MSHC_TOUT_CTRL_R_TOUT_CNT         VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_MSHC_TOUT_CTRL_R_TOUT_CNT(x)      VTSS_EXTRACT_BITFIELD(x,16U,4U)

/* MSHC_SW_RST_R  t_sz:1 ga:0, gw:64, ra:11, gc:1, rc:1  */
#define VTSS_MSHC_SW_RST_R        FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MSHC_SW_RST_R_SW_RST_R_RSVD_7_3(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_MSHC_SW_RST_R_SW_RST_R_RSVD_7_3    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_MSHC_SW_RST_R_SW_RST_R_RSVD_7_3(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_MSHC_SW_RST_R_SW_RST_DAT(x)       VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_SW_RST_R_SW_RST_DAT          VTSS_BIT(26U)
#define VTSS_X_MSHC_SW_RST_R_SW_RST_DAT(x)       VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_SW_RST_R_SW_RST_CMD(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_SW_RST_R_SW_RST_CMD          VTSS_BIT(25U)
#define VTSS_X_MSHC_SW_RST_R_SW_RST_CMD(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_SW_RST_R_SW_RST_ALL(x)       VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_SW_RST_R_SW_RST_ALL          VTSS_BIT(24U)
#define VTSS_X_MSHC_SW_RST_R_SW_RST_ALL(x)       VTSS_EXTRACT_BITFIELD(x,24U,1U)

/* MSHC_NORMAL_INT_STAT_R  t_sz:1 ga:0, gw:64, ra:12, gc:1, rc:1  */
#define VTSS_MSHC_NORMAL_INT_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_ERR_INTERRUPT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_ERR_INTERRUPT    VTSS_BIT(15U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_ERR_INTERRUPT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_CQE_EVENT(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_CQE_EVENT    VTSS_BIT(14U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_CQE_EVENT(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_FX_EVENT(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_FX_EVENT    VTSS_BIT(13U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_FX_EVENT(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_RE_TUNE_EVENT(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_RE_TUNE_EVENT    VTSS_BIT(12U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_RE_TUNE_EVENT(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_INT_C(x)   VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_INT_C      VTSS_BIT(11U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_INT_C(x)   VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_INT_B(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_INT_B      VTSS_BIT(10U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_INT_B(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_INT_A(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_INT_A      VTSS_BIT(9U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_INT_A(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_CARD_INTERRUPT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_CARD_INTERRUPT    VTSS_BIT(8U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_CARD_INTERRUPT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_NORMAL_INT_STAT_R_CARD_REMOVAL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_NORMAL_INT_STAT_R_CARD_REMOVAL    VTSS_BIT(7U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_NORMAL_INT_STAT_R_CARD_REMOVAL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_CARD_INSERTION(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_CARD_INSERTION    VTSS_BIT(6U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_CARD_INSERTION(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_BUF_RD_READY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_BUF_RD_READY    VTSS_BIT(5U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_BUF_RD_READY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_BUF_WR_READY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_BUF_WR_READY    VTSS_BIT(4U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_BUF_WR_READY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_DMA_INTERRUPT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_DMA_INTERRUPT    VTSS_BIT(3U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_DMA_INTERRUPT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_BGAP_EVENT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_BGAP_EVENT    VTSS_BIT(2U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_BGAP_EVENT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_XFER_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_XFER_COMPLETE    VTSS_BIT(1U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_XFER_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_R_CMD_COMPLETE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_R_CMD_COMPLETE    VTSS_BIT(0U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_R_CMD_COMPLETE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_ERROR_INT_STAT_R  t_sz:1 ga:0, gw:64, ra:12, gc:1, rc:1  */
#define VTSS_MSHC_ERROR_INT_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_VENDOR_ERR3(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_VENDOR_ERR3    VTSS_BIT(31U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_VENDOR_ERR3(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_VENDOR_ERR2(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_VENDOR_ERR2    VTSS_BIT(30U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_VENDOR_ERR2(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_VENDOR_ERR1(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_VENDOR_ERR1    VTSS_BIT(29U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_VENDOR_ERR1(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_BOOT_ACK_ERR(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_BOOT_ACK_ERR    VTSS_BIT(28U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_BOOT_ACK_ERR(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_RESP_ERR(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_RESP_ERR    VTSS_BIT(27U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_RESP_ERR(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_TUNING_ERR(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_TUNING_ERR    VTSS_BIT(26U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_TUNING_ERR(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_ADMA_ERR(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_ADMA_ERR    VTSS_BIT(25U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_ADMA_ERR(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_AUTO_CMD_ERR(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_AUTO_CMD_ERR    VTSS_BIT(24U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_AUTO_CMD_ERR(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_CUR_LMT_ERR(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_CUR_LMT_ERR    VTSS_BIT(23U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_CUR_LMT_ERR(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_DATA_END_BIT_ERR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_DATA_END_BIT_ERR    VTSS_BIT(22U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_DATA_END_BIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_DATA_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_DATA_CRC_ERR    VTSS_BIT(21U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_DATA_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_DATA_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_DATA_TOUT_ERR    VTSS_BIT(20U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_DATA_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_CMD_IDX_ERR(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_CMD_IDX_ERR    VTSS_BIT(19U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_CMD_IDX_ERR(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_CMD_END_BIT_ERR(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_CMD_END_BIT_ERR    VTSS_BIT(18U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_CMD_END_BIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_CMD_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_CMD_CRC_ERR    VTSS_BIT(17U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_CMD_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_R_CMD_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_R_CMD_TOUT_ERR    VTSS_BIT(16U)
#define VTSS_X_MSHC_ERROR_INT_STAT_R_CMD_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_NORMAL_INT_STAT_EN_R  t_sz:1 ga:0, gw:64, ra:13, gc:1, rc:1  */
#define VTSS_MSHC_NORMAL_INT_STAT_EN_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_NORMAL_INT_STAT_EN_R_RSVD_15(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_NORMAL_INT_STAT_EN_R_RSVD_15    VTSS_BIT(15U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_NORMAL_INT_STAT_EN_R_RSVD_15(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN    VTSS_BIT(14U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_CQE_EVENT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN    VTSS_BIT(13U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_FX_EVENT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN    VTSS_BIT(12U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_RE_TUNE_EVENT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN    VTSS_BIT(11U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_INT_C_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN    VTSS_BIT(10U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_INT_B_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN    VTSS_BIT(9U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_INT_A_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN    VTSS_BIT(8U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_CARD_INTERRUPT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN    VTSS_BIT(7U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_CARD_REMOVAL_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN    VTSS_BIT(6U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_CARD_INSERTION_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN    VTSS_BIT(5U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_BUF_RD_READY_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN    VTSS_BIT(4U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_BUF_WR_READY_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN    VTSS_BIT(3U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_DMA_INTERRUPT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN    VTSS_BIT(2U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_BGAP_EVENT_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN    VTSS_BIT(1U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_XFER_COMPLETE_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN    VTSS_BIT(0U)
#define VTSS_X_MSHC_NORMAL_INT_STAT_EN_R_CMD_COMPLETE_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_ERROR_INT_STAT_EN_R  t_sz:1 ga:0, gw:64, ra:13, gc:1, rc:1  */
#define VTSS_MSHC_ERROR_INT_STAT_EN_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3    VTSS_BIT(31U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN3(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2    VTSS_BIT(30U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN2(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1    VTSS_BIT(29U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_VENDOR_ERR_STAT_EN1(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN    VTSS_BIT(28U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_BOOT_ACK_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN    VTSS_BIT(27U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_RESP_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN    VTSS_BIT(26U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_TUNING_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN    VTSS_BIT(25U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_ADMA_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN    VTSS_BIT(24U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_AUTO_CMD_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN    VTSS_BIT(23U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_CUR_LMT_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN    VTSS_BIT(22U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_DATA_END_BIT_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN    VTSS_BIT(21U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_DATA_CRC_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN    VTSS_BIT(20U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_DATA_TOUT_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN    VTSS_BIT(19U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_CMD_IDX_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN    VTSS_BIT(18U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_CMD_END_BIT_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN    VTSS_BIT(17U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_CMD_CRC_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN    VTSS_BIT(16U)
#define VTSS_X_MSHC_ERROR_INT_STAT_EN_R_CMD_TOUT_ERR_STAT_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_NORMAL_INT_SIGNAL_EN_R  t_sz:1 ga:0, gw:64, ra:14, gc:1, rc:1  */
#define VTSS_MSHC_NORMAL_INT_SIGNAL_EN_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_NORMAL_INT_SIGNAL_EN_R_RSVD_15(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_NORMAL_INT_SIGNAL_EN_R_RSVD_15    VTSS_BIT(15U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_NORMAL_INT_SIGNAL_EN_R_RSVD_15(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN    VTSS_BIT(14U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_CQE_EVENT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN    VTSS_BIT(13U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_FX_EVENT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN    VTSS_BIT(12U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_RE_TUNE_EVENT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN    VTSS_BIT(11U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_C_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN    VTSS_BIT(10U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_B_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN    VTSS_BIT(9U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_INT_A_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN    VTSS_BIT(8U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INTERRUPT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN    VTSS_BIT(7U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_REMOVAL_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN    VTSS_BIT(6U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_CARD_INSERTION_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN    VTSS_BIT(5U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_RD_READY_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN    VTSS_BIT(4U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_BUF_WR_READY_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN    VTSS_BIT(3U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_DMA_INTERRUPT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN    VTSS_BIT(2U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_BGAP_EVENT_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN    VTSS_BIT(1U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_XFER_COMPLETE_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN    VTSS_BIT(0U)
#define VTSS_X_MSHC_NORMAL_INT_SIGNAL_EN_R_CMD_COMPLETE_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_ERROR_INT_SIGNAL_EN_R  t_sz:1 ga:0, gw:64, ra:14, gc:1, rc:1  */
#define VTSS_MSHC_ERROR_INT_SIGNAL_EN_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3    VTSS_BIT(31U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN3(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2    VTSS_BIT(30U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN2(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1    VTSS_BIT(29U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_VENDOR_ERR_SIGNAL_EN1(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN    VTSS_BIT(28U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_BOOT_ACK_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN    VTSS_BIT(27U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_RESP_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN    VTSS_BIT(26U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_TUNING_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN    VTSS_BIT(25U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_ADMA_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN    VTSS_BIT(24U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_AUTO_CMD_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN    VTSS_BIT(23U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_CUR_LMT_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN    VTSS_BIT(22U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_END_BIT_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN    VTSS_BIT(21U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_CRC_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN    VTSS_BIT(20U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_DATA_TOUT_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN    VTSS_BIT(19U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_IDX_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN    VTSS_BIT(18U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_END_BIT_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN    VTSS_BIT(17U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_CRC_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN    VTSS_BIT(16U)
#define VTSS_X_MSHC_ERROR_INT_SIGNAL_EN_R_CMD_TOUT_ERR_SIGNAL_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_AUTO_CMD_STAT_R  t_sz:1 ga:0, gw:64, ra:15, gc:1, rc:1  */
#define VTSS_MSHC_AUTO_CMD_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_15_8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_15_8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_15_8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12    VTSS_BIT(7U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_CMD_NOT_ISSUED_AUTO_CMD12(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_6    VTSS_BIT(6U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_STAT_R_RSVD_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR    VTSS_BIT(5U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_RESP_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR    VTSS_BIT(4U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_IDX_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR    VTSS_BIT(3U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_EBIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR    VTSS_BIT(2U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR    VTSS_BIT(1U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC    VTSS_BIT(0U)
#define VTSS_X_MSHC_AUTO_CMD_STAT_R_AUTO_CMD12_NOT_EXEC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_HOST_CTRL2_R  t_sz:1 ga:0, gw:64, ra:15, gc:1, rc:1  */
#define VTSS_MSHC_HOST_CTRL2_R    FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_PRESET_VAL_ENABLE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_PRESET_VAL_ENABLE    VTSS_BIT(31U)
#define VTSS_X_MSHC_HOST_CTRL2_R_PRESET_VAL_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_ASYNC_INT_ENABLE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_ASYNC_INT_ENABLE    VTSS_BIT(30U)
#define VTSS_X_MSHC_HOST_CTRL2_R_ASYNC_INT_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_ADDRESSING(x)   VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_ADDRESSING      VTSS_BIT(29U)
#define VTSS_X_MSHC_HOST_CTRL2_R_ADDRESSING(x)   VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_HOST_VER4_ENABLE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_HOST_VER4_ENABLE    VTSS_BIT(28U)
#define VTSS_X_MSHC_HOST_CTRL2_R_HOST_VER4_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_CMD23_ENABLE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_CMD23_ENABLE    VTSS_BIT(27U)
#define VTSS_X_MSHC_HOST_CTRL2_R_CMD23_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_ADMA2_LEN_MODE(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_ADMA2_LEN_MODE    VTSS_BIT(26U)
#define VTSS_X_MSHC_HOST_CTRL2_R_ADMA2_LEN_MODE(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_RSVD_9(x)       VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_RSVD_9          VTSS_BIT(25U)
#define VTSS_X_MSHC_HOST_CTRL2_R_RSVD_9(x)       VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_UHS2_IF_ENABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_UHS2_IF_ENABLE    VTSS_BIT(24U)
#define VTSS_X_MSHC_HOST_CTRL2_R_UHS2_IF_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_SAMPLE_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_SAMPLE_CLK_SEL    VTSS_BIT(23U)
#define VTSS_X_MSHC_HOST_CTRL2_R_SAMPLE_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_EXEC_TUNING(x)  VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_EXEC_TUNING     VTSS_BIT(22U)
#define VTSS_X_MSHC_HOST_CTRL2_R_EXEC_TUNING(x)  VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_DRV_STRENGTH_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_MSHC_HOST_CTRL2_R_DRV_STRENGTH_SEL    VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_MSHC_HOST_CTRL2_R_DRV_STRENGTH_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_MSHC_HOST_CTRL2_R_SIGNALING_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_HOST_CTRL2_R_SIGNALING_EN    VTSS_BIT(19U)
#define VTSS_X_MSHC_HOST_CTRL2_R_SIGNALING_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_HOST_CTRL2_R_UHS_MODE_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_MSHC_HOST_CTRL2_R_UHS_MODE_SEL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_MSHC_HOST_CTRL2_R_UHS_MODE_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

/* MSHC_CAPABILITIES1_R  t_sz:1 ga:0, gw:64, ra:16, gc:1, rc:1  */
#define VTSS_MSHC_CAPABILITIES1_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_SLOT_TYPE_R(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_CAPABILITIES1_R_SLOT_TYPE_R    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_CAPABILITIES1_R_SLOT_TYPE_R(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_CAPABILITIES1_R_ASYNC_INT_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_ASYNC_INT_SUPPORT    VTSS_BIT(29U)
#define VTSS_X_MSHC_CAPABILITIES1_R_ASYNC_INT_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V3(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V3    VTSS_BIT(28U)
#define VTSS_X_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V3(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V4(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V4    VTSS_BIT(27U)
#define VTSS_X_MSHC_CAPABILITIES1_R_SYS_ADDR_64_V4(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_VOLT_18(x)   VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_VOLT_18      VTSS_BIT(26U)
#define VTSS_X_MSHC_CAPABILITIES1_R_VOLT_18(x)   VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_VOLT_30(x)   VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_VOLT_30      VTSS_BIT(25U)
#define VTSS_X_MSHC_CAPABILITIES1_R_VOLT_30(x)   VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_VOLT_33(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_VOLT_33      VTSS_BIT(24U)
#define VTSS_X_MSHC_CAPABILITIES1_R_VOLT_33(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_SUS_RES_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_SUS_RES_SUPPORT    VTSS_BIT(23U)
#define VTSS_X_MSHC_CAPABILITIES1_R_SUS_RES_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_SDMA_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_SDMA_SUPPORT    VTSS_BIT(22U)
#define VTSS_X_MSHC_CAPABILITIES1_R_SDMA_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_HIGH_SPEED_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_HIGH_SPEED_SUPPORT    VTSS_BIT(21U)
#define VTSS_X_MSHC_CAPABILITIES1_R_HIGH_SPEED_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_RSVD_20(x)   VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_RSVD_20      VTSS_BIT(20U)
#define VTSS_X_MSHC_CAPABILITIES1_R_RSVD_20(x)   VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_ADMA2_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_ADMA2_SUPPORT    VTSS_BIT(19U)
#define VTSS_X_MSHC_CAPABILITIES1_R_ADMA2_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_EMBEDDED_8_BIT(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_EMBEDDED_8_BIT    VTSS_BIT(18U)
#define VTSS_X_MSHC_CAPABILITIES1_R_EMBEDDED_8_BIT(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_MAX_BLK_LEN(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_MSHC_CAPABILITIES1_R_MAX_BLK_LEN    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_MSHC_CAPABILITIES1_R_MAX_BLK_LEN(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_MSHC_CAPABILITIES1_R_BASE_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_CAPABILITIES1_R_BASE_CLK_FREQ    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_CAPABILITIES1_R_BASE_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_CAPABILITIES1_R_TOUT_CLK_UNIT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_TOUT_CLK_UNIT    VTSS_BIT(7U)
#define VTSS_X_MSHC_CAPABILITIES1_R_TOUT_CLK_UNIT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_CAPABILITIES1_R_RSVD_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_CAPABILITIES1_R_CAPABILITIES1_R_RSVD_6    VTSS_BIT(6U)
#define VTSS_X_MSHC_CAPABILITIES1_R_CAPABILITIES1_R_RSVD_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_CAPABILITIES1_R_TOUT_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_MSHC_CAPABILITIES1_R_TOUT_CLK_FREQ    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_MSHC_CAPABILITIES1_R_TOUT_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* MSHC_CAPABILITIES2_R  t_sz:1 ga:0, gw:64, ra:17, gc:1, rc:1  */
#define VTSS_MSHC_CAPABILITIES2_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RSVD_62_63(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RSVD_62_63    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RSVD_62_63(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RSVD_61(x)   VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RSVD_61      VTSS_BIT(29U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RSVD_61(x)   VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_VDD2_18V_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_VDD2_18V_SUPPORT    VTSS_BIT(28U)
#define VTSS_X_MSHC_CAPABILITIES2_R_VDD2_18V_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_ADMA3_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_ADMA3_SUPPORT    VTSS_BIT(27U)
#define VTSS_X_MSHC_CAPABILITIES2_R_ADMA3_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RSVD_56_58(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RSVD_56_58    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RSVD_56_58(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_MSHC_CAPABILITIES2_R_CLK_MUL(x)   VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MSHC_CAPABILITIES2_R_CLK_MUL      VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MSHC_CAPABILITIES2_R_CLK_MUL(x)   VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RE_TUNING_MODES(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RE_TUNING_MODES    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RE_TUNING_MODES(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_CAPABILITIES2_R_USE_TUNING_SDR50(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_USE_TUNING_SDR50    VTSS_BIT(13U)
#define VTSS_X_MSHC_CAPABILITIES2_R_USE_TUNING_SDR50(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RSVD_44(x)   VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RSVD_44      VTSS_BIT(12U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RSVD_44(x)   VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RETUNE_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RETUNE_CNT    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RETUNE_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_MSHC_CAPABILITIES2_R_RSVD_39(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_RSVD_39      VTSS_BIT(7U)
#define VTSS_X_MSHC_CAPABILITIES2_R_RSVD_39(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_DRV_TYPED(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_DRV_TYPED    VTSS_BIT(6U)
#define VTSS_X_MSHC_CAPABILITIES2_R_DRV_TYPED(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_DRV_TYPEC(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_DRV_TYPEC    VTSS_BIT(5U)
#define VTSS_X_MSHC_CAPABILITIES2_R_DRV_TYPEC(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_DRV_TYPEA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_DRV_TYPEA    VTSS_BIT(4U)
#define VTSS_X_MSHC_CAPABILITIES2_R_DRV_TYPEA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_UHS2_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_UHS2_SUPPORT    VTSS_BIT(3U)
#define VTSS_X_MSHC_CAPABILITIES2_R_UHS2_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_DDR50_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_DDR50_SUPPORT    VTSS_BIT(2U)
#define VTSS_X_MSHC_CAPABILITIES2_R_DDR50_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_SDR104_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_SDR104_SUPPORT    VTSS_BIT(1U)
#define VTSS_X_MSHC_CAPABILITIES2_R_SDR104_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_CAPABILITIES2_R_SDR50_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_CAPABILITIES2_R_SDR50_SUPPORT    VTSS_BIT(0U)
#define VTSS_X_MSHC_CAPABILITIES2_R_SDR50_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_CURR_CAPABILITIES1_R  t_sz:1 ga:0, gw:64, ra:18, gc:1, rc:1  */
#define VTSS_MSHC_CURR_CAPABILITIES1_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_MSHC_CURR_CAPABILITIES1_R_RSVD_31_24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_MSHC_CURR_CAPABILITIES1_R_RSVD_31_24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_MSHC_CURR_CAPABILITIES1_R_RSVD_31_24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_18V(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_18V    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_18V(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_30V(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_30V    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_30V(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_33V(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_33V    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MSHC_CURR_CAPABILITIES1_R_MAX_CUR_33V(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MSHC_CURR_CAPABILITIES2_R  t_sz:1 ga:0, gw:64, ra:19, gc:1, rc:1  */
#define VTSS_MSHC_CURR_CAPABILITIES2_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_MSHC_CURR_CAPABILITIES2_R_RSVD_63_40(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_MSHC_CURR_CAPABILITIES2_R_RSVD_63_40    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_MSHC_CURR_CAPABILITIES2_R_RSVD_63_40(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_MSHC_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MSHC_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MSHC_CURR_CAPABILITIES2_R_MAX_CUR_VDD2_18V(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MSHC_FORCE_AUTO_CMD_STAT_R  t_sz:1 ga:0, gw:64, ra:20, gc:1, rc:1  */
#define VTSS_MSHC_FORCE_AUTO_CMD_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_15_8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_15_8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_15_8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12    VTSS_BIT(7U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_CMD_NOT_ISSUED_AUTO_CMD12(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_6    VTSS_BIT(6U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_STAT_R_RSVD_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR    VTSS_BIT(5U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_RESP_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR    VTSS_BIT(4U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_IDX_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR    VTSS_BIT(3U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_EBIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR    VTSS_BIT(2U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR    VTSS_BIT(1U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC    VTSS_BIT(0U)
#define VTSS_X_MSHC_FORCE_AUTO_CMD_STAT_R_FORCE_AUTO_CMD12_NOT_EXEC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_FORCE_ERROR_INT_STAT_R  t_sz:1 ga:0, gw:64, ra:20, gc:1, rc:1  */
#define VTSS_MSHC_FORCE_ERROR_INT_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3    VTSS_BIT(31U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR3(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2    VTSS_BIT(30U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR2(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1    VTSS_BIT(29U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_VENDOR_ERR1(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR    VTSS_BIT(28U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_BOOT_ACK_ERR(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR    VTSS_BIT(27U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_RESP_ERR(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR    VTSS_BIT(26U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_TUNING_ERR(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR    VTSS_BIT(25U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_ADMA_ERR(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR    VTSS_BIT(24U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_AUTO_CMD_ERR(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR    VTSS_BIT(23U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CUR_LMT_ERR(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR    VTSS_BIT(22U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_END_BIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR    VTSS_BIT(21U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR    VTSS_BIT(20U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_DATA_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR    VTSS_BIT(19U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_IDX_ERR(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR    VTSS_BIT(18U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_END_BIT_ERR(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR    VTSS_BIT(17U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_CRC_ERR(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR    VTSS_BIT(16U)
#define VTSS_X_MSHC_FORCE_ERROR_INT_STAT_R_FORCE_CMD_TOUT_ERR(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_ADMA_ERR_STAT_R  t_sz:1 ga:0, gw:64, ra:21, gc:1, rc:1  */
#define VTSS_MSHC_ADMA_ERR_STAT_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STAT_R_RSVD_7_3(x) VTSS_ENCODE_BITFIELD(x,3U,5U)
#define VTSS_M_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STAT_R_RSVD_7_3    VTSS_ENCODE_BITMASK(3U,5U)
#define VTSS_X_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STAT_R_RSVD_7_3(x) VTSS_EXTRACT_BITFIELD(x,3U,5U)

#define VTSS_F_MSHC_ADMA_ERR_STAT_R_ADMA_LEN_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_ADMA_ERR_STAT_R_ADMA_LEN_ERR    VTSS_BIT(2U)
#define VTSS_X_MSHC_ADMA_ERR_STAT_R_ADMA_LEN_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STATES(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STATES    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_MSHC_ADMA_ERR_STAT_R_ADMA_ERR_STATES(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* MSHC_ADMA_SA_LOW_R  t_sz:1 ga:0, gw:64, ra:22, gc:1, rc:1  */
#define VTSS_MSHC_ADMA_SA_LOW_R   FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_MSHC_ADMA_SA_LOW_R_ADMA_SA_LOW(x) (x)
#define VTSS_M_MSHC_ADMA_SA_LOW_R_ADMA_SA_LOW    0xffffffffU
#define VTSS_X_MSHC_ADMA_SA_LOW_R_ADMA_SA_LOW(x) (x)


/* MSHC_ADMA_SA_HIGH_R  t_sz:1 ga:0, gw:64, ra:23, gc:1, rc:1  */
#define VTSS_MSHC_ADMA_SA_HIGH_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_MSHC_ADMA_SA_HIGH_R_ADMA_SA_HIGH(x) (x)
#define VTSS_M_MSHC_ADMA_SA_HIGH_R_ADMA_SA_HIGH    0xffffffffU
#define VTSS_X_MSHC_ADMA_SA_HIGH_R_ADMA_SA_HIGH(x) (x)


/* MSHC_PRESET_INIT_R  t_sz:1 ga:0, gw:64, ra:24, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_INIT_R   FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_MSHC_PRESET_INIT_R_PRESET_INIT_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_PRESET_INIT_R_PRESET_INIT_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_PRESET_INIT_R_PRESET_INIT_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_PRESET_INIT_R_PRESET_INIT_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_MSHC_PRESET_INIT_R_PRESET_INIT_R_RSVD_13_11    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_MSHC_PRESET_INIT_R_PRESET_INIT_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_MSHC_PRESET_INIT_R_PRESET_INIT_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PRESET_INIT_R_PRESET_INIT_R_CLK_GEN_SEL_VAL    VTSS_BIT(10U)
#define VTSS_X_MSHC_PRESET_INIT_R_PRESET_INIT_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PRESET_INIT_R_PRESET_INIT_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_PRESET_INIT_R_PRESET_INIT_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_PRESET_INIT_R_PRESET_INIT_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* MSHC_PRESET_DS_R  t_sz:1 ga:0, gw:64, ra:24, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_DS_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_MSHC_PRESET_DS_R_PRESET_DS_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_PRESET_DS_R_PRESET_DS_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_PRESET_DS_R_PRESET_DS_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_PRESET_DS_R_PRESET_DS_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_MSHC_PRESET_DS_R_PRESET_DS_R_RSVD_13_11    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_MSHC_PRESET_DS_R_PRESET_DS_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_MSHC_PRESET_DS_R_PRESET_DS_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_PRESET_DS_R_PRESET_DS_R_CLK_GEN_SEL_VAL    VTSS_BIT(26U)
#define VTSS_X_MSHC_PRESET_DS_R_PRESET_DS_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_PRESET_DS_R_PRESET_DS_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_MSHC_PRESET_DS_R_PRESET_DS_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_MSHC_PRESET_DS_R_PRESET_DS_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* MSHC_PRESET_HS_R  t_sz:1 ga:0, gw:64, ra:25, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_HS_R     FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_MSHC_PRESET_HS_R_PRESET_HS_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_PRESET_HS_R_PRESET_HS_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_PRESET_HS_R_PRESET_HS_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_PRESET_HS_R_PRESET_HS_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_MSHC_PRESET_HS_R_PRESET_HS_R_RSVD_13_11    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_MSHC_PRESET_HS_R_PRESET_HS_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_MSHC_PRESET_HS_R_PRESET_HS_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PRESET_HS_R_PRESET_HS_R_CLK_GEN_SEL_VAL    VTSS_BIT(10U)
#define VTSS_X_MSHC_PRESET_HS_R_PRESET_HS_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PRESET_HS_R_PRESET_HS_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_PRESET_HS_R_PRESET_HS_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_PRESET_HS_R_PRESET_HS_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* MSHC_PRESET_SDR12_R  t_sz:1 ga:0, gw:64, ra:25, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_SDR12_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_RSVD_13_11    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_CLK_GEN_SEL_VAL    VTSS_BIT(26U)
#define VTSS_X_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_MSHC_PRESET_SDR12_R_PRESET_SDR12_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* MSHC_PRESET_SDR25_R  t_sz:1 ga:0, gw:64, ra:26, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_SDR25_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_RSVD_13_11    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_CLK_GEN_SEL_VAL    VTSS_BIT(10U)
#define VTSS_X_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_PRESET_SDR25_R_PRESET_SDR25_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* MSHC_PRESET_SDR50_R  t_sz:1 ga:0, gw:64, ra:26, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_SDR50_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_RSVD_13_11    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_CLK_GEN_SEL_VAL    VTSS_BIT(26U)
#define VTSS_X_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_MSHC_PRESET_SDR50_R_PRESET_SDR50_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* MSHC_PRESET_SDR104_R  t_sz:1 ga:0, gw:64, ra:27, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_SDR104_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_RSVD_13_11    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_CLK_GEN_SEL_VAL    VTSS_BIT(10U)
#define VTSS_X_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_PRESET_SDR104_R_PRESET_SDR104_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* MSHC_PRESET_DDR50_R  t_sz:1 ga:0, gw:64, ra:27, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_DDR50_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,30U,2U)
#define VTSS_M_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(30U,2U)
#define VTSS_X_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,30U,2U)

#define VTSS_F_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_RSVD_13_11    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_CLK_GEN_SEL_VAL    VTSS_BIT(26U)
#define VTSS_X_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,10U)
#define VTSS_M_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(16U,10U)
#define VTSS_X_MSHC_PRESET_DDR50_R_PRESET_DDR50_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,10U)

/* MSHC_PRESET_UHS2_R  t_sz:1 ga:0, gw:64, ra:29, gc:1, rc:1  */
#define VTSS_MSHC_PRESET_UHS2_R   FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_DRV_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_DRV_SEL_VAL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_DRV_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_RSVD_13_11(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_RSVD_13_11    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_RSVD_13_11(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_CLK_GEN_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_CLK_GEN_SEL_VAL    VTSS_BIT(10U)
#define VTSS_X_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_CLK_GEN_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_FREQ_SEL_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_FREQ_SEL_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_PRESET_UHS2_R_PRESET_UHS2_R_FREQ_SEL_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* MSHC_ADMA_ID_LOW_R  t_sz:1 ga:0, gw:64, ra:30, gc:1, rc:1  */
#define VTSS_MSHC_ADMA_ID_LOW_R   FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_MSHC_ADMA_ID_LOW_R_ADMA_ID_LOW(x) (x)
#define VTSS_M_MSHC_ADMA_ID_LOW_R_ADMA_ID_LOW    0xffffffffU
#define VTSS_X_MSHC_ADMA_ID_LOW_R_ADMA_ID_LOW(x) (x)


/* MSHC_ADMA_ID_HIGH_R  t_sz:1 ga:0, gw:64, ra:31, gc:1, rc:1  */
#define VTSS_MSHC_ADMA_ID_HIGH_R  FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_MSHC_ADMA_ID_HIGH_R_ADMA_ID_HIGH(x) (x)
#define VTSS_M_MSHC_ADMA_ID_HIGH_R_ADMA_ID_HIGH    0xffffffffU
#define VTSS_X_MSHC_ADMA_ID_HIGH_R_ADMA_ID_HIGH(x) (x)


/* MSHC_P_EMBEDDED_CNTRL  t_sz:1 ga:0, gw:64, ra:57, gc:1, rc:1  */
#define VTSS_MSHC_P_EMBEDDED_CNTRL FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_RESERVED_15_12(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_RESERVED_15_12    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_RESERVED_15_12(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR    VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_MSHC_P_EMBEDDED_CNTRL_P_EMBEDDED_CNTRL_REG_OFFSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,12U)

/* MSHC_P_VENDOR_SPECIFIC_AREA  t_sz:1 ga:0, gw:64, ra:58, gc:1, rc:1  */
#define VTSS_MSHC_P_VENDOR_SPECIFIC_AREA FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_RESERVED_15_12(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_MSHC_P_VENDOR_SPECIFIC_AREA_P_VENDOR_SPECIFIC_AREA_REG_OFFSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* MSHC_P_VENDOR2_SPECIFIC_AREA  t_sz:1 ga:0, gw:64, ra:58, gc:1, rc:1  */
#define VTSS_MSHC_P_VENDOR2_SPECIFIC_AREA FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_MSHC_P_VENDOR2_SPECIFIC_AREA_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_MSHC_P_VENDOR2_SPECIFIC_AREA_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_MSHC_P_VENDOR2_SPECIFIC_AREA_P_VENDOR2_SPECIFIC_AREA_REG_OFFSET_ADDR(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* MSHC_SLOT_INTR_STATUS_R  t_sz:1 ga:0, gw:64, ra:63, gc:1, rc:1  */
#define VTSS_MSHC_SLOT_INTR_STATUS_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_MSHC_SLOT_INTR_STATUS_R_RESERVED_15_8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_SLOT_INTR_STATUS_R_RESERVED_15_8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_SLOT_INTR_STATUS_R_RESERVED_15_8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_SLOT_INTR_STATUS_R_INTR_SLOT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MSHC_SLOT_INTR_STATUS_R_INTR_SLOT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MSHC_SLOT_INTR_STATUS_R_INTR_SLOT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MSHC_HOST_CNTRL_VERS_R  t_sz:1 ga:0, gw:64, ra:63, gc:1, rc:1  */
#define VTSS_MSHC_HOST_CNTRL_VERS_R FA_REG(VTSS_TO_MSHC,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_MSHC_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_MSHC_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_MSHC_HOST_CNTRL_VERS_R_VENDOR_VERSION_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_MSHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MSHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MSHC_HOST_CNTRL_VERS_R_SPEC_VERSION_NUM(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

/* MSHC_EMBEDDED_CTRL_R  t_sz:1 ga:987, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_MSHC_EMBEDDED_CTRL_R FA_REG(VTSS_TO_MSHC,987U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_31(x)   VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_31      VTSS_BIT(31U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_31(x)   VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_BACK_END_PWR_CTRL(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_23(x)   VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_23      VTSS_BIT(23U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_23(x)   VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_INT_PIN_SEL(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_INT_PIN_SEL    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_INT_PIN_SEL(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_19(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_19      VTSS_BIT(19U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_19(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_CLK_PIN_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_CLK_PIN_SEL    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_CLK_PIN_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_15(x)   VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_15      VTSS_BIT(15U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_15(x)   VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_BUS_WIDTH_PRESET(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_7_6(x)  VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_7_6     VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_7_6(x)  VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_NUM_INT_PIN(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_NUM_INT_PIN    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_NUM_INT_PIN(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_RSVD_3(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_RSVD_3       VTSS_BIT(3U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_RSVD_3(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_EMBEDDED_CTRL_R_NUM_CLK_PIN(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_MSHC_EMBEDDED_CTRL_R_NUM_CLK_PIN    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_MSHC_EMBEDDED_CTRL_R_NUM_CLK_PIN(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* MSHC_MSHC_VER_ID_R  t_sz:1 ga:320, gw:20, ra:0, gc:1, rc:1  */
#define VTSS_MSHC_MSHC_VER_ID_R   FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_MSHC_MSHC_VER_ID_R_MSHC_VER_ID(x) (x)
#define VTSS_M_MSHC_MSHC_VER_ID_R_MSHC_VER_ID    0xffffffffU
#define VTSS_X_MSHC_MSHC_VER_ID_R_MSHC_VER_ID(x) (x)


/* MSHC_MSHC_VER_TYPE_R  t_sz:1 ga:320, gw:20, ra:1, gc:1, rc:1  */
#define VTSS_MSHC_MSHC_VER_TYPE_R FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_MSHC_MSHC_VER_TYPE_R_MSHC_VER_TYPE(x) (x)
#define VTSS_M_MSHC_MSHC_VER_TYPE_R_MSHC_VER_TYPE    0xffffffffU
#define VTSS_X_MSHC_MSHC_VER_TYPE_R_MSHC_VER_TYPE(x) (x)


/* MSHC_MSHC_CTRL_R  t_sz:1 ga:320, gw:20, ra:2, gc:1, rc:1  */
#define VTSS_MSHC_MSHC_CTRL_R     FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_MSHC_MSHC_CTRL_R_SW_CG_DIS(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_MSHC_CTRL_R_SW_CG_DIS        VTSS_BIT(4U)
#define VTSS_X_MSHC_MSHC_CTRL_R_SW_CG_DIS(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_MSHC_CTRL_R_RSVD1(x)         VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_MSHC_MSHC_CTRL_R_RSVD1            VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_MSHC_MSHC_CTRL_R_RSVD1(x)         VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_MSHC_MSHC_CTRL_R_CMD_CONFLICT_CHECK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_MSHC_CTRL_R_CMD_CONFLICT_CHECK    VTSS_BIT(0U)
#define VTSS_X_MSHC_MSHC_CTRL_R_CMD_CONFLICT_CHECK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_MBIU_CTRL_R  t_sz:1 ga:320, gw:20, ra:4, gc:1, rc:1  */
#define VTSS_MSHC_MBIU_CTRL_R     FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_MSHC_MBIU_CTRL_R_MBIU_CTRL_R_RSVD(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_MSHC_MBIU_CTRL_R_MBIU_CTRL_R_RSVD    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_MSHC_MBIU_CTRL_R_MBIU_CTRL_R_RSVD(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_MSHC_MBIU_CTRL_R_BURST_INCR16_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_MBIU_CTRL_R_BURST_INCR16_EN    VTSS_BIT(3U)
#define VTSS_X_MSHC_MBIU_CTRL_R_BURST_INCR16_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_MBIU_CTRL_R_BURST_INCR8_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_MBIU_CTRL_R_BURST_INCR8_EN    VTSS_BIT(2U)
#define VTSS_X_MSHC_MBIU_CTRL_R_BURST_INCR8_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_MBIU_CTRL_R_BURST_INCR4_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_MBIU_CTRL_R_BURST_INCR4_EN    VTSS_BIT(1U)
#define VTSS_X_MSHC_MBIU_CTRL_R_BURST_INCR4_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_MBIU_CTRL_R_UNDEFL_INCR_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_MBIU_CTRL_R_UNDEFL_INCR_EN    VTSS_BIT(0U)
#define VTSS_X_MSHC_MBIU_CTRL_R_UNDEFL_INCR_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_EMMC_CTRL_R  t_sz:1 ga:320, gw:20, ra:11, gc:1, rc:1  */
#define VTSS_MSHC_EMMC_CTRL_R     FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MSHC_EMMC_CTRL_R_EMMC_CTRL_R_RSVD(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_MSHC_EMMC_CTRL_R_EMMC_CTRL_R_RSVD    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_MSHC_EMMC_CTRL_R_EMMC_CTRL_R_RSVD(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_MSHC_EMMC_CTRL_R_EMMC_RST_N_OE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_EMMC_CTRL_R_EMMC_RST_N_OE    VTSS_BIT(3U)
#define VTSS_X_MSHC_EMMC_CTRL_R_EMMC_RST_N_OE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_EMMC_CTRL_R_EMMC_RST_N(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_EMMC_CTRL_R_EMMC_RST_N       VTSS_BIT(2U)
#define VTSS_X_MSHC_EMMC_CTRL_R_EMMC_RST_N(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_MSHC_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_MSHC_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK    VTSS_BIT(1U)
#define VTSS_X_MSHC_EMMC_CTRL_R_DISABLE_DATA_CRC_CHK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_MSHC_EMMC_CTRL_R_CARD_IS_EMMC(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_MSHC_EMMC_CTRL_R_CARD_IS_EMMC     VTSS_BIT(0U)
#define VTSS_X_MSHC_EMMC_CTRL_R_CARD_IS_EMMC(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* MSHC_BOOT_CTRL_R  t_sz:1 ga:320, gw:20, ra:11, gc:1, rc:1  */
#define VTSS_MSHC_BOOT_CTRL_R     FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_MSHC_BOOT_CTRL_R_BOOT_TOUT_CNT(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_MSHC_BOOT_CTRL_R_BOOT_TOUT_CNT    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_MSHC_BOOT_CTRL_R_BOOT_TOUT_CNT(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_MSHC_BOOT_CTRL_R_RSVD_11_9(x)     VTSS_ENCODE_BITFIELD(x,25U,3U)
#define VTSS_M_MSHC_BOOT_CTRL_R_RSVD_11_9        VTSS_ENCODE_BITMASK(25U,3U)
#define VTSS_X_MSHC_BOOT_CTRL_R_RSVD_11_9(x)     VTSS_EXTRACT_BITFIELD(x,25U,3U)

#define VTSS_F_MSHC_BOOT_CTRL_R_BOOT_ACK_ENABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_MSHC_BOOT_CTRL_R_BOOT_ACK_ENABLE    VTSS_BIT(24U)
#define VTSS_X_MSHC_BOOT_CTRL_R_BOOT_ACK_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_MSHC_BOOT_CTRL_R_VALIDATE_BOOT(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_MSHC_BOOT_CTRL_R_VALIDATE_BOOT    VTSS_BIT(23U)
#define VTSS_X_MSHC_BOOT_CTRL_R_VALIDATE_BOOT(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_MSHC_BOOT_CTRL_R_RSVD_6_1(x)      VTSS_ENCODE_BITFIELD(x,17U,6U)
#define VTSS_M_MSHC_BOOT_CTRL_R_RSVD_6_1         VTSS_ENCODE_BITMASK(17U,6U)
#define VTSS_X_MSHC_BOOT_CTRL_R_RSVD_6_1(x)      VTSS_EXTRACT_BITFIELD(x,17U,6U)

#define VTSS_F_MSHC_BOOT_CTRL_R_MAN_BOOT_EN(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_BOOT_CTRL_R_MAN_BOOT_EN      VTSS_BIT(16U)
#define VTSS_X_MSHC_BOOT_CTRL_R_MAN_BOOT_EN(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* MSHC_AT_CTRL_R  t_sz:1 ga:320, gw:20, ra:16, gc:1, rc:1  */
#define VTSS_MSHC_AT_CTRL_R       FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_MSHC_AT_CTRL_R_SWIN_TH_VAL(x)     VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_MSHC_AT_CTRL_R_SWIN_TH_VAL        VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_MSHC_AT_CTRL_R_SWIN_TH_VAL(x)     VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_MSHC_AT_CTRL_R_POST_CHANGE_DLY(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_MSHC_AT_CTRL_R_POST_CHANGE_DLY    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_MSHC_AT_CTRL_R_POST_CHANGE_DLY(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_MSHC_AT_CTRL_R_PRE_CHANGE_DLY(x)  VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_MSHC_AT_CTRL_R_PRE_CHANGE_DLY     VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_MSHC_AT_CTRL_R_PRE_CHANGE_DLY(x)  VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_MSHC_AT_CTRL_R_TUNE_CLK_STOP_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_MSHC_AT_CTRL_R_TUNE_CLK_STOP_EN    VTSS_BIT(16U)
#define VTSS_X_MSHC_AT_CTRL_R_TUNE_CLK_STOP_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_MSHC_AT_CTRL_R_RSDV3(x)           VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_MSHC_AT_CTRL_R_RSDV3              VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_MSHC_AT_CTRL_R_RSDV3(x)           VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_MSHC_AT_CTRL_R_RSDV2(x)           VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_MSHC_AT_CTRL_R_RSDV2              VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_MSHC_AT_CTRL_R_RSDV2(x)           VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_MSHC_AT_CTRL_R_SW_TUNE_EN(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_MSHC_AT_CTRL_R_SW_TUNE_EN         VTSS_BIT(4U)
#define VTSS_X_MSHC_AT_CTRL_R_SW_TUNE_EN(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_MSHC_AT_CTRL_R_RPT_TUNE_ERR(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_MSHC_AT_CTRL_R_RPT_TUNE_ERR       VTSS_BIT(3U)
#define VTSS_X_MSHC_AT_CTRL_R_RPT_TUNE_ERR(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_MSHC_AT_CTRL_R_SWIN_TH_EN(x)      VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_MSHC_AT_CTRL_R_SWIN_TH_EN         VTSS_BIT(2U)
#define VTSS_X_MSHC_AT_CTRL_R_SWIN_TH_EN(x)      VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* MSHC_AT_STAT_R  t_sz:1 ga:320, gw:20, ra:17, gc:1, rc:1  */
#define VTSS_MSHC_AT_STAT_R       FA_REG(VTSS_TO_MSHC,320U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_MSHC_AT_STAT_R_RSDV1(x)           VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_MSHC_AT_STAT_R_RSDV1              VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_MSHC_AT_STAT_R_RSDV1(x)           VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_MSHC_AT_STAT_R_L_EDGE_PH_CODE(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_MSHC_AT_STAT_R_L_EDGE_PH_CODE     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_MSHC_AT_STAT_R_L_EDGE_PH_CODE(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_MSHC_AT_STAT_R_R_EDGE_PH_CODE(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_MSHC_AT_STAT_R_R_EDGE_PH_CODE     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_MSHC_AT_STAT_R_R_EDGE_PH_CODE(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_MSHC_AT_STAT_R_CENTER_PH_CODE(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_MSHC_AT_STAT_R_CENTER_PH_CODE     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_MSHC_AT_STAT_R_CENTER_PH_CODE(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* MSHC_CQCAP  t_sz:1 ga:96, gw:64, ra:1, gc:1, rc:1  */
#define VTSS_MSHC_CQCAP           FA_REG(VTSS_TO_MSHC,96U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_MSHC_CQCAP_CQCCAP_RSVD3(x)        VTSS_ENCODE_BITFIELD(x,29U,3U)
#define VTSS_M_MSHC_CQCAP_CQCCAP_RSVD3           VTSS_ENCODE_BITMASK(29U,3U)
#define VTSS_X_MSHC_CQCAP_CQCCAP_RSVD3(x)        VTSS_EXTRACT_BITFIELD(x,29U,3U)

#define VTSS_F_MSHC_CQCAP_CRYPTO_SUPPORT(x)      VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_MSHC_CQCAP_CRYPTO_SUPPORT         VTSS_BIT(28U)
#define VTSS_X_MSHC_CQCAP_CRYPTO_SUPPORT(x)      VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_MSHC_CQCAP_CQCCAP_RSVD2(x)        VTSS_ENCODE_BITFIELD(x,16U,12U)
#define VTSS_M_MSHC_CQCAP_CQCCAP_RSVD2           VTSS_ENCODE_BITMASK(16U,12U)
#define VTSS_X_MSHC_CQCAP_CQCCAP_RSVD2(x)        VTSS_EXTRACT_BITFIELD(x,16U,12U)

#define VTSS_F_MSHC_CQCAP_ITCFMUL(x)             VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_MSHC_CQCAP_ITCFMUL                VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_MSHC_CQCAP_ITCFMUL(x)             VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_MSHC_CQCAP_CQCCAP_RSVD1(x)        VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_MSHC_CQCAP_CQCCAP_RSVD1           VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_MSHC_CQCAP_CQCCAP_RSVD1(x)        VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_MSHC_CQCAP_ITCFVAL(x)             VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_MSHC_CQCAP_ITCFVAL                VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_MSHC_CQCAP_ITCFVAL(x)             VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG  t_sz:1 ga:0, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG  t_sz:1 ga:0, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID  t_sz:1 ga:0, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG  t_sz:1 ga:0, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG  t_sz:1 ga:0, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG  t_sz:1 ga:0, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG  t_sz:1 ga:0, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG  t_sz:1 ga:0, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG  t_sz:1 ga:0, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_BAR2_MASK_REG  t_sz:1 ga:0, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_BAR2_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_BAR2_MASK_REG_PCI_TYPE0_BAR2_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG  t_sz:1 ga:0, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_BAR3_MASK_REG  t_sz:1 ga:0, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_BAR3_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_BAR3_MASK_REG_PCI_TYPE0_BAR3_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG  t_sz:1 ga:0, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG  t_sz:1 ga:0, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG  t_sz:1 ga:0, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG  t_sz:1 ga:0, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_CARDBUS_CIS_PTR_REG  t_sz:1 ga:0, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_CARDBUS_CIS_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER(x) (x)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER(x) (x)


/* PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG  t_sz:1 ga:0, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG  t_sz:1 ga:0, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_ENCODE_BITFIELD(x,11U,21U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS    VTSS_ENCODE_BITMASK(11U,21U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_EXTRACT_BITFIELD(x,11U,21U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG  t_sz:1 ga:0, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_PCI_CAP_PTR_REG  t_sz:1 ga:0, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_PCI_CAP_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG  t_sz:1 ga:0, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG FA_REG(VTSS_TO_PCIE_DM_EP,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_SPCIE_CAP_HEADER_REG  t_sz:1 ga:82, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_SPCIE_CAP_HEADER_REG FA_REG(VTSS_TO_PCIE_DM_EP,82U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_NEXT_OFFSET    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_CAP_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_CAP_VERSION    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_CAP_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_LINK_CONTROL3_REG  t_sz:1 ga:82, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_LINK_CONTROL3_REG FA_REG(VTSS_TO_PCIE_DM_EP,82U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_LINK_CONTROL3_REG_EQ_REQ_INT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_LINK_CONTROL3_REG_EQ_REQ_INT_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_LINK_CONTROL3_REG_EQ_REQ_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_LINK_CONTROL3_REG_PERFORM_EQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_LINK_CONTROL3_REG_PERFORM_EQ    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_LINK_CONTROL3_REG_PERFORM_EQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_LANE_ERR_STATUS_REG  t_sz:1 ga:82, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_LANE_ERR_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_EP,82U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_ERR_STATUS_REG_LANE_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_LANE_ERR_STATUS_REG_LANE_ERR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_LANE_ERR_STATUS_REG_LANE_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG  t_sz:1 ga:82, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG FA_REG(VTSS_TO_PCIE_DM_EP,82U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG  t_sz:1 ga:16, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_DSI    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG  t_sz:1 ga:16, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_EP,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SCALE    VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SELECT(x) VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SELECT    VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_DATA_SELECT(x) VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_ENABLE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_ENABLE    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_PME_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_NO_SOFT_RST    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_POWER_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_POWER_STATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PM_CAP_CON_STATUS_REG_POWER_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG  t_sz:1 ga:28, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,25U,5U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM    VTSS_ENCODE_BITMASK(25U,5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,25U,5U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS  t_sz:1 ga:28, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG  t_sz:1 ga:28, gw:15, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,20U,6U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH    VTSS_ENCODE_BITMASK(20U,6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,20U,6U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG  t_sz:1 ga:28, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG  t_sz:1 ga:28, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG  t_sz:1 ga:28, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

/* PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG  t_sz:1 ga:28, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_EP,28U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF  t_sz:1 ga:64, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF  t_sz:1 ga:64, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF  t_sz:1 ga:64, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF  t_sz:1 ga:64, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF  t_sz:1 ga:64, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF  t_sz:1 ga:64, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF  t_sz:1 ga:64, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF  t_sz:1 ga:64, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF  t_sz:1 ga:64, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF  t_sz:1 ga:64, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF  t_sz:1 ga:64, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF  t_sz:1 ga:64, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF  t_sz:1 ga:64, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF  t_sz:1 ga:64, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF  t_sz:1 ga:64, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF FA_REG(VTSS_TO_PCIE_DM_EP,64U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:20, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_EP,20U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG  t_sz:1 ga:20, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG FA_REG(VTSS_TO_PCIE_DM_EP,20U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

/* PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG  t_sz:1 ga:20, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG FA_REG(VTSS_TO_PCIE_DM_EP,20U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG  t_sz:1 ga:20, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG FA_REG(VTSS_TO_PCIE_DM_EP,20U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF0_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:44, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_EP,44U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE    VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,16U,11U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG  t_sz:1 ga:44, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_EP,44U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG  t_sz:1 ga:44, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_EP,44U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF0_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG  t_sz:1 ga:16384, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_DEVICE_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_DEVICE_ID_VENDOR_ID_REG_PCI_TYPE0_VENDOR_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG  t_sz:1 ga:16384, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DETECTED_PARITY_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_SYS_ERR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_RESERV(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SERREN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_IDSEL_STEPPING(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_PARITY_ERR_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_VGA_PALETTE_SNOOP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE_MWI_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_SPECIAL_CYCLE_OPERATION(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_BUS_MASTER_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_MEM_SPACE_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_STATUS_COMMAND_REG_PCI_TYPE0_IO_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID  t_sz:1 ga:16384, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_BASE_CLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_SUBCLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_PROGRAM_INTERFACE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_CLASS_CODE_REVISION_ID_REVISION_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG  t_sz:1 ga:16384, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_BIST(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BIST_HEADER_TYPE_LATENCY_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG  t_sz:1 ga:16384, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_REG_BAR0_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG  t_sz:1 ga:16384, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR0_MASK_REG_PCI_TYPE0_BAR0_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG  t_sz:1 ga:16384, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_REG_BAR1_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG  t_sz:1 ga:16384, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR1_MASK_REG_PCI_TYPE0_BAR1_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG  t_sz:1 ga:16384, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR2_REG_BAR2_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG  t_sz:1 ga:16384, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR3_REG_BAR3_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG  t_sz:1 ga:16384, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_REG_BAR4_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG  t_sz:1 ga:16384, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR4_MASK_REG_PCI_TYPE0_BAR4_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG  t_sz:1 ga:16384, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_START(x) VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_START    VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_START(x) VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_PREFETCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_TYPE(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_TYPE    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_REG_BAR5_MEM_IO(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG  t_sz:1 ga:16384, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_BAR5_MASK_REG_PCI_TYPE0_BAR5_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_CARDBUS_CIS_PTR_REG  t_sz:1 ga:16384, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_CARDBUS_CIS_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER(x) (x)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_CARDBUS_CIS_PTR_REG_CARDBUS_CIS_POINTER(x) (x)


/* PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG  t_sz:1 ga:16384, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_DEV_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_SUBSYSTEM_ID_SUBSYSTEM_VENDOR_ID_REG_SUBSYS_VENDOR_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG  t_sz:1 ga:16384, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_ENCODE_BITFIELD(x,11U,21U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS    VTSS_ENCODE_BITMASK(11U,21U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_EXTRACT_BITFIELD(x,11U,21U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BASE_ADDR_REG_ROM_BAR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG  t_sz:1 ga:16384, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK    VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_EXP_ROM_BAR_MASK_REG_ROM_BAR_ENABLED(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_PCI_CAP_PTR_REG  t_sz:1 ga:16384, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_PCI_CAP_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_PCI_CAP_PTR_REG_CAP_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG  t_sz:1 ga:16384, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG FA_REG(VTSS_TO_PCIE_DM_EP,16384U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_PIN(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_TYPE0_HDR_MAX_LATENCY_MIN_GRANT_INTERRUPT_PIN_INTERRUPT_LINE_REG_INT_LINE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG  t_sz:1 ga:16400, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG FA_REG(VTSS_TO_PCIE_DM_EP,16400U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_DSI    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG  t_sz:1 ga:16400, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_EP,16400U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SCALE    VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SELECT(x) VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SELECT    VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_DATA_SELECT(x) VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_ENABLE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_ENABLE    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_PME_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_NO_SOFT_RST    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_POWER_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_POWER_STATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PM_CAP_CON_STATUS_REG_POWER_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG  t_sz:1 ga:16412, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,25U,5U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM    VTSS_ENCODE_BITMASK(25U,5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,25U,5U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG  t_sz:1 ga:16412, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_FLR_CAP(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_CAP_SLOT_PWR_LMT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L1_ACCPT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EP_L0S_ACCPT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS  t_sz:1 ga:16412, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG  t_sz:1 ga:16412, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG  t_sz:1 ga:16412, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PF1_PCIE_CAP_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG  t_sz:1 ga:16412, gw:15, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,20U,6U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH    VTSS_ENCODE_BITMASK(20U,6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,20U,6U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG  t_sz:1 ga:16412, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_LN_SYS_CLS(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG  t_sz:1 ga:16412, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG  t_sz:1 ga:16412, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

/* PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG  t_sz:1 ga:16412, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_EP,16412U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_PCIE_CAP_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF  t_sz:1 ga:16448, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF  t_sz:1 ga:16448, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF  t_sz:1 ga:16448, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF  t_sz:1 ga:16448, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF  t_sz:1 ga:16448, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF  t_sz:1 ga:16448, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF  t_sz:1 ga:16448, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF  t_sz:1 ga:16448, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF  t_sz:1 ga:16448, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF  t_sz:1 ga:16448, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF  t_sz:1 ga:16448, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF  t_sz:1 ga:16448, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF  t_sz:1 ga:16448, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF  t_sz:1 ga:16448, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF  t_sz:1 ga:16448, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF FA_REG(VTSS_TO_PCIE_DM_EP,16448U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_AER_CAP_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:16404, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_EP,16404U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_04H_REG  t_sz:1 ga:16404, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_04H_REG FA_REG(VTSS_TO_PCIE_DM_EP,16404U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

/* PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG  t_sz:1 ga:16404, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG FA_REG(VTSS_TO_PCIE_DM_EP,16404U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG  t_sz:1 ga:16404, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG FA_REG(VTSS_TO_PCIE_DM_EP,16404U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PF1_MSI_CAP_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:16428, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_EP,16428U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE    VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,16U,11U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG  t_sz:1 ga:16428, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_EP,16428U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG  t_sz:1 ga:16428, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_EP,16428U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_EP_PF1_MSIX_CAP_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:64, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:65, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:66, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:67, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:68, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:69, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:70, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:72, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:128, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,128U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:129, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,129U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:130, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,130U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:131, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,131U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:132, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,132U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:133, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,133U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:134, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:136, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,136U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:192, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:193, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:194, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:195, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,195U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:196, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,196U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:197, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,197U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:198, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,198U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:200, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,200U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:256, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,256U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:257, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,257U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:258, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,258U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:259, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,259U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:260, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,260U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:261, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,261U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:262, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,262U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:264, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,264U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:320, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,320U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:321, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,321U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:322, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,322U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:323, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,323U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:324, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,324U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:325, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,325U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:326, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,326U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:328, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,328U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:384, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,384U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:385, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,385U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:386, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,386U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:387, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,387U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:388, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,388U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:389, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,389U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:390, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,390U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:392, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,392U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:448, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,448U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:449, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,449U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:450, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,450U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:451, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,451U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:452, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,452U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:453, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,453U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:454, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,454U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:456, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,456U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:512, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,512U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:513, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,513U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:514, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,514U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:515, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,515U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:516, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,516U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:517, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,517U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:518, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,518U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:520, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,520U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:576, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,576U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:577, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,577U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:578, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,578U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:579, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,579U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:580, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,580U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:581, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,581U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:582, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,582U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:584, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,584U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:640, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,640U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:641, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,641U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:642, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,642U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:643, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,643U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:644, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,644U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:645, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,645U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:646, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,646U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:648, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,648U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:704, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,704U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:705, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,705U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:706, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,706U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:707, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,707U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:708, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,708U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:709, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,709U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:710, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,710U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:712, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,712U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:768, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,768U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:769, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,769U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:770, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,770U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:771, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,771U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:772, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,772U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:773, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,773U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:774, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,774U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:776, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,776U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:832, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,832U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:833, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,833U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:834, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,834U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:835, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,835U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:836, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,836U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:837, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,837U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:838, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,838U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:840, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,840U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:896, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,896U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:897, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,897U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:898, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,898U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:899, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,899U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:900, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,900U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:901, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,901U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:902, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,902U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:904, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,904U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:960, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,960U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:961, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,961U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:962, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,962U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:963, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,963U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:964, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,964U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:965, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,965U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:966, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,966U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:968, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,968U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1024, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1024U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1025, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1025U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1026, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1026U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1027, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1027U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1028, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1028U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1029, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1029U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1030, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1030U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1032, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1032U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1088, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1088U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1089, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1089U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1090, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1090U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1091, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1091U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1092, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1092U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1093, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1093U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1094, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1094U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1096, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1096U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1152, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1152U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1153, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1153U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1154, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1154U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1155, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1155U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1156, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1156U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1157, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1157U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1158, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1158U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1160, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1160U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1216, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1216U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1217, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1217U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1218, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1218U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1219, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1219U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1220, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1220U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1221, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1221U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1222, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1222U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1224, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1224U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1280, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1280U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1281, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1281U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1282, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1282U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1283, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1283U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1284, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1284U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1285, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1285U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1286, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1286U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1288, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1288U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1344, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1344U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1345, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1345U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1346, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1346U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1347, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1347U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1348, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1348U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1349, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1349U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1350, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1350U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1352, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1352U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1408, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1408U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1409, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1409U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1410, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1410U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1411, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1411U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1412, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1412U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1413, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1413U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1414, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1414U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1416, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1416U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1472, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1472U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1473, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1473U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1474, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1474U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1475, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1475U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1476, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1476U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1477, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1477U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1478, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1478U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1480, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1480U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1536, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1536U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1537, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1537U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1538, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1538U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1539, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1539U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1540, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1540U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1541, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1541U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1542, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1542U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1544, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1544U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1600, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1600U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1601, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1601U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1602, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1602U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1603, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1603U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1604, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1604U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1605, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1605U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1606, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1606U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1608, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1608U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1664, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1664U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1665, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1665U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1666, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1666U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1667, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1667U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1668, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1668U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1669, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1669U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1670, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1670U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1672, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1672U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1728, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1728U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1729, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1729U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1730, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1730U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1731, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1731U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1732, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1732U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1733, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1733U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1734, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1734U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1736, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1736U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1792, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1792U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1793, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1793U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1794, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1794U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1795, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1795U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1796, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1796U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1797, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1797U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1798, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1798U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1800, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1800U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1856, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1856U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1857, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1857U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1858, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1858U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1859, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1859U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1860, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1860U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1861, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1861U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1862, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1862U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1864, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1864U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1920, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1920U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1921, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1921U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1922, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1922U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1923, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1923U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1924, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1924U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1925, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1925U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1926, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1926U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1928, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1928U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1984, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1984U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1985, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1985U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1986, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1986U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1987, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1987U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW(x) (x)


/* PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1988, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1988U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1989, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1989U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1990, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1990U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_EP_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1992, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_EP,786432U,0U,0U,0U,1992U,1U,1U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_EP_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_EP_ACK_LATENCY_TIMER_OFF  t_sz:1 ga:448, gw:384, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_VENDOR_SPEC_DLLP_OFF  t_sz:1 ga:448, gw:384, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VENDOR_SPEC_DLLP_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP(x) (x)
#define VTSS_M_PCIE_DM_EP_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP    0xffffffffU
#define VTSS_X_PCIE_DM_EP_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP(x) (x)


/* PCIE_DM_EP_PORT_FORCE_OFF  t_sz:1 ga:448, gw:384, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PORT_FORCE_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_FORCE_OFF_LINK_STATE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_EP_PORT_FORCE_OFF_LINK_STATE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_EP_PORT_FORCE_OFF_LINK_STATE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_EP_PORT_FORCE_OFF_FORCE_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_FORCE_OFF_FORCE_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_PORT_FORCE_OFF_FORCE_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_FORCE_OFF_FORCED_LTSSM(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_EP_PORT_FORCE_OFF_FORCED_LTSSM    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_EP_PORT_FORCE_OFF_FORCED_LTSSM(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_EP_PORT_FORCE_OFF_LINK_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_PORT_FORCE_OFF_LINK_NUM    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_PORT_FORCE_OFF_LINK_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_FREQ    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PORT_LINK_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PORT_LINK_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_BEACON_ENABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_CAPABLE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_RATE(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_RATE    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_RATE(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_FAST_LINK_MODE    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_DISABLE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_DLL_LINK_EN    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_RESET_ASSERT    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_LANE_SKEW_OFF  t_sz:1 ga:448, gw:384, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_LANE_SKEW_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x) VTSS_ENCODE_BITFIELD(x,27U,4U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES    VTSS_ENCODE_BITMASK(27U,4U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x) VTSS_EXTRACT_BITFIELD(x,27U,4U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_LANE_SKEW_OFF_26(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_LANE_SKEW_OFF_26    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_LANE_SKEW_OFF_26(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_ACK_NAK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_ACK_NAK_DISABLE    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_ACK_NAK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_FLOW_CTRL_DISABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_PCIE_DM_EP_LANE_SKEW_OFF_INSERT_LANE_SKEW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_PCIE_DM_EP_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF  t_sz:1 ga:448, gw:384, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x) VTSS_ENCODE_BITFIELD(x,29U,2U)
#define VTSS_M_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR    VTSS_ENCODE_BITMASK(29U,2U)
#define VTSS_X_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x) VTSS_EXTRACT_BITFIELD(x,29U,2U)

#define VTSS_F_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x) VTSS_ENCODE_BITFIELD(x,19U,5U)
#define VTSS_M_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK    VTSS_ENCODE_BITMASK(19U,5U)
#define VTSS_X_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x) VTSS_EXTRACT_BITFIELD(x,19U,5U)

#define VTSS_F_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF  t_sz:1 ga:448, gw:384, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_PCIE_DM_EP_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* PCIE_DM_EP_FILTER_MASK_2_OFF  t_sz:1 ga:448, gw:384, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_FILTER_MASK_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_EP_FILTER_MASK_2_OFF_MASK_RADM_2(x) (x)
#define VTSS_M_PCIE_DM_EP_FILTER_MASK_2_OFF_MASK_RADM_2    0xffffffffU
#define VTSS_X_PCIE_DM_EP_FILTER_MASK_2_OFF_MASK_RADM_2(x) (x)


/* PCIE_DM_EP_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_PL_DEBUG0_OFF  t_sz:1 ga:448, gw:384, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PL_DEBUG0_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PL_DEBUG0_OFF_DEB_REG_0(x) (x)
#define VTSS_M_PCIE_DM_EP_PL_DEBUG0_OFF_DEB_REG_0    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PL_DEBUG0_OFF_DEB_REG_0(x) (x)


/* PCIE_DM_EP_PL_DEBUG1_OFF  t_sz:1 ga:448, gw:384, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PL_DEBUG1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PL_DEBUG1_OFF_DEB_REG_1(x) (x)
#define VTSS_M_PCIE_DM_EP_PL_DEBUG1_OFF_DEB_REG_1    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PL_DEBUG1_OFF_DEB_REG_1(x) (x)


/* PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_QUEUE_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_QUEUE_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_VC_TX_ARBI_1_OFF  t_sz:1 ga:448, gw:384, ra:16, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VC_TX_ARBI_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_VC_TX_ARBI_2_OFF  t_sz:1 ga:448, gw:384, ra:17, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VC_TX_ARBI_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:18, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED5    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED4    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:19, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED7    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED6    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:20, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_GEN2_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:67, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_GEN2_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_GEN1_EI_INFERENCE    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_SEL_DEEMPHASIS    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_PRE_DET_LANE(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_PRE_DET_LANE    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_PRE_DET_LANE(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_NUM_OF_LANES(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_NUM_OF_LANES    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_NUM_OF_LANES(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_PCIE_DM_EP_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_GEN2_CTRL_OFF_FAST_TRAINING_SEQ    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PHY_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:68, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PHY_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PHY_STATUS_OFF_PHY_STATUS(x) (x)
#define VTSS_M_PCIE_DM_EP_PHY_STATUS_OFF_PHY_STATUS    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PHY_STATUS_OFF_PHY_STATUS(x) (x)


/* PCIE_DM_EP_PHY_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:69, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PHY_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PHY_CONTROL_OFF_PHY_CONTROL(x) (x)
#define VTSS_M_PCIE_DM_EP_PHY_CONTROL_OFF_PHY_CONTROL    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PHY_CONTROL_OFF_PHY_CONTROL(x) (x)


/* PCIE_DM_EP_TRGT_MAP_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:71, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TRGT_MAP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x) VTSS_ENCODE_BITFIELD(x,21U,11U)
#define VTSS_M_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31    VTSS_ENCODE_BITMASK(21U,11U)
#define VTSS_X_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x) VTSS_EXTRACT_BITFIELD(x,21U,11U)

#define VTSS_F_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PCIE_DM_EP_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PCIE_DM_EP_CLOCK_GATING_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:99, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_CLOCK_GATING_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_PCIE_DM_EP_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_GEN3_RELATED_OFF  t_sz:1 ga:448, gw:384, ra:100, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_GEN3_RELATED_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_PH01_EN(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_PH01_EN    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_RXEQ_PH01_EN(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_REDO(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_REDO    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_REDO(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_EIEOS_CNT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_EIEOS_CNT    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_EIEOS_CNT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_PHASE_2_3(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_PHASE_2_3    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_EQ_PHASE_2_3(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_GEN3_EQ_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:106, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF  t_sz:1 ga:448, gw:384, ra:107, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,107U,1U,1U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA(x) VTSS_ENCODE_BITFIELD(x,14U,4U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA    VTSS_ENCODE_BITMASK(14U,4U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA(x) VTSS_EXTRACT_BITFIELD(x,14U,4U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_EP_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_EP_ORDER_RULE_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:109, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_ORDER_RULE_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,109U,1U,1U)

#define VTSS_F_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_CPL_PASS_P    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_NP_PASS_P    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:110, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_EP_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_EP_MISC_CONTROL_1_OFF  t_sz:1 ga:448, gw:384, ra:111, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MISC_CONTROL_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,111U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_EP_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_EP_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_EP_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_EP_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_EP_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_EP_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_MISC_CONTROL_1_OFF_DEFAULT_TARGET    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_MISC_CONTROL_1_OFF_DBI_RO_WR_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_MULTI_LANE_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:112, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,112U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PCIE_DM_EP_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PCIE_DM_EP_PHY_INTEROP_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:113, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,113U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_PCIE_DM_EP_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF  t_sz:1 ga:448, gw:384, ra:114, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,114U,1U,1U)

#define VTSS_F_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_PCIE_DM_EP_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:115, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,115U,1U,1U)

#define VTSS_F_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_RSVD_I_8(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_RSVD_I_8    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_RSVD_I_8(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF  t_sz:1 ga:448, gw:384, ra:116, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,116U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x) VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP    VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x) VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF  t_sz:1 ga:448, gw:384, ra:117, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,117U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_EP_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:118, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,118U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* PCIE_DM_EP_COHERENCY_CONTROL_1_OFF  t_sz:1 ga:448, gw:384, ra:120, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,120U,1U,1U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_COHERENCY_CONTROL_2_OFF  t_sz:1 ga:448, gw:384, ra:121, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_COHERENCY_CONTROL_2_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,121U,1U,1U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR(x) (x)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR    0xffffffffU
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR(x) (x)


/* PCIE_DM_EP_COHERENCY_CONTROL_3_OFF  t_sz:1 ga:448, gw:384, ra:122, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,122U,1U,1U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x) VTSS_ENCODE_BITFIELD(x,27U,4U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE    VTSS_ENCODE_BITMASK(27U,4U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,27U,4U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x) VTSS_ENCODE_BITFIELD(x,19U,4U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE    VTSS_ENCODE_BITMASK(19U,4U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,19U,4U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_PCIE_DM_EP_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

/* PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF  t_sz:1 ga:448, gw:384, ra:124, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,124U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW    VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_EP_AXI_MSTR_MSG_ADDR_HIGH_OFF  t_sz:1 ga:448, gw:384, ra:125, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_HIGH_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,125U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH(x) (x)
#define VTSS_M_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH    0xffffffffU
#define VTSS_X_PCIE_DM_EP_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH(x) (x)


/* PCIE_DM_EP_PCIE_VERSION_NUMBER_OFF  t_sz:1 ga:448, gw:384, ra:126, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PCIE_VERSION_NUMBER_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,126U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER(x) (x)
#define VTSS_M_PCIE_DM_EP_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER(x) (x)


/* PCIE_DM_EP_PCIE_VERSION_TYPE_OFF  t_sz:1 ga:448, gw:384, ra:127, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_PCIE_VERSION_TYPE_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,127U,1U,1U)

#define VTSS_F_PCIE_DM_EP_PCIE_VERSION_TYPE_OFF_VERSION_TYPE(x) (x)
#define VTSS_M_PCIE_DM_EP_PCIE_VERSION_TYPE_OFF_VERSION_TYPE    0xffffffffU
#define VTSS_X_PCIE_DM_EP_PCIE_VERSION_TYPE_OFF_VERSION_TYPE(x) (x)


/* PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF  t_sz:1 ga:448, gw:384, ra:144, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_MSIX_ADDRESS_MATCH_HIGH_OFF  t_sz:1 ga:448, gw:384, ra:145, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MSIX_ADDRESS_MATCH_HIGH_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH(x) (x)
#define VTSS_M_PCIE_DM_EP_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH    0xffffffffU
#define VTSS_X_PCIE_DM_EP_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH(x) (x)


/* PCIE_DM_EP_MSIX_DOORBELL_OFF  t_sz:1 ga:448, gw:384, ra:146, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MSIX_DOORBELL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31(x) VTSS_ENCODE_BITFIELD(x,29U,3U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31    VTSS_ENCODE_BITMASK(29U,3U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31(x) VTSS_EXTRACT_BITFIELD(x,29U,3U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_PCIE_DM_EP_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* PCIE_DM_EP_MSIX_RAM_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:147, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_MSIX_RAM_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,147U,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31(x) VTSS_ENCODE_BITFIELD(x,26U,6U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31    VTSS_ENCODE_BITMASK(26U,6U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31(x) VTSS_EXTRACT_BITFIELD(x,26U,6U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23(x) VTSS_ENCODE_BITFIELD(x,17U,7U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23    VTSS_ENCODE_BITMASK(17U,7U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23(x) VTSS_EXTRACT_BITFIELD(x,17U,7U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15(x) VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15    VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15(x) VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7(x) VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7    VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7(x) VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_EP_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_EP_AUX_CLK_FREQ_OFF  t_sz:1 ga:448, gw:384, ra:272, gc:1, rc:1  */
#define VTSS_PCIE_DM_EP_AUX_CLK_FREQ_OFF FA_REG(VTSS_TO_PCIE_DM_EP,448U,0U,0U,0U,272U,1U,1U)

#define VTSS_F_PCIE_DM_EP_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_PCIE_DM_EP_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_PCIE_DM_EP_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG  t_sz:1 ga:0, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_DEVICE_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_TYPE1_DEV_ID_VEND_ID_REG_VENDOR_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG  t_sz:1 ga:0, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DETECTED_PARITY_ERROR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_SYS_ERROR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_MASTER_ABORT(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RCVD_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SIGNALED_TARGET_ABORT(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_ENCODE_BITFIELD(x,25U,2U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING    VTSS_ENCODE_BITMASK(25U,2U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_DEV_SEL_TIMING(x) VTSS_EXTRACT_BITFIELD(x,25U,2U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MASTER_DPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_B2B_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_FAST_66MHZ_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_CAP_LIST(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RESERV(x) VTSS_ENCODE_BITFIELD(x,11U,5U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RESERV    VTSS_ENCODE_BITMASK(11U,5U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_RESERV(x) VTSS_EXTRACT_BITFIELD(x,11U,5U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SERREN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SERREN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SERREN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IDSEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IDSEL    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IDSEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_PERREN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_PERREN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_PERREN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_VGAPS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_VGAPS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_VGAPS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MWI_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SCO(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SCO    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_SCO(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_BME(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_BME    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_BME(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MSE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MSE    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_MSE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IO_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IO_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_TYPE1_STATUS_COMMAND_REG_IO_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG  t_sz:1 ga:0, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_BASE_CLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_SUBCLASS_CODE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_PROGRAM_INTERFACE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_CLASS_CODE_REV_ID_REG_REVISION_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG  t_sz:1 ga:0, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_BIST(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_MULTI_FUNC(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_HEADER_TYPE(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_LATENCY_MASTER_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_BIST_HDR_TYPE_LAT_CACHE_LINE_SIZE_REG_CACHE_LINE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG  t_sz:1 ga:0, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_LAT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SUB_BUS(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_SEC_BUS(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_SEC_LAT_TIMER_SUB_BUS_SEC_BUS_PRI_BUS_REG_PRIM_BUS(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG  t_sz:1 ga:0, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_DPE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_SYS_ERR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_MSTR_ABRT(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RCVD_TRGT_ABRT(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_SIG_TRGT_ABRT(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_MDPE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_SEC_STAT_RESERV(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV1(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE_BIT8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_RESERV(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_SEC_STAT_IO_LIMIT_IO_BASE_REG_IO_DECODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG  t_sz:1 ga:0, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_LIMIT_RESERV(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_MEM_LIMIT_MEM_BASE_REG_MEM_BASE_RESERV(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG  t_sz:1 ga:0, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV1(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_LIMIT_DECODE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE    VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_RESERV(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_PREF_MEM_LIMIT_PREF_MEM_BASE_REG_PREF_MEM_DECODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_PREF_BASE_UPPER_REG  t_sz:1 ga:0, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PREF_BASE_UPPER_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER(x) (x)
#define VTSS_M_PCIE_DM_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PREF_BASE_UPPER_REG_PREF_MEM_BASE_UPPER(x) (x)


/* PCIE_DM_RC_PREF_LIMIT_UPPER_REG  t_sz:1 ga:0, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PREF_LIMIT_UPPER_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER(x) (x)
#define VTSS_M_PCIE_DM_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PREF_LIMIT_UPPER_REG_PREF_MEM_LIMIT_UPPER(x) (x)


/* PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG  t_sz:1 ga:0, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_LIMIT_UPPER(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IO_LIMIT_UPPER_IO_BASE_UPPER_REG_IO_BASE_UPPER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_TYPE1_CAP_PTR_REG  t_sz:1 ga:0, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_CAP_PTR_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_CAP_PTR_REG_CAP_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TYPE1_CAP_PTR_REG_CAP_POINTER    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TYPE1_CAP_PTR_REG_CAP_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG  t_sz:1 ga:0, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_ENCODE_BITFIELD(x,11U,21U)
#define VTSS_M_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS    VTSS_ENCODE_BITMASK(11U,21U)
#define VTSS_X_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_EXP_ROM_BASE_ADDRESS(x) VTSS_EXTRACT_BITFIELD(x,11U,21U)

#define VTSS_F_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_TYPE1_EXP_ROM_BASE_REG_ROM_BAR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG  t_sz:1 ga:0, gw:16, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG FA_REG(VTSS_TO_PCIE_DM_RC,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV(x) VTSS_ENCODE_BITFIELD(x,23U,9U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV    VTSS_ENCODE_BITMASK(23U,9U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_BRIDGE_CTRL_RESERV(x) VTSS_EXTRACT_BITFIELD(x,23U,9U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SBR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_MSTR_ABORT_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_16B_DEC(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_VGA_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_ISA_EN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_SERR_EN(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_PERE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_PIN(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_BRIDGE_CTRL_INT_PIN_INT_LINE_REG_INT_LINE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_SPCIE_CAP_HEADER_REG  t_sz:1 ga:82, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SPCIE_CAP_HEADER_REG FA_REG(VTSS_TO_PCIE_DM_RC,82U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_CAP_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_HEADER_REG_EXTENDED_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_LINK_CONTROL3_REG  t_sz:1 ga:82, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_CONTROL3_REG FA_REG(VTSS_TO_PCIE_DM_RC,82U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL3_REG_EQ_REQ_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL3_REG_PERFORM_EQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL3_REG_PERFORM_EQ    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL3_REG_PERFORM_EQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_LANE_ERR_STATUS_REG  t_sz:1 ga:82, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LANE_ERR_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_RC,82U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_LANE_ERR_STATUS_REG_LANE_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG  t_sz:1 ga:82, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG FA_REG(VTSS_TO_PCIE_DM_RC,82U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_RX_PRESET_HINT0(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_USP_TX_PRESET0(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_RX_PRESET_HINT0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_SPCIE_CAP_OFF_0CH_REG_DSP_TX_PRESET0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_CAP_ID_NXT_PTR_REG  t_sz:1 ga:16, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_CAP_ID_NXT_PTR_REG FA_REG(VTSS_TO_PCIE_DM_RC,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D2_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_D1_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_AUX_CURR    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_AUX_CURR(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_DSI    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_DSI(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_CLK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PME_CLK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_SPEC_VER(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_NEXT_POINTER(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_CAP_ID_NXT_PTR_REG_PM_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_CON_STATUS_REG  t_sz:1 ga:16, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_CON_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_RC,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_DATA_REG_ADD_INFO    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_DATA_REG_ADD_INFO(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_BUS_PWR_CLK_CON_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_B2_B3_SUPPORT    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_B2_B3_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_PME_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_PME_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_PME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,13U,2U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_DATA_SCALE    VTSS_ENCODE_BITMASK(13U,2U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,13U,2U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_DATA_SELECT(x) VTSS_ENCODE_BITFIELD(x,9U,4U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_DATA_SELECT    VTSS_ENCODE_BITMASK(9U,4U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_DATA_SELECT(x) VTSS_EXTRACT_BITFIELD(x,9U,4U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_PME_ENABLE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_PME_ENABLE    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_PME_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_NO_SOFT_RST    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_NO_SOFT_RST(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_CON_STATUS_REG_POWER_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_CON_STATUS_REG_POWER_STATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_CON_STATUS_REG_POWER_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG  t_sz:1 ga:28, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_RSVD(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,25U,5U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM    VTSS_ENCODE_BITMASK(25U,5U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_INT_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,25U,5U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_SLOT_IMP(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_DEV_PORT_TYPE(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_REG(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_NEXT_PTR(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_PCIE_CAP_ID_PCIE_NEXT_CAP_PTR_PCIE_CAP_REG_PCIE_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_DEVICE_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_DEVICE_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_ROLE_BASED_ERR_REPORT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_EXT_TAG_SUPP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_PHANTOM_FUNC_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES_REG_PCIE_CAP_MAX_PAYLOAD_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS  t_sz:1 ga:28, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_TRANS_PENDING(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORTED_REQ_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_INITIATE_FLR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_READ_REQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_NO_SNOOP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_AUX_POWER_PM_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_PHANTOM_FUNC_EN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EXT_TAG_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_MAX_PAYLOAD_SIZE_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_EN_REL_ORDER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_UNSUPPORT_REQ_REP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_NON_FATAL_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL_DEVICE_STATUS_PCIE_CAP_CORR_ERR_REPORT_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_LINK_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES_REG_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_PORT_NUM(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ASPM_OPT_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_LINK_BW_NOT_CAP(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_DLL_ACTIVE_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_SURPRISE_DOWN_ERR_REP_CAP(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_CLOCK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L1_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_PCIE_CAP_L0S_EXIT_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH    VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_SHADOW_LINK_CAPABILITIES_REG_SHADOW_LINK_CAPABILITIES_REG_PCIE_CAP_MAX_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG  t_sz:1 ga:28, gw:15, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DLL_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_SLOT_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_TRAINING(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,20U,6U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH    VTSS_ENCODE_BITMASK(20U,6U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_NEGO_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,20U,6U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_DRS_SIGNALING_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_AUTO_BW_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_BW_MAN_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_HW_AUTO_WIDTH_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EN_CLK_POWER_MAN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_EXTENDED_SYNCH(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_COMMON_CLK_CONFIG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RETRAIN_LINK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_LINK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_RCB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL_LINK_STATUS_REG_PCIE_CAP_ACTIVE_STATE_LINK_PM_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_SLOT_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SLOT_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM(x) VTSS_ENCODE_BITFIELD(x,19U,13U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM    VTSS_ENCODE_BITMASK(19U,13U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_PHY_SLOT_NUM(x) VTSS_EXTRACT_BITFIELD(x,19U,13U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_NO_CMD_CPL_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ELECTROMECH_INTERLOCK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE(x) VTSS_ENCODE_BITFIELD(x,15U,2U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE    VTSS_ENCODE_BITMASK(15U,2U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_SCALE(x) VTSS_EXTRACT_BITFIELD(x,15U,2U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE(x) VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE    VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_SLOT_POWER_LIMIT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_HOT_PLUG_SURPRISE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_INDICATOR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_MRL_SENSOR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_POWER_CONTROLLER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_SLOT_CAPABILITIES_REG_PCIE_CAP_ATTENTION_INDICATOR_BUTTON(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS  t_sz:1 ga:28, gw:15, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_STATUS(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_STATE(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_STATE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPLD(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECTED_CHANGED(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_DLL_STATE_CHANGED_EN(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ELECTROMECH_INTERLOCK_CTRL(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_CONTROLLER_CTRL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_INDICATOR_CTRL(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_INDICATOR_CTRL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_HOT_PLUG_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_CMD_CPL_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_PRESENCE_DETECT_CHANGE_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_MRL_SENSOR_CHANGED_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_POWER_FAULT_DETECTED_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_SLOT_CONTROL_SLOT_STATUS_PCIE_CAP_ATTENTION_BUTTON_PRESSED_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG  t_sz:1 ga:28, gw:15, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_CRS_SW_VISIBILITY_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_PME_INT_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_FATAL_ERR_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_NON_FATAL_ERR_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_ROOT_CONTROL_ROOT_CAPABILITIES_REG_PCIE_CAP_SYS_ERR_ON_CORR_ERR_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_ROOT_STATUS_REG  t_sz:1 ga:28, gw:15, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ROOT_STATUS_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_PENDING(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_STATUS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_ROOT_STATUS_REG_PCIE_CAP_PME_REQ_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_DEVICE_CAPABILITIES2_REG  t_sz:1 ga:28, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_OBFF_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_REQ_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP2_10_BIT_TAG_COMP_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_1(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_TPH_CMPLT_SUPPORT_0(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_LTR_SUPP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_NO_RO_EN_PR2PR_PAR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_128_CAS_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_64_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_32_ATOMIC_CPL_SUPP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ATOMIC_ROUTING_SUPP(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CAPABILITIES2_REG_PCIE_CAP_CPL_TIMEOUT_RANGE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG  t_sz:1 ga:28, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_ARI_FORWARD_SUPPORT_CS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_DEVICE_CONTROL2_DEVICE_STATUS2_REG_PCIE_CAP_CPL_TIMEOUT_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_LINK_CAPABILITIES2_REG  t_sz:1 ga:28, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_CAPABILITIES2_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_CROSS_LINK_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR    VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_PCIE_DM_RC_LINK_CAPABILITIES2_REG_PCIE_CAP_SUPPORT_LINK_SPEED_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,1U,7U)

/* PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG  t_sz:1 ga:28, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG FA_REG(VTSS_TO_PCIE_DM_RC,28U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DRS_MESSAGE_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_DOWNSTREAM_COMPO_PRESENCE(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_LINK_EQ_REQ(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P3(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P2(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL_P1(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_EQ_CPL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_CURR_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_PRESET(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_COMPLIANCE_SOS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_MODIFIED_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TX_MARGIN(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_SEL_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_HW_AUTO_SPEED_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_ENTER_COMPLIANCE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_LINK_CONTROL2_LINK_STATUS2_REG_PCIE_CAP_TARGET_LINK_SPEED(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_AER_EXT_CAP_HDR_OFF  t_sz:1 ga:64, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,20U,12U)
#define VTSS_M_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET    VTSS_ENCODE_BITMASK(20U,12U)
#define VTSS_X_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,20U,12U)

#define VTSS_F_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_AER_EXT_CAP_HDR_OFF_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_UNCORR_ERR_STATUS_OFF  t_sz:1 ga:64, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_TLP_PRFX_BLOCKED_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_INTERNAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNSUPPORTED_REQ_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_ECRC_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_MALF_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_REC_OVERFLOW_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_UNEXP_CMPLT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_ABORT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_CMPLT_TIMEOUT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_FC_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_POIS_TLP_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_SURPRISE_DOWN_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_STATUS_OFF_DL_PROTOCOL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_RC_UNCORR_ERR_MASK_OFF  t_sz:1 ga:64, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_UNCORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_TLP_PRFX_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ATOMIC_EGRESS_BLOCKED_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_INTERNAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNSUPPORTED_REQ_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_ECRC_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_MALF_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_REC_OVERFLOW_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_UNEXP_CMPLT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_ABORT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_CMPLT_TIMEOUT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_FC_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_POIS_TLP_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_SURPRISE_DOWN_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_MASK_OFF_DL_PROTOCOL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_RC_UNCORR_ERR_SEV_OFF  t_sz:1 ga:64, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_UNCORR_ERR_SEV_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_TLP_PRFX_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ATOMIC_EGRESS_BLOCKED_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_INTERNAL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNSUPPORTED_REQ_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_ECRC_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_MALF_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_REC_OVERFLOW_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_UNEXP_CMPLT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_ABORT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_CMPLT_TIMEOUT_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_FC_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_POIS_TLP_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_SURPRISE_DOWN_ERR_SVRITY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_UNCORR_ERR_SEV_OFF_DL_PROTOCOL_ERR_SEVERITY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PCIE_DM_RC_CORR_ERR_STATUS_OFF  t_sz:1 ga:64, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_CORR_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_HEADER_LOG_OVERFLOW_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_CORRECTED_INT_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_ADVISORY_NON_FATAL_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RPL_TIMER_TIMEOUT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_REPLAY_NO_ROLEOVER_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_DLLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_BAD_TLP_STATUS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_STATUS_OFF_RX_ERR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_CORR_ERR_MASK_OFF  t_sz:1 ga:64, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_CORR_ERR_MASK_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_HEADER_LOG_OVERFLOW_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_CORRECTED_INT_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_ADVISORY_NON_FATAL_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_RPL_TIMER_TIMEOUT_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_REPLAY_NO_ROLEOVER_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_DLLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_BAD_TLP_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_CORR_ERR_MASK_OFF_RX_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF  t_sz:1 ga:64, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_EN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_MULTIPLE_HEADER_CAP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_CHECK_CAP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_ECRC_GEN_CAP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_ADV_ERR_CAP_CTRL_OFF_FIRST_ERR_POINTER(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_HDR_LOG_0_OFF  t_sz:1 ga:64, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_HDR_LOG_0_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_0_OFF_FIRST_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_HDR_LOG_1_OFF  t_sz:1 ga:64, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_HDR_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_1_OFF_SECOND_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_HDR_LOG_2_OFF  t_sz:1 ga:64, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_HDR_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_2_OFF_THIRD_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_HDR_LOG_3_OFF  t_sz:1 ga:64, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_HDR_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_HDR_LOG_3_OFF_FOURTH_DWORD_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_ROOT_ERR_CMD_OFF  t_sz:1 ga:64, gw:18, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ROOT_ERR_CMD_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_CMD_OFF_FATAL_ERR_REPORTING_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_CMD_OFF_NON_FATAL_ERR_REPORTING_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_CMD_OFF_CORR_ERR_REPORTING_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_ROOT_ERR_STATUS_OFF  t_sz:1 ga:64, gw:18, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ROOT_ERR_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ADV_ERR_INT_MSG_NUM(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FATAL_ERR_MSG_RX(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_NON_FATAL_ERR_MSG_RX(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_FIRST_UNCORR_FATAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_FATAL_NON_FATAL_RX(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_FATAL_NON_FATAL_RX(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_MUL_ERR_COR_RX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_ROOT_ERR_STATUS_OFF_ERR_COR_RX(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_ERR_SRC_ID_OFF  t_sz:1 ga:64, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ERR_SRC_ID_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_FATAL_NON_FATAL_SOURCE_ID(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_ERR_SRC_ID_OFF_ERR_COR_SOURCE_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF  t_sz:1 ga:64, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_1_OFF_CFG_TLP_PFX_LOG_1_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF  t_sz:1 ga:64, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_2_OFF_CFG_TLP_PFX_LOG_2_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF  t_sz:1 ga:64, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_3_OFF_CFG_TLP_PFX_LOG_3_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF  t_sz:1 ga:64, gw:18, ra:17, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF FA_REG(VTSS_TO_PCIE_DM_RC,64U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FOURTH_BYTE(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_THIRD_BYTE(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_SECOND_BYTE(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TLP_PREFIX_LOG_4_OFF_CFG_TLP_PFX_LOG_4_FIRST_BYTE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:20, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_RC,20U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_EXT_DATA_CAP(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_PVM_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_64_BIT_ADDR_CAP(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_MULTIPLE_MSG_CAP(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_PCI_MSI_CAP_ID_NEXT_CTRL_REG_PCI_MSI_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_MSI_CAP_OFF_04H_REG  t_sz:1 ga:20, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSI_CAP_OFF_04H_REG FA_REG(VTSS_TO_PCIE_DM_RC,20U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_MSI_CAP_OFF_04H_REG_PCI_MSI_CAP_OFF_04H(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

/* PCIE_DM_RC_MSI_CAP_OFF_08H_REG  t_sz:1 ga:20, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSI_CAP_OFF_08H_REG FA_REG(VTSS_TO_PCIE_DM_RC,20U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_0AH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_MSI_CAP_OFF_08H_REG_PCI_MSI_CAP_OFF_08H(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_MSI_CAP_OFF_0CH_REG  t_sz:1 ga:20, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG FA_REG(VTSS_TO_PCIE_DM_RC,20U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0EH(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_MSI_CAP_OFF_0CH_REG_PCI_MSI_CAP_OFF_0CH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG  t_sz:1 ga:44, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG FA_REG(VTSS_TO_PCIE_DM_RC,44U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_FUNCTION_MASK(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_ENCODE_BITFIELD(x,16U,11U)
#define VTSS_M_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE    VTSS_ENCODE_BITMASK(16U,11U)
#define VTSS_X_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_TABLE_SIZE(x) VTSS_EXTRACT_BITFIELD(x,16U,11U)

#define VTSS_F_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_NEXT_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_PCI_MSIX_CAP_ID_NEXT_CTRL_REG_PCI_MSIX_CAP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_MSIX_TABLE_OFFSET_REG  t_sz:1 ga:44, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_RC,44U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_TABLE_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_RC_MSIX_TABLE_OFFSET_REG_PCI_MSIX_BIR(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_RC_MSIX_PBA_OFFSET_REG  t_sz:1 ga:44, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_PBA_OFFSET_REG FA_REG(VTSS_TO_PCIE_DM_RC,44U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET    VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIE_DM_RC_MSIX_PBA_OFFSET_REG_PCI_MSIX_PBA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_IATU_REGION_CTRL_1_OFF_OUTBOUND_0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_IATU_REGION_CTRL_2_OFF_OUTBOUND_0_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_0_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_0_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_LIMIT_ADDR_OFF_OUTBOUND_0_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_0_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_0_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0  t_sz:1 ga:786432, gw:32713, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:64, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_0_IATU_REGION_CTRL_1_OFF_INBOUND_0_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:65, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_0_IATU_REGION_CTRL_2_OFF_INBOUND_0_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:66, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_IATU_LWR_BASE_ADDR_OFF_INBOUND_0_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:67, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_IATU_UPPER_BASE_ADDR_OFF_INBOUND_0_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:68, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_0_IATU_LIMIT_ADDR_OFF_INBOUND_0_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:69, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_IATU_LWR_TARGET_ADDR_OFF_INBOUND_0_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:70, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_0_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0  t_sz:1 ga:786432, gw:32713, ra:72, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_0_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:128, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,128U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_IATU_REGION_CTRL_1_OFF_OUTBOUND_1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:129, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,129U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_IATU_REGION_CTRL_2_OFF_OUTBOUND_1_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:130, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,130U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_1_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:131, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,131U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_1_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:132, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,132U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_LIMIT_ADDR_OFF_OUTBOUND_1_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:133, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,133U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_1_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:134, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_1_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1  t_sz:1 ga:786432, gw:32713, ra:136, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,136U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:192, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_1_IATU_REGION_CTRL_1_OFF_INBOUND_1_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:193, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_1_IATU_REGION_CTRL_2_OFF_INBOUND_1_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:194, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_IATU_LWR_BASE_ADDR_OFF_INBOUND_1_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:195, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,195U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_IATU_UPPER_BASE_ADDR_OFF_INBOUND_1_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:196, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,196U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_1_IATU_LIMIT_ADDR_OFF_INBOUND_1_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:197, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,197U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_IATU_LWR_TARGET_ADDR_OFF_INBOUND_1_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:198, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,198U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_1_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1  t_sz:1 ga:786432, gw:32713, ra:200, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,200U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_1_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:256, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,256U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_IATU_REGION_CTRL_1_OFF_OUTBOUND_2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:257, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,257U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_IATU_REGION_CTRL_2_OFF_OUTBOUND_2_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:258, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,258U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_2_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:259, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,259U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_2_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:260, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,260U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_LIMIT_ADDR_OFF_OUTBOUND_2_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:261, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,261U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_2_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:262, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,262U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_2_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2  t_sz:1 ga:786432, gw:32713, ra:264, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,264U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:320, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,320U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_2_IATU_REGION_CTRL_1_OFF_INBOUND_2_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:321, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,321U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_2_IATU_REGION_CTRL_2_OFF_INBOUND_2_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:322, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,322U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_IATU_LWR_BASE_ADDR_OFF_INBOUND_2_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:323, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,323U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_IATU_UPPER_BASE_ADDR_OFF_INBOUND_2_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:324, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,324U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_2_IATU_LIMIT_ADDR_OFF_INBOUND_2_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:325, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,325U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_IATU_LWR_TARGET_ADDR_OFF_INBOUND_2_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:326, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,326U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_2_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2  t_sz:1 ga:786432, gw:32713, ra:328, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,328U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_2_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:384, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,384U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_IATU_REGION_CTRL_1_OFF_OUTBOUND_3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:385, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,385U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_IATU_REGION_CTRL_2_OFF_OUTBOUND_3_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:386, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,386U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_3_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:387, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,387U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_3_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:388, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,388U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_LIMIT_ADDR_OFF_OUTBOUND_3_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:389, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,389U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_3_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:390, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,390U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_3_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3  t_sz:1 ga:786432, gw:32713, ra:392, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,392U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:448, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,448U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_3_IATU_REGION_CTRL_1_OFF_INBOUND_3_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:449, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,449U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_3_IATU_REGION_CTRL_2_OFF_INBOUND_3_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:450, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,450U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_IATU_LWR_BASE_ADDR_OFF_INBOUND_3_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:451, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,451U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_IATU_UPPER_BASE_ADDR_OFF_INBOUND_3_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:452, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,452U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_3_IATU_LIMIT_ADDR_OFF_INBOUND_3_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:453, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,453U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_IATU_LWR_TARGET_ADDR_OFF_INBOUND_3_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:454, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,454U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_3_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3  t_sz:1 ga:786432, gw:32713, ra:456, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,456U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_3_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:512, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,512U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_IATU_REGION_CTRL_1_OFF_OUTBOUND_4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:513, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,513U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_IATU_REGION_CTRL_2_OFF_OUTBOUND_4_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:514, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,514U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_4_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:515, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,515U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_4_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:516, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,516U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_LIMIT_ADDR_OFF_OUTBOUND_4_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:517, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,517U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_4_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:518, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,518U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_4_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4  t_sz:1 ga:786432, gw:32713, ra:520, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,520U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:576, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,576U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_4_IATU_REGION_CTRL_1_OFF_INBOUND_4_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:577, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,577U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_4_IATU_REGION_CTRL_2_OFF_INBOUND_4_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:578, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,578U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_IATU_LWR_BASE_ADDR_OFF_INBOUND_4_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:579, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,579U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_IATU_UPPER_BASE_ADDR_OFF_INBOUND_4_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:580, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,580U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_4_IATU_LIMIT_ADDR_OFF_INBOUND_4_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:581, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,581U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_IATU_LWR_TARGET_ADDR_OFF_INBOUND_4_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:582, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,582U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_4_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4  t_sz:1 ga:786432, gw:32713, ra:584, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,584U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_4_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:640, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,640U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_IATU_REGION_CTRL_1_OFF_OUTBOUND_5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:641, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,641U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_IATU_REGION_CTRL_2_OFF_OUTBOUND_5_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:642, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,642U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_5_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:643, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,643U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_5_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:644, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,644U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_LIMIT_ADDR_OFF_OUTBOUND_5_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:645, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,645U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_5_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:646, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,646U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_5_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5  t_sz:1 ga:786432, gw:32713, ra:648, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,648U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:704, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,704U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_5_IATU_REGION_CTRL_1_OFF_INBOUND_5_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:705, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,705U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_5_IATU_REGION_CTRL_2_OFF_INBOUND_5_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:706, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,706U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_IATU_LWR_BASE_ADDR_OFF_INBOUND_5_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:707, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,707U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_IATU_UPPER_BASE_ADDR_OFF_INBOUND_5_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:708, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,708U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_5_IATU_LIMIT_ADDR_OFF_INBOUND_5_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:709, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,709U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_IATU_LWR_TARGET_ADDR_OFF_INBOUND_5_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:710, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,710U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_5_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5  t_sz:1 ga:786432, gw:32713, ra:712, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,712U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_5_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:768, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,768U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_IATU_REGION_CTRL_1_OFF_OUTBOUND_6_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:769, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,769U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_IATU_REGION_CTRL_2_OFF_OUTBOUND_6_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:770, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,770U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_6_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:771, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,771U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_6_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:772, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,772U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_LIMIT_ADDR_OFF_OUTBOUND_6_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:773, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,773U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_6_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:774, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,774U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_6_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6  t_sz:1 ga:786432, gw:32713, ra:776, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,776U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:832, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,832U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_6_IATU_REGION_CTRL_1_OFF_INBOUND_6_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:833, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,833U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_6_IATU_REGION_CTRL_2_OFF_INBOUND_6_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:834, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,834U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_IATU_LWR_BASE_ADDR_OFF_INBOUND_6_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:835, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,835U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_IATU_UPPER_BASE_ADDR_OFF_INBOUND_6_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:836, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,836U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_6_IATU_LIMIT_ADDR_OFF_INBOUND_6_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:837, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,837U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_IATU_LWR_TARGET_ADDR_OFF_INBOUND_6_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:838, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,838U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_6_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6  t_sz:1 ga:786432, gw:32713, ra:840, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,840U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_6_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:896, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,896U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_IATU_REGION_CTRL_1_OFF_OUTBOUND_7_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:897, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,897U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_IATU_REGION_CTRL_2_OFF_OUTBOUND_7_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:898, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,898U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_7_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:899, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,899U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_7_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:900, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,900U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_LIMIT_ADDR_OFF_OUTBOUND_7_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:901, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,901U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_7_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:902, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,902U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_7_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7  t_sz:1 ga:786432, gw:32713, ra:904, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,904U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:960, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,960U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_7_IATU_REGION_CTRL_1_OFF_INBOUND_7_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:961, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,961U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_7_IATU_REGION_CTRL_2_OFF_INBOUND_7_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:962, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,962U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_IATU_LWR_BASE_ADDR_OFF_INBOUND_7_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:963, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,963U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_IATU_UPPER_BASE_ADDR_OFF_INBOUND_7_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:964, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,964U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_7_IATU_LIMIT_ADDR_OFF_INBOUND_7_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:965, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,965U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_IATU_LWR_TARGET_ADDR_OFF_INBOUND_7_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:966, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,966U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_7_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7  t_sz:1 ga:786432, gw:32713, ra:968, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,968U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_7_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1024, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1024U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_IATU_REGION_CTRL_1_OFF_OUTBOUND_8_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1025, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1025U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_IATU_REGION_CTRL_2_OFF_OUTBOUND_8_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1026, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1026U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_8_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1027, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1027U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_8_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1028, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1028U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_LIMIT_ADDR_OFF_OUTBOUND_8_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1029, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1029U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_8_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1030, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1030U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_8_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1032, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1032U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1088, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1088U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_8_IATU_REGION_CTRL_1_OFF_INBOUND_8_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1089, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1089U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_8_IATU_REGION_CTRL_2_OFF_INBOUND_8_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1090, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1090U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_IATU_LWR_BASE_ADDR_OFF_INBOUND_8_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1091, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1091U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_IATU_UPPER_BASE_ADDR_OFF_INBOUND_8_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1092, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1092U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_8_IATU_LIMIT_ADDR_OFF_INBOUND_8_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1093, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1093U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_IATU_LWR_TARGET_ADDR_OFF_INBOUND_8_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1094, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1094U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_8_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8  t_sz:1 ga:786432, gw:32713, ra:1096, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1096U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_8_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1152, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1152U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_IATU_REGION_CTRL_1_OFF_OUTBOUND_9_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1153, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1153U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_IATU_REGION_CTRL_2_OFF_OUTBOUND_9_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1154, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1154U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_9_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1155, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1155U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_9_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1156, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1156U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_LIMIT_ADDR_OFF_OUTBOUND_9_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1157, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1157U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_9_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1158, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1158U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_9_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1160, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1160U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1216, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1216U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_9_IATU_REGION_CTRL_1_OFF_INBOUND_9_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1217, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1217U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_9_IATU_REGION_CTRL_2_OFF_INBOUND_9_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1218, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1218U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_IATU_LWR_BASE_ADDR_OFF_INBOUND_9_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1219, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1219U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_IATU_UPPER_BASE_ADDR_OFF_INBOUND_9_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1220, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1220U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_9_IATU_LIMIT_ADDR_OFF_INBOUND_9_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1221, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1221U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_IATU_LWR_TARGET_ADDR_OFF_INBOUND_9_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1222, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1222U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_9_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9  t_sz:1 ga:786432, gw:32713, ra:1224, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1224U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_9_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1280, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1280U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_IATU_REGION_CTRL_1_OFF_OUTBOUND_10_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1281, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1281U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_IATU_REGION_CTRL_2_OFF_OUTBOUND_10_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1282, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1282U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_10_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1283, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1283U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_10_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1284, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1284U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_LIMIT_ADDR_OFF_OUTBOUND_10_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1285, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1285U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_10_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1286, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1286U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_10_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1288, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1288U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1344, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1344U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_10_IATU_REGION_CTRL_1_OFF_INBOUND_10_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1345, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1345U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_10_IATU_REGION_CTRL_2_OFF_INBOUND_10_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1346, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1346U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_IATU_LWR_BASE_ADDR_OFF_INBOUND_10_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1347, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1347U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_IATU_UPPER_BASE_ADDR_OFF_INBOUND_10_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1348, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1348U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_10_IATU_LIMIT_ADDR_OFF_INBOUND_10_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1349, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1349U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_IATU_LWR_TARGET_ADDR_OFF_INBOUND_10_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1350, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1350U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_10_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10  t_sz:1 ga:786432, gw:32713, ra:1352, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1352U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_10_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1408, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1408U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_IATU_REGION_CTRL_1_OFF_OUTBOUND_11_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1409, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1409U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_IATU_REGION_CTRL_2_OFF_OUTBOUND_11_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1410, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1410U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_11_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1411, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1411U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_11_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1412, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1412U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_LIMIT_ADDR_OFF_OUTBOUND_11_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1413, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1413U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_11_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1414, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1414U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_11_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1416, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1416U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1472, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1472U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_11_IATU_REGION_CTRL_1_OFF_INBOUND_11_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1473, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1473U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_11_IATU_REGION_CTRL_2_OFF_INBOUND_11_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1474, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1474U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_IATU_LWR_BASE_ADDR_OFF_INBOUND_11_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1475, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1475U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_IATU_UPPER_BASE_ADDR_OFF_INBOUND_11_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1476, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1476U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_11_IATU_LIMIT_ADDR_OFF_INBOUND_11_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1477, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1477U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_IATU_LWR_TARGET_ADDR_OFF_INBOUND_11_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1478, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1478U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_11_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11  t_sz:1 ga:786432, gw:32713, ra:1480, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1480U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_11_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1536, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1536U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_IATU_REGION_CTRL_1_OFF_OUTBOUND_12_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1537, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1537U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_IATU_REGION_CTRL_2_OFF_OUTBOUND_12_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1538, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1538U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_12_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1539, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1539U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_12_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1540, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1540U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_LIMIT_ADDR_OFF_OUTBOUND_12_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1541, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1541U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_12_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1542, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1542U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_12_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1544, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1544U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1600, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1600U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_12_IATU_REGION_CTRL_1_OFF_INBOUND_12_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1601, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1601U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_12_IATU_REGION_CTRL_2_OFF_INBOUND_12_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1602, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1602U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_IATU_LWR_BASE_ADDR_OFF_INBOUND_12_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1603, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1603U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_IATU_UPPER_BASE_ADDR_OFF_INBOUND_12_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1604, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1604U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_12_IATU_LIMIT_ADDR_OFF_INBOUND_12_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1605, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1605U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_IATU_LWR_TARGET_ADDR_OFF_INBOUND_12_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1606, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1606U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_12_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12  t_sz:1 ga:786432, gw:32713, ra:1608, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1608U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_12_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1664, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1664U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_IATU_REGION_CTRL_1_OFF_OUTBOUND_13_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1665, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1665U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_IATU_REGION_CTRL_2_OFF_OUTBOUND_13_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1666, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1666U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_13_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1667, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1667U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_13_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1668, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1668U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_LIMIT_ADDR_OFF_OUTBOUND_13_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1669, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1669U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_13_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1670, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1670U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_13_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1672, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1672U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1728, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1728U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_13_IATU_REGION_CTRL_1_OFF_INBOUND_13_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1729, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1729U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_13_IATU_REGION_CTRL_2_OFF_INBOUND_13_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1730, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1730U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_IATU_LWR_BASE_ADDR_OFF_INBOUND_13_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1731, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1731U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_IATU_UPPER_BASE_ADDR_OFF_INBOUND_13_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1732, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1732U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_13_IATU_LIMIT_ADDR_OFF_INBOUND_13_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1733, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1733U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_IATU_LWR_TARGET_ADDR_OFF_INBOUND_13_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1734, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1734U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_13_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13  t_sz:1 ga:786432, gw:32713, ra:1736, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1736U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_13_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1792, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1792U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_IATU_REGION_CTRL_1_OFF_OUTBOUND_14_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1793, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1793U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_IATU_REGION_CTRL_2_OFF_OUTBOUND_14_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1794, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1794U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_14_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1795, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1795U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_14_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1796, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1796U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_LIMIT_ADDR_OFF_OUTBOUND_14_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1797, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1797U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_14_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1798, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1798U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_14_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1800, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1800U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1856, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1856U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_14_IATU_REGION_CTRL_1_OFF_INBOUND_14_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1857, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1857U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_14_IATU_REGION_CTRL_2_OFF_INBOUND_14_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1858, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1858U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_IATU_LWR_BASE_ADDR_OFF_INBOUND_14_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1859, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1859U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_IATU_UPPER_BASE_ADDR_OFF_INBOUND_14_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1860, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1860U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_14_IATU_LIMIT_ADDR_OFF_INBOUND_14_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1861, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1861U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_IATU_LWR_TARGET_ADDR_OFF_INBOUND_14_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1862, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1862U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_14_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14  t_sz:1 ga:786432, gw:32713, ra:1864, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1864U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_14_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1920, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1920U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_IATU_REGION_CTRL_1_OFF_OUTBOUND_15_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1921, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1921U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_HEADER_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD    VTSS_BIT(22U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_INHIBIT_PAYLOAD(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_SNP(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_FUNC_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG_SUBSTITUTE_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_TAG(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_IATU_REGION_CTRL_2_OFF_OUTBOUND_15_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1922, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1922U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_IATU_LWR_BASE_ADDR_OFF_OUTBOUND_15_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1923, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1923U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_IATU_UPPER_BASE_ADDR_OFF_OUTBOUND_15_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1924, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1924U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_LIMIT_ADDR_OFF_OUTBOUND_15_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1925, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1925U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_IATU_LWR_TARGET_ADDR_OFF_OUTBOUND_15_LWR_TARGET_RW_OUTBOUND(x) (x)


/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1926, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1926U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_OUTBOUND_15_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1928, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1928U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_OUTBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1984, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1984U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_CTRL_1_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_INCREASE_REGION_SIZE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_ATTR(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TD(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TC(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_1_OFF_INBOUND_15_IATU_REGION_CTRL_1_OFF_INBOUND_15_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1985, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1985U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_REGION_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE    VTSS_BIT(29U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_INVERT_MODE(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE    VTSS_BIT(28U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_CFG_SHIFT_MODE(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUZZY_TYPE_MATCH_CODE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_RESPONSE_CODE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_SINGLE_ADDR_LOC_TRANS_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_FUNC_NUM_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_ATTR_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TD_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_TC_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_TYPE_MATCH_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_BAR_NUM(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_IATU_REGION_CTRL_2_OFF_INBOUND_15_IATU_REGION_CTRL_2_OFF_INBOUND_15_MSG_CODE(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1986, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1986U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_IATU_LWR_BASE_ADDR_OFF_INBOUND_15_LWR_BASE_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1987, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1987U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_IATU_UPPER_BASE_ADDR_OFF_INBOUND_15_UPPER_BASE_RW(x) (x)


/* PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1988, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1988U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LIMIT_ADDR_OFF_INBOUND_15_IATU_LIMIT_ADDR_OFF_INBOUND_15_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1989, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1989U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_RW(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_IATU_LWR_TARGET_ADDR_OFF_INBOUND_15_LWR_TARGET_HW(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1990, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1990U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW(x) (x)
#define VTSS_M_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW    0xffffffffU
#define VTSS_X_PCIE_DM_RC_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_IATU_UPPER_TARGET_ADDR_OFF_INBOUND_15_UPPER_TARGET_RW(x) (x)


/* PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15  t_sz:1 ga:786432, gw:32713, ra:1992, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15 FA_REG(VTSS_TO_PCIE_DM_RC,786432U,0U,0U,0U,1992U,1U,1U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_HW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCIE_DM_RC_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_IATU_UPPR_LIMIT_ADDR_OFF_INBOUND_15_UPPR_LIMIT_ADDR_RW(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCIE_DM_RC_ACK_LATENCY_TIMER_OFF  t_sz:1 ga:448, gw:384, ra:0, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_REPLAY_TIME_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_ACK_LATENCY_TIMER_OFF_ROUND_TRIP_LATENCY_TIME_LIMIT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_VENDOR_SPEC_DLLP_OFF  t_sz:1 ga:448, gw:384, ra:1, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VENDOR_SPEC_DLLP_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP(x) (x)
#define VTSS_M_PCIE_DM_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP    0xffffffffU
#define VTSS_X_PCIE_DM_RC_VENDOR_SPEC_DLLP_OFF_VENDOR_SPEC_DLLP(x) (x)


/* PCIE_DM_RC_PORT_FORCE_OFF  t_sz:1 ga:448, gw:384, ra:2, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PORT_FORCE_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_PORT_FORCE_OFF_DO_DESKEW_FOR_SRIS(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_FORCE_OFF_LINK_STATE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_RC_PORT_FORCE_OFF_LINK_STATE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_RC_PORT_FORCE_OFF_LINK_STATE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_RC_PORT_FORCE_OFF_FORCE_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_FORCE_OFF_FORCE_EN    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_PORT_FORCE_OFF_FORCE_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_FORCE_OFF_FORCED_LTSSM(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_RC_PORT_FORCE_OFF_FORCED_LTSSM    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_RC_PORT_FORCE_OFF_FORCED_LTSSM(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_RC_PORT_FORCE_OFF_LINK_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_PORT_FORCE_OFF_LINK_NUM    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_PORT_FORCE_OFF_LINK_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:3, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ENTER_ASPM(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x) VTSS_ENCODE_BITFIELD(x,27U,3U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY    VTSS_ENCODE_BITMASK(27U,3U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L1_ENTRANCE_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,27U,3U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_L0S_ENTRANCE_LATENCY(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_COMMON_CLK_N_FTS(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_N_FTS(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_ACK_F_ASPM_CTRL_OFF_ACK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_PORT_LINK_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:4, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PORT_LINK_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE    VTSS_BIT(27U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_TRANSMIT_LANE_REVERSALE_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_EXTENDED_SYNCH(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_CORRUPT_LCRC_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_BEACON_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_RATE(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_RATE    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_RATE(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_FAST_LINK_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LINK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_DLL_LINK_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_RESET_ASSERT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_LOOPBACK_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_SCRAMBLE_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_PORT_LINK_CTRL_OFF_VENDOR_SPECIFIC_DLLP_REQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_LANE_SKEW_OFF  t_sz:1 ga:448, gw:384, ra:5, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LANE_SKEW_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_DISABLE_LANE_TO_LANE_DESKEW(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x) VTSS_ENCODE_BITFIELD(x,27U,4U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES    VTSS_ENCODE_BITMASK(27U,4U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_IMPLEMENT_NUM_LANES(x) VTSS_EXTRACT_BITFIELD(x,27U,4U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_LANE_SKEW_OFF_26(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_LANE_SKEW_OFF_26    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_LANE_SKEW_OFF_26(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_ACK_NAK_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_FLOW_CTRL_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_PCIE_DM_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_PCIE_DM_RC_LANE_SKEW_OFF_INSERT_LANE_SKEW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF  t_sz:1 ga:448, gw:384, ra:6, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x) VTSS_ENCODE_BITFIELD(x,29U,2U)
#define VTSS_M_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR    VTSS_ENCODE_BITMASK(29U,2U)
#define VTSS_X_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_FAST_LINK_SCALING_FACTOR(x) VTSS_EXTRACT_BITFIELD(x,29U,2U)

#define VTSS_F_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_UPDATE_FREQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x) VTSS_ENCODE_BITFIELD(x,19U,5U)
#define VTSS_M_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK    VTSS_ENCODE_BITMASK(19U,5U)
#define VTSS_X_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_ACK_NAK(x) VTSS_EXTRACT_BITFIELD(x,19U,5U)

#define VTSS_F_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x) VTSS_ENCODE_BITFIELD(x,14U,5U)
#define VTSS_M_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER    VTSS_ENCODE_BITMASK(14U,5U)
#define VTSS_X_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_TIMER_MOD_REPLAY_TIMER(x) VTSS_EXTRACT_BITFIELD(x,14U,5U)

#define VTSS_F_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_TIMER_CTRL_MAX_FUNC_NUM_OFF_MAX_FUNC_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF  t_sz:1 ga:448, gw:384, ra:7, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_MASK_RADM_1(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_DISABLE_FC_WD_TIMER(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_EIDLE_TIMER(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_PCIE_DM_RC_SYMBOL_TIMER_FILTER_1_OFF_SKP_INT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* PCIE_DM_RC_FILTER_MASK_2_OFF  t_sz:1 ga:448, gw:384, ra:8, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_FILTER_MASK_2_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCIE_DM_RC_FILTER_MASK_2_OFF_MASK_RADM_2(x) (x)
#define VTSS_M_PCIE_DM_RC_FILTER_MASK_2_OFF_MASK_RADM_2    0xffffffffU
#define VTSS_X_PCIE_DM_RC_FILTER_MASK_2_OFF_MASK_RADM_2(x) (x)


/* PCIE_DM_RC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:9, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_AMBA_MUL_OB_DECOMP_NP_SUB_REQ_CTRL_OFF_OB_RD_SPLIT_BURST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_PL_DEBUG0_OFF  t_sz:1 ga:448, gw:384, ra:10, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PL_DEBUG0_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PL_DEBUG0_OFF_DEB_REG_0(x) (x)
#define VTSS_M_PCIE_DM_RC_PL_DEBUG0_OFF_DEB_REG_0    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PL_DEBUG0_OFF_DEB_REG_0(x) (x)


/* PCIE_DM_RC_PL_DEBUG1_OFF  t_sz:1 ga:448, gw:384, ra:11, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PL_DEBUG1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PL_DEBUG1_OFF_DEB_REG_1(x) (x)
#define VTSS_M_PCIE_DM_RC_PL_DEBUG1_OFF_DEB_REG_1    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PL_DEBUG1_OFF_DEB_REG_1(x) (x)


/* PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:12, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_TX_P_FC_CREDIT_STATUS_OFF_TX_P_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:13, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_TX_NP_FC_CREDIT_STATUS_OFF_TX_NP_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:14, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_HEADER_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_TX_CPL_FC_CREDIT_STATUS_OFF_TX_CPL_DATA_FC_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_QUEUE_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:15, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_QUEUE_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x) VTSS_ENCODE_BITFIELD(x,16U,13U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL    VTSS_ENCODE_BITMASK(16U,13U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_TIMER_MOD_FLOW_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,16U,13U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_READ_ERR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR    VTSS_BIT(14U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_WRITE_ERR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_SERIALIZATION_Q_NON_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_OVERFLOW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_QUEUE_NON_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_TX_RETRY_BUFFER_NE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_QUEUE_STATUS_OFF_RX_TLP_FC_CREDIT_NON_RETURN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_VC_TX_ARBI_1_OFF  t_sz:1 ga:448, gw:384, ra:16, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VC_TX_ARBI_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_3(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_1_OFF_WRR_WEIGHT_VC_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_VC_TX_ARBI_2_OFF  t_sz:1 ga:448, gw:384, ra:17, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VC_TX_ARBI_2_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_7(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_6(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_5(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_VC_TX_ARBI_2_OFF_WRR_WEIGHT_VC_4(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:18, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC_ORDERING_RX_Q(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0    VTSS_BIT(30U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_TLP_TYPE_ORDERING_VC0(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED5(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_RESERVED4(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_VC0_P_RX_Q_CTRL_OFF_VC0_P_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:19, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED7(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_RESERVED6(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_VC0_NP_RX_Q_CTRL_OFF_VC0_NP_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:20, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED9(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_SCALE(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HDR_SCALE(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x) VTSS_ENCODE_BITFIELD(x,21U,3U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE    VTSS_ENCODE_BITMASK(21U,3U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_TLP_Q_MODE(x) VTSS_EXTRACT_BITFIELD(x,21U,3U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_RESERVED8(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x) VTSS_ENCODE_BITFIELD(x,12U,8U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT    VTSS_ENCODE_BITMASK(12U,8U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_HEADER_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,12U,8U)

#define VTSS_F_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_VC0_CPL_RX_Q_CTRL_OFF_VC0_CPL_DATA_CREDIT(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_GEN2_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:67, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_GEN2_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE    VTSS_BIT(21U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_GEN1_EI_INFERENCE(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS    VTSS_BIT(20U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_SEL_DEEMPHASIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX    VTSS_BIT(19U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_TX_COMP_RX(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_CONFIG_PHY_TX_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_DIRECT_SPEED_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_AUTO_LANE_FLIP_CTRL_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_PRE_DET_LANE(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_PRE_DET_LANE    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_PRE_DET_LANE(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_NUM_OF_LANES(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_NUM_OF_LANES    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_NUM_OF_LANES(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_PCIE_DM_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_GEN2_CTRL_OFF_FAST_TRAINING_SEQ(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_PHY_STATUS_OFF  t_sz:1 ga:448, gw:384, ra:68, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PHY_STATUS_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PHY_STATUS_OFF_PHY_STATUS(x) (x)
#define VTSS_M_PCIE_DM_RC_PHY_STATUS_OFF_PHY_STATUS    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PHY_STATUS_OFF_PHY_STATUS(x) (x)


/* PCIE_DM_RC_PHY_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:69, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PHY_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PHY_CONTROL_OFF_PHY_CONTROL(x) (x)
#define VTSS_M_PCIE_DM_RC_PHY_CONTROL_OFF_PHY_CONTROL    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PHY_CONTROL_OFF_PHY_CONTROL(x) (x)


/* PCIE_DM_RC_TRGT_MAP_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:71, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TRGT_MAP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x) VTSS_ENCODE_BITFIELD(x,21U,11U)
#define VTSS_M_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31    VTSS_ENCODE_BITMASK(21U,11U)
#define VTSS_X_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_21_31(x) VTSS_EXTRACT_BITFIELD(x,21U,11U)

#define VTSS_F_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_INDEX(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_RESERVED_13_15(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_ROM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PCIE_DM_RC_TRGT_MAP_CTRL_OFF_TARGET_MAP_PF(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PCIE_DM_RC_CLOCK_GATING_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:99, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_CLOCK_GATING_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_PCIE_DM_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_CLOCK_GATING_CTRL_OFF_RADM_CLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_GEN3_RELATED_OFF  t_sz:1 ga:448, gw:384, ra:100, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_GEN3_RELATED_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE    VTSS_BIT(23U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQ_INVREQ_EVAL_DIFF_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE    VTSS_BIT(18U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DC_BALANCE_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE    VTSS_BIT(17U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_DLLP_XMT_DELAY_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_EQUALIZATION_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS    VTSS_BIT(13U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_RGRDLESS_RXTS(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN    VTSS_BIT(12U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_RXEQ_PH01_EN(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_REDO(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_REDO    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_REDO(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_EIEOS_CNT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_EQ_PHASE_2_3(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_DISABLE_SCRAMBLER_GEN_3(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_GEN3_RELATED_OFF_GEN3_ZRXDC_NONCOMPL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_GEN3_EQ_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:106, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP    VTSS_BIT(26U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_REQ_SEND_CONSEC_EIEOS_FOR_PSET_MAP(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_AS_COEF(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FOM_INC_INITIAL_EVAL(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PSET_REQ_VEC(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_LOWER_RATE_EQ_REDO_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_EVAL_2MS_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE    VTSS_BIT(4U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_PHASE23_EXIT_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_CONTROL_OFF_GEN3_EQ_FB_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF  t_sz:1 ga:448, gw:384, ra:107, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,107U,1U,1U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA(x) VTSS_ENCODE_BITFIELD(x,14U,4U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA    VTSS_ENCODE_BITMASK(14U,4U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_POST_CUSROR_DELTA(x) VTSS_EXTRACT_BITFIELD(x,14U,4U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_MAX_PRE_CUSROR_DELTA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_N_EVALS(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCIE_DM_RC_GEN3_EQ_FB_MODE_DIR_CHANGE_OFF_GEN3_EQ_FMDC_T_MIN_PHASE23(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCIE_DM_RC_ORDER_RULE_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:109, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_ORDER_RULE_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,109U,1U,1U)

#define VTSS_F_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_CPL_PASS_P(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_ORDER_RULE_CTRL_OFF_NP_PASS_P(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:110, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_PIPE_LOOPBACK(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_VALUE(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_RXSTATUS_LANE(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCIE_DM_RC_PIPE_LOOPBACK_CONTROL_OFF_LPBK_RXVALID(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCIE_DM_RC_MISC_CONTROL_1_OFF  t_sz:1 ga:448, gw:384, ra:111, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MISC_CONTROL_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,111U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCIE_DM_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER    VTSS_BIT(5U)
#define VTSS_X_PCIE_DM_RC_MISC_CONTROL_1_OFF_ARI_DEVICE_NUMBER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCIE_DM_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIE_DM_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER    VTSS_BIT(3U)
#define VTSS_X_PCIE_DM_RC_MISC_CONTROL_1_OFF_SIMPLIFIED_REPLAY_TIMER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIE_DM_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_MISC_CONTROL_1_OFF_UR_CA_MASK_4_TRGT1(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_MISC_CONTROL_1_OFF_DEFAULT_TARGET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_MISC_CONTROL_1_OFF_DBI_RO_WR_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_MULTI_LANE_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:112, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,112U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT    VTSS_BIT(7U)
#define VTSS_X_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_UPCONFIGURE_SUPPORT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE    VTSS_BIT(6U)
#define VTSS_X_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_DIRECT_LINK_WIDTH_CHANGE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PCIE_DM_RC_MULTI_LANE_CONTROL_OFF_TARGET_LINK_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PCIE_DM_RC_PHY_INTEROP_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:113, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,113U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL    VTSS_BIT(10U)
#define VTSS_X_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_L1_NOWAIT_P1(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_PCIE_DM_RC_PHY_INTEROP_CTRL_OFF_RXSTANDBY_CONTROL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF  t_sz:1 ga:448, gw:384, ra:114, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,114U,1U,1U)

#define VTSS_F_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN    VTSS_BIT(31U)
#define VTSS_X_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_DELETE_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_PCIE_DM_RC_TRGT_CPL_LUT_DELETE_ENTRY_OFF_LOOK_UP_ID(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF  t_sz:1 ga:448, gw:384, ra:115, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,115U,1U,1U)

#define VTSS_F_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_RSVD_I_8(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_RSVD_I_8    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_RSVD_I_8(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_LINK_FLUSH_CONTROL_OFF_AUTO_FLUSH_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF  t_sz:1 ga:448, gw:384, ra:116, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,116U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x) VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP    VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_MAP(x) VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_CRS(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID    VTSS_BIT(2U)
#define VTSS_X_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_VENDORID(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_AMBA_ERROR_RESPONSE_DEFAULT_OFF_AMBA_ERROR_RESPONSE_GLOBAL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF  t_sz:1 ga:448, gw:384, ra:117, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,117U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_ENABLE_DEFAULT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCIE_DM_RC_AMBA_LINK_TIMEOUT_OFF_LINK_TIMEOUT_PERIOD_DEFAULT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:118, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,118U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_MSTR_ORDR_P_EVENT_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_AMBA_ORDERING_CTRL_OFF_AX_SNP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* PCIE_DM_RC_COHERENCY_CONTROL_1_OFF  t_sz:1 ga:448, gw:384, ra:120, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,120U,1U,1U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_BOUNDARY_LOW_ADDR(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_1_OFF_CFG_MEMTYPE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_COHERENCY_CONTROL_2_OFF  t_sz:1 ga:448, gw:384, ra:121, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_COHERENCY_CONTROL_2_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,121U,1U,1U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR(x) (x)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR    0xffffffffU
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_2_OFF_CFG_MEMTYPE_BOUNDARY_HIGH_ADDR(x) (x)


/* PCIE_DM_RC_COHERENCY_CONTROL_3_OFF  t_sz:1 ga:448, gw:384, ra:122, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,122U,1U,1U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x) VTSS_ENCODE_BITFIELD(x,27U,4U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE    VTSS_ENCODE_BITMASK(27U,4U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,27U,4U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x) VTSS_ENCODE_BITFIELD(x,19U,4U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE    VTSS_ENCODE_BITMASK(19U,4U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_VALUE(x) VTSS_EXTRACT_BITFIELD(x,19U,4U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x) VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE    VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_AWCACHE_MODE(x) VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,4U)
#define VTSS_M_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE    VTSS_ENCODE_BITMASK(3U,4U)
#define VTSS_X_PCIE_DM_RC_COHERENCY_CONTROL_3_OFF_CFG_MSTR_ARCACHE_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,4U)

/* PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF  t_sz:1 ga:448, gw:384, ra:124, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,124U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x) VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW    VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW(x) VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_LOW_OFF_CFG_AXIMSTR_MSG_ADDR_LOW_RESERVED(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* PCIE_DM_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF  t_sz:1 ga:448, gw:384, ra:125, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,125U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH(x) (x)
#define VTSS_M_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH    0xffffffffU
#define VTSS_X_PCIE_DM_RC_AXI_MSTR_MSG_ADDR_HIGH_OFF_CFG_AXIMSTR_MSG_ADDR_HIGH(x) (x)


/* PCIE_DM_RC_PCIE_VERSION_NUMBER_OFF  t_sz:1 ga:448, gw:384, ra:126, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PCIE_VERSION_NUMBER_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,126U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER(x) (x)
#define VTSS_M_PCIE_DM_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PCIE_VERSION_NUMBER_OFF_VERSION_NUMBER(x) (x)


/* PCIE_DM_RC_PCIE_VERSION_TYPE_OFF  t_sz:1 ga:448, gw:384, ra:127, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_PCIE_VERSION_TYPE_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,127U,1U,1U)

#define VTSS_F_PCIE_DM_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE(x) (x)
#define VTSS_M_PCIE_DM_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE    0xffffffffU
#define VTSS_X_PCIE_DM_RC_PCIE_VERSION_TYPE_OFF_VERSION_TYPE(x) (x)


/* PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF  t_sz:1 ga:448, gw:384, ra:144, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW(x) VTSS_ENCODE_BITFIELD(x,2U,30U)
#define VTSS_M_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW    VTSS_ENCODE_BITMASK(2U,30U)
#define VTSS_X_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_LOW(x) VTSS_EXTRACT_BITFIELD(x,2U,30U)

#define VTSS_F_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_RESERVED_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_MSIX_ADDRESS_MATCH_LOW_OFF_MSIX_ADDRESS_MATCH_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_MSIX_ADDRESS_MATCH_HIGH_OFF  t_sz:1 ga:448, gw:384, ra:145, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_ADDRESS_MATCH_HIGH_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH(x) (x)
#define VTSS_M_PCIE_DM_RC_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH    0xffffffffU
#define VTSS_X_PCIE_DM_RC_MSIX_ADDRESS_MATCH_HIGH_OFF_MSIX_ADDRESS_MATCH_HIGH(x) (x)


/* PCIE_DM_RC_MSIX_DOORBELL_OFF  t_sz:1 ga:448, gw:384, ra:146, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_DOORBELL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31(x) VTSS_ENCODE_BITFIELD(x,29U,3U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31    VTSS_ENCODE_BITMASK(29U,3U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_29_31(x) VTSS_EXTRACT_BITFIELD(x,29U,3U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_PF(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE    VTSS_BIT(15U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VF_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_TC(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11    VTSS_BIT(11U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_RESERVED_11(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_PCIE_DM_RC_MSIX_DOORBELL_OFF_MSIX_DOORBELL_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* PCIE_DM_RC_MSIX_RAM_CTRL_OFF  t_sz:1 ga:448, gw:384, ra:147, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_MSIX_RAM_CTRL_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,147U,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31(x) VTSS_ENCODE_BITFIELD(x,26U,6U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31    VTSS_ENCODE_BITMASK(26U,6U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_26_31(x) VTSS_EXTRACT_BITFIELD(x,26U,6U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA    VTSS_BIT(25U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_PBA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE    VTSS_BIT(24U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_DBG_TABLE(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23(x) VTSS_ENCODE_BITFIELD(x,17U,7U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23    VTSS_ENCODE_BITMASK(17U,7U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_17_23(x) VTSS_EXTRACT_BITFIELD(x,17U,7U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS    VTSS_BIT(16U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_BYPASS(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15(x) VTSS_ENCODE_BITFIELD(x,10U,6U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15    VTSS_ENCODE_BITMASK(10U,6U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_10_15(x) VTSS_EXTRACT_BITFIELD(x,10U,6U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD    VTSS_BIT(9U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_SD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS    VTSS_BIT(8U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_PBA_DS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7(x) VTSS_ENCODE_BITFIELD(x,2U,6U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7    VTSS_ENCODE_BITMASK(2U,6U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_RESERVED_2_7(x) VTSS_EXTRACT_BITFIELD(x,2U,6U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD    VTSS_BIT(1U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_SD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS    VTSS_BIT(0U)
#define VTSS_X_PCIE_DM_RC_MSIX_RAM_CTRL_OFF_MSIX_RAM_CTRL_TABLE_DS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIE_DM_RC_AUX_CLK_FREQ_OFF  t_sz:1 ga:448, gw:384, ra:272, gc:1, rc:1  */
#define VTSS_PCIE_DM_RC_AUX_CLK_FREQ_OFF FA_REG(VTSS_TO_PCIE_DM_RC,448U,0U,0U,0U,272U,1U,1U)

#define VTSS_F_PCIE_DM_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_PCIE_DM_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_PCIE_DM_RC_AUX_CLK_FREQ_OFF_AUX_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* PCIEPHYWRAP_PCIE_PHY_CFG  t_sz:1 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCIEPHYWRAP_PCIE_PHY_CFG FA_REG(VTSS_TO_PCIE_PHY_WRAP,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_PHY_CFG_AMBA_APB_RST_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCIEPHYWRAP_PCIE_PHY_CFG_AMBA_APB_RST_DIS    VTSS_BIT(4U)
#define VTSS_X_PCIEPHYWRAP_PCIE_PHY_CFG_AMBA_APB_RST_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_PHY_CFG_PCIE_CNTLR_PHY_RST_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCIEPHYWRAP_PCIE_PHY_CFG_PCIE_CNTLR_PHY_RST_DIS    VTSS_BIT(3U)
#define VTSS_X_PCIEPHYWRAP_PCIE_PHY_CFG_PCIE_CNTLR_PHY_RST_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_PHY_CFG_APB_IF_RST(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCIEPHYWRAP_PCIE_PHY_CFG_APB_IF_RST    VTSS_BIT(2U)
#define VTSS_X_PCIEPHYWRAP_PCIE_PHY_CFG_APB_IF_RST(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_PHY_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCIEPHYWRAP_PCIE_PHY_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_PCIEPHYWRAP_PCIE_PHY_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_PHY_CFG_PIPE_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCIEPHYWRAP_PCIE_PHY_CFG_PIPE_RST    VTSS_BIT(0U)
#define VTSS_X_PCIEPHYWRAP_PCIE_PHY_CFG_PIPE_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCIEPHYWRAP_PCIE_EXTCFG_CFG  t_sz:1 ga:1, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCIEPHYWRAP_PCIE_EXTCFG_CFG FA_REG(VTSS_TO_PCIE_PHY_WRAP,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_PCIEPHYWRAP_PCIE_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_PCIEPHYWRAP_PCIE_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCIEPHYWRAP_PCIE_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCIEPHYWRAP_PCIE_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_PCS_CFG  t_sz:33 ga:0, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PCS_ENA     VTSS_BIT(31U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PCS_ENA(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA    VTSS_BIT(30U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_PMA_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA    VTSS_BIT(15U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RESYNC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS    VTSS_BIT(14U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_LF_GEN_DIS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE    VTSS_BIT(13U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_RX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP    VTSS_BIT(7U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_AN_LINK_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_TEST_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_CFG_TX_SCR_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

/* PCS_10GBASE_R_PCS_SD_CFG  t_sz:33 ga:0, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_SD_CFG(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_POL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TX_SEEDA_MSB  t_sz:33 ga:0, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_MSB(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_MSB_TX_SEEDA_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDA_LSB  t_sz:33 ga:0, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDA_LSB(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDA_LSB_TX_SEEDA_LSB(x) (x)


/* PCS_10GBASE_R_TX_SEEDB_MSB  t_sz:33 ga:0, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_MSB(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,26U)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB    VTSS_ENCODE_BITMASK(0U,26U)
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_MSB_TX_SEEDB_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,26U)

/* PCS_10GBASE_R_TX_SEEDB_LSB  t_sz:33 ga:0, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_SEEDB_LSB(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_SEEDB_LSB_TX_SEEDB_LSB(x) (x)


/* PCS_10GBASE_R_RX_PRBS31_INIT  t_sz:33 ga:0, gw:14, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_PRBS31_INIT(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_PCS_10GBASE_R_RX_PRBS31_INIT_RX_PRBS31_INIT(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* PCS_10GBASE_R_TX_DATAPAT_MSB  t_sz:33 ga:0, gw:14, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_MSB(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_MSB_TX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_TX_DATAPAT_LSB  t_sz:33 ga:0, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_DATAPAT_LSB(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_DATAPAT_LSB_TX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_MSB  t_sz:33 ga:0, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_MSB(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_MSB_RX_DATAPAT_MSB(x) (x)


/* PCS_10GBASE_R_RX_DATAPAT_LSB  t_sz:33 ga:0, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_DATAPAT_LSB(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_DATAPAT_LSB_RX_DATAPAT_LSB(x) (x)


/* PCS_10GBASE_R_TEST_CFG  t_sz:33 ga:0, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_CFG(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV    VTSS_BIT(18U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_RX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_DSBL_INV(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B    VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_SQPW_4B(x) VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCS_10GBASE_R_TEST_CFG_TX_TESTPAT_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCS_10GBASE_R_PCS_INTR_MASK  t_sz:33 ga:0, gw:14, ra:12, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_MASK(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_FSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_XGMII_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_FIFO_FULL_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_OSET_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_C64B66B_ERR_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_LOCK_CHANGED_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_MASK_RX_HI_BER_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TIMER_125  t_sz:33 ga:0, gw:14, ra:13, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TIMER_125(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_TIMER_125_TIMER_125    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_TIMER_125_TIMER_125(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_PCS_INTR_STAT  t_sz:33 ga:14, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_INTR_STAT(target) FA_REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_FSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_XGMII_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_FIFO_FULL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY    VTSS_BIT(5U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_OSET_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_C64B66B_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_LOCK_CHANGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_INTR_STAT_RX_HI_BER_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_PCS_STATUS  t_sz:33 ga:14, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_PCS_STATUS(target) FA_REG(target,14U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_TESTPAT_MATCH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK    VTSS_BIT(3U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_PCS_STATUS_RX_HI_BER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_TEST_ERR_CNT  t_sz:33 ga:16, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TEST_ERR_CNT(target) FA_REG(target,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TEST_ERR_CNT_TEST_ERR_CNT(x) (x)


/* PCS_10GBASE_R_TX_ERRBLK_CNT  t_sz:33 ga:16, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_ERRBLK_CNT(target) FA_REG(target,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_ERRBLK_CNT_TX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_TX_CHARERR_CNT  t_sz:33 ga:16, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_CHARERR_CNT(target) FA_REG(target,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_TX_CHARERR_CNT_TX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_BER_CNT  t_sz:33 ga:16, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_BER_CNT(target) FA_REG(target,16U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_PCS_10GBASE_R_RX_BER_CNT_RX_BER_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* PCS_10GBASE_R_RX_ERRBLK_CNT  t_sz:33 ga:16, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_ERRBLK_CNT(target) FA_REG(target,16U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_ERRBLK_CNT_RX_ERRBLK_CNT(x) (x)


/* PCS_10GBASE_R_RX_CHARERR_CNT  t_sz:33 ga:16, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_CHARERR_CNT(target) FA_REG(target,16U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)
#define VTSS_M_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_RX_CHARERR_CNT_RX_CHARERR_CNT(x) (x)


/* PCS_10GBASE_R_RX_OSET_FIFO_STAT  t_sz:33 ga:16, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_STAT(target) FA_REG(target,16U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_STAT_RX_OSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_OSET_FIFO_DATA  t_sz:33 ga:16, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_OSET_FIFO_DATA(target) FA_REG(target,16U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_OSET_FIFO_DATA_RX_OSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_RX_FSET_FIFO_STAT  t_sz:33 ga:16, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_STAT(target) FA_REG(target,16U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_FULL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_STAT_RX_FSET_FIFO_NUM(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS_10GBASE_R_RX_FSET_FIFO_DATA  t_sz:33 ga:16, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_FSET_FIFO_DATA(target) FA_REG(target,16U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_PCS_10GBASE_R_RX_FSET_FIFO_DATA_RX_FSET_FIFO_DATA(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

/* PCS_10GBASE_R_KR_FEC_CFG  t_sz:33 ga:26, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CFG(target) FA_REG(target,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION    VTSS_BIT(16U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_ENABLE_ERROR_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS    VTSS_BIT(12U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RESET_MONITOR_COUNTERS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_TX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_RX_DATA_FLIP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA    VTSS_BIT(2U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_AN_FEC_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CFG_FEC_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD  t_sz:33 ga:27, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD(target) FA_REG(target,27U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_FIXED_ERROR_COUNT_THRESHOLD_FIXED_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD  t_sz:33 ga:27, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD(target) FA_REG(target,27U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)
#define VTSS_M_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_UNFIXABLE_ERROR_COUNT_THRESHOLD_UNFIXABLE_ERROR_COUNT_THRESHOLD(x) (x)


/* PCS_10GBASE_R_KR_FEC_CORRECTED  t_sz:33 ga:29, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CORRECTED(target) FA_REG(target,29U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CORRECTED_FEC_CORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_UNCORRECTED  t_sz:33 ga:29, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_UNCORRECTED(target) FA_REG(target,29U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS    0xffffffffU
#define VTSS_X_PCS_10GBASE_R_KR_FEC_UNCORRECTED_FEC_UNCORRECTED_BLOCKS(x) (x)


/* PCS_10GBASE_R_KR_FEC_STICKY  t_sz:33 ga:31, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY(target) FA_REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FIXED_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_UNFIXABLE_ERROR_COUNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_FEC_FRAME_LOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STICKY_MASK  t_sz:33 ga:31, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STICKY_MASK(target) FA_REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FIXED_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_UNFIXABLE_ERROR_COUNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STICKY_MASK_FEC_FRAME_LOCK_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_STATUS  t_sz:33 ga:31, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_STATUS(target) FA_REG(target,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_RX_SHIFT_CNT(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(1U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_FIXED_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_STATUS_FEC_UNFIXABLE_ERROR_COUNT_ERROR_STATUS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_KR_FEC_CAPABILITY  t_sz:33 ga:34, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_KR_FEC_CAPABILITY(target) FA_REG(target,34U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_KR_FEC_CAPABILITY_FEC_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS_10GBASE_R_ONE_US_TIMER_REG  t_sz:33 ga:35, gw:7, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_ONE_US_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_ONE_US_TIMER_REG_ONE_US_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TS_TIMER_REG  t_sz:33 ga:35, gw:7, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TS_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TS_TIMER_REG_TX_TS_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TQ_TIMER_REG  t_sz:33 ga:35, gw:7, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TQ_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TQ_TIMER_REG_TX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_TX_TW_TIMER_REG  t_sz:33 ga:35, gw:7, ra:3, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_TX_TW_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PCS_10GBASE_R_TX_TW_TIMER_REG_TX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PCS_10GBASE_R_RX_TQ_TIMER_REG  t_sz:33 ga:35, gw:7, ra:4, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TQ_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TQ_TIMER_REG_RX_TQ_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_TW_TIMER_REG  t_sz:33 ga:35, gw:7, ra:5, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_TW_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_TW_TIMER_REG_RX_TW_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_RX_WF_TIMER_REG  t_sz:33 ga:35, gw:7, ra:6, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_RX_WF_TIMER_REG(target) FA_REG(target,35U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER    VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_PCS_10GBASE_R_RX_WF_TIMER_REG_RX_WF_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* PCS_10GBASE_R_WAKE_ERR_CNT  t_sz:33 ga:42, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_WAKE_ERR_CNT(target) FA_REG(target,42U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS_10GBASE_R_WAKE_ERR_CNT_WAKE_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS_10GBASE_R_EEE_STATUS  t_sz:33 ga:42, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_STATUS(target) FA_REG(target,42U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED    VTSS_BIT(11U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED    VTSS_BIT(10U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_RECEIVED(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION    VTSS_BIT(9U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_TX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION    VTSS_BIT(8U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_RX_LPI_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE    VTSS_BIT(6U)
#define VTSS_X_PCS_10GBASE_R_EEE_STATUS_CLOCK_STOP_CAPABLE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

/* PCS_10GBASE_R_EEE_INTR_MASK  t_sz:33 ga:42, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_PCS_10GBASE_R_EEE_INTR_MASK(target) FA_REG(target,42U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK    VTSS_BIT(4U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_TX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK    VTSS_BIT(0U)
#define VTSS_X_PCS_10GBASE_R_EEE_INTR_MASK_RX_LPI_RECEIVED_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_CONTROL1  t_sz:8 ga:0, gw:512, ra:0, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_CONTROL1(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_RESET(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_RESET       VTSS_BIT(15U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_RESET(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_LOOPBACK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_LOOPBACK    VTSS_BIT(14U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_LOOPBACK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_SPEED_SELECT_ALWAYS1(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_SPEED_SELECT_ALWAYS1    VTSS_BIT(13U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_SPEED_SELECT_ALWAYS1(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_LOW_POWER(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_LOW_POWER    VTSS_BIT(11U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_LOW_POWER(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_SPEED_ALWAYS1(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_SPEED_ALWAYS1    VTSS_BIT(6U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_SPEED_ALWAYS1(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL1_SPEED_SELECTION(x) VTSS_ENCODE_BITFIELD(x,2U,4U)
#define VTSS_M_PCS25G_RSFEC_CONTROL1_SPEED_SELECTION    VTSS_ENCODE_BITMASK(2U,4U)
#define VTSS_X_PCS25G_RSFEC_CONTROL1_SPEED_SELECTION(x) VTSS_EXTRACT_BITFIELD(x,2U,4U)

/* PCS25G_RSFEC_STATUS1  t_sz:8 ga:0, gw:512, ra:1, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_STATUS1(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_TX_LPI(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_TX_LPI       VTSS_BIT(11U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_TX_LPI(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_RX_LPI(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_RX_LPI       VTSS_BIT(10U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_RX_LPI(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_TX_LPI_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_TX_LPI_ACTIVE    VTSS_BIT(9U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_TX_LPI_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_RX_LPI_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_RX_LPI_ACTIVE    VTSS_BIT(8U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_RX_LPI_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_FAULT(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_FAULT        VTSS_BIT(7U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_FAULT(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_PCS_RECEIVE_LINK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_PCS_RECEIVE_LINK    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_PCS_RECEIVE_LINK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS1_LOW_POWER_ABILITY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS1_LOW_POWER_ABILITY    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_STATUS1_LOW_POWER_ABILITY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* PCS25G_RSFEC_DEVICE_ID0  t_sz:8 ga:0, gw:512, ra:2, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_DEVICE_ID0(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICE_ID0_DEVICE_ID0_IDENTIFIER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_DEVICE_ID0_DEVICE_ID0_IDENTIFIER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_DEVICE_ID0_DEVICE_ID0_IDENTIFIER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_DEVICE_ID1  t_sz:8 ga:0, gw:512, ra:3, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_DEVICE_ID1(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICE_ID1_DEVICE_ID1_IDENTIFIER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_DEVICE_ID1_DEVICE_ID1_IDENTIFIER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_DEVICE_ID1_DEVICE_ID1_IDENTIFIER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SPEED_ABILITY  t_sz:8 ga:0, gw:512, ra:4, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SPEED_ABILITY(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SPEED_ABILITY_C25G(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS25G_RSFEC_SPEED_ABILITY_C25G    VTSS_BIT(4U)
#define VTSS_X_PCS25G_RSFEC_SPEED_ABILITY_C25G(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS25G_RSFEC_SPEED_ABILITY_C100G(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS25G_RSFEC_SPEED_ABILITY_C100G    VTSS_BIT(3U)
#define VTSS_X_PCS25G_RSFEC_SPEED_ABILITY_C100G(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS25G_RSFEC_SPEED_ABILITY_C40G(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_SPEED_ABILITY_C40G    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_SPEED_ABILITY_C40G(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_SPEED_ABILITY_C10PASS_TS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_SPEED_ABILITY_C10PASS_TS    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_SPEED_ABILITY_C10PASS_TS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SPEED_ABILITY_C10GETH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_SPEED_ABILITY_C10GETH    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_SPEED_ABILITY_C10GETH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_DEVICES_IN_PKG1  t_sz:8 ga:0, gw:512, ra:5, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_DEVICES_IN_PKG1(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_TC_PRES(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_TC_PRES    VTSS_BIT(6U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_TC_PRES(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_DTE_XS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_DTE_XS    VTSS_BIT(5U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_DTE_XS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_PHY_XS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_PHY_XS    VTSS_BIT(4U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_PHY_XS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_PCS_PRES(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_PCS_PRES    VTSS_BIT(3U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_PCS_PRES(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_WIS_PRES(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_WIS_PRES    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_WIS_PRES(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_PMD_PMA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_PMD_PMA    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_PMD_PMA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG1_DEVICES_IN_PKG1_CLAUSE22(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG1_DEVICES_IN_PKG1_CLAUSE22    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG1_DEVICES_IN_PKG1_CLAUSE22(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_DEVICES_IN_PKG2  t_sz:8 ga:0, gw:512, ra:6, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_DEVICES_IN_PKG2(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE2(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE2    VTSS_BIT(15U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE2(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE1(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE1    VTSS_BIT(14U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICE1(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICES_IN_PKG2_CLAUSE22(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICES_IN_PKG2_CLAUSE22    VTSS_BIT(13U)
#define VTSS_X_PCS25G_RSFEC_DEVICES_IN_PKG2_DEVICES_IN_PKG2_CLAUSE22(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

/* PCS25G_RSFEC_CONTROL2  t_sz:8 ga:0, gw:512, ra:7, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_CONTROL2(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_CONTROL2_PCS_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_PCS25G_RSFEC_CONTROL2_PCS_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_PCS25G_RSFEC_CONTROL2_PCS_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* PCS25G_RSFEC_STATUS2  t_sz:8 ga:0, gw:512, ra:8, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_STATUS2(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_DEVICE_PRESENT(x) VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_DEVICE_PRESENT    VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_DEVICE_PRESENT(x) VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_TRANSMIT_FAULT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_TRANSMIT_FAULT    VTSS_BIT(11U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_TRANSMIT_FAULT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_RECEIVE_FAULT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_RECEIVE_FAULT    VTSS_BIT(10U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_RECEIVE_FAULT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C25GBASE_R(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C25GBASE_R    VTSS_BIT(7U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C25GBASE_R(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C100GBASE_R(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C100GBASE_R    VTSS_BIT(5U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C100GBASE_R(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C40GBASE_R(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C40GBASE_R    VTSS_BIT(4U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C40GBASE_R(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C10GBASE_T(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C10GBASE_T    VTSS_BIT(3U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C10GBASE_T(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C10GBASE_W(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C10GBASE_W    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C10GBASE_W(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C10GBASE_X(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C10GBASE_X    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C10GBASE_X(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_STATUS2_C10GBASE_R(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_STATUS2_C10GBASE_R    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_STATUS2_C10GBASE_R(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_PKG_ID0  t_sz:8 ga:0, gw:512, ra:14, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_PKG_ID0(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_PKG_ID0_PKG_ID0_IDENTIFIER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_PKG_ID0_PKG_ID0_IDENTIFIER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_PKG_ID0_PKG_ID0_IDENTIFIER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_PKG_ID1  t_sz:8 ga:0, gw:512, ra:15, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_PKG_ID1(target) FA_REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_PKG_ID1_PKG_ID1_IDENTIFIER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_PKG_ID1_PKG_ID1_IDENTIFIER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_PKG_ID1_PKG_ID1_IDENTIFIER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_EEE_CTRL_CAPABILITY  t_sz:8 ga:0, gw:512, ra:20, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_EEE_CTRL_CAPABILITY(target) FA_REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RSLEEP(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RSLEEP    VTSS_BIT(11U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RSLEEP(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RAWAKE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RAWAKE    VTSS_BIT(10U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_25GBASE_RAWAKE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RSLEEP(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RSLEEP    VTSS_BIT(9U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RSLEEP(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RAWAKE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RAWAKE    VTSS_BIT(8U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_40GBASE_RAWAKE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_10GBASE_KR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_10GBASE_KR    VTSS_BIT(6U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_EEE_10GBASE_KR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_LPI_FW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_LPI_FW    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_EEE_CTRL_CAPABILITY_LPI_FW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_WAKE_ERR_COUNTER  t_sz:8 ga:0, gw:512, ra:22, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_WAKE_ERR_COUNTER(target) FA_REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_WAKE_ERR_COUNTER_WAKE_ERR_COUNTER_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_WAKE_ERR_COUNTER_WAKE_ERR_COUNTER_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_WAKE_ERR_COUNTER_WAKE_ERR_COUNTER_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_BASER_STATUS1  t_sz:8 ga:0, gw:512, ra:32, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BASER_STATUS1(target) FA_REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS1_RECEIVE_LINK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS1_RECEIVE_LINK    VTSS_BIT(12U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS1_RECEIVE_LINK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_HIGH_BER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_HIGH_BER    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_HIGH_BER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS1_BASER_STATUS1_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_BASER_STATUS2  t_sz:8 ga:0, gw:512, ra:33, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BASER_STATUS2(target) FA_REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BLOCK_LOCK    VTSS_BIT(15U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_HIGH_BER(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_HIGH_BER    VTSS_BIT(14U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_HIGH_BER(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BER_COUNTER(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BER_COUNTER    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS2_BASER_STATUS2_BER_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_PCS25G_RSFEC_BASER_STATUS2_ERRORED_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_BASER_STATUS2_ERRORED_CNT    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_BASER_STATUS2_ERRORED_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_SEED_A0  t_sz:8 ga:0, gw:512, ra:34, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_A0(target) FA_REG(target,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_A0_SEED_A0_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_A0_SEED_A0_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_A0_SEED_A0_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_A1  t_sz:8 ga:0, gw:512, ra:35, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_A1(target) FA_REG(target,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_A1_SEED_A1_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_A1_SEED_A1_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_A1_SEED_A1_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_A2  t_sz:8 ga:0, gw:512, ra:36, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_A2(target) FA_REG(target,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_A2_SEED_A2_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_A2_SEED_A2_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_A2_SEED_A2_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_A3  t_sz:8 ga:0, gw:512, ra:37, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_A3(target) FA_REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_A3_SEED_A3_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_PCS25G_RSFEC_SEED_A3_SEED_A3_SEED    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_PCS25G_RSFEC_SEED_A3_SEED_A3_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* PCS25G_RSFEC_SEED_B0  t_sz:8 ga:0, gw:512, ra:38, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_B0(target) FA_REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_B0_SEED_B0_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_B0_SEED_B0_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_B0_SEED_B0_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_B1  t_sz:8 ga:0, gw:512, ra:39, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_B1(target) FA_REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_B1_SEED_B1_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_B1_SEED_B1_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_B1_SEED_B1_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_B2  t_sz:8 ga:0, gw:512, ra:40, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_B2(target) FA_REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_B2_SEED_B2_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_SEED_B2_SEED_B2_SEED    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_SEED_B2_SEED_B2_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_SEED_B3  t_sz:8 ga:0, gw:512, ra:41, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_SEED_B3(target) FA_REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_SEED_B3_SEED_B3_SEED(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_PCS25G_RSFEC_SEED_B3_SEED_B3_SEED    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_PCS25G_RSFEC_SEED_B3_SEED_B3_SEED(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* PCS25G_RSFEC_BASER_TEST_CONTROL  t_sz:8 ga:0, gw:512, ra:42, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BASER_TEST_CONTROL(target) FA_REG(target,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_RANDOM(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_RANDOM    VTSS_BIT(7U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_RANDOM(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_CONTROL_TX_TESTPATTERN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_CONTROL_TX_TESTPATTERN    VTSS_BIT(3U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_CONTROL_TX_TESTPATTERN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_CONTROL_RX_TESTPATTERN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_CONTROL_RX_TESTPATTERN    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_CONTROL_RX_TESTPATTERN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_SQUARE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_SQUARE    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_CONTROL_SELECT_SQUARE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_CONTROL_DATA_PATTERN_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_CONTROL_DATA_PATTERN_SEL    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_CONTROL_DATA_PATTERN_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_BASER_TEST_ERR_CNT  t_sz:8 ga:0, gw:512, ra:43, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BASER_TEST_ERR_CNT(target) FA_REG(target,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BASER_TEST_ERR_CNT_BASER_TEST_ERR_CNT_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BASER_TEST_ERR_CNT_BASER_TEST_ERR_CNT_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BASER_TEST_ERR_CNT_BASER_TEST_ERR_CNT_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_BER_HIGH_ORDER_CNT  t_sz:8 ga:0, gw:512, ra:44, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BER_HIGH_ORDER_CNT(target) FA_REG(target,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BER_HIGH_ORDER_CNT_BER_HIGH_ORDER_CNT_BER_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BER_HIGH_ORDER_CNT_BER_HIGH_ORDER_CNT_BER_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BER_HIGH_ORDER_CNT_BER_HIGH_ORDER_CNT_BER_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT  t_sz:8 ga:0, gw:512, ra:45, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT(target) FA_REG(target,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT    VTSS_BIT(15U)
#define VTSS_X_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_HIGH_ORDER_PRESENT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,14U)
#define VTSS_M_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER    VTSS_ENCODE_BITMASK(0U,14U)
#define VTSS_X_PCS25G_RSFEC_ERR_BLK_HIGH_ORDER_CNT_ERRORED_BLOCKS_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,14U)

/* PCS25G_RSFEC_MULTILANE_ALIGN_STAT1  t_sz:8 ga:0, gw:512, ra:50, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_MULTILANE_ALIGN_STAT1(target) FA_REG(target,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PCS25G_RSFEC_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS    VTSS_BIT(12U)
#define VTSS_X_PCS25G_RSFEC_MULTILANE_ALIGN_STAT1_LANE_ALIGN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

/* PCS25G_RSFEC_MULTILANE_ALIGN_STAT3  t_sz:8 ga:0, gw:512, ra:52, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3(target) FA_REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE3_MARKER_LOCK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE3_MARKER_LOCK    VTSS_BIT(3U)
#define VTSS_X_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE3_MARKER_LOCK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE2_MARKER_LOCK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE2_MARKER_LOCK    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE2_MARKER_LOCK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE1_MARKER_LOCK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE1_MARKER_LOCK    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE1_MARKER_LOCK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE0_MARKER_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE0_MARKER_LOCK    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_MULTILANE_ALIGN_STAT3_LANE0_MARKER_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_BIP_ERR_CNT_LANE0  t_sz:8 ga:0, gw:512, ra:200, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BIP_ERR_CNT_LANE0(target) FA_REG(target,0U,0U,0U,0U,200U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BIP_ERR_CNT_LANE0_BIP_ERR_CNT_LANE0_BIP_ERROR_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BIP_ERR_CNT_LANE0_BIP_ERR_CNT_LANE0_BIP_ERROR_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BIP_ERR_CNT_LANE0_BIP_ERR_CNT_LANE0_BIP_ERROR_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_BIP_ERR_CNT_LANE1  t_sz:8 ga:0, gw:512, ra:201, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BIP_ERR_CNT_LANE1(target) FA_REG(target,0U,0U,0U,0U,201U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BIP_ERR_CNT_LANE1_BIP_ERR_CNT_LANE1_BIP_ERROR_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BIP_ERR_CNT_LANE1_BIP_ERR_CNT_LANE1_BIP_ERROR_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BIP_ERR_CNT_LANE1_BIP_ERR_CNT_LANE1_BIP_ERROR_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_BIP_ERR_CNT_LANE2  t_sz:8 ga:0, gw:512, ra:202, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BIP_ERR_CNT_LANE2(target) FA_REG(target,0U,0U,0U,0U,202U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BIP_ERR_CNT_LANE2_BIP_ERR_CNT_LANE2_BIP_ERROR_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BIP_ERR_CNT_LANE2_BIP_ERR_CNT_LANE2_BIP_ERROR_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BIP_ERR_CNT_LANE2_BIP_ERR_CNT_LANE2_BIP_ERROR_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_BIP_ERR_CNT_LANE3  t_sz:8 ga:0, gw:512, ra:203, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_BIP_ERR_CNT_LANE3(target) FA_REG(target,0U,0U,0U,0U,203U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_BIP_ERR_CNT_LANE3_BIP_ERR_CNT_LANE3_BIP_ERROR_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_BIP_ERR_CNT_LANE3_BIP_ERR_CNT_LANE3_BIP_ERROR_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_BIP_ERR_CNT_LANE3_BIP_ERR_CNT_LANE3_BIP_ERROR_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_VENDOR_SCRATCH  t_sz:8 ga:0, gw:512, ra:256, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_SCRATCH(target) FA_REG(target,0U,0U,0U,0U,256U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_SCRATCH_SCRATCH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_SCRATCH_SCRATCH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_SCRATCH_SCRATCH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_VENDOR_CORE_REV  t_sz:8 ga:0, gw:512, ra:257, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_CORE_REV(target) FA_REG(target,0U,0U,0U,0U,257U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_CORE_REV_REVISION(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_CORE_REV_REVISION    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_CORE_REV_REVISION(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_VENDOR_VL_INTVL  t_sz:8 ga:0, gw:512, ra:258, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL_INTVL(target) FA_REG(target,0U,0U,0U,0U,258U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL_INTVL_MARKER_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL_INTVL_MARKER_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL_INTVL_MARKER_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_VENDOR_TXLANE_THRESH  t_sz:8 ga:0, gw:512, ra:259, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_TXLANE_THRESH(target) FA_REG(target,0U,0U,0U,0U,259U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_TXLANE_THRESH_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_TXLANE_THRESH_THRESHOLD    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_TXLANE_THRESH_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCS25G_RSFEC_VENDOR_VL0_0  t_sz:8 ga:0, gw:512, ra:264, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL0_0(target) FA_REG(target,0U,0U,0U,0U,264U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL0_0_VENDOR_VL0_0_M0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL0_1  t_sz:8 ga:0, gw:512, ra:265, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL0_1(target) FA_REG(target,0U,0U,0U,0U,265U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL0_1_VENDOR_VL0_1_M2(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL0_1_VENDOR_VL0_1_M2    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL0_1_VENDOR_VL0_1_M2(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL1_0  t_sz:8 ga:0, gw:512, ra:266, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL1_0(target) FA_REG(target,0U,0U,0U,0U,266U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL1_0_VENDOR_VL1_0_M0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL1_1  t_sz:8 ga:0, gw:512, ra:267, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL1_1(target) FA_REG(target,0U,0U,0U,0U,267U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL1_1_VENDOR_VL1_1_M2(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL1_1_VENDOR_VL1_1_M2    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL1_1_VENDOR_VL1_1_M2(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL2_0  t_sz:8 ga:0, gw:512, ra:268, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL2_0(target) FA_REG(target,0U,0U,0U,0U,268U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL2_0_VENDOR_VL2_0_M0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL2_1  t_sz:8 ga:0, gw:512, ra:269, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL2_1(target) FA_REG(target,0U,0U,0U,0U,269U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL2_1_VENDOR_VL2_1_M2(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL2_1_VENDOR_VL2_1_M2    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL2_1_VENDOR_VL2_1_M2(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL3_0  t_sz:8 ga:0, gw:512, ra:270, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL3_0(target) FA_REG(target,0U,0U,0U,0U,270U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M1(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M1    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M1(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL3_0_VENDOR_VL3_0_M0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_VL3_1  t_sz:8 ga:0, gw:512, ra:271, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_VL3_1(target) FA_REG(target,0U,0U,0U,0U,271U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_VL3_1_VENDOR_VL3_1_M2(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_VL3_1_VENDOR_VL3_1_M2    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_VL3_1_VENDOR_VL3_1_M2(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* PCS25G_RSFEC_VENDOR_PCS_MODE  t_sz:8 ga:0, gw:512, ra:272, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_VENDOR_PCS_MODE(target) FA_REG(target,0U,0U,0U,0U,272U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_DISABLE_MLD(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_DISABLE_MLD    VTSS_BIT(9U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_DISABLE_MLD(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_ENA_CLAUSE49(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_ENA_CLAUSE49    VTSS_BIT(8U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_PCS_MODE_ST_ENA_CLAUSE49(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_PCS_MODE_HI_BER25(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_PCS_MODE_HI_BER25    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_PCS_MODE_HI_BER25(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_PCS_MODE_DISABLE_MLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_PCS_MODE_DISABLE_MLD    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_PCS_MODE_DISABLE_MLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_VENDOR_PCS_MODE_ENA_CLAUSE49(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_VENDOR_PCS_MODE_ENA_CLAUSE49    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_VENDOR_PCS_MODE_ENA_CLAUSE49(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_GB_SHIFT  t_sz:8 ga:0, gw:512, ra:273, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_GB_SHIFT(target) FA_REG(target,0U,0U,0U,0U,273U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_GB_SHIFT_GB_SHIFT_1(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_PCS25G_RSFEC_GB_SHIFT_GB_SHIFT_1    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_PCS25G_RSFEC_GB_SHIFT_GB_SHIFT_1(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* PCS25G_RSFEC_LATENCY  t_sz:8 ga:0, gw:512, ra:274, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_LATENCY(target) FA_REG(target,0U,0U,0U,0U,274U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_LATENCY_LATENCY_1(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_LATENCY_LATENCY_1    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_LATENCY_LATENCY_1(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_CONTROL  t_sz:8 ga:512, gw:512, ra:0, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_CONTROL(target) FA_REG(target,512U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_ENABLE    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_CONTROL_BYPASS_ERROR_INDICATION(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_CONTROL_BYPASS_ERROR_INDICATION    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_CONTROL_BYPASS_ERROR_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_CONTROL_BYPASS_CORRECTION(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_CONTROL_BYPASS_CORRECTION    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_CONTROL_RS_FEC_CONTROL_BYPASS_CORRECTION(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_RS_FEC_STATUS  t_sz:8 ga:512, gw:512, ra:1, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_STATUS(target) FA_REG(target,512U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_PCS_ALIGN_STATUS(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_PCS_ALIGN_STATUS    VTSS_BIT(15U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_PCS_ALIGN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_FEC_ALIGN_STATUS(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_FEC_ALIGN_STATUS    VTSS_BIT(14U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_FEC_ALIGN_STATUS(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_AMPS_LOCK(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_AMPS_LOCK    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_AMPS_LOCK(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_HIGH_SER(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_HIGH_SER    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_HIGH_SER(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_BYPASS_INDICATION(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_BYPASS_INDICATION    VTSS_BIT(1U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_BYPASS_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_BYPASS_CORRECTION(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_BYPASS_CORRECTION    VTSS_BIT(0U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_STATUS_RS_FEC_STATUS_BYPASS_CORRECTION(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PCS25G_RSFEC_RS_FEC_CCW_LO  t_sz:8 ga:512, gw:512, ra:2, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_CCW_LO(target) FA_REG(target,512U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_CCW_LO_RS_FEC_CCW_LO_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_CCW_LO_RS_FEC_CCW_LO_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_CCW_LO_RS_FEC_CCW_LO_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_CCW_HI  t_sz:8 ga:512, gw:512, ra:3, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_CCW_HI(target) FA_REG(target,512U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_CCW_HI_RS_FEC_CCW_HI_COUNTER_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_CCW_HI_RS_FEC_CCW_HI_COUNTER_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_CCW_HI_RS_FEC_CCW_HI_COUNTER_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_NCCW_LO  t_sz:8 ga:512, gw:512, ra:4, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_NCCW_LO(target) FA_REG(target,512U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_NCCW_LO_RS_FEC_NCCW_LO_COUNTER(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_NCCW_LO_RS_FEC_NCCW_LO_COUNTER    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_NCCW_LO_RS_FEC_NCCW_LO_COUNTER(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_NCCW_HI  t_sz:8 ga:512, gw:512, ra:5, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_NCCW_HI(target) FA_REG(target,512U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_NCCW_HI_RS_FEC_NCCW_HI_COUNTER_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_NCCW_HI_RS_FEC_NCCW_HI_COUNTER_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_NCCW_HI_RS_FEC_NCCW_HI_COUNTER_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_LANEMAP  t_sz:8 ga:512, gw:512, ra:6, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_LANEMAP(target) FA_REG(target,512U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_3(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_3    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_3(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_2(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_2    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_2(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_1(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_1    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_1(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_LANEMAP_PMA_LANE_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR0_LO  t_sz:8 ga:512, gw:512, ra:10, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR0_LO(target) FA_REG(target,512U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR0_LO_RS_FEC_SYMBLERR0_LO_SYMBOL_ERRORS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR0_LO_RS_FEC_SYMBLERR0_LO_SYMBOL_ERRORS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR0_LO_RS_FEC_SYMBLERR0_LO_SYMBOL_ERRORS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR0_HI  t_sz:8 ga:512, gw:512, ra:11, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR0_HI(target) FA_REG(target,512U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR0_HI_RS_FEC_SYMBLERR0_HI_SYMBOL_ERROR_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR0_HI_RS_FEC_SYMBLERR0_HI_SYMBOL_ERROR_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR0_HI_RS_FEC_SYMBLERR0_HI_SYMBOL_ERROR_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR1_LO  t_sz:8 ga:512, gw:512, ra:12, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR1_LO(target) FA_REG(target,512U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR1_LO_RS_FEC_SYMBLERR1_LO_SYMBOL_ERRORS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR1_LO_RS_FEC_SYMBLERR1_LO_SYMBOL_ERRORS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR1_LO_RS_FEC_SYMBLERR1_LO_SYMBOL_ERRORS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR1_HI  t_sz:8 ga:512, gw:512, ra:13, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR1_HI(target) FA_REG(target,512U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR1_HI_RS_FEC_SYMBLERR1_HI_SYMBOL_ERROR_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR1_HI_RS_FEC_SYMBLERR1_HI_SYMBOL_ERROR_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR1_HI_RS_FEC_SYMBLERR1_HI_SYMBOL_ERROR_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR2_LO  t_sz:8 ga:512, gw:512, ra:14, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR2_LO(target) FA_REG(target,512U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR2_LO_RS_FEC_SYMBLERR2_LO_SYMBOL_ERRORS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR2_LO_RS_FEC_SYMBLERR2_LO_SYMBOL_ERRORS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR2_LO_RS_FEC_SYMBLERR2_LO_SYMBOL_ERRORS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR2_HI  t_sz:8 ga:512, gw:512, ra:15, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR2_HI(target) FA_REG(target,512U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR2_HI_RS_FEC_SYMBLERR2_HI_SYMBOL_ERROR_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR2_HI_RS_FEC_SYMBLERR2_HI_SYMBOL_ERROR_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR2_HI_RS_FEC_SYMBLERR2_HI_SYMBOL_ERROR_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR3_LO  t_sz:8 ga:512, gw:512, ra:16, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR3_LO(target) FA_REG(target,512U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR3_LO_RS_FEC_SYMBLERR3_LO_SYMBOL_ERRORS(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR3_LO_RS_FEC_SYMBLERR3_LO_SYMBOL_ERRORS    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR3_LO_RS_FEC_SYMBLERR3_LO_SYMBOL_ERRORS(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_SYMBLERR3_HI  t_sz:8 ga:512, gw:512, ra:17, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_SYMBLERR3_HI(target) FA_REG(target,512U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_SYMBLERR3_HI_RS_FEC_SYMBLERR3_HI_SYMBOL_ERROR_HI(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_SYMBLERR3_HI_RS_FEC_SYMBLERR3_HI_SYMBOL_ERROR_HI    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_SYMBLERR3_HI_RS_FEC_SYMBLERR3_HI_SYMBOL_ERROR_HI(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL  t_sz:8 ga:512, gw:512, ra:128, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL(target) FA_REG(target,512U,0U,0U,0U,128U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_STATUS(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_STATUS    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_STATUS(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH2_1LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH2_1LANE_MODE    VTSS_BIT(5U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH2_1LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH0_1LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH0_1LANE_MODE    VTSS_BIT(4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_CH0_1LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_ENABLE0(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_ENABLE0    VTSS_BIT(2U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_CONTROL_RS_FEC_ENABLE0(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

/* PCS25G_RSFEC_RS_FEC_VENDOR_INFO1  t_sz:8 ga:512, gw:512, ra:129, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1(target) FA_REG(target,512U,0U,0U,0U,129U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_DESKEW_EMPTY(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_DESKEW_EMPTY    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_DESKEW_EMPTY(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LL(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LL    VTSS_BIT(10U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LL(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DP_OVERFLOW(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DP_OVERFLOW    VTSS_BIT(9U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DP_OVERFLOW(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DP_OVERFLOW(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DP_OVERFLOW    VTSS_BIT(8U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DP_OVERFLOW(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DATAPATH_RESTART(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DATAPATH_RESTART    VTSS_BIT(7U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_TX_DATAPATH_RESTART(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DATAPATH_RESTART(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DATAPATH_RESTART    VTSS_BIT(6U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RX_DATAPATH_RESTART(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_MARKER_CHECK_RESTART(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_MARKER_CHECK_RESTART    VTSS_BIT(5U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_MARKER_CHECK_RESTART(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LH    VTSS_BIT(4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_FEC_ALIGN_STATUS_LH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RS_FEC_VENDOR_INFO1_AMPS_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RS_FEC_VENDOR_INFO1_AMPS_LOCK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO1_RS_FEC_VENDOR_INFO1_AMPS_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCS25G_RSFEC_RS_FEC_VENDOR_INFO2  t_sz:8 ga:512, gw:512, ra:130, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2(target) FA_REG(target,512U,0U,0U,0U,130U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_DECODER_WRITE_ERR(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_DECODER_WRITE_ERR    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_DECODER_WRITE_ERR(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_FEC_VENDOR_INFO2_AMPS_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_FEC_VENDOR_INFO2_AMPS_LOCK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_INFO2_RS_FEC_VENDOR_INFO2_AMPS_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* PCS25G_RSFEC_RS_FEC_VENDOR_REVISION  t_sz:8 ga:512, gw:512, ra:131, gc:1, rc:1  */
#define VTSS_PCS25G_RSFEC_RS_FEC_VENDOR_REVISION(target) FA_REG(target,512U,0U,0U,0U,131U,1U,1U)

#define VTSS_F_PCS25G_RSFEC_RS_FEC_VENDOR_REVISION_REVISION(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PCS25G_RSFEC_RS_FEC_VENDOR_REVISION_REVISION    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PCS25G_RSFEC_RS_FEC_VENDOR_REVISION_REVISION(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_DEV5G_MODES  t_sz:1 ga:0, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV5G_MODES FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE    VTSS_BIT(12U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D64_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE    VTSS_BIT(11U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D11_MODE(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE    VTSS_BIT(10U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D10_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D9_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D8_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D7_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D6_MODE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D5_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D4_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D3_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D2_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D1_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_DEV5G_MODES_DEV5G_D0_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_DEV10G_MODES  t_sz:1 ga:0, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV10G_MODES FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE    VTSS_BIT(11U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D55_MODE(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE    VTSS_BIT(10U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D54_MODE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D53_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D52_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D51_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D50_MODE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D49_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D48_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D15_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D14_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D13_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_DEV10G_MODES_DEV10G_D12_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_DEV25G_MODES  t_sz:1 ga:0, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_PORT_CONF_DEV25G_MODES FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D63_MODE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D62_MODE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D61_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D60_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D59_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D58_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D57_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_DEV25G_MODES_DEV25G_D56_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_QSGMII_ENA  t_sz:1 ga:0, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_PORT_CONF_QSGMII_ENA FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_11(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_11    VTSS_BIT(11U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_11(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_10(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_10    VTSS_BIT(10U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_10(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_9(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_9    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_9(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_8    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_7(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_7    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_7(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_6    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_5(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_4(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_3(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_2(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_QSGMII_ENA_QSGMII_ENA_0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_USGMII_ENA  t_sz:1 ga:0, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_PORT_CONF_USGMII_ENA FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_5(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_5    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_5(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_4(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_4    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_4(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_3(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_3    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_3(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_2(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_2    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_2(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_1    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USGMII_ENA_USGMII_ENA_0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USGMII_ENA_USGMII_ENA_0    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USGMII_ENA_USGMII_ENA_0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_USXGMII_ENA  t_sz:1 ga:0, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_PORT_CONF_USXGMII_ENA FA_REG(VTSS_TO_PORT_CONF,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_31(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_31    VTSS_BIT(31U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_31(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_30(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_30    VTSS_BIT(30U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_30(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_29(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_29    VTSS_BIT(29U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_29(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_28(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_28    VTSS_BIT(28U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_28(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_27(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_27    VTSS_BIT(27U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_27(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_26(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_26    VTSS_BIT(26U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_26(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_25(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_25    VTSS_BIT(25U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_25(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_24(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_24    VTSS_BIT(24U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_24(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_23(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_23    VTSS_BIT(23U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_23(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_22(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_22    VTSS_BIT(22U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_22(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_21(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_21    VTSS_BIT(21U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_21(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_20(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_20    VTSS_BIT(20U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_20(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_19(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_19    VTSS_BIT(19U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_19(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_18(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_18    VTSS_BIT(18U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_18(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_17(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_17    VTSS_BIT(17U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_17(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_16(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_16    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_16(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_15(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_15    VTSS_BIT(15U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_15(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_14(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_14    VTSS_BIT(14U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_14(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_13(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_13    VTSS_BIT(13U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_13(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_12(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_12    VTSS_BIT(12U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_12(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_11(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_11    VTSS_BIT(11U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_11(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_10(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_10    VTSS_BIT(10U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_10(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_9(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_7(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_6(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_5(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_4(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_3(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2    VTSS_BIT(2U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_2(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_ENA_USXGMII_ENA_0(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_QSGMII_CFG  t_sz:1 ga:6, gw:2, ra:0, gc:6, rc:1  */
#define VTSS_PORT_CONF_QSGMII_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,6U,gi,2U,0U,0U,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_FLIP_LANES    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_FLIP_LANES(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_SHYST_DIS    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_SHYST_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_E_DET_ENA    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_E_DET_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_QSGMII_CFG_USE_I1_ENA    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_QSGMII_CFG_USE_I1_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

/* PORT_CONF_QSGMII_STAT  t_sz:1 ga:6, gw:2, ra:1, gc:6, rc:1  */
#define VTSS_PORT_CONF_QSGMII_STAT(gi) FA_REG(VTSS_TO_PORT_CONF,6U,gi,2U,0U,1U,6U,1U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_SYNC_STAT_PORTS(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PORT_CONF_QSGMII_STAT_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PORT_CONF_QSGMII_STAT_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PORT_CONF_USGMII_CFG  t_sz:1 ga:18, gw:2, ra:0, gc:6, rc:1  */
#define VTSS_PORT_CONF_USGMII_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,18U,gi,2U,0U,0U,6U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_BYPASS_SCRAM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_BYPASS_SCRAM    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USGMII_CFG_BYPASS_SCRAM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_BYPASS_DESCRAM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_BYPASS_DESCRAM    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USGMII_CFG_BYPASS_DESCRAM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_FLIP_LANES(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_FLIP_LANES    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USGMII_CFG_FLIP_LANES(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_SHYST_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_SHYST_DIS    VTSS_BIT(6U)
#define VTSS_X_PORT_CONF_USGMII_CFG_SHYST_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_E_DET_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_E_DET_ENA    VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USGMII_CFG_E_DET_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_USE_I1_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_USE_I1_ENA    VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USGMII_CFG_USE_I1_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USGMII_CFG_QUAD_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USGMII_CFG_QUAD_MODE    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USGMII_CFG_QUAD_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* PORT_CONF_USGMII_STAT  t_sz:1 ga:18, gw:2, ra:1, gc:6, rc:1  */
#define VTSS_PORT_CONF_USGMII_STAT(gi) FA_REG(VTSS_TO_PORT_CONF,18U,gi,2U,0U,1U,6U,1U)

#define VTSS_F_PORT_CONF_USGMII_STAT_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_PORT_CONF_USGMII_STAT_SYNC_STAT    VTSS_BIT(16U)
#define VTSS_X_PORT_CONF_USGMII_STAT_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_PORT_CONF_USGMII_STAT_SYNC_STAT_PORTS(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_PORT_CONF_USGMII_STAT_SYNC_STAT_PORTS    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_PORT_CONF_USGMII_STAT_SYNC_STAT_PORTS(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_PORT_CONF_USGMII_STAT_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_PORT_CONF_USGMII_STAT_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_PORT_CONF_USGMII_STAT_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* PORT_CONF_USXGMII_CFG  t_sz:1 ga:30, gw:3, ra:0, gc:32, rc:1  */
#define VTSS_PORT_CONF_USXGMII_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,30U,gi,3U,0U,0U,32U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_03    VTSS_BIT(27U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_03(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_FLIP_PORT_12    VTSS_BIT(26U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_FLIP_PORT_12(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA    VTSS_BIT(25U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA    VTSS_BIT(24U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_FLIP_DATA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_SH_CNT_MAX    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_SH_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM    VTSS_BIT(9U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_SCRAM(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM    VTSS_BIT(8U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_BYPASS_DESCRAM(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN    VTSS_BIT(7U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_OOS_IDLE_GEN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_TX_ENA      VTSS_BIT(5U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_TX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_RX_ENA      VTSS_BIT(4U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_RX_ENA(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_PORT_CONF_USXGMII_CFG_NUM_PORTS    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_PORT_CONF_USXGMII_CFG_NUM_PORTS(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* PORT_CONF_USXGMII_AM_CFG  t_sz:1 ga:30, gw:3, ra:1, gc:32, rc:1  */
#define VTSS_PORT_CONF_USXGMII_AM_CFG(gi) FA_REG(VTSS_TO_PORT_CONF,30U,gi,3U,0U,1U,32U,1U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_SRC_CFG(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_FIRST_PORT(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_PORT_CONF_USXGMII_AM_CFG_AM_DISTANCE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* PORT_CONF_USXGMII_LFRF_SEQ  t_sz:1 ga:30, gw:3, ra:2, gc:32, rc:1  */
#define VTSS_PORT_CONF_USXGMII_LFRF_SEQ(gi) FA_REG(VTSS_TO_PORT_CONF,30U,gi,3U,0U,2U,32U,1U)

#define VTSS_F_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_PORT_CONF_USXGMII_LFRF_SEQ_LF_RF_SEQ_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* PORT_CONF_USXGMII_RX_STATUS  t_sz:1 ga:126, gw:2, ra:0, gc:32, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_STATUS(gi) FA_REG(VTSS_TO_PORT_CONF,126U,gi,2U,0U,0U,32U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_SYNC_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_STATUS_BLOCK_LOCK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* PORT_CONF_USXGMII_RX_ERR_STATUS  t_sz:1 ga:126, gw:2, ra:1, gc:32, rc:1  */
#define VTSS_PORT_CONF_USXGMII_RX_ERR_STATUS(gi) FA_REG(VTSS_TO_PORT_CONF,126U,gi,2U,0U,1U,32U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_CWM_PORTNO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY    VTSS_BIT(1U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_SYNC_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY    VTSS_BIT(0U)
#define VTSS_X_PORT_CONF_USXGMII_RX_ERR_STATUS_BLOCK_LOCK_LOST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_SWITCH_PORT_MODE  t_sz:1 ga:0, gw:85, ra:0, gc:1, rc:70  */
#define VTSS_QFWD_SWITCH_PORT_MODE(ri) FA_REG(VTSS_TO_QFWD,0U,0U,0U,ri,0U,1U,70U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_PORT_ENA    VTSS_BIT(19U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_PORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_ENCODE_BITFIELD(x,10U,9U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_FWD_URGENCY    VTSS_ENCODE_BITMASK(10U,9U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_FWD_URGENCY(x) VTSS_EXTRACT_BITFIELD(x,10U,9U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_YEL_RSRVD    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_YEL_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE    VTSS_BIT(5U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_INGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING    VTSS_BIT(4U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_IGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING    VTSS_BIT(3U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGR_NO_SHARING(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE    VTSS_BIT(2U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_DROP_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS    VTSS_BIT(1U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_EGRESS_RSRV_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE    VTSS_BIT(0U)
#define VTSS_X_QFWD_SWITCH_PORT_MODE_LEARNALL_MORE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FWD_CTRL  t_sz:1 ga:0, gw:85, ra:70, gc:1, rc:1  */
#define VTSS_QFWD_FWD_CTRL        FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE    VTSS_BIT(1U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_AFI_HANDSHAKE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QFWD_FWD_CTRL_FWD_ONECYC_ENA      VTSS_BIT(0U)
#define VTSS_X_QFWD_FWD_CTRL_FWD_ONECYC_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QFWD_FRAME_COPY_CFG  t_sz:1 ga:0, gw:85, ra:71, gc:1, rc:12  */
#define VTSS_QFWD_FRAME_COPY_CFG(ri) FA_REG(VTSS_TO_QFWD,0U,0U,0U,ri,71U,1U,12U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,7U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL    VTSS_ENCODE_BITMASK(6U,7U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_PORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,7U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_VAL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA    VTSS_BIT(2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_QOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QFWD_FRAME_COPY_CFG_FRMC_SP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QFWD_FWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:83, gc:1, rc:1  */
#define VTSS_QFWD_FWD_PRESS_DROP_CNT FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_FWD_PRESS_DROP_CNT_FWD_PRESS_DROP_CNT(x) (x)


/* QFWD_AFWD_PRESS_DROP_CNT  t_sz:1 ga:0, gw:85, ra:84, gc:1, rc:1  */
#define VTSS_QFWD_AFWD_PRESS_DROP_CNT FA_REG(VTSS_TO_QFWD,0U,0U,0U,0U,84U,1U,1U)

#define VTSS_F_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)
#define VTSS_M_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT    0xffffffffU
#define VTSS_X_QFWD_AFWD_PRESS_DROP_CNT_AFWD_PRESS_DROP_CNT(x) (x)


/* QRES_WRED_PROFILE  t_sz:1 ga:20480, gw:1, ra:0, gc:72, rc:1  */
#define VTSS_QRES_WRED_PROFILE(gi) FA_REG(VTSS_TO_QRES,20480U,gi,1U,0U,0U,72U,1U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_ENCODE_BITFIELD(x,11U,11U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_LOW      VTSS_ENCODE_BITMASK(11U,11U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_LOW(x)   VTSS_EXTRACT_BITFIELD(x,11U,11U)

#define VTSS_F_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QRES_WRED_PROFILE_WM_RED_HIGH     VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QRES_WRED_PROFILE_WM_RED_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QRES_WRED_GROUP  t_sz:1 ga:20552, gw:72, ra:0, gc:1, rc:70  */
#define VTSS_QRES_WRED_GROUP(ri)  FA_REG(VTSS_TO_QRES,20552U,0U,0U,ri,0U,1U,70U)

#define VTSS_F_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QRES_WRED_GROUP_WRED_GROUP        VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QRES_WRED_GROUP_WRED_GROUP(x)     VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QRES_RES_QOS_MODE  t_sz:1 ga:20552, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_QRES_RES_QOS_MODE    FA_REG(VTSS_TO_QRES,20552U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QRES_RES_QOS_MODE_RES_QOS_RSRVD    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QRES_RES_QOS_MODE_RES_QOS_RSRVD(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QRES_RES_DLB_OFFSET  t_sz:1 ga:20552, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_QRES_RES_DLB_OFFSET  FA_REG(VTSS_TO_QRES,20552U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_QRES_RES_DLB_OFFSET_RES_DLB_OFFS_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* QRES_RES_CFG  t_sz:1 ga:0, gw:4, ra:0, gc:5120, rc:1  */
#define VTSS_QRES_RES_CFG(gi)     FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,0U,5120U,1U)

#define VTSS_F_QRES_RES_CFG_WM_HIGH(x)           VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QRES_RES_CFG_WM_HIGH              VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QRES_RES_CFG_WM_HIGH(x)           VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QRES_RES_STAT  t_sz:1 ga:0, gw:4, ra:1, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT(gi)    FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,1U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_MAXUSE(x)           VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_QRES_RES_STAT_MAXUSE              VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_QRES_RES_STAT_MAXUSE(x)           VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* QRES_RES_STAT_CUR  t_sz:1 ga:0, gw:4, ra:2, gc:5120, rc:1  */
#define VTSS_QRES_RES_STAT_CUR(gi) FA_REG(VTSS_TO_QRES,0U,gi,4U,0U,2U,5120U,1U)

#define VTSS_F_QRES_RES_STAT_CUR_INUSE(x)        VTSS_ENCODE_BITFIELD(x,0U,21U)
#define VTSS_M_QRES_RES_STAT_CUR_INUSE           VTSS_ENCODE_BITMASK(0U,21U)
#define VTSS_X_QRES_RES_STAT_CUR_INUSE(x)        VTSS_EXTRACT_BITFIELD(x,0U,21U)

/* QSYS_EEE_CFG  t_sz:1 ga:0, gw:135, ra:0, gc:1, rc:65  */
#define VTSS_QSYS_EEE_CFG(ri)     FA_REG(VTSS_TO_QSYS,0U,0U,0U,ri,0U,1U,65U)

#define VTSS_F_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_CFG_EEE_FAST_QUEUES      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_CFG_EEE_FAST_QUEUES(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_EEE_THRES  t_sz:1 ga:0, gw:135, ra:65, gc:1, rc:1  */
#define VTSS_QSYS_EEE_THRES       FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_BYTES     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_BYTES(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_EEE_THRES_EEE_HIGH_FRAMES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_EEE_THRES_EEE_HIGH_FRAMES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_FRM_AGING  t_sz:1 ga:0, gw:135, ra:66, gc:1, rc:1  */
#define VTSS_QSYS_FRM_AGING       FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_FRM_AGING_MAX_AGE            VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_FRM_AGING_MAX_AGE(x)         VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_DP_MAP  t_sz:1 ga:0, gw:135, ra:67, gc:1, rc:1  */
#define VTSS_QSYS_DP_MAP          FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_QSYS_DP_MAP_DP(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_QSYS_DP_MAP_DP                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_QSYS_DP_MAP_DP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* QSYS_STAT_CFG  t_sz:1 ga:0, gw:135, ra:68, gc:1, rc:1  */
#define VTSS_QSYS_STAT_CFG        FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_STAT_CFG_STAT_RX_TAILDROP_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_IQUEUE_CFG  t_sz:1 ga:0, gw:135, ra:69, gc:1, rc:65  */
#define VTSS_QSYS_IQUEUE_CFG(ri)  FA_REG(VTSS_TO_QSYS,0U,0U,0U,ri,69U,1U,65U)

#define VTSS_F_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_QSYS_IQUEUE_CFG_CT_ENA            VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_QSYS_IQUEUE_CFG_CT_ENA(x)         VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* QSYS_DBG_UTIL  t_sz:1 ga:0, gw:135, ra:134, gc:1, rc:1  */
#define VTSS_QSYS_DBG_UTIL        FA_REG(VTSS_TO_QSYS,0U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_DBG_UTIL_DST_BY_MACADDR      VTSS_BIT(1U)
#define VTSS_X_QSYS_DBG_UTIL_DST_BY_MACADDR(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_DBG_UTIL_REWCMD_BY_MACADDR    VTSS_BIT(0U)
#define VTSS_X_QSYS_DBG_UTIL_REWCMD_BY_MACADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_EVENTS_CORE  t_sz:1 ga:135, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_EVENTS_CORE     FA_REG(VTSS_TO_QSYS,135U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FWR           VTSS_BIT(3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FWR(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_QSYS_EVENTS_CORE_EV_FDC           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_QSYS_EVENTS_CORE_EV_FDC(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* QSYS_PAUSE_CFG  t_sz:1 ga:136, gw:282, ra:0, gc:1, rc:70  */
#define VTSS_QSYS_PAUSE_CFG(ri)   FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,0U,1U,70U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_ENCODE_BITFIELD(x,14U,12U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_START        VTSS_ENCODE_BITMASK(14U,12U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_START(x)     VTSS_EXTRACT_BITFIELD(x,14U,12U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_STOP         VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_STOP(x)      VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_PAUSE_ENA          VTSS_BIT(1U)
#define VTSS_X_QSYS_PAUSE_CFG_PAUSE_ENA(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA    VTSS_BIT(0U)
#define VTSS_X_QSYS_PAUSE_CFG_AGGRESSIVE_TAILDROP_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_PAUSE_TOT_CFG  t_sz:1 ga:136, gw:282, ra:70, gc:1, rc:1  */
#define VTSS_QSYS_PAUSE_TOT_CFG   FA_REG(VTSS_TO_QSYS,136U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_ENCODE_BITFIELD(x,12U,12U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START    VTSS_ENCODE_BITMASK(12U,12U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x) VTSS_EXTRACT_BITFIELD(x,12U,12U)

#define VTSS_F_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x) VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_ATOP  t_sz:1 ga:136, gw:282, ra:71, gc:1, rc:70  */
#define VTSS_QSYS_ATOP(ri)        FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,71U,1U,70U)

#define VTSS_F_QSYS_ATOP_ATOP(x)                 VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_ATOP_ATOP                    VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_ATOP_ATOP(x)                 VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_FWD_PRESSURE  t_sz:1 ga:136, gw:282, ra:141, gc:1, rc:70  */
#define VTSS_QSYS_FWD_PRESSURE(ri) FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,141U,1U,70U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS    VTSS_BIT(0U)
#define VTSS_X_QSYS_FWD_PRESSURE_FWD_PRESSURE_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_ATOP_TOT_CFG  t_sz:1 ga:136, gw:282, ra:211, gc:1, rc:1  */
#define VTSS_QSYS_ATOP_TOT_CFG    FA_REG(VTSS_TO_QSYS,136U,0U,0U,0U,211U,1U,1U)

#define VTSS_F_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_QSYS_ATOP_TOT_CFG_ATOP_TOT        VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_QSYS_ATOP_TOT_CFG_ATOP_TOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* QSYS_PFC_CFG  t_sz:1 ga:136, gw:282, ra:212, gc:1, rc:70  */
#define VTSS_QSYS_PFC_CFG(ri)     FA_REG(VTSS_TO_QSYS,136U,0U,0U,ri,212U,1U,70U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_ENA           VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_PFC_CFG_TX_PFC_MODE          VTSS_BIT(0U)
#define VTSS_X_QSYS_PFC_CFG_TX_PFC_MODE(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_MMGT_PORT_VIEW  t_sz:1 ga:418, gw:12, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_VIEW  FA_REG(VTSS_TO_QSYS,418U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_QSYS_MMGT_PORT_VIEW_MMGT_PORT_VIEW(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* QSYS_MMGT_PORT_USE  t_sz:1 ga:418, gw:12, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_PORT_USE   FA_REG(VTSS_TO_QSYS,418U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_QSYS_MMGT_PORT_USE_MMGT_PORT_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_QSYS_MMGT_PORT_USE_MMGT_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* QSYS_MMGT_PRIO_USE  t_sz:1 ga:418, gw:12, ra:2, gc:1, rc:8  */
#define VTSS_QSYS_MMGT_PRIO_USE(ri) FA_REG(VTSS_TO_QSYS,418U,0U,0U,ri,2U,1U,8U)

#define VTSS_F_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_QSYS_MMGT_PRIO_USE_MMGT_PRIO_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* QSYS_MMGT_IQ_STAT  t_sz:1 ga:418, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_IQ_STAT    FA_REG(VTSS_TO_QSYS,418U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_QSYS_MMGT_IQ_STAT_MMGT_IQ_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* QSYS_MMGT_TAILDROP_CNT  t_sz:1 ga:418, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_QSYS_MMGT_TAILDROP_CNT FA_REG(VTSS_TO_QSYS,418U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_QSYS_MMGT_TAILDROP_CNT_MMGT_TAILDROP_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* QSYS_SOFDATA_STAT_SHR  t_sz:1 ga:430, gw:146, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_SOFDATA_STAT_SHR FA_REG(VTSS_TO_QSYS,430U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_SOFDATA_STAT_SHR_SOFDATA_SHR_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_SOFDATA_STAT  t_sz:1 ga:430, gw:146, ra:1, gc:1, rc:70  */
#define VTSS_QSYS_SOFDATA_STAT(ri) FA_REG(VTSS_TO_QSYS,430U,0U,0U,ri,1U,1U,70U)

#define VTSS_F_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_SOFDATA_STAT_SOFDATA_PORT_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_SOFDATA_CFG  t_sz:1 ga:430, gw:146, ra:71, gc:1, rc:70  */
#define VTSS_QSYS_SOFDATA_CFG(ri) FA_REG(VTSS_TO_QSYS,430U,0U,0U,ri,71U,1U,70U)

#define VTSS_F_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_SOFDATA_CFG_SOFDATA_WM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* QSYS_SOFDATA_WM_VAL  t_sz:1 ga:430, gw:146, ra:141, gc:1, rc:5  */
#define VTSS_QSYS_SOFDATA_WM_VAL(ri) FA_REG(VTSS_TO_QSYS,430U,0U,0U,ri,141U,1U,5U)

#define VTSS_F_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_QSYS_SOFDATA_WM_VAL_SOFDATA_WM_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* QSYS_CAL_AUTO  t_sz:1 ga:576, gw:10, ra:0, gc:1, rc:7  */
#define VTSS_QSYS_CAL_AUTO(ri)    FA_REG(VTSS_TO_QSYS,576U,0U,0U,ri,0U,1U,7U)

#define VTSS_F_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_QSYS_CAL_AUTO_CAL_AUTO            VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_QSYS_CAL_AUTO_CAL_AUTO(x)         VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* QSYS_CAL_SEQ  t_sz:1 ga:576, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ         FA_REG(VTSS_TO_QSYS,576U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_ENCODE_BITFIELD(x,15U,11U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_LEN          VTSS_ENCODE_BITMASK(15U,11U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_LEN(x)       VTSS_EXTRACT_BITFIELD(x,15U,11U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL      VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_CUR_VAL(x)   VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_ENCODE_BITFIELD(x,1U,7U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL      VTSS_ENCODE_BITMASK(1U,7U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,1U,7U)

#define VTSS_F_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_CAL_SEQ_PGM_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_SEQ_SEL_CFG  t_sz:1 ga:576, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_QSYS_CAL_SEQ_SEL_CFG FA_REG(VTSS_TO_QSYS,576U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_ENCODE_BITFIELD(x,12U,11U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST    VTSS_ENCODE_BITMASK(12U,11U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_FIRST(x) VTSS_EXTRACT_BITFIELD(x,12U,11U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_ENCODE_BITFIELD(x,1U,11U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST    VTSS_ENCODE_BITMASK(1U,11U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_LAST(x) VTSS_EXTRACT_BITFIELD(x,1U,11U)

#define VTSS_F_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH    VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_SEQ_SEL_CFG_CAL_SEQ_SWITCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CAL_CTRL  t_sz:1 ga:576, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_QSYS_CAL_CTRL        FA_REG(VTSS_TO_QSYS,576U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_ENCODE_BITFIELD(x,11U,4U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_MODE            VTSS_ENCODE_BITMASK(11U,4U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_MODE(x)         VTSS_EXTRACT_BITFIELD(x,11U,4U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_GRANT_RATE(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_CAL_CTRL_CAL_AUTO_ERROR      VTSS_BIT(0U)
#define VTSS_X_QSYS_CAL_CTRL_CAL_AUTO_ERROR(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_RAM_INIT  t_sz:1 ga:586, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_RAM_INIT        FA_REG(VTSS_TO_QSYS,586U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_INIT            VTSS_BIT(1U)
#define VTSS_X_QSYS_RAM_INIT_RAM_INIT(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_QSYS_RAM_INIT_RAM_CFG_HOOK        VTSS_BIT(0U)
#define VTSS_X_QSYS_RAM_INIT_RAM_CFG_HOOK(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* QSYS_CM_ADDR  t_sz:1 ga:587, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_QSYS_CM_ADDR         FA_REG(VTSS_TO_QSYS,587U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_QSYS_CM_ADDR_CM_ADDR(x)           (x)
#define VTSS_M_QSYS_CM_ADDR_CM_ADDR              0xffffffffU
#define VTSS_X_QSYS_CM_ADDR_CM_ADDR(x)           (x)


/* QSYS_CM_DATA_WR  t_sz:1 ga:587, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_WR      FA_REG(VTSS_TO_QSYS,587U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)
#define VTSS_M_QSYS_CM_DATA_WR_CM_DATA_WR        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_WR_CM_DATA_WR(x)     (x)


/* QSYS_CM_DATA_RD  t_sz:1 ga:587, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_QSYS_CM_DATA_RD      FA_REG(VTSS_TO_QSYS,587U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)
#define VTSS_M_QSYS_CM_DATA_RD_CM_DATA_RD        0xffffffffU
#define VTSS_X_QSYS_CM_DATA_RD_CM_DATA_RD(x)     (x)


/* QSYS_CM_OP  t_sz:1 ga:587, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_QSYS_CM_OP           FA_REG(VTSS_TO_QSYS,587U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_QSYS_CM_OP_CM_OP(x)               VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_QSYS_CM_OP_CM_OP                  VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_QSYS_CM_OP_CM_OP(x)               VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_OWN_UPSID  t_sz:1 ga:96816, gw:308, ra:0, gc:1, rc:3  */
#define VTSS_REW_OWN_UPSID(ri)    FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,0U,1U,3U)

#define VTSS_F_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_OWN_UPSID_OWN_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_OWN_UPSID_OWN_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_COMMON_CTRL  t_sz:1 ga:96816, gw:308, ra:3, gc:1, rc:1  */
#define VTSS_REW_COMMON_CTRL      FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV    VTSS_BIT(4U)
#define VTSS_X_REW_COMMON_CTRL_L3_CLR_VSTAX_DST_RSV(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT    VTSS_BIT(3U)
#define VTSS_X_REW_COMMON_CTRL_INVLD_W16_POP_CNT_FRM_ABORT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_COMMON_CTRL_FRM_CLR_PAD_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_COMMON_CTRL_FRM_CLR_PAD_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_COMMON_CTRL_RTAG_TPID_ENA     VTSS_BIT(1U)
#define VTSS_X_REW_COMMON_CTRL_RTAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_COMMON_CTRL_ETAG_TPID_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_COMMON_CTRL_ETAG_TPID_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IFH_CTRL  t_sz:1 ga:96816, gw:308, ra:4, gc:1, rc:65  */
#define VTSS_REW_IFH_CTRL(ri)     FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,4U,1U,65U)

#define VTSS_F_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_IFH_CTRL_KEEP_IFH_SEL         VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_IFH_CTRL_KEEP_IFH_SEL(x)      VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_IFH_CTRL_CPUVD  t_sz:1 ga:96816, gw:308, ra:69, gc:1, rc:1  */
#define VTSS_REW_IFH_CTRL_CPUVD   FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD    VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_REW_IFH_CTRL_CPUVD_KEEP_IFH_SEL_CPUVD(x) VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* REW_PORT_CTRL  t_sz:1 ga:96816, gw:308, ra:70, gc:1, rc:70  */
#define VTSS_REW_PORT_CTRL(ri)    FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,70U,1U,70U)

#define VTSS_F_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_ENCODE_BITFIELD(x,25U,7U)
#define VTSS_M_REW_PORT_CTRL_ES0_LPORT_NUM       VTSS_ENCODE_BITMASK(25U,7U)
#define VTSS_X_REW_PORT_CTRL_ES0_LPORT_NUM(x)    VTSS_EXTRACT_BITFIELD(x,25U,7U)

#define VTSS_F_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_STAT_INNER_ENA    VTSS_BIT(24U)
#define VTSS_X_REW_PORT_CTRL_PORT_STAT_INNER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_REW_PORT_CTRL_XTR_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_REW_PORT_CTRL_INJ_STAT_PIPELINE_PT(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA    VTSS_BIT(15U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MISC_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_ENCODE_BITFIELD(x,10U,5U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS    VTSS_ENCODE_BITMASK(10U,5U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_TPID_AWARE_DIS(x) VTSS_EXTRACT_BITFIELD(x,10U,5U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_PCP(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI    VTSS_BIT(6U)
#define VTSS_X_REW_PORT_CTRL_PORT_VOE_DEFAULT_DEI(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED    VTSS_BIT(3U)
#define VTSS_X_REW_PORT_CTRL_VSTAX2_MIRROR_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_PAD_ENA       VTSS_BIT(2U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_PAD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_HDR_ENA       VTSS_BIT(1U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_HDR_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_PORT_CTRL_VSTAX_STACK_GRP_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_RTAG_ETAG_CTRL  t_sz:1 ga:96816, gw:308, ra:140, gc:1, rc:70  */
#define VTSS_REW_RTAG_ETAG_CTRL(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,140U,1U,70U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_ENCODE_BITFIELD(x,3U,7U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_IPE_TBL        VTSS_ENCODE_BITMASK(3U,7U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_IPE_TBL(x)     VTSS_EXTRACT_BITFIELD(x,3U,7U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_ES0_ISDX_KEY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RTAG_ETAG_CTRL_KEEP_ETAG      VTSS_BIT(0U)
#define VTSS_X_REW_RTAG_ETAG_CTRL_KEEP_ETAG(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TPID_CFG  t_sz:1 ga:96816, gw:308, ra:210, gc:1, rc:3  */
#define VTSS_REW_TPID_CFG(ri)     FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,210U,1U,3U)

#define VTSS_F_REW_TPID_CFG_TPID_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TPID_CFG_TPID_VAL             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TPID_CFG_TPID_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_ES0_CTRL  t_sz:1 ga:96816, gw:308, ra:213, gc:1, rc:1  */
#define VTSS_REW_ES0_CTRL         FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,213U,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RT_FWD        VTSS_BIT(5U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RT_FWD(x)     VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_BY_RLEG          VTSS_BIT(4U)
#define VTSS_X_REW_ES0_CTRL_ES0_BY_RLEG(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_DPORT_ENA        VTSS_BIT(3U)
#define VTSS_X_REW_ES0_CTRL_ES0_DPORT_ENA(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_FRM_LBK_CFG      VTSS_BIT(2U)
#define VTSS_X_REW_ES0_CTRL_ES0_FRM_LBK_CFG(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_ES0_CTRL_ES0_VD2_ENCAP_ID_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_ES0_CTRL_ES0_LU_ENA           VTSS_BIT(0U)
#define VTSS_X_REW_ES0_CTRL_ES0_LU_ENA(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_CTRL  t_sz:1 ga:96816, gw:308, ra:214, gc:1, rc:1  */
#define VTSS_REW_MIP_CTRL         FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_HMO_SET_SHOT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_MIP_CTRL_MIP_CCM_INTERVAL_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_MIRROR_PROBE_CFG  t_sz:1 ga:96816, gw:308, ra:215, gc:1, rc:3  */
#define VTSS_REW_MIRROR_PROBE_CFG(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,215U,1U,3U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_ENCODE_BITFIELD(x,12U,7U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT    VTSS_ENCODE_BITMASK(12U,7U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_MIRROR_TX_PORT(x) VTSS_EXTRACT_BITFIELD(x,12U,7U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_ENCODE_BITFIELD(x,2U,10U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID    VTSS_ENCODE_BITMASK(2U,10U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_ENCAP_ID(x) VTSS_EXTRACT_BITFIELD(x,2U,10U)

#define VTSS_F_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIRROR_PROBE_CFG_REMOTE_MIRROR_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MIRROR_TAG_A_CFG  t_sz:1 ga:96816, gw:308, ra:218, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_A_CFG(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,218U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_A_CFG_TAG_A_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIRROR_TAG_B_CFG  t_sz:1 ga:96816, gw:308, ra:221, gc:1, rc:3  */
#define VTSS_REW_MIRROR_TAG_B_CFG(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,221U,1U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL    VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_VID_VAL(x) VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL    VTSS_BIT(4U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_DEI_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL    VTSS_BIT(3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MIRROR_TAG_B_CFG_TAG_B_PCP_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DP_MAP  t_sz:1 ga:96816, gw:308, ra:224, gc:1, rc:1  */
#define VTSS_REW_DP_MAP           FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_REW_DP_MAP_DP(x)                  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_REW_DP_MAP_DP                     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_REW_DP_MAP_DP(x)                  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* REW_DSCP_REMAP  t_sz:1 ga:96816, gw:308, ra:225, gc:1, rc:64  */
#define VTSS_REW_DSCP_REMAP(ri)   FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,225U,1U,64U)

#define VTSS_F_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_DSCP_REMAP_DSCP_REMAP         VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_DSCP_REMAP_DSCP_REMAP(x)      VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_RLEG_CFG_0  t_sz:1 ga:96816, gw:308, ra:289, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_0       FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,289U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_0_RLEG_MAC_LSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_0_RLEG_MAC_LSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_RLEG_CFG_1  t_sz:1 ga:96816, gw:308, ra:290, gc:1, rc:1  */
#define VTSS_REW_RLEG_CFG_1       FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,290U,1U,1U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_TYPE_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_REW_RLEG_CFG_1_RLEG_MAC_MSB       VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_REW_RLEG_CFG_1_RLEG_MAC_MSB(x)    VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* REW_CNT_CTRL  t_sz:1 ga:96816, gw:308, ra:291, gc:1, rc:1  */
#define VTSS_REW_CNT_CTRL         FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,291U,1U,1U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_ENCODE_BITFIELD(x,5U,7U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_PORT       VTSS_ENCODE_BITMASK(5U,7U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_PORT(x)    VTSS_EXTRACT_BITFIELD(x,5U,7U)

#define VTSS_F_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_CNT_CTRL_EVENT_CNT_ALL        VTSS_BIT(4U)
#define VTSS_X_REW_CNT_CTRL_EVENT_CNT_ALL(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_CNT_CTRL_VSTAX_STAT_ESDX_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA    VTSS_BIT(2U)
#define VTSS_X_REW_CNT_CTRL_STAT_CNT_FRM_ABORT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_CNT_CTRL_STAT_MODE(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CNT_CTRL_STAT_MODE            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CNT_CTRL_STAT_MODE(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_STICKY_EVENT_COUNT  t_sz:1 ga:96816, gw:308, ra:292, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_COUNT FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,292U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)
#define VTSS_M_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER    0xffffffffU
#define VTSS_X_REW_STICKY_EVENT_COUNT_STICKY_EVENT_COUNTER(x) (x)


/* REW_STICKY_EVENT_CNT_MASK_CFG  t_sz:1 ga:96816, gw:308, ra:293, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT_CNT_MASK_CFG FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,293U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_W16_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_REWRITE_OVERFLOW_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAGGED_VID0_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_PRIO_TAGGED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_MC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP6_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_IP4_UC_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REMAP_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_DSCP_REPLACE_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_INVLD_IFH_FOR_PTP_FRM_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ERROR_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_LINK_LAYER_ADDED_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_TAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_UNTAG_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_CNT_MASK_CFG_VLAN_POP_CNT_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_STICKY_EVENT  t_sz:1 ga:96816, gw:308, ra:294, gc:1, rc:1  */
#define VTSS_REW_STICKY_EVENT     FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,294U,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY    VTSS_BIT(16U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_W16_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY    VTSS_BIT(15U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY    VTSS_BIT(14U)
#define VTSS_X_REW_STICKY_EVENT_REWRITE_OVERFLOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY    VTSS_BIT(13U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAGGED_VID0_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY    VTSS_BIT(12U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_PRIO_TAGGED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_MC_STICKY    VTSS_BIT(11U)
#define VTSS_X_REW_STICKY_EVENT_IP6_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_MC_STICKY    VTSS_BIT(10U)
#define VTSS_X_REW_STICKY_EVENT_IP4_MC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP6_UC_STICKY    VTSS_BIT(9U)
#define VTSS_X_REW_STICKY_EVENT_IP6_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_STICKY_EVENT_IP4_UC_STICKY    VTSS_BIT(8U)
#define VTSS_X_REW_STICKY_EVENT_IP4_UC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REMAP_STICKY    VTSS_BIT(7U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_STICKY_EVENT_DSCP_REPLACE_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_STICKY_EVENT_DSCP_REPLACE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_STICKY_EVENT_INVLD_IFH_FOR_PTP_FRM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ERROR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_STICKY_EVENT_LINK_LAYER_ADDED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_TAG_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_TAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_UNTAG_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_UNTAG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_STICKY_EVENT_VLAN_POP_CNT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_CFG  t_sz:1 ga:96816, gw:308, ra:295, gc:1, rc:8  */
#define VTSS_REW_GCPU_CFG(ri)     FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,295U,1U,8U)

#define VTSS_F_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_ENCODE_BITFIELD(x,20U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_KEEP_IFH        VTSS_ENCODE_BITMASK(20U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_KEEP_IFH(x)     VTSS_EXTRACT_BITFIELD(x,20U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_DO_NOT_REW      VTSS_BIT(19U)
#define VTSS_X_REW_GCPU_CFG_GCPU_DO_NOT_REW(x)   VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_GCPU_CFG_GCPU_TAG_SEL         VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_GCPU_CFG_GCPU_TAG_SEL(x)      VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GCPU_CFG_GCPU_FWD_MODE        VTSS_BIT(16U)
#define VTSS_X_REW_GCPU_CFG_GCPU_FWD_MODE(x)     VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSPN           VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSPN(x)        VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_REW_GCPU_CFG_GCPU_UPSID           VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_REW_GCPU_CFG_GCPU_UPSID(x)        VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* REW_VSTAX_PORT_GRP_CFG  t_sz:1 ga:96816, gw:308, ra:303, gc:1, rc:2  */
#define VTSS_REW_VSTAX_PORT_GRP_CFG(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,303U,1U,2U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_ENCODE_BITFIELD(x,4U,5U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL    VTSS_ENCODE_BITMASK(4U,5U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_TTL(x) VTSS_EXTRACT_BITFIELD(x,4U,5U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA    VTSS_BIT(1U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_LRN_ALL_HP_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE    VTSS_BIT(0U)
#define VTSS_X_REW_VSTAX_PORT_GRP_CFG_VSTAX_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_GCPU_TAG_CFG  t_sz:1 ga:96816, gw:308, ra:305, gc:1, rc:2  */
#define VTSS_REW_GCPU_TAG_CFG(ri) FA_REG(VTSS_TO_REW,96816U,0U,0U,ri,305U,1U,2U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_TPID_SEL     VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_TPID_SEL(x)  VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_ENCODE_BITFIELD(x,5U,12U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_VID_VAL      VTSS_ENCODE_BITMASK(5U,12U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_VID_VAL(x)   VTSS_EXTRACT_BITFIELD(x,5U,12U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_DEI_VAL      VTSS_BIT(4U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_DEI_VAL(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_SEL      VTSS_BIT(3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_SEL(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_GCPU_TAG_CFG_TAG_PCP_VAL      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_GCPU_TAG_CFG_TAG_PCP_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MIP_STICKY_EVENT  t_sz:1 ga:96816, gw:308, ra:307, gc:1, rc:1  */
#define VTSS_REW_MIP_STICKY_EVENT FA_REG(VTSS_TO_REW,96816U,0U,0U,0U,307U,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY    VTSS_BIT(6U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_CCM_COPY_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY    VTSS_BIT(5U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY    VTSS_BIT(4U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LTM_REDIR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY    VTSS_BIT(3U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_RAPS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY    VTSS_BIT(2U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_GENERIC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY    VTSS_BIT(1U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_LBM_DA_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY    VTSS_BIT(0U)
#define VTSS_X_REW_MIP_STICKY_EVENT_MIP_MEL_CHK_FAIL_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MAP_VAL_A  t_sz:1 ga:49152, gw:2, ra:0, gc:4096, rc:1  */
#define VTSS_REW_MAP_VAL_A(gi)    FA_REG(VTSS_TO_REW,49152U,gi,2U,0U,0U,4096U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_A_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_A_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_A_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_A_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_A_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_A_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_A_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_A_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_A_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_A_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_A_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_A  t_sz:1 ga:49152, gw:2, ra:1, gc:4096, rc:1  */
#define VTSS_REW_MAP_LBL_A(gi)    FA_REG(VTSS_TO_REW,49152U,gi,2U,0U,1U,4096U,1U)

#define VTSS_F_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_A_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_A_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_MAP_VAL_B  t_sz:1 ga:57344, gw:2, ra:0, gc:4096, rc:1  */
#define VTSS_REW_MAP_VAL_B(gi)    FA_REG(VTSS_TO_REW,57344U,gi,2U,0U,0U,4096U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COLOR           VTSS_BIT(16U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COLOR(x)        VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_MAP_VAL_B_OAM_COSID           VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_MAP_VAL_B_OAM_COSID(x)        VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_MAP_VAL_B_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,10U,3U)
#define VTSS_M_REW_MAP_VAL_B_TC_VAL              VTSS_ENCODE_BITMASK(10U,3U)
#define VTSS_X_REW_MAP_VAL_B_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,10U,3U)

#define VTSS_F_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_ENCODE_BITFIELD(x,4U,6U)
#define VTSS_M_REW_MAP_VAL_B_DSCP_VAL            VTSS_ENCODE_BITMASK(4U,6U)
#define VTSS_X_REW_MAP_VAL_B_DSCP_VAL(x)         VTSS_EXTRACT_BITFIELD(x,4U,6U)

#define VTSS_F_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MAP_VAL_B_DEI_VAL             VTSS_BIT(3U)
#define VTSS_X_REW_MAP_VAL_B_DEI_VAL(x)          VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MAP_VAL_B_PCP_VAL             VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MAP_VAL_B_PCP_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_MAP_LBL_B  t_sz:1 ga:57344, gw:2, ra:1, gc:4096, rc:1  */
#define VTSS_REW_MAP_LBL_B(gi)    FA_REG(VTSS_TO_REW,57344U,gi,2U,0U,1U,4096U,1U)

#define VTSS_F_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_REW_MAP_LBL_B_LABEL_VAL           VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_REW_MAP_LBL_B_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* REW_PORT_VLAN_CFG  t_sz:1 ga:90112, gw:64, ra:0, gc:70, rc:1  */
#define VTSS_REW_PORT_VLAN_CFG(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,0U,70U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_PCP        VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_PCP(x)     VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_DEI        VTSS_BIT(12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_DEI(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_PORT_VLAN_CFG_PORT_VID        VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_PORT_VLAN_CFG_PORT_VID(x)     VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PCP_MAP_DE0  t_sz:1 ga:90112, gw:64, ra:1, gc:70, rc:8  */
#define VTSS_REW_PCP_MAP_DE0(gi,ri) FA_REG(VTSS_TO_REW,90112U,gi,64U,ri,1U,70U,8U)

#define VTSS_F_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE0_PCP_DE0           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE0_PCP_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PCP_MAP_DE1  t_sz:1 ga:90112, gw:64, ra:9, gc:70, rc:8  */
#define VTSS_REW_PCP_MAP_DE1(gi,ri) FA_REG(VTSS_TO_REW,90112U,gi,64U,ri,9U,70U,8U)

#define VTSS_F_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_PCP_MAP_DE1_PCP_DE1           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_PCP_MAP_DE1_PCP_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DEI_MAP_DE0  t_sz:1 ga:90112, gw:64, ra:17, gc:70, rc:8  */
#define VTSS_REW_DEI_MAP_DE0(gi,ri) FA_REG(VTSS_TO_REW,90112U,gi,64U,ri,17U,70U,8U)

#define VTSS_F_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE0_DEI_DE0           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE0_DEI_DE0(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_DEI_MAP_DE1  t_sz:1 ga:90112, gw:64, ra:25, gc:70, rc:8  */
#define VTSS_REW_DEI_MAP_DE1(gi,ri) FA_REG(VTSS_TO_REW,90112U,gi,64U,ri,25U,70U,8U)

#define VTSS_F_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DEI_MAP_DE1_DEI_DE1           VTSS_BIT(0U)
#define VTSS_X_REW_DEI_MAP_DE1_DEI_DE1(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_TAG_CTRL  t_sz:1 ga:90112, gw:64, ra:33, gc:70, rc:1  */
#define VTSS_REW_TAG_CTRL(gi)     FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,33U,70U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED    VTSS_BIT(13U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG_OBEY_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_REW_TAG_CTRL_TAG_CFG(x)           VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_CFG              VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_CFG(x)           VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_TPID_CFG         VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_TPID_CFG(x)      VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_REW_TAG_CTRL_TAG_VID_CFG          VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_REW_TAG_CTRL_TAG_VID_CFG(x)       VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_PCP_CFG          VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_PCP_CFG(x)       VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_TAG_CTRL_TAG_DEI_CFG          VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_TAG_CTRL_TAG_DEI_CFG(x)       VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_DSCP_MAP  t_sz:1 ga:90112, gw:64, ra:34, gc:70, rc:1  */
#define VTSS_REW_DSCP_MAP(gi)     FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,34U,70U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_UPDATE_ENA      VTSS_BIT(1U)
#define VTSS_X_REW_DSCP_MAP_DSCP_UPDATE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_DSCP_MAP_DSCP_REMAP_ENA       VTSS_BIT(0U)
#define VTSS_X_REW_DSCP_MAP_DSCP_REMAP_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_PTP_MODE_CFG  t_sz:1 ga:90112, gw:64, ra:35, gc:70, rc:2  */
#define VTSS_REW_PTP_MODE_CFG(gi,ri) FA_REG(VTSS_TO_REW,90112U,gi,64U,ri,35U,70U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_MODE_VAL     VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_MODE_VAL(x)  VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MODE_CFG_PTP_DOM_VAL      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MODE_CFG_PTP_DOM_VAL(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_MISC_CFG  t_sz:1 ga:90112, gw:64, ra:37, gc:70, rc:1  */
#define VTSS_REW_PTP_MISC_CFG(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,37U,70U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS    VTSS_BIT(4U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP6_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS    VTSS_BIT(3U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_UDP4_CSUM_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK    VTSS_BIT(2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_EDLY_CFG  t_sz:1 ga:90112, gw:64, ra:38, gc:70, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,38U,70U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)
#define VTSS_M_REW_PTP_EDLY_CFG_PTP_EDLY_VAL     0xffffffffU
#define VTSS_X_REW_PTP_EDLY_CFG_PTP_EDLY_VAL(x)  (x)


/* REW_PTP_EDLY_CFG1  t_sz:1 ga:90112, gw:64, ra:39, gc:70, rc:1  */
#define VTSS_REW_PTP_EDLY_CFG1(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,39U,70U,1U)

#define VTSS_F_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_EDLY_CFG1_PTP_EDLY_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY1_CFG  t_sz:1 ga:90112, gw:64, ra:40, gc:70, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,40U,70U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY1_CFG_PTP_IDLY1_VAL(x) (x)


/* REW_PTP_IDLY1_CFG1  t_sz:1 ga:90112, gw:64, ra:41, gc:70, rc:1  */
#define VTSS_REW_PTP_IDLY1_CFG1(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,41U,70U,1U)

#define VTSS_F_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY1_CFG1_PTP_IDLY1_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_IDLY2_CFG  t_sz:1 ga:90112, gw:64, ra:42, gc:70, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,42U,70U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)
#define VTSS_M_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL    0xffffffffU
#define VTSS_X_REW_PTP_IDLY2_CFG_PTP_IDLY2_VAL(x) (x)


/* REW_PTP_IDLY2_CFG1  t_sz:1 ga:90112, gw:64, ra:43, gc:70, rc:1  */
#define VTSS_REW_PTP_IDLY2_CFG1(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,43U,70U,1U)

#define VTSS_F_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_IDLY2_CFG1_PTP_IDLY2_VAL1(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_SMAC_LOW  t_sz:1 ga:90112, gw:64, ra:44, gc:70, rc:1  */
#define VTSS_REW_PTP_SMAC_LOW(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,44U,70U,1U)

#define VTSS_F_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)
#define VTSS_M_REW_PTP_SMAC_LOW_PTP_SMAC_LOW     0xffffffffU
#define VTSS_X_REW_PTP_SMAC_LOW_PTP_SMAC_LOW(x)  (x)


/* REW_PTP_SMAC_HIGH  t_sz:1 ga:90112, gw:64, ra:45, gc:70, rc:1  */
#define VTSS_REW_PTP_SMAC_HIGH(gi) FA_REG(VTSS_TO_REW,90112U,gi,64U,0U,45U,70U,1U)

#define VTSS_F_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MIP_CFG  t_sz:1 ga:65536, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MIP_CFG(gi)      FA_REG(VTSS_TO_REW,65536U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_REW_MIP_CFG_MEL_VAL(x)            VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_REW_MIP_CFG_MEL_VAL               VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_REW_MIP_CFG_MEL_VAL(x)            VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_REW_MIP_CFG_CCM_COPY_ENA          VTSS_BIT(18U)
#define VTSS_X_REW_MIP_CFG_CCM_COPY_ENA(x)       VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_REW_MIP_CFG_LBM_REDIR_ENA         VTSS_BIT(17U)
#define VTSS_X_REW_MIP_CFG_LBM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_MIP_CFG_LTM_REDIR_ENA         VTSS_BIT(16U)
#define VTSS_X_REW_MIP_CFG_LTM_REDIR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_MIP_CFG_RAPS_CFG(x)           VTSS_ENCODE_BITFIELD(x,14U,2U)
#define VTSS_M_REW_MIP_CFG_RAPS_CFG              VTSS_ENCODE_BITMASK(14U,2U)
#define VTSS_X_REW_MIP_CFG_RAPS_CFG(x)           VTSS_EXTRACT_BITFIELD(x,14U,2U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_REW_MIP_CFG_GENERIC_OPCODE_CFG    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_REW_MIP_CFG_GENERIC_OPCODE_CFG(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_MIP_CFG_CPU_MIP_QU            VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_MIP_CFG_CPU_MIP_QU(x)         VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MIP_CFG_PIPELINE_PT           VTSS_BIT(0U)
#define VTSS_X_REW_MIP_CFG_PIPELINE_PT(x)        VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_HMO_CTRL  t_sz:1 ga:65536, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_REW_CCM_HMO_CTRL(gi) FA_REG(VTSS_TO_REW,65536U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_INTERVAL     VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_INTERVAL(x)  VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA    VTSS_BIT(0U)
#define VTSS_X_REW_CCM_HMO_CTRL_CCM_COPY_ONCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_MIP_VID_CTRL  t_sz:1 ga:65536, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_REW_MIP_VID_CTRL(gi) FA_REG(VTSS_TO_REW,65536U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_ENCODE_BITFIELD(x,2U,12U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_VAL          VTSS_ENCODE_BITMASK(2U,12U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_VAL(x)       VTSS_EXTRACT_BITFIELD(x,2U,12U)

#define VTSS_F_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MIP_VID_CTRL_VID_SEL          VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MIP_VID_CTRL_VID_SEL(x)       VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LBM_MAC_HIGH  t_sz:1 ga:65536, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_REW_LBM_MAC_HIGH(gi) FA_REG(VTSS_TO_REW,65536U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LBM_MAC_HIGH_LBM_MAC_HIGH     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LBM_MAC_HIGH_LBM_MAC_HIGH(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LBM_MAC_LOW  t_sz:1 ga:65536, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_REW_LBM_MAC_LOW(gi)  FA_REG(VTSS_TO_REW,65536U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)
#define VTSS_M_REW_LBM_MAC_LOW_LBM_MAC_LOW       0xffffffffU
#define VTSS_X_REW_LBM_MAC_LOW_LBM_MAC_LOW(x)    (x)


/* REW_MAC_TBL_CFG  t_sz:1 ga:94720, gw:4, ra:0, gc:128, rc:1  */
#define VTSS_REW_MAC_TBL_CFG(gi)  FA_REG(VTSS_TO_REW,94720U,gi,4U,0U,0U,128U,1U)

#define VTSS_F_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_MAC_TBL_CFG_MAC_REPL_OFFSET_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_EACL_MAC_HIGH  t_sz:1 ga:94720, gw:4, ra:1, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_HIGH(gi) FA_REG(VTSS_TO_REW,94720U,gi,4U,0U,1U,128U,1U)

#define VTSS_F_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_EACL_MAC_HIGH_EACL_MAC_HIGH    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_EACL_MAC_HIGH_EACL_MAC_HIGH(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_EACL_MAC_LOW  t_sz:1 ga:94720, gw:4, ra:2, gc:128, rc:1  */
#define VTSS_REW_EACL_MAC_LOW(gi) FA_REG(VTSS_TO_REW,94720U,gi,4U,0U,2U,128U,1U)

#define VTSS_F_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)
#define VTSS_M_REW_EACL_MAC_LOW_EACL_MAC_LOW     0xffffffffU
#define VTSS_X_REW_EACL_MAC_LOW_EACL_MAC_LOW(x)  (x)


/* REW_COS_CTRL  t_sz:1 ga:32768, gw:4, ra:0, gc:4096, rc:3  */
#define VTSS_REW_COS_CTRL(gi,ri)  FA_REG(VTSS_TO_REW,32768U,gi,4U,ri,0U,4096U,3U)

#define VTSS_F_REW_COS_CTRL_COS_NXT(x)           VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_COS_CTRL_COS_NXT              VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_COS_CTRL_COS_NXT(x)           VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_PTP_CTRL_PTP_TWOSTEP_CTRL  t_sz:1 ga:94592, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_TWOSTEP_CTRL FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA    VTSS_BIT(12U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVWR_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_NXT    VTSS_BIT(11U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_NXT(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_VLD    VTSS_BIT(10U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_VLD(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_TX    VTSS_BIT(9U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_TX(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_PORT    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_STAMP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVFL    VTSS_BIT(0U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_CTRL_PTP_OVFL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_PTP_CTRL_PTP_TWOSTEP_STAMP  t_sz:1 ga:94592, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_TWOSTEP_STAMP FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_STAMP_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,30U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_STAMP_NSEC    VTSS_ENCODE_BITMASK(0U,30U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_STAMP_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,30U)

/* REW_PTP_CTRL_PTP_TWOSTEP_STAMP_SUBNS  t_sz:1 ga:94592, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_SUBNS FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PTP_CTRL_PTP_TWOSTEP_STAMP_SUBNS_STAMP_SUB_NSEC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PTP_CTRL_PTP_RSRV_NOT_ZERO  t_sz:1 ga:94592, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)
#define VTSS_M_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO    0xffffffffU
#define VTSS_X_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO_PTP_RSRV_NOT_ZERO(x) (x)


/* REW_PTP_CTRL_PTP_RSRV_NOT_ZERO1  t_sz:1 ga:94592, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO1 FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) (x)
#define VTSS_M_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1    0xffffffffU
#define VTSS_X_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO1_PTP_RSRV_NOT_ZERO1(x) (x)


/* REW_PTP_CTRL_PTP_RSRV_NOT_ZERO2  t_sz:1 ga:94592, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO2 FA_REG(VTSS_TO_REW,94592U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_REW_PTP_CTRL_PTP_RSRV_NOT_ZERO2_PTP_RSRV_NOT_ZERO2(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* REW_PTP_CTRL_PTP_GEN_STAMP_FMT  t_sz:1 ga:94592, gw:10, ra:6, gc:1, rc:4  */
#define VTSS_REW_PTP_CTRL_PTP_GEN_STAMP_FMT(ri) FA_REG(VTSS_TO_REW,94592U,0U,0U,ri,6U,1U,4U)

#define VTSS_F_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_ENCODE_BITFIELD(x,2U,5U)
#define VTSS_M_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_OFS    VTSS_ENCODE_BITMASK(2U,5U)
#define VTSS_X_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_OFS(x) VTSS_EXTRACT_BITFIELD(x,2U,5U)

#define VTSS_F_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_FMT    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_PTP_CTRL_PTP_GEN_STAMP_FMT_RT_FMT(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_MPLS_ENCAP_CFG  t_sz:1 ga:0, gw:32, ra:0, gc:1024, rc:1  */
#define VTSS_REW_MPLS_ENCAP_CFG(gi) FA_REG(VTSS_TO_REW,0U,gi,32U,0U,0U,1024U,1U)

#define VTSS_F_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_MPLS_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_MPLS_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_LL_DMAC_MSB  t_sz:1 ga:0, gw:32, ra:1, gc:1024, rc:1  */
#define VTSS_REW_LL_DMAC_MSB(gi)  FA_REG(VTSS_TO_REW,0U,gi,32U,0U,1U,1024U,1U)

#define VTSS_F_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_DMAC_MSB_DMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_DMAC_MSB_DMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_DMAC_LSB  t_sz:1 ga:0, gw:32, ra:2, gc:1024, rc:1  */
#define VTSS_REW_LL_DMAC_LSB(gi)  FA_REG(VTSS_TO_REW,0U,gi,32U,0U,2U,1024U,1U)

#define VTSS_F_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_DMAC_LSB_DMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_DMAC_LSB_DMAC_LSB(x)       (x)


/* REW_LL_SMAC_MSB  t_sz:1 ga:0, gw:32, ra:3, gc:1024, rc:1  */
#define VTSS_REW_LL_SMAC_MSB(gi)  FA_REG(VTSS_TO_REW,0U,gi,32U,0U,3U,1024U,1U)

#define VTSS_F_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_SMAC_MSB_SMAC_MSB          VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_SMAC_MSB_SMAC_MSB(x)       VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LL_SMAC_LSB  t_sz:1 ga:0, gw:32, ra:4, gc:1024, rc:1  */
#define VTSS_REW_LL_SMAC_LSB(gi)  FA_REG(VTSS_TO_REW,0U,gi,32U,0U,4U,1024U,1U)

#define VTSS_F_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)
#define VTSS_M_REW_LL_SMAC_LSB_SMAC_LSB          0xffffffffU
#define VTSS_X_REW_LL_SMAC_LSB_SMAC_LSB(x)       (x)


/* REW_LL_ETYPE  t_sz:1 ga:0, gw:32, ra:5, gc:1024, rc:1  */
#define VTSS_REW_LL_ETYPE(gi)     FA_REG(VTSS_TO_REW,0U,gi,32U,0U,5U,1024U,1U)

#define VTSS_F_REW_LL_ETYPE_ETYPE(x)             VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_LL_ETYPE_ETYPE                VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_LL_ETYPE_ETYPE(x)             VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_MPLS_LABEL_CFG  t_sz:1 ga:0, gw:32, ra:6, gc:1024, rc:1  */
#define VTSS_REW_MPLS_LABEL_CFG(gi) FA_REG(VTSS_TO_REW,0U,gi,32U,0U,6U,1024U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LABEL_CNT      VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LABEL_CNT(x)   VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_REW_MPLS_LABEL_CFG_CW_ENA         VTSS_BIT(3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_CW_ENA(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_MPLS_LABEL_CFG_LBL_SRC        VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_MPLS_LABEL_CFG_LBL_SRC(x)     VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_RSV_LABEL_CFG  t_sz:1 ga:0, gw:32, ra:7, gc:1024, rc:1  */
#define VTSS_REW_RSV_LABEL_CFG(gi) FA_REG(VTSS_TO_REW,0U,gi,32U,0U,7U,1024U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,3U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_TC_SEL      VTSS_ENCODE_BITMASK(2U,3U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_TC_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,3U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_POS     VTSS_BIT(1U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_POS(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RSV_LABEL_CFG_RSV_LBL_ENA     VTSS_BIT(0U)
#define VTSS_X_REW_RSV_LABEL_CFG_RSV_LBL_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CW_VAL  t_sz:1 ga:0, gw:32, ra:8, gc:1024, rc:1  */
#define VTSS_REW_CW_VAL(gi)       FA_REG(VTSS_TO_REW,0U,gi,32U,0U,8U,1024U,1U)

#define VTSS_F_REW_CW_VAL_CW_VAL(x)              (x)
#define VTSS_M_REW_CW_VAL_CW_VAL                 0xffffffffU
#define VTSS_X_REW_CW_VAL_CW_VAL(x)              (x)


/* REW_LABEL_VAL  t_sz:1 ga:0, gw:32, ra:9, gc:1024, rc:4  */
#define VTSS_REW_LABEL_VAL(gi,ri) FA_REG(VTSS_TO_REW,0U,gi,32U,ri,9U,1024U,4U)

#define VTSS_F_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_LABEL_VAL_LABEL_VAL           VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_LABEL_VAL_LABEL_VAL(x)        VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_LABEL_VAL_TC_VAL(x)           VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_LABEL_VAL_TC_VAL              VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_LABEL_VAL_TC_VAL(x)           VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_LABEL_VAL_SBIT_VAL            VTSS_BIT(8U)
#define VTSS_X_REW_LABEL_VAL_SBIT_VAL(x)         VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_LABEL_VAL_TTL_VAL(x)          VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_LABEL_VAL_TTL_VAL             VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_LABEL_VAL_TTL_VAL(x)          VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RSV_LABEL_VAL  t_sz:1 ga:0, gw:32, ra:13, gc:1024, rc:1  */
#define VTSS_REW_RSV_LABEL_VAL(gi) FA_REG(VTSS_TO_REW,0U,gi,32U,0U,13U,1024U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_ENCODE_BITFIELD(x,12U,20U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_LBL_VAL     VTSS_ENCODE_BITMASK(12U,20U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_LBL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,12U,20U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TC_VAL      VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TC_VAL(x)   VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_SBIT_VAL    VTSS_BIT(8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_SBIT_VAL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RSV_LABEL_VAL_RSV_TTL_VAL     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RSV_LABEL_VAL_RSV_TTL_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_MPLS_REMARK_CFG  t_sz:1 ga:0, gw:32, ra:14, gc:1024, rc:4  */
#define VTSS_REW_MPLS_REMARK_CFG(gi,ri) FA_REG(VTSS_TO_REW,0U,gi,32U,ri,14U,1024U,4U)

#define VTSS_F_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_LBL_SEL       VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_LBL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TC_SEL        VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TC_SEL(x)     VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_SBIT_SEL      VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_SBIT_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_MPLS_REMARK_CFG_TTL_SEL       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_MPLS_REMARK_CFG_TTL_SEL(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_CFG  t_sz:1 ga:0, gw:32, ra:18, gc:1024, rc:1  */
#define VTSS_REW_LL_TAG_CFG(gi)   FA_REG(VTSS_TO_REW,0U,gi,32U,0U,18U,1024U,1U)

#define VTSS_F_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_REW_LL_TAG_CFG_IFH_ENCAP_MODE     VTSS_BIT(2U)
#define VTSS_X_REW_LL_TAG_CFG_IFH_ENCAP_MODE(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_LL_TAG_CFG_TAG_CFG            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_LL_TAG_CFG_TAG_CFG(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_LL_TAG_VAL  t_sz:1 ga:0, gw:32, ra:19, gc:1024, rc:2  */
#define VTSS_REW_LL_TAG_VAL(gi,ri) FA_REG(VTSS_TO_REW,0U,gi,32U,ri,19U,1024U,2U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_TPID           VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_TPID(x)        VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_ENCODE_BITFIELD(x,4U,12U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_VID_VAL        VTSS_ENCODE_BITMASK(4U,12U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_VID_VAL(x)     VTSS_EXTRACT_BITFIELD(x,4U,12U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_PCP_VAL        VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_PCP_VAL(x)     VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_VAL_TAG_DEI_VAL        VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_VAL_TAG_DEI_VAL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_LL_TAG_REMARK_CFG  t_sz:1 ga:0, gw:32, ra:21, gc:1024, rc:2  */
#define VTSS_REW_LL_TAG_REMARK_CFG(gi,ri) FA_REG(VTSS_TO_REW,0U,gi,32U,ri,21U,1024U,2U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL    VTSS_BIT(7U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_VID_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_PCP_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_DEI_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL    VTSS_BIT(0U)
#define VTSS_X_REW_LL_TAG_REMARK_CFG_TAG_TPID_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IPV4_ENCAP_CFG  t_sz:1 ga:73728, gw:8, ra:0, gc:1024, rc:1  */
#define VTSS_REW_IPV4_ENCAP_CFG(gi) FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,0U,1024U,1U)

#define VTSS_F_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_IPV4_ENCAP_CFG_ENCAP_TYPE     VTSS_BIT(0U)
#define VTSS_X_REW_IPV4_ENCAP_CFG_ENCAP_TYPE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_IP_HDR_CFG  t_sz:1 ga:73728, gw:8, ra:1, gc:1024, rc:1  */
#define VTSS_REW_IP_HDR_CFG(gi)   FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,1U,1024U,1U)

#define VTSS_F_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_ENCODE_BITFIELD(x,20U,8U)
#define VTSS_M_REW_IP_HDR_CFG_IP_PROTOCOL        VTSS_ENCODE_BITMASK(20U,8U)
#define VTSS_X_REW_IP_HDR_CFG_IP_PROTOCOL(x)     VTSS_EXTRACT_BITFIELD(x,20U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DF(x)              VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_REW_IP_HDR_CFG_DF                 VTSS_BIT(19U)
#define VTSS_X_REW_IP_HDR_CFG_DF(x)              VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_REW_IP_HDR_CFG_ECN(x)             VTSS_ENCODE_BITFIELD(x,17U,2U)
#define VTSS_M_REW_IP_HDR_CFG_ECN                VTSS_ENCODE_BITMASK(17U,2U)
#define VTSS_X_REW_IP_HDR_CFG_ECN(x)             VTSS_EXTRACT_BITFIELD(x,17U,2U)

#define VTSS_F_REW_IP_HDR_CFG_TTL(x)             VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_REW_IP_HDR_CFG_TTL                VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_REW_IP_HDR_CFG_TTL(x)             VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_ENCODE_BITFIELD(x,3U,6U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_VAL           VTSS_ENCODE_BITMASK(3U,6U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_VAL(x)        VTSS_EXTRACT_BITFIELD(x,3U,6U)

#define VTSS_F_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_REW_IP_HDR_CFG_DSCP_SEL           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_REW_IP_HDR_CFG_DSCP_SEL(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* REW_GRE_PROTOCOL_CFG  t_sz:1 ga:73728, gw:8, ra:2, gc:1024, rc:1  */
#define VTSS_REW_GRE_PROTOCOL_CFG(gi) FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,2U,1024U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_ENA      VTSS_BIT(16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_ENA(x)   VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_GRE_PROTOCOL_CFG_GRE_PROTOCOL_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SIP_CFG  t_sz:1 ga:73728, gw:8, ra:3, gc:1024, rc:1  */
#define VTSS_REW_SIP_CFG(gi)      FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,3U,1024U,1U)

#define VTSS_F_REW_SIP_CFG_SIP(x)                (x)
#define VTSS_M_REW_SIP_CFG_SIP                   0xffffffffU
#define VTSS_X_REW_SIP_CFG_SIP(x)                (x)


/* REW_DIP_CFG  t_sz:1 ga:73728, gw:8, ra:4, gc:1024, rc:1  */
#define VTSS_REW_DIP_CFG(gi)      FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,4U,1024U,1U)

#define VTSS_F_REW_DIP_CFG_DIP(x)                (x)
#define VTSS_M_REW_DIP_CFG_DIP                   0xffffffffU
#define VTSS_X_REW_DIP_CFG_DIP(x)                (x)


/* REW_IRLEG_CFG  t_sz:1 ga:73728, gw:8, ra:5, gc:1024, rc:1  */
#define VTSS_REW_IRLEG_CFG(gi)    FA_REG(VTSS_TO_REW,73728U,gi,8U,0U,5U,1024U,1U)

#define VTSS_F_REW_IRLEG_CFG_IRLEG(x)            VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_REW_IRLEG_CFG_IRLEG               VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_REW_IRLEG_CFG_IRLEG(x)            VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* REW_RLEG_CTRL  t_sz:1 ga:97280, gw:1, ra:0, gc:511, rc:1  */
#define VTSS_REW_RLEG_CTRL(gi)    FA_REG(VTSS_TO_REW,97280U,gi,1U,0U,0U,511U,1U)

#define VTSS_F_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_ENCODE_BITFIELD(x,13U,9U)
#define VTSS_M_REW_RLEG_CTRL_DECAP_IRLEG         VTSS_ENCODE_BITMASK(13U,9U)
#define VTSS_X_REW_RLEG_CTRL_DECAP_IRLEG(x)      VTSS_EXTRACT_BITFIELD(x,13U,9U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED    VTSS_BIT(12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_VSTAX2_WAS_TAGGED(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_ENCODE_BITFIELD(x,0U,12U)
#define VTSS_M_REW_RLEG_CTRL_RLEG_EVID           VTSS_ENCODE_BITMASK(0U,12U)
#define VTSS_X_REW_RLEG_CTRL_RLEG_EVID(x)        VTSS_EXTRACT_BITFIELD(x,0U,12U)

/* REW_PTP_SEQ_NO  t_sz:1 ga:95232, gw:1024, ra:0, gc:1, rc:1024  */
#define VTSS_REW_PTP_SEQ_NO(ri)   FA_REG(VTSS_TO_REW,95232U,0U,0U,ri,0U,1U,1024U)

#define VTSS_F_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_PTP_SEQ_NO_PTP_SEQ_NO         VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_PTP_SEQ_NO_PTP_SEQ_NO(x)      VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_SRV_LM_CNT_LSB  t_sz:1 ga:81920, gw:1, ra:0, gc:8192, rc:1  */
#define VTSS_REW_SRV_LM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,81920U,gi,1U,0U,0U,8192U,1U)

#define VTSS_F_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_SRV_LM_CNT_LSB_SRV_LM_CNT_LSB(x) (x)


/* REW_PORT_LM_CNT_LSB  t_sz:1 ga:98304, gw:4, ra:0, gc:520, rc:1  */
#define VTSS_REW_PORT_LM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,98304U,gi,4U,0U,0U,520U,1U)

#define VTSS_F_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_LM_CNT_LSB_PORT_LM_CNT_LSB(x) (x)


/* REW_PORT_FRM_CNT_LSB  t_sz:1 ga:98304, gw:4, ra:1, gc:520, rc:1  */
#define VTSS_REW_PORT_FRM_CNT_LSB(gi) FA_REG(VTSS_TO_REW,98304U,gi,4U,0U,1U,520U,1U)

#define VTSS_F_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_FRM_CNT_LSB_PORT_FRM_CNT_LSB(x) (x)


/* REW_PORT_BYTE_CNT_MSB  t_sz:1 ga:98304, gw:4, ra:2, gc:520, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_MSB(gi) FA_REG(VTSS_TO_REW,98304U,gi,4U,0U,2U,520U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_PORT_BYTE_CNT_MSB_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_PORT_BYTE_CNT_LSB  t_sz:1 ga:98304, gw:4, ra:3, gc:520, rc:1  */
#define VTSS_REW_PORT_BYTE_CNT_LSB(gi) FA_REG(VTSS_TO_REW,98304U,gi,4U,0U,3U,520U,1U)

#define VTSS_F_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_PORT_BYTE_CNT_LSB_PORT_BYTE_CNT_LSB(x) (x)


/* REW_TEMP_CNT_REG  t_sz:1 ga:96256, gw:8, ra:0, gc:70, rc:1  */
#define VTSS_REW_TEMP_CNT_REG(gi) FA_REG(VTSS_TO_REW,96256U,gi,8U,0U,0U,70U,1U)

#define VTSS_F_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_REW_TEMP_CNT_REG_TEMP_CNT_VAL     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_REW_TEMP_CNT_REG_TEMP_CNT_VAL(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* REW_LM_CNT_FRAME  t_sz:1 ga:96256, gw:8, ra:1, gc:70, rc:1  */
#define VTSS_REW_LM_CNT_FRAME(gi) FA_REG(VTSS_TO_REW,96256U,gi,8U,0U,1U,70U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_SRV_CNT_FRM      VTSS_BIT(1U)
#define VTSS_X_REW_LM_CNT_FRAME_SRV_CNT_FRM(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_LM_CNT_FRAME_PATH_CNT_FRM     VTSS_BIT(0U)
#define VTSS_X_REW_LM_CNT_FRAME_PATH_CNT_FRM(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CCM_LM_INFO_REG  t_sz:1 ga:96256, gw:8, ra:2, gc:70, rc:1  */
#define VTSS_REW_CCM_LM_INFO_REG(gi) FA_REG(VTSS_TO_REW,96256U,gi,8U,0U,2U,70U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD    VTSS_BIT(11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_INFO_VLD(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX    VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_REW_CCM_LM_INFO_REG_CCM_LM_VOE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* REW_CCM_LM_TX_B_REG  t_sz:1 ga:96256, gw:8, ra:3, gc:70, rc:1  */
#define VTSS_REW_CCM_LM_TX_B_REG(gi) FA_REG(VTSS_TO_REW,96256U,gi,8U,0U,3U,70U,1U)

#define VTSS_F_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)
#define VTSS_M_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_TX_B_REG_CCM_LM_TX_B(x) (x)


/* REW_CCM_LM_RX_B_REG  t_sz:1 ga:96256, gw:8, ra:4, gc:70, rc:1  */
#define VTSS_REW_CCM_LM_RX_B_REG(gi) FA_REG(VTSS_TO_REW,96256U,gi,8U,0U,4U,70U,1U)

#define VTSS_F_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)
#define VTSS_M_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B    0xffffffffU
#define VTSS_X_REW_CCM_LM_RX_B_REG_CCM_LM_RX_B(x) (x)


/* REW_DM_PTP_DOMAIN_CFG  t_sz:1 ga:94602, gw:72, ra:0, gc:1, rc:65  */
#define VTSS_REW_DM_PTP_DOMAIN_CFG(ri) FA_REG(VTSS_TO_REW,94602U,0U,0U,ri,0U,1U,65U)

#define VTSS_F_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_DM_PTP_DOMAIN_CFG_PTP_DOMAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* REW_PTP_NTP_OFFSET_CFG  t_sz:1 ga:94602, gw:72, ra:65, gc:1, rc:3  */
#define VTSS_REW_PTP_NTP_OFFSET_CFG(ri) FA_REG(VTSS_TO_REW,94602U,0U,0U,ri,65U,1U,3U)

#define VTSS_F_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)
#define VTSS_M_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG    0xffffffffU
#define VTSS_X_REW_PTP_NTP_OFFSET_CFG_PTP_NTP_OFFSET_CFG(x) (x)


/* REW_RD_LAST_PORT_LM_CNT_LSB  t_sz:1 ga:94602, gw:72, ra:68, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_LM_CNT_LSB FA_REG(VTSS_TO_REW,94602U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_LM_CNT_LSB_RD_LAST_PORT_LM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_FRM_CNT_LSB  t_sz:1 ga:94602, gw:72, ra:69, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_FRM_CNT_LSB FA_REG(VTSS_TO_REW,94602U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_FRM_CNT_LSB_RD_LAST_PORT_FRM_CNT_LSB(x) (x)


/* REW_RD_LAST_PORT_BYTE_CNT_MSB  t_sz:1 ga:94602, gw:72, ra:70, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_MSB FA_REG(VTSS_TO_REW,94602U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_MSB_RD_LAST_PORT_BYTE_CNT_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* REW_RD_LAST_PORT_BYTE_CNT_LSB  t_sz:1 ga:94602, gw:72, ra:71, gc:1, rc:1  */
#define VTSS_REW_RD_LAST_PORT_BYTE_CNT_LSB FA_REG(VTSS_TO_REW,94602U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)
#define VTSS_M_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB    0xffffffffU
#define VTSS_X_REW_RD_LAST_PORT_BYTE_CNT_LSB_RD_LAST_PORT_BYTE_CNT_LSB(x) (x)


/* REW_RAM_INIT  t_sz:1 ga:94674, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_REW_RAM_INIT         FA_REG(VTSS_TO_REW,94674U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_REW_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_REW_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_REW_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* REW_CM_ADDR  t_sz:1 ga:94675, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_REW_CM_ADDR          FA_REG(VTSS_TO_REW,94675U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_REW_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_REW_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_REW_CM_ADDR_CM_ADDR(x)            (x)


/* REW_CM_DATA_WR  t_sz:1 ga:94675, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_WR       FA_REG(VTSS_TO_REW,94675U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_REW_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_REW_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* REW_CM_DATA_RD  t_sz:1 ga:94675, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_REW_CM_DATA_RD       FA_REG(VTSS_TO_REW,94675U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_REW_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_REW_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* REW_CM_OP  t_sz:1 ga:94675, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_REW_CM_OP            FA_REG(VTSS_TO_REW,94675U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_REW_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_REW_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_REW_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* IP_KRANEG_KR_PMD_CTRL  t_sz:20 ga:406, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_KR_PMD_CTRL(target) FA_REG(target,406U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_KR_PMD_CTRL_TR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_CTRL_TR_RESTART(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_CTRL_TR_RESTART    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_KR_PMD_CTRL_TR_RESTART(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_KR_PMD_STS  t_sz:20 ga:407, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_KR_PMD_STS(target) FA_REG(target,407U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_TR_FAIL(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_TR_FAIL      VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_TR_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_STPROT(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_STPROT       VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_STPROT(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_FRLOCK(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_FRLOCK       VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_FRLOCK(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_KR_PMD_STS_RCVR_RDY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_KR_PMD_STS_RCVR_RDY     VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_KR_PMD_STS_RCVR_RDY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_LP_COEF_UPD  t_sz:20 ga:408, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_COEF_UPD(target) FA_REG(target,408U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_COEF_UPD_LPCOEF(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_COEF_UPD_LPCOEF      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_COEF_UPD_LPCOEF(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_STS_RPT  t_sz:20 ga:409, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_STS_RPT(target) FA_REG(target,409U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_STS_RPT_LPSTAT(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_STS_RPT_LPSTAT       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_STS_RPT_LPSTAT(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_COEF_UPD  t_sz:20 ga:410, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_COEF_UPD(target) FA_REG(target,410U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_COEF_UPD_LDCOEF(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_COEF_UPD_LDCOEF      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_COEF_UPD_LDCOEF(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_STS_RPT  t_sz:20 ga:411, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_STS_RPT(target) FA_REG(target,411U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_STS_RPT_LDSTAT(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_STS_RPT_LDSTAT       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_STS_RPT_LDSTAT(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_CLK_EN  t_sz:20 ga:4352, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_CLK_EN(target) FA_REG(target,4352U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE    VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_GBOX_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_CSR_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE    VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_TX64_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE    VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_RX64_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_SYNC8B10B_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_CLK_EN_CLK_SYNC10G_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_TMR_HOLD  t_sz:20 ga:4353, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TMR_HOLD(target) FA_REG(target,4353U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TMR_HOLD_TMR_HOLD(x)    VTSS_ENCODE_BITFIELD(x,0U,11U)
#define VTSS_M_IP_KRANEG_TMR_HOLD_TMR_HOLD       VTSS_ENCODE_BITMASK(0U,11U)
#define VTSS_X_IP_KRANEG_TMR_HOLD_TMR_HOLD(x)    VTSS_EXTRACT_BITFIELD(x,0U,11U)

/* IP_KRANEG_TR_CFG0  t_sz:20 ga:4354, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_CFG0(target) FA_REG(target,4354U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_REM_RDY_THRESH(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_IP_KRANEG_TR_CFG0_REM_RDY_THRESH    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_IP_KRANEG_TR_CFG0_REM_RDY_THRESH(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG    VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_TR_CFG0_LPSVLD_INT_CFG(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_PRBS_SEL(x)     VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_IP_KRANEG_TR_CFG0_PRBS_SEL        VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_IP_KRANEG_TR_CFG0_PRBS_SEL(x)     VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_IP_KRANEG_TR_CFG0_PRBS_SEED(x)    VTSS_ENCODE_BITFIELD(x,6U,11U)
#define VTSS_M_IP_KRANEG_TR_CFG0_PRBS_SEED       VTSS_ENCODE_BITMASK(6U,11U)
#define VTSS_X_IP_KRANEG_TR_CFG0_PRBS_SEED(x)    VTSS_EXTRACT_BITFIELD(x,6U,11U)

#define VTSS_F_IP_KRANEG_TR_CFG0_RX_INV(x)       VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_RX_INV          VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_TR_CFG0_RX_INV(x)       VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_TR_CFG0_TX_INV(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_TR_CFG0_TX_INV          VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_TR_CFG0_TX_INV(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_FRCNT_BER  t_sz:20 ga:4355, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FRCNT_BER(target) FA_REG(target,4355U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FRCNT_BER_FRCNT_BER(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_FRCNT_BER_FRCNT_BER     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_FRCNT_BER_FRCNT_BER(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_TR_FRSENT  t_sz:20 ga:4356, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_FRSENT(target) FA_REG(target,4356U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_FRSENT_FRSENT(x)     (x)
#define VTSS_M_IP_KRANEG_TR_FRSENT_FRSENT        0xffffffffU
#define VTSS_X_IP_KRANEG_TR_FRSENT_FRSENT(x)     (x)


/* IP_KRANEG_TR_ERRCNT  t_sz:20 ga:4357, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_ERRCNT(target) FA_REG(target,4357U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_ERRCNT_ERRCNT(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_TR_ERRCNT_ERRCNT        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_TR_ERRCNT_ERRCNT(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_AN_CFG0  t_sz:20 ga:0, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_CFG0(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_RESET(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_RESET        VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_RESET(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_NPCTL(x)        VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_NPCTL           VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_AN_CFG0_NPCTL(x)        VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_ENABLE(x)    VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_ENABLE       VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_ENABLE(x)    VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG0_AN_RESTART(x)   VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG0_AN_RESTART      VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_CFG0_AN_RESTART(x)   VTSS_EXTRACT_BITFIELD(x,9U,1U)

/* IP_KRANEG_AN_STS0  t_sz:20 ga:1, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_STS0(target) FA_REG(target,1U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_PARDETFLT(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_PARDETFLT       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_STS0_PARDETFLT(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_NPSTAT(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_NPSTAT          VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_AN_STS0_NPSTAT(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_PG_RCVD(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_PG_RCVD         VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_STS0_PG_RCVD(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_COMPLETE(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_COMPLETE     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_COMPLETE(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_REM_FLT(x)      VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_REM_FLT         VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_STS0_REM_FLT(x)      VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_ABLE(x)      VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_ABLE         VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_ABLE(x)      VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_LINKSTAT(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_LINKSTAT        VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_AN_STS0_LINKSTAT(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_AN_STS0_AN_LP_ABLE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_AN_STS0_AN_LP_ABLE      VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_AN_STS0_AN_LP_ABLE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_LD_ADV0  t_sz:20 ga:16, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV0(target) FA_REG(target,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV0_ADV0(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV0_ADV0            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV0_ADV0(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_ADV1  t_sz:20 ga:16, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV1(target) FA_REG(target,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV1_ADV1(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV1_ADV1            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV1_ADV1(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_ADV2  t_sz:20 ga:16, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_ADV2(target) FA_REG(target,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_ADV2_ADV2(x)         VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_ADV2_ADV2            VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_ADV2_ADV2(x)         VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP0  t_sz:20 ga:19, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP0(target) FA_REG(target,19U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP0_ADV0(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP0_ADV0             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP0_ADV0(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP1  t_sz:20 ga:20, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP1(target) FA_REG(target,20U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP1_ADV1(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP1_ADV1             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP1_ADV1(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_BP2  t_sz:20 ga:21, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_BP2(target) FA_REG(target,21U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_BP2_ADV2(x)          VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_BP2_ADV2             VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_BP2_ADV2(x)          VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP0  t_sz:20 ga:22, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP0(target) FA_REG(target,22U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP0_NP0(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP0_NP0              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP0_NP0(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP1  t_sz:20 ga:22, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP1(target) FA_REG(target,22U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP1_NP1(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP1_NP1              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP1_NP1(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LD_NP2  t_sz:20 ga:22, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LD_NP2(target) FA_REG(target,22U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LD_NP2_NP2(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LD_NP2_NP2              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LD_NP2_NP2(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP0  t_sz:20 ga:25, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP0(target) FA_REG(target,25U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP0_NP0(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP0_NP0              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP0_NP0(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP1  t_sz:20 ga:25, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP1(target) FA_REG(target,25U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP1_NP1(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP1_NP1              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP1_NP1(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_LP_NP2  t_sz:20 ga:25, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_NP2(target) FA_REG(target,25U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_NP2_NP2(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_LP_NP2_NP2              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_LP_NP2_NP2(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_BP_ETH_STS  t_sz:20 ga:48, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_BP_ETH_STS(target) FA_REG(target,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR    VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_5G_KR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_2P5G_KX(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR    VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S    VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_25G_KR_S(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4    VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR4(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4    VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KR4(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4    VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_KP4(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10    VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_100G_CR10(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC    VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_RS_FEC(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4    VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_CR4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4    VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_40G_KR4(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_R_FEC(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR    VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4    VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_10G_KX4(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX    VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_NEG_1G_KX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE    VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_BP_ETH_STS_AN_BP_ABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_AN_CFG1  t_sz:20 ga:4096, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_CFG1(target) FA_REG(target,4096U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_AN_CFG1_RCV_16B_FOR_5G(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_TMR_DVDR(x)     VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_IP_KRANEG_AN_CFG1_TMR_DVDR        VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_TMR_DVDR(x)     VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_IP_KRANEG_AN_CFG1_ABDET_CLR(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_ABDET_CLR       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_AN_CFG1_ABDET_CLR(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR    VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_AN_CFG1_AN_SM_HIST_CLR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_TR_DISABLE(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_TR_DISABLE      VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_CFG1_TR_DISABLE(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_SYNC10G_SEL(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_SYNC10G_SEL     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_CFG1_SYNC10G_SEL(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL    VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_SYNC8B10B_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_CFG1_RATE(x)         VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_CFG1_RATE            VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_CFG1_RATE(x)         VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_BL_TMR  t_sz:20 ga:4112, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_BL_TMR(target) FA_REG(target,4112U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_BL_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_BL_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_BL_TMR_TMR(x)           (x)


/* IP_KRANEG_AW_TMR  t_sz:20 ga:4114, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AW_TMR(target) FA_REG(target,4114U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AW_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_AW_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_AW_TMR_TMR(x)           (x)


/* IP_KRANEG_LFLONG_TMR  t_sz:20 ga:4116, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LFLONG_TMR(target) FA_REG(target,4116U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LFLONG_TMR_TMR(x)       (x)
#define VTSS_M_IP_KRANEG_LFLONG_TMR_TMR          0xffffffffU
#define VTSS_X_IP_KRANEG_LFLONG_TMR_TMR(x)       (x)


/* IP_KRANEG_LFSHORT_TMR  t_sz:20 ga:4118, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LFSHORT_TMR(target) FA_REG(target,4118U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LFSHORT_TMR_TMR(x)      (x)
#define VTSS_M_IP_KRANEG_LFSHORT_TMR_TMR         0xffffffffU
#define VTSS_X_IP_KRANEG_LFSHORT_TMR_TMR(x)      (x)


/* IP_KRANEG_LP_TMR  t_sz:20 ga:4120, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_LP_TMR(target) FA_REG(target,4120U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_LP_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_LP_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_LP_TMR_TMR(x)           (x)


/* IP_KRANEG_TR_TMR  t_sz:20 ga:4122, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_TR_TMR(target) FA_REG(target,4122U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_TR_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_TR_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_TR_TMR_TMR(x)           (x)


/* IP_KRANEG_PD_TMR  t_sz:20 ga:4124, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_PD_TMR(target) FA_REG(target,4124U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_PD_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_PD_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_PD_TMR_TMR(x)           (x)


/* IP_KRANEG_WT_TMR  t_sz:20 ga:4132, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_WT_TMR(target) FA_REG(target,4132U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_WT_TMR_TMR(x)           VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_IP_KRANEG_WT_TMR_TMR              VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_IP_KRANEG_WT_TMR_TMR(x)           VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* IP_KRANEG_MW_TMR  t_sz:20 ga:4134, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_MW_TMR(target) FA_REG(target,4134U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_MW_TMR_TMR(x)           (x)
#define VTSS_M_IP_KRANEG_MW_TMR_TMR              0xffffffffU
#define VTSS_X_IP_KRANEG_MW_TMR_TMR(x)           (x)


/* IP_KRANEG_GEN0_TMR  t_sz:20 ga:4136, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_GEN0_TMR(target) FA_REG(target,4136U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_GEN0_TMR_TMR(x)         (x)
#define VTSS_M_IP_KRANEG_GEN0_TMR_TMR            0xffffffffU
#define VTSS_X_IP_KRANEG_GEN0_TMR_TMR(x)         (x)


/* IP_KRANEG_GEN1_TMR  t_sz:20 ga:4138, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_GEN1_TMR(target) FA_REG(target,4138U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_GEN1_TMR_TMR(x)         (x)
#define VTSS_M_IP_KRANEG_GEN1_TMR_TMR            0xffffffffU
#define VTSS_X_IP_KRANEG_GEN1_TMR_TMR(x)         (x)


/* IP_KRANEG_AN_HIST  t_sz:20 ga:4144, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_HIST(target) FA_REG(target,4144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_HIST_AN_SM_HIST(x)   VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_IP_KRANEG_AN_HIST_AN_SM_HIST      VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_IP_KRANEG_AN_HIST_AN_SM_HIST(x)   VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* IP_KRANEG_AN_SM  t_sz:20 ga:4145, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_SM(target) FA_REG(target,4145U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_SM_ABDET_CNT(x)      VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_IP_KRANEG_AN_SM_ABDET_CNT         VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_IP_KRANEG_AN_SM_ABDET_CNT(x)      VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_IP_KRANEG_AN_SM_AN_SM(x)          VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_SM_AN_SM             VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_SM_AN_SM(x)          VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_AN_STS1  t_sz:20 ga:4146, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_AN_STS1(target) FA_REG(target,4146U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_KR_ACTV(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_KR_ACTV         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_AN_STS1_KR_ACTV(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_SYNC8B10B(x)    VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_SYNC8B10B       VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_AN_STS1_SYNC8B10B(x)    VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_SYNC10G(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_SYNC10G         VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_AN_STS1_SYNC10G(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_NONCE_MATCH(x)  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_NONCE_MATCH     VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_AN_STS1_NONCE_MATCH(x)  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_INCP_LINK(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_AN_STS1_INCP_LINK       VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_AN_STS1_INCP_LINK(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_AN_STS1_LINK_HCD(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_AN_STS1_LINK_HCD        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_AN_STS1_LINK_HCD(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_FW_MSG  t_sz:20 ga:4160, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FW_MSG(target) FA_REG(target,4160U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_TR_DONE(x)       VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_TR_DONE          VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_FW_MSG_TR_DONE(x)       VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_LDCOEF_VLD(x)    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_LDCOEF_VLD       VTSS_BIT(3U)
#define VTSS_X_IP_KRANEG_FW_MSG_LDCOEF_VLD(x)    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_LDSTAT_VLD(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_LDSTAT_VLD       VTSS_BIT(2U)
#define VTSS_X_IP_KRANEG_FW_MSG_LDSTAT_VLD(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_NP_LOADED(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_NP_LOADED        VTSS_BIT(1U)
#define VTSS_X_IP_KRANEG_FW_MSG_NP_LOADED(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_IP_KRANEG_FW_MSG_RATE_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_IP_KRANEG_FW_MSG_RATE_DONE        VTSS_BIT(0U)
#define VTSS_X_IP_KRANEG_FW_MSG_RATE_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* IP_KRANEG_FW_REQ  t_sz:20 ga:4161, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_FW_REQ(target) FA_REG(target,4161U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_BER_EN(x)        VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_BER_EN           VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_FW_REQ_BER_EN(x)        VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_GEN1_TMR_START(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_GEN1_TMR_START    VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_FW_REQ_GEN1_TMR_START(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_GEN0_TMR_START(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_GEN0_TMR_START    VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_FW_REQ_GEN0_TMR_START(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_WT_START(x)      VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_WT_START         VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_FW_REQ_WT_START(x)      VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_FW_REQ_MW_START(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_FW_REQ_MW_START         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_FW_REQ_MW_START(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* IP_KRANEG_IRQ_VEC  t_sz:20 ga:4162, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_IRQ_VEC(target) FA_REG(target,4162U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_KR_ACTV(x)      VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_KR_ACTV         VTSS_BIT(29U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_KR_ACTV(x)      VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LPSVALID(x)     VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LPSVALID        VTSS_BIT(28U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LPSVALID(x)     VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LPCVALID(x)     VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LPCVALID        VTSS_BIT(27U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LPCVALID(x)     VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_WT_DONE(x)      VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_WT_DONE         VTSS_BIT(26U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_WT_DONE(x)      VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_MW_DONE(x)      VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_MW_DONE         VTSS_BIT(25U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_MW_DONE(x)      VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_BER_BUSY_0(x)   VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_BER_BUSY_0      VTSS_BIT(24U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_BER_BUSY_0(x)   VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_BER_BUSY_1(x)   VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_BER_BUSY_1      VTSS_BIT(23U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_BER_BUSY_1(x)   VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_REM_RDY_0(x)    VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_REM_RDY_0       VTSS_BIT(22U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_REM_RDY_0(x)    VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_REM_RDY_1(x)    VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_REM_RDY_1       VTSS_BIT(21U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_REM_RDY_1(x)    VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_FRLOCK_0(x)     VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_FRLOCK_0        VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_FRLOCK_0(x)     VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_FRLOCK_1(x)     VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_FRLOCK_1        VTSS_BIT(19U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_FRLOCK_1(x)     VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_DME_VIOL_0(x)   VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_DME_VIOL_0      VTSS_BIT(18U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_DME_VIOL_0(x)   VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_DME_VIOL_1(x)   VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_DME_VIOL_1      VTSS_BIT(17U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_DME_VIOL_1(x)   VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE    VTSS_BIT(16U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_XMIT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_TRAIN(x)     VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_TRAIN        VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_TRAIN(x)     VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_RATE_DET(x)  VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_RATE_DET     VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_RATE_DET(x)  VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_CMPL_ACK(x)     VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_CMPL_ACK        VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_CMPL_ACK(x)     VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_GOOD(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_GOOD         VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_GOOD(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_LINK_FAIL(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_LINK_FAIL       VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_LINK_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_ABD_FAIL(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_ABD_FAIL        VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_ABD_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_ACK_FAIL(x)     VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_ACK_FAIL        VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_ACK_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_NP_FAIL(x)      VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_NP_FAIL         VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_NP_FAIL(x)      VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_NP_RX(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_NP_RX           VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_NP_RX(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_INCP_LINK(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_INCP_LINK       VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_INCP_LINK(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_GEN0_DONE(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_GEN0_DONE       VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_GEN0_DONE(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_GEN1_DONE(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_GEN1_DONE       VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_GEN1_DONE(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_IRQ_VEC_AN_RATE(x)      VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_IRQ_VEC_AN_RATE         VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_IRQ_VEC_AN_RATE(x)      VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* IP_KRANEG_IRQ_MASK  t_sz:20 ga:4163, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_IP_KRANEG_IRQ_MASK(target) FA_REG(target,4163U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_KR_ACTV(x)     VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_KR_ACTV        VTSS_BIT(29U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_KR_ACTV(x)     VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LPSVALID(x)    VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LPSVALID       VTSS_BIT(28U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LPSVALID(x)    VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LPCVALID(x)    VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LPCVALID       VTSS_BIT(27U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LPCVALID(x)    VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_WT_DONE(x)     VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_WT_DONE        VTSS_BIT(26U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_WT_DONE(x)     VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_MW_DONE(x)     VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_MW_DONE        VTSS_BIT(25U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_MW_DONE(x)     VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_BER_BUSY_0(x)  VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_BER_BUSY_0     VTSS_BIT(24U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_BER_BUSY_0(x)  VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_BER_BUSY_1(x)  VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_BER_BUSY_1     VTSS_BIT(23U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_BER_BUSY_1(x)  VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_REM_RDY_0(x)   VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_REM_RDY_0      VTSS_BIT(22U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_REM_RDY_0(x)   VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_REM_RDY_1(x)   VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_REM_RDY_1      VTSS_BIT(21U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_REM_RDY_1(x)   VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_FRLOCK_0(x)    VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_FRLOCK_0       VTSS_BIT(20U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_FRLOCK_0(x)    VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_FRLOCK_1(x)    VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_FRLOCK_1       VTSS_BIT(19U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_FRLOCK_1(x)    VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_DME_VIOL_0(x)  VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_DME_VIOL_0     VTSS_BIT(18U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_DME_VIOL_0(x)  VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_DME_VIOL_1(x)  VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_DME_VIOL_1     VTSS_BIT(17U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_DME_VIOL_1(x)  VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE    VTSS_BIT(16U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_XMIT_DISABLE(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_TRAIN(x)    VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_TRAIN       VTSS_BIT(15U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_TRAIN(x)    VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_RATE_DET(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_RATE_DET    VTSS_BIT(14U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_RATE_DET(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_CMPL_ACK(x)    VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_CMPL_ACK       VTSS_BIT(13U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_CMPL_ACK(x)    VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_GOOD(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_GOOD        VTSS_BIT(12U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_GOOD(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_LINK_FAIL(x)   VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_LINK_FAIL      VTSS_BIT(11U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_LINK_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_ABD_FAIL(x)    VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_ABD_FAIL       VTSS_BIT(10U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_ABD_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_ACK_FAIL(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_ACK_FAIL       VTSS_BIT(9U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_ACK_FAIL(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_NP_FAIL(x)     VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_NP_FAIL        VTSS_BIT(8U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_NP_FAIL(x)     VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_NP_RX(x)       VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_NP_RX          VTSS_BIT(7U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_NP_RX(x)       VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_INCP_LINK(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_INCP_LINK      VTSS_BIT(6U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_INCP_LINK(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_GEN0_DONE(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_GEN0_DONE      VTSS_BIT(5U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_GEN0_DONE(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_GEN1_DONE(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_GEN1_DONE      VTSS_BIT(4U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_GEN1_DONE(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_IP_KRANEG_IRQ_MASK_AN_RATE(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_IP_KRANEG_IRQ_MASK_AN_RATE        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_IP_KRANEG_IRQ_MASK_AN_RATE(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_00  t_sz:25 ga:0, gw:72, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_00(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_00_R_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_01  t_sz:25 ga:0, gw:72, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_01(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_STR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_RXDET_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_02  t_sz:25 ga:0, gw:72, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_02(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_TAP_ADV_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY2(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_DLY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_MAIN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_02_CFG_EN_ADV(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_03  t_sz:25 ga:0, gw:72, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_03(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_03_CFG_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_04  t_sz:25 ga:0, gw:72, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_04(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_05  t_sz:25 ga:0, gw:72, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_05(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_06  t_sz:25 ga:0, gw:72, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_06(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_EN_PREEMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_CML(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_CLK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_06_CFG_PD_DRIVER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_07  t_sz:25 ga:0, gw:72, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_07(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_PU(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_07_CFG_RX_REG_BYP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_08  t_sz:25 ga:0, gw:72, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_08(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_08_CFG_CTLE_NEGC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_08_CFG_BYP_OC_CLK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_09  t_sz:25 ga:0, gw:72, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_09(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_09_CFG_EN_HYS_SQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_0A  t_sz:25 ga:0, gw:72, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0A(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_0B  t_sz:25 ga:0, gw:72, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0B(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_PD_CTLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_0C  t_sz:25 ga:0, gw:72, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0C(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_RX_LS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0C_CFG_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_0D  t_sz:25 ga:0, gw:72, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0D(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0D_CFG_EQR_BYP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_0E  t_sz:25 ga:0, gw:72, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0E(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_TXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_RXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_0F  t_sz:25 ga:0, gw:72, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_0F(target) FA_REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_10  t_sz:25 ga:0, gw:72, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_10(target) FA_REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_11  t_sz:25 ga:0, gw:72, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_11(target) FA_REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_12  t_sz:25 ga:0, gw:72, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_12(target) FA_REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_13  t_sz:25 ga:0, gw:72, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_13(target) FA_REG(target,0U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_CDRCK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_PHID_1T(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_13_CFG_DCDR_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_14  t_sz:25 ga:0, gw:72, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_14(target) FA_REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_15  t_sz:25 ga:0, gw:72, ra:21, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_15(target) FA_REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_16  t_sz:25 ga:0, gw:72, ra:22, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_16(target) FA_REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_17  t_sz:25 ga:0, gw:72, ra:23, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_17(target) FA_REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_18  t_sz:25 ga:0, gw:72, ra:24, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_18(target) FA_REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_HOLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_18_CFG_PI_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_19  t_sz:25 ga:0, gw:72, ra:25, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_19(target) FA_REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_19_CFG_PI_OFFSET_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_1A  t_sz:25 ga:0, gw:72, ra:26, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1A(target) FA_REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_FLOOP_STEPS_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_STEPS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_DFE_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_1B  t_sz:25 ga:0, gw:72, ra:27, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1B(target) FA_REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1B_CFG_VCM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_1C  t_sz:25 ga:0, gw:72, ra:28, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1C(target) FA_REG(target,0U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_1D  t_sz:25 ga:0, gw:72, ra:29, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1D(target) FA_REG(target,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1D_CFG_DFE_BYP_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_1E  t_sz:25 ga:0, gw:72, ra:30, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1E(target) FA_REG(target,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_1F  t_sz:25 ga:0, gw:72, ra:31, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_1F(target) FA_REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_20  t_sz:25 ga:0, gw:72, ra:32, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_20(target) FA_REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_21  t_sz:25 ga:0, gw:72, ra:33, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_21(target) FA_REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_22  t_sz:25 ga:0, gw:72, ra:34, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_22(target) FA_REG(target,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_23  t_sz:25 ga:0, gw:72, ra:35, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_23(target) FA_REG(target,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_ERRAMP_PD(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFECK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_EN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_23_CFG_DFE_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_24  t_sz:25 ga:0, gw:72, ra:36, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_24(target) FA_REG(target,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_25  t_sz:25 ga:0, gw:72, ra:37, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_25(target) FA_REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_26  t_sz:25 ga:0, gw:72, ra:38, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_26(target) FA_REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_27  t_sz:25 ga:0, gw:72, ra:39, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_27(target) FA_REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_28  t_sz:25 ga:0, gw:72, ra:40, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_28(target) FA_REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_29  t_sz:25 ga:0, gw:72, ra:41, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_29(target) FA_REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_2A  t_sz:25 ga:0, gw:72, ra:42, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2A(target) FA_REG(target,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_2B  t_sz:25 ga:0, gw:72, ra:43, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2B(target) FA_REG(target,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ADD_VOLT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_FOM_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2B_CFG_ISCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_2C  t_sz:25 ga:0, gw:72, ra:44, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2C(target) FA_REG(target,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_2D  t_sz:25 ga:0, gw:72, ra:45, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2D(target) FA_REG(target,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_2E  t_sz:25 ga:0, gw:72, ra:46, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2E(target) FA_REG(target,0U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2E_CFG_OS_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_2F  t_sz:25 ga:0, gw:72, ra:47, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_2F(target) FA_REG(target,0U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_30  t_sz:25 ga:0, gw:72, ra:48, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_30(target) FA_REG(target,0U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_30_CFG_SUMMER_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_31  t_sz:25 ga:0, gw:72, ra:49, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_31(target) FA_REG(target,0U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_R50_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_RSTN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_31_CFG_PI_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_32  t_sz:25 ga:0, gw:72, ra:50, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_32(target) FA_REG(target,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_33  t_sz:25 ga:0, gw:72, ra:51, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_33(target) FA_REG(target,0U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_34  t_sz:25 ga:0, gw:72, ra:52, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_34(target) FA_REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_HIZ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_HIZ    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_HIZ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_DIS_SQ(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_PD_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_34_CFG_RXTERM_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_35  t_sz:25 ga:0, gw:72, ra:53, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_35(target) FA_REG(target,0U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_35_CFG_RXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_35_CFG_TXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_36  t_sz:25 ga:0, gw:72, ra:54, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_36(target) FA_REG(target,0U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SETB(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PRBS_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_EID_LP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_36_CFG_PREDRV_SLEWRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_37  t_sz:25 ga:0, gw:72, ra:55, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_37(target) FA_REG(target,0U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_IP_PRE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_TXSWING_HALF(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_38  t_sz:25 ga:0, gw:72, ra:56, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_38(target) FA_REG(target,0U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_38_CFG_RXFILT_Z_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_38_CFG_TACC_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_39  t_sz:25 ga:0, gw:72, ra:57, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_39(target) FA_REG(target,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_39_CFG_RX_SSC_LH(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_3A  t_sz:25 ga:0, gw:72, ra:58, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3A(target) FA_REG(target,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MAX_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_3B  t_sz:25 ga:0, gw:72, ra:59, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3B(target) FA_REG(target,0U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_3C  t_sz:25 ga:0, gw:72, ra:60, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3C(target) FA_REG(target,0U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_2NDORDER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3C_CFG_DIS_ACC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_3D  t_sz:25 ga:0, gw:72, ra:61, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3D(target) FA_REG(target,0U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_3E  t_sz:25 ga:0, gw:72, ra:62, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3E(target) FA_REG(target,0U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_3F  t_sz:25 ga:0, gw:72, ra:63, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_3F(target) FA_REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_40  t_sz:25 ga:0, gw:72, ra:64, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_40(target) FA_REG(target,0U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_41  t_sz:25 ga:0, gw:72, ra:65, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_41(target) FA_REG(target,0U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_42  t_sz:25 ga:0, gw:72, ra:66, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_42(target) FA_REG(target,0U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_43  t_sz:25 ga:0, gw:72, ra:67, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_43(target) FA_REG(target,0U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_48  t_sz:25 ga:72, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_48(target) FA_REG(target,72U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_CLK_ENQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_48_CFG_ALOS_THR_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_49  t_sz:25 ga:72, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_49(target) FA_REG(target,72U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_4A  t_sz:25 ga:72, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4A(target) FA_REG(target,72U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_4B  t_sz:25 ga:72, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4B(target) FA_REG(target,72U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_4C  t_sz:25 ga:72, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4C(target) FA_REG(target,72U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_4D  t_sz:25 ga:72, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4D(target) FA_REG(target,72U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_4E  t_sz:25 ga:72, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4E(target) FA_REG(target,72U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_4F  t_sz:25 ga:72, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_4F(target) FA_REG(target,72U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_4F_CFG_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_50  t_sz:25 ga:72, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_50(target) FA_REG(target,72U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_JT_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_52  t_sz:25 ga:82, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_52(target) FA_REG(target,82U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_58  t_sz:25 ga:88, gw:28, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_58(target) FA_REG(target,88U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_59  t_sz:25 ga:88, gw:28, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_59(target) FA_REG(target,88U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_5A  t_sz:25 ga:88, gw:28, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_5A(target) FA_REG(target,88U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_5B  t_sz:25 ga:88, gw:28, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_5B(target) FA_REG(target,88U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_74  t_sz:25 ga:116, gw:28, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_74(target) FA_REG(target,116U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_74_R_BIST_TIMER_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_75  t_sz:25 ga:116, gw:28, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_75(target) FA_REG(target,116U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_75_R_BIST_TIMER_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_76  t_sz:25 ga:116, gw:28, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_76(target) FA_REG(target,116U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_FREE_RUN_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_ERRINJEC(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_76_R_BIST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_76_R_BIST_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_76_R_BIST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_77  t_sz:25 ga:116, gw:28, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_77(target) FA_REG(target,116U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_RXERR_LBK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_ERRSTOP(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK_ZERO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_77_R_BIST_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_78  t_sz:25 ga:116, gw:28, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_78(target) FA_REG(target,116U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_79  t_sz:25 ga:116, gw:28, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_79(target) FA_REG(target,116U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7A  t_sz:25 ga:116, gw:28, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7A(target) FA_REG(target,116U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7B  t_sz:25 ga:116, gw:28, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7B(target) FA_REG(target,116U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7C  t_sz:25 ga:116, gw:28, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7C(target) FA_REG(target,116U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7C_R_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_7D  t_sz:25 ga:116, gw:28, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7D(target) FA_REG(target,116U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_7E  t_sz:25 ga:116, gw:28, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7E(target) FA_REG(target,116U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_7F  t_sz:25 ga:116, gw:28, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_7F(target) FA_REG(target,116U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_80  t_sz:25 ga:116, gw:28, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_80(target) FA_REG(target,116U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_81  t_sz:25 ga:116, gw:28, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_81(target) FA_REG(target,116U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_81_R_LOS_CKONE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_81_R_DLOS_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_82  t_sz:25 ga:116, gw:28, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_82(target) FA_REG(target,116U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_RX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_TX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_ALOS_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_82_R_TIME_LOS_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_83  t_sz:25 ga:116, gw:28, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_83(target) FA_REG(target,116U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_DFE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_RX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_RX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_TX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_83_R_TX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_84  t_sz:25 ga:116, gw:28, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_84(target) FA_REG(target,116U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_84_R_LOL_CLR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_84_R_TXEI(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_84_R_TXEI    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_84_R_TXEI(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_85  t_sz:25 ga:116, gw:28, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_85(target) FA_REG(target,116U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_85_R_RESERVE_0_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_86  t_sz:25 ga:116, gw:28, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_86(target) FA_REG(target,116U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_86_R_RESERVE_0_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_87  t_sz:25 ga:116, gw:28, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_87(target) FA_REG(target,116U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_87_R_RESERVE_1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_88  t_sz:25 ga:116, gw:28, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_88(target) FA_REG(target,116U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_88_R_RESERVE_1_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_90  t_sz:25 ga:144, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_90(target) FA_REG(target,144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_90_R_TIME_CTLE2DFE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_90_R_TIME_CDR2TXRX_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_91  t_sz:25 ga:144, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_91(target) FA_REG(target,144U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_MASK_EI_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_92  t_sz:25 ga:144, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_92(target) FA_REG(target,144U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_93  t_sz:25 ga:144, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_93(target) FA_REG(target,144U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_REG_MANUAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_94  t_sz:25 ga:144, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_94(target) FA_REG(target,144U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_SWING_REG(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_SWING_REG    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_SWING_REG(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_MISC_REG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_MISC_REG    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_MISC_REG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_TXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_ISCAN_REG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_LANE_TARGET_LANE_95  t_sz:25 ga:144, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_95(target) FA_REG(target,144U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_95_R_DBG_SEL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_96  t_sz:25 ga:144, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_96(target) FA_REG(target,144U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_97  t_sz:25 ga:144, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_97(target) FA_REG(target,144U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_98  t_sz:25 ga:144, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_98(target) FA_REG(target,144U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_99  t_sz:25 ga:144, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_99(target) FA_REG(target,144U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9A  t_sz:25 ga:144, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9A(target) FA_REG(target,144U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9B  t_sz:25 ga:144, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9B(target) FA_REG(target,144U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9C  t_sz:25 ga:144, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9C(target) FA_REG(target,144U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9D  t_sz:25 ga:144, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9D(target) FA_REG(target,144U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_9E  t_sz:25 ga:144, gw:16, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_9E(target) FA_REG(target,144U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_9E_R_RXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_A0  t_sz:25 ga:160, gw:32, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A0(target) FA_REG(target,160U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_A1  t_sz:25 ga:160, gw:32, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A1(target) FA_REG(target,160U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING    VTSS_BIT(7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_CDR_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT    VTSS_BIT(4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_SSC_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_A2  t_sz:25 ga:160, gw:32, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A2(target) FA_REG(target,160U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_A3  t_sz:25 ga:160, gw:32, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A3(target) FA_REG(target,160U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_A4  t_sz:25 ga:160, gw:32, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A4(target) FA_REG(target,160U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A4_R_DASSERT_PPM_SSC_11_8(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_A5  t_sz:25 ga:160, gw:32, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A5(target) FA_REG(target,160U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_A6  t_sz:25 ga:160, gw:32, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_A6(target) FA_REG(target,160U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_A6_R_ASSERT_PPM_SSC_11_8(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C0  t_sz:25 ga:192, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C0(target) FA_REG(target,192U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C0_PI_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C1  t_sz:25 ga:192, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C1(target) FA_REG(target,192U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C1_PI_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C2  t_sz:25 ga:192, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C2(target) FA_REG(target,192U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C2_PI_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_C3  t_sz:25 ga:192, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C3(target) FA_REG(target,192U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C3_PI_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_C4  t_sz:25 ga:192, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C4(target) FA_REG(target,192U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C4_VGAR_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_LANE_TARGET_LANE_C5  t_sz:25 ga:192, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C5(target) FA_REG(target,192U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C5_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C5_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C5_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_C6  t_sz:25 ga:192, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C6(target) FA_REG(target,192U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C6_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C6_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C6_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_LANE_TARGET_LANE_C7  t_sz:25 ga:192, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C7(target) FA_REG(target,192U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C7_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C7_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C7_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C8  t_sz:25 ga:192, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C8(target) FA_REG(target,192U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C8_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C8_H4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C8_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_C9  t_sz:25 ga:192, gw:16, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_C9(target) FA_REG(target,192U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_C9_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_C9_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_C9_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_CA  t_sz:25 ga:192, gw:16, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CA(target) FA_REG(target,192U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CA_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_CB  t_sz:25 ga:192, gw:16, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CB(target) FA_REG(target,192U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CB_CALEND_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_CC  t_sz:25 ga:192, gw:16, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CC(target) FA_REG(target,192U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ    VTSS_BIT(6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CC_CALEND_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD10G_LANE_TARGET_LANE_CD  t_sz:25 ga:192, gw:16, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_CD(target) FA_REG(target,192U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_D0  t_sz:25 ga:208, gw:21, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D0(target) FA_REG(target,208U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D0_ISCAN_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_D1  t_sz:25 ga:208, gw:21, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D1(target) FA_REG(target,208U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D2  t_sz:25 ga:208, gw:21, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D2(target) FA_REG(target,208U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D3  t_sz:25 ga:208, gw:21, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D3(target) FA_REG(target,208U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D4  t_sz:25 ga:208, gw:21, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D4(target) FA_REG(target,208U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D5  t_sz:25 ga:208, gw:21, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D5(target) FA_REG(target,208U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D6  t_sz:25 ga:208, gw:21, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D6(target) FA_REG(target,208U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D7  t_sz:25 ga:208, gw:21, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D7(target) FA_REG(target,208U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D8  t_sz:25 ga:208, gw:21, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D8(target) FA_REG(target,208U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_D9  t_sz:25 ga:208, gw:21, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_D9(target) FA_REG(target,208U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_D9_ISCAN_RESULTS_64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_DA  t_sz:25 ga:208, gw:21, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DA(target) FA_REG(target,208U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DA_ISACN_RESULT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_DB  t_sz:25 ga:208, gw:21, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DB(target) FA_REG(target,208U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD10G_LANE_TARGET_LANE_DC  t_sz:25 ga:208, gw:21, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DC(target) FA_REG(target,208U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_DD  t_sz:25 ga:208, gw:21, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DD(target) FA_REG(target,208U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_DE  t_sz:25 ga:208, gw:21, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DE(target) FA_REG(target,208U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DE_EQC_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_LANE_TARGET_LANE_DF  t_sz:25 ga:208, gw:21, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_DF(target) FA_REG(target,208U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_SQUELCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_SQUELCH    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_SQUELCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_LOL(x)  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_LOL     VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_LOL(x)  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_DF_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_DF_LOL_UDL    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_DF_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_E0  t_sz:25 ga:208, gw:21, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E0(target) FA_REG(target,208U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_DONE    VTSS_BIT(3U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_ERR    VTSS_BIT(2U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_OK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_OK    VTSS_BIT(1U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_OK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E0_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E0_BIST_RUN    VTSS_BIT(0U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E0_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_LANE_TARGET_LANE_E1  t_sz:25 ga:208, gw:21, ra:17, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E1(target) FA_REG(target,208U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E2  t_sz:25 ga:208, gw:21, ra:18, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E2(target) FA_REG(target,208U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E3  t_sz:25 ga:208, gw:21, ra:19, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E3(target) FA_REG(target,208U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_LANE_TARGET_LANE_E4  t_sz:25 ga:208, gw:21, ra:20, gc:1, rc:1  */
#define VTSS_SD10G_LANE_TARGET_LANE_E4(target) FA_REG(target,208U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_LANE_TARGET_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_00  t_sz:8 ga:0, gw:33, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_00(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_00_CFG_TX_RSTB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_00_CFG_TX_RSTB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_00_CFG_TX_RSTB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_01  t_sz:8 ga:0, gw:33, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_01(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_01_CFG_TX_RSTB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_01_CFG_TX_RSTB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_01_CFG_TX_RSTB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_02  t_sz:8 ga:0, gw:33, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_02(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_02_CFG_TX_SETB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_02_CFG_TX_SETB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_02_CFG_TX_SETB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_03  t_sz:8 ga:0, gw:33, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_03(target) FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_03_CFG_TX_SETB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_03_CFG_TX_SETB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_03_CFG_TX_SETB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_04  t_sz:8 ga:0, gw:33, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_04(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_04_CFG_BIAS_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_04_CFG_BIAS_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_04_CFG_BIAS_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_04_CFG_IC2IP_N(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_04_CFG_IC2IP_N    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_04_CFG_IC2IP_N(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_05  t_sz:8 ga:0, gw:33, ra:5, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_05(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_05_CFG_IBIAS_EN_EXTVBG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_05_CFG_IBIAS_EN_EXTVBG    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_05_CFG_IBIAS_EN_EXTVBG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_05_CFG_IBIAS_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_05_CFG_IBIAS_PD    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_05_CFG_IBIAS_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_05_CFG_IBIAS_VC_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_05_CFG_IBIAS_VC_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_05_CFG_IBIAS_VC_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_06  t_sz:8 ga:0, gw:33, ra:6, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_06(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_06_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_06_CFG_IPLL_UP_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_06_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_06_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_06_CFG_IPLL_UP_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_06_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_07  t_sz:8 ga:0, gw:33, ra:7, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_07(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_07_CFG_IPLL_IC500U_CLOCKTREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_07_CFG_IPLL_IC500U_CLOCKTREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_07_CFG_IPLL_IC500U_CLOCKTREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_07_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_07_CFG_IPLL_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_07_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_08  t_sz:8 ga:0, gw:33, ra:8, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_08(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_08_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_08_CFG_IPLL_DN_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_08_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_09  t_sz:8 ga:0, gw:33, ra:9, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_09(target) FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_09_CFG_PLL_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_09_CFG_PLL_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_09_CFG_PLL_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_09_CFG_CTRL_LOGIC_PD(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_CMU_09_CFG_CTRL_LOGIC_PD    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_CMU_09_CFG_CTRL_LOGIC_PD(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_CMU_09_CFG_PLL_LOS_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_09_CFG_PLL_LOS_SET    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_09_CFG_PLL_LOS_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_09_CFG_EN_DUMMY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_09_CFG_EN_DUMMY    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_09_CFG_EN_DUMMY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_09_CFG_REFCK_TERM_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_09_CFG_REFCK_TERM_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_09_CFG_REFCK_TERM_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_0A  t_sz:8 ga:0, gw:33, ra:10, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0A(target) FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0A_CFG_VCO_START_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_CMU_0A_CFG_VCO_START_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_CMU_0A_CFG_VCO_START_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_CMU_0A_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_0A_CFG_VCO_BYP_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_0A_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_0B  t_sz:8 ga:0, gw:33, ra:11, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0B(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_DCLOL(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_DCLOL     VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_DCLOL(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_DISLOS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_DISLOS    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_DISLOS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_VFILT2PAD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_VFILT2PAD    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_VFILT2PAD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_VCO_CAL_RESETN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_VCO_CAL_RESETN    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_VCO_CAL_RESETN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN_EN    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_RST_TREE_PD_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_DISLOL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_DISLOL    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_DISLOL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0B_CFG_FORCE_RX_FILT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0B_CFG_FORCE_RX_FILT    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_0B_CFG_FORCE_RX_FILT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_0C  t_sz:8 ga:0, gw:33, ra:12, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0C(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0C_CFG_VCO_DIV_MODE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_0C_CFG_VCO_DIV_MODE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_0C_CFG_VCO_DIV_MODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_UP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_UP    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_UP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0C_CFG_VCO_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0C_CFG_VCO_PD    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_0C_CFG_VCO_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_DN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_DN    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_0C_CFG_EN_TX_CK_DN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0C_CFG_PLL_LOL_SET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0C_CFG_PLL_LOL_SET    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_0C_CFG_PLL_LOL_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_0D  t_sz:8 ga:0, gw:33, ra:13, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0D(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0D_CFG_PRE_DIVSEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_0D_CFG_PRE_DIVSEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_0D_CFG_PRE_DIVSEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_0D_CFG_VCO_CAL_BYP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0D_CFG_VCO_CAL_BYP    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_CMU_0D_CFG_VCO_CAL_BYP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_UP(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_UP    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_UP(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_DN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_DN    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_0D_CFG_EN_RX_CK_DN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0D_CFG_CK_TREE_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0D_CFG_CK_TREE_PD    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_0D_CFG_CK_TREE_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_0E  t_sz:8 ga:0, gw:33, ra:14, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0E(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0E_CFG_PMAA_CENTR_CK_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_0E_CFG_PMAA_CENTR_CK_PD    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_0E_CFG_PMAA_CENTR_CK_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0E_CFG_SEL_DIV_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_0E_CFG_SEL_DIV_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_0E_CFG_SEL_DIV_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_0F  t_sz:8 ga:0, gw:33, ra:15, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_0F(target) FA_REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_0F_CFG_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_CMU_0F_CFG_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_CMU_0F_CFG_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_CMU_0F_CFG_RSEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_0F_CFG_RSEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_0F_CFG_RSEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_10  t_sz:8 ga:0, gw:33, ra:16, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_10(target) FA_REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_10_CFG_REFCK_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_10_CFG_REFCK_PD    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_10_CFG_REFCK_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_10_CFG_PMAA_CENTR_BITWIDTH_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_10_CFG_PMAA_CENTR_BITWIDTH_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_10_CFG_PMAA_CENTR_BITWIDTH_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_11  t_sz:8 ga:0, gw:33, ra:17, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_11(target) FA_REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_11_CFG_PD_DIV66(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_11_CFG_PD_DIV66    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_11_CFG_PD_DIV66(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_11_CFG_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_11_CFG_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_11_CFG_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_12  t_sz:8 ga:0, gw:33, ra:18, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_12(target) FA_REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_12_CFG_VCO_CAL_DIR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_CMU_12_CFG_VCO_CAL_DIR    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_CMU_12_CFG_VCO_CAL_DIR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_CMU_12_CFG_JC_BYP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_12_CFG_JC_BYP    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_12_CFG_JC_BYP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_12_CFG_PD_DIV64(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_12_CFG_PD_DIV64    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_12_CFG_PD_DIV64(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_12_CFG_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_12_CFG_I_VCO_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_12_CFG_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_13  t_sz:8 ga:0, gw:33, ra:19, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_13(target) FA_REG(target,0U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_13_CFG_JT_EN(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_13_CFG_JT_EN     VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_13_CFG_JT_EN(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_13_CFG_PLL_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_13_CFG_PLL_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_13_CFG_PLL_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_14  t_sz:8 ga:0, gw:33, ra:20, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_14(target) FA_REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_14_R_TIME_TXCAL2TXRX_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_14_R_TIME_TXCAL2TXRX_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_14_R_TIME_TXCAL2TXRX_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_14_R_TIME_PLL2CDR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_14_R_TIME_PLL2CDR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_14_R_TIME_PLL2CDR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_15  t_sz:8 ga:0, gw:33, ra:21, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_15(target) FA_REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_15_R_TIME_CTLE2DFE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_15_R_TIME_CTLE2DFE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_15_R_TIME_CTLE2DFE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_16  t_sz:8 ga:0, gw:33, ra:22, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_16(target) FA_REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_16_R_HWT_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_16_R_HWT_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_16_R_HWT_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_17  t_sz:8 ga:0, gw:33, ra:23, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_17(target) FA_REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_17_R_LBSLV_IN_PMAD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_17_R_LBSLV_IN_PMAD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_17_R_LBSLV_IN_PMAD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_17_R_BIST_ALL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_17_R_BIST_ALL    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_17_R_BIST_ALL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_18  t_sz:8 ga:0, gw:33, ra:24, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_18(target) FA_REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_18_R_PLL_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_18_R_PLL_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_18_R_PLL_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_18_R_PLL_LOS_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_18_R_PLL_LOS_SET    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_18_R_PLL_LOS_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_18_R_PLL_LOL_SET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_18_R_PLL_LOL_SET    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_18_R_PLL_LOL_SET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_18_R_PLL_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_18_R_PLL_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_18_R_PLL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_19  t_sz:8 ga:0, gw:33, ra:25, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_19(target) FA_REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_19_R_PLL_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_19_R_PLL_DLOL_EN    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_19_R_PLL_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_19_R_CK_RESETB(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_19_R_CK_RESETB    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_19_R_CK_RESETB(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_1A  t_sz:8 ga:0, gw:33, ra:26, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1A(target) FA_REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1A_R_REG_MANUAL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_CMU_1A_R_REG_MANUAL    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_CMU_1A_R_REG_MANUAL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1A_R_MASK_EI_SOURCE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_1A_R_MASK_EI_SOURCE    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_1A_R_MASK_EI_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_1A_R_DWIDTHCTRL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_1B  t_sz:8 ga:0, gw:33, ra:27, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1B(target) FA_REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1B_R_PLL_LOL_DF1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_1B_R_PLL_LOL_DF1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_1B_R_PLL_LOL_DF1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_1C  t_sz:8 ga:0, gw:33, ra:28, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1C(target) FA_REG(target,0U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1C_R_PLL_LOL_DF1_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_1C_R_PLL_LOL_DF1_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_1C_R_PLL_LOL_DF1_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_1D  t_sz:8 ga:0, gw:33, ra:29, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1D(target) FA_REG(target,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1D_R_PLL_LOL_DF2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_1D_R_PLL_LOL_DF2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_1D_R_PLL_LOL_DF2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_1E  t_sz:8 ga:0, gw:33, ra:30, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1E(target) FA_REG(target,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1E_R_PLL_LOL_DF2_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_1E_R_PLL_LOL_DF2_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_1E_R_PLL_LOL_DF2_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_1F  t_sz:8 ga:0, gw:33, ra:31, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_1F(target) FA_REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1F_R_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_1F_R_MULTI_LANE_MODE    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_1F_R_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_1F_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_1F_R_RXEI_FILTER_FACTOR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_1F_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_21  t_sz:8 ga:33, gw:31, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_21(target) FA_REG(target,33U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_21_R_BIST_PATTERN_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_21_R_BIST_PATTERN_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_21_R_BIST_PATTERN_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_22  t_sz:8 ga:33, gw:31, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_22(target) FA_REG(target,33U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_22_R_BIST_PATTERN_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_22_R_BIST_PATTERN_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_22_R_BIST_PATTERN_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_23  t_sz:8 ga:33, gw:31, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_23(target) FA_REG(target,33U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_23_R_BIST_PATTERN_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_23_R_BIST_PATTERN_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_23_R_BIST_PATTERN_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_24  t_sz:8 ga:33, gw:31, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_24(target) FA_REG(target,33U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_24_R_BIST_PATTERN_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_24_R_BIST_PATTERN_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_24_R_BIST_PATTERN_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_25  t_sz:8 ga:33, gw:31, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_25(target) FA_REG(target,33U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_25_R_BIST_PATTERN_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_25_R_BIST_PATTERN_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_25_R_BIST_PATTERN_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_26  t_sz:8 ga:33, gw:31, ra:5, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_26(target) FA_REG(target,33U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_26_R_BIST_PATTERN_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_26_R_BIST_PATTERN_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_26_R_BIST_PATTERN_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_27  t_sz:8 ga:33, gw:31, ra:6, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_27(target) FA_REG(target,33U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_27_R_BIST_PATTERN_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_27_R_BIST_PATTERN_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_27_R_BIST_PATTERN_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_28  t_sz:8 ga:33, gw:31, ra:7, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_28(target) FA_REG(target,33U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_28_R_BIST_PATTERN_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_28_R_BIST_PATTERN_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_28_R_BIST_PATTERN_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_29  t_sz:8 ga:33, gw:31, ra:8, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_29(target) FA_REG(target,33U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_29_R_INTBIST_RESULT_SEL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_CMU_29_R_INTBIST_RESULT_SEL    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_CMU_29_R_INTBIST_RESULT_SEL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_CMU_29_R_FOM_SEL(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_CMU_29_R_FOM_SEL     VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_CMU_29_R_FOM_SEL(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_CMU_29_R_RXEI_FIFO_RST_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_29_R_RXEI_FIFO_RST_EN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_29_R_RXEI_FIFO_RST_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_29_R_DISABLE_EI_FILTER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_29_R_DISABLE_EI_FILTER    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_29_R_DISABLE_EI_FILTER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_29_R_TXEI_DLY_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_29_R_TXEI_DLY_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_29_R_TXEI_DLY_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_2A  t_sz:8 ga:33, gw:31, ra:9, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2A(target) FA_REG(target,33U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2A_R_DBG_LOL_STATUS(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_2A_R_DBG_LOL_STATUS    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_2A_R_DBG_LOL_STATUS(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2A_R_DBG_LINK_LANE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_2A_R_DBG_LINK_LANE    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_2A_R_DBG_LINK_LANE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2A_R_DBG_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_2A_R_DBG_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_2A_R_DBG_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_2B  t_sz:8 ga:33, gw:31, ra:10, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2B(target) FA_REG(target,33U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2B_R_DBG_OBS_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_CMU_2B_R_DBG_OBS_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_CMU_2B_R_DBG_OBS_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_CMU_2B_R_DBG_LANE_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_2B_R_DBG_LANE_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_2B_R_DBG_LANE_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_2C  t_sz:8 ga:33, gw:31, ra:11, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2C(target) FA_REG(target,33U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2C_R_PLL_LOL_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_2C_R_PLL_LOL_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_2C_R_PLL_LOL_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_2D  t_sz:8 ga:33, gw:31, ra:12, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2D(target) FA_REG(target,33U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2D_R_PLL_LOL_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_2D_R_PLL_LOL_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_2D_R_PLL_LOL_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_2E  t_sz:8 ga:33, gw:31, ra:13, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2E(target) FA_REG(target,33U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2E_R_PLL_LOL_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_2E_R_PLL_LOL_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_2E_R_PLL_LOL_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_2F  t_sz:8 ga:33, gw:31, ra:14, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_2F(target) FA_REG(target,33U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_2F_R_PLL_LOL_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_2F_R_PLL_LOL_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_2F_R_PLL_LOL_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_30  t_sz:8 ga:33, gw:31, ra:15, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_30(target) FA_REG(target,33U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_30_R_RXFIFO_CK_DIV_PMAD_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_CMU_30_R_RXFIFO_CK_DIV_PMAD_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_CMU_30_R_RXFIFO_CK_DIV_PMAD_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_CMU_30_R_TXFIFO_CK_DIV_PMAD_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_CMU_30_R_TXFIFO_CK_DIV_PMAD_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_CMU_30_R_TXFIFO_CK_DIV_PMAD_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_CMU_31  t_sz:8 ga:33, gw:31, ra:16, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_31(target) FA_REG(target,33U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_31_CFG_COMMON_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_31_CFG_COMMON_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_31_CFG_COMMON_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_32  t_sz:8 ga:33, gw:31, ra:17, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_32(target) FA_REG(target,33U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_32_CFG_COMMON_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_32_CFG_COMMON_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_32_CFG_COMMON_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_40  t_sz:8 ga:64, gw:128, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_40(target) FA_REG(target,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_RST(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_RST    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_RST(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_EN    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_TXCAL_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_PD_CLK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_PD_CLK    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_PD_CLK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_ISCAN_HOLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_ISCAN_HOLD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_ISCAN_HOLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_40_L0_CFG_CKSKEW_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_CMU_40_L0_CFG_CKSKEW_CTRL    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_CMU_40_L0_CFG_CKSKEW_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_CMU_41  t_sz:8 ga:64, gw:128, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_41(target) FA_REG(target,64U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_41_L0_CFG_BW_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_41_L0_CFG_BW_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_41_L0_CFG_BW_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_42  t_sz:8 ga:64, gw:128, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_42(target) FA_REG(target,64U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_42_L0_CFG_PHASE_MAN_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_CMU_42_L0_CFG_PHASE_MAN_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_CMU_42_L0_CFG_PHASE_MAN_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_CMU_43  t_sz:8 ga:64, gw:128, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_43(target) FA_REG(target,64U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_43_L0_CFG_QUAD_MAN(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_43_L0_CFG_QUAD_MAN    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_43_L0_CFG_QUAD_MAN(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_44  t_sz:8 ga:64, gw:128, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_44(target) FA_REG(target,64U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_44_L0_CFG_TXCAL_SHIFT_CODE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD25G_TARGET_CMU_44_L0_CFG_TXCAL_SHIFT_CODE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD25G_TARGET_CMU_44_L0_CFG_TXCAL_SHIFT_CODE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD25G_TARGET_CMU_45  t_sz:8 ga:64, gw:128, ra:5, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_45(target) FA_REG(target,64U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_45_L0_CFG_TX_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_45_L0_CFG_TX_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_45_L0_CFG_TX_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_46  t_sz:8 ga:64, gw:128, ra:6, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_46(target) FA_REG(target,64U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_46_L0_CFG_TX_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_46_L0_CFG_TX_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_46_L0_CFG_TX_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_CMU_47  t_sz:8 ga:64, gw:128, ra:7, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_47(target) FA_REG(target,64U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_47_L0_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_48  t_sz:8 ga:64, gw:128, ra:8, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_48(target) FA_REG(target,64U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_48_L0_CFG_TX_PREDIV_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_48_L0_CFG_TX_PREDIV_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_48_L0_CFG_TX_PREDIV_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_48_L0_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_48_L0_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_48_L0_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_49  t_sz:8 ga:64, gw:128, ra:9, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_49(target) FA_REG(target,64U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_49_L2_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_4A  t_sz:8 ga:64, gw:128, ra:10, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_4A(target) FA_REG(target,64U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_4A_L2_CFG_TX_PREDIV_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_4A_L2_CFG_TX_PREDIV_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_4A_L2_CFG_TX_PREDIV_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_4A_L2_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_4A_L2_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_4A_L2_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_4B  t_sz:8 ga:64, gw:128, ra:11, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_4B(target) FA_REG(target,64U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_CMU_4B_L3_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_CMU_4C  t_sz:8 ga:64, gw:128, ra:12, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_4C(target) FA_REG(target,64U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_4C_L3_CFG_TX_PREDIV_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_CMU_4C_L3_CFG_TX_PREDIV_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_CMU_4C_L3_CFG_TX_PREDIV_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_CMU_4C_L3_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_4C_L3_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_4C_L3_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_C0  t_sz:8 ga:192, gw:63, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_C0(target) FA_REG(target,192U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_C0_PLL_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_CMU_C0_PLL_LOL_UDL    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_CMU_C0_PLL_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_CMU_C0_READ_VCO_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_CMU_C0_READ_VCO_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_CMU_C0_READ_VCO_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_CMU_FF  t_sz:8 ga:255, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_CMU_FF(target) FA_REG(target,255U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_CMU_FF_REGISTER_TABLE_INDEX(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_CMU_FF_REGISTER_TABLE_INDEX    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_CMU_FF_REGISTER_TABLE_INDEX(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_00  t_sz:8 ga:256, gw:192, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_00(target) FA_REG(target,256U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_00_LN_CFG_ITX_IPCML_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_00_LN_CFG_ITX_IPCML_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_00_LN_CFG_ITX_IPCML_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_00_LN_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_00_LN_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_00_LN_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_01  t_sz:8 ga:256, gw:192, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_01(target) FA_REG(target,256U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_01_LN_CFG_TX_PREDIV_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_01_LN_CFG_TX_PREDIV_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_01_LN_CFG_TX_PREDIV_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_01_LN_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_01_LN_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_01_LN_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_02  t_sz:8 ga:256, gw:192, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_02(target) FA_REG(target,256U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_02_LN_CFG_CKSKEW_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_02_LN_CFG_CKSKEW_CTRL    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_02_LN_CFG_CKSKEW_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_03  t_sz:8 ga:256, gw:192, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_03(target) FA_REG(target,256U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_03_LN_CFG_TAP_DLY_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_03_LN_CFG_TAP_DLY_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_03_LN_CFG_TAP_DLY_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_04  t_sz:8 ga:256, gw:192, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_04(target) FA_REG(target,256U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_TAP_MAIN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_PD_DRIVER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_PD_DRIVER    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_PD_DRIVER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_PD_CLK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_PD_CLK    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_PD_CLK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_PD_CML(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_PD_CML    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_PD_CML(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_RX2TX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_RX2TX_LP_EN    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_RX2TX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_04_LN_CFG_TX2RX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_04_LN_CFG_TX2RX_LP_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_04_LN_CFG_TX2RX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_05  t_sz:8 ga:256, gw:192, ra:5, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_05(target) FA_REG(target,256U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_05_LN_CFG_BW_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_05_LN_CFG_BW_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_05_LN_CFG_BW_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_05_LN_CFG_TAP_DLY2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_05_LN_CFG_TAP_DLY2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_05_LN_CFG_TAP_DLY2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_06  t_sz:8 ga:256, gw:192, ra:6, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_06(target) FA_REG(target,256U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_06_LN_CFG_TAP_ADV_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_LANE_06_LN_CFG_TAP_ADV_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_LANE_06_LN_CFG_TAP_ADV_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_LANE_06_LN_CFG_EN_MAIN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_06_LN_CFG_EN_MAIN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_06_LN_CFG_EN_MAIN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_07  t_sz:8 ga:256, gw:192, ra:7, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_07(target) FA_REG(target,256U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY2(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY2    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_07_LN_CFG_EN_DLY2(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_07_LN_CFG_EN_ADV(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_07_LN_CFG_EN_ADV    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_07_LN_CFG_EN_ADV(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_08  t_sz:8 ga:256, gw:192, ra:8, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_08(target) FA_REG(target,256U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_08_LN_CFG_PHASE_MAN_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_08_LN_CFG_PHASE_MAN_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_08_LN_CFG_PHASE_MAN_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_09  t_sz:8 ga:256, gw:192, ra:9, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_09(target) FA_REG(target,256U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_09_LN_CFG_TXCAL_VALID_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_09_LN_CFG_TXCAL_VALID_SEL_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_09_LN_CFG_TXCAL_VALID_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_0A  t_sz:8 ga:256, gw:192, ra:10, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0A(target) FA_REG(target,256U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0A_LN_CFG_TXCAL_SHIFT_CODE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD25G_TARGET_LANE_0A_LN_CFG_TXCAL_SHIFT_CODE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD25G_TARGET_LANE_0A_LN_CFG_TXCAL_SHIFT_CODE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD25G_TARGET_LANE_0B  t_sz:8 ga:256, gw:192, ra:11, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0B(target) FA_REG(target,256U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0B_LN_CFG_QUAD_MAN_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_0B_LN_CFG_QUAD_MAN_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_0B_LN_CFG_QUAD_MAN_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_RST    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_MAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_0B_LN_CFG_TXCAL_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_0C  t_sz:8 ga:256, gw:192, ra:12, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0C(target) FA_REG(target,256U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0C_LN_CFG_RXTERM_PD(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0C_LN_CFG_RXTERM_PD    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_0C_LN_CFG_RXTERM_PD(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0C_LN_CFG_TXCAL_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0C_LN_CFG_TXCAL_EN    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_0C_LN_CFG_TXCAL_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0C_LN_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_0C_LN_CFG_PMA_TX_CK_BITWIDTH_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_0C_LN_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_0D  t_sz:8 ga:256, gw:192, ra:13, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0D(target) FA_REG(target,256U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0D_LN_CFG_DFECK_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0D_LN_CFG_DFECK_EN    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_0D_LN_CFG_DFECK_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0D_LN_CFG_DMUX_PD(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0D_LN_CFG_DMUX_PD    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_0D_LN_CFG_DMUX_PD(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0D_LN_CFG_SUMMER_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0D_LN_CFG_SUMMER_EN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_0D_LN_CFG_SUMMER_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0D_LN_CFG_RSTN_DIV5_8(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0D_LN_CFG_RSTN_DIV5_8    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_0D_LN_CFG_RSTN_DIV5_8(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0D_LN_CFG_RXTERM_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_0D_LN_CFG_RXTERM_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_0D_LN_CFG_RXTERM_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_0E  t_sz:8 ga:256, gw:192, ra:14, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0E(target) FA_REG(target,256U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0E_LN_CFG_DFEDIG_M_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_0E_LN_CFG_DFEDIG_M_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_0E_LN_CFG_DFEDIG_M_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_0E_LN_CFG_EN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0E_LN_CFG_EN_DFEDIG    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_0E_LN_CFG_EN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0E_LN_CFG_DMUX_CLK_PD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0E_LN_CFG_DMUX_CLK_PD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_0E_LN_CFG_DMUX_CLK_PD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0E_LN_CFG_ISCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_0E_LN_CFG_ISCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_0E_LN_CFG_ISCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_0F  t_sz:8 ga:256, gw:192, ra:15, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_0F(target) FA_REG(target,256U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_0F_LN_CFG_DFETAP_EN_5_1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_0F_LN_CFG_DFETAP_EN_5_1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_0F_LN_CFG_DFETAP_EN_5_1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_10  t_sz:8 ga:256, gw:192, ra:16, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_10(target) FA_REG(target,256U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_10_LN_CFG_DFE_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_10_LN_CFG_DFE_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_10_LN_CFG_DFE_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_11  t_sz:8 ga:256, gw:192, ra:17, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_11(target) FA_REG(target,256U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_11_LN_CFG_DFE_BYP_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_12  t_sz:8 ga:256, gw:192, ra:18, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_12(target) FA_REG(target,256U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_12_LN_CFG_DFE_BYP_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_12_LN_CFG_DFE_BYP_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_12_LN_CFG_DFE_BYP_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_13  t_sz:8 ga:256, gw:192, ra:19, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_13(target) FA_REG(target,256U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_13_LN_CFG_DFE_BYP_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_13_LN_CFG_DFE_BYP_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_13_LN_CFG_DFE_BYP_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_14  t_sz:8 ga:256, gw:192, ra:20, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_14(target) FA_REG(target,256U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_14_LN_CFG_DFE_BYP_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_14_LN_CFG_DFE_BYP_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_14_LN_CFG_DFE_BYP_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_15  t_sz:8 ga:256, gw:192, ra:21, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_15(target) FA_REG(target,256U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_15_LN_CFG_DFEDIG_BYP_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_15_LN_CFG_DFEDIG_BYP_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_15_LN_CFG_DFEDIG_BYP_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_16  t_sz:8 ga:256, gw:192, ra:22, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_16(target) FA_REG(target,256U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_16_LN_CFG_DFEDIG_BYP_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_16_LN_CFG_DFEDIG_BYP_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_16_LN_CFG_DFEDIG_BYP_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_17  t_sz:8 ga:256, gw:192, ra:23, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_17(target) FA_REG(target,256U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_17_LN_CFG_COMP_NUM_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_17_LN_CFG_COMP_NUM_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_17_LN_CFG_COMP_NUM_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_18  t_sz:8 ga:256, gw:192, ra:24, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_18(target) FA_REG(target,256U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_18_LN_CFG_RXDIV_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_18_LN_CFG_RXDIV_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_18_LN_CFG_RXDIV_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_18_LN_CFG_ERRAMP_PD(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_18_LN_CFG_ERRAMP_PD    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_18_LN_CFG_ERRAMP_PD(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_18_LN_CFG_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_18_LN_CFG_MAN_VOLT_EN    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_18_LN_CFG_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_18_LN_CFG_ADD_VOLT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_18_LN_CFG_ADD_VOLT    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_18_LN_CFG_ADD_VOLT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_18_LN_CFG_CDRCK_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_18_LN_CFG_CDRCK_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_18_LN_CFG_CDRCK_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_19  t_sz:8 ga:256, gw:192, ra:25, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_19(target) FA_REG(target,256U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_PD_CTLE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_PD_CTLE    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_PD_CTLE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_PD_RMS_DET(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_PD_RMS_DET    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_PD_RMS_DET(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_BYP(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_BYP    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_BYP(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_PU(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_PU    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_RX_REG_PU(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_TXLB_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_TXLB_EN    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_TXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_ISCAN_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_ISCAN_SEL    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_ISCAN_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_ECDR_PD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_ECDR_PD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_ECDR_PD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_19_LN_CFG_DCDR_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_19_LN_CFG_DCDR_PD    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_19_LN_CFG_DCDR_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_1A  t_sz:8 ga:256, gw:192, ra:26, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1A(target) FA_REG(target,256U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1A_LN_CFG_CDR_KF_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_1A_LN_CFG_CDR_KF_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_1A_LN_CFG_CDR_KF_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_1A_LN_CFG_CTLE_TP_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1A_LN_CFG_CTLE_TP_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_1A_LN_CFG_CTLE_TP_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_1B  t_sz:8 ga:256, gw:192, ra:27, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1B(target) FA_REG(target,256U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1B_LN_CFG_CDR_M_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_1B_LN_CFG_CDR_M_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_1B_LN_CFG_CDR_M_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_1C  t_sz:8 ga:256, gw:192, ra:28, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1C(target) FA_REG(target,256U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1C_LN_CFG_EQC_FORCE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_LANE_1C_LN_CFG_EQC_FORCE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_LANE_1C_LN_CFG_EQC_FORCE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_LANE_1C_LN_CFG_DFEDMX_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1C_LN_CFG_DFEDMX_PD    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_1C_LN_CFG_DFEDMX_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1C_LN_CFG_DFE_PD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1C_LN_CFG_DFE_PD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_1C_LN_CFG_DFE_PD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1C_LN_CFG_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1C_LN_CFG_CDR_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_1C_LN_CFG_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_1D  t_sz:8 ga:256, gw:192, ra:29, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1D(target) FA_REG(target,256U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_PI_HOLD(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_PI_HOLD    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_PI_HOLD(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_PI_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_PI_EXT_OVR    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_PI_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_PI_DFE_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_PI_DFE_EN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_PI_DFE_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_PHID_1T(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_PHID_1T    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_PHID_1T(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_AGC_ADPT_BYP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_AGC_ADPT_BYP    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_AGC_ADPT_BYP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_HOLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_HOLD    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_HOLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_1D_LN_CFG_ISCAN_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_1E  t_sz:8 ga:256, gw:192, ra:30, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1E(target) FA_REG(target,256U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1E_LN_CFG_PMAD_CK_PD(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1E_LN_CFG_PMAD_CK_PD    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_1E_LN_CFG_PMAD_CK_PD(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1E_LN_CFG_R_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1E_LN_CFG_R_OFFSET_DIR    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_1E_LN_CFG_R_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1E_LN_CFG_SUM_SETCM_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1E_LN_CFG_SUM_SETCM_EN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_1E_LN_CFG_SUM_SETCM_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1E_LN_CFG_RXLB_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1E_LN_CFG_RXLB_EN    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_1E_LN_CFG_RXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1E_LN_CFG_PI_STEPS_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_1E_LN_CFG_PI_STEPS_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_1E_LN_CFG_PI_STEPS_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_1F  t_sz:8 ga:256, gw:192, ra:31, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_1F(target) FA_REG(target,256U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1F_LN_CFG_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1F_LN_CFG_OS_MAN_EN    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_1F_LN_CFG_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_1F_LN_CFG_EQR_BYP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_1F_LN_CFG_EQR_BYP    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_1F_LN_CFG_EQR_BYP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_20  t_sz:8 ga:256, gw:192, ra:32, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_20(target) FA_REG(target,256U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_20_LN_CFG_MAN_VOLT_SEL_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_20_LN_CFG_MAN_VOLT_SEL_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_20_LN_CFG_MAN_VOLT_SEL_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_21  t_sz:8 ga:256, gw:192, ra:33, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_21(target) FA_REG(target,256U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_21_LN_CFG_VGA_CTRL_BYP_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_21_LN_CFG_VGA_CTRL_BYP_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_21_LN_CFG_VGA_CTRL_BYP_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_22  t_sz:8 ga:256, gw:192, ra:34, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_22(target) FA_REG(target,256U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_22_LN_CFG_EQR_FORCE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_22_LN_CFG_EQR_FORCE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_22_LN_CFG_EQR_FORCE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_23  t_sz:8 ga:256, gw:192, ra:35, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_23(target) FA_REG(target,256U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_23_LN_CFG_VGA_BYP(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_23_LN_CFG_VGA_BYP    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_23_LN_CFG_VGA_BYP(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_23_LN_CFG_PI_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_23_LN_CFG_PI_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_23_LN_CFG_PI_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_24  t_sz:8 ga:256, gw:192, ra:36, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_24(target) FA_REG(target,256U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_24_LN_CFG_OS_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SD25G_TARGET_LANE_24_LN_CFG_OS_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SD25G_TARGET_LANE_24_LN_CFG_OS_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SD25G_TARGET_LANE_25  t_sz:8 ga:256, gw:192, ra:37, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_25(target) FA_REG(target,256U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_25_LN_CFG_INIT_POS_ISCAN_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_25_LN_CFG_INIT_POS_ISCAN_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_25_LN_CFG_INIT_POS_ISCAN_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_26  t_sz:8 ga:256, gw:192, ra:38, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_26(target) FA_REG(target,256U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_26_LN_CFG_INIT_POS_IPI_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_26_LN_CFG_INIT_POS_IPI_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_26_LN_CFG_INIT_POS_IPI_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_27  t_sz:8 ga:256, gw:192, ra:39, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_27(target) FA_REG(target,256U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_27_LN_CFG_INIT_POS_QPI_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_27_LN_CFG_INIT_POS_QPI_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_27_LN_CFG_INIT_POS_QPI_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_28  t_sz:8 ga:256, gw:192, ra:40, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_28(target) FA_REG(target,256U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_28_LN_CFG_RX_SUBRATE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_28_LN_CFG_RX_SUBRATE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_28_LN_CFG_RX_SUBRATE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_28_LN_CFG_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_28_LN_CFG_FIGMERIT_SEL    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_28_LN_CFG_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_28_LN_CFG_RX_SSC_LH(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_28_LN_CFG_RX_SSC_LH    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_28_LN_CFG_RX_SSC_LH(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_28_LN_CFG_ISCAN_MODE_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_28_LN_CFG_ISCAN_MODE_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_28_LN_CFG_ISCAN_MODE_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_29  t_sz:8 ga:256, gw:192, ra:41, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_29(target) FA_REG(target,256U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_29_LN_CFG_FILTER2ND_YZ_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_29_LN_CFG_FILTER2ND_YZ_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_29_LN_CFG_FILTER2ND_YZ_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_2A  t_sz:8 ga:256, gw:192, ra:42, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2A(target) FA_REG(target,256U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2A_LN_CFG_DISLOL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2A_LN_CFG_DISLOL    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_2A_LN_CFG_DISLOL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2A_LN_CFG_PI_FLOOP_STEPS_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_2A_LN_CFG_PI_FLOOP_STEPS_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_2A_LN_CFG_PI_FLOOP_STEPS_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_2B  t_sz:8 ga:256, gw:192, ra:43, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2B(target) FA_REG(target,256U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_TXDUPU(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_TXDUPU    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_TXDUPU(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_DMUX_SUBR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_DMUX_SUBR    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_2B_LN_CFG_RSTN_DMUX_SUBR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2B_LN_CFG_PI_BW_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_2B_LN_CFG_PI_BW_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_2B_LN_CFG_PI_BW_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_2C  t_sz:8 ga:256, gw:192, ra:44, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2C(target) FA_REG(target,256U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2C_LN_CFG_DIS_2NDORDER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2C_LN_CFG_DIS_2NDORDER    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_2C_LN_CFG_DIS_2NDORDER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2C_LN_CFG_TX_SUBRATE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_2C_LN_CFG_TX_SUBRATE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_2C_LN_CFG_TX_SUBRATE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_2D  t_sz:8 ga:256, gw:192, ra:45, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2D(target) FA_REG(target,256U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2D_LN_CFG_SAT_CNTSEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_2D_LN_CFG_SAT_CNTSEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_2D_LN_CFG_SAT_CNTSEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_2D_LN_CFG_ALOS_THR_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_2D_LN_CFG_ALOS_THR_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_2D_LN_CFG_ALOS_THR_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_2E  t_sz:8 ga:256, gw:192, ra:46, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2E(target) FA_REG(target,256U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_CTLE_RSTN    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_PI_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_PI_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_PI_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_RSTN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_RSTN_DFEDIG    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_RSTN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_RESETN_AGC(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_RESETN_AGC    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_RESETN_AGC(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_DIS_ALOS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_DIS_ALOS    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_DIS_ALOS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_PD_SQ(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_PD_SQ    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_PD_SQ(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_DIS_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_DIS_SQ    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_DIS_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2E_LN_CFG_EN_FAST_ISCAN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_2E_LN_CFG_EN_FAST_ISCAN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_2E_LN_CFG_EN_FAST_ISCAN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_2F  t_sz:8 ga:256, gw:192, ra:47, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_2F(target) FA_REG(target,256U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_2F_LN_CFG_RX_SP_CTLE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_2F_LN_CFG_RX_SP_CTLE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_2F_LN_CFG_RX_SP_CTLE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_2F_LN_CFG_XS_MARGIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_2F_LN_CFG_XS_MARGIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_2F_LN_CFG_XS_MARGIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_30  t_sz:8 ga:256, gw:192, ra:48, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_30(target) FA_REG(target,256U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_30_LN_CFG_RX_REG_VSEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_30_LN_CFG_RX_REG_VSEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_30_LN_CFG_RX_REG_VSEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_30_LN_CFG_ISEL_CTLE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_30_LN_CFG_ISEL_CTLE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_30_LN_CFG_ISEL_CTLE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_31  t_sz:8 ga:256, gw:192, ra:49, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_31(target) FA_REG(target,256U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_31_LN_CFG_CTLE_TP_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_31_LN_CFG_CTLE_TP_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_31_LN_CFG_CTLE_TP_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_31_LN_CFG_AGC_CNT_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_31_LN_CFG_AGC_CNT_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_31_LN_CFG_AGC_CNT_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_32  t_sz:8 ga:256, gw:192, ra:50, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_32(target) FA_REG(target,256U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_32_LN_CFG_CTLE_M_THR_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_32_LN_CFG_CTLE_M_THR_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_32_LN_CFG_CTLE_M_THR_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_32_LN_CFG_AGC_VPP_THR_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_32_LN_CFG_AGC_VPP_THR_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_32_LN_CFG_AGC_VPP_THR_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_33  t_sz:8 ga:256, gw:192, ra:51, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_33(target) FA_REG(target,256U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_33_LN_R_BIST_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD25G_TARGET_LANE_33_LN_R_BIST_MODE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD25G_TARGET_LANE_33_LN_R_BIST_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD25G_TARGET_LANE_33_LN_R_BIST_ERRINJEC(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_33_LN_R_BIST_ERRINJEC    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_33_LN_R_BIST_ERRINJEC(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_33_LN_R_BIST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_33_LN_R_BIST_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_33_LN_R_BIST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_34  t_sz:8 ga:256, gw:192, ra:52, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_34(target) FA_REG(target,256U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_34_LN_R_FREE_RUN_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_34_LN_R_FREE_RUN_MODE    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_34_LN_R_FREE_RUN_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_34_LN_R_BIST_RXERR_LBK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_34_LN_R_BIST_RXERR_LBK    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_34_LN_R_BIST_RXERR_LBK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_34_LN_R_BIST_ERRSTOP(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_34_LN_R_BIST_ERRSTOP    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_34_LN_R_BIST_ERRSTOP(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_34_LN_R_BIST_CHK_ZERO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_34_LN_R_BIST_CHK_ZERO    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_34_LN_R_BIST_CHK_ZERO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_34_LN_R_BIST_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_34_LN_R_BIST_CHK    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_34_LN_R_BIST_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_35  t_sz:8 ga:256, gw:192, ra:53, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_35(target) FA_REG(target,256U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_35_LN_R_TIME_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_35_LN_R_TIME_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_35_LN_R_TIME_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_36  t_sz:8 ga:256, gw:192, ra:54, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_36(target) FA_REG(target,256U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_36_LN_R_TIME_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_36_LN_R_TIME_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_36_LN_R_TIME_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_37  t_sz:8 ga:256, gw:192, ra:55, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_37(target) FA_REG(target,256U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_37_LN_R_TIME_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_37_LN_R_TIME_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_37_LN_R_TIME_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_38  t_sz:8 ga:256, gw:192, ra:56, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_38(target) FA_REG(target,256U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_38_LN_R_TIME_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_38_LN_R_TIME_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_38_LN_R_TIME_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_39  t_sz:8 ga:256, gw:192, ra:57, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_39(target) FA_REG(target,256U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_39_LN_R_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_39_LN_R_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_39_LN_R_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_3A  t_sz:8 ga:256, gw:192, ra:58, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3A(target) FA_REG(target,256U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3A_LN_R_DEASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_3A_LN_R_DEASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_3A_LN_R_DEASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_3B  t_sz:8 ga:256, gw:192, ra:59, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3B(target) FA_REG(target,256U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3B_LN_R_DEASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_3B_LN_R_DEASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_3B_LN_R_DEASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_3C  t_sz:8 ga:256, gw:192, ra:60, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3C(target) FA_REG(target,256U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3C_LN_R_ASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_3C_LN_R_ASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_3C_LN_R_ASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_3D  t_sz:8 ga:256, gw:192, ra:61, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3D(target) FA_REG(target,256U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3D_LN_R_ASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_3D_LN_R_ASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_3D_LN_R_ASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_3E  t_sz:8 ga:256, gw:192, ra:62, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3E(target) FA_REG(target,256U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3E_LN_R_LOS_CKONE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_TARGET_LANE_3E_LN_R_LOS_CKONE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_TARGET_LANE_3E_LN_R_LOS_CKONE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_TARGET_LANE_3E_LN_R_DLOS_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_3E_LN_R_DLOS_EN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_3E_LN_R_DLOS_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_3F  t_sz:8 ga:256, gw:192, ra:63, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_3F(target) FA_REG(target,256U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3F_LN_R_RX_RSTN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD25G_TARGET_LANE_3F_LN_R_RX_RSTN    VTSS_BIT(7U)
#define VTSS_X_SD25G_TARGET_LANE_3F_LN_R_RX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3F_LN_R_TX_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_3F_LN_R_TX_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_3F_LN_R_TX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3F_LN_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_3F_LN_R_LOL_RESET    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_3F_LN_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3F_LN_R_ALOS_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_3F_LN_R_ALOS_EN    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_3F_LN_R_ALOS_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_3F_LN_R_TIME_LOS_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_TARGET_LANE_3F_LN_R_TIME_LOS_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_TARGET_LANE_3F_LN_R_TIME_LOS_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_TARGET_LANE_40  t_sz:8 ga:256, gw:192, ra:64, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_40(target) FA_REG(target,256U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_CTLE_RSTN    VTSS_BIT(6U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_DFE_RSTN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_DFE_RSTN    VTSS_BIT(5U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_DFE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_CDR_RSTN    VTSS_BIT(4U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_RX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_RX_POL_INV    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_RX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_RX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_RX_BIT_REVERSE    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_RX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_TX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_TX_POL_INV    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_TX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_40_LN_R_TX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_40_LN_R_TX_BIT_REVERSE    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_40_LN_R_TX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_41  t_sz:8 ga:256, gw:192, ra:65, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_41(target) FA_REG(target,256U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_41_LN_R_TXCAL_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_41_LN_R_TXCAL_RSTN    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_41_LN_R_TXCAL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_41_LN_LOL_CLR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_41_LN_LOL_CLR    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_41_LN_LOL_CLR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_41_LN_CFG_TXEI(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_41_LN_CFG_TXEI    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_41_LN_CFG_TXEI(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_42  t_sz:8 ga:256, gw:192, ra:66, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_42(target) FA_REG(target,256U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_42_LN_CFG_TX_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_42_LN_CFG_TX_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_42_LN_CFG_TX_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_43  t_sz:8 ga:256, gw:192, ra:67, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_43(target) FA_REG(target,256U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_43_LN_CFG_TX_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_43_LN_CFG_TX_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_43_LN_CFG_TX_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_44  t_sz:8 ga:256, gw:192, ra:68, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_44(target) FA_REG(target,256U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_44_LN_CFG_RX_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_44_LN_CFG_RX_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_44_LN_CFG_RX_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_45  t_sz:8 ga:256, gw:192, ra:69, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_45(target) FA_REG(target,256U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_45_LN_CFG_RX_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_45_LN_CFG_RX_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_45_LN_CFG_RX_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_46  t_sz:8 ga:256, gw:192, ra:70, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_46(target) FA_REG(target,256U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_46_LN_R_BIST_TIMER_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_46_LN_R_BIST_TIMER_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_46_LN_R_BIST_TIMER_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_47  t_sz:8 ga:256, gw:192, ra:71, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_47(target) FA_REG(target,256U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_47_LN_R_BIST_TIMER_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_47_LN_R_BIST_TIMER_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_47_LN_R_BIST_TIMER_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_C0  t_sz:8 ga:448, gw:32, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C0(target) FA_REG(target,448U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C0_LN_TX_CAL_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C0_LN_TX_CAL_ERR    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_C0_LN_TX_CAL_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C0_LN_TX_CALY_STAT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C0_LN_TX_CALY_STAT    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_C0_LN_TX_CALY_STAT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C0_LN_TX_CALX_STAT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C0_LN_TX_CALX_STAT    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_C0_LN_TX_CALX_STAT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_C1  t_sz:8 ga:448, gw:32, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C1(target) FA_REG(target,448U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C1_LN_TX_PHI_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_C1_LN_TX_PHI_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_C1_LN_TX_PHI_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_C2  t_sz:8 ga:448, gw:32, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C2(target) FA_REG(target,448U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C2_LN_TX_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_C2_LN_TX_QRT_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_C2_LN_TX_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_C3  t_sz:8 ga:448, gw:32, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C3(target) FA_REG(target,448U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C3_LN_SQUELCH(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C3_LN_SQUELCH    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_C3_LN_SQUELCH(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C3_LN_FAST_EYE_SCAN_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C3_LN_FAST_EYE_SCAN_FAIL    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_C3_LN_FAST_EYE_SCAN_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_C4  t_sz:8 ga:448, gw:32, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C4(target) FA_REG(target,448U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C4_LN_PI_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_C4_LN_PI_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_C4_LN_PI_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_C5  t_sz:8 ga:448, gw:32, ra:5, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C5(target) FA_REG(target,448U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C5_LN_PI_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_C5_LN_PI_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_C5_LN_PI_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_C6  t_sz:8 ga:448, gw:32, ra:6, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C6(target) FA_REG(target,448U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C6_LN_PI_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_C6_LN_PI_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_C6_LN_PI_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_C7  t_sz:8 ga:448, gw:32, ra:7, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C7(target) FA_REG(target,448U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C7_LN_PI_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_C7_LN_PI_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_C7_LN_PI_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_C8  t_sz:8 ga:448, gw:32, ra:8, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C8(target) FA_REG(target,448U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C8_LN_VGAR_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_LANE_C8_LN_VGAR_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_LANE_C8_LN_VGAR_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_LANE_C8_LN_PI_QRT_CODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_TARGET_LANE_C8_LN_PI_QRT_CODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_TARGET_LANE_C8_LN_PI_QRT_CODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_TARGET_LANE_C9  t_sz:8 ga:448, gw:32, ra:9, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_C9(target) FA_REG(target,448U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_C9_LN_ALOS(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_C9_LN_ALOS      VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_C9_LN_ALOS(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_CA  t_sz:8 ga:448, gw:32, ra:10, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CA(target) FA_REG(target,448U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CA_LN_H1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_CA_LN_H1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_CA_LN_H1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_CB  t_sz:8 ga:448, gw:32, ra:11, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CB(target) FA_REG(target,448U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CB_LN_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD25G_TARGET_LANE_CB_LN_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD25G_TARGET_LANE_CB_LN_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD25G_TARGET_LANE_CC  t_sz:8 ga:448, gw:32, ra:12, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CC(target) FA_REG(target,448U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CC_LN_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_CC_LN_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_CC_LN_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_CD  t_sz:8 ga:448, gw:32, ra:13, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CD(target) FA_REG(target,448U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CD_LN_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_CD_LN_H4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_CD_LN_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_CE  t_sz:8 ga:448, gw:32, ra:14, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CE(target) FA_REG(target,448U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CE_LN_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD25G_TARGET_LANE_CE_LN_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD25G_TARGET_LANE_CE_LN_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD25G_TARGET_LANE_CF  t_sz:8 ga:448, gw:32, ra:15, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_CF(target) FA_REG(target,448U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_CF_LN_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_CF_LN_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_CF_LN_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_D0  t_sz:8 ga:448, gw:32, ra:16, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D0(target) FA_REG(target,448U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D0_LN_ISCAN_RESULTS_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D0_LN_ISCAN_RESULTS_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D0_LN_ISCAN_RESULTS_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D1  t_sz:8 ga:448, gw:32, ra:17, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D1(target) FA_REG(target,448U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D1_LN_ISCAN_RESULTS_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D1_LN_ISCAN_RESULTS_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D1_LN_ISCAN_RESULTS_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D2  t_sz:8 ga:448, gw:32, ra:18, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D2(target) FA_REG(target,448U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D2_LN_ISCAN_RESULTS_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D2_LN_ISCAN_RESULTS_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D2_LN_ISCAN_RESULTS_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D3  t_sz:8 ga:448, gw:32, ra:19, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D3(target) FA_REG(target,448U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D3_LN_ISCAN_RESULTS_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D3_LN_ISCAN_RESULTS_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D3_LN_ISCAN_RESULTS_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D4  t_sz:8 ga:448, gw:32, ra:20, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D4(target) FA_REG(target,448U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D4_LN_ISCAN_RESULTS_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D4_LN_ISCAN_RESULTS_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D4_LN_ISCAN_RESULTS_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D5  t_sz:8 ga:448, gw:32, ra:21, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D5(target) FA_REG(target,448U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D5_LN_ISCAN_RESULTS_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D5_LN_ISCAN_RESULTS_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D5_LN_ISCAN_RESULTS_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D6  t_sz:8 ga:448, gw:32, ra:22, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D6(target) FA_REG(target,448U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D6_LN_ISCAN_RESULTS_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D6_LN_ISCAN_RESULTS_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D6_LN_ISCAN_RESULTS_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D7  t_sz:8 ga:448, gw:32, ra:23, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D7(target) FA_REG(target,448U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D7_LN_ISCAN_RESULTS_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_D7_LN_ISCAN_RESULTS_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_D7_LN_ISCAN_RESULTS_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_D8  t_sz:8 ga:448, gw:32, ra:24, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D8(target) FA_REG(target,448U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D8_LN_ISCAN_RESULTS_64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_D8_LN_ISCAN_RESULTS_64    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_D8_LN_ISCAN_RESULTS_64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_D9  t_sz:8 ga:448, gw:32, ra:25, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_D9(target) FA_REG(target,448U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_D9_LN_ISCAN_RESULT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_D9_LN_ISCAN_RESULT    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_D9_LN_ISCAN_RESULT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_DA  t_sz:8 ga:448, gw:32, ra:26, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_DA(target) FA_REG(target,448U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DA_LN_ISCAN_VOLT_STAT_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SD25G_TARGET_LANE_DA_LN_ISCAN_VOLT_STAT_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SD25G_TARGET_LANE_DA_LN_ISCAN_VOLT_STAT_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SD25G_TARGET_LANE_DB  t_sz:8 ga:448, gw:32, ra:27, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_DB(target) FA_REG(target,448U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DB_LN_ISCAN_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_DB_LN_ISCAN_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_DB_LN_ISCAN_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_DC  t_sz:8 ga:448, gw:32, ra:28, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_DC(target) FA_REG(target,448U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DC_LN_ISCAN_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_DC_LN_ISCAN_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_DC_LN_ISCAN_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_DD  t_sz:8 ga:448, gw:32, ra:29, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_DD(target) FA_REG(target,448U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DD_LN_EQC_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD25G_TARGET_LANE_DD_LN_EQC_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD25G_TARGET_LANE_DD_LN_EQC_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD25G_TARGET_LANE_DD_LN_ISCAN_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_DD_LN_ISCAN_DONE    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_DD_LN_ISCAN_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_DE  t_sz:8 ga:448, gw:32, ra:30, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_DE(target) FA_REG(target,448U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DE_LN_PMA_RXEI(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_DE_LN_PMA_RXEI    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_DE_LN_PMA_RXEI(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DE_LN_PMA2PCS_RXEI_FILTERED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_DE_LN_PMA2PCS_RXEI_FILTERED    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_DE_LN_PMA2PCS_RXEI_FILTERED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DE_LN_LOL(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_DE_LN_LOL       VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_DE_LN_LOL(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_DE_LN_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_DE_LN_LOL_UDL    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_DE_LN_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_E0  t_sz:8 ga:480, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_E0(target) FA_REG(target,480U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E0_LN_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD25G_TARGET_LANE_E0_LN_BIST_DONE    VTSS_BIT(3U)
#define VTSS_X_SD25G_TARGET_LANE_E0_LN_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E0_LN_BIST_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_TARGET_LANE_E0_LN_BIST_ERR    VTSS_BIT(2U)
#define VTSS_X_SD25G_TARGET_LANE_E0_LN_BIST_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E0_LN_BIST_OK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_TARGET_LANE_E0_LN_BIST_OK    VTSS_BIT(1U)
#define VTSS_X_SD25G_TARGET_LANE_E0_LN_BIST_OK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E0_LN_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_TARGET_LANE_E0_LN_BIST_RUN    VTSS_BIT(0U)
#define VTSS_X_SD25G_TARGET_LANE_E0_LN_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_TARGET_LANE_E1  t_sz:8 ga:480, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_E1(target) FA_REG(target,480U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E1_LN_BIST_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_E1_LN_BIST_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_E1_LN_BIST_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_E2  t_sz:8 ga:480, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_E2(target) FA_REG(target,480U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E2_LN_BIST_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_E2_LN_BIST_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_E2_LN_BIST_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_E3  t_sz:8 ga:480, gw:5, ra:3, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_E3(target) FA_REG(target,480U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E3_LN_BIST_ERR_CNT_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_E3_LN_BIST_ERR_CNT_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_E3_LN_BIST_ERR_CNT_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD25G_TARGET_LANE_E4  t_sz:8 ga:480, gw:5, ra:4, gc:1, rc:1  */
#define VTSS_SD25G_TARGET_LANE_E4(target) FA_REG(target,480U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD25G_TARGET_LANE_E4_LN_BIST_ERR_CNT_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD25G_TARGET_LANE_E4_LN_BIST_ERR_CNT_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD25G_TARGET_LANE_E4_LN_BIST_ERR_CNT_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_00  t_sz:1 ga:0, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_00 FA_REG(VTSS_TO_SDPCIE_PHY,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_00_R_TXEI_EMU_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_00_R_TXEI_EMU_EN    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_00_R_TXEI_EMU_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD    VTSS_BIT(18U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_DELAY_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_SEL    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_00_R_RESET_DONE_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_00_R_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_00_R_MULTI_LANE_MODE    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_00_R_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_00_R_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_00_R_SIMULATION_MODE    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_00_R_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* SDPCIE_PHY_PHY_LINK_01  t_sz:1 ga:0, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_01 FA_REG(VTSS_TO_SDPCIE_PHY,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_BIF_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_BIF_MODE    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_BIF_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_IDDQ_ENABLE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_IDDQ_ENABLE    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_IDDQ_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_PIPE_RESET_N(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_PIPE_RESET_N    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_PIPE_RESET_N(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_BIF_CTRL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_BIF_CTRL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_BIF_CTRL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_IDDQ_CTRL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_IDDQ_CTRL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_IDDQ_CTRL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_01_R_MANUAL_PIPE_RESET_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_03  t_sz:1 ga:3, gw:13, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_03 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_03_R_WRAP_DEBUG_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_03_R_WRAP_DEBUG_SEL    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_03_R_WRAP_DEBUG_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_03_R_PHY_DEBUG_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_03_R_PHY_DEBUG_SEL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_03_R_PHY_DEBUG_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

/* SDPCIE_PHY_PHY_LINK_04  t_sz:1 ga:3, gw:13, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_04 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G2(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G2    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G2(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G1(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G1    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_04_R_EN_PRE_EMPH_G1(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_05  t_sz:1 ga:3, gw:13, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_05 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G4(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G4    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G4(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G3(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G3    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_05_R_EN_PRE_EMPH_G3(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_06  t_sz:1 ga:3, gw:13, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_06 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_06_R_BIAS_UP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_06_R_BIAS_UP_EN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_06_R_BIAS_UP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_06_R_BIAS_DN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_06_R_BIAS_DN_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_06_R_BIAS_DN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_07  t_sz:1 ga:3, gw:13, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_07 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_07_R_LINK_BUF_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_07_R_LINK_BUF_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_07_R_LINK_BUF_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_08  t_sz:1 ga:3, gw:13, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_08 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN    VTSS_BIT(28U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_SW_CNT_EN(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN(x) VTSS_ENCODE_BITFIELD(x,27U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN    VTSS_BIT(27U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L2_ENTER_SW_CNT_EN(x) VTSS_EXTRACT_BITFIELD(x,27U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN    VTSS_BIT(26U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L1_TO_NON_L2_SW_CNT_EN(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN    VTSS_BIT(25U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L0S_TO_NON_L2_SW_CNT_EN(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L0_TO_NON_L2_SW_CNT_EN(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L1PM_CLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L1PM_CLK_GATING_EN    VTSS_BIT(21U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L1PM_CLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L2_CLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L2_CLK_GATING_EN    VTSS_BIT(20U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L2_CLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_L2_EXIT_PCLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_CURRENT_L1PM_STATE(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_CURRENT_L1PM_STATE    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_CURRENT_L1PM_STATE(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_CURRENT_POWERDOWN(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_CURRENT_POWERDOWN    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_CURRENT_POWERDOWN(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_L1PM_STATE(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_L1PM_STATE    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_L1PM_STATE(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWERDOWN(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWERDOWN    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWERDOWN(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWER_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWER_CTRL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_08_R_MANUAL_POWER_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_09  t_sz:1 ga:3, gw:13, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_09 FA_REG(VTSS_TO_SDPCIE_PHY,3U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L1PM_EXIT_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L2_EXIT_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L1_TO_NON_L2_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L0S_TO_NON_L2_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L0_TO_NON_L2_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L2_ENTER_DELAY_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L1PM_SUBSTATE_EXT_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_L1PM_REFCLK_STABLE_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_09_R_POWER_PCLK_GATING_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PHY_PHY_LINK_10  t_sz:1 ga:16, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_10 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_10_R_LN_POWER_CTRL_PD0_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_11  t_sz:1 ga:16, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_11 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_11_R_LN_POWER_CTRL_PD1_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_12  t_sz:1 ga:16, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_12 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_12_R_LN_POWER_CTRL_PD2_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_13  t_sz:1 ga:16, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_13 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_13_R_LN_POWER_CTRL_PD3_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_14  t_sz:1 ga:16, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_14 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_14_R_LN_POWER_CTRL_L1P1_IDDQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_15  t_sz:1 ga:16, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_15 FA_REG(VTSS_TO_SDPCIE_PHY,16U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_15_R_LN_POWER_CTRL_L1P2_IDDQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_18  t_sz:1 ga:24, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_18 FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_18_R_CMU_POWER_CTRL_PD0_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_19  t_sz:1 ga:24, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_19 FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_19_R_CMU_POWER_CTRL_PD1_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_1A  t_sz:1 ga:24, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_1A FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1A_R_CMU_POWER_CTRL_PD2_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_1B  t_sz:1 ga:24, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_1B FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1B_R_CMU_POWER_CTRL_PD3_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_1C  t_sz:1 ga:24, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_1C FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1C_R_CMU_POWER_CTRL_L1P1_IDDQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_1D  t_sz:1 ga:24, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_1D FA_REG(VTSS_TO_SDPCIE_PHY,24U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_1D_R_CMU_POWER_CTRL_L1P2_IDDQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_20  t_sz:1 ga:32, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_20 FA_REG(VTSS_TO_SDPCIE_PHY,32U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD    VTSS_BIT(26U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_RATE_CHANGE_DELAY_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_RATE_PCLK_GATING_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_REFCK_R_EN(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_REFCK_R_EN    VTSS_BIT(20U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_REFCK_R_EN(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_RATE_CLK_GATING_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_RATE_CLK_GATING_EN    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_RATE_CLK_GATING_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_CURRENT_RATE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_CURRENT_RATE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_CURRENT_RATE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE_CTRL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_20_R_MANUAL_RATE_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_24  t_sz:1 ga:36, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_24 FA_REG(VTSS_TO_SDPCIE_PHY,36U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXDIV_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXDIV_SEL_G1    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXDIV_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXCK_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXCK_SEL_G1    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXCK_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_DATA_WIDTH_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXRATE_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXRATE_SEL_G1    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_RXRATE_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXRATE_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXRATE_SEL_G1    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_TXRATE_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_VCO_DIV_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_PHYMODE_G1(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_PHYMODE_G1    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_PHYMODE_G1(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_24_R_PMA_CFG_SEL_DIV_G1(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_25  t_sz:1 ga:36, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_25 FA_REG(VTSS_TO_SDPCIE_PHY,36U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXDIV_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXDIV_SEL_G2    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXDIV_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXCK_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXCK_SEL_G2    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXCK_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_DATA_WIDTH_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXRATE_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXRATE_SEL_G2    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_RXRATE_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXRATE_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXRATE_SEL_G2    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_TXRATE_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_VCO_DIV_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_PHYMODE_G2(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_PHYMODE_G2    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_PHYMODE_G2(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_25_R_PMA_CFG_SEL_DIV_G2(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_26  t_sz:1 ga:36, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_26 FA_REG(VTSS_TO_SDPCIE_PHY,36U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXDIV_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXDIV_SEL_G3    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXDIV_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXCK_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXCK_SEL_G3    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXCK_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_DATA_WIDTH_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXRATE_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXRATE_SEL_G3    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_RXRATE_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXRATE_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXRATE_SEL_G3    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_TXRATE_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_VCO_DIV_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_PHYMODE_G3(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_PHYMODE_G3    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_PHYMODE_G3(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_26_R_PMA_CFG_SEL_DIV_G3(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_27  t_sz:1 ga:36, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_27 FA_REG(VTSS_TO_SDPCIE_PHY,36U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXDIV_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXDIV_SEL_G4    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXDIV_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXCK_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXCK_SEL_G4    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXCK_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_DATA_WIDTH_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXRATE_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXRATE_SEL_G4    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_RXRATE_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXRATE_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXRATE_SEL_G4    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_TXRATE_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_VCO_DIV_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_PHYMODE_G4(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_PHYMODE_G4    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_PHYMODE_G4(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_27_R_PMA_CFG_SEL_DIV_G4(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_28  t_sz:1 ga:36, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_28 FA_REG(VTSS_TO_SDPCIE_PHY,36U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEV(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEV    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEV(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEH(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEH    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_SIZEH(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_28_R_RXMARGIN_TERM_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PHY_PHY_LINK_2C  t_sz:1 ga:44, gw:28, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_2C FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B8(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B8    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_1_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B8    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2C_R_TXMARGIN_0_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_2D  t_sz:1 ga:44, gw:28, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_2D FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B8(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B8    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_3_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B8    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2D_R_TXMARGIN_2_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_2E  t_sz:1 ga:44, gw:28, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_2E FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B8(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B8    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_5_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B8    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2E_R_TXMARGIN_4_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_2F  t_sz:1 ga:44, gw:28, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_2F FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B8(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B8    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_7_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B8(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B8    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_2F_R_TXMARGIN_6_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_30  t_sz:1 ga:44, gw:28, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_30 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8(x) VTSS_ENCODE_BITFIELD(x,29U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8    VTSS_ENCODE_BITMASK(29U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_NCNTMAXVAL_B10_B8(x) VTSS_EXTRACT_BITFIELD(x,29U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_MCNTMAXVAL(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_MCNTMAXVAL    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_MCNTMAXVAL(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_BW(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_BW    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_BW(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_STEP(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_STEP    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_PI_STEP(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL    VTSS_BIT(17U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_CENTER_SPREADING    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RESETB    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_30_R_REFCK_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_31  t_sz:1 ga:44, gw:28, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_31 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_31_R_REFCK_NCNTMAXVAL_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_32  t_sz:1 ga:44, gw:28, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_32 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_32_R_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_32_R_SSC_RESETB    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_32_R_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_32_R_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_32_R_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_32_R_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_33  t_sz:1 ga:44, gw:28, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_33 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_33_R_PI_FLOOP_STEPS(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_33_R_PI_FLOOP_STEPS    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_33_R_PI_FLOOP_STEPS(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_33_R_RX_SSC_LH(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_33_R_RX_SSC_LH    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_33_R_RX_SSC_LH(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_33_R_DIS_2ND_ORDER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_33_R_DIS_2ND_ORDER    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_33_R_DIS_2ND_ORDER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_34  t_sz:1 ga:44, gw:28, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_34 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B7_B0_G1(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_NCNTMAXVAL_B10_B8_G1(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_MCNTMAXVAL_G1(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_MCNTMAXVAL_G1    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_MCNTMAXVAL_G1(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_BW_G1(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_BW_G1    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_BW_G1(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_STEP_G1(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_STEP_G1    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_SSC_PI_STEP_G1(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_SSC_RTL_CLK_SEL_G1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_34_R_CENTER_SPREADING_G1(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_34_R_CENTER_SPREADING_G1    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_34_R_CENTER_SPREADING_G1(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_35  t_sz:1 ga:44, gw:28, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_35 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B7_B0_G2(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_NCNTMAXVAL_B10_B8_G2(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_MCNTMAXVAL_G2(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_MCNTMAXVAL_G2    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_MCNTMAXVAL_G2(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_BW_G2(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_BW_G2    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_BW_G2(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_STEP_G2(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_STEP_G2    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_SSC_PI_STEP_G2(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_SSC_RTL_CLK_SEL_G2(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_35_R_CENTER_SPREADING_G2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_35_R_CENTER_SPREADING_G2    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_35_R_CENTER_SPREADING_G2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_36  t_sz:1 ga:44, gw:28, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_36 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B7_B0_G3(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_NCNTMAXVAL_B10_B8_G3(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_MCNTMAXVAL_G3(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_MCNTMAXVAL_G3    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_MCNTMAXVAL_G3(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_BW_G3(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_BW_G3    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_BW_G3(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_STEP_G3(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_STEP_G3    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_SSC_PI_STEP_G3(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_SSC_RTL_CLK_SEL_G3(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_36_R_CENTER_SPREADING_G3(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_36_R_CENTER_SPREADING_G3    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_36_R_CENTER_SPREADING_G3(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_37  t_sz:1 ga:44, gw:28, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_37 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B7_B0_G4(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4(x) VTSS_ENCODE_BITFIELD(x,13U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4    VTSS_ENCODE_BITMASK(13U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_NCNTMAXVAL_B10_B8_G4(x) VTSS_EXTRACT_BITFIELD(x,13U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_MCNTMAXVAL_G4(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_MCNTMAXVAL_G4    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_MCNTMAXVAL_G4(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_BW_G4(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_BW_G4    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_BW_G4(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_STEP_G4(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_STEP_G4    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_SSC_PI_STEP_G4(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_SSC_RTL_CLK_SEL_G4(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_37_R_CENTER_SPREADING_G4(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_37_R_CENTER_SPREADING_G4    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_37_R_CENTER_SPREADING_G4(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_38  t_sz:1 ga:44, gw:28, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_38 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B23TB21_G1(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_38_R_PI_EXT_DAC_B20TB14_G1(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_38_R_ISCAN_EXT_DAC_B7_G1(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_39  t_sz:1 ga:44, gw:28, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_39 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B23TB21_G2(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_39_R_PI_EXT_DAC_B20TB14_G2(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_39_R_ISCAN_EXT_DAC_B7_G2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3A  t_sz:1 ga:44, gw:28, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3A FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B23TB21_G3(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3A_R_PI_EXT_DAC_B20TB14_G3(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3A_R_ISCAN_EXT_DAC_B7_G3(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3B  t_sz:1 ga:44, gw:28, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3B FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B23TB21_G4(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3B_R_PI_EXT_DAC_B20TB14_G4(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3B_R_ISCAN_EXT_DAC_B7_G4(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3C  t_sz:1 ga:44, gw:28, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3C FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_RESERVED01(x) VTSS_ENCODE_BITFIELD(x,26U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_RESERVED01    VTSS_ENCODE_BITMASK(26U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_RESERVED01(x) VTSS_EXTRACT_BITFIELD(x,26U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_DECIDESKPLENGTH(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_DECIDESKPLENGTH    VTSS_BIT(25U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_DECIDESKPLENGTH(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_SKPEND_ERR_DET(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_SKPEND_ERR_DET    VTSS_BIT(24U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_SKPEND_ERR_DET(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_ASSERTBAC_UNALIGN(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_ASSERTBAC_UNALIGN    VTSS_BIT(21U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_ASSERTBAC_UNALIGN(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_EIEOS_DET_NUM(x) VTSS_ENCODE_BITFIELD(x,19U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_EIEOS_DET_NUM    VTSS_ENCODE_BITMASK(19U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_EIEOS_DET_NUM(x) VTSS_EXTRACT_BITFIELD(x,19U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL    VTSS_BIT(17U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_CODINGERR_THRESHOLD_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_STATE4SYMLOCK(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_CONFIRM_SEL(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_CONFIRM_SEL    VTSS_BIT(15U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_RXEI_CONFIRM_SEL(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_TXEI_TRUNCATE(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_TXEI_TRUNCATE    VTSS_BIT(14U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_TXEI_TRUNCATE(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_IDL_EDB(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_IDL_EDB    VTSS_BIT(13U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_IDL_EDB(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_RXSTANDY_INT_OPT(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_RXSTANDY_INT_OPT    VTSS_BIT(12U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_RXSTANDY_INT_OPT(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_PIPE_BAC_ENABLE(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_PIPE_BAC_ENABLE    VTSS_BIT(11U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_PIPE_BAC_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKMST_INPCS(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKMST_INPCS    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKMST_INPCS(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKSLV_INPCS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKSLV_INPCS    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_LOOPBACKSLV_INPCS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_CHKLOCK_SYMBOL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_CHKLOCK_SYMBOL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_CHKLOCK_SYMBOL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_NOCHKP_R_TXDETRX_NOCHKN(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_CHKTIME(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_CHKTIME    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_TXDETRX_CHKTIME(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3C_R_HWT_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3C_R_HWT_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3C_R_HWT_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3D  t_sz:1 ga:44, gw:28, ra:17, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3D FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_RESET_MSG_BUS(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_RESET_MSG_BUS    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_RESET_MSG_BUS(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_SMP_CNT_SAT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_SMP_CNT_SAT    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_SMP_CNT_SAT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_ENA    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_CNT_PRD_UPD_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_STATUS_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_STATUS_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_STATUS_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_CNT_UPD_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_CNT_UPD_MODE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_CNT_UPD_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3D_R_CNT_RST_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3D_R_CNT_RST_MODE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3D_R_CNT_RST_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3E  t_sz:1 ga:44, gw:28, ra:18, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3E FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_PCS_DEBUG_SEL(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_PCS_DEBUG_SEL    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_PCS_DEBUG_SEL(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_OBS_PCS_LANE_CTRL(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_LOWER_SKPOS_RECEPTION(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_SEP_REFCLK_SSC(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_SEP_REFCLK_SSC    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_SEP_REFCLK_SSC(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_BIST_CHK_ALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_BIST_CHK_ALL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_BIST_CHK_ALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3E_R_BIST_EN_ALL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3E_R_BIST_EN_ALL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3E_R_BIST_EN_ALL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_3F  t_sz:1 ga:44, gw:28, ra:19, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_3F FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_OBS_PCS_LINK_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_OBS_PCS_LINK_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_OBS_PCS_LINK_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_L1P1_STATE(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_L1P1_STATE    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_L1P1_STATE(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_L1P2_ENTRY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_L1P2_ENTRY    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_L1P2_ENTRY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_L1P2_IDLE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_L1P2_IDLE    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_L1P2_IDLE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_L1P2_EXIT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_L1P2_EXIT    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_L1P2_EXIT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_PIPE_POWERDOWN(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_PIPE_POWERDOWN    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_PIPE_POWERDOWN(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_3F_PIPE_RATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_3F_PIPE_RATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_3F_PIPE_RATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PHY_PHY_LINK_40  t_sz:1 ga:44, gw:28, ra:20, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_40 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_1US_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_1US_THRESHOLD    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_1US_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,20U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD    VTSS_ENCODE_BITMASK(20U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_WDT_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,20U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_WDT_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_RESET(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_40_R_RXEQ_AUTO_FLOW_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_41  t_sz:1 ga:44, gw:28, ra:21, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_41 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_41_R_RX_PRESET_VECTOR_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_41_R_TX_PRESET_VECTOR_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LINK_42  t_sz:1 ga:44, gw:28, ra:22, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_42 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_VGA_FTUNE_VECTOR_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_EQC_FTUNE_ADJ(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_EQC_FTUNE_ADJ    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_EQC_FTUNE_ADJ(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_EQR_FTUNE_ADJ(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_EQR_FTUNE_ADJ    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_EQR_FTUNE_ADJ(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_ADAPT_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_VECTOR(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_VECTOR    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_42_R_CTLE_FTUNE_VECTOR(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PHY_PHY_LINK_43  t_sz:1 ga:44, gw:28, ra:23, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_43 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_FDC_CM_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,28U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_FDC_CM_THRESHOLD    VTSS_ENCODE_BITMASK(28U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_FDC_CM_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,28U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_FDC_CP_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,24U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_FDC_CP_THRESHOLD    VTSS_ENCODE_BITMASK(24U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_FDC_CP_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,24U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_FDC_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_FDC_THRESHOLD    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_FDC_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_FDC_RESULTS_SWAP(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_FDC_RESULTS_SWAP    VTSS_BIT(17U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_FDC_RESULTS_SWAP(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_FDC_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_FDC_EN    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_FDC_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_DFE_ADAPT_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_DFE_SW_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,10U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_DFE_SW_THRESHOLD    VTSS_ENCODE_BITMASK(10U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_DFE_SW_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,10U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_DFE_FREE_RUN(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_DFE_FREE_RUN    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_DFE_FREE_RUN(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_DFE_PRESET_DLEV_EN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_DFE_PRESET_DLEV_EN    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_DFE_PRESET_DLEV_EN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_43_R_CTLE_ADAPT_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_44  t_sz:1 ga:44, gw:28, ra:24, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_44 FA_REG(VTSS_TO_SDPCIE_PHY,44U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_44_R_FOM_THRESHOLD(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_44_R_FOM_THRESHOLD    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_44_R_FOM_THRESHOLD(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_44_R_FDC_IWIDTH_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_44_R_FDC_IWIDTH_CHK    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_44_R_FDC_IWIDTH_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_48  t_sz:1 ga:72, gw:32, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_48 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_03(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_03    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_03(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_02(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_02    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_02(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_01(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_01    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_01(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_00(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_00    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_48_R_DFE_PRESET_DLEV_00(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PHY_PHY_LINK_49  t_sz:1 ga:72, gw:32, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_49 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_07(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_07    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_07(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_06(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_06    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_06(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_05(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_05    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_05(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_04(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_04    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_49_R_DFE_PRESET_DLEV_04(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PHY_PHY_LINK_4A  t_sz:1 ga:72, gw:32, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4A FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_11(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_11    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_11(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_10(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_10    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_10(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_09(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_09    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_09(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_08(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_08    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4A_R_DFE_PRESET_DLEV_08(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PHY_PHY_LINK_4B  t_sz:1 ga:72, gw:32, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4B FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_15(x) VTSS_ENCODE_BITFIELD(x,24U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_15    VTSS_ENCODE_BITMASK(24U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_15(x) VTSS_EXTRACT_BITFIELD(x,24U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_14(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_14    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_14(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_13(x) VTSS_ENCODE_BITFIELD(x,8U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_13    VTSS_ENCODE_BITMASK(8U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_13(x) VTSS_EXTRACT_BITFIELD(x,8U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_12(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_12    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4B_R_DFE_PRESET_DLEV_12(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PHY_PHY_LINK_4C  t_sz:1 ga:72, gw:32, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4C FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4C_R_DFE_PRESET_H1_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_4D  t_sz:1 ga:72, gw:32, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4D FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4D_R_DFE_PRESET_H1_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_4E  t_sz:1 ga:72, gw:32, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4E FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_11(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_11    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_11(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4E_R_DFE_PRESET_H1_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_4F  t_sz:1 ga:72, gw:32, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_4F FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_15(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_15    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_15(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_14(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_14    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_14(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_13(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_13    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_13(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_12(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_12    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_4F_R_DFE_PRESET_H1_12(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_50  t_sz:1 ga:72, gw:32, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_50 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_03(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_03    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_03(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_02(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_02    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_02(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_01(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_01    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_01(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_00(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_00    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_50_R_DFE_PRESET_H2_00(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_51  t_sz:1 ga:72, gw:32, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_51 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_07(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_07    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_07(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_06(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_06    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_06(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_05(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_05    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_05(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_04(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_04    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_51_R_DFE_PRESET_H2_04(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_52  t_sz:1 ga:72, gw:32, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_52 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_11(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_11    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_11(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_10(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_10    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_10(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_09(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_09    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_09(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_08(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_08    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_52_R_DFE_PRESET_H2_08(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_53  t_sz:1 ga:72, gw:32, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_53 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_15(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_15    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_15(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_14(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_14    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_14(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_13(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_13    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_13(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_12(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_12    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_53_R_DFE_PRESET_H2_12(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_54  t_sz:1 ga:72, gw:32, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_54 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_54_R_DFE_PRESET_H3_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_55  t_sz:1 ga:72, gw:32, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_55 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_55_R_DFE_PRESET_H3_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_56  t_sz:1 ga:72, gw:32, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_56 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_56_R_DFE_PRESET_H4_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_57  t_sz:1 ga:72, gw:32, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_57 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_57_R_DFE_PRESET_H4_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_58  t_sz:1 ga:72, gw:32, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_58 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_58_R_DFE_PRESET_H5_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_59  t_sz:1 ga:72, gw:32, ra:17, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_59 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_59_R_DFE_PRESET_H5_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5A  t_sz:1 ga:72, gw:32, ra:18, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5A FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5A_R_EQR_PRESET_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5B  t_sz:1 ga:72, gw:32, ra:19, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5B FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5B_R_EQR_PRESET_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5C  t_sz:1 ga:72, gw:32, ra:20, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5C FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5C_R_EQC_PRESET_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5D  t_sz:1 ga:72, gw:32, ra:21, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5D FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5D_R_EQC_PRESET_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5E  t_sz:1 ga:72, gw:32, ra:22, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5E FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_07(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_07    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_07(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_06(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_06    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_06(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_05(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_05    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_05(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_04(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_04    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_04(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_03(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_03    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_03(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_02(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_02    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_02(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_01(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_01    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_01(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_00(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_00    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5E_R_VGA_PRESET_00(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_5F  t_sz:1 ga:72, gw:32, ra:23, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_5F FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_15(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_15    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_15(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_14(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_14    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_14(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_13(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_13    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_13(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_12(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_12    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_12(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_11(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_11    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_11(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_10(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_10    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_10(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_09(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_09    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_09(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_08(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_08    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_5F_R_VGA_PRESET_08(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PHY_PHY_LINK_60  t_sz:1 ga:72, gw:32, ra:24, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_60 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_EN    VTSS_BIT(31U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_SAT_EN(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_SAT_EN    VTSS_BIT(30U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_SAT_EN(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_DLY_ADJ_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_EN    VTSS_BIT(23U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_SAT_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_SAT_EN    VTSS_BIT(22U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_SAT_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TAP_ADV_ADJ_OFFSET(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_60_R_TXCOEFF_DIV96(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_60_R_TXCOEFF_DIV96    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_60_R_TXCOEFF_DIV96(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LINK_61  t_sz:1 ga:72, gw:32, ra:25, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_61 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_61_R_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_61_R_TAP_MAIN    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_61_R_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_LF(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_LF    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_LF(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_FS(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_FS    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_61_R_LOCAL_FS(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_62  t_sz:1 ga:72, gw:32, ra:26, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_62 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_3(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_3    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_3(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_2(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_2    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_2(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_1(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_1    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_1(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_62_R_TXDEEMPH_ADV_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_63  t_sz:1 ga:72, gw:32, ra:27, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_63 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_3(x) VTSS_ENCODE_BITFIELD(x,24U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_3    VTSS_ENCODE_BITMASK(24U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_3(x) VTSS_EXTRACT_BITFIELD(x,24U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_2(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_2    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_2(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_1(x) VTSS_ENCODE_BITFIELD(x,8U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_1    VTSS_ENCODE_BITMASK(8U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_1(x) VTSS_EXTRACT_BITFIELD(x,8U,5U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_63_R_TXDEEMPH_DLY_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PHY_PHY_LINK_64  t_sz:1 ga:72, gw:32, ra:28, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_64 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_64_R_TXCP_PRESET_G3_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_65  t_sz:1 ga:72, gw:32, ra:29, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_65 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_65_R_TXCP_PRESET_G3_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_66  t_sz:1 ga:72, gw:32, ra:30, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_66 FA_REG(VTSS_TO_SDPCIE_PHY,72U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_66_R_TXCP_PRESET_G3_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_68  t_sz:1 ga:104, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_68 FA_REG(VTSS_TO_SDPCIE_PHY,104U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_68_R_TXC0_PRESET_G3_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_69  t_sz:1 ga:104, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_69 FA_REG(VTSS_TO_SDPCIE_PHY,104U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_69_R_TXC0_PRESET_G3_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_6A  t_sz:1 ga:104, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_6A FA_REG(VTSS_TO_SDPCIE_PHY,104U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6A_R_TXC0_PRESET_G3_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_6C  t_sz:1 ga:108, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_6C FA_REG(VTSS_TO_SDPCIE_PHY,108U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6C_R_TXCM_PRESET_G3_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_6D  t_sz:1 ga:108, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_6D FA_REG(VTSS_TO_SDPCIE_PHY,108U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6D_R_TXCM_PRESET_G3_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_6E  t_sz:1 ga:108, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_6E FA_REG(VTSS_TO_SDPCIE_PHY,108U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_6E_R_TXCM_PRESET_G3_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_70  t_sz:1 ga:112, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_70 FA_REG(VTSS_TO_SDPCIE_PHY,112U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_70_R_TXCP_PRESET_G4_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_71  t_sz:1 ga:112, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_71 FA_REG(VTSS_TO_SDPCIE_PHY,112U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_71_R_TXCP_PRESET_G4_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_72  t_sz:1 ga:112, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_72 FA_REG(VTSS_TO_SDPCIE_PHY,112U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_72_R_TXCP_PRESET_G4_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_74  t_sz:1 ga:116, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_74 FA_REG(VTSS_TO_SDPCIE_PHY,116U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_74_R_TXC0_PRESET_G4_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_75  t_sz:1 ga:116, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_75 FA_REG(VTSS_TO_SDPCIE_PHY,116U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_75_R_TXC0_PRESET_G4_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_76  t_sz:1 ga:116, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_76 FA_REG(VTSS_TO_SDPCIE_PHY,116U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_76_R_TXC0_PRESET_G4_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_78  t_sz:1 ga:120, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_78 FA_REG(VTSS_TO_SDPCIE_PHY,120U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_78_R_TXCM_PRESET_G4_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_79  t_sz:1 ga:120, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_79 FA_REG(VTSS_TO_SDPCIE_PHY,120U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_79_R_TXCM_PRESET_G4_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LINK_7A  t_sz:1 ga:120, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LINK_7A FA_REG(VTSS_TO_SDPCIE_PHY,120U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LINK_7A_R_TXCM_PRESET_G4_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LANE_00  t_sz:1 ga:128, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_00 FA_REG(VTSS_TO_SDPCIE_PHY,128U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_00_R_ALOS_THR(x) VTSS_ENCODE_BITFIELD(x,24U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_00_R_ALOS_THR    VTSS_ENCODE_BITMASK(24U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_00_R_ALOS_THR(x) VTSS_EXTRACT_BITFIELD(x,24U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_00_R_ITX_PREEMP_BASE(x) VTSS_ENCODE_BITFIELD(x,18U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_00_R_ITX_PREEMP_BASE    VTSS_ENCODE_BITMASK(18U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_00_R_ITX_PREEMP_BASE(x) VTSS_EXTRACT_BITFIELD(x,18U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_00_R_EID_LP(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_00_R_EID_LP    VTSS_BIT(17U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_00_R_EID_LP(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_00_R_R50_EN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_00_R_R50_EN    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_00_R_R50_EN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

/* SDPCIE_PHY_PHY_LANE_08  t_sz:1 ga:136, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_08 FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_08_R_FDC_RESET(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_08_R_FDC_RESET    VTSS_BIT(16U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_08_R_FDC_RESET(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_08_R_MANUAL_RXEQ_EVAL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_08_R_MANUAL_RXEQ_EVAL    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_08_R_MANUAL_RXEQ_EVAL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_08_R_RXEQ_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_08_R_RXEQ_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_08_R_RXEQ_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_09  t_sz:1 ga:136, gw:8, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_09 FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_09_R_CTLE_MODE(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_09_R_CTLE_MODE    VTSS_BIT(12U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_09_R_CTLE_MODE(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_09_R_RXEQ_STATE_BYP(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_09_R_RXEQ_STATE_BYP    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_09_R_RXEQ_STATE_BYP(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_09_R_LOGICAL_RXEI_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_09_R_LOGICAL_RXEI_SEL    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_09_R_LOGICAL_RXEI_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_09_R_RXEIE_RXEQ_EVAL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_0A  t_sz:1 ga:136, gw:8, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_0A FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN    VTSS_BIT(31U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_DIR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_DIR    VTSS_BIT(30U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS_DIR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_OS(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN    VTSS_BIT(23U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL(x) VTSS_ENCODE_BITFIELD(x,16U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL    VTSS_ENCODE_BITMASK(16U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IWIDTH_MAN_VOLT_SEL(x) VTSS_EXTRACT_BITFIELD(x,16U,7U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN    VTSS_BIT(15U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_DIR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_DIR    VTSS_BIT(14U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS_DIR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_OS(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0A_R_IHEIGHT_MAN_VOLT_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PHY_PHY_LANE_0B  t_sz:1 ga:136, gw:8, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_0B FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FOM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FOM_SEL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0B_R_RXEQ_FOM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_0C  t_sz:1 ga:136, gw:8, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_0C FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0C_FDC_RESULTS(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0C_FDC_RESULTS    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0C_FDC_RESULTS(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0C_FOM_RESULTS(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0C_FOM_RESULTS    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0C_FOM_RESULTS(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0C_RXEQ_FDC_STATE(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0C_RXEQ_FDC_STATE    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0C_RXEQ_FDC_STATE(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0C_RXEQ_CORE_STATE(x) VTSS_ENCODE_BITFIELD(x,8U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0C_RXEQ_CORE_STATE    VTSS_ENCODE_BITMASK(8U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0C_RXEQ_CORE_STATE(x) VTSS_EXTRACT_BITFIELD(x,8U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0C_RXEQ_MAIN_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0C_RXEQ_MAIN_STATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0C_RXEQ_MAIN_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PHY_PHY_LANE_0D  t_sz:1 ga:136, gw:8, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_0D FA_REG(VTSS_TO_SDPCIE_PHY,136U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0D_RXEQ_LOGICAL_RXEI(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0D_RXEQ_LOGICAL_RXEI    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0D_RXEQ_LOGICAL_RXEI(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0D_RXEQ_AUTO_FLOW_TIMEOUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_INVALID(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_INVALID    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_INVALID(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_DONE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_0D_RXEQ_EVAL_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_10  t_sz:1 ga:144, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_10 FA_REG(VTSS_TO_SDPCIE_PHY,144U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_10_OBS_RXEQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_11  t_sz:1 ga:144, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_11 FA_REG(VTSS_TO_SDPCIE_PHY,144U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B63_B56(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B63_B56    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B63_B56(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B55_B48(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B55_B48    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B55_B48(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B47_B40(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B47_B40    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B47_B40(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B39_B32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B39_B32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_11_OBS_RXEQ_B39_B32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_12  t_sz:1 ga:144, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_12 FA_REG(VTSS_TO_SDPCIE_PHY,144U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_12_OBS_RXEQ_B71_B64(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_12_OBS_RXEQ_B71_B64    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_12_OBS_RXEQ_B71_B64(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_14  t_sz:1 ga:148, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_14 FA_REG(VTSS_TO_SDPCIE_PHY,148U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_PIPE_DIRECT_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_DLY_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_DLY_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_DLY_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_MAIN_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_MAIN_EN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_MAIN_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_ADV_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_ADV_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_14_R_TXEQ_ADV_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_16  t_sz:1 ga:150, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_16 FA_REG(VTSS_TO_SDPCIE_PHY,150U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_16_OBS_TXEQ_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_17  t_sz:1 ga:150, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_17 FA_REG(VTSS_TO_SDPCIE_PHY,150U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B47_B40(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B47_B40    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B47_B40(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B39_B32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B39_B32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_17_OBS_TXEQ_B39_B32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_18  t_sz:1 ga:150, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_18 FA_REG(VTSS_TO_SDPCIE_PHY,150U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FOM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FOM_SEL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_18_R_RXMARGIN_FOM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_19  t_sz:1 ga:150, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_19 FA_REG(VTSS_TO_SDPCIE_PHY,150U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_19_RXMARGIN_STATE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_19_RXMARGIN_STATE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_19_RXMARGIN_STATE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PHY_PHY_LANE_1A  t_sz:1 ga:150, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_1A FA_REG(VTSS_TO_SDPCIE_PHY,150U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1A_OBS_RXMARGIN_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_1C  t_sz:1 ga:156, gw:20, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_1C FA_REG(VTSS_TO_SDPCIE_PHY,156U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_1C_OBS_TXAMP_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_30  t_sz:1 ga:176, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_30 FA_REG(VTSS_TO_SDPCIE_PHY,176U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_30_R_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_30_R_OSCAL_AFE    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_30_R_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_30_R_PD_OSDAC_AFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_30_R_PD_OSDAC_AFE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_30_R_PD_OSDAC_AFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_30_R_RESETB_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_30_R_RESETB_OSCAL_AFE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_30_R_RESETB_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_30_R_ADD_VOLT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_30_R_ADD_VOLT    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_30_R_ADD_VOLT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_34  t_sz:1 ga:180, gw:8, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_34 FA_REG(VTSS_TO_SDPCIE_PHY,180U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_34_R_PI_HOLD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_34_R_PI_HOLD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_34_R_PI_HOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_3C  t_sz:1 ga:188, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_3C FA_REG(VTSS_TO_SDPCIE_PHY,188U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B31_B24(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B31_B24    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B31_B24(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B7_B0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B7_B0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3C_OBS_PCS_LANE_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_3D  t_sz:1 ga:188, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_3D FA_REG(VTSS_TO_SDPCIE_PHY,188U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B63_B56(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B63_B56    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B63_B56(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B55_B48(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B55_B48    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B55_B48(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B47_B40(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B47_B40    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B47_B40(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B39_B32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B39_B32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3D_OBS_PCS_LANE_B39_B32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_3E  t_sz:1 ga:188, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_3E FA_REG(VTSS_TO_SDPCIE_PHY,188U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B15_B8(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B15_B8    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B7_B0(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B7_B0    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR_CNT_B7_B0(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR    VTSS_BIT(10U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_BIST_ERR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_BIST_OK(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_BIST_OK    VTSS_BIT(9U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_BIST_OK(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_BIST_RUN    VTSS_BIT(8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_R_BIST_ERRINJEC(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_R_BIST_ERRINJEC    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_R_BIST_ERRINJEC(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_R_BIST_LANE0_EN_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_R_BIST_LANE0_EN_SEL    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_R_BIST_LANE0_EN_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_R_BIST_CHK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_R_BIST_CHK    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_R_BIST_CHK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_3E_R_BIST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_3E_R_BIST_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_3E_R_BIST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PHY_PHY_LANE_40  t_sz:1 ga:192, gw:60, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_40 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_40_CTLE_PRESET_EYE_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_41  t_sz:1 ga:192, gw:60, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_41 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_41_CTLE_PRESET_EYE_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_42  t_sz:1 ga:192, gw:60, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_42 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_42_CTLE_PRESET_EYE_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_43  t_sz:1 ga:192, gw:60, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_43 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_43_CTLE_PRESET_EYE_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_44  t_sz:1 ga:192, gw:60, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_44 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_44_EQR_FTUNE_EYE_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_45  t_sz:1 ga:192, gw:60, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_45 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_45_EQR_FTUNE_EYE_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_46  t_sz:1 ga:192, gw:60, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_46 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_46_EQR_FTUNE_EYE_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_47  t_sz:1 ga:192, gw:60, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_47 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_47_EQR_FTUNE_EYE_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_48  t_sz:1 ga:192, gw:60, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_48 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_48_EQC_FTUNE_EYE_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_49  t_sz:1 ga:192, gw:60, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_49 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_49_EQC_FTUNE_EYE_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4A  t_sz:1 ga:192, gw:60, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4A FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4A_EQC_FTUNE_EYE_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4B  t_sz:1 ga:192, gw:60, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4B FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4B_EQC_FTUNE_EYE_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4C  t_sz:1 ga:192, gw:60, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4C FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4C_VGA_FTUNE_EYE_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4D  t_sz:1 ga:192, gw:60, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4D FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4D_VGA_FTUNE_EYE_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4E  t_sz:1 ga:192, gw:60, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4E FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4E_VGA_FTUNE_EYE_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_4F  t_sz:1 ga:192, gw:60, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_4F FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_4F_VGA_FTUNE_EYE_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_50  t_sz:1 ga:192, gw:60, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_50 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_50_TX_PRESET_FOM_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_51  t_sz:1 ga:192, gw:60, ra:17, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_51 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_51_TX_PRESET_FOM_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_52  t_sz:1 ga:192, gw:60, ra:18, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_52 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_52_TX_PRESET_FOM_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_53  t_sz:1 ga:192, gw:60, ra:19, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_53 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_53_TX_PRESET_FOM_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_54  t_sz:1 ga:192, gw:60, ra:20, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_54 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_03(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_03    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_03(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_02(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_02    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_02(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_01(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_01    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_01(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_00(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_00    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_54_TX_FTUNE_FOM_00(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_55  t_sz:1 ga:192, gw:60, ra:21, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_55 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_07(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_07    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_07(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_06(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_06    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_06(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_05(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_05    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_05(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_04(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_04    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_55_TX_FTUNE_FOM_04(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_56  t_sz:1 ga:192, gw:60, ra:22, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_56 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_11(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_11    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_11(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_10(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_10    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_10(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_09(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_09    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_09(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_08(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_08    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_56_TX_FTUNE_FOM_08(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_57  t_sz:1 ga:192, gw:60, ra:23, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_57 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_15(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_15    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_15(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_14(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_14    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_14(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_13(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_13    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_13(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_12(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_12    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_57_TX_FTUNE_FOM_12(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PHY_PHY_LANE_58  t_sz:1 ga:192, gw:60, ra:24, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_58 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_03(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_03    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_03(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_02(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_02    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_02(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_01(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_01    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_01(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_00(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_00    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_58_TX_FTUNE_FDC_00(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LANE_59  t_sz:1 ga:192, gw:60, ra:25, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_59 FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_07(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_07    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_07(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_06(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_06    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_06(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_05(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_05    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_05(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_04(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_04    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_59_TX_FTUNE_FDC_04(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LANE_5A  t_sz:1 ga:192, gw:60, ra:26, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_5A FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_11(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_11    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_11(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_10(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_10    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_10(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_09(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_09    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_09(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_08(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_08    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5A_TX_FTUNE_FDC_08(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LANE_5B  t_sz:1 ga:192, gw:60, ra:27, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_5B FA_REG(VTSS_TO_SDPCIE_PHY,192U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_15(x) VTSS_ENCODE_BITFIELD(x,24U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_15    VTSS_ENCODE_BITMASK(24U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_15(x) VTSS_EXTRACT_BITFIELD(x,24U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_14(x) VTSS_ENCODE_BITFIELD(x,16U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_14    VTSS_ENCODE_BITMASK(16U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_14(x) VTSS_EXTRACT_BITFIELD(x,16U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_13(x) VTSS_ENCODE_BITFIELD(x,8U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_13    VTSS_ENCODE_BITMASK(8U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_13(x) VTSS_EXTRACT_BITFIELD(x,8U,6U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_12(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_12    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_5B_TX_FTUNE_FDC_12(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PHY_PHY_LANE_7C  t_sz:1 ga:252, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PHY_PHY_LANE_7C FA_REG(VTSS_TO_SDPCIE_PHY,252U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B23_B16(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B23_B16    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B23_B16(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B15_B8(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B15_B8    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B15_B8(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B7_B4(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B7_B4    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B7_B4(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B3_B0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B3_B0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PHY_PHY_LANE_7C_DEBUG_OUT_B3_B0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_00  t_sz:1 ga:0, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_00 FA_REG(VTSS_TO_SDPCIE_PMA,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOS_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOS_SET    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOS_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOL_SET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOL_SET    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_00_CFG_PLL_LOL_SET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_00_R_HWT_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_05  t_sz:1 ga:5, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_05 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_05_CFG_BIAS_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_05_CFG_REFCK_TERM_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_06  t_sz:1 ga:5, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_06 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_BYP    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_RESETN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_PD(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_PD    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_VCO_PD(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_CTRL_LOGIC_PD    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_FORCE_RX_FILT    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_DCLOL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_DCLOL    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_DCLOL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOS    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_06_CFG_DISLOS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_07  t_sz:1 ga:5, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_07 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_START_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_BYP_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_08  t_sz:1 ga:5, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_08 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_08_CFG_CK_TREE_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_08_CFG_CK_TREE_PD    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_08_CFG_CK_TREE_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_08_CFG_EN_DUMMY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_08_CFG_EN_DUMMY    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_08_CFG_EN_DUMMY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_08_CFG_VFILT2PAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_08_CFG_VFILT2PAD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_08_CFG_VFILT2PAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_09  t_sz:1 ga:5, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_09 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_09_CFG_SW_10G(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_09_CFG_SW_10G    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_09_CFG_SW_10G(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_09_CFG_SW_8G(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_09_CFG_SW_8G    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_09_CFG_SW_8G(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_DN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_UP    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_0A  t_sz:1 ga:5, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0A FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0A_CFG_VCO_DIV_MODE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_0B  t_sz:1 ga:5, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0B FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0B_CFG_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0B_CFG_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0B_CFG_I_VCO_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0B_CFG_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_0C  t_sz:1 ga:5, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0C FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0C_CFG_RSEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0C_CFG_RSEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0C_CFG_RSEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0C_CFG_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_0D  t_sz:1 ga:5, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0D FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0D_CFG_REFCK_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0D_CFG_REFCK_PD    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0D_CFG_REFCK_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0D_CFG_JC_BYP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0D_CFG_JC_BYP    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0D_CFG_JC_BYP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0D_CFG_PMA_TX_CK_PD    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV66(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV66    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV66(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV64    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0D_CFG_PD_DIV64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_0E  t_sz:1 ga:5, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0E FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_0F  t_sz:1 ga:5, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_0F FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_10  t_sz:1 ga:5, gw:18, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_10 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_TREE_BASE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_11  t_sz:1 ga:5, gw:18, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_11 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_12  t_sz:1 ga:5, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_12 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_BUF_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_13  t_sz:1 ga:5, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_13 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_13_CFG_IBIAS_VC_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_14  t_sz:1 ga:5, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_14 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_EN_EXTVBG    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_PD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_14_CFG_IBIAS_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_15  t_sz:1 ga:5, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_15 FA_REG(VTSS_TO_SDPCIE_PMA,5U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_15_CFG_SEL_DIV_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_15_CFG_SEL_DIV_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_15_CFG_SEL_DIV_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_17  t_sz:1 ga:23, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_17 FA_REG(VTSS_TO_SDPCIE_PMA,23U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFN_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFN_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFN_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFP_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFP_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_17_CFG_VC_REFP_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_1A  t_sz:1 ga:26, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_1A FA_REG(VTSS_TO_SDPCIE_PMA,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1A_CFG_REFCK_R_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1A_CFG_REFCK_R_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1A_CFG_REFCK_R_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_1B  t_sz:1 ga:26, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_1B FA_REG(VTSS_TO_SDPCIE_PMA,26U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1B_CFG_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1B_CFG_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1B_CFG_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_1C  t_sz:1 ga:26, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_1C FA_REG(VTSS_TO_SDPCIE_PMA,26U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1C_CFG_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1C_CFG_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1C_CFG_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_1F  t_sz:1 ga:31, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_1F FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1F_CFG_VTUNE_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1F_CFG_VTUNE_SEL    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1F_CFG_VTUNE_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1F_CFG_IC2IP_N(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1F_CFG_IC2IP_N    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1F_CFG_IC2IP_N(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_UP_EN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_DN_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_20  t_sz:1 ga:31, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_20 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_20_CFG_LINK_BUF_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_20_CFG_LINK_BUF_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_20_CFG_LINK_BUF_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_21  t_sz:1 ga:31, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_21 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_CMU_22  t_sz:1 ga:31, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_22 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RESETB    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_CENTER_SPREADING    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_23  t_sz:1 ga:31, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_23 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_CMU_24  t_sz:1 ga:31, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_24 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_25  t_sz:1 ga:31, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_25 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_26  t_sz:1 ga:31, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_26 FA_REG(VTSS_TO_SDPCIE_PMA,31U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_BW_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_30  t_sz:1 ga:48, gw:16, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_30 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_30_R_PLL_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_30_R_PLL_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_30_R_PLL_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_31  t_sz:1 ga:48, gw:16, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_31 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_31_R_PLL_LOL_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_32  t_sz:1 ga:48, gw:16, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_32 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_32_R_PLL_LOL_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_33  t_sz:1 ga:48, gw:16, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_33 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_33_R_PLL_LOL_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_34  t_sz:1 ga:48, gw:16, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_34 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_34_R_PLL_LOL_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_35  t_sz:1 ga:48, gw:16, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_35 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_35_R_PLL_LOL_DF1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_36  t_sz:1 ga:48, gw:16, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_36 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_36_R_PLL_LOL_DF1_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_37  t_sz:1 ga:48, gw:16, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_37 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_37_R_PLL_LOL_DF2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_38  t_sz:1 ga:48, gw:16, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_38 FA_REG(VTSS_TO_SDPCIE_PMA,48U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_38_R_PLL_LOL_DF2_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_40  t_sz:1 ga:64, gw:160, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_40 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_40_R_TIME_PLL2CKB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_40_R_TIME_PLL2CKB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_40_R_TIME_PLL2CKB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_41  t_sz:1 ga:64, gw:160, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_41 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_41_R_TIME_PLL2CKB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_41_R_TIME_PLL2CKB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_41_R_TIME_PLL2CKB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_42  t_sz:1 ga:64, gw:160, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_42 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_42_R_MASK_PLL_RSTN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_42_R_MASK_PLL_RSTN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_42_R_MASK_PLL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_42_R_AUTO_PWRCHG_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_42_R_AUTO_PWRCHG_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_42_R_AUTO_PWRCHG_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_42_R_EN_PRE_CAL_VCO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_42_R_EN_PRE_CAL_VCO    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_42_R_EN_PRE_CAL_VCO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_42_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_42_R_LOL_RESET    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_42_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_43  t_sz:1 ga:64, gw:160, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_43 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_43_R_TIME_PWRON2PLL_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_43_R_TIME_PWRON2PLL_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_43_R_TIME_PWRON2PLL_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_44  t_sz:1 ga:64, gw:160, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_44 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_44_R_CK_RESETB(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_44_R_CK_RESETB    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_44_R_CK_RESETB(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_44_R_PLL_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_44_R_PLL_RSTN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_44_R_PLL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_45  t_sz:1 ga:64, gw:160, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_45 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_BIAS_EN_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_LINK_BUF_EN_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_RESERVED_2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_RESERVED_2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_RESERVED_2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_REFCK_SSC_EN_FROM_HWT    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_RESERVED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_RESERVED    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_RESERVED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_45_R_EN_RATECHG_CTRL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_46  t_sz:1 ga:64, gw:160, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_46 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_46_R_EN_RATECHG_CTRL_SEL_DIV(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_46_R_EN_RATECHG_CTRL_SEL_DIV    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_46_R_EN_RATECHG_CTRL_SEL_DIV(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_46_R_PWR_CTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_46_R_PWR_CTRL_FROM_HWT    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_46_R_PWR_CTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_46_R_DBG_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_46_R_DBG_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_46_R_DBG_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_CMU_47  t_sz:1 ga:64, gw:160, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_47 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_47_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_CMU_48  t_sz:1 ga:64, gw:160, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_48 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_48_R_GEN12_SEL_DIV_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_48_R_GEN12_SEL_DIV_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_48_R_GEN12_SEL_DIV_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_49  t_sz:1 ga:64, gw:160, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_49 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_49_R_GEN34_SEL_DIV_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_49_R_GEN34_SEL_DIV_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_49_R_GEN34_SEL_DIV_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_4A  t_sz:1 ga:64, gw:160, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4A FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN34(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN34    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN34(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN34(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN34    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN34(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN12(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN12    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4A_R_SW_10G_GEN12(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN12(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN12    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4A_R_SW_8G_GEN12(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_4B  t_sz:1 ga:64, gw:160, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4B FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4B_R_TIME_PLL2CKB_PWRCHG_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4B_R_TIME_PLL2CKB_PWRCHG_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4B_R_TIME_PLL2CKB_PWRCHG_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_4C  t_sz:1 ga:64, gw:160, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4C FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4C_R_TIME_PLL2CKB_PWRCHG_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4C_R_TIME_PLL2CKB_PWRCHG_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4C_R_TIME_PLL2CKB_PWRCHG_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_CMU_4D  t_sz:1 ga:64, gw:160, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4D FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4D_CFG_ICP_SEL_GEN34_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4D_CFG_ICP_SEL_GEN34_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4D_CFG_ICP_SEL_GEN34_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4D_CFG_I_VCO_GEN34_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4D_CFG_I_VCO_GEN34_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4D_CFG_I_VCO_GEN34_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_4E  t_sz:1 ga:64, gw:160, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4E FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4E_CFG_RSEL_GEN34_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4E_CFG_RSEL_GEN34_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4E_CFG_RSEL_GEN34_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4E_CFG_ICP_BASE_SEL_GEN34_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4E_CFG_ICP_BASE_SEL_GEN34_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4E_CFG_ICP_BASE_SEL_GEN34_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_4F  t_sz:1 ga:64, gw:160, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_4F FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_4F_R_DP_GEN3_SEL_DIV_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_4F_R_DP_GEN3_SEL_DIV_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_4F_R_DP_GEN3_SEL_DIV_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_50  t_sz:1 ga:64, gw:160, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_50 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_50_R_DP_GEN2_SEL_DIV_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_50_R_DP_GEN2_SEL_DIV_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_50_R_DP_GEN2_SEL_DIV_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_CMU_51  t_sz:1 ga:64, gw:160, ra:17, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_51 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_10G(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_10G    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_10G(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_10G(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_10G    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_10G(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_8G(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_8G    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN2_SW_8G(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_8G(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_8G    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_51_R_DP_GEN3_SW_8G(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_52  t_sz:1 ga:64, gw:160, ra:18, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_52 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN2_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN2_I_VCO_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN2_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN3_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN3_I_VCO_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_52_R_DP_GEN3_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_53  t_sz:1 ga:64, gw:160, ra:19, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_53 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN2_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN2_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN2_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN3_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN3_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_53_R_DP_GEN3_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_54  t_sz:1 ga:64, gw:160, ra:20, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_54 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN2_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN2_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN2_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN3_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN3_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_54_R_DP_GEN3_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_55  t_sz:1 ga:64, gw:160, ra:21, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_55 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN2_RSEL_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN2_RSEL_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN2_RSEL_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN3_RSEL_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN3_RSEL_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_55_R_DP_GEN3_RSEL_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_CMU_56  t_sz:1 ga:64, gw:160, ra:22, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_56 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_56_CFG_VCO_START_CODE_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_57  t_sz:1 ga:64, gw:160, ra:23, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_57 FA_REG(VTSS_TO_SDPCIE_PMA,64U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_57_CFG_VCO_START_CODE_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_57_CFG_VCO_START_CODE_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_57_CFG_VCO_START_CODE_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_E0  t_sz:1 ga:224, gw:31, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_E0 FA_REG(VTSS_TO_SDPCIE_PMA,224U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E0_PLL_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E0_PLL_LOL_UDL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E0_PLL_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E0_READ_VCO_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_E1  t_sz:1 ga:224, gw:31, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_E1 FA_REG(VTSS_TO_SDPCIE_PMA,224U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_E2  t_sz:1 ga:224, gw:31, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_E2 FA_REG(VTSS_TO_SDPCIE_PMA,224U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E2_AUTO_VCO_BYP_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E2_AUTO_VCO_BYP_CTUNE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E2_AUTO_VCO_BYP_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E2_VCO_CAL_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E2_VCO_CAL_DONE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E2_VCO_CAL_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_CMU_E3  t_sz:1 ga:224, gw:31, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_E3 FA_REG(VTSS_TO_SDPCIE_PMA,224U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E3_GEN34_VCO_CTUNE(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E3_GEN34_VCO_CTUNE    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E3_GEN34_VCO_CTUNE(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_E3_GEN12_VCO_CTUNE(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_E3_GEN12_VCO_CTUNE    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_E3_GEN12_VCO_CTUNE(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_CMU_FF  t_sz:1 ga:255, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_CMU_FF FA_REG(VTSS_TO_SDPCIE_PMA,255U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_CMU_FF_MSCC_PMA_CMU_LANE_ACCESS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_CMU_FF_MSCC_PMA_CMU_LANE_ACCESS    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_CMU_FF_MSCC_PMA_CMU_LANE_ACCESS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_00  t_sz:1 ga:256, gw:240, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_00 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_00_R_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_00_R_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_00_R_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_01  t_sz:1 ga:256, gw:240, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_01 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_STR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_STR    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_STR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_01_CFG_RXDET_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_01_CFG_PMA_TX_CK_BITWIDTH_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_02  t_sz:1 ga:256, gw:240, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_02 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_02_CFG_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_02_CFG_TAP_MAIN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_02_CFG_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY2(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY2    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY2(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_02_CFG_EN_DLY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_02_CFG_EN_MAIN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_02_CFG_EN_MAIN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_02_CFG_EN_MAIN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_02_CFG_EN_ADV(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_02_CFG_EN_ADV    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_02_CFG_EN_ADV(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_03  t_sz:1 ga:256, gw:240, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_03 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_03_CFG_TAP_ADV_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_03_CFG_TAP_ADV_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_03_CFG_TAP_ADV_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_04  t_sz:1 ga:256, gw:240, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_04 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_04_CFG_TAP_DLY_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_04_CFG_TAP_DLY_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_05  t_sz:1 ga:256, gw:240, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_05 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_05_CFG_TAP_DLY2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_05_CFG_TAP_DLY2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_06  t_sz:1 ga:256, gw:240, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_06 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_EN_PREEMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_EN_PREEMPH    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_EN_PREEMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_RX2TX_LP_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_RX2TX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_TX2RX_LP_EN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_TX2RX_LP_EN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CML(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CML    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CML(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CLK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CLK    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_PD_CLK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_06_CFG_PD_DRIVER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_06_CFG_PD_DRIVER    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_06_CFG_PD_DRIVER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_07  t_sz:1 ga:256, gw:240, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_07 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_VSEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_VSEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_PU(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_PU    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_PU(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_BYP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_BYP    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_07_CFG_RX_REG_BYP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_08  t_sz:1 ga:256, gw:240, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_08 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_08_CFG_CTLE_NEGC(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_08_CFG_CTLE_NEGC    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_08_CFG_CTLE_NEGC(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_08_CFG_BYP_OC_CLK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_08_CFG_BYP_OC_CLK    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_08_CFG_BYP_OC_CLK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_09  t_sz:1 ga:256, gw:240, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_09 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_09_CFG_IP_RX_LS_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_09_CFG_IP_RX_LS_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_09_CFG_EN_HYS_SQ(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_09_CFG_EN_HYS_SQ    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_09_CFG_EN_HYS_SQ(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_0A  t_sz:1 ga:256, gw:240, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0A_CFG_SUM_SETCM_EN_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0A_CFG_LANE_ID_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0A_CFG_LANE_ID_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_0B  t_sz:1 ga:256, gw:240, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_SQ    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_AFE    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0B_CFG_RESETB_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0B_CFG_CTLE_TP_EN    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0B_CFG_CTLE_TP_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0B_CFG_PD_CTLE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0B_CFG_PD_CTLE    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0B_CFG_PD_CTLE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0B_CFG_EQ_RES_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0B_CFG_EQ_RES_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_0C  t_sz:1 ga:256, gw:240, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_RX_PCIE_GEN12    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_RX_PCIE_GEN12(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_RX_LS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_RX_LS    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_RX_LS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_SQ    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_SQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_AFE    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_PD_OSDAC_AFE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_SQ    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_SQ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_AFE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_OSDAC_2X_AFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_SQ    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_AFE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0C_CFG_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_0D  t_sz:1 ga:256, gw:240, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0D_CFG_EQR_BYP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0D_CFG_EQR_BYP    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0D_CFG_EQR_BYP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0D_CFG_CTLE_M_THR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0D_CFG_CTLE_M_THR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_0E  t_sz:1 ga:256, gw:240, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0E_CFG_SUM_SETCM_EN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0E_CFG_SUM_SETCM_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0E_CFG_TXLB_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0E_CFG_TXLB_EN    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0E_CFG_TXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0E_CFG_RXLB_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0E_CFG_RXLB_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0E_CFG_RXLB_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0E_CFG_EQC_FORCE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0E_CFG_EQC_FORCE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_0F  t_sz:1 ga:256, gw:240, ra:15, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_0F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_0F_R_CDR_M_GEN1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_0F_R_CDR_M_GEN1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_10  t_sz:1 ga:256, gw:240, ra:16, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_10 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_10_R_CDR_M_GEN2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_10_R_CDR_M_GEN2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_11  t_sz:1 ga:256, gw:240, ra:17, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_11 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_11_R_CDR_M_GEN3_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_11_R_CDR_M_GEN3_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_12  t_sz:1 ga:256, gw:240, ra:18, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_12 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_12_R_CDR_M_GEN4_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_12_R_CDR_M_GEN4_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_13  t_sz:1 ga:256, gw:240, ra:19, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_13 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_13_CFG_CDRCK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_13_CFG_CDRCK_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_13_CFG_CDRCK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_13_CFG_PHID_1T(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_13_CFG_PHID_1T    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_13_CFG_PHID_1T(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_13_CFG_DCDR_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_13_CFG_DCDR_PD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_13_CFG_DCDR_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_14  t_sz:1 ga:256, gw:240, ra:20, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_14 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_14_CFG_PI_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_14_CFG_PI_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_15  t_sz:1 ga:256, gw:240, ra:21, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_15 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_15_CFG_PI_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_15_CFG_PI_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_16  t_sz:1 ga:256, gw:240, ra:22, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_16 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_16_CFG_PI_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_16_CFG_PI_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_17  t_sz:1 ga:256, gw:240, ra:23, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_17 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_17_CFG_PI_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_17_CFG_PI_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_18  t_sz:1 ga:256, gw:240, ra:24, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_18 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_SET    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_SET(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_DIR    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_18_CFG_PI_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_18_CFG_PI_HOLD(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_18_CFG_PI_HOLD    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_18_CFG_PI_HOLD(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_18_CFG_PI_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_19  t_sz:1 ga:256, gw:240, ra:25, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_19 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_19_CFG_PI_OFFSET_GEN1_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_19_CFG_PI_OFFSET_GEN1_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_19_CFG_PI_OFFSET_GEN1_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_1A  t_sz:1 ga:256, gw:240, ra:26, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_FLOOP_STEPS_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_FLOOP_STEPS_GEN1_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_FLOOP_STEPS_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_STEPS_GEN1(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_STEPS_GEN1    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_STEPS_GEN1(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_DFE_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_DFE_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_DFE_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_EN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_R_SCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1A_CFG_PI_R_SCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_1B  t_sz:1 ga:256, gw:240, ra:27, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_RX_PCIE_GEN12_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_SGN_H1(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_SGN_H1    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_SGN_H1(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_HOLD_DFE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_HOLD_DFE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_HOLD_DFE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1B_CFG_VCM_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1B_CFG_VCM_SEL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1B_CFG_VCM_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_1C  t_sz:1 ga:256, gw:240, ra:28, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1C_CFG_DFEDIG_BYP_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1C_CFG_DFEDIG_BYP_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_1D  t_sz:1 ga:256, gw:240, ra:29, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1D_CFG_DFE_BYP_H1_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1D_CFG_DFE_BYP_H1_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1D_CFG_DFE_BYP_H1_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_1E  t_sz:1 ga:256, gw:240, ra:30, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1E_CFG_DFE_BYP_H2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1E_CFG_DFE_BYP_H2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_1F  t_sz:1 ga:256, gw:240, ra:31, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_1F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_1F_CFG_DFE_BYP_H3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_20  t_sz:1 ga:256, gw:240, ra:32, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_20 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_20_CFG_DFE_BYP_H5_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_20_CFG_DFE_BYP_H5_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_21  t_sz:1 ga:256, gw:240, ra:33, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_21 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_21_CFG_DFE_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_21_CFG_DFE_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_22  t_sz:1 ga:256, gw:240, ra:34, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_22 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_22_CFG_DFETAP_EN_5_1    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_22_CFG_DFETAP_EN_5_1(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_23  t_sz:1 ga:256, gw:240, ra:35, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_23 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_23_CFG_DFEDIG_M_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_23_CFG_DFEDIG_M_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_23_CFG_ERRAMP_PD(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_23_CFG_ERRAMP_PD    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_23_CFG_ERRAMP_PD(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_23_CFG_DFECK_EN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_23_CFG_DFECK_EN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_23_CFG_DFECK_EN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_23_CFG_EN_DFEDIG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_23_CFG_EN_DFEDIG    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_23_CFG_EN_DFEDIG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_23_CFG_DFE_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_23_CFG_DFE_PD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_23_CFG_DFE_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_24  t_sz:1 ga:256, gw:240, ra:36, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_24 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN2_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN1_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_24_CFG_PI_BW_GEN1_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_25  t_sz:1 ga:256, gw:240, ra:37, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_25 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN4_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN3_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_25_CFG_PI_BW_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_26  t_sz:1 ga:256, gw:240, ra:38, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_26 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_26_CFG_ISCAN_EXT_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_26_CFG_ISCAN_EXT_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_27  t_sz:1 ga:256, gw:240, ra:39, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_27 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_27_CFG_ISCAN_EXT_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_27_CFG_ISCAN_EXT_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_28  t_sz:1 ga:256, gw:240, ra:40, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_28 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_28_CFG_ISCAN_EXT_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_28_CFG_ISCAN_EXT_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_29  t_sz:1 ga:256, gw:240, ra:41, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_29 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_29_CFG_ISCAN_EXT_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_29_CFG_ISCAN_EXT_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_2A  t_sz:1 ga:256, gw:240, ra:42, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_QRT_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_QRT_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_OVR    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2A_CFG_ISCAN_EXT_OVR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_2B  t_sz:1 ga:256, gw:240, ra:43, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_MAN_VOLT_EN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_MAN_VOLT_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_ADD_VOLT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_ADD_VOLT    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_ADD_VOLT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_FOM_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_FOM_SEL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_FOM_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_STEPSIZE    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_STEPSIZE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_RSTN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_SEL    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2B_CFG_ISCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_2C  t_sz:1 ga:256, gw:240, ra:44, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2C_CFG_R_OFFSET_DIR    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2C_CFG_R_OFFSET_DIR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2C_CFG_OS_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2C_CFG_OS_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2C_CFG_OS_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2C_CFG_COMP_NUM_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2C_CFG_COMP_NUM_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_2D  t_sz:1 ga:256, gw:240, ra:45, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2D_CFG_MAN_VOLT_SEL_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2D_CFG_MAN_VOLT_SEL_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_2E  t_sz:1 ga:256, gw:240, ra:46, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2E_CFG_OS_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2E_CFG_OS_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2E_CFG_OS_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_2F  t_sz:1 ga:256, gw:240, ra:47, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_2F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CTRL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CTRL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CP_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_2F_CFG_VGA_CP_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_30  t_sz:1 ga:256, gw:240, ra:48, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_30 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_30_CFG_RXDIV_SEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_30_CFG_RXDIV_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_30_CFG_SUMMER_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_30_CFG_SUMMER_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_30_CFG_SUMMER_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_31  t_sz:1 ga:256, gw:240, ra:49, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_31 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_R50_EN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_R50_EN    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_R50_EN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DIV5_8    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DIV5_8(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_CTLE_RSTN    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DFEDIG_GEN1(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DFEDIG_GEN1    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_RSTN_DFEDIG_GEN1(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_CDR_RSTN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_31_CFG_PI_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_31_CFG_PI_RSTN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_31_CFG_PI_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_32  t_sz:1 ga:256, gw:240, ra:50, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_32 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCML_BASE_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCML_BASE_GEN1_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCML_BASE_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCLK_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_32_CFG_ITX_IPCLK_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_33  t_sz:1 ga:256, gw:240, ra:51, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_33 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPPREEMP_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_33_CFG_ITX_IPDRIVER_BASE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_34  t_sz:1 ga:256, gw:240, ra:52, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_34 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_EN_DFEDIG_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_HIZ(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_HIZ    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_HIZ(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_DIS_SQ(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_DIS_SQ    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_DIS_SQ(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_PD_SQ(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_PD_SQ    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_PD_SQ(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_34_CFG_RXTERM_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_34_CFG_RXTERM_PD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_34_CFG_RXTERM_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_35  t_sz:1 ga:256, gw:240, ra:53, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_35 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_35_CFG_RXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_35_CFG_RXRATE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_35_CFG_RXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_35_CFG_TXRATE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_35_CFG_TXRATE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_35_CFG_TXRATE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_36  t_sz:1 ga:256, gw:240, ra:54, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_36 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SETB(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SETB    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SETB(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SEL    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_36_CFG_PRBS_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_36_CFG_EN_PREDRV_EMPH    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_36_CFG_EN_PREDRV_EMPH(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_36_CFG_EID_LP(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_36_CFG_EID_LP    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_36_CFG_EID_LP(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_36_CFG_PREDRV_SLEWRATE_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_36_CFG_PREDRV_SLEWRATE_GEN1_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_36_CFG_PREDRV_SLEWRATE_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_37  t_sz:1 ga:256, gw:240, ra:55, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_37 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_37_CFG_IP_PRE_BASE_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_37_CFG_IP_PRE_BASE_GEN1_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_37_CFG_IP_PRE_BASE_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_37_CFG_TXSWING_HALF(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_37_CFG_TXSWING_HALF    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_37_CFG_TXSWING_HALF(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_37_CFG_PD_RX_CKTREE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_37_CFG_PD_RX_CKTREE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_37_CFG_RXDET_COMP_PD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_37_CFG_RXDET_COMP_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_38  t_sz:1 ga:256, gw:240, ra:56, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_38 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_38_CFG_RXFILT_Z_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_38_CFG_RXFILT_Z_GEN1_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_38_CFG_RXFILT_Z_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_38_CFG_TACC_SEL_GEN1_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_38_CFG_TACC_SEL_GEN1_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_38_CFG_TACC_SEL_GEN1_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_39  t_sz:1 ga:256, gw:240, ra:57, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_39 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_39_CFG_RX_SSC_LH_GEN1(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_39_CFG_RX_SSC_LH_GEN1    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_39_CFG_RX_SSC_LH_GEN1(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_39_CFG_RXFILT_Y_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_39_CFG_RXFILT_Y_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_3A  t_sz:1 ga:256, gw:240, ra:58, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MAX_GEN1_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MAX_GEN1_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MAX_GEN1_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3A_CFG_MP_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_3B  t_sz:1 ga:256, gw:240, ra:59, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MAX_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MAX_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3B_CFG_MF_MIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_3C  t_sz:1 ga:256, gw:240, ra:60, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3C_CFG_ISCAN_EXT_DAC_B7_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_2NDORDER_GEN1(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_2NDORDER_GEN1    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_2NDORDER_GEN1(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_ACC(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_ACC    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3C_CFG_DIS_ACC(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_3D  t_sz:1 ga:256, gw:240, ra:61, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3D_CFG_ACC_THR_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3D_CFG_ACC_THR_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_3E  t_sz:1 ga:256, gw:240, ra:62, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_AFE    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3E_CFG_OC_BYP_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_3F  t_sz:1 ga:256, gw:240, ra:63, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_3F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_SQ    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_3F_CFG_OC_BYP_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_40  t_sz:1 ga:256, gw:240, ra:64, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_40 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,64U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_40_CFG_LANE_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_40_CFG_LANE_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_41  t_sz:1 ga:256, gw:240, ra:65, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_41 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,65U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_41_CFG_LANE_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_41_CFG_LANE_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_42  t_sz:1 ga:256, gw:240, ra:66, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_42 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,66U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN2_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN2_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN1_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_42_CFG_CDR_KF_GEN1_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_43  t_sz:1 ga:256, gw:240, ra:67, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_43 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,67U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN4_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN4_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN3_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_43_CFG_CDR_KF_GEN3_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_44  t_sz:1 ga:256, gw:240, ra:68, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_44 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,68U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN4(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN4    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN4(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN3(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN3    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN3(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN2    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_44_CFG_CTLE_NEGC_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_45  t_sz:1 ga:256, gw:240, ra:69, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_45 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,69U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN3    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_45_CFG_IP_RX_LS_SEL_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_46  t_sz:1 ga:256, gw:240, ra:70, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_46 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,70U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_46_CFG_IP_RX_LS_SEL_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_46_CFG_IP_RX_LS_SEL_GEN4    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_46_CFG_IP_RX_LS_SEL_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_47  t_sz:1 ga:256, gw:240, ra:71, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_47 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,71U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN4(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN4    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN4(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN3(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN3    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN3(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN2    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_47_CFG_PI_EXT_DAC_B23TOB22_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_48  t_sz:1 ga:256, gw:240, ra:72, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_48 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,72U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_48_CFG_CLK_ENQ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_48_CFG_CLK_ENQ    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_48_CFG_CLK_ENQ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_48_CFG_AUX_RXCK_SEL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_48_CFG_AUX_RXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_48_CFG_ALOS_THR_GEN1_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_48_CFG_ALOS_THR_GEN1_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_48_CFG_ALOS_THR_GEN1_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_49  t_sz:1 ga:256, gw:240, ra:73, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_49 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,73U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_49_CFG_FIGMERIT_SEL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_49_CFG_FIGMERIT_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_49_CFG_CROSS_MARGIN_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_49_CFG_CROSS_MARGIN_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_4A  t_sz:1 ga:256, gw:240, ra:74, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,74U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_REG_BYP_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_SP_CTLE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4A_CFG_RX_SP_CTLE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_4B  t_sz:1 ga:256, gw:240, ra:75, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,75U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4B_CFG_CENTER_SPREADING    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4B_CFG_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_4C  t_sz:1 ga:256, gw:240, ra:76, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,76U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4C_CFG_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4C_CFG_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_4D  t_sz:1 ga:256, gw:240, ra:77, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,77U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4D_CFG_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4D_CFG_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_4E  t_sz:1 ga:256, gw:240, ra:78, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4E_CFG_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4E_CFG_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_4F  t_sz:1 ga:256, gw:240, ra:79, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_4F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,79U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_PI_BW_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_PI_BW_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_4F_CFG_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_50  t_sz:1 ga:256, gw:240, ra:80, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_50 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,80U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_50_CFG_JT_EN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_50_CFG_JT_EN    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_50_CFG_JT_EN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_50_CFG_AUX_TXCK_SEL    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_50_CFG_AUX_TXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RTL_CLK_SEL    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RESETB    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_50_CFG_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_51  t_sz:1 ga:256, gw:240, ra:81, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_51 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,81U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN3    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN2    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_51_CFG_EQC_FORCE_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_52  t_sz:1 ga:256, gw:240, ra:82, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_52 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,82U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_52_CFG_IBIAS_TUNE_RESERVE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_53  t_sz:1 ga:256, gw:240, ra:83, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_53 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,83U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_53_R_TIME_CKB2CDR_PWRCHG_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_53_R_TIME_CKB2CDR_PWRCHG_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_53_R_TIME_CKB2CDR_PWRCHG_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_54  t_sz:1 ga:256, gw:240, ra:84, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_54 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,84U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_54_R_TIME_CKB2CDR_PWRCHG_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_54_R_TIME_CKB2CDR_PWRCHG_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_54_R_TIME_CKB2CDR_PWRCHG_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_55  t_sz:1 ga:256, gw:240, ra:85, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_55 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,85U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_55_CFG_EN_PREDRV_EMPH_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_55_CFG_EQC_FORCE_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_55_CFG_EQC_FORCE_GEN4    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_55_CFG_EQC_FORCE_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_56  t_sz:1 ga:256, gw:240, ra:86, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_56 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,86U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN3    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN2    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_56_CFG_VGA_CTRL_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_57  t_sz:1 ga:256, gw:240, ra:87, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_57 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,87U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_57_CFG_VGA_CTRL_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_57_CFG_VGA_CTRL_GEN4    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_57_CFG_VGA_CTRL_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_58  t_sz:1 ga:256, gw:240, ra:88, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_58 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,88U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_58_CFG_TX_RSTB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_58_CFG_TX_RSTB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_59  t_sz:1 ga:256, gw:240, ra:89, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_59 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,89U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_59_CFG_TX_RSTB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_59_CFG_TX_RSTB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_5A  t_sz:1 ga:256, gw:240, ra:90, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,90U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5A_CFG_TX_SETB_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5A_CFG_TX_SETB_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_5B  t_sz:1 ga:256, gw:240, ra:91, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,91U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5B_CFG_TX_SETB_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5B_CFG_TX_SETB_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_5C  t_sz:1 ga:256, gw:240, ra:92, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,92U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5C_LX_PWRCHG_INTERVAL_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5C_LX_PWRCHG_INTERVAL_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5C_LX_PWRCHG_INTERVAL_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_5D  t_sz:1 ga:256, gw:240, ra:93, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,93U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5D_LX_PWRCHG_TIMER_B0_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5D_LX_PWRCHG_TIMER_B0_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5D_LX_PWRCHG_TIMER_B0_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_5E  t_sz:1 ga:256, gw:240, ra:94, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,94U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5E_LX_PWRCHG_TIMER_B1_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5E_LX_PWRCHG_TIMER_B1_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5E_LX_PWRCHG_TIMER_B1_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_5F  t_sz:1 ga:256, gw:240, ra:95, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_5F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,95U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_5F_LX_PWRCHG_TIMER_B2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_5F_LX_PWRCHG_TIMER_B2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_5F_LX_PWRCHG_TIMER_B2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_60  t_sz:1 ga:256, gw:240, ra:96, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_60 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,96U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_60_LX_PWRCHG_TIMER_B8TOB4_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_60_LX_PWRCHG_TIMER_B8TOB4_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_60_LX_PWRCHG_TIMER_B8TOB4_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_61  t_sz:1 ga:256, gw:240, ra:97, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_61 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,97U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_61_LX_PWRCHG_TIMER_B11_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_61_LX_PWRCHG_TIMER_B11_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_61_LX_PWRCHG_TIMER_B11_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_62  t_sz:1 ga:256, gw:240, ra:98, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_62 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,98U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_62_LX_PWRCHG_TIMER_B12_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_62_LX_PWRCHG_TIMER_B12_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_62_LX_PWRCHG_TIMER_B12_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_63  t_sz:1 ga:256, gw:240, ra:99, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_63 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,99U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_63_LX_PWRCHG_TIMER_B13_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_63_LX_PWRCHG_TIMER_B13_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_63_LX_PWRCHG_TIMER_B13_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_64  t_sz:1 ga:256, gw:240, ra:100, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_64 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,100U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_64_LX_PWRCHG_TIMER_B14_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_64_LX_PWRCHG_TIMER_B14_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_64_LX_PWRCHG_TIMER_B14_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_65  t_sz:1 ga:256, gw:240, ra:101, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_65 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,101U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_65_LX_PWRCHG_TIMER_B15_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_65_LX_PWRCHG_TIMER_B15_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_65_LX_PWRCHG_TIMER_B15_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_66  t_sz:1 ga:256, gw:240, ra:102, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_66 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,102U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_66_LX_PWRCHG_TIMER_B16_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_66_LX_PWRCHG_TIMER_B16_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_66_LX_PWRCHG_TIMER_B16_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_67  t_sz:1 ga:256, gw:240, ra:103, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_67 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,103U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_67_LX_PWRCHG_TIMER_B17_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_67_LX_PWRCHG_TIMER_B17_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_67_LX_PWRCHG_TIMER_B17_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_68  t_sz:1 ga:256, gw:240, ra:104, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_68 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,104U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_68_LX_PWRCHG_TIMER_B18_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_68_LX_PWRCHG_TIMER_B18_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_68_LX_PWRCHG_TIMER_B18_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_69  t_sz:1 ga:256, gw:240, ra:105, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_69 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,105U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_69_LX_PWRCHG_TIMER_B19_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_69_LX_PWRCHG_TIMER_B19_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_69_LX_PWRCHG_TIMER_B19_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_6A  t_sz:1 ga:256, gw:240, ra:106, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,106U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6A_LX_PWRCHG_TIMER_B20_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6A_LX_PWRCHG_TIMER_B20_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6A_LX_PWRCHG_TIMER_B20_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_6B  t_sz:1 ga:256, gw:240, ra:107, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,107U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6B_LX_PWRCHG_TIMER_B22_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6B_LX_PWRCHG_TIMER_B22_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6B_LX_PWRCHG_TIMER_B22_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_6C  t_sz:1 ga:256, gw:240, ra:108, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,108U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6C_LX_PWRCHG_TIMER_B24_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6C_LX_PWRCHG_TIMER_B24_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6C_LX_PWRCHG_TIMER_B24_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_6D  t_sz:1 ga:256, gw:240, ra:109, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,109U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6D_LX_PWRCHG_TIMER_TX_DEEMPH_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6D_LX_PWRCHG_TIMER_TX_DEEMPH_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6D_LX_PWRCHG_TIMER_TX_DEEMPH_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_6E  t_sz:1 ga:256, gw:240, ra:110, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,110U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN3    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN2    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6E_CFG_MF_MIN_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_6F  t_sz:1 ga:256, gw:240, ra:111, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_6F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,111U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_6F_CFG_MF_MIN_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_6F_CFG_MF_MIN_GEN4    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_6F_CFG_MF_MIN_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_70  t_sz:1 ga:256, gw:240, ra:112, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_70 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,112U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN4(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN4    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN4(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN3(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN3    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN3(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN2    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_70_CFG_RX_SP_CTLE_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_71  t_sz:1 ga:256, gw:240, ra:113, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_71 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,113U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN3    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_71_CFG_PI_EXT_DAC_B20TOB18_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_72  t_sz:1 ga:256, gw:240, ra:114, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_72 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,114U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_72_CFG_PI_EXT_DAC_B20TOB18_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_72_CFG_PI_EXT_DAC_B20TOB18_GEN4    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_72_CFG_PI_EXT_DAC_B20TOB18_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_73  t_sz:1 ga:256, gw:240, ra:115, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_73 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,115U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN3    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN2    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_73_CFG_ITX_IPDRIVER_BASE_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_74  t_sz:1 ga:256, gw:240, ra:116, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_74 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,116U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_74_R_BIST_TIMER_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_74_R_BIST_TIMER_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_74_R_BIST_TIMER_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_75  t_sz:1 ga:256, gw:240, ra:117, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_75 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,117U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_75_R_BIST_TIMER_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_75_R_BIST_TIMER_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_75_R_BIST_TIMER_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_76  t_sz:1 ga:256, gw:240, ra:118, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_76 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,118U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_76_R_BIST_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_76_R_BIST_MODE_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_76_R_BIST_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_76_R_FREE_RUN_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_76_R_FREE_RUN_MODE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_76_R_FREE_RUN_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_76_R_BIST_ERRINJEC(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_76_R_BIST_ERRINJEC    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_76_R_BIST_ERRINJEC(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_76_R_BIST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_76_R_BIST_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_76_R_BIST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_77  t_sz:1 ga:256, gw:240, ra:119, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_77 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,119U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_77_R_BIST_RXERR_LBK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_77_R_BIST_RXERR_LBK    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_77_R_BIST_RXERR_LBK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_77_R_BIST_ERRSTOP(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_77_R_BIST_ERRSTOP    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_77_R_BIST_ERRSTOP(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK_ZERO(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK_ZERO    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK_ZERO(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_77_R_BIST_CHK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_78  t_sz:1 ga:256, gw:240, ra:120, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_78 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,120U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_78_R_TIME_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_78_R_TIME_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_79  t_sz:1 ga:256, gw:240, ra:121, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_79 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,121U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_79_R_TIME_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_79_R_TIME_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_7A  t_sz:1 ga:256, gw:240, ra:122, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,122U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7A_R_TIME_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7A_R_TIME_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_7B  t_sz:1 ga:256, gw:240, ra:123, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,123U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7B_R_TIME_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7B_R_TIME_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_7C  t_sz:1 ga:256, gw:240, ra:124, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,124U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7C_R_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7C_R_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7C_R_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_7D  t_sz:1 ga:256, gw:240, ra:125, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,125U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7D_R_DEASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7D_R_DEASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_7E  t_sz:1 ga:256, gw:240, ra:126, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,126U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7E_R_DEASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7E_R_DEASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_7F  t_sz:1 ga:256, gw:240, ra:127, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_7F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,127U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_7F_R_ASSERT_PPM_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_7F_R_ASSERT_PPM_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_80  t_sz:1 ga:256, gw:240, ra:128, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_80 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,128U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_80_R_ASSERT_PPM_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_80_R_ASSERT_PPM_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_81  t_sz:1 ga:256, gw:240, ra:129, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_81 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,129U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_81_R_LOS_CKONE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_81_R_LOS_CKONE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_81_R_LOS_CKONE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_81_R_DLOS_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_81_R_DLOS_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_81_R_DLOS_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_82  t_sz:1 ga:256, gw:240, ra:130, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_82 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,130U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_82_R_RX_RSTN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_82_R_RX_RSTN    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_82_R_RX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_82_R_TX_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_82_R_TX_RSTN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_82_R_TX_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_82_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_82_R_LOL_RESET    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_82_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_82_R_ALOS_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_82_R_ALOS_EN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_82_R_ALOS_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_82_R_TIME_LOS_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_82_R_TIME_LOS_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_82_R_TIME_LOS_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_83  t_sz:1 ga:256, gw:240, ra:131, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_83 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,131U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_CTLE_RSTN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_CTLE_RSTN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_CTLE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_CDR_RSTN    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_DFE_RSTN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_DFE_RSTN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_DFE_RSTN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_RX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_RX_POL_INV    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_RX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_RX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_RX_BIT_REVERSE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_RX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_TX_POL_INV(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_TX_POL_INV    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_TX_POL_INV(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_83_R_TX_BIT_REVERSE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_83_R_TX_BIT_REVERSE    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_83_R_TX_BIT_REVERSE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_84  t_sz:1 ga:256, gw:240, ra:132, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_84 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,132U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_84_R_LOGICAL_RXEI_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_84_R_LOGICAL_RXEI_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_84_R_LOGICAL_RXEI_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_84_R_LOL_CLR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_84_R_LOL_CLR    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_84_R_LOL_CLR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_84_R_TXEI(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_84_R_TXEI     VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_84_R_TXEI(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_85  t_sz:1 ga:256, gw:240, ra:133, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_85 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,133U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_85_R_RESERVE_0_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_85_R_RESERVE_0_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_85_R_RESERVE_0_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_86  t_sz:1 ga:256, gw:240, ra:134, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_86 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,134U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_86_R_RESERVE_0_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_86_R_RESERVE_0_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_86_R_RESERVE_0_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_87  t_sz:1 ga:256, gw:240, ra:135, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_87 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,135U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_87_R_RESERVE_1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_87_R_RESERVE_1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_87_R_RESERVE_1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_88  t_sz:1 ga:256, gw:240, ra:136, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_88 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,136U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_88_R_RESERVE_1_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_88_R_RESERVE_1_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_88_R_RESERVE_1_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_89  t_sz:1 ga:256, gw:240, ra:137, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_89 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,137U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_89_R_TIME_CKB2CDR_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_89_R_TIME_CKB2CDR_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_89_R_TIME_CKB2CDR_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8A  t_sz:1 ga:256, gw:240, ra:138, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,138U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8A_R_TIME_CKB2CDR_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8A_R_TIME_CKB2CDR_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8A_R_TIME_CKB2CDR_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8B  t_sz:1 ga:256, gw:240, ra:139, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,139U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8B_R_TIME_CDR2TXRX_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8B_R_TIME_CDR2TXRX_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8B_R_TIME_CDR2TXRX_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8C  t_sz:1 ga:256, gw:240, ra:140, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,140U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8C_R_TIME_CDR2TXRX_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8C_R_TIME_CDR2TXRX_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8C_R_TIME_CDR2TXRX_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8D  t_sz:1 ga:256, gw:240, ra:141, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,141U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8D_R_TIME_CTLE2DFE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8D_R_TIME_CTLE2DFE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8D_R_TIME_CTLE2DFE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8E  t_sz:1 ga:256, gw:240, ra:142, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,142U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8E_R_TIME_CTLE2DFE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8E_R_TIME_CTLE2DFE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8E_R_TIME_CTLE2DFE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_8F  t_sz:1 ga:256, gw:240, ra:143, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_8F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,143U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_8F_R_TIME_TXRX2CTLE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_8F_R_TIME_TXRX2CTLE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_8F_R_TIME_TXRX2CTLE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_90  t_sz:1 ga:256, gw:240, ra:144, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_90 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,144U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_SQ(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_SQ    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_SQ(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_AFE    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_90_R_AUTO_OSCAL_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_90_R_OSCAL_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_90_R_OSCAL_REG    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_90_R_OSCAL_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_90_R_EN_PWRCHG_RST_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_90_R_EN_PWRCHG_RST_TIMER    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_90_R_EN_PWRCHG_RST_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_90_R_CLK_OUT_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_90_R_CLK_OUT_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_90_R_CLK_OUT_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_91  t_sz:1 ga:256, gw:240, ra:145, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_91 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,145U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_91_R_RXEI_FILTER_FACTOR_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_91_R_RXEI_FILTER_FACTOR_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_91_R_DISABLE_EI_FILTER    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_91_R_DISABLE_EI_FILTER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_91_R_MASK_EI_SOURCE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_91_R_MASK_EI_SOURCE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_91_R_MASK_EI_SOURCE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_91_R_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_91_R_MULTI_LANE_MODE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_91_R_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_91_R_LBSLV_IN_PMAD    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_91_R_LBSLV_IN_PMAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_92  t_sz:1 ga:256, gw:240, ra:146, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_92 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,146U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_92_R_TXEI_ADV_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_92_R_TXEI_ADV_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_92_R_TXEI_DLY_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_92_R_TXEI_DLY_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_93  t_sz:1 ga:256, gw:240, ra:147, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_93 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,147U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_RX_PCIE_GEN12_FROM_HWT    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_RX_PCIE_GEN12_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_LANE_ID_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_LANE_ID_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_AUXCKSEL_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_AUXCKSEL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_REG_MANUAL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_REG_MANUAL    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_REG_MANUAL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_EN_RATECHG_CTRL    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_DIS_RESTORE_DFE    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_DIS_RESTORE_DFE(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_93_R_RXEI_FIFO_RST_EN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_93_R_RXEI_FIFO_RST_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_94  t_sz:1 ga:256, gw:240, ra:148, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_94 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,148U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_94_R_SWING_REG(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_94_R_SWING_REG    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_94_R_SWING_REG(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_94_R_MISC_REG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_94_R_MISC_REG    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_94_R_MISC_REG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_94_R_TXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_94_R_TXEQ_REG    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_94_R_TXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_94_R_ISCAN_REG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_94_R_ISCAN_REG    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_94_R_ISCAN_REG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_94_R_DWIDTHCTRL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_94_R_DWIDTHCTRL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_95  t_sz:1 ga:256, gw:240, ra:149, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_95 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,149U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_95_R_DBG_SEL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_95_R_DBG_SEL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_95_R_DBG_SEL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_96  t_sz:1 ga:256, gw:240, ra:150, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_96 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,150U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_96_R_BIST_PATTERN_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_96_R_BIST_PATTERN_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_97  t_sz:1 ga:256, gw:240, ra:151, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_97 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,151U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_97_R_BIST_PATTERN_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_97_R_BIST_PATTERN_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_98  t_sz:1 ga:256, gw:240, ra:152, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_98 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,152U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_98_R_BIST_PATTERN_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_98_R_BIST_PATTERN_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_99  t_sz:1 ga:256, gw:240, ra:153, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_99 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,153U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_99_R_BIST_PATTERN_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_99_R_BIST_PATTERN_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_9A  t_sz:1 ga:256, gw:240, ra:154, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9A FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,154U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9A_R_BIST_PATTERN_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9A_R_BIST_PATTERN_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_9B  t_sz:1 ga:256, gw:240, ra:155, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9B FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,155U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9B_R_BIST_PATTERN_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9B_R_BIST_PATTERN_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_9C  t_sz:1 ga:256, gw:240, ra:156, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9C FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,156U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9C_R_BIST_PATTERN_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9C_R_BIST_PATTERN_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_9D  t_sz:1 ga:256, gw:240, ra:157, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9D FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,157U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9D_R_BIST_PATTERN_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9D_R_BIST_PATTERN_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_9E  t_sz:1 ga:256, gw:240, ra:158, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9E FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,158U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_D(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_D    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_D(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_EN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_EN    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_EN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_REG    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_TX_BEACON_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_DFETAP_SGN_MAG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_DFETAP_SGN_MAG    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_DFETAP_SGN_MAG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_SATA_CHG_MODE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_SATA_CHG_MODE    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_SATA_CHG_MODE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_EN_AUTO_CDR_RSTN    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_EN_AUTO_CDR_RSTN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9E_R_RXEQ_REG(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9E_R_RXEQ_REG    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9E_R_RXEQ_REG(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_9F  t_sz:1 ga:256, gw:240, ra:159, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_9F FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,159U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_SUM_SETCM_EN_REG(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_SUM_SETCM_EN_REG    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_SUM_SETCM_EN_REG(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_PI_HOLD_REG(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_PI_HOLD_REG    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_PI_HOLD_REG(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_RXEQ_RATECHG_REG(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_RXEQ_RATECHG_REG    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_RXEQ_RATECHG_REG(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_TXEQ_RATECHG_REG(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_TXEQ_RATECHG_REG    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_TXEQ_RATECHG_REG(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_SWING_RATECHG_REG(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_SWING_RATECHG_REG    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_SWING_RATECHG_REG(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_RXDET_REG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_RXDET_REG    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_RXDET_REG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_9F_R_ALOS_THR_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_9F_R_ALOS_THR_FROM_HWT    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_9F_R_ALOS_THR_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_A0  t_sz:1 ga:256, gw:240, ra:160, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A0 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,160U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A0_R_TXFIFO_INI_RDPTR_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A0_R_TXFIFO_INI_RDPTR_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A0_R_DWF_TX_DIV_MODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A0_R_DWF_TX_DIV_MODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_A1  t_sz:1 ga:256, gw:240, ra:161, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A1 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,161U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING    VTSS_BIT(7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A1_R_PCLK_GATING_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A1_R_CDR_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A1_R_CDR_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A1_R_CDR_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A1_R_SSC_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A1_R_SSC_FROM_HWT    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A1_R_SSC_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A1_R_PMA_TXCK_DIV_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_A2  t_sz:1 ga:256, gw:240, ra:162, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A2 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,162U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A2_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A2_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_A3  t_sz:1 ga:256, gw:240, ra:163, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A3 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,163U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A3_R_DEASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A3_R_DEASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_A4  t_sz:1 ga:256, gw:240, ra:164, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A4 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,164U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A4_R_DEASSERT_PPM_SSC_11_8(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A4_R_DEASSERT_PPM_SSC_11_8    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A4_R_DEASSERT_PPM_SSC_11_8(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_A5  t_sz:1 ga:256, gw:240, ra:165, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A5 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,165U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A5_R_ASSERT_PPM_SSC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A5_R_ASSERT_PPM_SSC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_A6  t_sz:1 ga:256, gw:240, ra:166, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A6 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,166U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A6_R_ASSERT_PPM_SSC_11_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A6_R_ASSERT_PPM_SSC_11_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A6_R_ASSERT_PPM_SSC_11_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_A7  t_sz:1 ga:256, gw:240, ra:167, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A7 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,167U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN3_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN2_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A7_CFG_PI_FLOOP_STEPS_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_A8  t_sz:1 ga:256, gw:240, ra:168, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A8 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,168U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A8_CFG_PI_FLOOP_STEPS_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A8_CFG_PI_FLOOP_STEPS_GEN4_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A8_CFG_PI_FLOOP_STEPS_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_A9  t_sz:1 ga:256, gw:240, ra:169, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_A9 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,169U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_A9_CFG_ISCAN_EXT_DAC_B12TOB8_GEN2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_A9_CFG_ISCAN_EXT_DAC_B12TOB8_GEN2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_A9_CFG_ISCAN_EXT_DAC_B12TOB8_GEN2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_AA  t_sz:1 ga:256, gw:240, ra:170, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AA FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,170U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AA_CFG_ISCAN_EXT_DAC_B12TOB8_GEN3_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AA_CFG_ISCAN_EXT_DAC_B12TOB8_GEN3_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AA_CFG_ISCAN_EXT_DAC_B12TOB8_GEN3_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_AB  t_sz:1 ga:256, gw:240, ra:171, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AB FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,171U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AB_CFG_ISCAN_EXT_DAC_B12TOB8_GEN4_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AB_CFG_ISCAN_EXT_DAC_B12TOB8_GEN4_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AB_CFG_ISCAN_EXT_DAC_B12TOB8_GEN4_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_AC  t_sz:1 ga:256, gw:240, ra:172, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AC FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,172U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AC_CFG_ALOS_THR_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_AD  t_sz:1 ga:256, gw:240, ra:173, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AD FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,173U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AD_CFG_ALOS_THR_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AD_CFG_ALOS_THR_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AD_CFG_ALOS_THR_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_AE  t_sz:1 ga:256, gw:240, ra:174, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AE FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,174U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AE_CFG_VGA_CAP_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AE_CFG_VGA_CAP_GEN2    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AE_CFG_VGA_CAP_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AE_CFG_ITX_IPDRIVER_BASE_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AE_CFG_ITX_IPDRIVER_BASE_GEN4    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AE_CFG_ITX_IPDRIVER_BASE_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_AF  t_sz:1 ga:256, gw:240, ra:175, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_AF FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,175U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN4(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN4    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN4(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN3(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN3    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_AF_CFG_VGA_CAP_GEN3(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_B0  t_sz:1 ga:256, gw:240, ra:176, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B0 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,176U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN3_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN2_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B0_CFG_RXFILT_Z_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_B1  t_sz:1 ga:256, gw:240, ra:177, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B1 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,177U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B1_CFG_DIS_2NDORDER_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B1_CFG_RXFILT_Z_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B1_CFG_RXFILT_Z_GEN4_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B1_CFG_RXFILT_Z_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_B2  t_sz:1 ga:256, gw:240, ra:178, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B2 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,178U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B2_CFG_PI_EXT_DAC_B17TOB14_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_B3  t_sz:1 ga:256, gw:240, ra:179, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B3 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,179U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B21_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B17TOB14_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B17TOB14_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B3_CFG_PI_EXT_DAC_B17TOB14_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_B4  t_sz:1 ga:256, gw:240, ra:180, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B4 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,180U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_PI_STEPS_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN4(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN4    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN4(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN3(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN3    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN3(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN2    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B4_CFG_RX_SSC_LH_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_B5  t_sz:1 ga:256, gw:240, ra:181, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B5 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,181U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B5_CFG_PI_OFFSET_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_B6  t_sz:1 ga:256, gw:240, ra:182, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B6 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,182U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B6_CFG_PI_OFFSET_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B6_CFG_PI_OFFSET_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B6_CFG_PI_OFFSET_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_B7  t_sz:1 ga:256, gw:240, ra:183, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B7 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,183U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN3_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN2_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B7_CFG_TACC_SEL_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_B8  t_sz:1 ga:256, gw:240, ra:184, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B8 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,184U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B8_CFG_TACC_SEL_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B8_CFG_TACC_SEL_GEN4_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B8_CFG_TACC_SEL_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_B9  t_sz:1 ga:256, gw:240, ra:185, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_B9 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,185U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_B9_CFG_PI_EXT_DAC_B3TOB0_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_BA  t_sz:1 ga:256, gw:240, ra:186, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BA FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,186U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BA_CFG_PI_EXT_DAC_B3TOB0_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BA_CFG_PI_EXT_DAC_B3TOB0_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BA_CFG_PI_EXT_DAC_B3TOB0_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_BB  t_sz:1 ga:256, gw:240, ra:187, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BB FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,187U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BB_CFG_ISCAN_EXT_DAC_B4TOB0_GEN2_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BB_CFG_ISCAN_EXT_DAC_B4TOB0_GEN2_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BB_CFG_ISCAN_EXT_DAC_B4TOB0_GEN2_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_BC  t_sz:1 ga:256, gw:240, ra:188, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BC FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,188U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BC_CFG_ISCAN_EXT_DAC_B4TOB0_GEN3_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BC_CFG_ISCAN_EXT_DAC_B4TOB0_GEN3_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BC_CFG_ISCAN_EXT_DAC_B4TOB0_GEN3_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_BD  t_sz:1 ga:256, gw:240, ra:189, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BD FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,189U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BD_CFG_ISCAN_EXT_DAC_B4TOB0_GEN4_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BD_CFG_ISCAN_EXT_DAC_B4TOB0_GEN4_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BD_CFG_ISCAN_EXT_DAC_B4TOB0_GEN4_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_BE  t_sz:1 ga:256, gw:240, ra:190, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BE FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,190U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN4(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN4    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN4(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN3(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN3    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN3(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN2    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_ISCAN_EXT_DAC_B30_GEN2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN4(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN4    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN4(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN3(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN3    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN3(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN2    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BE_CFG_RSTN_DFEDIG_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_BF  t_sz:1 ga:256, gw:240, ra:191, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_BF FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,191U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BF_R_SPDCHG_RECAL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BF_R_SPDCHG_RECAL    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BF_R_SPDCHG_RECAL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BF_R_SHORT_CALCNT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BF_R_SHORT_CALCNT    VTSS_BIT(5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BF_R_SHORT_CALCNT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BF_R_AUTO_PWRON_ISCAN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BF_R_AUTO_PWRON_ISCAN    VTSS_BIT(4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BF_R_AUTO_PWRON_ISCAN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_BF_R_REFCLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_BF_R_REFCLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_BF_R_REFCLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SDPCIE_PMA_PMA_LANE_C0  t_sz:1 ga:256, gw:240, ra:192, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C0 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,192U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C0_PI_DAC_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C0_PI_DAC_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C0_PI_DAC_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_C1  t_sz:1 ga:256, gw:240, ra:193, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C1 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,193U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C1_PI_DAC_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C1_PI_DAC_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C1_PI_DAC_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_C2  t_sz:1 ga:256, gw:240, ra:194, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C2 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,194U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C2_PI_DAC_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C2_PI_DAC_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C2_PI_DAC_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_C3  t_sz:1 ga:256, gw:240, ra:195, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C3 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,195U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C3_PI_DAC_30_24(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C3_PI_DAC_30_24    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C3_PI_DAC_30_24(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_C4  t_sz:1 ga:256, gw:240, ra:196, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C4 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,196U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C4_VGAR_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C4_VGAR_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C4_VGAR_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C4_PI_QRT_CODE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C4_PI_QRT_CODE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_C5  t_sz:1 ga:256, gw:240, ra:197, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C5 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,197U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C5_H1_5_0(x)  VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C5_H1_5_0     VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C5_H1_5_0(x)  VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_C6  t_sz:1 ga:256, gw:240, ra:198, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C6 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,198U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C6_H2_4_0(x)  VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C6_H2_4_0     VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C6_H2_4_0(x)  VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_C7  t_sz:1 ga:256, gw:240, ra:199, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C7 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,199U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C7_H3_3_0(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C7_H3_3_0     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C7_H3_3_0(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_C8  t_sz:1 ga:256, gw:240, ra:200, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C8 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,200U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C8_H4_3_0(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C8_H4_3_0     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C8_H4_3_0(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_C9  t_sz:1 ga:256, gw:240, ra:201, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_C9 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,201U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_C9_H5_3_0(x)  VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_C9_H5_3_0     VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_C9_H5_3_0(x)  VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_CA  t_sz:1 ga:256, gw:240, ra:202, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CA FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,202U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CA_DLEV_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CA_DLEV_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CA_DLEV_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_CB  t_sz:1 ga:256, gw:240, ra:203, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CB FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,203U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CB_CALEND_AFE(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CB_CALEND_AFE    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CB_CALEND_AFE(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CB_OSDAC_CODE_AFE_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CB_OSDAC_CODE_AFE_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_CC  t_sz:1 ga:256, gw:240, ra:204, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CC FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,204U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CC_CALEND_SQ(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CC_CALEND_SQ    VTSS_BIT(6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CC_CALEND_SQ(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CC_OSDAC_CODE_SQ_5_0    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CC_OSDAC_CODE_SQ_5_0(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SDPCIE_PMA_PMA_LANE_CD  t_sz:1 ga:256, gw:240, ra:205, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CD FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,205U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CD_CFG_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CD_CFG_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_CE  t_sz:1 ga:256, gw:240, ra:206, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CE FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,206U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CE_PHYMODE_CUR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CE_PHYMODE_CUR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CE_PHYMODE_CUR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_CF  t_sz:1 ga:256, gw:240, ra:207, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_CF FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,207U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CF_TXRATE_CUR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CF_TXRATE_CUR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CF_TXRATE_CUR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_CF_RXRATE_CUR(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_CF_RXRATE_CUR    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_CF_RXRATE_CUR(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_D0  t_sz:1 ga:256, gw:240, ra:208, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D0 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,208U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D0_ISCAN_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D0_ISCAN_DONE    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D0_ISCAN_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D0_FAST_EYE_SCAN_FAIL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D0_FAST_EYE_SCAN_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_D1  t_sz:1 ga:256, gw:240, ra:209, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D1 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,209U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D1_ISCAN_RESULTS_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D1_ISCAN_RESULTS_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D2  t_sz:1 ga:256, gw:240, ra:210, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D2 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,210U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D2_ISCAN_RESULTS_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D2_ISCAN_RESULTS_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D3  t_sz:1 ga:256, gw:240, ra:211, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D3 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,211U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D3_ISCAN_RESULTS_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D3_ISCAN_RESULTS_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D4  t_sz:1 ga:256, gw:240, ra:212, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D4 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,212U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D4_ISCAN_RESULTS_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D4_ISCAN_RESULTS_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D5  t_sz:1 ga:256, gw:240, ra:213, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D5 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,213U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D5_ISCAN_RESULTS_39_32    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D5_ISCAN_RESULTS_39_32(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D6  t_sz:1 ga:256, gw:240, ra:214, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D6 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D6_ISCAN_RESULTS_47_40    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D6_ISCAN_RESULTS_47_40(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D7  t_sz:1 ga:256, gw:240, ra:215, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D7 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,215U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D7_ISCAN_RESULTS_55_48    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D7_ISCAN_RESULTS_55_48(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D8  t_sz:1 ga:256, gw:240, ra:216, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D8 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,216U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D8_ISCAN_RESULTS_63_56    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D8_ISCAN_RESULTS_63_56(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_D9  t_sz:1 ga:256, gw:240, ra:217, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_D9 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,217U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_D9_ISCAN_RESULTS_64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_D9_ISCAN_RESULTS_64    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_D9_ISCAN_RESULTS_64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_DA  t_sz:1 ga:256, gw:240, ra:218, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DA FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,218U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DA_ISACN_RESULT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DA_ISACN_RESULT    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DA_ISACN_RESULT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_DB  t_sz:1 ga:256, gw:240, ra:219, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DB FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,219U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DB_ISACN_VOLT_STAT_6_0    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DB_ISACN_VOLT_STAT_6_0(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SDPCIE_PMA_PMA_LANE_DC  t_sz:1 ga:256, gw:240, ra:220, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DC FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,220U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DC_ISCAN_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DC_ISCAN_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_DD  t_sz:1 ga:256, gw:240, ra:221, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DD FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,221U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DD_ISCAN_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DD_ISCAN_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_DE  t_sz:1 ga:256, gw:240, ra:222, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DE FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,222U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DE_EQC_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DE_EQC_CODE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DE_EQC_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_DF  t_sz:1 ga:256, gw:240, ra:223, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_DF FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,223U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DF_SQUELCH(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DF_SQUELCH    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DF_SQUELCH(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DF_PMA2PCS_RXEI_FILTERED    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DF_PMA2PCS_RXEI_FILTERED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DF_LOL(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DF_LOL        VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DF_LOL(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_DF_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_DF_LOL_UDL    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_DF_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_E0  t_sz:1 ga:256, gw:240, ra:224, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_E0 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E0_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E0_BIST_DONE    VTSS_BIT(3U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E0_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E0_BIST_ERR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E0_BIST_ERR    VTSS_BIT(2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E0_BIST_ERR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E0_BIST_OK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E0_BIST_OK    VTSS_BIT(1U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E0_BIST_OK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E0_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E0_BIST_RUN    VTSS_BIT(0U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E0_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SDPCIE_PMA_PMA_LANE_E1  t_sz:1 ga:256, gw:240, ra:225, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_E1 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E1_BIST_ERR_CNT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E1_BIST_ERR_CNT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_E2  t_sz:1 ga:256, gw:240, ra:226, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_E2 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,226U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E2_BIST_ERR_CNT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E2_BIST_ERR_CNT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_E3  t_sz:1 ga:256, gw:240, ra:227, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_E3 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,227U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E3_BIST_ERR_CNT_23_16    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E3_BIST_ERR_CNT_23_16(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_E4  t_sz:1 ga:256, gw:240, ra:228, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_E4 FA_REG(VTSS_TO_SDPCIE_PMA,256U,0U,0U,0U,228U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_E4_BIST_ERR_CNT_31_24    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_E4_BIST_ERR_CNT_31_24(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SDPCIE_PMA_PMA_LANE_F0  t_sz:1 ga:496, gw:15, ra:0, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F0 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN3_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN2_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F0_CFG_PREDRV_SLEWRATE_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_F1  t_sz:1 ga:496, gw:15, ra:1, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F1 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F1_CFG_PREDRV_SLEWRATE_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F1_CFG_PREDRV_SLEWRATE_GEN4_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F1_CFG_PREDRV_SLEWRATE_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_F2  t_sz:1 ga:496, gw:15, ra:2, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F2 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN3_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN3_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN3_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN2_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN2_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F2_CFG_MP_MAX_GEN2_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_F3  t_sz:1 ga:496, gw:15, ra:3, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F3 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F3_CFG_ITX_IPCML_BASE_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F3_CFG_ITX_IPCML_BASE_GEN2_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F3_CFG_ITX_IPCML_BASE_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F3_CFG_MP_MAX_GEN4_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F3_CFG_MP_MAX_GEN4_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F3_CFG_MP_MAX_GEN4_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_F4  t_sz:1 ga:496, gw:15, ra:4, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F4 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN4_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN3_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F4_CFG_ITX_IPCML_BASE_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_F5  t_sz:1 ga:496, gw:15, ra:5, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F5 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN3_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN3_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN3_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN2_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN2_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F5_CFG_IP_PRE_BASE_GEN2_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_F6  t_sz:1 ga:496, gw:15, ra:6, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F6 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F6_CFG_IP_PRE_BASE_GEN4_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F6_CFG_IP_PRE_BASE_GEN4_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F6_CFG_IP_PRE_BASE_GEN4_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SDPCIE_PMA_PMA_LANE_F7  t_sz:1 ga:496, gw:15, ra:7, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F7 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F7_CFG_TAP_ADV_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F7_CFG_TAP_ADV_GEN2    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F7_CFG_TAP_ADV_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_F8  t_sz:1 ga:496, gw:15, ra:8, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F8 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F8_CFG_TAP_ADV_GEN3(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F8_CFG_TAP_ADV_GEN3    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F8_CFG_TAP_ADV_GEN3(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_F9  t_sz:1 ga:496, gw:15, ra:9, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_F9 FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_F9_CFG_TAP_ADV_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_F9_CFG_TAP_ADV_GEN4    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_F9_CFG_TAP_ADV_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_FA  t_sz:1 ga:496, gw:15, ra:10, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_FA FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FA_CFG_TAP_DLY_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FA_CFG_TAP_DLY_GEN2    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FA_CFG_TAP_DLY_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_FB  t_sz:1 ga:496, gw:15, ra:11, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_FB FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FB_CFG_TAP_DLY_GEN3(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FB_CFG_TAP_DLY_GEN3    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FB_CFG_TAP_DLY_GEN3(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_FC  t_sz:1 ga:496, gw:15, ra:12, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_FC FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FC_CFG_TAP_DLY_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FC_CFG_TAP_DLY_GEN4    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FC_CFG_TAP_DLY_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SDPCIE_PMA_PMA_LANE_FD  t_sz:1 ga:496, gw:15, ra:13, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_FD FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN3(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN3    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN3(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN2(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN2    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FD_CFG_EQ_RES_GEN2(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SDPCIE_PMA_PMA_LANE_FE  t_sz:1 ga:496, gw:15, ra:14, gc:1, rc:1  */
#define VTSS_SDPCIE_PMA_PMA_LANE_FE FA_REG(VTSS_TO_SDPCIE_PMA,496U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SDPCIE_PMA_PMA_LANE_FE_CFG_EQ_RES_GEN4(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SDPCIE_PMA_PMA_LANE_FE_CFG_EQ_RES_GEN4    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SDPCIE_PMA_PMA_LANE_FE_CFG_EQ_RES_GEN4(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_00  t_sz:14 ga:0, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_00(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOS_SET(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_CFG_PLL_LOL_SET(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_00_R_HWT_SIMULATION_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_05  t_sz:14 ga:5, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_05(target) FA_REG(target,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_05_CFG_BIAS_TP_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_05_CFG_REFCK_TERM_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_06  t_sz:14 ga:5, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_06(target) FA_REG(target,5U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP    VTSS_BIT(7U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_BYP(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN    VTSS_BIT(6U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_CAL_RESETN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_VCO_PD(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_CTRL_LOGIC_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_FORCE_RX_FILT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DCLOL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DISLOL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_06_CFG_DISLOS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_07  t_sz:14 ga:5, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_07(target) FA_REG(target,5U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_07_CFG_VCO_START_CODE_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_07_CFG_VCO_BYP_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_08  t_sz:14 ga:5, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_08(target) FA_REG(target,5U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN_EN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_CK_TREE_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_EN_DUMMY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_08_CFG_VFILT2PAD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_09  t_sz:14 ga:5, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_09(target) FA_REG(target,5U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_SW_10G(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_SW_8G(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_DN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_09_CFG_EN_TX_CK_UP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_0A  t_sz:14 ga:5, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0A(target) FA_REG(target,5U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0A_CFG_VCO_DIV_MODE_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_0B  t_sz:14 ga:5, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0B(target) FA_REG(target,5U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0B_CFG_ICP_BASE_SEL_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0B_CFG_I_VCO_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_0C  t_sz:14 ga:5, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0C(target) FA_REG(target,5U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0(x) VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0    VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0C_CFG_RSEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0C_CFG_ICP_SEL_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_0D  t_sz:14 ga:5, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0D(target) FA_REG(target,5U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_REFCK_PD(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_JC_BYP(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PMA_TX_CK_PD(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV66(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0D_CFG_PD_DIV64(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_0E  t_sz:14 ga:5, gw:18, ra:9, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0E(target) FA_REG(target,5U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0E_CFG_IPLL_DN_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_0F  t_sz:14 ga:5, gw:18, ra:10, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_0F(target) FA_REG(target,5U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_0F_CFG_IPLL_UP_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_10  t_sz:14 ga:5, gw:18, ra:11, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_10(target) FA_REG(target,5U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_TREE_BASE(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_10_CFG_IPLL_RESETB_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_11  t_sz:14 ga:5, gw:18, ra:12, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_11(target) FA_REG(target,5U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_11_CFG_IPLL_IC500U_CLOCK_TREE_BASE_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_12  t_sz:14 ga:5, gw:18, ra:13, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_12(target) FA_REG(target,5U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_BUF_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_12_CFG_ITX_VC_DRIVER_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_13  t_sz:14 ga:5, gw:18, ra:14, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_13(target) FA_REG(target,5U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_13_CFG_IBIAS_VC_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_14  t_sz:14 ga:5, gw:18, ra:15, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_14(target) FA_REG(target,5U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_EN_EXTVBG(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_14_CFG_IBIAS_PD(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_15  t_sz:14 ga:5, gw:18, ra:16, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_15(target) FA_REG(target,5U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_15_CFG_SEL_DIV_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_17  t_sz:14 ga:23, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_17(target) FA_REG(target,23U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0(x) VTSS_ENCODE_BITFIELD(x,4U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0    VTSS_ENCODE_BITMASK(4U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFN_3_0(x) VTSS_EXTRACT_BITFIELD(x,4U,4U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_17_CFG_VC_REFP_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_1A  t_sz:14 ga:26, gw:5, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1A(target) FA_REG(target,26U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1A_CFG_REFCK_R_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_1B  t_sz:14 ga:26, gw:5, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1B(target) FA_REG(target,26U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1B_CFG_RESERVE_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_1C  t_sz:14 ga:26, gw:5, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1C(target) FA_REG(target,26U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1C_CFG_RESERVE_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_1F  t_sz:14 ga:31, gw:17, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_1F(target) FA_REG(target,31U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_VTUNE_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_IC2IP_N(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_UP_EN(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_1F_CFG_BIAS_DN_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_20  t_sz:14 ga:31, gw:17, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_20(target) FA_REG(target,31U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_20_CFG_LINK_BUF_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_21  t_sz:14 ga:31, gw:17, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_21(target) FA_REG(target,31U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_21_CFG_REFCK_BCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_22  t_sz:14 ga:31, gw:17, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_22(target) FA_REG(target,31U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RESETB(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_RTL_CLK_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_CENTER_SPREADING(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_22_CFG_REFCK_SSC_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_23  t_sz:14 ga:31, gw:17, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_23(target) FA_REG(target,31U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_23_CFG_REFCK_MCNTMAXVAL_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_24  t_sz:14 ga:31, gw:17, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_24(target) FA_REG(target,31U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_24_CFG_REFCK_NCNTMAXVAL_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_25  t_sz:14 ga:31, gw:17, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_25(target) FA_REG(target,31U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_25_CFG_REFCK_NCNTMAXVAL_10_8(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_26  t_sz:14 ga:31, gw:17, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_26(target) FA_REG(target,31U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_STEP_1_0(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_26_CFG_REFCK_SSC_PI_BW_2_0(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD10G_CMU_TARGET_CMU_30  t_sz:14 ga:48, gw:18, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_30(target) FA_REG(target,48U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_30_R_PLL_DLOL_EN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_31  t_sz:14 ga:48, gw:18, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_31(target) FA_REG(target,48U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_31_R_PLL_LOL_DEASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_32  t_sz:14 ga:48, gw:18, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_32(target) FA_REG(target,48U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_32_R_PLL_LOL_DEASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_33  t_sz:14 ga:48, gw:18, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_33(target) FA_REG(target,48U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_33_R_PLL_LOL_ASSERT_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_34  t_sz:14 ga:48, gw:18, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_34(target) FA_REG(target,48U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_34_R_PLL_LOL_ASSERT_15_8(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_35  t_sz:14 ga:48, gw:18, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_35(target) FA_REG(target,48U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_35_R_PLL_LOL_DF1_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_36  t_sz:14 ga:48, gw:18, ra:6, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_36(target) FA_REG(target,48U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_36_R_PLL_LOL_DF1_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_37  t_sz:14 ga:48, gw:18, ra:7, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_37(target) FA_REG(target,48U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_37_R_PLL_LOL_DF2_7_0(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD10G_CMU_TARGET_CMU_38  t_sz:14 ga:48, gw:18, ra:8, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_38(target) FA_REG(target,48U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_38_R_PLL_LOL_DF2_9_8(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_42  t_sz:14 ga:66, gw:158, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_42(target) FA_REG(target,66U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_42_R_LOL_RESET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_43  t_sz:14 ga:66, gw:158, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_43(target) FA_REG(target,66U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_43_R_TIME_PLL2CDR_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_44  t_sz:14 ga:66, gw:158, ra:2, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_44(target) FA_REG(target,66U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_44_R_CK_RESETB(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_44_R_PLL_RSTN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_45  t_sz:14 ga:66, gw:158, ra:3, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_45(target) FA_REG(target,66U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN    VTSS_BIT(7U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_AUTO_RST_TREE_PD_MAN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT    VTSS_BIT(6U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_BIAS_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT    VTSS_BIT(5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_LINK_BUF_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_RESERVED_2(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_RESERVED_2    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_RESERVED_2(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT    VTSS_BIT(3U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_REFCK_SSC_EN_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_RESERVED(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_RESERVED    VTSS_BIT(2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_RESERVED(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT    VTSS_BIT(1U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_DWIDTHCTRL_FROM_HWT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL    VTSS_BIT(0U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_45_R_EN_RATECHG_CTRL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD10G_CMU_TARGET_CMU_46  t_sz:14 ga:66, gw:158, ra:4, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_46(target) FA_REG(target,66U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_46_R_DBG_SEL_1_0(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD10G_CMU_TARGET_CMU_47  t_sz:14 ga:66, gw:158, ra:5, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_47(target) FA_REG(target,66U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_47_R_PCS2PMA_PHYMODE_4_0(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* SD10G_CMU_TARGET_CMU_E0  t_sz:14 ga:224, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_E0(target) FA_REG(target,224U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL    VTSS_BIT(4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E0_PLL_LOL_UDL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E0_READ_VCO_CTUNE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD10G_CMU_TARGET_CMU_E1  t_sz:14 ga:224, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD10G_CMU_TARGET_CMU_E1(target) FA_REG(target,224U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SD10G_CMU_TARGET_CMU_E1_CFG_COMMON_STATUS_RESERVE_3_0(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SD_CMU_NONTERM_TARGET_SD_CMU_CFG  t_sz:12 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_CMU_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_CMU_NONTERM_TARGET_SD_CMU_STAT  t_sz:12 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_CMU_STAT(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG  t_sz:12 ga:2, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG(target) FA_REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD_CMU_NONTERM_TARGET_LCPLL_CFG  t_sz:12 ga:3, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_NONTERM_TARGET_LCPLL_CFG(target) FA_REG(target,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_NONTERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_CMU_TERM_TARGET_SD_CMU_CFG  t_sz:2 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_CMU_CFG(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_CFG_CMU_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_CMU_TERM_TARGET_SD_CMU_STAT  t_sz:2 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_CMU_STAT(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_CMU_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

/* SD_CMU_TERM_TARGET_SD_EXTCFG_CFG  t_sz:2 ga:2, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG(target) FA_REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_CMU_TERM_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD_CMU_TERM_TARGET_LCPLL_CFG  t_sz:2 ga:3, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_CMU_TERM_TARGET_LCPLL_CFG(target) FA_REG(target,3U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_CMU_TERM_TARGET_LCPLL_CFG_LCPLL_REFCLK_TERM_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_SER_RST  t_sz:25 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_SER_RST(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_SER_RST_SER_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_SER_RST_SER_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_SER_RST_SER_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_DES_RST  t_sz:25 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DES_RST(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DES_RST_DES_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_DES_RST_DES_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_DES_RST_DES_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_LANE_CFG  t_sz:25 ga:2, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_LANE_CFG(target) FA_REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST    VTSS_BIT(10U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_RX_RST(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST    VTSS_BIT(9U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_TX_RST(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST    VTSS_BIT(8U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL    VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_RX_REF_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_TX_REF_SEL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_LANE_STAT  t_sz:25 ga:2, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_LANE_STAT(target) FA_REG(target,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_DFE_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_CFG  t_sz:25 ga:4, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_CFG(target) FA_REG(target,4U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_SEL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_SEL      VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_SEL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_POL(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_POL      VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_POL(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CFG_SD_ENA(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CFG_SD_ENA      VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_CFG_SD_ENA(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_SD_CLK_GATE  t_sz:25 ga:5, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_CLK_GATE(target) FA_REG(target,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_NORMAL_MODE  t_sz:25 ga:6, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_NORMAL_MODE(target) FA_REG(target,6U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD_LANE_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD_LANE_TARGET_QUIET_MODE_6G  t_sz:25 ga:6, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_QUIET_MODE_6G(target) FA_REG(target,6U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD_LANE_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD_LANE_TARGET_SD_KR_ANEG_MODE  t_sz:25 ga:8, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_KR_ANEG_MODE(target) FA_REG(target,8U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD_LANE_TARGET_SD_EXTCFG_CFG  t_sz:25 ga:9, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_EXTCFG_CFG(target) FA_REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_LANE_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD_LANE_TARGET_SD_DELAY_CFG  t_sz:25 ga:10, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DELAY_CFG(target) FA_REG(target,10U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD_LANE_TARGET_SD_DELAY_VAR  t_sz:25 ga:10, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SD_DELAY_VAR(target) FA_REG(target,10U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD_LANE_TARGET_SYNC_ETH_SD_CFG  t_sz:25 ga:12, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_SYNC_ETH_SD_CFG(target) FA_REG(target,12U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_KR_DATA_CFG  t_sz:25 ga:13, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_KR_DATA_CFG(target) FA_REG(target,13U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX    VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_MISC  t_sz:25 ga:14, gw:14, ra:0, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_MISC(target) FA_REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_CORE_CLK_FREQ(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD_LANE_TARGET_MISC_CORE_CLK_FREQ    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD_LANE_TARGET_MISC_CORE_CLK_FREQ(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD_LANE_TARGET_MISC_MUX_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_MUX_ENA       VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_MISC_MUX_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_RX_ENA(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_RX_ENA        VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_MISC_RX_ENA(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_MISC_SD_125_RST_DIS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_MISC_SD_125_RST_DIS    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_MISC_SD_125_RST_DIS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_STICKY_BITS  t_sz:25 ga:14, gw:14, ra:1, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_STICKY_BITS(target) FA_REG(target,14U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY    VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_FIFO_UFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY    VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_STICKY_BITS_FIFO_OFLW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_EDGE_CFG  t_sz:25 ga:14, gw:14, ra:2, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_EDGE_CFG(target) FA_REG(target,14U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL(x) VTSS_ENCODE_BITFIELD(x,16U,4U)
#define VTSS_M_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL    VTSS_ENCODE_BITMASK(16U,4U)
#define VTSS_X_SD_LANE_TARGET_EDGE_CFG_DIST_EDGE_TO_VAL(x) VTSS_EXTRACT_BITFIELD(x,16U,4U)

#define VTSS_F_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD_LANE_TARGET_EDGE_CFG_PTR_DIR_SUM_ABS_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD_LANE_TARGET_LOCK_PERIOD  t_sz:25 ga:14, gw:14, ra:3, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD(target) FA_REG(target,14U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK    VTSS_BIT(31U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_IN_LOCK(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_LOCK_PERIOD_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES  t_sz:25 ga:14, gw:14, ra:4, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(target) FA_REG(target,14U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES_LOCK_PERIOD_PTR_ADJ_SUM_ABS_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES  t_sz:25 ga:14, gw:14, ra:5, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES(target) FA_REG(target,14U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_SD_LANE_TARGET_LOCK_PERIOD_PTR_ADJ_CNT_THRES_LOCK_PERIOD_PTR_ADJ_CNT_THRES(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* SD_LANE_TARGET_FILTER_CFG  t_sz:25 ga:14, gw:14, ra:6, gc:1, rc:2  */
#define VTSS_SD_LANE_TARGET_FILTER_CFG(target,ri) FA_REG(target,14U,0U,0U,ri,6U,1U,2U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV(x) VTSS_ENCODE_BITFIELD(x,28U,4U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV    VTSS_ENCODE_BITMASK(28U,4U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_BIT_IDX_INV(x) VTSS_EXTRACT_BITFIELD(x,28U,4U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA    VTSS_BIT(25U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_INV_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA    VTSS_BIT(24U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_ENA(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK(x) VTSS_ENCODE_BITFIELD(x,12U,9U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK    VTSS_ENCODE_BITMASK(12U,9U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_MASK(x) VTSS_EXTRACT_BITFIELD(x,12U,9U)

#define VTSS_F_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_SD_LANE_TARGET_FILTER_CFG_FILTER_PATTERN(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* SD_LANE_TARGET_M_CTRL  t_sz:25 ga:14, gw:14, ra:8, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_CTRL(target) FA_REG(target,14U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN(x) VTSS_ENCODE_BITFIELD(x,8U,20U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN    VTSS_ENCODE_BITMASK(8U,20U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN(x) VTSS_EXTRACT_BITFIELD(x,8U,20U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE    VTSS_BIT(3U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_PERIOD_LEN_TYPE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_LATCH(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_LATCH     VTSS_BIT(2U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_LATCH(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_DONE(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_DONE      VTSS_BIT(1U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_DONE(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_CTRL_M_START(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD_LANE_TARGET_M_CTRL_M_START     VTSS_BIT(0U)
#define VTSS_X_SD_LANE_TARGET_M_CTRL_M_START(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD_LANE_TARGET_M_STAT_MISC  t_sz:25 ga:14, gw:14, ra:9, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_MISC(target) FA_REG(target,14U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_MISC_M_LOCK_CNT(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM(x) VTSS_ENCODE_BITFIELD(x,0U,22U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM    VTSS_ENCODE_BITMASK(0U,22U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_MISC_M_RIS_EDGE_PTR_ADJ_SUM(x) VTSS_EXTRACT_BITFIELD(x,0U,22U)

/* SD_LANE_TARGET_M_STAT_SD_ONE_CNT  t_sz:25 ga:14, gw:14, ra:10, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_SD_ONE_CNT(target) FA_REG(target,14U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_SD_ONE_CNT_M_SD_ONE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD_LANE_TARGET_M_STAT_FX_ONE_CNT  t_sz:25 ga:14, gw:14, ra:11, gc:1, rc:1  */
#define VTSS_SD_LANE_TARGET_M_STAT_FX_ONE_CNT(target) FA_REG(target,14U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_FX_ONE_CNT_M_FX_ONE_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT  t_sz:25 ga:14, gw:14, ra:12, gc:1, rc:2  */
#define VTSS_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT(target,ri) FA_REG(target,14U,0U,0U,ri,12U,1U,2U)

#define VTSS_F_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD_LANE_TARGET_M_STAT_FILTER_MATCH_CNT_M_FILTER_MATCH_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD25G_CFG_TARGET_SD_SER_RST  t_sz:8 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_SER_RST(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_SER_RST_SER_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_SER_RST_SER_RST    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_SER_RST_SER_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_SD_DES_RST  t_sz:8 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_DES_RST(target) FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_DES_RST_DES_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_DES_RST_DES_RST    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_DES_RST_DES_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_SD_LANE_CFG  t_sz:8 ga:2, gw:3, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_LANE_CFG(target) FA_REG(target,2U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXMARGIN(x) VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXMARGIN    VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXMARGIN(x) VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXEI(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXEI    VTSS_BIT(25U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXEI(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXSWING(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXSWING    VTSS_BIT(24U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_TXSWING(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_FAST_ISCAN(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_FAST_ISCAN    VTSS_BIT(23U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_FAST_ISCAN(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_ISCAN_EN(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_ISCAN_EN    VTSS_BIT(22U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_ISCAN_EN(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_DLY(x) VTSS_ENCODE_BITFIELD(x,17U,5U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_DLY    VTSS_ENCODE_BITMASK(17U,5U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_DLY(x) VTSS_EXTRACT_BITFIELD(x,17U,5U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_MAIN(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_MAIN    VTSS_BIT(16U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_MAIN(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_ADV(x) VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_ADV    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_TAP_ADV(x) VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_DLY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_DLY    VTSS_BIT(11U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_DLY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_MAIN(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_MAIN    VTSS_BIT(10U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_MAIN(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_ADV(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_ADV    VTSS_BIT(9U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS_EN_ADV(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_LANE_RST    VTSS_BIT(8U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_LANE_RST(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_PHYMODE(x) VTSS_ENCODE_BITFIELD(x,5U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_PHYMODE    VTSS_ENCODE_BITMASK(5U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_PCS2PMA_PHYMODE(x) VTSS_EXTRACT_BITFIELD(x,5U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_HWT_MULTI_LANE_MODE(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_HWT_MULTI_LANE_MODE    VTSS_BIT(4U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_HWT_MULTI_LANE_MODE(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_EXT_CFG_RST    VTSS_BIT(1U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_EXT_CFG_RST(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG_MACRO_RST    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG_MACRO_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_SD_LANE_CFG2  t_sz:8 ga:2, gw:3, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_LANE_CFG2(target) FA_REG(target,2U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_RXRATE_SEL(x) VTSS_ENCODE_BITFIELD(x,29U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_RXRATE_SEL    VTSS_ENCODE_BITMASK(29U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_RXRATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,29U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_TXRATE_SEL(x) VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_TXRATE_SEL    VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_TXRATE_SEL(x) VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_PRE_DIVSEL(x) VTSS_ENCODE_BITFIELD(x,24U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_PRE_DIVSEL    VTSS_ENCODE_BITMASK(24U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_PRE_DIVSEL(x) VTSS_EXTRACT_BITFIELD(x,24U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_CFG_SEL_DIV(x) VTSS_ENCODE_BITFIELD(x,20U,4U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_CFG_SEL_DIV    VTSS_ENCODE_BITMASK(20U,4U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_CFG_SEL_DIV(x) VTSS_EXTRACT_BITFIELD(x,20U,4U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_VCO_DIV_SEL(x) VTSS_ENCODE_BITFIELD(x,17U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_VCO_DIV_SEL    VTSS_ENCODE_BITMASK(17U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_HWT_VCO_DIV_SEL(x) VTSS_EXTRACT_BITFIELD(x,17U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_RXFIFO_CK_DIV(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_RXFIFO_CK_DIV    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_RXFIFO_CK_DIV(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_TXFIFO_CK_DIV(x) VTSS_ENCODE_BITFIELD(x,11U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_TXFIFO_CK_DIV    VTSS_ENCODE_BITMASK(11U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_TXFIFO_CK_DIV(x) VTSS_EXTRACT_BITFIELD(x,11U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_PCS2PMA_TX_SPEED(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_PCS2PMA_TX_SPEED    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_PCS2PMA_TX_SPEED(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_RXDIV_SEL(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_RXDIV_SEL    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_RXDIV_SEL(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_TXCK_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_TXCK_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_PMA_TXCK_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_CFG2_DATA_WIDTH_SEL(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_CFG2_DATA_WIDTH_SEL    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_CFG2_DATA_WIDTH_SEL(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_CFG_TARGET_SD_LANE_STAT  t_sz:8 ga:2, gw:3, ra:2, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_LANE_STAT(target) FA_REG(target,2U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_STAT_DBG_OBS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_STAT_DBG_OBS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_STAT_LANE_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_STAT_LANE_RST_DONE    VTSS_BIT(1U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_STAT_LANE_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_LANE_STAT_PMA_RST_DONE    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_LANE_STAT_PMA_RST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_SD_CFG  t_sz:8 ga:5, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_CFG(target) FA_REG(target,5U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_CFG_SD_SEL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_CFG_SD_SEL    VTSS_BIT(2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_CFG_SD_SEL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_CFG_SD_POL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_CFG_SD_POL    VTSS_BIT(1U)
#define VTSS_X_SD25G_CFG_TARGET_SD_CFG_SD_POL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_CFG_SD_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_CFG_SD_ENA    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_CFG_SD_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_SD_CLK_GATE  t_sz:8 ga:6, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_CLK_GATE(target) FA_REG(target,6U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SD_CLK_GATE_SD_CLK_GATE    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SD_CLK_GATE_SD_CLK_GATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_NORMAL_MODE  t_sz:8 ga:7, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_NORMAL_MODE(target) FA_REG(target,7U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD25G_CFG_TARGET_NORMAL_MODE_NORMAL_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD25G_CFG_TARGET_NORMAL_MODE_NORMAL_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD25G_CFG_TARGET_QUIET_MODE_6G  t_sz:8 ga:7, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_QUIET_MODE_6G(target) FA_REG(target,7U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,25U)
#define VTSS_M_SD25G_CFG_TARGET_QUIET_MODE_6G_QUIET_MODE    VTSS_ENCODE_BITMASK(0U,25U)
#define VTSS_X_SD25G_CFG_TARGET_QUIET_MODE_6G_QUIET_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,25U)

/* SD25G_CFG_TARGET_SD_KR_ANEG_MODE  t_sz:8 ga:9, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_KR_ANEG_MODE(target) FA_REG(target,9U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_KR_ANEG_MODE_TX_ANEG_MODE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* SD25G_CFG_TARGET_SD_EXTCFG_CFG  t_sz:8 ga:10, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_EXTCFG_CFG(target) FA_REG(target,10U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_ENCODE_BITFIELD(x,16U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD    VTSS_ENCODE_BITMASK(16U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_RD(x) VTSS_EXTRACT_BITFIELD(x,16U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_ENCODE_BITFIELD(x,12U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR    VTSS_ENCODE_BITMASK(12U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_HOLD_WR(x) VTSS_EXTRACT_BITFIELD(x,12U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR    VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_EXEC_WR(x) VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SD_EXTCFG_CFG_WS_SETUP_WR(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_EXTCFG_CFG_CLK_DIV    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_EXTCFG_CFG_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_CFG_TARGET_SD_DELAY_CFG  t_sz:8 ga:11, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_DELAY_CFG(target) FA_REG(target,11U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SD25G_CFG_TARGET_SD_DELAY_CFG_SAMPLE_TIME    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SD25G_CFG_TARGET_SD_DELAY_CFG_SAMPLE_TIME(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SD25G_CFG_TARGET_SD_DELAY_VAR  t_sz:8 ga:11, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SD_DELAY_VAR(target) FA_REG(target,11U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SD25G_CFG_TARGET_SD_DELAY_VAR_TX_DELAY_VAR    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SD25G_CFG_TARGET_SD_DELAY_VAR_TX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SD25G_CFG_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SD25G_CFG_TARGET_SD_DELAY_VAR_RX_DELAY_VAR    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SD25G_CFG_TARGET_SD_DELAY_VAR_RX_DELAY_VAR(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SD25G_CFG_TARGET_SYNC_ETH_SD_CFG  t_sz:8 ga:13, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG(target) FA_REG(target,13U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_RECO_CLK_DIV(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA    VTSS_BIT(1U)
#define VTSS_X_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_LINK_STAT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_SYNC_ETH_SD_CFG_SD_AUTO_SQUELCH_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SD25G_CFG_TARGET_KR_DATA_CFG  t_sz:8 ga:14, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SD25G_CFG_TARGET_KR_DATA_CFG(target) FA_REG(target,14U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_RX    VTSS_BIT(2U)
#define VTSS_X_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_RX(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_TX    VTSS_BIT(1U)
#define VTSS_X_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_64B_TX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_10B    VTSS_BIT(0U)
#define VTSS_X_SD25G_CFG_TARGET_KR_DATA_CFG_REVERT_10B(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_CTRLR0  t_sz:3 ga:0, gw:256, ra:0, gc:1, rc:1  */
#define VTSS_SSI_CTRLR0(target)   FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SSI_CTRLR0_RSVD_CTRLR0(x)         VTSS_ENCODE_BITFIELD(x,25U,7U)
#define VTSS_M_SSI_CTRLR0_RSVD_CTRLR0            VTSS_ENCODE_BITMASK(25U,7U)
#define VTSS_X_SSI_CTRLR0_RSVD_CTRLR0(x)         VTSS_EXTRACT_BITFIELD(x,25U,7U)

#define VTSS_F_SSI_CTRLR0_SSTE(x)                VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_SSI_CTRLR0_SSTE                   VTSS_BIT(24U)
#define VTSS_X_SSI_CTRLR0_SSTE(x)                VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_SSI_CTRLR0_RSVD_CTRLR0_23(x)      VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_SSI_CTRLR0_RSVD_CTRLR0_23         VTSS_BIT(23U)
#define VTSS_X_SSI_CTRLR0_RSVD_CTRLR0_23(x)      VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_SSI_CTRLR0_SPI_FRF(x)             VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_SSI_CTRLR0_SPI_FRF                VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_SSI_CTRLR0_SPI_FRF(x)             VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_SSI_CTRLR0_DFS_32(x)              VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_SSI_CTRLR0_DFS_32                 VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_SSI_CTRLR0_DFS_32(x)              VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_SSI_CTRLR0_CFS(x)                 VTSS_ENCODE_BITFIELD(x,12U,4U)
#define VTSS_M_SSI_CTRLR0_CFS                    VTSS_ENCODE_BITMASK(12U,4U)
#define VTSS_X_SSI_CTRLR0_CFS(x)                 VTSS_EXTRACT_BITFIELD(x,12U,4U)

#define VTSS_F_SSI_CTRLR0_SRL(x)                 VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_SSI_CTRLR0_SRL                    VTSS_BIT(11U)
#define VTSS_X_SSI_CTRLR0_SRL(x)                 VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_SSI_CTRLR0_RSVD_SLV_OE(x)         VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_SSI_CTRLR0_RSVD_SLV_OE            VTSS_BIT(10U)
#define VTSS_X_SSI_CTRLR0_RSVD_SLV_OE(x)         VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_SSI_CTRLR0_TMOD(x)                VTSS_ENCODE_BITFIELD(x,8U,2U)
#define VTSS_M_SSI_CTRLR0_TMOD                   VTSS_ENCODE_BITMASK(8U,2U)
#define VTSS_X_SSI_CTRLR0_TMOD(x)                VTSS_EXTRACT_BITFIELD(x,8U,2U)

#define VTSS_F_SSI_CTRLR0_SCPOL(x)               VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_SSI_CTRLR0_SCPOL                  VTSS_BIT(7U)
#define VTSS_X_SSI_CTRLR0_SCPOL(x)               VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_SSI_CTRLR0_SCPH(x)                VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SSI_CTRLR0_SCPH                   VTSS_BIT(6U)
#define VTSS_X_SSI_CTRLR0_SCPH(x)                VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SSI_CTRLR0_FRF(x)                 VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_SSI_CTRLR0_FRF                    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_SSI_CTRLR0_FRF(x)                 VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_SSI_CTRLR0_DFS(x)                 VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SSI_CTRLR0_DFS                    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SSI_CTRLR0_DFS(x)                 VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SSI_CTRLR1  t_sz:3 ga:0, gw:256, ra:1, gc:1, rc:1  */
#define VTSS_SSI_CTRLR1(target)   FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_SSI_CTRLR1_RSVD_CTRLR1(x)         VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_CTRLR1_RSVD_CTRLR1            VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_CTRLR1_RSVD_CTRLR1(x)         VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_CTRLR1_NDF(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_CTRLR1_NDF                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_CTRLR1_NDF(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_SSIENR  t_sz:3 ga:0, gw:256, ra:2, gc:1, rc:1  */
#define VTSS_SSI_SSIENR(target)   FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_SSI_SSIENR_RSVD_SSIENR(x)         VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_SSIENR_RSVD_SSIENR            VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_SSIENR_RSVD_SSIENR(x)         VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_SSIENR_SSI_EN(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_SSIENR_SSI_EN                 VTSS_BIT(0U)
#define VTSS_X_SSI_SSIENR_SSI_EN(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_MWCR  t_sz:3 ga:0, gw:256, ra:3, gc:1, rc:1  */
#define VTSS_SSI_MWCR(target)     FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_SSI_MWCR_RSVD_MWCR(x)             VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_SSI_MWCR_RSVD_MWCR                VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_SSI_MWCR_RSVD_MWCR(x)             VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_SSI_MWCR_MHS(x)                   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SSI_MWCR_MHS                      VTSS_BIT(2U)
#define VTSS_X_SSI_MWCR_MHS(x)                   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SSI_MWCR_MDD(x)                   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SSI_MWCR_MDD                      VTSS_BIT(1U)
#define VTSS_X_SSI_MWCR_MDD(x)                   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SSI_MWCR_MWMOD(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_MWCR_MWMOD                    VTSS_BIT(0U)
#define VTSS_X_SSI_MWCR_MWMOD(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_SER  t_sz:3 ga:0, gw:256, ra:4, gc:1, rc:1  */
#define VTSS_SSI_SER(target)      FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_SSI_SER_RSVD_SER(x)               VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_SER_RSVD_SER                  VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_SER_RSVD_SER(x)               VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_SER_SER(x)                    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_SER_SER                       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_SER_SER(x)                    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_BAUDR  t_sz:3 ga:0, gw:256, ra:5, gc:1, rc:1  */
#define VTSS_SSI_BAUDR(target)    FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_SSI_BAUDR_RSVD_BAUDR(x)           VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_BAUDR_RSVD_BAUDR              VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_BAUDR_RSVD_BAUDR(x)           VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_BAUDR_SCKDV(x)                VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_BAUDR_SCKDV                   VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_BAUDR_SCKDV(x)                VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_TXFTLR  t_sz:3 ga:0, gw:256, ra:6, gc:1, rc:1  */
#define VTSS_SSI_TXFTLR(target)   FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_SSI_TXFTLR_RSVD_TXFTLR(x)         VTSS_ENCODE_BITFIELD(x,3U,29U)
#define VTSS_M_SSI_TXFTLR_RSVD_TXFTLR            VTSS_ENCODE_BITMASK(3U,29U)
#define VTSS_X_SSI_TXFTLR_RSVD_TXFTLR(x)         VTSS_EXTRACT_BITFIELD(x,3U,29U)

#define VTSS_F_SSI_TXFTLR_TFT(x)                 VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_SSI_TXFTLR_TFT                    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_SSI_TXFTLR_TFT(x)                 VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* SSI_RXFTLR  t_sz:3 ga:0, gw:256, ra:7, gc:1, rc:1  */
#define VTSS_SSI_RXFTLR(target)   FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_SSI_RXFTLR_RSVD_RXFTLR(x)         VTSS_ENCODE_BITFIELD(x,6U,26U)
#define VTSS_M_SSI_RXFTLR_RSVD_RXFTLR            VTSS_ENCODE_BITMASK(6U,26U)
#define VTSS_X_SSI_RXFTLR_RSVD_RXFTLR(x)         VTSS_EXTRACT_BITFIELD(x,6U,26U)

#define VTSS_F_SSI_RXFTLR_RFT(x)                 VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_SSI_RXFTLR_RFT                    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_SSI_RXFTLR_RFT(x)                 VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* SSI_TXFLR  t_sz:3 ga:0, gw:256, ra:8, gc:1, rc:1  */
#define VTSS_SSI_TXFLR(target)    FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SSI_TXFLR_RSVD_TXFLR(x)           VTSS_ENCODE_BITFIELD(x,4U,28U)
#define VTSS_M_SSI_TXFLR_RSVD_TXFLR              VTSS_ENCODE_BITMASK(4U,28U)
#define VTSS_X_SSI_TXFLR_RSVD_TXFLR(x)           VTSS_EXTRACT_BITFIELD(x,4U,28U)

#define VTSS_F_SSI_TXFLR_TXTFL(x)                VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SSI_TXFLR_TXTFL                   VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SSI_TXFLR_TXTFL(x)                VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SSI_RXFLR  t_sz:3 ga:0, gw:256, ra:9, gc:1, rc:1  */
#define VTSS_SSI_RXFLR(target)    FA_REG(target,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SSI_RXFLR_RSVD_RXFLR(x)           VTSS_ENCODE_BITFIELD(x,7U,25U)
#define VTSS_M_SSI_RXFLR_RSVD_RXFLR              VTSS_ENCODE_BITMASK(7U,25U)
#define VTSS_X_SSI_RXFLR_RSVD_RXFLR(x)           VTSS_EXTRACT_BITFIELD(x,7U,25U)

#define VTSS_F_SSI_RXFLR_RXTFL(x)                VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_SSI_RXFLR_RXTFL                   VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_SSI_RXFLR_RXTFL(x)                VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* SSI_SR  t_sz:3 ga:0, gw:256, ra:10, gc:1, rc:1  */
#define VTSS_SSI_SR(target)       FA_REG(target,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SSI_SR_RSVD_SR(x)                 VTSS_ENCODE_BITFIELD(x,7U,25U)
#define VTSS_M_SSI_SR_RSVD_SR                    VTSS_ENCODE_BITMASK(7U,25U)
#define VTSS_X_SSI_SR_RSVD_SR(x)                 VTSS_EXTRACT_BITFIELD(x,7U,25U)

#define VTSS_F_SSI_SR_DCOL(x)                    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_SSI_SR_DCOL                       VTSS_BIT(6U)
#define VTSS_X_SSI_SR_DCOL(x)                    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_SSI_SR_RSVD_TXE(x)                VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SSI_SR_RSVD_TXE                   VTSS_BIT(5U)
#define VTSS_X_SSI_SR_RSVD_TXE(x)                VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SSI_SR_RFF(x)                     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SSI_SR_RFF                        VTSS_BIT(4U)
#define VTSS_X_SSI_SR_RFF(x)                     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SSI_SR_RFNE(x)                    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SSI_SR_RFNE                       VTSS_BIT(3U)
#define VTSS_X_SSI_SR_RFNE(x)                    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SSI_SR_TFE(x)                     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SSI_SR_TFE                        VTSS_BIT(2U)
#define VTSS_X_SSI_SR_TFE(x)                     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SSI_SR_TFNF(x)                    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SSI_SR_TFNF                       VTSS_BIT(1U)
#define VTSS_X_SSI_SR_TFNF(x)                    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SSI_SR_BUSY(x)                    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_SR_BUSY                       VTSS_BIT(0U)
#define VTSS_X_SSI_SR_BUSY(x)                    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_IMR  t_sz:3 ga:0, gw:256, ra:11, gc:1, rc:1  */
#define VTSS_SSI_IMR(target)      FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SSI_IMR_RSVD_IMR(x)               VTSS_ENCODE_BITFIELD(x,6U,26U)
#define VTSS_M_SSI_IMR_RSVD_IMR                  VTSS_ENCODE_BITMASK(6U,26U)
#define VTSS_X_SSI_IMR_RSVD_IMR(x)               VTSS_EXTRACT_BITFIELD(x,6U,26U)

#define VTSS_F_SSI_IMR_MSTIM(x)                  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SSI_IMR_MSTIM                     VTSS_BIT(5U)
#define VTSS_X_SSI_IMR_MSTIM(x)                  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SSI_IMR_RXFIM(x)                  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SSI_IMR_RXFIM                     VTSS_BIT(4U)
#define VTSS_X_SSI_IMR_RXFIM(x)                  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SSI_IMR_RXOIM(x)                  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SSI_IMR_RXOIM                     VTSS_BIT(3U)
#define VTSS_X_SSI_IMR_RXOIM(x)                  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SSI_IMR_RXUIM(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SSI_IMR_RXUIM                     VTSS_BIT(2U)
#define VTSS_X_SSI_IMR_RXUIM(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SSI_IMR_TXOIM(x)                  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SSI_IMR_TXOIM                     VTSS_BIT(1U)
#define VTSS_X_SSI_IMR_TXOIM(x)                  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SSI_IMR_TXEIM(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_IMR_TXEIM                     VTSS_BIT(0U)
#define VTSS_X_SSI_IMR_TXEIM(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_ISR  t_sz:3 ga:0, gw:256, ra:12, gc:1, rc:1  */
#define VTSS_SSI_ISR(target)      FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_SSI_ISR_RSVD_ISR(x)               VTSS_ENCODE_BITFIELD(x,6U,26U)
#define VTSS_M_SSI_ISR_RSVD_ISR                  VTSS_ENCODE_BITMASK(6U,26U)
#define VTSS_X_SSI_ISR_RSVD_ISR(x)               VTSS_EXTRACT_BITFIELD(x,6U,26U)

#define VTSS_F_SSI_ISR_MSTIS(x)                  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SSI_ISR_MSTIS                     VTSS_BIT(5U)
#define VTSS_X_SSI_ISR_MSTIS(x)                  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SSI_ISR_RXFIS(x)                  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SSI_ISR_RXFIS                     VTSS_BIT(4U)
#define VTSS_X_SSI_ISR_RXFIS(x)                  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SSI_ISR_RXOIS(x)                  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SSI_ISR_RXOIS                     VTSS_BIT(3U)
#define VTSS_X_SSI_ISR_RXOIS(x)                  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SSI_ISR_RXUIS(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SSI_ISR_RXUIS                     VTSS_BIT(2U)
#define VTSS_X_SSI_ISR_RXUIS(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SSI_ISR_TXOIS(x)                  VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SSI_ISR_TXOIS                     VTSS_BIT(1U)
#define VTSS_X_SSI_ISR_TXOIS(x)                  VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SSI_ISR_TXEIS(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_ISR_TXEIS                     VTSS_BIT(0U)
#define VTSS_X_SSI_ISR_TXEIS(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_RISR  t_sz:3 ga:0, gw:256, ra:13, gc:1, rc:1  */
#define VTSS_SSI_RISR(target)     FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_SSI_RISR_RSVD_RISR(x)             VTSS_ENCODE_BITFIELD(x,6U,26U)
#define VTSS_M_SSI_RISR_RSVD_RISR                VTSS_ENCODE_BITMASK(6U,26U)
#define VTSS_X_SSI_RISR_RSVD_RISR(x)             VTSS_EXTRACT_BITFIELD(x,6U,26U)

#define VTSS_F_SSI_RISR_MSTIR(x)                 VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SSI_RISR_MSTIR                    VTSS_BIT(5U)
#define VTSS_X_SSI_RISR_MSTIR(x)                 VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SSI_RISR_RXFIR(x)                 VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SSI_RISR_RXFIR                    VTSS_BIT(4U)
#define VTSS_X_SSI_RISR_RXFIR(x)                 VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SSI_RISR_RXOIR(x)                 VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SSI_RISR_RXOIR                    VTSS_BIT(3U)
#define VTSS_X_SSI_RISR_RXOIR(x)                 VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SSI_RISR_RXUIR(x)                 VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SSI_RISR_RXUIR                    VTSS_BIT(2U)
#define VTSS_X_SSI_RISR_RXUIR(x)                 VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SSI_RISR_TXOIR(x)                 VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SSI_RISR_TXOIR                    VTSS_BIT(1U)
#define VTSS_X_SSI_RISR_TXOIR(x)                 VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SSI_RISR_TXEIR(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_RISR_TXEIR                    VTSS_BIT(0U)
#define VTSS_X_SSI_RISR_TXEIR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_TXOICR  t_sz:3 ga:0, gw:256, ra:14, gc:1, rc:1  */
#define VTSS_SSI_TXOICR(target)   FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_SSI_TXOICR_RSVD_TXOICR(x)         VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_TXOICR_RSVD_TXOICR            VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_TXOICR_RSVD_TXOICR(x)         VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_TXOICR_TXOICR(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_TXOICR_TXOICR                 VTSS_BIT(0U)
#define VTSS_X_SSI_TXOICR_TXOICR(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_RXOICR  t_sz:3 ga:0, gw:256, ra:15, gc:1, rc:1  */
#define VTSS_SSI_RXOICR(target)   FA_REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_SSI_RXOICR_RSVD_RXOICR(x)         VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_RXOICR_RSVD_RXOICR            VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_RXOICR_RSVD_RXOICR(x)         VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_RXOICR_RXOICR(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_RXOICR_RXOICR                 VTSS_BIT(0U)
#define VTSS_X_SSI_RXOICR_RXOICR(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_RXUICR  t_sz:3 ga:0, gw:256, ra:16, gc:1, rc:1  */
#define VTSS_SSI_RXUICR(target)   FA_REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_SSI_RXUICR_RSVD_RXUICR(x)         VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_RXUICR_RSVD_RXUICR            VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_RXUICR_RSVD_RXUICR(x)         VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_RXUICR_RXUICR(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_RXUICR_RXUICR                 VTSS_BIT(0U)
#define VTSS_X_SSI_RXUICR_RXUICR(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_MSTICR  t_sz:3 ga:0, gw:256, ra:17, gc:1, rc:1  */
#define VTSS_SSI_MSTICR(target)   FA_REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_SSI_MSTICR_RSVD_MSTICR(x)         VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_MSTICR_RSVD_MSTICR            VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_MSTICR_RSVD_MSTICR(x)         VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_MSTICR_MSTICR(x)              VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_MSTICR_MSTICR                 VTSS_BIT(0U)
#define VTSS_X_SSI_MSTICR_MSTICR(x)              VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_ICR  t_sz:3 ga:0, gw:256, ra:18, gc:1, rc:1  */
#define VTSS_SSI_ICR(target)      FA_REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_SSI_ICR_RSVD_ICR(x)               VTSS_ENCODE_BITFIELD(x,1U,31U)
#define VTSS_M_SSI_ICR_RSVD_ICR                  VTSS_ENCODE_BITMASK(1U,31U)
#define VTSS_X_SSI_ICR_RSVD_ICR(x)               VTSS_EXTRACT_BITFIELD(x,1U,31U)

#define VTSS_F_SSI_ICR_ICR(x)                    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SSI_ICR_ICR                       VTSS_BIT(0U)
#define VTSS_X_SSI_ICR_ICR(x)                    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SSI_IDR  t_sz:3 ga:0, gw:256, ra:22, gc:1, rc:1  */
#define VTSS_SSI_IDR(target)      FA_REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_SSI_IDR_IDCODE(x)                 (x)
#define VTSS_M_SSI_IDR_IDCODE                    0xffffffffU
#define VTSS_X_SSI_IDR_IDCODE(x)                 (x)


/* SSI_SSI_VERSION_ID  t_sz:3 ga:0, gw:256, ra:23, gc:1, rc:1  */
#define VTSS_SSI_SSI_VERSION_ID(target) FA_REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_SSI_SSI_VERSION_ID_SSI_COMP_VERSION(x) (x)
#define VTSS_M_SSI_SSI_VERSION_ID_SSI_COMP_VERSION    0xffffffffU
#define VTSS_X_SSI_SSI_VERSION_ID_SSI_COMP_VERSION(x) (x)


/* SSI_DR0  t_sz:3 ga:0, gw:256, ra:24, gc:1, rc:1  */
#define VTSS_SSI_DR0(target)      FA_REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_SSI_DR0_DR0_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR0_DR0_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR0_DR0_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR0_DR0_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR0_DR0_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR0_DR0_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR1  t_sz:3 ga:0, gw:256, ra:25, gc:1, rc:1  */
#define VTSS_SSI_DR1(target)      FA_REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_SSI_DR1_DR1_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR1_DR1_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR1_DR1_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR1_DR1_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR1_DR1_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR1_DR1_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR2  t_sz:3 ga:0, gw:256, ra:26, gc:1, rc:1  */
#define VTSS_SSI_DR2(target)      FA_REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_SSI_DR2_DR2_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR2_DR2_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR2_DR2_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR2_DR2_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR2_DR2_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR2_DR2_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR3  t_sz:3 ga:0, gw:256, ra:27, gc:1, rc:1  */
#define VTSS_SSI_DR3(target)      FA_REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_SSI_DR3_DR3_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR3_DR3_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR3_DR3_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR3_DR3_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR3_DR3_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR3_DR3_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR4  t_sz:3 ga:0, gw:256, ra:28, gc:1, rc:1  */
#define VTSS_SSI_DR4(target)      FA_REG(target,0U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_SSI_DR4_DR4_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR4_DR4_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR4_DR4_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR4_DR4_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR4_DR4_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR4_DR4_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR5  t_sz:3 ga:0, gw:256, ra:29, gc:1, rc:1  */
#define VTSS_SSI_DR5(target)      FA_REG(target,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_SSI_DR5_DR5_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR5_DR5_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR5_DR5_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR5_DR5_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR5_DR5_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR5_DR5_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR6  t_sz:3 ga:0, gw:256, ra:30, gc:1, rc:1  */
#define VTSS_SSI_DR6(target)      FA_REG(target,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_SSI_DR6_DR6_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR6_DR6_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR6_DR6_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR6_DR6_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR6_DR6_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR6_DR6_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR7  t_sz:3 ga:0, gw:256, ra:31, gc:1, rc:1  */
#define VTSS_SSI_DR7(target)      FA_REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_SSI_DR7_DR7_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR7_DR7_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR7_DR7_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR7_DR7_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR7_DR7_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR7_DR7_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR8  t_sz:3 ga:0, gw:256, ra:32, gc:1, rc:1  */
#define VTSS_SSI_DR8(target)      FA_REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_SSI_DR8_DR8_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR8_DR8_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR8_DR8_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR8_DR8_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR8_DR8_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR8_DR8_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR9  t_sz:3 ga:0, gw:256, ra:33, gc:1, rc:1  */
#define VTSS_SSI_DR9(target)      FA_REG(target,0U,0U,0U,0U,33U,1U,1U)

#define VTSS_F_SSI_DR9_DR9_RSVD_DR(x)            VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR9_DR9_RSVD_DR               VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR9_DR9_RSVD_DR(x)            VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR9_DR9_DR(x)                 VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR9_DR9_DR                    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR9_DR9_DR(x)                 VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR10  t_sz:3 ga:0, gw:256, ra:34, gc:1, rc:1  */
#define VTSS_SSI_DR10(target)     FA_REG(target,0U,0U,0U,0U,34U,1U,1U)

#define VTSS_F_SSI_DR10_DR10_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR10_DR10_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR10_DR10_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR10_DR10_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR10_DR10_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR10_DR10_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR11  t_sz:3 ga:0, gw:256, ra:35, gc:1, rc:1  */
#define VTSS_SSI_DR11(target)     FA_REG(target,0U,0U,0U,0U,35U,1U,1U)

#define VTSS_F_SSI_DR11_DR11_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR11_DR11_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR11_DR11_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR11_DR11_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR11_DR11_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR11_DR11_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR12  t_sz:3 ga:0, gw:256, ra:36, gc:1, rc:1  */
#define VTSS_SSI_DR12(target)     FA_REG(target,0U,0U,0U,0U,36U,1U,1U)

#define VTSS_F_SSI_DR12_DR12_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR12_DR12_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR12_DR12_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR12_DR12_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR12_DR12_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR12_DR12_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR13  t_sz:3 ga:0, gw:256, ra:37, gc:1, rc:1  */
#define VTSS_SSI_DR13(target)     FA_REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_SSI_DR13_DR13_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR13_DR13_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR13_DR13_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR13_DR13_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR13_DR13_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR13_DR13_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR14  t_sz:3 ga:0, gw:256, ra:38, gc:1, rc:1  */
#define VTSS_SSI_DR14(target)     FA_REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_SSI_DR14_DR14_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR14_DR14_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR14_DR14_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR14_DR14_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR14_DR14_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR14_DR14_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR15  t_sz:3 ga:0, gw:256, ra:39, gc:1, rc:1  */
#define VTSS_SSI_DR15(target)     FA_REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_SSI_DR15_DR15_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR15_DR15_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR15_DR15_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR15_DR15_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR15_DR15_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR15_DR15_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR16  t_sz:3 ga:0, gw:256, ra:40, gc:1, rc:1  */
#define VTSS_SSI_DR16(target)     FA_REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_SSI_DR16_DR16_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR16_DR16_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR16_DR16_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR16_DR16_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR16_DR16_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR16_DR16_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR17  t_sz:3 ga:0, gw:256, ra:41, gc:1, rc:1  */
#define VTSS_SSI_DR17(target)     FA_REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_SSI_DR17_DR17_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR17_DR17_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR17_DR17_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR17_DR17_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR17_DR17_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR17_DR17_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR18  t_sz:3 ga:0, gw:256, ra:42, gc:1, rc:1  */
#define VTSS_SSI_DR18(target)     FA_REG(target,0U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_SSI_DR18_DR18_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR18_DR18_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR18_DR18_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR18_DR18_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR18_DR18_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR18_DR18_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR19  t_sz:3 ga:0, gw:256, ra:43, gc:1, rc:1  */
#define VTSS_SSI_DR19(target)     FA_REG(target,0U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_SSI_DR19_DR19_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR19_DR19_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR19_DR19_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR19_DR19_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR19_DR19_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR19_DR19_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR20  t_sz:3 ga:0, gw:256, ra:44, gc:1, rc:1  */
#define VTSS_SSI_DR20(target)     FA_REG(target,0U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_SSI_DR20_DR20_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR20_DR20_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR20_DR20_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR20_DR20_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR20_DR20_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR20_DR20_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR21  t_sz:3 ga:0, gw:256, ra:45, gc:1, rc:1  */
#define VTSS_SSI_DR21(target)     FA_REG(target,0U,0U,0U,0U,45U,1U,1U)

#define VTSS_F_SSI_DR21_DR21_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR21_DR21_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR21_DR21_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR21_DR21_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR21_DR21_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR21_DR21_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR22  t_sz:3 ga:0, gw:256, ra:46, gc:1, rc:1  */
#define VTSS_SSI_DR22(target)     FA_REG(target,0U,0U,0U,0U,46U,1U,1U)

#define VTSS_F_SSI_DR22_DR22_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR22_DR22_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR22_DR22_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR22_DR22_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR22_DR22_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR22_DR22_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR23  t_sz:3 ga:0, gw:256, ra:47, gc:1, rc:1  */
#define VTSS_SSI_DR23(target)     FA_REG(target,0U,0U,0U,0U,47U,1U,1U)

#define VTSS_F_SSI_DR23_DR23_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR23_DR23_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR23_DR23_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR23_DR23_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR23_DR23_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR23_DR23_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR24  t_sz:3 ga:0, gw:256, ra:48, gc:1, rc:1  */
#define VTSS_SSI_DR24(target)     FA_REG(target,0U,0U,0U,0U,48U,1U,1U)

#define VTSS_F_SSI_DR24_DR24_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR24_DR24_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR24_DR24_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR24_DR24_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR24_DR24_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR24_DR24_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR25  t_sz:3 ga:0, gw:256, ra:49, gc:1, rc:1  */
#define VTSS_SSI_DR25(target)     FA_REG(target,0U,0U,0U,0U,49U,1U,1U)

#define VTSS_F_SSI_DR25_DR25_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR25_DR25_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR25_DR25_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR25_DR25_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR25_DR25_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR25_DR25_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR26  t_sz:3 ga:0, gw:256, ra:50, gc:1, rc:1  */
#define VTSS_SSI_DR26(target)     FA_REG(target,0U,0U,0U,0U,50U,1U,1U)

#define VTSS_F_SSI_DR26_DR26_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR26_DR26_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR26_DR26_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR26_DR26_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR26_DR26_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR26_DR26_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR27  t_sz:3 ga:0, gw:256, ra:51, gc:1, rc:1  */
#define VTSS_SSI_DR27(target)     FA_REG(target,0U,0U,0U,0U,51U,1U,1U)

#define VTSS_F_SSI_DR27_DR27_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR27_DR27_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR27_DR27_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR27_DR27_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR27_DR27_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR27_DR27_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR28  t_sz:3 ga:0, gw:256, ra:52, gc:1, rc:1  */
#define VTSS_SSI_DR28(target)     FA_REG(target,0U,0U,0U,0U,52U,1U,1U)

#define VTSS_F_SSI_DR28_DR28_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR28_DR28_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR28_DR28_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR28_DR28_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR28_DR28_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR28_DR28_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR29  t_sz:3 ga:0, gw:256, ra:53, gc:1, rc:1  */
#define VTSS_SSI_DR29(target)     FA_REG(target,0U,0U,0U,0U,53U,1U,1U)

#define VTSS_F_SSI_DR29_DR29_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR29_DR29_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR29_DR29_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR29_DR29_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR29_DR29_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR29_DR29_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR30  t_sz:3 ga:0, gw:256, ra:54, gc:1, rc:1  */
#define VTSS_SSI_DR30(target)     FA_REG(target,0U,0U,0U,0U,54U,1U,1U)

#define VTSS_F_SSI_DR30_DR30_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR30_DR30_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR30_DR30_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR30_DR30_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR30_DR30_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR30_DR30_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR31  t_sz:3 ga:0, gw:256, ra:55, gc:1, rc:1  */
#define VTSS_SSI_DR31(target)     FA_REG(target,0U,0U,0U,0U,55U,1U,1U)

#define VTSS_F_SSI_DR31_DR31_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR31_DR31_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR31_DR31_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR31_DR31_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR31_DR31_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR31_DR31_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR32  t_sz:3 ga:0, gw:256, ra:56, gc:1, rc:1  */
#define VTSS_SSI_DR32(target)     FA_REG(target,0U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_SSI_DR32_DR32_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR32_DR32_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR32_DR32_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR32_DR32_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR32_DR32_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR32_DR32_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR33  t_sz:3 ga:0, gw:256, ra:57, gc:1, rc:1  */
#define VTSS_SSI_DR33(target)     FA_REG(target,0U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_SSI_DR33_DR33_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR33_DR33_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR33_DR33_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR33_DR33_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR33_DR33_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR33_DR33_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR34  t_sz:3 ga:0, gw:256, ra:58, gc:1, rc:1  */
#define VTSS_SSI_DR34(target)     FA_REG(target,0U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_SSI_DR34_DR34_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR34_DR34_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR34_DR34_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR34_DR34_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR34_DR34_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR34_DR34_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_DR35  t_sz:3 ga:0, gw:256, ra:59, gc:1, rc:1  */
#define VTSS_SSI_DR35(target)     FA_REG(target,0U,0U,0U,0U,59U,1U,1U)

#define VTSS_F_SSI_DR35_DR35_RSVD_DR(x)          VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_SSI_DR35_DR35_RSVD_DR             VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_SSI_DR35_DR35_RSVD_DR(x)          VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_SSI_DR35_DR35_DR(x)               VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_SSI_DR35_DR35_DR                  VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_SSI_DR35_DR35_DR(x)               VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* SSI_RX_SAMPLE_DLY  t_sz:3 ga:0, gw:256, ra:60, gc:1, rc:1  */
#define VTSS_SSI_RX_SAMPLE_DLY(target) FA_REG(target,0U,0U,0U,0U,60U,1U,1U)

#define VTSS_F_SSI_RX_SAMPLE_DLY_RSVD_RX_SAMPLE_DLY(x) VTSS_ENCODE_BITFIELD(x,8U,24U)
#define VTSS_M_SSI_RX_SAMPLE_DLY_RSVD_RX_SAMPLE_DLY    VTSS_ENCODE_BITMASK(8U,24U)
#define VTSS_X_SSI_RX_SAMPLE_DLY_RSVD_RX_SAMPLE_DLY(x) VTSS_EXTRACT_BITFIELD(x,8U,24U)

#define VTSS_F_SSI_RX_SAMPLE_DLY_RSD(x)          VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_SSI_RX_SAMPLE_DLY_RSD             VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_SSI_RX_SAMPLE_DLY_RSD(x)          VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* SSI_RSVD  t_sz:3 ga:0, gw:256, ra:63, gc:1, rc:1  */
#define VTSS_SSI_RSVD(target)     FA_REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_SSI_RSVD_RSVD(x)                  (x)
#define VTSS_M_SSI_RSVD_RSVD                     0xffffffffU
#define VTSS_X_SSI_RSVD_RSVD(x)                  (x)


/* SUBCPU_SYS_CFG_GPR  t_sz:1 ga:0, gw:12, ra:0, gc:1, rc:8  */
#define VTSS_SUBCPU_SYS_CFG_GPR(ri) FA_REG(VTSS_TO_SUBCPU_SYS_CFG,0U,0U,0U,ri,0U,1U,8U)

#define VTSS_F_SUBCPU_SYS_CFG_GPR_GPR(x)         (x)
#define VTSS_M_SUBCPU_SYS_CFG_GPR_GPR            0xffffffffU
#define VTSS_X_SUBCPU_SYS_CFG_GPR_GPR(x)         (x)


/* SUBCPU_SYS_CFG_GENERAL_CTRL  t_sz:1 ga:0, gw:12, ra:8, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_GENERAL_CTRL FA_REG(VTSS_TO_SUBCPU_SYS_CFG,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_CTRL_BOOT_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_CTRL_BOOT_MODE_ENA    VTSS_BIT(4U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_CTRL_BOOT_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_CTRL_UART_GPIOS_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_CTRL_UART_GPIOS_ENA    VTSS_BIT(3U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_CTRL_UART_GPIOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_CTRL_I2C_GPIOS_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_CTRL_I2C_GPIOS_ENA    VTSS_BIT(2U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_CTRL_I2C_GPIOS_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_CTRL_WDT_RST_FORCE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_CTRL_WDT_RST_FORCE    VTSS_BIT(1U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_CTRL_WDT_RST_FORCE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_CTRL_SOFT_RST(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_CTRL_SOFT_RST    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_CTRL_SOFT_RST(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_GENERAL_STAT  t_sz:1 ga:0, gw:12, ra:9, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_GENERAL_STAT FA_REG(VTSS_TO_SUBCPU_SYS_CFG,0U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_STAT_REG_IF_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,3U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_STAT_REG_IF_ERR    VTSS_ENCODE_BITMASK(1U,3U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_STAT_REG_IF_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,3U)

#define VTSS_F_SUBCPU_SYS_CFG_GENERAL_STAT_CPU_SLEEPING(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_GENERAL_STAT_CPU_SLEEPING    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_GENERAL_STAT_CPU_SLEEPING(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_RESET_PROTECT  t_sz:1 ga:0, gw:12, ra:10, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_RESET_PROTECT FA_REG(VTSS_TO_SUBCPU_SYS_CFG,0U,0U,0U,0U,10U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_AMBA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_AMBA    VTSS_BIT(3U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_AMBA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_WDT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_WDT    VTSS_BIT(2U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_PROTECT_SOFT_RST_PROT_WDT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_PROTECT_SYS_RST_PROT_SUBCPU_SYS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_PROTECT_SYS_RST_PROT_SUBCPU_SYS    VTSS_BIT(1U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_PROTECT_SYS_RST_PROT_SUBCPU_SYS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_PROTECT_LOCK_RST_PROT_SUBCPU(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_PROTECT_LOCK_RST_PROT_SUBCPU    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_PROTECT_LOCK_RST_PROT_SUBCPU(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_RESET_STAT  t_sz:1 ga:0, gw:12, ra:11, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_RESET_STAT FA_REG(VTSS_TO_SUBCPU_SYS_CFG,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_SYS_RST_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_SYS_RST_STICKY    VTSS_BIT(5U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_SYS_RST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_FORCE_RST_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_FORCE_RST_STICKY    VTSS_BIT(4U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_FORCE_RST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CPU_STICKY    VTSS_BIT(3U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CFG_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CFG_STICKY    VTSS_BIT(2U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_SOFT_RST_CFG_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_LOCK_RST_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_LOCK_RST_STICKY    VTSS_BIT(1U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_LOCK_RST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_RESET_STAT_WDT_RST_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_RESET_STAT_WDT_RST_STICKY    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_RESET_STAT_WDT_RST_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_SS_FORCE_ENA  t_sz:1 ga:12, gw:4, ra:0, gc:2, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_SS_FORCE_ENA(gi) FA_REG(VTSS_TO_SUBCPU_SYS_CFG,12U,gi,4U,0U,0U,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_SS_FORCE_ENA_SS_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_SS_FORCE_ENA_SS_FORCE_ENA    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_SS_FORCE_ENA_SS_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_SS_FORCE  t_sz:1 ga:12, gw:4, ra:1, gc:2, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_SS_FORCE(gi) FA_REG(VTSS_TO_SUBCPU_SYS_CFG,12U,gi,4U,0U,1U,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_SS_FORCE_SS_FORCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_SS_FORCE_SS_FORCE    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_SS_FORCE_SS_FORCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_SS_MASK  t_sz:1 ga:12, gw:4, ra:2, gc:2, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_SS_MASK(gi) FA_REG(VTSS_TO_SUBCPU_SYS_CFG,12U,gi,4U,0U,2U,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_SS_MASK_SS_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_SUBCPU_SYS_CFG_SS_MASK_SS_MASK    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_SUBCPU_SYS_CFG_SS_MASK_SS_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* SUBCPU_SYS_CFG_MST_CONTENTION_FORCE  t_sz:1 ga:12, gw:4, ra:3, gc:2, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_MST_CONTENTION_FORCE(gi) FA_REG(VTSS_TO_SUBCPU_SYS_CFG,12U,gi,4U,0U,3U,2U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_MST_CONTENTION_FORCE_MST_CONT_FORCE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_MST_CONTENTION_FORCE_MST_CONT_FORCE    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_MST_CONTENTION_FORCE_MST_CONT_FORCE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_TWI_CONFIG  t_sz:1 ga:20, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_TWI_CONFIG FA_REG(VTSS_TO_SUBCPU_SYS_CFG,20U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_CNT_RELOAD(x) VTSS_ENCODE_BITFIELD(x,1U,8U)
#define VTSS_M_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_CNT_RELOAD    VTSS_ENCODE_BITMASK(1U,8U)
#define VTSS_X_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_CNT_RELOAD(x) VTSS_EXTRACT_BITFIELD(x,1U,8U)

#define VTSS_F_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_DELAY_ENABLE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_DELAY_ENABLE    VTSS_BIT(0U)
#define VTSS_X_SUBCPU_SYS_CFG_TWI_CONFIG_TWI_DELAY_ENABLE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* SUBCPU_SYS_CFG_TWI_SPIKE_FILTER_CFG  t_sz:1 ga:21, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_SUBCPU_SYS_CFG_TWI_SPIKE_FILTER_CFG FA_REG(VTSS_TO_SUBCPU_SYS_CFG,21U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_SUBCPU_SYS_CFG_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_SUBCPU_SYS_CFG_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_SUBCPU_SYS_CFG_TWI_SPIKE_FILTER_CFG_SPIKE_FILTER_CFG(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* I2C_IC_CON  t_sz:3 ga:0, gw:256, ra:0, gc:1, rc:1  */
#define VTSS_I2C_IC_CON(target)   FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE    VTSS_BIT(10U)
#define VTSS_X_I2C_IC_CON_STOP_DET_IF_MASTER_ACTIVE(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL    VTSS_BIT(9U)
#define VTSS_X_I2C_IC_CON_RX_FIFO_FULL_HLD_CTRL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_I2C_IC_CON_TX_EMPTY_CTRL(x)       VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_CON_TX_EMPTY_CTRL          VTSS_BIT(8U)
#define VTSS_X_I2C_IC_CON_TX_EMPTY_CTRL(x)       VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_CON_STOP_DET_IFADDRESSED(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_CON_STOP_DET_IFADDRESSED    VTSS_BIT(7U)
#define VTSS_X_I2C_IC_CON_STOP_DET_IFADDRESSED(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_CON_IC_SLAVE_DISABLE(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_CON_IC_SLAVE_DISABLE       VTSS_BIT(6U)
#define VTSS_X_I2C_IC_CON_IC_SLAVE_DISABLE(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_CON_IC_RESTART_EN(x)       VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_CON_IC_RESTART_EN          VTSS_BIT(5U)
#define VTSS_X_I2C_IC_CON_IC_RESTART_EN(x)       VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_CON_IC_10BITADDR_MASTER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_CON_IC_10BITADDR_MASTER    VTSS_BIT(4U)
#define VTSS_X_I2C_IC_CON_IC_10BITADDR_MASTER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_CON_IC_10BITADDR_SLAVE(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_CON_IC_10BITADDR_SLAVE     VTSS_BIT(3U)
#define VTSS_X_I2C_IC_CON_IC_10BITADDR_SLAVE(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_CON_SPEED(x)               VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_I2C_IC_CON_SPEED                  VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_I2C_IC_CON_SPEED(x)               VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_I2C_IC_CON_MASTER_MODE(x)         VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CON_MASTER_MODE            VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CON_MASTER_MODE(x)         VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_TAR  t_sz:3 ga:0, gw:256, ra:1, gc:1, rc:1  */
#define VTSS_I2C_IC_TAR(target)   FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_I2C_IC_TAR_SPECIAL(x)             VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_I2C_IC_TAR_SPECIAL                VTSS_BIT(11U)
#define VTSS_X_I2C_IC_TAR_SPECIAL(x)             VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_I2C_IC_TAR_GC_OR_START(x)         VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_TAR_GC_OR_START            VTSS_BIT(10U)
#define VTSS_X_I2C_IC_TAR_GC_OR_START(x)         VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_TAR_IC_TAR(x)              VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_I2C_IC_TAR_IC_TAR                 VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_I2C_IC_TAR_IC_TAR(x)              VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* I2C_IC_SAR  t_sz:3 ga:0, gw:256, ra:2, gc:1, rc:1  */
#define VTSS_I2C_IC_SAR(target)   FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_I2C_IC_SAR_IC_SAR(x)              VTSS_ENCODE_BITFIELD(x,0U,10U)
#define VTSS_M_I2C_IC_SAR_IC_SAR                 VTSS_ENCODE_BITMASK(0U,10U)
#define VTSS_X_I2C_IC_SAR_IC_SAR(x)              VTSS_EXTRACT_BITFIELD(x,0U,10U)

/* I2C_IC_DATA_CMD  t_sz:3 ga:0, gw:256, ra:4, gc:1, rc:1  */
#define VTSS_I2C_IC_DATA_CMD(target) FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_I2C_IC_DATA_CMD_CMD(x)            VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_DATA_CMD_CMD               VTSS_BIT(8U)
#define VTSS_X_I2C_IC_DATA_CMD_CMD(x)            VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_DATA_CMD_DAT(x)            VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_I2C_IC_DATA_CMD_DAT               VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_I2C_IC_DATA_CMD_DAT(x)            VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* I2C_IC_SS_SCL_HCNT  t_sz:3 ga:0, gw:256, ra:5, gc:1, rc:1  */
#define VTSS_I2C_IC_SS_SCL_HCNT(target) FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_I2C_IC_SS_SCL_HCNT_IC_SS_SCL_HCNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* I2C_IC_SS_SCL_LCNT  t_sz:3 ga:0, gw:256, ra:6, gc:1, rc:1  */
#define VTSS_I2C_IC_SS_SCL_LCNT(target) FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_I2C_IC_SS_SCL_LCNT_IC_SS_SCL_LCNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* I2C_IC_FS_SCL_HCNT  t_sz:3 ga:0, gw:256, ra:7, gc:1, rc:1  */
#define VTSS_I2C_IC_FS_SCL_HCNT(target) FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_I2C_IC_FS_SCL_HCNT_IC_FS_SCL_HCNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* I2C_IC_FS_SCL_LCNT  t_sz:3 ga:0, gw:256, ra:8, gc:1, rc:1  */
#define VTSS_I2C_IC_FS_SCL_LCNT(target) FA_REG(target,0U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_I2C_IC_FS_SCL_LCNT_IC_FS_SCL_LCNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* I2C_IC_INTR_STAT  t_sz:3 ga:0, gw:256, ra:11, gc:1, rc:1  */
#define VTSS_I2C_IC_INTR_STAT(target) FA_REG(target,0U,0U,0U,0U,11U,1U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_MASTER_ON_HOLD(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_MASTER_ON_HOLD    VTSS_BIT(13U)
#define VTSS_X_I2C_IC_INTR_STAT_R_MASTER_ON_HOLD(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RESTART_DET(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RESTART_DET    VTSS_BIT(12U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RESTART_DET(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_GEN_CALL(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_GEN_CALL       VTSS_BIT(11U)
#define VTSS_X_I2C_IC_INTR_STAT_R_GEN_CALL(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_START_DET(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_START_DET      VTSS_BIT(10U)
#define VTSS_X_I2C_IC_INTR_STAT_R_START_DET(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_STOP_DET(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_STOP_DET       VTSS_BIT(9U)
#define VTSS_X_I2C_IC_INTR_STAT_R_STOP_DET(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_ACTIVITY(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_ACTIVITY       VTSS_BIT(8U)
#define VTSS_X_I2C_IC_INTR_STAT_R_ACTIVITY(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RX_DONE(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RX_DONE        VTSS_BIT(7U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RX_DONE(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_TX_ABRT(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_TX_ABRT        VTSS_BIT(6U)
#define VTSS_X_I2C_IC_INTR_STAT_R_TX_ABRT(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RD_REQ(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RD_REQ         VTSS_BIT(5U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RD_REQ(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_TX_EMPTY(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_TX_EMPTY       VTSS_BIT(4U)
#define VTSS_X_I2C_IC_INTR_STAT_R_TX_EMPTY(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_TX_OVER(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_TX_OVER        VTSS_BIT(3U)
#define VTSS_X_I2C_IC_INTR_STAT_R_TX_OVER(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RX_FULL(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RX_FULL        VTSS_BIT(2U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RX_FULL(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RX_OVER(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RX_OVER        VTSS_BIT(1U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RX_OVER(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_INTR_STAT_R_RX_UNDER(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_INTR_STAT_R_RX_UNDER       VTSS_BIT(0U)
#define VTSS_X_I2C_IC_INTR_STAT_R_RX_UNDER(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_INTR_MASK  t_sz:3 ga:0, gw:256, ra:12, gc:1, rc:1  */
#define VTSS_I2C_IC_INTR_MASK(target) FA_REG(target,0U,0U,0U,0U,12U,1U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_MASTER_ON_HOLD_READ_ONLY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_MASTER_ON_HOLD_READ_ONLY    VTSS_BIT(13U)
#define VTSS_X_I2C_IC_INTR_MASK_M_MASTER_ON_HOLD_READ_ONLY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RESTART_DET_READ_ONLY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RESTART_DET_READ_ONLY    VTSS_BIT(12U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RESTART_DET_READ_ONLY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_GEN_CALL(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_GEN_CALL       VTSS_BIT(11U)
#define VTSS_X_I2C_IC_INTR_MASK_M_GEN_CALL(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_START_DET(x)   VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_START_DET      VTSS_BIT(10U)
#define VTSS_X_I2C_IC_INTR_MASK_M_START_DET(x)   VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_STOP_DET(x)    VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_STOP_DET       VTSS_BIT(9U)
#define VTSS_X_I2C_IC_INTR_MASK_M_STOP_DET(x)    VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_ACTIVITY(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_ACTIVITY       VTSS_BIT(8U)
#define VTSS_X_I2C_IC_INTR_MASK_M_ACTIVITY(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RX_DONE(x)     VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RX_DONE        VTSS_BIT(7U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RX_DONE(x)     VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_TX_ABRT(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_TX_ABRT        VTSS_BIT(6U)
#define VTSS_X_I2C_IC_INTR_MASK_M_TX_ABRT(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RD_REQ(x)      VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RD_REQ         VTSS_BIT(5U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RD_REQ(x)      VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_TX_EMPTY(x)    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_TX_EMPTY       VTSS_BIT(4U)
#define VTSS_X_I2C_IC_INTR_MASK_M_TX_EMPTY(x)    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_TX_OVER(x)     VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_TX_OVER        VTSS_BIT(3U)
#define VTSS_X_I2C_IC_INTR_MASK_M_TX_OVER(x)     VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RX_FULL(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RX_FULL        VTSS_BIT(2U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RX_FULL(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RX_OVER(x)     VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RX_OVER        VTSS_BIT(1U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RX_OVER(x)     VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_INTR_MASK_M_RX_UNDER(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_INTR_MASK_M_RX_UNDER       VTSS_BIT(0U)
#define VTSS_X_I2C_IC_INTR_MASK_M_RX_UNDER(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_RAW_INTR_STAT  t_sz:3 ga:0, gw:256, ra:13, gc:1, rc:1  */
#define VTSS_I2C_IC_RAW_INTR_STAT(target) FA_REG(target,0U,0U,0U,0U,13U,1U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_MASTER_ON_HOLD(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_MASTER_ON_HOLD    VTSS_BIT(13U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_MASTER_ON_HOLD(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RESTART_DET(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RESTART_DET    VTSS_BIT(12U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RESTART_DET(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_GEN_CALL(x)  VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_GEN_CALL     VTSS_BIT(11U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_GEN_CALL(x)  VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_START_DET(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_START_DET    VTSS_BIT(10U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_START_DET(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_STOP_DET(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_STOP_DET     VTSS_BIT(9U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_STOP_DET(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_IC_RAW_INTR_STAT_ACTIVITY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_IC_RAW_INTR_STAT_ACTIVITY    VTSS_BIT(8U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_IC_RAW_INTR_STAT_ACTIVITY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RX_DONE(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RX_DONE      VTSS_BIT(7U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RX_DONE(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_TX_ABRT(x)   VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_TX_ABRT      VTSS_BIT(6U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_TX_ABRT(x)   VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RD_REQ(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RD_REQ       VTSS_BIT(5U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RD_REQ(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_TX_EMPTY(x)  VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_TX_EMPTY     VTSS_BIT(4U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_TX_EMPTY(x)  VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_TX_OVER(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_TX_OVER      VTSS_BIT(3U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_TX_OVER(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RX_FULL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RX_FULL      VTSS_BIT(2U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RX_FULL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RX_OVER(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RX_OVER      VTSS_BIT(1U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RX_OVER(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_RAW_INTR_STAT_RX_UNDER(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_RAW_INTR_STAT_RX_UNDER     VTSS_BIT(0U)
#define VTSS_X_I2C_IC_RAW_INTR_STAT_RX_UNDER(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_RX_TL  t_sz:3 ga:0, gw:256, ra:14, gc:1, rc:1  */
#define VTSS_I2C_IC_RX_TL(target) FA_REG(target,0U,0U,0U,0U,14U,1U,1U)

#define VTSS_F_I2C_IC_RX_TL_RX_TL(x)             VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_I2C_IC_RX_TL_RX_TL                VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_I2C_IC_RX_TL_RX_TL(x)             VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* I2C_IC_TX_TL  t_sz:3 ga:0, gw:256, ra:15, gc:1, rc:1  */
#define VTSS_I2C_IC_TX_TL(target) FA_REG(target,0U,0U,0U,0U,15U,1U,1U)

#define VTSS_F_I2C_IC_TX_TL_TX_TL(x)             VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_I2C_IC_TX_TL_TX_TL                VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_I2C_IC_TX_TL_TX_TL(x)             VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* I2C_IC_CLR_INTR  t_sz:3 ga:0, gw:256, ra:16, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_INTR(target) FA_REG(target,0U,0U,0U,0U,16U,1U,1U)

#define VTSS_F_I2C_IC_CLR_INTR_CLR_INTR(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_INTR_CLR_INTR          VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_INTR_CLR_INTR(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_RX_UNDER  t_sz:3 ga:0, gw:256, ra:17, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_RX_UNDER(target) FA_REG(target,0U,0U,0U,0U,17U,1U,1U)

#define VTSS_F_I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_RX_UNDER_CLR_RX_UNDER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_RX_OVER  t_sz:3 ga:0, gw:256, ra:18, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_RX_OVER(target) FA_REG(target,0U,0U,0U,0U,18U,1U,1U)

#define VTSS_F_I2C_IC_CLR_RX_OVER_CLR_RX_OVER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_RX_OVER_CLR_RX_OVER    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_RX_OVER_CLR_RX_OVER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_TX_OVER  t_sz:3 ga:0, gw:256, ra:19, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_TX_OVER(target) FA_REG(target,0U,0U,0U,0U,19U,1U,1U)

#define VTSS_F_I2C_IC_CLR_TX_OVER_CLR_TX_OVER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_TX_OVER_CLR_TX_OVER    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_TX_OVER_CLR_TX_OVER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_RD_REQ  t_sz:3 ga:0, gw:256, ra:20, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_RD_REQ(target) FA_REG(target,0U,0U,0U,0U,20U,1U,1U)

#define VTSS_F_I2C_IC_CLR_RD_REQ_CLR_RD_REQ(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_RD_REQ_CLR_RD_REQ      VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_RD_REQ_CLR_RD_REQ(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_TX_ABRT  t_sz:3 ga:0, gw:256, ra:21, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_TX_ABRT(target) FA_REG(target,0U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_TX_ABRT_CLR_TX_ABRT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_RX_DONE  t_sz:3 ga:0, gw:256, ra:22, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_RX_DONE(target) FA_REG(target,0U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_I2C_IC_CLR_RX_DONE_CLR_RX_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_RX_DONE_CLR_RX_DONE    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_RX_DONE_CLR_RX_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_ACTIVITY  t_sz:3 ga:0, gw:256, ra:23, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_ACTIVITY(target) FA_REG(target,0U,0U,0U,0U,23U,1U,1U)

#define VTSS_F_I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_ACTIVITY_CLR_ACTIVITY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_STOP_DET  t_sz:3 ga:0, gw:256, ra:24, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_STOP_DET(target) FA_REG(target,0U,0U,0U,0U,24U,1U,1U)

#define VTSS_F_I2C_IC_CLR_STOP_DET_CLR_STOP_DET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_STOP_DET_CLR_STOP_DET    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_STOP_DET_CLR_STOP_DET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_START_DET  t_sz:3 ga:0, gw:256, ra:25, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_START_DET(target) FA_REG(target,0U,0U,0U,0U,25U,1U,1U)

#define VTSS_F_I2C_IC_CLR_START_DET_CLR_START_DET(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_START_DET_CLR_START_DET    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_START_DET_CLR_START_DET(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_CLR_GEN_CALL  t_sz:3 ga:0, gw:256, ra:26, gc:1, rc:1  */
#define VTSS_I2C_IC_CLR_GEN_CALL(target) FA_REG(target,0U,0U,0U,0U,26U,1U,1U)

#define VTSS_F_I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_CLR_GEN_CALL_CLR_GEN_CALL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_ENABLE  t_sz:3 ga:0, gw:256, ra:27, gc:1, rc:1  */
#define VTSS_I2C_IC_ENABLE(target) FA_REG(target,0U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_I2C_IC_ENABLE_TX_CMD_BLOCK(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_ENABLE_TX_CMD_BLOCK        VTSS_BIT(2U)
#define VTSS_X_I2C_IC_ENABLE_TX_CMD_BLOCK(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_ENABLE_ABORT(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_ENABLE_ABORT               VTSS_BIT(1U)
#define VTSS_X_I2C_IC_ENABLE_ABORT(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_ENABLE_ENABLE(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_ENABLE_ENABLE              VTSS_BIT(0U)
#define VTSS_X_I2C_IC_ENABLE_ENABLE(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_STATUS  t_sz:3 ga:0, gw:256, ra:28, gc:1, rc:1  */
#define VTSS_I2C_IC_STATUS(target) FA_REG(target,0U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_I2C_IC_STATUS_SLV_ACTIVITY(x)     VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_STATUS_SLV_ACTIVITY        VTSS_BIT(6U)
#define VTSS_X_I2C_IC_STATUS_SLV_ACTIVITY(x)     VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_STATUS_MST_ACTIVITY(x)     VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_STATUS_MST_ACTIVITY        VTSS_BIT(5U)
#define VTSS_X_I2C_IC_STATUS_MST_ACTIVITY(x)     VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_STATUS_RFF(x)              VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_STATUS_RFF                 VTSS_BIT(4U)
#define VTSS_X_I2C_IC_STATUS_RFF(x)              VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_STATUS_RFNE(x)             VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_STATUS_RFNE                VTSS_BIT(3U)
#define VTSS_X_I2C_IC_STATUS_RFNE(x)             VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_STATUS_TFE(x)              VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_STATUS_TFE                 VTSS_BIT(2U)
#define VTSS_X_I2C_IC_STATUS_TFE(x)              VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_STATUS_TFNF(x)             VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_STATUS_TFNF                VTSS_BIT(1U)
#define VTSS_X_I2C_IC_STATUS_TFNF(x)             VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_STATUS_IC_STATUS_ACTIVITY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_STATUS_IC_STATUS_ACTIVITY    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_STATUS_IC_STATUS_ACTIVITY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_TXFLR  t_sz:3 ga:0, gw:256, ra:29, gc:1, rc:1  */
#define VTSS_I2C_IC_TXFLR(target) FA_REG(target,0U,0U,0U,0U,29U,1U,1U)

#define VTSS_F_I2C_IC_TXFLR_TXFLR(x)             VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_I2C_IC_TXFLR_TXFLR                VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_I2C_IC_TXFLR_TXFLR(x)             VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* I2C_IC_RXFLR  t_sz:3 ga:0, gw:256, ra:30, gc:1, rc:1  */
#define VTSS_I2C_IC_RXFLR(target) FA_REG(target,0U,0U,0U,0U,30U,1U,1U)

#define VTSS_F_I2C_IC_RXFLR_RXFLR(x)             VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_I2C_IC_RXFLR_RXFLR                VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_I2C_IC_RXFLR_RXFLR(x)             VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* I2C_IC_SDA_HOLD  t_sz:3 ga:0, gw:256, ra:31, gc:1, rc:1  */
#define VTSS_I2C_IC_SDA_HOLD(target) FA_REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_I2C_IC_SDA_HOLD_IC_SDA_RX_HOLD(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_I2C_IC_SDA_HOLD_IC_SDA_TX_HOLD(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* I2C_IC_TX_ABRT_SOURCE  t_sz:3 ga:0, gw:256, ra:32, gc:1, rc:1  */
#define VTSS_I2C_IC_TX_ABRT_SOURCE(target) FA_REG(target,0U,0U,0U,0U,32U,1U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT(x) VTSS_ENCODE_BITFIELD(x,23U,9U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT    VTSS_ENCODE_BITMASK(23U,9U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_TX_FLUSH_CNT(x) VTSS_EXTRACT_BITFIELD(x,23U,9U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT    VTSS_BIT(16U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_USER_ABRT(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX    VTSS_BIT(15U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVRD_INTX(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST    VTSS_BIT(14U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_SLV_ARBLOST(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO    VTSS_BIT(13U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_SLVFLUSH_TXFIFO(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ARB_LOST(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ARB_LOST    VTSS_BIT(12U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ARB_LOST(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS    VTSS_BIT(11U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_MASTER_DIS(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT    VTSS_BIT(10U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_10B_RD_NORSTRT(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT    VTSS_BIT(9U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_NORSTRT(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT    VTSS_BIT(8U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_NORSTRT(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET    VTSS_BIT(7U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_SBYTE_ACKDET(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET    VTSS_BIT(6U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_HS_ACKDET(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ    VTSS_BIT(5U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_READ(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK    VTSS_BIT(4U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_GCALL_NOACK(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK    VTSS_BIT(3U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_TXDATA_NOACK(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK    VTSS_BIT(2U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR2_NOACK(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK    VTSS_BIT(1U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_10ADDR1_NOACK(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_TX_ABRT_SOURCE_ABRT_7B_ADDR_NOACK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_SDA_SETUP  t_sz:3 ga:0, gw:256, ra:37, gc:1, rc:1  */
#define VTSS_I2C_IC_SDA_SETUP(target) FA_REG(target,0U,0U,0U,0U,37U,1U,1U)

#define VTSS_F_I2C_IC_SDA_SETUP_SDA_SETUP(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_I2C_IC_SDA_SETUP_SDA_SETUP        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_I2C_IC_SDA_SETUP_SDA_SETUP(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* I2C_IC_ACK_GENERAL_CALL  t_sz:3 ga:0, gw:256, ra:38, gc:1, rc:1  */
#define VTSS_I2C_IC_ACK_GENERAL_CALL(target) FA_REG(target,0U,0U,0U,0U,38U,1U,1U)

#define VTSS_F_I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL    VTSS_BIT(0U)
#define VTSS_X_I2C_IC_ACK_GENERAL_CALL_ACK_GEN_CALL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_ENABLE_STATUS  t_sz:3 ga:0, gw:256, ra:39, gc:1, rc:1  */
#define VTSS_I2C_IC_ENABLE_STATUS(target) FA_REG(target,0U,0U,0U,0U,39U,1U,1U)

#define VTSS_F_I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST    VTSS_BIT(2U)
#define VTSS_X_I2C_IC_ENABLE_STATUS_SLV_RX_DATA_LOST(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY    VTSS_BIT(1U)
#define VTSS_X_I2C_IC_ENABLE_STATUS_SLV_DISABLED_WHILE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_I2C_IC_ENABLE_STATUS_IC_EN(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_I2C_IC_ENABLE_STATUS_IC_EN        VTSS_BIT(0U)
#define VTSS_X_I2C_IC_ENABLE_STATUS_IC_EN(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* I2C_IC_FS_SPKLEN  t_sz:3 ga:0, gw:256, ra:40, gc:1, rc:1  */
#define VTSS_I2C_IC_FS_SPKLEN(target) FA_REG(target,0U,0U,0U,0U,40U,1U,1U)

#define VTSS_F_I2C_IC_FS_SPKLEN_IC_FS_SPKLEN(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_I2C_IC_FS_SPKLEN_IC_FS_SPKLEN     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_I2C_IC_FS_SPKLEN_IC_FS_SPKLEN(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* I2C_IC_COMP_PARAM_1  t_sz:3 ga:0, gw:256, ra:61, gc:1, rc:1  */
#define VTSS_I2C_IC_COMP_PARAM_1(target) FA_REG(target,0U,0U,0U,0U,61U,1U,1U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_TX_BUFFER_DEPTH(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_RX_BUFFER_DEPTH(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS    VTSS_BIT(7U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_ADD_ENCODED_PARAMS(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_HAS_DMA(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_HAS_DMA       VTSS_BIT(6U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_HAS_DMA(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_INTR_IO(x)    VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_INTR_IO       VTSS_BIT(5U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_INTR_IO(x)    VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES    VTSS_BIT(4U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_HC_COUNT_VALUES(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_MAX_SPEED_MODE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_I2C_IC_COMP_PARAM_1_APB_DATA_WIDTH(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* I2C_IC_COMP_VERSION  t_sz:3 ga:0, gw:256, ra:62, gc:1, rc:1  */
#define VTSS_I2C_IC_COMP_VERSION(target) FA_REG(target,0U,0U,0U,0U,62U,1U,1U)

#define VTSS_F_I2C_IC_COMP_VERSION_IC_COMP_VERSION(x) (x)
#define VTSS_M_I2C_IC_COMP_VERSION_IC_COMP_VERSION    0xffffffffU
#define VTSS_X_I2C_IC_COMP_VERSION_IC_COMP_VERSION(x) (x)


/* I2C_IC_COMP_TYPE  t_sz:3 ga:0, gw:256, ra:63, gc:1, rc:1  */
#define VTSS_I2C_IC_COMP_TYPE(target) FA_REG(target,0U,0U,0U,0U,63U,1U,1U)

#define VTSS_F_I2C_IC_COMP_TYPE_IC_COMP_TYPE(x)  (x)
#define VTSS_M_I2C_IC_COMP_TYPE_IC_COMP_TYPE     0xffffffffU
#define VTSS_X_I2C_IC_COMP_TYPE_IC_COMP_TYPE(x)  (x)


/* UART_RBR_THR  t_sz:3 ga:0, gw:64, ra:0, gc:1, rc:1  */
#define VTSS_UART_RBR_THR(target) FA_REG(target,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_UART_RBR_THR_RBR_THR(x)           VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_UART_RBR_THR_RBR_THR              VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_UART_RBR_THR_RBR_THR(x)           VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* UART_IER  t_sz:3 ga:0, gw:64, ra:1, gc:1, rc:1  */
#define VTSS_UART_IER(target)     FA_REG(target,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_UART_IER_PTIME(x)                 VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_UART_IER_PTIME                    VTSS_BIT(7U)
#define VTSS_X_UART_IER_PTIME(x)                 VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_UART_IER_EDSSI(x)                 VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_UART_IER_EDSSI                    VTSS_BIT(3U)
#define VTSS_X_UART_IER_EDSSI(x)                 VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_UART_IER_ELSI(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_UART_IER_ELSI                     VTSS_BIT(2U)
#define VTSS_X_UART_IER_ELSI(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_UART_IER_ETBEI(x)                 VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_UART_IER_ETBEI                    VTSS_BIT(1U)
#define VTSS_X_UART_IER_ETBEI(x)                 VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_UART_IER_ERBFI(x)                 VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_IER_ERBFI                    VTSS_BIT(0U)
#define VTSS_X_UART_IER_ERBFI(x)                 VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_IIR_FCR  t_sz:3 ga:0, gw:64, ra:2, gc:1, rc:1  */
#define VTSS_UART_IIR_FCR(target) FA_REG(target,0U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_UART_IIR_FCR_FIFOSE_RT(x)         VTSS_ENCODE_BITFIELD(x,6U,2U)
#define VTSS_M_UART_IIR_FCR_FIFOSE_RT            VTSS_ENCODE_BITMASK(6U,2U)
#define VTSS_X_UART_IIR_FCR_FIFOSE_RT(x)         VTSS_EXTRACT_BITFIELD(x,6U,2U)

#define VTSS_F_UART_IIR_FCR_TET(x)               VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_UART_IIR_FCR_TET                  VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_UART_IIR_FCR_TET(x)               VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_UART_IIR_FCR_XFIFOR(x)            VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_UART_IIR_FCR_XFIFOR               VTSS_BIT(2U)
#define VTSS_X_UART_IIR_FCR_XFIFOR(x)            VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_UART_IIR_FCR_RFIFOR(x)            VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_UART_IIR_FCR_RFIFOR               VTSS_BIT(1U)
#define VTSS_X_UART_IIR_FCR_RFIFOR(x)            VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_UART_IIR_FCR_FIFOE(x)             VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_IIR_FCR_FIFOE                VTSS_BIT(0U)
#define VTSS_X_UART_IIR_FCR_FIFOE(x)             VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_LCR  t_sz:3 ga:0, gw:64, ra:3, gc:1, rc:1  */
#define VTSS_UART_LCR(target)     FA_REG(target,0U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_UART_LCR_DLAB(x)                  VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_UART_LCR_DLAB                     VTSS_BIT(7U)
#define VTSS_X_UART_LCR_DLAB(x)                  VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_UART_LCR_BC(x)                    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_UART_LCR_BC                       VTSS_BIT(6U)
#define VTSS_X_UART_LCR_BC(x)                    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_UART_LCR_EPS(x)                   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_UART_LCR_EPS                      VTSS_BIT(4U)
#define VTSS_X_UART_LCR_EPS(x)                   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_UART_LCR_PEN(x)                   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_UART_LCR_PEN                      VTSS_BIT(3U)
#define VTSS_X_UART_LCR_PEN(x)                   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_UART_LCR_STOP(x)                  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_UART_LCR_STOP                     VTSS_BIT(2U)
#define VTSS_X_UART_LCR_STOP(x)                  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_UART_LCR_DLS(x)                   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_UART_LCR_DLS                      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_UART_LCR_DLS(x)                   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* UART_MCR  t_sz:3 ga:0, gw:64, ra:4, gc:1, rc:1  */
#define VTSS_UART_MCR(target)     FA_REG(target,0U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_UART_MCR_AFCE(x)                  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_UART_MCR_AFCE                     VTSS_BIT(5U)
#define VTSS_X_UART_MCR_AFCE(x)                  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_UART_MCR_LB(x)                    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_UART_MCR_LB                       VTSS_BIT(4U)
#define VTSS_X_UART_MCR_LB(x)                    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_UART_MCR_RTS(x)                   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_UART_MCR_RTS                      VTSS_BIT(1U)
#define VTSS_X_UART_MCR_RTS(x)                   VTSS_EXTRACT_BITFIELD(x,1U,1U)

/* UART_LSR  t_sz:3 ga:0, gw:64, ra:5, gc:1, rc:1  */
#define VTSS_UART_LSR(target)     FA_REG(target,0U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_UART_LSR_RFE(x)                   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_UART_LSR_RFE                      VTSS_BIT(7U)
#define VTSS_X_UART_LSR_RFE(x)                   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_UART_LSR_TEMT(x)                  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_UART_LSR_TEMT                     VTSS_BIT(6U)
#define VTSS_X_UART_LSR_TEMT(x)                  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_UART_LSR_THRE(x)                  VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_UART_LSR_THRE                     VTSS_BIT(5U)
#define VTSS_X_UART_LSR_THRE(x)                  VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_UART_LSR_BI(x)                    VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_UART_LSR_BI                       VTSS_BIT(4U)
#define VTSS_X_UART_LSR_BI(x)                    VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_UART_LSR_FE(x)                    VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_UART_LSR_FE                       VTSS_BIT(3U)
#define VTSS_X_UART_LSR_FE(x)                    VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_UART_LSR_PE(x)                    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_UART_LSR_PE                       VTSS_BIT(2U)
#define VTSS_X_UART_LSR_PE(x)                    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_UART_LSR_OE(x)                    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_UART_LSR_OE                       VTSS_BIT(1U)
#define VTSS_X_UART_LSR_OE(x)                    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_UART_LSR_DR(x)                    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_LSR_DR                       VTSS_BIT(0U)
#define VTSS_X_UART_LSR_DR(x)                    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_MSR  t_sz:3 ga:0, gw:64, ra:6, gc:1, rc:1  */
#define VTSS_UART_MSR(target)     FA_REG(target,0U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_UART_MSR_CTS(x)                   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_UART_MSR_CTS                      VTSS_BIT(4U)
#define VTSS_X_UART_MSR_CTS(x)                   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_UART_MSR_DCTS(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_MSR_DCTS                     VTSS_BIT(0U)
#define VTSS_X_UART_MSR_DCTS(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_SCR  t_sz:3 ga:0, gw:64, ra:7, gc:1, rc:1  */
#define VTSS_UART_SCR(target)     FA_REG(target,0U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_UART_SCR_SCR(x)                   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_UART_SCR_SCR                      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_UART_SCR_SCR(x)                   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* UART_RESERVED1  t_sz:3 ga:0, gw:64, ra:8, gc:1, rc:23  */
#define VTSS_UART_RESERVED1(target,ri) FA_REG(target,0U,0U,0U,ri,8U,1U,23U)

#define VTSS_F_UART_RESERVED1_RESERVED1(x)       (x)
#define VTSS_M_UART_RESERVED1_RESERVED1          0xffffffffU
#define VTSS_X_UART_RESERVED1_RESERVED1(x)       (x)


/* UART_USR  t_sz:3 ga:0, gw:64, ra:31, gc:1, rc:1  */
#define VTSS_UART_USR(target)     FA_REG(target,0U,0U,0U,0U,31U,1U,1U)

#define VTSS_F_UART_USR_BUSY(x)                  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_USR_BUSY                     VTSS_BIT(0U)
#define VTSS_X_UART_USR_BUSY(x)                  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_RESERVED2  t_sz:3 ga:0, gw:64, ra:32, gc:1, rc:9  */
#define VTSS_UART_RESERVED2(target,ri) FA_REG(target,0U,0U,0U,ri,32U,1U,9U)

#define VTSS_F_UART_RESERVED2_RESERVED2(x)       (x)
#define VTSS_M_UART_RESERVED2_RESERVED2          0xffffffffU
#define VTSS_X_UART_RESERVED2_RESERVED2(x)       (x)


/* UART_HTX  t_sz:3 ga:0, gw:64, ra:41, gc:1, rc:1  */
#define VTSS_UART_HTX(target)     FA_REG(target,0U,0U,0U,0U,41U,1U,1U)

#define VTSS_F_UART_HTX_HTX(x)                   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_UART_HTX_HTX                      VTSS_BIT(0U)
#define VTSS_X_UART_HTX_HTX(x)                   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* UART_RESERVED3  t_sz:3 ga:0, gw:64, ra:42, gc:1, rc:22  */
#define VTSS_UART_RESERVED3(target,ri) FA_REG(target,0U,0U,0U,ri,42U,1U,22U)

#define VTSS_F_UART_RESERVED3_RESERVED3(x)       (x)
#define VTSS_M_UART_RESERVED3_RESERVED3          0xffffffffU
#define VTSS_X_UART_RESERVED3_RESERVED3(x)       (x)


/* VCAP_ES0_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_ES0,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES0_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES0_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES0_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES0_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES0_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES0_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES0_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_ES0,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_TG_DAT_TG_DAT       VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_TG_DAT_TG_DAT(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES0_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_ES0,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES0_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES0_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_STICKY FA_REG(VTSS_TO_VCAP_ES0,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_VCAP_VER    FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES0_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES0_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES0_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES0_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_CNT   FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES0_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES0_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES0_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES0_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES0_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES0_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES0_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CNT_WIDTH   FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES0_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES0_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES0_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES0_CORE_CNT    FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES0_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES0_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES0_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES0_IF_CNT      FA_REG(VTSS_TO_VCAP_ES0,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES0_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES0_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES0_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CFG    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES0_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES0_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES0_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_TCAM_CTRL   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CTRL   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_CFG    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_STAT   FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES0_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES0_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES0_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES0_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES0_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES0_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES0_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES0_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_CTRL    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES0_RCR_STAT    FA_REG(VTSS_TO_VCAP_ES0,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_CTRL    FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_STAT    FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES0_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES0_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES0_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_ECC_INV     FA_REG(VTSS_TO_VCAP_ES0,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES0_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES0_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES0_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES0_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES0_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES0_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES0_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES0_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_ES0,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES0_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES0_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_ES2,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_VCAP_MV_CFG_MV_SIZE      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_VCAP_MV_CFG_MV_SIZE(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_ES2_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_ES2_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_ES2_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_ES2_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_ES2_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT     0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_DAT_CNT_DAT(x)  (x)


/* VCAP_ES2_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_ES2_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_ES2,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)
#define VTSS_M_VCAP_ES2_VCAP_TG_DAT_TG_DAT       0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_TG_DAT_TG_DAT(x)    (x)


/* VCAP_ES2_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_ES2_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_ES2,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_ES2_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_ES2_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_STICKY FA_REG(VTSS_TO_VCAP_ES2,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_VCAP_VER    FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)
#define VTSS_M_VCAP_ES2_VCAP_VER_VCAP_VER        0xffffffffU
#define VTSS_X_VCAP_ES2_VCAP_VER_VCAP_VER(x)     (x)


/* VCAP_ES2_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_ES2_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_CNT   FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)
#define VTSS_M_VCAP_ES2_ENTRY_CNT_ENTRY_CNT      0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_CNT_ENTRY_CNT(x)   (x)


/* VCAP_ES2_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_ES2_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_ES2_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_ES2_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_ES2_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_ES2_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CNT_WIDTH   FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)
#define VTSS_M_VCAP_ES2_CNT_WIDTH_CNT_WIDTH      0xffffffffU
#define VTSS_X_VCAP_ES2_CNT_WIDTH_CNT_WIDTH(x)   (x)


/* VCAP_ES2_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_ES2_CORE_CNT    FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)
#define VTSS_M_VCAP_ES2_CORE_CNT_CORE_CNT        0xffffffffU
#define VTSS_X_VCAP_ES2_CORE_CNT_CORE_CNT(x)     (x)


/* VCAP_ES2_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_ES2_IF_CNT      FA_REG(VTSS_TO_VCAP_ES2,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)
#define VTSS_M_VCAP_ES2_IF_CNT_IF_CNT            0xffffffffU
#define VTSS_X_VCAP_ES2_IF_CNT_IF_CNT(x)         (x)


/* VCAP_ES2_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CFG    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS     VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_CG_DIS(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_ES2_TCAM_CFG_TCAM_STCMP      VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_ES2_TCAM_CFG_TCAM_STCMP(x)   VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_ES2_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_TCAM_CTRL   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_TCAM_CTRL_TCAM_SD        VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_TCAM_CTRL_TCAM_SD(x)     VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CTRL   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN       VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_CFG    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_STAT   FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PASS      VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PASS(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_FAIL      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_FAIL(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_STAT_BIST_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_STAT_BIST_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_ES2_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_ES2_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_ES2_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_ES2_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_ES2_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_ES2_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_ES2_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_ES2_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_CTRL    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_OPR         VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_OPR(x)      VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_IDX         VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_IDX(x)      VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_DATA        VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_DATA(x)     VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_CTRL_RCR_SHOT        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_CTRL_RCR_SHOT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_ES2_RCR_STAT    FA_REG(VTSS_TO_VCAP_ES2,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_RCR_STAT_RCR_BUSY        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_RCR_STAT_RCR_BUSY(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_CTRL    FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA     VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_CTRL_ECC_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_STAT    FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_STAT_BLK_DONE        VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_STAT_BLK_DONE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)
#define VTSS_M_VCAP_ES2_ECC_BLK_DLY_BLK_DLY      0xffffffffU
#define VTSS_X_VCAP_ES2_ECC_BLK_DLY_BLK_DLY(x)   (x)


/* VCAP_ES2_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_ECC_INV     FA_REG(VTSS_TO_VCAP_ES2,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ADDR         VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ADDR(x)      VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV(x)           VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV              VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV(x)           VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_ECC_INV_INV_ALL          VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_ECC_INV_INV_ALL(x)       VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_ES2_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR     VTSS_BIT(31U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR(x)  VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR     VTSS_BIT(30U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR(x)  VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_ES2_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_ES2_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_ES2_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_IDX_MEM_IDX      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_IDX_MEM_IDX(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_ES2_MEMITGR_DIV_MEM_DIV      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_ES2_MEMITGR_DIV_MEM_DIV(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_ES2_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_ES2_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_ES2,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_IN      VTSS_BIT(7U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_IN(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_IN       VTSS_BIT(6U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_IN(x)    VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DATA_IN      VTSS_BIT(5U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DATA_IN(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_INTR_IN      VTSS_BIT(4U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_INTR_IN(x)   VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_SYNC_OUT     VTSS_BIT(3U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_SYNC_OUT(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_ENA_OUT      VTSS_BIT(2U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_ENA_OUT(x)   VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_ES2_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_ES2_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_IP6PFX_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_IP6PFX,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_TG_DAT_TG_DAT(x) (x)


/* VCAP_IP6PFX_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_IP6PFX_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_IP6PFX,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_IP6PFX_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_IP6PFX_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_STICKY FA_REG(VTSS_TO_VCAP_IP6PFX,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_VCAP_VER FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)
#define VTSS_M_VCAP_IP6PFX_VCAP_VER_VCAP_VER     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_VCAP_VER_VCAP_VER(x)  (x)


/* VCAP_IP6PFX_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_IP6PFX_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_IP6PFX_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_IP6PFX_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_IP6PFX_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_IP6PFX_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_IP6PFX_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CNT_WIDTH FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_IP6PFX_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_CORE_CNT FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)
#define VTSS_M_VCAP_IP6PFX_CORE_CNT_CORE_CNT     0xffffffffU
#define VTSS_X_VCAP_IP6PFX_CORE_CNT_CORE_CNT(x)  (x)


/* VCAP_IP6PFX_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_IF_CNT   FA_REG(VTSS_TO_VCAP_IP6PFX,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)
#define VTSS_M_VCAP_IP6PFX_IF_CNT_IF_CNT         0xffffffffU
#define VTSS_X_VCAP_IP6PFX_IF_CNT_IF_CNT(x)      (x)


/* VCAP_IP6PFX_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_IP6PFX_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_TCAM_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_TCAM_CTRL_TCAM_SD(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_CFG FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_IP6PFX_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_IP6PFX_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_IP6PFX_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_OPR      VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_OPR(x)   VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_IDX      VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_IDX(x)   VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_DATA     VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_DATA(x)  VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_CTRL_RCR_SHOT(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_RCR_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_RCR_STAT_RCR_BUSY     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_RCR_STAT_RCR_BUSY(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_STAT_BLK_DONE     VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_STAT_BLK_DONE(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_IP6PFX_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_IP6PFX_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_ECC_INV  FA_REG(VTSS_TO_VCAP_IP6PFX,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ADDR      VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ADDR(x)   VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV           VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_ECC_INV_INV_ALL       VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_ECC_INV_INV_ALL(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_IP6PFX_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_IP6PFX_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_IP6PFX_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_IP6PFX_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_IP6PFX,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN    VTSS_BIT(6U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_IN(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_IP6PFX_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_UPDATE_CTRL  t_sz:1 ga:0, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_UPDATE_CTRL FA_REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_ENCODE_BITFIELD(x,22U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD    VTSS_ENCODE_BITMASK(22U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CMD(x) VTSS_EXTRACT_BITFIELD(x,22U,3U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS    VTSS_BIT(21U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS    VTSS_BIT(20U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS    VTSS_BIT(19U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_UPDATE_SHOT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_CLEAR_CACHE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_MV_CFG  t_sz:1 ga:0, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_MV_CFG FA_REG(VTSS_TO_VCAP_SUPER,0U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_NUM_POS(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_VCAP_MV_CFG_MV_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_VCAP_ENTRY_DAT  t_sz:1 ga:2, gw:226, ra:0, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ENTRY_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,0U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ENTRY_DAT_ENTRY_DAT(x) (x)


/* VCAP_SUPER_VCAP_MASK_DAT  t_sz:1 ga:2, gw:226, ra:64, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_MASK_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,64U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_MASK_DAT_MASK_DAT(x) (x)


/* VCAP_SUPER_VCAP_ACTION_DAT  t_sz:1 ga:2, gw:226, ra:128, gc:1, rc:64  */
#define VTSS_VCAP_SUPER_VCAP_ACTION_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,128U,1U,64U)

#define VTSS_F_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_ACTION_DAT_ACTION_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_DAT  t_sz:1 ga:2, gw:226, ra:192, gc:1, rc:32  */
#define VTSS_VCAP_SUPER_VCAP_CNT_DAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,ri,192U,1U,32U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_DAT_CNT_DAT(x) (x)


/* VCAP_SUPER_VCAP_CNT_FW_DAT  t_sz:1 ga:2, gw:226, ra:224, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CNT_FW_DAT FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,224U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)
#define VTSS_M_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT    0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_CNT_FW_DAT_CNT_FW_DAT(x) (x)


/* VCAP_SUPER_VCAP_TG_DAT  t_sz:1 ga:2, gw:226, ra:225, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_TG_DAT FA_REG(VTSS_TO_VCAP_SUPER,2U,0U,0U,0U,225U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_TG_DAT_TG_DAT     VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_TG_DAT_TG_DAT(x)  VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_CORE_IDX  t_sz:1 ga:228, gw:2, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_IDX FA_REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX    VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_IDX_CORE_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* VCAP_SUPER_VCAP_CORE_MAP  t_sz:1 ga:228, gw:2, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_CORE_MAP FA_REG(VTSS_TO_VCAP_SUPER,228U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VCAP_SUPER_VCAP_CORE_MAP_CORE_MAP(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VCAP_SUPER_VCAP_STICKY  t_sz:1 ga:230, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_STICKY FA_REG(VTSS_TO_VCAP_SUPER,230U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_VCAP_VER  t_sz:1 ga:231, gw:10, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_VCAP_VER  FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)
#define VTSS_M_VCAP_SUPER_VCAP_VER_VCAP_VER      0xffffffffU
#define VTSS_X_VCAP_SUPER_VCAP_VER_VCAP_VER(x)   (x)


/* VCAP_SUPER_ENTRY_WIDTH  t_sz:1 ga:231, gw:10, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_WIDTH_ENTRY_WIDTH(x) (x)


/* VCAP_SUPER_ENTRY_CNT  t_sz:1 ga:231, gw:10, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_CNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_CNT_ENTRY_CNT(x) (x)


/* VCAP_SUPER_ENTRY_SWCNT  t_sz:1 ga:231, gw:10, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_SWCNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_SWCNT_ENTRY_SWCNT(x) (x)


/* VCAP_SUPER_ENTRY_TG_WIDTH  t_sz:1 ga:231, gw:10, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ENTRY_TG_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ENTRY_TG_WIDTH_ENTRY_TG_WIDTH(x) (x)


/* VCAP_SUPER_ACTION_DEF_CNT  t_sz:1 ga:231, gw:10, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_DEF_CNT FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_DEF_CNT_ACTION_DEF_CNT(x) (x)


/* VCAP_SUPER_ACTION_WIDTH  t_sz:1 ga:231, gw:10, ra:6, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ACTION_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_ACTION_WIDTH_ACTION_WIDTH(x) (x)


/* VCAP_SUPER_CNT_WIDTH  t_sz:1 ga:231, gw:10, ra:7, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CNT_WIDTH FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)
#define VTSS_M_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH    0xffffffffU
#define VTSS_X_VCAP_SUPER_CNT_WIDTH_CNT_WIDTH(x) (x)


/* VCAP_SUPER_CORE_CNT  t_sz:1 ga:231, gw:10, ra:8, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CORE_CNT  FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)
#define VTSS_M_VCAP_SUPER_CORE_CNT_CORE_CNT      0xffffffffU
#define VTSS_X_VCAP_SUPER_CORE_CNT_CORE_CNT(x)   (x)


/* VCAP_SUPER_IF_CNT  t_sz:1 ga:231, gw:10, ra:9, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_IF_CNT    FA_REG(VTSS_TO_VCAP_SUPER,231U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)
#define VTSS_M_VCAP_SUPER_IF_CNT_IF_CNT          0xffffffffU
#define VTSS_X_VCAP_SUPER_IF_CNT_IF_CNT(x)       (x)


/* VCAP_SUPER_TCAM_CFG  t_sz:1 ga:241, gw:29, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CFG  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_HCG_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_CG_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_TCAM_CFG_TCAM_STCMP    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_TCAM_CFG_TCAM_STCMP(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VCAP_SUPER_TCAM_CTRL  t_sz:1 ga:241, gw:29, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_TCAM_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_TCAM_CTRL_TCAM_SD      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_TCAM_CTRL_TCAM_SD(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_BIST_CTRL  t_sz:1 ga:241, gw:29, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN     VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RUN_FOREVER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CTRL_BIST_RESUME_SHOT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_CFG  t_sz:1 ga:241, gw:29, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_CFG  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_REPAIR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_CFG_BIST_RETENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_STAT  t_sz:1 ga:241, gw:29, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_STAT FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PASS    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PASS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_PAUSED    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_PAUSED(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_STAT_BIST_DONE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_STAT_BIST_DONE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_FAIL_STAT  t_sz:1 ga:241, gw:29, ra:5, gc:1, rc:16  */
#define VTSS_VCAP_SUPER_BIST_FAIL_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,5U,1U,16U)

#define VTSS_F_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_FAIL_STAT_BIST_PER_TCAM_FAIL(x) (x)


/* VCAP_SUPER_BIST_DIAG_CTRL  t_sz:1 ga:241, gw:29, ra:21, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_CTRL FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,21U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_ENCODE_BITFIELD(x,7U,6U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX    VTSS_ENCODE_BITMASK(7U,6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_IDX(x) VTSS_EXTRACT_BITFIELD(x,7U,6U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VCAP_SUPER_BIST_DIAG_STAT  t_sz:1 ga:241, gw:29, ra:22, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_BIST_DIAG_STAT FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,22U,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_ENCODE_BITFIELD(x,18U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ    VTSS_ENCODE_BITMASK(18U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x) VTSS_EXTRACT_BITFIELD(x,18U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_ENCODE_BITFIELD(x,10U,8U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR    VTSS_ENCODE_BITMASK(10U,8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x) VTSS_EXTRACT_BITFIELD(x,10U,8U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL    VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_PASS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_BIST_DIAG_STAT_BIST_DIAG_FAIL(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_BIST_DIAG_BITMAPA_STAT  t_sz:1 ga:241, gw:29, ra:23, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,23U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPA_STAT_BIST_DIAG_BITMAPA(x) (x)


/* VCAP_SUPER_BIST_DIAG_BITMAPB_STAT  t_sz:1 ga:241, gw:29, ra:25, gc:1, rc:2  */
#define VTSS_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT(ri) FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,ri,25U,1U,2U)

#define VTSS_F_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)
#define VTSS_M_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB    0xffffffffU
#define VTSS_X_VCAP_SUPER_BIST_DIAG_BITMAPB_STAT_BIST_DIAG_BITMAPB(x) (x)


/* VCAP_SUPER_RCR_CTRL  t_sz:1 ga:241, gw:29, ra:27, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_CTRL  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,27U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_ENCODE_BITFIELD(x,21U,2U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_OPR       VTSS_ENCODE_BITMASK(21U,2U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_OPR(x)    VTSS_EXTRACT_BITFIELD(x,21U,2U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_ENCODE_BITFIELD(x,15U,6U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_IDX       VTSS_ENCODE_BITMASK(15U,6U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_IDX(x)    VTSS_EXTRACT_BITFIELD(x,15U,6U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_ENCODE_BITFIELD(x,1U,14U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_DATA      VTSS_ENCODE_BITMASK(1U,14U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_DATA(x)   VTSS_EXTRACT_BITFIELD(x,1U,14U)

#define VTSS_F_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_CTRL_RCR_SHOT      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_CTRL_RCR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RCR_STAT  t_sz:1 ga:241, gw:29, ra:28, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RCR_STAT  FA_REG(VTSS_TO_VCAP_SUPER,241U,0U,0U,0U,28U,1U,1U)

#define VTSS_F_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RCR_STAT_RCR_BUSY      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RCR_STAT_RCR_BUSY(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_CTRL  t_sz:1 ga:270, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_CTRL  FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_AUTO_INVALIDATE_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_LOCAL_MEMITGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_CTRL_ECC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_STAT  t_sz:1 ga:270, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_STAT  FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DLY_TOO_SMALL(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_STAT_BLK_DONE      VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_STAT_BLK_DONE(x)   VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_ECC_BLK_DLY  t_sz:1 ga:270, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_BLK_DLY FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)
#define VTSS_M_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY    0xffffffffU
#define VTSS_X_VCAP_SUPER_ECC_BLK_DLY_BLK_DLY(x) (x)


/* VCAP_SUPER_ECC_INV  t_sz:1 ga:270, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_ECC_INV   FA_REG(VTSS_TO_VCAP_SUPER,270U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ADDR       VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ADDR(x)    VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV(x)         VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV            VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV(x)         VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_ECC_INV_INV_ALL        VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_ECC_INV_INV_ALL(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_CTRL  t_sz:1 ga:274, gw:6, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_CTRL FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_CTRL_ACTIVATE(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_STAT  t_sz:1 ga:274, gw:6, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_STAT FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION_OVF(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_INDICATION    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_INDICATION(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_LISTEN(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_DETECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_IDLE(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_STAT_MODE_BUSY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_MEMITGR_INFO  t_sz:1 ga:274, gw:6, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_INFO FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_ENCODE_BITFIELD(x,31U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR    VTSS_BIT(31U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR(x) VTSS_EXTRACT_BITFIELD(x,31U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_ENCODE_BITFIELD(x,30U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR    VTSS_BIT(30U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR(x) VTSS_EXTRACT_BITFIELD(x,30U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF    VTSS_BIT(29U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ERR_OVF(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_ENCODE_BITFIELD(x,28U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF    VTSS_BIT(28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_COR_OVF(x) VTSS_EXTRACT_BITFIELD(x,28U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_ENCODE_BITFIELD(x,0U,28U)
#define VTSS_M_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR    VTSS_ENCODE_BITMASK(0U,28U)
#define VTSS_X_VCAP_SUPER_MEMITGR_INFO_MEM_ADDR(x) VTSS_EXTRACT_BITFIELD(x,0U,28U)

/* VCAP_SUPER_MEMITGR_IDX  t_sz:1 ga:274, gw:6, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_IDX FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_IDX_MEM_IDX    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_IDX_MEM_IDX(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DIV  t_sz:1 ga:274, gw:6, ra:4, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DIV FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DIV_MEM_DIV    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DIV_MEM_DIV(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VCAP_SUPER_MEMITGR_DBG  t_sz:1 ga:274, gw:6, ra:5, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_MEMITGR_DBG FA_REG(VTSS_TO_VCAP_SUPER,274U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE    VTSS_BIT(9U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_MEM_DIV_SENSE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR    VTSS_BIT(8U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_IN    VTSS_BIT(7U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_IN(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_IN     VTSS_BIT(6U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_IN(x)  VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DATA_IN    VTSS_BIT(5U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DATA_IN(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_INTR_IN    VTSS_BIT(4U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_INTR_IN(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT    VTSS_BIT(3U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_SYNC_OUT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_ENA_OUT    VTSS_BIT(2U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_ENA_OUT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA    VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_FORCE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_MEMITGR_DBG_DETECT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_RAM_INIT  t_sz:1 ga:280, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_RAM_INIT  FA_REG(VTSS_TO_VCAP_SUPER,280U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_INIT      VTSS_BIT(1U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_INIT(x)   VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK    VTSS_BIT(0U)
#define VTSS_X_VCAP_SUPER_RAM_INIT_RAM_CFG_HOOK(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VCAP_SUPER_CM_ADDR  t_sz:1 ga:281, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_ADDR   FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)
#define VTSS_M_VCAP_SUPER_CM_ADDR_CM_ADDR        0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_ADDR_CM_ADDR(x)     (x)


/* VCAP_SUPER_CM_DATA_WR  t_sz:1 ga:281, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_WR FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_WR_CM_DATA_WR(x) (x)


/* VCAP_SUPER_CM_DATA_RD  t_sz:1 ga:281, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_DATA_RD FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)
#define VTSS_M_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD    0xffffffffU
#define VTSS_X_VCAP_SUPER_CM_DATA_RD_CM_DATA_RD(x) (x)


/* VCAP_SUPER_CM_OP  t_sz:1 ga:281, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VCAP_SUPER_CM_OP     FA_REG(VTSS_TO_VCAP_SUPER,281U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VCAP_SUPER_CM_OP_CM_OP            VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VCAP_SUPER_CM_OP_CM_OP(x)         VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOP_CTRL  t_sz:1 ga:69696, gw:98, ra:0, gc:1, rc:1  */
#define VTSS_VOP_VOP_CTRL         FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOP_CTRL_CCM_LM_UPD_RSV_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_VOP_CTRL_LMR_UPD_RXFCL_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT    VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOP_CTRL_CCM_RX_SRC_PORT_DETECT_CNT(x) VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS    VTSS_BIT(6U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEL_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_MEP_SCENARIO(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_CNT_LBR_RX_ERROR_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_VOP_CTRL_G_8113_1_LBK_INDC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOP_CTRL_LOC_SCAN_ENA         VTSS_BIT(1U)
#define VTSS_X_VOP_VOP_CTRL_LOC_SCAN_ENA(x)      VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOP_CTRL_VOP_ENA              VTSS_BIT(0U)
#define VTSS_X_VOP_VOP_CTRL_VOP_ENA(x)           VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CPU_EXTR_CFG  t_sz:1 ga:69696, gw:98, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG     FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DEF_COPY_QU      VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DEF_COPY_QU(x)   VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_CPU_ERR_QU       VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_CPU_ERR_QU(x)    VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMM_CPU_QU       VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_LMR_CPU_QU       VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_LMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMM_CPU_QU       VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMM_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_DMR_CPU_QU       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_DMR_CPU_QU(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_1  t_sz:1 ga:69696, gw:98, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_1   FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU     VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_CCM_LM_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU     VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBM_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LBR_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_TST_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_TST_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_1_LT_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_1_LT_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_CFG_2  t_sz:1 ga:69696, gw:98, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_CFG_2   FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU     VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_AIS_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU     VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_LCK_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU     VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_CFG_2_CSF_CPU_QU(x)  VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_MPLS  t_sz:1 ga:69696, gw:98, ra:4, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_MPLS    FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,4U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CC_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_MPLS_BFD_CV_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CPU_EXTR_L3  t_sz:1 ga:69696, gw:98, ra:5, gc:1, rc:1  */
#define VTSS_VOP_CPU_EXTR_L3      FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,5U,1U,1U)

#define VTSS_F_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TCP_CPU_QU        VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TCP_CPU_QU(x)     VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CPU_EXTR_L3_TWAMP_CPU_QU      VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CPU_EXTR_L3_TWAMP_CPU_QU(x)   VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_VERSION_CTRL  t_sz:1 ga:69696, gw:98, ra:6, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL     FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,6U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_CCM_VERSION      VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_CCM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_LM_VERSION       VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_LM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_DM_VERSION       VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_DM_VERSION(x)    VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_SDM_VERSION      VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_SDM_VERSION(x)   VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_2  t_sz:1 ga:69696, gw:98, ra:7, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_2   FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,7U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_TST_VERSION    VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_TST_VERSION(x) VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_LB_VERSION     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_LB_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL_VERSION     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_2_SL1_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_2_SL1_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_3  t_sz:1 ga:69696, gw:98, ra:8, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_3   FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,8U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_AIS_VERSION    VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_AIS_VERSION(x) VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_LCK_VERSION    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_LCK_VERSION(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_VERSION_CTRL_3_CSF_VERSION    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_VERSION_CTRL_3_CSF_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_VERSION_CTRL_MPLS  t_sz:1 ga:69696, gw:98, ra:9, gc:1, rc:1  */
#define VTSS_VOP_VERSION_CTRL_MPLS FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,9U,1U,1U)

#define VTSS_F_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_VERSION_CTRL_MPLS_BFD_VERSION    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_VERSION_CTRL_MPLS_BFD_VERSION(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_OAM_GENERIC_CFG  t_sz:1 ga:69696, gw:98, ra:10, gc:1, rc:16  */
#define VTSS_VOP_OAM_GENERIC_CFG(ri) FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,10U,1U,16U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_CLIENT_ENA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_BLK_SERVER_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_DMAC_CHK_DIS(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_OAM_GENERIC_CFG_GENERIC_OPCODE_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_GENERIC_CODEPOINT  t_sz:1 ga:69696, gw:98, ra:26, gc:1, rc:16  */
#define VTSS_VOP_MPLS_GENERIC_CODEPOINT(ri) FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,26U,1U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_ENCODE_BITFIELD(x,11U,16U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL    VTSS_ENCODE_BITMASK(11U,16U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_VAL(x) VTSS_EXTRACT_BITFIELD(x,11U,16U)

#define VTSS_F_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_MPLS_GENERIC_CODEPOINT_GENERIC_CODEPOINT_CPU_QU(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

/* VOP_SAM_SEQ_TS_CFG  t_sz:1 ga:69696, gw:98, ra:42, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG   FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,42U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_ENCODE_BITFIELD(x,21U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF    VTSS_ENCODE_BITMASK(21U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSF(x) VTSS_EXTRACT_BITFIELD(x,21U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_ENCODE_BITFIELD(x,14U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF    VTSS_ENCODE_BITMASK(14U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSF(x) VTSS_EXTRACT_BITFIELD(x,14U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_TXTSB(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_SAM_SEQ_OFFSET_TS_RXTSB(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* VOP_SAM_SEQ_TS_CFG_2  t_sz:1 ga:69696, gw:98, ra:43, gc:1, rc:1  */
#define VTSS_VOP_SAM_SEQ_TS_CFG_2 FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,43U,1U,1U)

#define VTSS_F_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_SEQ_TS_CFG_2_SAM_SEQ_OFFSET_TS_UDP_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LOC_CTRL  t_sz:1 ga:69696, gw:98, ra:44, gc:1, rc:1  */
#define VTSS_VOP_LOC_CTRL         FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,44U,1U,1U)

#define VTSS_F_VOP_LOC_CTRL_LOC_BASE_TICK_CNT(x) VTSS_ENCODE_BITFIELD(x,11U,8U)
#define VTSS_M_VOP_LOC_CTRL_LOC_BASE_TICK_CNT    VTSS_ENCODE_BITMASK(11U,8U)
#define VTSS_X_VOP_LOC_CTRL_LOC_BASE_TICK_CNT(x) VTSS_EXTRACT_BITFIELD(x,11U,8U)

#define VTSS_F_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_ENCODE_BITFIELD(x,9U,2U)
#define VTSS_M_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN    VTSS_ENCODE_BITMASK(9U,2U)
#define VTSS_X_VOP_LOC_CTRL_LOC_SPACE_BETWEEN_ENTRY_SCAN(x) VTSS_EXTRACT_BITFIELD(x,9U,2U)

#define VTSS_F_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_VOP_LOC_CTRL_LOC_FORCE_HW_SCAN_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* VOP_LOC_PERIOD_CFG  t_sz:1 ga:69696, gw:98, ra:45, gc:1, rc:7  */
#define VTSS_VOP_LOC_PERIOD_CFG(ri) FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,45U,1U,7U)

#define VTSS_F_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_LOC_PERIOD_CFG_LOC_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_PERIOD_CFG  t_sz:1 ga:69696, gw:98, ra:52, gc:1, rc:2  */
#define VTSS_VOP_HMO_PERIOD_CFG(ri) FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,52U,1U,2U)

#define VTSS_F_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,31U)
#define VTSS_M_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL    VTSS_ENCODE_BITMASK(0U,31U)
#define VTSS_X_VOP_HMO_PERIOD_CFG_HMO_PERIOD_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,31U)

/* VOP_HMO_FORCE_SLOT_CFG  t_sz:1 ga:69696, gw:98, ra:54, gc:1, rc:2  */
#define VTSS_VOP_HMO_FORCE_SLOT_CFG(ri) FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,54U,1U,2U)

#define VTSS_F_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_HMO_FORCE_SLOT_CFG_HMO_FORCE_SLOT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_HMO_TIMER_CFG  t_sz:1 ga:69696, gw:98, ra:56, gc:1, rc:1  */
#define VTSS_VOP_HMO_TIMER_CFG    FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,56U,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER    VTSS_BIT(12U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_CCM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER    VTSS_BIT(11U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_TLV_NON_ZERO_TIMER(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER    VTSS_BIT(10U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CCM_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER    VTSS_BIT(9U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_RX_TEST_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER    VTSS_BIT(8U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_EXTRACT_PEER_RX_TIMER(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER    VTSS_BIT(7U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER    VTSS_BIT(6U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_AIS_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER    VTSS_BIT(5U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER    VTSS_BIT(4U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_LCK_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER    VTSS_BIT(3U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER    VTSS_BIT(2U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_CSF_RX_FRM_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER    VTSS_BIT(1U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER    VTSS_BIT(0U)
#define VTSS_X_VOP_HMO_TIMER_CFG_HMO_TWAMP_RX_BAD_NXT_TIMER(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOC_SCAN_STICKY  t_sz:1 ga:69696, gw:98, ra:57, gc:1, rc:1  */
#define VTSS_VOP_LOC_SCAN_STICKY  FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,57U,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_ENCODE_BITFIELD(x,3U,9U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS    VTSS_ENCODE_BITMASK(3U,9U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_ONGOING_STATUS(x) VTSS_EXTRACT_BITFIELD(x,3U,9U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_COMPLETED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_STARTED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_LOC_SCAN_STICKY_LOC_SCAN_START_DELAYED_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MASTER_INTR_CTRL  t_sz:1 ga:69696, gw:98, ra:58, gc:1, rc:1  */
#define VTSS_VOP_MASTER_INTR_CTRL FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,58U,1U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA    VTSS_BIT(25U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR    VTSS_BIT(8U)
#define VTSS_X_VOP_MASTER_INTR_CTRL_OAM_MEP_INTR(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

/* VOP_VOE32_INTR  t_sz:1 ga:69696, gw:98, ra:59, gc:1, rc:2  */
#define VTSS_VOP_VOE32_INTR(ri)   FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,59U,1U,2U)

#define VTSS_F_VOP_VOE32_INTR_VOE32_INTR(x)      (x)
#define VTSS_M_VOP_VOE32_INTR_VOE32_INTR         0xffffffffU
#define VTSS_X_VOP_VOE32_INTR_VOE32_INTR(x)      (x)


/* VOP_INTR  t_sz:1 ga:69696, gw:98, ra:61, gc:1, rc:35  */
#define VTSS_VOP_INTR(ri)         FA_REG(VTSS_TO_VOP,69696U,0U,0U,ri,61U,1U,35U)

#define VTSS_F_VOP_INTR_VOE_INTR(x)              (x)
#define VTSS_M_VOP_INTR_VOE_INTR                 0xffffffffU
#define VTSS_X_VOP_INTR_VOE_INTR(x)              (x)


/* VOP_COMMON_MEP_MC_MAC_LSB  t_sz:1 ga:69696, gw:98, ra:96, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_LSB FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,96U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_ENCODE_BITFIELD(x,3U,28U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB    VTSS_ENCODE_BITMASK(3U,28U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x) VTSS_EXTRACT_BITFIELD(x,3U,28U)

/* VOP_COMMON_MEP_MC_MAC_MSB  t_sz:1 ga:69696, gw:98, ra:97, gc:1, rc:1  */
#define VTSS_VOP_COMMON_MEP_MC_MAC_MSB FA_REG(VTSS_TO_VOP,69696U,0U,0U,0U,97U,1U,1U)

#define VTSS_F_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_COMMON_MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_VOE_MISC_CONFIG  t_sz:1 ga:92160, gw:1, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_VOE_MISC_CONFIG(gi) FA_REG(VTSS_TO_VOP,92160U,gi,1U,0U,0U,1089U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_VOE_ENA       VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_VOE_ENA(x)    VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_LM_CNT_BYTE(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_SL_ENA        VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_SL_ENA(x)     VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_VOE_MISC_CONFIG_BLK_ENA       VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_VOE_MISC_CONFIG_BLK_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,0U,1089U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_UPMEP_ENA      VTSS_BIT(13U)
#define VTSS_X_VOP_VOE_COMMON_CFG_UPMEP_ENA(x)   VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_VOP_VOE_COMMON_CFG_PATH_VOEID     VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_VOP_VOE_COMMON_CFG_PATH_VOEID(x)  VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_CTRL  t_sz:1 ga:0, gw:64, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_VOE_CTRL(gi)     FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,1U,1089U,1U)

#define VTSS_F_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_VOE_CTRL_MEL_VAL              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_VOE_CTRL_MEL_VAL(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_VOE_CTRL_G_8113_1_ENA         VTSS_BIT(6U)
#define VTSS_X_VOP_VOE_CTRL_G_8113_1_ENA(x)      VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_VOE_CTRL_RX_DMAC_CHK_SEL      VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_VOE_CTRL_RX_DMAC_CHK_SEL(x)   VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_VOE_CTRL_VERIFY_VERSION_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_VOE_CTRL_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_VOE_CTRL_EXTERN_DM_TSTAMP     VTSS_BIT(2U)
#define VTSS_X_VOP_VOE_CTRL_EXTERN_DM_TSTAMP(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX    VTSS_BIT(1U)
#define VTSS_X_VOP_VOE_CTRL_BLOCK_MEL_HIGH_RX(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_VOE_CTRL_SAT_TEST_VOE         VTSS_BIT(0U)
#define VTSS_X_VOP_VOE_CTRL_SAT_TEST_VOE(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_VOE_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:1089, rc:1  */
#define VTSS_VOP_VOE_MEPID_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,2U,1089U,1U)

#define VTSS_F_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_VOE_MEPID_CFG_VOE_MEPID       VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_VOE_MEPID_CFG_VOE_MEPID(x)    VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PEER_MEPID_CFG  t_sz:1 ga:0, gw:64, ra:3, gc:1089, rc:1  */
#define VTSS_VOP_PEER_MEPID_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,3U,1089U,1U)

#define VTSS_F_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PEER_MEPID_CFG_PEER_MEPID     VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PEER_MEPID_CFG_PEER_MEPID(x)  VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_SAM_COSID_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:1089, rc:1  */
#define VTSS_VOP_SAM_COSID_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,4U,1089U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_LBM(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CCM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET    VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_VOP_SAM_COSID_SEQ_CFG_PER_COSID_CNT_SET(x) VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* VOP_SAM_NON_OAM_SEQ_CFG  t_sz:1 ga:0, gw:64, ra:5, gc:1089, rc:1  */
#define VTSS_VOP_SAM_NON_OAM_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,5U,1089U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT    VTSS_BIT(15U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_INIT(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP    VTSS_BIT(14U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RESP(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,7U,7U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO    VTSS_ENCODE_BITMASK(7U,7U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_OFFSET_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,7U,7U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO    VTSS_BIT(6U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_FORMAT_SEQ_NO(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM    VTSS_BIT(5U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_RX_ERR_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT    VTSS_BIT(2U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_FORMAT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM    VTSS_BIT(1U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_UPD_CHKSUM(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF    VTSS_BIT(0U)
#define VTSS_X_VOP_SAM_NON_OAM_SEQ_CFG_SAM_SEQ_TS_PORT_REF(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL  t_sz:1 ga:0, gw:64, ra:6, gc:1089, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,6U,1089U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_UNK_OPCODE_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LTR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_TST_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LBR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_DMR_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_SDM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CCM_LM_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_PDU_ERR_EXTRACT_CCM_ONLY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_AIS_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_LCK_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_CSF_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CPU_COPY_CTRL_2  t_sz:1 ga:0, gw:64, ra:7, gc:1089, rc:1  */
#define VTSS_VOP_OAM_CPU_COPY_CTRL_2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,7U,1089U,1U)

#define VTSS_F_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_OAM_CPU_COPY_CTRL_2_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_PDU_VOE_PASS  t_sz:1 ga:0, gw:64, ra:8, gc:1089, rc:1  */
#define VTSS_VOP_PDU_VOE_PASS(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,8U,1089U,1U)

#define VTSS_F_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_PDU_VOE_PASS_GENERIC_VOE_PASS_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_CNT_OAM_CTRL  t_sz:1 ga:0, gw:64, ra:9, gc:1089, rc:1  */
#define VTSS_VOP_OAM_CNT_OAM_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,9U,1089U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_GENERIC_OAM_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LTR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_TST_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LBR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_DMR_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_SDM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CCM_LM_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_AIS_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_LCK_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_OAM_CTRL_CSF_OAM_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL  t_sz:1 ga:0, gw:64, ra:10, gc:1089, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,10U,1089U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_ENCODE_BITFIELD(x,15U,16U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK    VTSS_ENCODE_BITMASK(15U,16U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_GENERIC_DATA_CNT_MASK(x) VTSS_EXTRACT_BITFIELD(x,15U,16U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_UNK_OPCODE_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LTR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_TST_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LBR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_DMR_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_SDM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CCM_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_AIS_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_LCK_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_CSF_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_CNT_DATA_CTRL_2  t_sz:1 ga:0, gw:64, ra:11, gc:1089, rc:1  */
#define VTSS_VOP_OAM_CNT_DATA_CTRL_2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,11U,1089U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_CCM_MEL_LOW_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_DMAC_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_CNT_DATA_CTRL_2_VER_FAIL_DATA_CNT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MEP_UC_MAC_LSB  t_sz:1 ga:0, gw:64, ra:12, gc:1089, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_LSB(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,12U,1089U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)
#define VTSS_M_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB    0xffffffffU
#define VTSS_X_VOP_MEP_UC_MAC_LSB_MEP_UC_MAC_LSB(x) (x)


/* VOP_MEP_UC_MAC_MSB  t_sz:1 ga:0, gw:64, ra:13, gc:1089, rc:1  */
#define VTSS_VOP_MEP_UC_MAC_MSB(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,13U,1089U,1U)

#define VTSS_F_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_OAM_HW_CTRL  t_sz:1 ga:0, gw:64, ra:14, gc:1089, rc:1  */
#define VTSS_VOP_OAM_HW_CTRL(gi)  FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,14U,1089U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMM_ENA           VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LMR_ENA           VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_HW_CTRL_LMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_ENA           VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_ENA(x)        VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_HW_CTRL_TST_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBM_ENA           VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_ENA           VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_HW_CTRL_LBR_TLV_CRC_VERIFY_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMM_ENA           VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_DMR_ENA           VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_HW_CTRL_DMR_ENA(x)        VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_SDM_ENA           VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_HW_CTRL_SDM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_ENA           VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_ENA(x)        VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_HW_CTRL_CCM_LM_ENA        VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_HW_CTRL_CCM_LM_ENA(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_ENA  t_sz:1 ga:0, gw:64, ra:15, gc:1089, rc:1  */
#define VTSS_VOP_LOOPBACK_ENA(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,15U,1089U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LBM_ENA       VTSS_BIT(2U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LBM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_LMM_ENA       VTSS_BIT(1U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_LMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_ENA_LB_DMM_ENA       VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_ENA_LB_DMM_ENA(x)    VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LOOPBACK_CFG  t_sz:1 ga:0, gw:64, ra:16, gc:1089, rc:1  */
#define VTSS_VOP_LOOPBACK_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,16U,1089U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_ENCODE_BITFIELD(x,1U,12U)
#define VTSS_M_VOP_LOOPBACK_CFG_LB_ISDX          VTSS_ENCODE_BITMASK(1U,12U)
#define VTSS_X_VOP_LOOPBACK_CFG_LB_ISDX(x)       VTSS_EXTRACT_BITFIELD(x,1U,12U)

#define VTSS_F_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_LOOPBACK_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_TX_TRANSID_UPDATE  t_sz:1 ga:0, gw:64, ra:17, gc:1089, rc:1  */
#define VTSS_VOP_TX_TRANSID_UPDATE(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,17U,1089U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_LBM_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_TX_TRANSID_UPDATE_TST_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_CFG  t_sz:1 ga:0, gw:64, ra:18, gc:1089, rc:1  */
#define VTSS_VOP_CCM_CFG(gi)      FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,18U,1089U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_LM_PERIOD         VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_LM_PERIOD(x)      VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_SEQ_UPD_ENA       VTSS_BIT(11U)
#define VTSS_X_VOP_CCM_CFG_CCM_SEQ_UPD_ENA(x)    VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_ENCODE_BITFIELD(x,7U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PRIO              VTSS_ENCODE_BITMASK(7U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PRIO(x)           VTSS_EXTRACT_BITFIELD(x,7U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_ENCODE_BITFIELD(x,4U,3U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD            VTSS_ENCODE_BITMASK(4U,3U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD(x)         VTSS_EXTRACT_BITFIELD(x,4U,3U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEGID_CHK_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEGID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_MEPID_CHK_ENA     VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_CFG_CCM_MEPID_CHK_ENA(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_CFG_CCM_PERIOD_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_CFG_CCM_RX_DMAC_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_MEGID_CFG  t_sz:1 ga:0, gw:64, ra:19, gc:1089, rc:12  */
#define VTSS_VOP_CCM_MEGID_CFG(gi,ri) FA_REG(VTSS_TO_VOP,0U,gi,64U,ri,19U,1089U,12U)

#define VTSS_F_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)
#define VTSS_M_VOP_CCM_MEGID_CFG_CCM_MEGID       0xffffffffU
#define VTSS_X_VOP_CCM_MEGID_CFG_CCM_MEGID(x)    (x)


/* VOP_SLM_CONFIG  t_sz:1 ga:0, gw:64, ra:31, gc:1089, rc:1  */
#define VTSS_VOP_SLM_CONFIG(gi)   FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,31U,1089U,1U)

#define VTSS_F_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_SLM_CONFIG_SLM_PRIO           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_SLM_CONFIG_SLM_PRIO(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_SLM_TEST_ID  t_sz:1 ga:0, gw:64, ra:32, gc:1089, rc:1  */
#define VTSS_VOP_SLM_TEST_ID(gi)  FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,32U,1089U,1U)

#define VTSS_F_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)
#define VTSS_M_VOP_SLM_TEST_ID_SLM_TEST_ID       0xffffffffU
#define VTSS_X_VOP_SLM_TEST_ID_SLM_TEST_ID(x)    (x)


/* VOP_SLM_PEER_LIST  t_sz:1 ga:0, gw:64, ra:33, gc:1089, rc:8  */
#define VTSS_VOP_SLM_PEER_LIST(gi,ri) FA_REG(VTSS_TO_VOP,0U,gi,64U,ri,33U,1089U,8U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_ENCODE_BITFIELD(x,1U,13U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_MEPID    VTSS_ENCODE_BITMASK(1U,13U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_MEPID(x) VTSS_EXTRACT_BITFIELD(x,1U,13U)

#define VTSS_F_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_SLM_PEER_LIST_SLM_PEER_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_SLM_PEER_LIST_SLM_PEER_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_CFG  t_sz:1 ga:0, gw:64, ra:41, gc:1089, rc:1  */
#define VTSS_VOP_G_8113_1_CFG(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,41U,1089U,1U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_INITIATOR_FUNCTION(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_G_8113_1_CFG_G_8113_1_LBX_MEXID_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_G_8113_1_REMOTE_MIPID  t_sz:1 ga:0, gw:64, ra:42, gc:1089, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,42U,1089U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID_G_8113_1_REMOTE_MIPID(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID1  t_sz:1 ga:0, gw:64, ra:43, gc:1089, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID1(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,43U,1089U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID1_G_8113_1_REMOTE_MIPID1(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID2  t_sz:1 ga:0, gw:64, ra:44, gc:1089, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID2(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,44U,1089U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2    0xffffffffU
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID2_G_8113_1_REMOTE_MIPID2(x) (x)


/* VOP_G_8113_1_REMOTE_MIPID3  t_sz:1 ga:0, gw:64, ra:45, gc:1089, rc:1  */
#define VTSS_VOP_G_8113_1_REMOTE_MIPID3(gi) FA_REG(VTSS_TO_VOP,0U,gi,64U,0U,45U,1089U,1U)

#define VTSS_F_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_G_8113_1_REMOTE_MIPID3_G_8113_1_REMOTE_MIPID3(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RX_SEL_OAM_CNT  t_sz:1 ga:131072, gw:64, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_RX_SEL_OAM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,0U,1089U,1U)

#define VTSS_F_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_SEL_OAM_CNT_RX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_RX_OAM_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_RX_OAM_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,1U,1089U,1U)

#define VTSS_F_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_FRM_CNT_RX_OAM_FRM_CNT(x) (x)


/* VOP_TX_SEL_OAM_CNT  t_sz:1 ga:131072, gw:64, ra:2, gc:1089, rc:1  */
#define VTSS_VOP_TX_SEL_OAM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,2U,1089U,1U)

#define VTSS_F_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_SEL_OAM_CNT_TX_SEL_OAM_FRM_CNT(x) (x)


/* VOP_TX_OAM_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:3, gc:1089, rc:1  */
#define VTSS_VOP_TX_OAM_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,3U,1089U,1U)

#define VTSS_F_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_FRM_CNT_TX_OAM_FRM_CNT(x) (x)


/* VOP_CCM_RX_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:4, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,4U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_VLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_FRM_CNT_CCM_RX_INVLD_FC_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_TX_SEQ_CFG  t_sz:1 ga:131072, gw:64, ra:5, gc:1089, rc:1  */
#define VTSS_VOP_CCM_TX_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,5U,1089U,1U)

#define VTSS_F_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_TX_SEQ_CFG_CCM_TX_SEQ(x)  (x)


/* VOP_CCM_RX_SEQ_CFG  t_sz:1 ga:131072, gw:64, ra:6, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_SEQ_CFG(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,6U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)
#define VTSS_M_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ     0xffffffffU
#define VTSS_X_VOP_CCM_RX_SEQ_CFG_CCM_RX_SEQ(x)  (x)


/* VOP_CCM_RX_WARNING  t_sz:1 ga:131072, gw:64, ra:7, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_WARNING(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,7U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_WARNING_CCM_RX_SEQNO_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_ERR  t_sz:1 ga:131072, gw:64, ra:8, gc:1089, rc:1  */
#define VTSS_VOP_CCM_ERR(gi)      FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,8U,1089U,1U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_MEL_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_ERR_CCM_RX_PERIOD_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_CCM_RX_ERR_1  t_sz:1 ga:131072, gw:64, ra:9, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_ERR_1(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,9U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,16U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT    VTSS_ENCODE_BITMASK(16U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEGID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,16U,16U)

#define VTSS_F_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_CCM_RX_ERR_1_CCM_RX_MEPID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_LBM_TX_TRANSID_CFG  t_sz:1 ga:131072, gw:64, ra:10, gc:1089, rc:1  */
#define VTSS_VOP_LBM_TX_TRANSID_CFG(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,10U,1089U,1U)

#define VTSS_F_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBM_TX_TRANSID_CFG_LBM_TX_TRANSID(x) (x)


/* VOP_LBR_TX_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:11, gc:1089, rc:1  */
#define VTSS_VOP_LBR_TX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,11U,1089U,1U)

#define VTSS_F_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_TX_FRM_CNT_LBR_TX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_CFG  t_sz:1 ga:131072, gw:64, ra:12, gc:1089, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_CFG(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,12U,1089U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_CFG_LBR_RX_TRANSID(x) (x)


/* VOP_LBR_RX_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:13, gc:1089, rc:1  */
#define VTSS_VOP_LBR_RX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,13U,1089U,1U)

#define VTSS_F_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_FRM_CNT_LBR_RX_FRM_CNT(x) (x)


/* VOP_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:131072, gw:64, ra:14, gc:1089, rc:1  */
#define VTSS_VOP_LBR_RX_TRANSID_ERR_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,14U,1089U,1U)

#define VTSS_F_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_RX_TRANSID_ERR_CNT_LBR_RX_TRANSID_ERR_CNT(x) (x)


/* VOP_DM_PDU_CNT  t_sz:1 ga:131072, gw:64, ra:15, gc:1089, rc:1  */
#define VTSS_VOP_DM_PDU_CNT(gi)   FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,15U,1089U,1U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_DM_PDU_CNT_DMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_LM_PDU_CNT  t_sz:1 ga:131072, gw:64, ra:16, gc:1089, rc:1  */
#define VTSS_VOP_LM_PDU_CNT(gi)   FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,16U,1089U,1U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,24U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT     VTSS_ENCODE_BITMASK(24U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,24U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,16U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT     VTSS_ENCODE_BITMASK(16U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMM_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,16U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT     VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_TX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_LM_PDU_CNT_LMR_RX_PDU_CNT(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_TX_OAM_DISCARD  t_sz:1 ga:131072, gw:64, ra:17, gc:1089, rc:1  */
#define VTSS_VOP_TX_OAM_DISCARD(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,17U,1089U,1U)

#define VTSS_F_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_TX_OAM_DISCARD_TX_FRM_DISCARD_CNT(x) (x)


/* VOP_RX_OAM_DISCARD  t_sz:1 ga:131072, gw:64, ra:18, gc:1089, rc:1  */
#define VTSS_VOP_RX_OAM_DISCARD(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,18U,1089U,1U)

#define VTSS_F_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)
#define VTSS_M_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT    0xffffffffU
#define VTSS_X_VOP_RX_OAM_DISCARD_RX_FRM_DISCARD_CNT(x) (x)


/* VOP_PDU_EXTRACT  t_sz:1 ga:131072, gw:64, ra:19, gc:1089, rc:1  */
#define VTSS_VOP_PDU_EXTRACT(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,19U,1089U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE    VTSS_BIT(23U)
#define VTSS_X_VOP_PDU_EXTRACT_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR    VTSS_BIT(22U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_ZERO_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR    VTSS_BIT(21U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_LOW_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR    VTSS_BIT(20U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_MEL_HIGH_BLOCK_EXTR(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR    VTSS_BIT(19U)
#define VTSS_X_VOP_PDU_EXTRACT_DMAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR    VTSS_BIT(18U)
#define VTSS_X_VOP_PDU_EXTRACT_PDU_VERSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR    VTSS_BIT(17U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEGID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR    VTSS_BIT(16U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_MEPID_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR    VTSS_BIT(15U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PERIOD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR    VTSS_BIT(14U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_PRIO_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR    VTSS_BIT(13U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_TLV_NON_ZERO_EXTR(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR    VTSS_BIT(12U)
#define VTSS_X_VOP_PDU_EXTRACT_CCM_RX_CCM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR    VTSS_BIT(11U)
#define VTSS_X_VOP_PDU_EXTRACT_RX_TEST_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR    VTSS_BIT(10U)
#define VTSS_X_VOP_PDU_EXTRACT_TX_BLOCK_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR    VTSS_BIT(9U)
#define VTSS_X_VOP_PDU_EXTRACT_SAM_RX_SEQ_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_SL_ERR_EXTR       VTSS_BIT(8U)
#define VTSS_X_VOP_PDU_EXTRACT_SL_ERR_EXTR(x)    VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_ERR_EXTR      VTSS_BIT(7U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_PDU_EXTRACT_AIS_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_ERR_EXTR      VTSS_BIT(5U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_PDU_EXTRACT_LCK_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_ERR_EXTR      VTSS_BIT(3U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_ERR_EXTR(x)   VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_PDU_EXTRACT_CSF_RX_FRM_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_PDU_EXTRACT_G_8113_1_LBR_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_AUTO_HIT_ME_ONCE  t_sz:1 ga:131072, gw:64, ra:20, gc:1089, rc:1  */
#define VTSS_VOP_AUTO_HIT_ME_ONCE(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,20U,1089U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_ENCODE_BITFIELD(x,26U,3U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT     VTSS_ENCODE_BITMASK(26U,3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_SLOT(x)  VTSS_EXTRACT_BITFIELD(x,26U,3U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT    VTSS_BIT(25U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_CCM_NXT(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO    VTSS_BIT(24U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_TLV_NON_ZERO(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT    VTSS_BIT(23U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CCM_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_RX_TEST_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,14U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(14U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,14U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,6U,8U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(6U,8U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,6U,8U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT    VTSS_BIT(5U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT    VTSS_BIT(4U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_AIS_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT    VTSS_BIT(3U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT    VTSS_BIT(2U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_LCK_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT    VTSS_BIT(1U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_BAD_NXT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT    VTSS_BIT(0U)
#define VTSS_X_VOP_AUTO_HIT_ME_ONCE_HMO_CSF_RX_FRM_NXT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_SYNLM_EXTRACT  t_sz:1 ga:131072, gw:64, ra:21, gc:1089, rc:1  */
#define VTSS_VOP_SYNLM_EXTRACT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,21U,1089U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_HMO     VTSS_BIT(16U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_HMO(x)  VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLM(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_SYNLM_EXTRACT_EXTRACT_PEER_RX_SLR(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_OAM_TX_STICKY  t_sz:1 ga:131072, gw:64, ra:22, gc:1089, rc:1  */
#define VTSS_VOP_OAM_TX_STICKY(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,22U,1089U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_BLOCK_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_TX_STICKY_TX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY  t_sz:1 ga:131072, gw:64, ra:23, gc:1089, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,23U,1089U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY    VTSS_BIT(26U)
#define VTSS_X_VOP_OAM_RX_STICKY_UNK_OPCODE_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTM_RX_STICKY    VTSS_BIT(25U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,24U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LTR_RX_STICKY    VTSS_BIT(24U)
#define VTSS_X_VOP_OAM_RX_STICKY_LTR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,24U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMM_RX_STICKY    VTSS_BIT(23U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LMR_RX_STICKY    VTSS_BIT(22U)
#define VTSS_X_VOP_OAM_RX_STICKY_LMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_TST_RX_STICKY    VTSS_BIT(21U)
#define VTSS_X_VOP_OAM_RX_STICKY_TST_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,20U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBM_RX_STICKY    VTSS_BIT(20U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,20U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_RX_STICKY    VTSS_BIT(19U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMM_RX_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMR_RX_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SDM_RX_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_OAM_RX_STICKY_SDM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY    VTSS_BIT(14U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_LM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLM_RX_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLM_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SLR_RX_STICKY    VTSS_BIT(12U)
#define VTSS_X_VOP_OAM_RX_STICKY_SLR_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_SL1_RX_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_OAM_RX_STICKY_SL1_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_AIS_RX_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_OAM_RX_STICKY_AIS_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LCK_RX_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_OAM_RX_STICKY_LCK_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CSF_RX_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_OAM_RX_STICKY_CSF_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY_NON_OAM_SEQ_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY_LBR_TRANSID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY_DMAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY_PDU_VERSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_TLV_NON_ZERO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_LOW_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY_RX_MEL_HIGH_BLOCK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_OAM_RX_STICKY2  t_sz:1 ga:131072, gw:64, ra:24, gc:1089, rc:1  */
#define VTSS_VOP_OAM_RX_STICKY2(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,24U,1089U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,8U,16U)
#define VTSS_M_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(8U,16U)
#define VTSS_X_VOP_OAM_RX_STICKY2_GENERIC_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,8U,16U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_TESTID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_PRIO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_SLM_MEPID_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_OAM_RX_STICKY2_RX_INI_ILLEGAL_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_MISSING_TLV_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_SUBTYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBX_RX_ILLEGAL_MEXID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_OAM_RX_STICKY2_G_8113_1_LBR_RX_ILL_LBK_IND_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_STAT  t_sz:1 ga:131072, gw:64, ra:25, gc:1089, rc:1  */
#define VTSS_VOP_CCM_STAT(gi)     FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,25U,1089U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_LM_INSERT_NXT    VTSS_BIT(22U)
#define VTSS_X_VOP_CCM_STAT_CCM_LM_INSERT_NXT(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_ENCODE_BITFIELD(x,21U,1U)
#define VTSS_M_VOP_CCM_STAT_CCM_TX_RDI           VTSS_BIT(21U)
#define VTSS_X_VOP_CCM_STAT_CCM_TX_RDI(x)        VTSS_EXTRACT_BITFIELD(x,21U,1U)

#define VTSS_F_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_MISS_CNT         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT    VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_MEL_LOW_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEGID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_MEPID_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PERIOD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_UNEXP_PRIO_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_CCM_RX_SRC_PORT_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_STAT_2  t_sz:1 ga:131072, gw:64, ra:26, gc:1089, rc:1  */
#define VTSS_VOP_CCM_STAT_2(gi)   FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,26U,1089U,1U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_RX_MEL_LOW_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEGID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_MEPID_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PERIOD_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CCM_STAT_2_CCM_UNEXP_PRIO_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CCM_RX_LAST  t_sz:1 ga:131072, gw:64, ra:27, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,27U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_ENCODE_BITFIELD(x,13U,7U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT    VTSS_ENCODE_BITMASK(13U,7U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_SRC_PORT(x) VTSS_EXTRACT_BITFIELD(x,13U,7U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_ENCODE_BITFIELD(x,11U,2U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_PORT_STATUS    VTSS_ENCODE_BITMASK(11U,2U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_PORT_STATUS(x) VTSS_EXTRACT_BITFIELD(x,11U,2U)

#define VTSS_F_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_ENCODE_BITFIELD(x,8U,3U)
#define VTSS_M_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS    VTSS_ENCODE_BITMASK(8U,3U)
#define VTSS_X_VOP_CCM_RX_LAST_TLV_INTERFACE_STATUS(x) VTSS_EXTRACT_BITFIELD(x,8U,3U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT    VTSS_BIT(7U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PERIOD_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT    VTSS_BIT(6U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_PRIO_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_RDI        VTSS_BIT(4U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_RDI(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_LOC_DEFECT    VTSS_BIT(3U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT    VTSS_BIT(2U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEPID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT    VTSS_BIT(1U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_UNEXP_MEGID_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_CCM_RX_LAST_CCM_RX_MEL_LOW_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_AIS_STAT  t_sz:1 ga:131072, gw:64, ra:28, gc:1089, rc:1  */
#define VTSS_VOP_AIS_STAT(gi)     FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,28U,1089U,1U)

#define VTSS_F_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_AIS_STAT_AIS_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_AIS_STAT_AIS_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_AIS_RX_LAST  t_sz:1 ga:131072, gw:64, ra:29, gc:1089, rc:1  */
#define VTSS_VOP_AIS_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,29U,1089U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_AIS_RX_LAST_AIS_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_AIS_RX_LAST_AIS_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_LCK_STAT  t_sz:1 ga:131072, gw:64, ra:30, gc:1089, rc:1  */
#define VTSS_VOP_LCK_STAT(gi)     FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,30U,1089U,1U)

#define VTSS_F_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_LCK_STAT_LCK_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_LCK_STAT_LCK_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_LCK_RX_LAST  t_sz:1 ga:131072, gw:64, ra:31, gc:1089, rc:1  */
#define VTSS_VOP_LCK_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,31U,1089U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR    VTSS_BIT(1U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_LCK_RX_LAST_LCK_DEFECT        VTSS_BIT(0U)
#define VTSS_X_VOP_LCK_RX_LAST_LCK_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CSF_STAT  t_sz:1 ga:131072, gw:64, ra:32, gc:1089, rc:1  */
#define VTSS_VOP_CSF_STAT(gi)     FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,32U,1089U,1U)

#define VTSS_F_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_MISS_CNT         VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_MISS_CNT(x)      VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_STAT_CSF_PERIOD           VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_STAT_CSF_PERIOD(x)        VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CSF_RX_LAST  t_sz:1 ga:131072, gw:64, ra:33, gc:1089, rc:1  */
#define VTSS_VOP_CSF_RX_LAST(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,33U,1089U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR    VTSS_BIT(5U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_ZERO_PERIOD_ERR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_DEFECT        VTSS_BIT(4U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_DEFECT(x)     VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR    VTSS_BIT(3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_INVLD_CSF_TYPE_ERR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CSF_RX_LAST_CSF_RX_CSF_TYPE(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_INTR_STICKY  t_sz:1 ga:131072, gw:64, ra:34, gc:1089, rc:1  */
#define VTSS_VOP_INTR_STICKY(gi)  FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,34U,1089U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_SRC_PORT_DETECT_STICKY(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_STICKY_TLV_PORT_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_STICKY_TLV_INTERFACE_STATUS_STICKY(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_STICKY_AIS_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_STICKY_AIS_STICKY        VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_STICKY_AIS_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_STICKY_LCK_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_STICKY_LCK_STICKY        VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_STICKY_LCK_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_STICKY_CSF_ZERO_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_STICKY        VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_STICKY_CSF_STICKY(x)     VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_STICKY_CSF_RX_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_STICKY_CSF_INVLD_CSF_TYPE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_STICKY_CCM_ZERO_PERIOD_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_MEL_LOW_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEGID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_MEPID_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PERIOD_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_STICKY_CCM_UNEXP_PRIO_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_LOC_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_STICKY_CCM_LOC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_STICKY_CCM_RX_RDI_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_STICKY_CCM_RX_RDI_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_INTR_ENA  t_sz:1 ga:131072, gw:64, ra:35, gc:1089, rc:1  */
#define VTSS_VOP_INTR_ENA(gi)     FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,35U,1089U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_SRC_PORT_DETECT_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_INTR_ENA_TLV_PORT_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_INTR_ENA_TLV_INTERFACE_STATUS_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_INTR_ENA_AIS_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_INTR_ENA_AIS_INTR_ENA         VTSS_BIT(14U)
#define VTSS_X_VOP_INTR_ENA_AIS_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_INTR_ENA_LCK_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_INTR_ENA_LCK_INTR_ENA         VTSS_BIT(12U)
#define VTSS_X_VOP_INTR_ENA_LCK_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_INTR_ENA_CSF_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INTR_ENA         VTSS_BIT(10U)
#define VTSS_X_VOP_INTR_ENA_CSF_INTR_ENA(x)      VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_INTR_ENA_CSF_RX_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_INTR_ENA_CSF_INVLD_CSF_TYPE_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_PRIO_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_INTR_ENA_CCM_ZERO_PERIOD_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_LOC_INTR_ENA     VTSS_BIT(3U)
#define VTSS_X_VOP_INTR_ENA_CCM_LOC_INTR_ENA(x)  VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEPID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_INTR_ENA_CCM_UNEXP_MEGID_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_INTR_ENA_CCM_RX_MEL_LOW_INTR_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_SLM_TX_FRM_CNT  t_sz:1 ga:131072, gw:64, ra:36, gc:1089, rc:1  */
#define VTSS_VOP_SLM_TX_FRM_CNT(gi) FA_REG(VTSS_TO_VOP,131072U,gi,64U,0U,36U,1089U,1U)

#define VTSS_F_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SLM_TX_FRM_CNT_SLM_TX_FRM_CNT(x) (x)


/* VOP_BLK_STICKY  t_sz:1 ga:94208, gw:1, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_BLK_STICKY(gi)   FA_REG(VTSS_TO_VOP,94208U,gi,1U,0U,0U,1089U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_BLK_STICKY_TX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_BLK_STICKY_RX_CLIENT_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_BLK_STICKY_TX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_BLK_STICKY_RX_SERVER_BLK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CCM_TX_FCB_CFG  t_sz:1 ga:81920, gw:2, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_CCM_TX_FCB_CFG(gi) FA_REG(VTSS_TO_VOP,81920U,gi,2U,0U,0U,1089U,1U)

#define VTSS_F_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_TX_FCB_CFG_CCM_TX_FCB(x)  (x)


/* VOP_CCM_RX_FCB_CFG  t_sz:1 ga:81920, gw:2, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_CCM_RX_FCB_CFG(gi) FA_REG(VTSS_TO_VOP,81920U,gi,2U,0U,1U,1089U,1U)

#define VTSS_F_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)
#define VTSS_M_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB     0xffffffffU
#define VTSS_X_VOP_CCM_RX_FCB_CFG_CCM_RX_FCB(x)  (x)


/* VOP_CT_OAM_COMMON_ANA  t_sz:1 ga:73728, gw:16, ra:0, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,0U,265U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_ENTRY_VALID_ANA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,22U,7U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA    VTSS_ENCODE_BITMASK(22U,7U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SRC_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,22U,7U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_LOOKUP_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_PDU_HW_ENA_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_VALID_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_OAM_GEN_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_SEL_OAM_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_EXTRACT_QU_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_COSID_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_ANA_CT_IPRIO_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_ANA  t_sz:1 ga:73728, gw:16, ra:1, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,1U,265U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PORT_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_SRV_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_BLOCK_PATH_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PORT_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_SRV_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_ANA_CT_PATH_VOE_RX_INJ_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_ANA  t_sz:1 ga:73728, gw:16, ra:2, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,2U,265U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_OAM_PDU_ANA(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_MEL_HIGH_ANA(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_LM_AS_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_EXTRACT_CAUSE_ANA(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CHK_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_UPD_SEQ_ANA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_PRIO_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_CCM_NONZERO_ENDTLV_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_LBM_ANA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_CCM_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SAM_SEQ_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_ERR_CNT_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_NON_OAM_FWD_ERR_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_ANA_CT_SYNLM_PEER_IDX_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INFO1_ANA  t_sz:1 ga:73728, gw:16, ra:3, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_INFO1_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,3U,265U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PEER_SGL_ANA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_SYNLM_PRIO_CFG_ANA(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_AIS_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_LCK_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_PERIOD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO1_ANA_CT_CSF_TYPE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_ANA  t_sz:1 ga:73728, gw:16, ra:4, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,4U,265U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_PORT_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VLD_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_ANA_CT_IF_STATUS_VALUE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_ANA  t_sz:1 ga:73728, gw:16, ra:5, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,5U,265U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CODEPOINT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_EXTRACT_CAUSE_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_SESSION_SEL_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_CLR_BFD_MISS_CNT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_TX_UPDATE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_BFD_RX_SAMPLE_ENA_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_POLL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_ANA_CT_FINAL_BIT_MPLS_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_ANA  t_sz:1 ga:73728, gw:16, ra:6, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,6U,265U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_VLD_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_SESSION_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_ANA_CT_EXTRACT_CAUSE_L3_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_ANA  t_sz:1 ga:73728, gw:16, ra:7, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,7U,265U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_ANA_CT_OAM_DATA_ANA(x) (x)


/* VOP_CT_OAM_DATA1_ANA  t_sz:1 ga:73728, gw:16, ra:8, gc:265, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_ANA(gi) FA_REG(VTSS_TO_VOP,73728U,gi,16U,0U,8U,265U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_ANA_CT_OAM_DATA1_ANA(x) (x)


/* VOP_CT_OAM_COMMON_REW  t_sz:1 ga:86016, gw:16, ra:0, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,0U,135U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW    VTSS_BIT(29U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_ENTRY_VALID_REW(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,22U,7U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW    VTSS_ENCODE_BITMASK(22U,7U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SRC_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,22U,7U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,16U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW    VTSS_ENCODE_BITMASK(16U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_LOOKUP_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,16U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_PDU_HW_ENA_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW    VTSS_BIT(14U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_VALID_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_OAM_GEN_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW    VTSS_BIT(9U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_SEL_OAM_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_EXTRACT_QU_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_COSID_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_COSID_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_COMMON_REW_CT_IPRIO_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_COMMON1_REW  t_sz:1 ga:86016, gw:16, ra:1, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_COMMON1_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,1U,135U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PORT_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_SRV_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_BLOCK_PATH_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PORT_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_SRV_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_COMMON1_REW_CT_PATH_VOE_RX_INJ_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_INFO_REW  t_sz:1 ga:86016, gw:16, ra:2, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_INFO_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,2U,135U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_ENCODE_BITFIELD(x,27U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW    VTSS_ENCODE_BITMASK(27U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_OAM_PDU_REW(x) VTSS_EXTRACT_BITFIELD(x,27U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_ENCODE_BITFIELD(x,26U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW    VTSS_BIT(26U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_MEL_HIGH_REW(x) VTSS_EXTRACT_BITFIELD(x,26U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,25U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW    VTSS_BIT(25U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_LM_AS_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,25U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_ENCODE_BITFIELD(x,20U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW    VTSS_ENCODE_BITMASK(20U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_EXTRACT_CAUSE_REW(x) VTSS_EXTRACT_BITFIELD(x,20U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,19U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW    VTSS_BIT(19U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CHK_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,19U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW    VTSS_BIT(18U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_UPD_SEQ_REW(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW    VTSS_BIT(17U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,14U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW    VTSS_ENCODE_BITMASK(14U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,14U,3U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW    VTSS_BIT(13U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_PRIO_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW    VTSS_BIT(12U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_CCM_NONZERO_ENDTLV_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW    VTSS_BIT(11U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_LBM_REW(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW    VTSS_BIT(10U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_CCM_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,5U,5U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW    VTSS_ENCODE_BITMASK(5U,5U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SAM_SEQ_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,5U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_ERR_CNT_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_NON_OAM_FWD_ERR_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INFO_REW_CT_SYNLM_PEER_IDX_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_INTO1_REW  t_sz:1 ga:86016, gw:16, ra:3, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_INTO1_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,3U,135U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW    VTSS_BIT(15U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PEER_SGL_REW(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_ENCODE_BITFIELD(x,12U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW    VTSS_ENCODE_BITMASK(12U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_SYNLM_PRIO_CFG_REW(x) VTSS_EXTRACT_BITFIELD(x,12U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,9U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW    VTSS_ENCODE_BITMASK(9U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_AIS_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,9U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW    VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_LCK_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_PERIOD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_INTO1_REW_CT_CSF_TYPE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_CCM_TLV_INFO_REW  t_sz:1 ga:86016, gw:16, ra:4, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_CCM_TLV_INFO_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,4U,135U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW    VTSS_BIT(6U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_PORT_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VLD_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_CCM_TLV_INFO_REW_CT_IF_STATUS_VALUE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_MPLS_INFO_REW  t_sz:1 ga:86016, gw:16, ra:5, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_MPLS_INFO_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,5U,135U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,10U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW    VTSS_ENCODE_BITMASK(10U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CODEPOINT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,10U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,6U,4U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW    VTSS_ENCODE_BITMASK(6U,4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_EXTRACT_CAUSE_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,6U,4U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_SESSION_SEL_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW    VTSS_BIT(4U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_CLR_BFD_MISS_CNT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW    VTSS_BIT(3U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_TX_UPDATE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW    VTSS_BIT(2U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_BFD_RX_SAMPLE_ENA_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW    VTSS_BIT(1U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_POLL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_CT_OAM_MPLS_INFO_REW_CT_FINAL_BIT_MPLS_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CT_OAM_L3_INFO_REW  t_sz:1 ga:86016, gw:16, ra:6, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_L3_INFO_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,6U,135U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW    VTSS_BIT(5U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_VLD_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_SESSION_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_VOP_CT_OAM_L3_INFO_REW_CT_EXTRACT_CAUSE_L3_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* VOP_CT_OAM_DATA_REW  t_sz:1 ga:86016, gw:16, ra:7, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_DATA_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,7U,135U,1U)

#define VTSS_F_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA_REW_CT_OAM_DATA_REW(x) (x)


/* VOP_CT_OAM_DATA1_REW  t_sz:1 ga:86016, gw:16, ra:8, gc:135, rc:1  */
#define VTSS_VOP_CT_OAM_DATA1_REW(gi) FA_REG(VTSS_TO_VOP,86016U,gi,16U,0U,8U,135U,1U)

#define VTSS_F_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)
#define VTSS_M_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW    0xffffffffU
#define VTSS_X_VOP_CT_OAM_DATA1_REW_CT_OAM_DATA1_REW(x) (x)


/* VOP_LBR_CRC_ERR_CNT  t_sz:1 ga:96256, gw:1, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_LBR_CRC_ERR_CNT(gi) FA_REG(VTSS_TO_VOP,96256U,gi,1U,0U,0U,1089U,1U)

#define VTSS_F_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)
#define VTSS_M_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT    0xffffffffU
#define VTSS_X_VOP_LBR_CRC_ERR_CNT_LBR_CRC_ERR_CNT(x) (x)


/* VOP_COSID_MAP_TABLE_ANA  t_sz:1 ga:71680, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_ANA(gi) FA_REG(VTSS_TO_VOP,71680U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_ANA_COSID_MAP_TABLE_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_ANA  t_sz:1 ga:71680, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_ANA(gi) FA_REG(VTSS_TO_VOP,71680U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COSID_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_COLOR_SRC_SEL_ANA(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_ANA_CNT_YELLOW_ANA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_COSID_MAP_TABLE_REW  t_sz:1 ga:79872, gw:2, ra:0, gc:1024, rc:1  */
#define VTSS_VOP_COSID_MAP_TABLE_REW(gi) FA_REG(VTSS_TO_VOP,79872U,gi,2U,0U,0U,1024U,1U)

#define VTSS_F_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_ENCODE_BITFIELD(x,0U,24U)
#define VTSS_M_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW    VTSS_ENCODE_BITMASK(0U,24U)
#define VTSS_X_VOP_COSID_MAP_TABLE_REW_COSID_MAP_TABLE_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,24U)

/* VOP_COSID_MAP_CFG_REW  t_sz:1 ga:79872, gw:2, ra:1, gc:1024, rc:1  */
#define VTSS_VOP_COSID_MAP_CFG_REW(gi) FA_REG(VTSS_TO_VOP,79872U,gi,2U,0U,1U,1024U,1U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,3U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW    VTSS_ENCODE_BITMASK(3U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COSID_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,3U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_COLOR_SRC_SEL_REW(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW    VTSS_BIT(0U)
#define VTSS_X_VOP_COSID_MAP_CFG_REW_CNT_YELLOW_REW(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_PORT_RX_COSID_MAP  t_sz:1 ga:70144, gw:4, ra:0, gc:65, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP(gi) FA_REG(VTSS_TO_VOP,70144U,gi,4U,0U,0U,65U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP_PORT_RX_COSID_MAP(x) (x)


/* VOP_PORT_RX_COSID_MAP1  t_sz:1 ga:70144, gw:4, ra:1, gc:65, rc:1  */
#define VTSS_VOP_PORT_RX_COSID_MAP1(gi) FA_REG(VTSS_TO_VOP,70144U,gi,4U,0U,1U,65U,1U)

#define VTSS_F_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_RX_COSID_MAP1_PORT_RX_COSID_MAP1(x) (x)


/* VOP_PORT_TX_COSID_MAP  t_sz:1 ga:70144, gw:4, ra:2, gc:65, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP(gi) FA_REG(VTSS_TO_VOP,70144U,gi,4U,0U,2U,65U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP_PORT_TX_COSID_MAP(x) (x)


/* VOP_PORT_TX_COSID_MAP1  t_sz:1 ga:70144, gw:4, ra:3, gc:65, rc:1  */
#define VTSS_VOP_PORT_TX_COSID_MAP1(gi) FA_REG(VTSS_TO_VOP,70144U,gi,4U,0U,3U,65U,1U)

#define VTSS_F_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)
#define VTSS_M_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1    0xffffffffU
#define VTSS_X_VOP_PORT_TX_COSID_MAP1_PORT_TX_COSID_MAP1(x) (x)


/* VOP_SAM_LBM_TX_TRANSID  t_sz:1 ga:90112, gw:64, ra:0, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBM_TX_TRANSID(gi,ri) FA_REG(VTSS_TO_VOP,90112U,gi,64U,ri,0U,32U,7U)

#define VTSS_F_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBM_TX_TRANSID_SAM_LBM_TX_TRANSID(x) (x)


/* VOP_SAM_LBR_TX_FRM_CNT  t_sz:1 ga:90112, gw:64, ra:7, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_TX_FRM_CNT(gi,ri) FA_REG(VTSS_TO_VOP,90112U,gi,64U,ri,7U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_TX_FRM_CNT_SAM_LBR_TX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_FRM_CNT  t_sz:1 ga:90112, gw:64, ra:14, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_FRM_CNT(gi,ri) FA_REG(VTSS_TO_VOP,90112U,gi,64U,ri,14U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_FRM_CNT_SAM_LBR_RX_FRM_CNT(x) (x)


/* VOP_SAM_LBR_RX_TRANSID  t_sz:1 ga:90112, gw:64, ra:21, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID(gi,ri) FA_REG(VTSS_TO_VOP,90112U,gi,64U,ri,21U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID    0xffffffffU
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_SAM_LBR_RX_TRANSID(x) (x)


/* VOP_SAM_LBR_RX_TRANSID_ERR_CNT  t_sz:1 ga:90112, gw:64, ra:28, gc:32, rc:7  */
#define VTSS_VOP_SAM_LBR_RX_TRANSID_ERR_CNT(gi,ri) FA_REG(VTSS_TO_VOP,90112U,gi,64U,ri,28U,32U,7U)

#define VTSS_F_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_SAM_LBR_RX_TRANSID_ERR_CNT_SAM_LBR_RX_TRANSID_ERR_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_RAM_INIT  t_sz:1 ga:69794, gw:1, ra:0, gc:1, rc:1  */
#define VTSS_VOP_RAM_INIT         FA_REG(VTSS_TO_VOP,69794U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_INIT(x)          VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_INIT             VTSS_BIT(1U)
#define VTSS_X_VOP_RAM_INIT_RAM_INIT(x)          VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_RAM_INIT_RAM_CFG_HOOK         VTSS_BIT(0U)
#define VTSS_X_VOP_RAM_INIT_RAM_CFG_HOOK(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_CM_ADDR  t_sz:1 ga:69795, gw:4, ra:0, gc:1, rc:1  */
#define VTSS_VOP_CM_ADDR          FA_REG(VTSS_TO_VOP,69795U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_VOP_CM_ADDR_CM_ADDR(x)            (x)
#define VTSS_M_VOP_CM_ADDR_CM_ADDR               0xffffffffU
#define VTSS_X_VOP_CM_ADDR_CM_ADDR(x)            (x)


/* VOP_CM_DATA_WR  t_sz:1 ga:69795, gw:4, ra:1, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_WR       FA_REG(VTSS_TO_VOP,69795U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)
#define VTSS_M_VOP_CM_DATA_WR_CM_DATA_WR         0xffffffffU
#define VTSS_X_VOP_CM_DATA_WR_CM_DATA_WR(x)      (x)


/* VOP_CM_DATA_RD  t_sz:1 ga:69795, gw:4, ra:2, gc:1, rc:1  */
#define VTSS_VOP_CM_DATA_RD       FA_REG(VTSS_TO_VOP,69795U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)
#define VTSS_M_VOP_CM_DATA_RD_CM_DATA_RD         0xffffffffU
#define VTSS_X_VOP_CM_DATA_RD_CM_DATA_RD(x)      (x)


/* VOP_CM_OP  t_sz:1 ga:69795, gw:4, ra:3, gc:1, rc:1  */
#define VTSS_VOP_CM_OP            FA_REG(VTSS_TO_VOP,69795U,0U,0U,0U,3U,1U,1U)

#define VTSS_F_VOP_CM_OP_CM_OP(x)                VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_VOP_CM_OP_CM_OP                   VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_VOP_CM_OP_CM_OP(x)                VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* VOP_L3_VOE_COMMON_CFG  t_sz:1 ga:0, gw:64, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,0U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_CTRL_L3  t_sz:1 ga:0, gw:64, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_CTRL_L3(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,1U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_IP_VERSION     VTSS_BIT(2U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_IP_VERSION(x)  VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_MAC_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_VOE_CTRL_L3_VOE_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_VOE_MAC_CFG  t_sz:1 ga:0, gw:64, ra:2, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,2U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)
#define VTSS_M_VOP_L3_VOE_MAC_CFG_VOE_MAC        0xffffffffU
#define VTSS_X_VOP_L3_VOE_MAC_CFG_VOE_MAC(x)     (x)


/* VOP_L3_VOE_MAC_CFG1  t_sz:1 ga:0, gw:64, ra:3, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_MAC_CFG1(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,3U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_VOE_MAC_CFG1_VOE_MAC1      VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_VOE_MAC_CFG1_VOE_MAC1(x)   VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_VOE_IP_CFG  t_sz:1 ga:0, gw:64, ra:4, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,4U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG_VOE_IP          0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG_VOE_IP(x)       (x)


/* VOP_L3_VOE_IP_CFG1  t_sz:1 ga:0, gw:64, ra:5, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG1(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,5U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG1_VOE_IP1        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG1_VOE_IP1(x)     (x)


/* VOP_L3_VOE_IP_CFG2  t_sz:1 ga:0, gw:64, ra:6, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG2(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,6U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG2_VOE_IP2        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG2_VOE_IP2(x)     (x)


/* VOP_L3_VOE_IP_CFG3  t_sz:1 ga:0, gw:64, ra:7, gc:1089, rc:1  */
#define VTSS_VOP_L3_VOE_IP_CFG3(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,7U,1089U,1U)

#define VTSS_F_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)
#define VTSS_M_VOP_L3_VOE_IP_CFG3_VOE_IP3        0xffffffffU
#define VTSS_X_VOP_L3_VOE_IP_CFG3_VOE_IP3(x)     (x)


/* VOP_L3_PEER_IP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:8, gc:1089, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,8U,1089U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG_PEER_IP(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:11, gc:1089, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG1(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,11U,1089U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG1_PEER_IP1(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG2  t_sz:1 ga:0, gw:64, ra:14, gc:1089, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG2(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,14U,1089U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG2_PEER_IP2(x) (x)


/* VOP_L3_PEER_IP_SESSION_CFG3  t_sz:1 ga:0, gw:64, ra:17, gc:1089, rc:3  */
#define VTSS_VOP_L3_PEER_IP_SESSION_CFG3(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,17U,1089U,3U)

#define VTSS_F_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)
#define VTSS_M_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3    0xffffffffU
#define VTSS_X_VOP_L3_PEER_IP_SESSION_CFG3_PEER_IP3(x) (x)


/* VOP_L3_UDP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:20, gc:1089, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,20U,1089U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,2U,16U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_UDP_PORT    VTSS_ENCODE_BITMASK(2U,16U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,2U,16U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_SESSION_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_SESSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_UDP_SESSION_CFG_PEER_IP_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TCP_CFG  t_sz:1 ga:0, gw:64, ra:23, gc:1089, rc:1  */
#define VTSS_VOP_L3_TCP_CFG(gi)   FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,23U,1089U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TCP_CFG_TCP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_CFG  t_sz:1 ga:0, gw:64, ra:24, gc:1089, rc:1  */
#define VTSS_VOP_L3_TWAMP_CFG(gi) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,0U,24U,1089U,1U)

#define VTSS_F_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_ENCODE_BITFIELD(x,0U,16U)
#define VTSS_M_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE    VTSS_ENCODE_BITMASK(0U,16U)
#define VTSS_X_VOP_L3_TWAMP_CFG_TWAMP_ERROR_ESTIMATE(x) VTSS_EXTRACT_BITFIELD(x,0U,16U)

/* VOP_L3_TWAMP_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:25, gc:1089, rc:3  */
#define VTSS_VOP_L3_TWAMP_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,25U,1089U,3U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MODE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_SEQ_NUM_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_LOOPBACK_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_TWAMP_SESSION_CFG_TWAMP_MULT_RX_CHK_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG  t_sz:1 ga:0, gw:64, ra:28, gc:1089, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,28U,1089U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_ENCODE_BITFIELD(x,29U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA    VTSS_BIT(29U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ES0_ISDX_ENA(x) VTSS_EXTRACT_BITFIELD(x,29U,1U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_ENCODE_BITFIELD(x,17U,12U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX    VTSS_ENCODE_BITMASK(17U,12U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_ISDX(x) VTSS_EXTRACT_BITFIELD(x,17U,12U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_ENCODE_BITFIELD(x,1U,16U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT    VTSS_ENCODE_BITMASK(1U,16U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_LB_UDP_PORT(x) VTSS_EXTRACT_BITFIELD(x,1U,16U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG_CLEAR_DP_ON_LOOP(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_LOOPBACK_SESSION_CFG1  t_sz:1 ga:0, gw:64, ra:31, gc:1089, rc:3  */
#define VTSS_VOP_L3_LOOPBACK_SESSION_CFG1(gi,ri) FA_REG(VTSS_TO_VOP_L3,0U,gi,64U,ri,31U,1089U,3U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_ENCODE_BITFIELD(x,9U,8U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL    VTSS_ENCODE_BITMASK(9U,8U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_TTL(x) VTSS_EXTRACT_BITFIELD(x,9U,8U)

#define VTSS_F_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_VOP_L3_LOOPBACK_SESSION_CFG1_LB_RLEG(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* VOP_L3_TCP_RX_CNT  t_sz:1 ga:131072, gw:32, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_L3_TCP_RX_CNT(gi) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,0U,0U,1089U,1U)

#define VTSS_F_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_RX_CNT_TCP_RX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_RX_CNT_TCP_RX_CNT(x)   (x)


/* VOP_L3_TCP_TX_CNT  t_sz:1 ga:131072, gw:32, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_L3_TCP_TX_CNT(gi) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,0U,1U,1089U,1U)

#define VTSS_F_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)
#define VTSS_M_VOP_L3_TCP_TX_CNT_TCP_TX_CNT      0xffffffffU
#define VTSS_X_VOP_L3_TCP_TX_CNT_TCP_TX_CNT(x)   (x)


/* VOP_L3_UDP_SESSION_RX_CNT  t_sz:1 ga:131072, gw:32, ra:2, gc:1089, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_RX_CNT(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,2U,1089U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_RX_CNT_UDP_SESSION_RX_CNT(x) (x)


/* VOP_L3_UDP_SESSION_TX_CNT  t_sz:1 ga:131072, gw:32, ra:5, gc:1089, rc:3  */
#define VTSS_VOP_L3_UDP_SESSION_TX_CNT(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,5U,1089U,3U)

#define VTSS_F_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)
#define VTSS_M_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT    0xffffffffU
#define VTSS_X_VOP_L3_UDP_SESSION_TX_CNT_UDP_SESSION_TX_CNT(x) (x)


/* VOP_L3_INTR_STICKY_L3  t_sz:1 ga:131072, gw:32, ra:8, gc:1089, rc:1  */
#define VTSS_VOP_L3_INTR_STICKY_L3(gi) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,0U,8U,1089U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_UNKNOWN_SESSION_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_MAC_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_L3_VOE_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_L3  t_sz:1 ga:131072, gw:32, ra:9, gc:1089, rc:1  */
#define VTSS_VOP_L3_INTR_ENA_L3(gi) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,0U,9U,1089U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_UNKNOWN_SESSION_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_MAC_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_L3_VOE_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_L3  t_sz:1 ga:131072, gw:32, ra:10, gc:1089, rc:1  */
#define VTSS_VOP_L3_EXTRACT_L3(gi) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,0U,10U,1089U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE    VTSS_BIT(9U)
#define VTSS_X_VOP_L3_EXTRACT_L3_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_ENCODE_BITFIELD(x,6U,3U)
#define VTSS_M_VOP_L3_EXTRACT_L3_HMO_SLOT        VTSS_ENCODE_BITMASK(6U,3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_HMO_SLOT(x)     VTSS_EXTRACT_BITFIELD(x,6U,3U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_L3_UNKNOWN_SESSION_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_MAC_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_L3_VOE_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_STICKY_SESSION_L3  t_sz:1 ga:131072, gw:32, ra:11, gc:1089, rc:3  */
#define VTSS_VOP_L3_INTR_STICKY_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,11U,1089U,3U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_PEER_IP_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_MULT_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_STICKY_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_INTR_ENA_SESSION_L3  t_sz:1 ga:131072, gw:32, ra:14, gc:1089, rc:3  */
#define VTSS_VOP_L3_INTR_ENA_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,14U,1089U,3U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_PEER_IP_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_MULT_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_INTR_ENA_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_EXTRACT_SESSION_L3  t_sz:1 ga:131072, gw:32, ra:17, gc:1089, rc:3  */
#define VTSS_VOP_L3_EXTRACT_SESSION_L3(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,17U,1089U,3U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_PEER_IP_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR    VTSS_BIT(5U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_EXTR(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_RX_NXT_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_MULT_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_L3_EXTRACT_SESSION_L3_TWAMP_SEQ_NUM_RX_ERR_HMO_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_L3_TWAMP_RX_SEQ_NUM  t_sz:1 ga:131072, gw:32, ra:20, gc:1089, rc:3  */
#define VTSS_VOP_L3_TWAMP_RX_SEQ_NUM(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,20U,1089U,3U)

#define VTSS_F_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_RX_SEQ_NUM_TWAMP_RX_SEQ_NUM(x) (x)


/* VOP_L3_TWAMP_TX_SEQ_NUM  t_sz:1 ga:131072, gw:32, ra:23, gc:1089, rc:3  */
#define VTSS_VOP_L3_TWAMP_TX_SEQ_NUM(gi,ri) FA_REG(VTSS_TO_VOP_L3,131072U,gi,32U,ri,23U,1089U,3U)

#define VTSS_F_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)
#define VTSS_M_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM    0xffffffffU
#define VTSS_X_VOP_L3_TWAMP_TX_SEQ_NUM_TWAMP_TX_SEQ_NUM(x) (x)


/* VOP_MPLS_VOE_COMMON_CFG  t_sz:1 ga:65536, gw:16, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_VOE_COMMON_CFG(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,0U,1089U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_UPMEP_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_VOE_IS_PATH(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOE_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_ENCODE_BITFIELD(x,1U,10U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID    VTSS_ENCODE_BITMASK(1U,10U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_PATH_VOEID(x) VTSS_EXTRACT_BITFIELD(x,1U,10U)

#define VTSS_F_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_VOE_COMMON_CFG_ESDX_CNT_CTRL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPU_COPY_CTRL_MPLS  t_sz:1 ga:65536, gw:16, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_CPU_COPY_CTRL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,1U,1089U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_GENERIC_COPY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_UNK_CPT_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CC_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPU_COPY_CTRL_MPLS_BFD_CV_CPU_COPY_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_HW_CTRL_MPLS  t_sz:1 ga:65536, gw:16, ra:2, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_OAM_HW_CTRL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,2U,1089U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_HW_CTRL_MPLS_BFD_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_SEL_MPLS  t_sz:1 ga:65536, gw:16, ra:3, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_SEL_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,3U,1089U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_GENERIC_CPT_CNT_SEL_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_UNK_CPT_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CC_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_SEL_MPLS_BFD_CV_CNT_SEL_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_OAM_CNT_DATA_MPLS  t_sz:1 ga:65536, gw:16, ra:4, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_OAM_CNT_DATA_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,4U,1089U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_GENERIC_CPT_CNT_DATA_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_UNK_CPT_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CC_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_OAM_CNT_DATA_MPLS_BFD_CV_CNT_DATA_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CONFIG  t_sz:1 ga:65536, gw:16, ra:5, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CONFIG(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,5U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_ENCODE_BITFIELD(x,23U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA    VTSS_BIT(23U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_IP_BFD_ENA(x) VTSS_EXTRACT_BITFIELD(x,23U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_ENCODE_BITFIELD(x,22U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428    VTSS_BIT(22U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_RFC6428(x) VTSS_EXTRACT_BITFIELD(x,22U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_ENCODE_BITFIELD(x,19U,3U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD    VTSS_ENCODE_BITMASK(19U,3U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_SCAN_PERIOD(x) VTSS_EXTRACT_BITFIELD(x,19U,3U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_ENCODE_BITFIELD(x,18U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA    VTSS_BIT(18U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_SAMPLE_ENA(x) VTSS_EXTRACT_BITFIELD(x,18U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_ENCODE_BITFIELD(x,17U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA    VTSS_BIT(17U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_TX_UPDATE_ENA(x) VTSS_EXTRACT_BITFIELD(x,17U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_ENCODE_BITFIELD(x,16U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA    VTSS_BIT(16U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_COORDINATED_MODE_ENA(x) VTSS_EXTRACT_BITFIELD(x,16U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA    VTSS_BIT(15U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CC_ENA(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_ENCODE_BITFIELD(x,14U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA    VTSS_BIT(14U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_CV_ENA(x) VTSS_EXTRACT_BITFIELD(x,14U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_ENCODE_BITFIELD(x,13U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA    VTSS_BIT(13U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_VERSION_ENA(x) VTSS_EXTRACT_BITFIELD(x,13U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_ENCODE_BITFIELD(x,12U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA    VTSS_BIT(12U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_MIN_LEN_ENA(x) VTSS_EXTRACT_BITFIELD(x,12U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_ENCODE_BITFIELD(x,11U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA    VTSS_BIT(11U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_DISCR_ENA(x) VTSS_EXTRACT_BITFIELD(x,11U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_RX_VERIFY_FLAGS_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CC_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_CV_AUTH_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_CONFIG_BFD_MAX_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_LOCAL_DISCR_SRC  t_sz:1 ga:65536, gw:16, ra:6, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SRC(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,6U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SRC_BFD_LOCAL_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SRC  t_sz:1 ga:65536, gw:16, ra:7, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SRC(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,7U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SRC_BFD_REMOTE_DISCR_SRC(x) (x)


/* VOP_MPLS_BFD_LOCAL_DISCR_SINK  t_sz:1 ga:65536, gw:16, ra:8, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_LOCAL_DISCR_SINK(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,8U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_LOCAL_DISCR_SINK_BFD_LOCAL_DISCR_SINK(x) (x)


/* VOP_MPLS_BFD_REMOTE_DISCR_SINK  t_sz:1 ga:65536, gw:16, ra:9, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_REMOTE_DISCR_SINK(gi) FA_REG(VTSS_TO_VOP_MPLS,65536U,gi,16U,0U,9U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)
#define VTSS_M_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_REMOTE_DISCR_SINK_BFD_REMOTE_DISCR_SINK(x) (x)


/* VOP_MPLS_RX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:0, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,0U,1089U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_SEL_OAM_MPLS_RX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:1, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,1U,1089U,1U)

#define VTSS_F_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_RX_CNT_NON_SEL_OAM_MPLS_RX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:2, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,2U,1089U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_SEL_OAM_MPLS_TX_CNT_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS  t_sz:1 ga:0, gw:32, ra:3, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,3U,1089U,1U)

#define VTSS_F_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)
#define VTSS_M_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS    0xffffffffU
#define VTSS_X_VOP_MPLS_TX_CNT_NON_SEL_OAM_MPLS_TX_CNT_NON_SEL_OAM_MPLS(x) (x)


/* VOP_MPLS_BFD_SRC_INFO  t_sz:1 ga:0, gw:32, ra:4, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_SRC_INFO(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,4U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_STATE_SRC(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DIAG_SRC(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_LOCAL_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SRC_INFO_BFD_REMOTE_DM_SRC(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_SINK_INFO  t_sz:1 ga:0, gw:32, ra:5, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_SINK_INFO(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,5U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,28U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK    VTSS_ENCODE_BITMASK(28U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,28U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_ENCODE_BITFIELD(x,26U,2U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK    VTSS_ENCODE_BITMASK(26U,2U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_STATE_SINK(x) VTSS_EXTRACT_BITFIELD(x,26U,2U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,21U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK    VTSS_ENCODE_BITMASK(21U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,21U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_ENCODE_BITFIELD(x,16U,5U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK    VTSS_ENCODE_BITMASK(16U,5U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DIAG_SINK(x) VTSS_EXTRACT_BITFIELD(x,16U,5U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,8U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK    VTSS_ENCODE_BITMASK(8U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_LOCAL_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,8U,8U)

#define VTSS_F_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK    VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_VOP_MPLS_BFD_SINK_INFO_BFD_REMOTE_DM_SINK(x) VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* VOP_MPLS_BFD_STAT  t_sz:1 ga:0, gw:32, ra:6, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_STAT(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,6U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,9U)
#define VTSS_M_VOP_MPLS_BFD_STAT_BFD_MISS_CNT    VTSS_ENCODE_BITMASK(0U,9U)
#define VTSS_X_VOP_MPLS_BFD_STAT_BFD_MISS_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,9U)

/* VOP_MPLS_BFD_RX_LAST  t_sz:1 ga:0, gw:32, ra:7, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_LAST(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,7U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_LAST_BFD_LOC_DEFECT(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:8, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_INTR_STICKY_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,8U,1089U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_LOC_CHANGE_STICKY(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SRC_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DM_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_STATE_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_DIAG_CHANGE_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_P_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_STICKY_MPLS_BFD_RX_F_SET_SINK_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_INTR_ENA_MPLS  t_sz:1 ga:0, gw:32, ra:9, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_INTR_ENA_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,9U,1089U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,10U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA    VTSS_BIT(10U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_LOC_CHANGE_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,10U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SRC_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DM_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_STATE_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_DIAG_CHANGE_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_P_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_INTR_ENA_MPLS_BFD_RX_F_SET_SINK_INT_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_CPT_RX_STICKY_MPLS  t_sz:1 ga:0, gw:32, ra:10, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_CPT_RX_STICKY_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,10U,1089U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_ENCODE_BITFIELD(x,3U,16U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK    VTSS_ENCODE_BITMASK(3U,16U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_GENERIC_CPT_RX_STICKY_MASK(x) VTSS_EXTRACT_BITFIELD(x,3U,16U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_UNK_CPT_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CC_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_CPT_RX_STICKY_MPLS_BFD_CV_RX_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_PDU_EXTRACT_MPLS  t_sz:1 ga:0, gw:32, ra:11, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_PDU_EXTRACT_MPLS(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,11U,1089U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CC_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_CV_RX_NEXT_GOOD_EXTR(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_EXTRACT_HIT_ME_ONCE(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_PARAM_CHANGE_EXTR(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_P_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_F_SET_EXTR(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_RX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_PDU_EXTRACT_MPLS_BFD_TX_ERR_EXTR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_RX_STICKY  t_sz:1 ga:0, gw:32, ra:12, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_RX_STICKY(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,12U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY    VTSS_BIT(9U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_VERSION_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY    VTSS_BIT(8U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MIN_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,7U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY    VTSS_BIT(7U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MAX_LEN_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,7U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,6U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY    VTSS_BIT(6U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_DM_ZERO_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,6U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,5U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY    VTSS_BIT(5U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_M_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,5U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY    VTSS_BIT(4U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_MY_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY    VTSS_BIT(3U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_YOUR_DISCR_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY    VTSS_BIT(2U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_AUTH_MISMATCH_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY    VTSS_BIT(1U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_D_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_RX_STICKY_P_AND_F_BIT_SET_ERR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_TX_STICKY  t_sz:1 ga:0, gw:32, ra:13, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_TX_STICKY(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,13U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH    VTSS_BIT(0U)
#define VTSS_X_VOP_MPLS_BFD_TX_STICKY_TX_MY_DISCR_MISMATCH(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* VOP_MPLS_BFD_CC_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:14, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_TX_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,14U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_TX_CNT_REG_BFD_CC_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CV_TX_CNT_REG  t_sz:1 ga:0, gw:32, ra:15, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_TX_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,15U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_TX_CNT_REG_BFD_CV_TX_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:16, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,16U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_VLD_CNT_REG_BFD_CC_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_VLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:17, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,17U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_VLD_CNT_REG_BFD_CV_RX_VLD_CNT(x) (x)


/* VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:18, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,18U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CC_RX_INVLD_CNT_REG_BFD_CC_RX_INVLD_CNT(x) (x)


/* VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG  t_sz:1 ga:0, gw:32, ra:19, gc:1089, rc:1  */
#define VTSS_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG(gi) FA_REG(VTSS_TO_VOP_MPLS,0U,gi,32U,0U,19U,1089U,1U)

#define VTSS_F_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)
#define VTSS_M_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT    0xffffffffU
#define VTSS_X_VOP_MPLS_BFD_CV_RX_INVLD_CNT_REG_BFD_CV_RX_INVLD_CNT(x) (x)


/* XQS_STAT_CNT_CFG  t_sz:1 ga:1692, gw:218, ra:0, gc:1, rc:1  */
#define VTSS_XQS_STAT_CNT_CFG     FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,0U,1U,1U)

#define VTSS_F_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS    VTSS_BIT(0U)
#define VTSS_X_XQS_STAT_CNT_CFG_DROP_COUNT_EGRESS(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_MAP_CFG_CFG  t_sz:1 ga:1692, gw:218, ra:1, gc:1, rc:1  */
#define VTSS_XQS_MAP_CFG_CFG      FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,1U,1U,1U)

#define VTSS_F_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)
#define VTSS_M_XQS_MAP_CFG_CFG_MAP_CFG_CFG       0xffffffffU
#define VTSS_X_XQS_MAP_CFG_CFG_MAP_CFG_CFG(x)    (x)


/* XQS_FWD_CTRL  t_sz:1 ga:1692, gw:218, ra:2, gc:1, rc:1  */
#define VTSS_XQS_FWD_CTRL         FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,2U,1U,1U)

#define VTSS_F_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_XQS_FWD_CTRL_FWD_IDLE_CNT         VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_XQS_FWD_CTRL_FWD_IDLE_CNT(x)      VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_ENCODE_BITFIELD(x,0U,5U)
#define VTSS_M_XQS_FWD_CTRL_FWD_SLOWDOWN_WM      VTSS_ENCODE_BITMASK(0U,5U)
#define VTSS_X_XQS_FWD_CTRL_FWD_SLOWDOWN_WM(x)   VTSS_EXTRACT_BITFIELD(x,0U,5U)

/* XQS_FWD_DROP_EVENTS  t_sz:1 ga:1692, gw:218, ra:3, gc:1, rc:70  */
#define VTSS_XQS_FWD_DROP_EVENTS(ri) FA_REG(VTSS_TO_XQS,1692U,0U,0U,ri,3U,1U,70U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY    VTSS_BIT(4U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_NORM_STICKY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY    VTSS_BIT(3U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_CPU_STICKY(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY    VTSS_BIT(2U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_LEARN_STICKY(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY    VTSS_BIT(1U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_MIRR_STICKY(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY    VTSS_BIT(0U)
#define VTSS_X_XQS_FWD_DROP_EVENTS_FWD_DROP_QMAP_STICKY(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_FWD_STAT_CNT  t_sz:1 ga:1692, gw:218, ra:73, gc:1, rc:5  */
#define VTSS_XQS_FWD_STAT_CNT(ri) FA_REG(VTSS_TO_XQS,1692U,0U,0U,ri,73U,1U,5U)

#define VTSS_F_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)
#define VTSS_M_XQS_FWD_STAT_CNT_FWD_STAT_CNT     0xffffffffU
#define VTSS_X_XQS_FWD_STAT_CNT_FWD_STAT_CNT(x)  (x)


/* XQS_FWD_CPU_DROP_CNT  t_sz:1 ga:1692, gw:218, ra:78, gc:1, rc:1  */
#define VTSS_XQS_FWD_CPU_DROP_CNT FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,78U,1U,1U)

#define VTSS_F_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)
#define VTSS_M_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT    0xffffffffU
#define VTSS_X_XQS_FWD_CPU_DROP_CNT_FWD_CPU_DROP_CNT(x) (x)


/* XQS_FWD_CT_CFG  t_sz:1 ga:1692, gw:218, ra:79, gc:1, rc:65  */
#define VTSS_XQS_FWD_CT_CFG(ri)   FA_REG(VTSS_TO_XQS,1692U,0U,0U,ri,79U,1U,65U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_ENCODE_BITFIELD(x,18U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ISP         VTSS_ENCODE_BITMASK(18U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ISP(x)      VTSS_EXTRACT_BITFIELD(x,18U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_ENCODE_BITFIELD(x,15U,3U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ESP         VTSS_ENCODE_BITMASK(15U,3U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ESP(x)      VTSS_EXTRACT_BITFIELD(x,15U,3U)

#define VTSS_F_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_ENCODE_BITFIELD(x,7U,8U)
#define VTSS_M_XQS_FWD_CT_CFG_FWD_CT_ENA         VTSS_ENCODE_BITMASK(7U,8U)
#define VTSS_X_XQS_FWD_CT_CFG_FWD_CT_ENA(x)      VTSS_EXTRACT_BITFIELD(x,7U,8U)

#define VTSS_F_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_XQS_FWD_CT_CFG_PREALLOC_CT_LEN    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_XQS_FWD_CT_CFG_PREALLOC_CT_LEN(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* XQS_QMAP_PORT_MODE  t_sz:1 ga:1692, gw:218, ra:144, gc:1, rc:70  */
#define VTSS_XQS_QMAP_PORT_MODE(ri) FA_REG(VTSS_TO_XQS,1692U,0U,0U,ri,144U,1U,70U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_ENCODE_BITFIELD(x,2U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE    VTSS_ENCODE_BITMASK(2U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_SERVICE(x) VTSS_EXTRACT_BITFIELD(x,2U,2U)

#define VTSS_F_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_PORT_MODE_QMAP_MODE_NONSERVICE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_EACL  t_sz:1 ga:1692, gw:218, ra:214, gc:1, rc:1  */
#define VTSS_XQS_QMAP_EACL        FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,214U,1U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_ENCODE_BITFIELD(x,9U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_REW     VTSS_BIT(9U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_REW(x)  VTSS_EXTRACT_BITFIELD(x,9U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_ENCODE_BITFIELD(x,8U,1U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_REMARK_YELLOW    VTSS_BIT(8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_REMARK_YELLOW(x) VTSS_EXTRACT_BITFIELD(x,8U,1U)

#define VTSS_F_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_QMAP_EACL_QMAP_CPU_SEL        VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_QMAP_EACL_QMAP_CPU_SEL(x)     VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_STAT_CFG  t_sz:1 ga:1692, gw:218, ra:215, gc:1, rc:1  */
#define VTSS_XQS_STAT_CFG         FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,215U,1U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_ENCODE_BITFIELD(x,18U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_CLEAR_SHOT      VTSS_ENCODE_BITMASK(18U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_CLEAR_SHOT(x)   VTSS_EXTRACT_BITFIELD(x,18U,4U)

#define VTSS_F_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_ENCODE_BITFIELD(x,5U,13U)
#define VTSS_M_XQS_STAT_CFG_STAT_VIEW            VTSS_ENCODE_BITMASK(5U,13U)
#define VTSS_X_XQS_STAT_CFG_STAT_VIEW(x)         VTSS_EXTRACT_BITFIELD(x,5U,13U)

#define VTSS_F_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_ENCODE_BITFIELD(x,4U,1U)
#define VTSS_M_XQS_STAT_CFG_STAT_SRV_PKT_ONLY    VTSS_BIT(4U)
#define VTSS_X_XQS_STAT_CFG_STAT_SRV_PKT_ONLY(x) VTSS_EXTRACT_BITFIELD(x,4U,1U)

#define VTSS_F_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_ENCODE_BITFIELD(x,0U,4U)
#define VTSS_M_XQS_STAT_CFG_STAT_WRAP_DIS        VTSS_ENCODE_BITMASK(0U,4U)
#define VTSS_X_XQS_STAT_CFG_STAT_WRAP_DIS(x)     VTSS_EXTRACT_BITFIELD(x,0U,4U)

/* XQS_MIRROR_CFG  t_sz:1 ga:1692, gw:218, ra:216, gc:1, rc:1  */
#define VTSS_XQS_MIRROR_CFG       FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,216U,1U,1U)

#define VTSS_F_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_MIRROR_CFG_MIRROR_DISCARDS    VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_MIRROR_CFG_MIRROR_DISCARDS(x) VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_CPUQ_DISCARD  t_sz:1 ga:1692, gw:218, ra:217, gc:1, rc:1  */
#define VTSS_XQS_CPUQ_DISCARD     FA_REG(VTSS_TO_XQS,1692U,0U,0U,0U,217U,1U,1U)

#define VTSS_F_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_ENCODE_BITFIELD(x,0U,8U)
#define VTSS_M_XQS_CPUQ_DISCARD_CPUQ_DISCARD     VTSS_ENCODE_BITMASK(0U,8U)
#define VTSS_X_XQS_CPUQ_DISCARD_CPUQ_DISCARD(x)  VTSS_EXTRACT_BITFIELD(x,0U,8U)

/* XQS_QMAP_VPORT_TBL  t_sz:1 ga:1024, gw:128, ra:0, gc:4, rc:70  */
#define VTSS_XQS_QMAP_VPORT_TBL(gi,ri) FA_REG(VTSS_TO_XQS,1024U,gi,128U,ri,0U,4U,70U)

#define VTSS_F_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_XQS_QMAP_VPORT_TBL_QMAP_VPORT_VAL(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* XQS_QMAP_SE_TBL  t_sz:1 ga:1680, gw:2, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_SE_TBL(gi)  FA_REG(VTSS_TO_XQS,1680U,gi,2U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_XQS_QMAP_SE_TBL_QMAP_SE_VAL       VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_XQS_QMAP_SE_TBL_QMAP_SE_VAL(x)    VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* XQS_QMAP_CT_ESP  t_sz:1 ga:1680, gw:2, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_CT_ESP(gi)  FA_REG(VTSS_TO_XQS,1680U,gi,2U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_ENCODE_BITFIELD(x,0U,3U)
#define VTSS_M_XQS_QMAP_CT_ESP_QMAP_CT_ESP       VTSS_ENCODE_BITMASK(0U,3U)
#define VTSS_X_XQS_QMAP_CT_ESP_QMAP_CT_ESP(x)    VTSS_EXTRACT_BITFIELD(x,0U,3U)

/* XQS_QMAP_QOS_TBL  t_sz:1 ga:1664, gw:4, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_TBL(gi) FA_REG(VTSS_TO_XQS,1664U,gi,4U,0U,0U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL     VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_TBL_QMAP_QOS_SEL(x)  VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_QMAP_QOS_SIZE  t_sz:1 ga:1664, gw:4, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QMAP_QOS_SIZE(gi) FA_REG(VTSS_TO_XQS,1664U,gi,4U,0U,1U,4U,1U)

#define VTSS_F_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_ENCODE_BITFIELD(x,0U,2U)
#define VTSS_M_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE    VTSS_ENCODE_BITMASK(0U,2U)
#define VTSS_X_XQS_QMAP_QOS_SIZE_QMAP_QOS_SIZE(x) VTSS_EXTRACT_BITFIELD(x,0U,2U)

/* XQS_DROP_STAT_CTRL  t_sz:1 ga:1664, gw:4, ra:2, gc:4, rc:1  */
#define VTSS_XQS_DROP_STAT_CTRL(gi) FA_REG(VTSS_TO_XQS,1664U,gi,4U,0U,2U,4U,1U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_ENCODE_BITFIELD(x,6U,11U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR    VTSS_ENCODE_BITMASK(6U,11U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_BASE_ADDR(x) VTSS_EXTRACT_BITFIELD(x,6U,11U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_ENCODE_BITFIELD(x,3U,3U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL    VTSS_ENCODE_BITMASK(3U,3U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_OAM_CNT_SEL(x) VTSS_EXTRACT_BITFIELD(x,3U,3U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_ENCODE_BITFIELD(x,1U,2U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL    VTSS_ENCODE_BITMASK(1U,2U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS_SEL(x) VTSS_EXTRACT_BITFIELD(x,1U,2U)

#define VTSS_F_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA    VTSS_BIT(0U)
#define VTSS_X_XQS_DROP_STAT_CTRL_DROP_STAT_COS8_ENA(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QUEUE_SIZE  t_sz:1 ga:1688, gw:1, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QUEUE_SIZE(gi)   FA_REG(VTSS_TO_XQS,1688U,gi,1U,0U,0U,4U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_ENCODE_BITFIELD(x,2U,15U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_SIZE         VTSS_ENCODE_BITMASK(2U,15U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_SIZE(x)      VTSS_EXTRACT_BITFIELD(x,2U,15U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_KILLED       VTSS_BIT(1U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_KILLED(x)    VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QUEUE_SIZE_QUEUE_DENY         VTSS_BIT(0U)
#define VTSS_X_XQS_QUEUE_SIZE_QUEUE_DENY(x)      VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_CFG  t_sz:1 ga:1536, gw:32, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CFG(gi) FA_REG(VTSS_TO_XQS,1536U,gi,32U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_SE_CFG_SE_LARGE        VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_SE_CFG_SE_LARGE(x)     VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_SE_USE  t_sz:1 ga:1536, gw:32, ra:1, gc:4, rc:9  */
#define VTSS_XQS_QLIMIT_SE_USE(gi,ri) FA_REG(VTSS_TO_XQS,1536U,gi,32U,ri,1U,4U,9U)

#define VTSS_F_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SE_USE_QLIMIT_SE_USE(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_CONG_CNT  t_sz:1 ga:1536, gw:32, ra:10, gc:4, rc:9  */
#define VTSS_XQS_QLIMIT_CONG_CNT(gi,ri) FA_REG(VTSS_TO_XQS,1536U,gi,32U,ri,10U,4U,9U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,7U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,7U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,7U)

/* XQS_QLIMIT_PORT_CFG  t_sz:1 ga:1910, gw:74, ra:0, gc:1, rc:70  */
#define VTSS_XQS_QLIMIT_PORT_CFG(ri) FA_REG(VTSS_TO_XQS,1910U,0U,0U,ri,0U,1U,70U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_SHR_VAL(x) VTSS_ENCODE_BITFIELD(x,4U,2U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_SHR_VAL    VTSS_ENCODE_BITMASK(4U,2U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_SHR_VAL(x) VTSS_EXTRACT_BITFIELD(x,4U,2U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_ENCODE_BITFIELD(x,3U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS    VTSS_BIT(3U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_IGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,3U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_ENCODE_BITFIELD(x,2U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS    VTSS_BIT(2U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_EGR_DIS(x) VTSS_EXTRACT_BITFIELD(x,2U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_ENCODE_BITFIELD(x,1U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR    VTSS_BIT(1U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ISHR(x) VTSS_EXTRACT_BITFIELD(x,1U,1U)

#define VTSS_F_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_PORT_CFG_QLIMIT_NO_ESHR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_DP_CFG  t_sz:1 ga:1910, gw:74, ra:70, gc:1, rc:4  */
#define VTSS_XQS_QLIMIT_DP_CFG(ri) FA_REG(VTSS_TO_XQS,1910U,0U,0U,ri,70U,1U,4U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_ENCODE_BITFIELD(x,15U,1U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV    VTSS_BIT(15U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_RSRV(x) VTSS_EXTRACT_BITFIELD(x,15U,1U)

#define VTSS_F_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_DP_CFG_QLIMIT_DP_CUT(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_TOP_CFG  t_sz:1 ga:1984, gw:12, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_TOP_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_TOP_CFG_QLIMIT_SHR_TOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_ATOP_CFG  t_sz:1 ga:1984, gw:12, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_ATOP_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_ATOP_CFG_QLIMIT_SHR_ATOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_CTOP_CFG  t_sz:1 ga:1984, gw:12, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_CTOP_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_CTOP_CFG_QLIMIT_SHR_CTOP(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_QLIM_CFG  t_sz:1 ga:1984, gw:12, ra:3, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QLIM_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,3U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QLIM_CFG_QLIMIT_SHR_QLIM(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_QDIV_CFG  t_sz:1 ga:1984, gw:12, ra:4, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIV_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,4U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIV_CFG_QLIMIT_SHR_QDIV(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_QUE_CONG_CFG  t_sz:1 ga:1984, gw:12, ra:5, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_QUE_CONG_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,5U,4U,1U)

#define VTSS_F_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,6U)
#define VTSS_M_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG    VTSS_ENCODE_BITMASK(0U,6U)
#define VTSS_X_XQS_QLIMIT_QUE_CONG_CFG_QLIMIT_QUE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,6U)

/* XQS_QLIMIT_SE_CONG_CFG  t_sz:1 ga:1984, gw:12, ra:6, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_CONG_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,6U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_CONG_CFG_QLIMIT_SE_CONG(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_SHR_QDIVMAX_CFG  t_sz:1 ga:1984, gw:12, ra:7, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_QDIVMAX_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,7U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_QDIVMAX_CFG_QLIMIT_SHR_QDIVMAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SE_EIR_CFG  t_sz:1 ga:1984, gw:12, ra:8, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SE_EIR_CFG(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,8U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_ENCODE_BITFIELD(x,0U,20U)
#define VTSS_M_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR    VTSS_ENCODE_BITMASK(0U,20U)
#define VTSS_X_XQS_QLIMIT_SE_EIR_CFG_QLIMIT_SE_EIR(x) VTSS_EXTRACT_BITFIELD(x,0U,20U)

/* XQS_QLIMIT_CONG_CNT_STAT  t_sz:1 ga:1984, gw:12, ra:9, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_STAT(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,9U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_STAT_QLIMIT_CONG_CNT(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* XQS_QLIMIT_SHR_FILL_STAT  t_sz:1 ga:1984, gw:12, ra:10, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_STAT(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,10U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_STAT_QLIMIT_SHR_FILL(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_SHR_WM_STAT  t_sz:1 ga:1984, gw:12, ra:11, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_WM_STAT(gi) FA_REG(VTSS_TO_XQS,1984U,gi,12U,0U,11U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_WM_STAT_QLIMIT_SHR_WM(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_QLIMIT_MON_CFG  t_sz:1 ga:2032, gw:3, ra:0, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_MON_CFG(gi) FA_REG(VTSS_TO_XQS,2032U,gi,3U,0U,0U,4U,1U)

#define VTSS_F_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_ENCODE_BITFIELD(x,0U,1U)
#define VTSS_M_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR    VTSS_BIT(0U)
#define VTSS_X_XQS_QLIMIT_MON_CFG_QLIMIT_SHR_MON_CLR(x) VTSS_EXTRACT_BITFIELD(x,0U,1U)

/* XQS_QLIMIT_CONG_CNT_MAX_STAT  t_sz:1 ga:2032, gw:3, ra:1, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_CONG_CNT_MAX_STAT(gi) FA_REG(VTSS_TO_XQS,2032U,gi,3U,0U,1U,4U,1U)

#define VTSS_F_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,13U)
#define VTSS_M_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX    VTSS_ENCODE_BITMASK(0U,13U)
#define VTSS_X_XQS_QLIMIT_CONG_CNT_MAX_STAT_QLIMIT_CONG_CNT_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,13U)

/* XQS_QLIMIT_SHR_FILL_MAX_STAT  t_sz:1 ga:2032, gw:3, ra:2, gc:4, rc:1  */
#define VTSS_XQS_QLIMIT_SHR_FILL_MAX_STAT(gi) FA_REG(VTSS_TO_XQS,2032U,gi,3U,0U,2U,4U,1U)

#define VTSS_F_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_ENCODE_BITFIELD(x,0U,15U)
#define VTSS_M_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX    VTSS_ENCODE_BITMASK(0U,15U)
#define VTSS_X_XQS_QLIMIT_SHR_FILL_MAX_STAT_QLIMIT_SHR_FILL_MAX(x) VTSS_EXTRACT_BITFIELD(x,0U,15U)

/* XQS_CNT  t_sz:1 ga:0, gw:1, ra:0, gc:1024, rc:1  */
#define VTSS_XQS_CNT(gi)          FA_REG(VTSS_TO_XQS,0U,gi,1U,0U,0U,1024U,1U)

#define VTSS_F_XQS_CNT_CNT(x)                    (x)
#define VTSS_M_XQS_CNT_CNT                       0xffffffffU
#define VTSS_X_XQS_CNT_CNT(x)                    (x)


#endif /* VTSS_FA_REGS_H */
