set_property SRC_FILE_INFO {cfile:d:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc rfile:../../../xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_3/synth/xxv_ethernet_0_gt_3.xdc id:1 order:EARLY scoped_inst:my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst} [current_design]
set_property SRC_FILE_INFO {cfile:d:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc rfile:../../../xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_2/synth/xxv_ethernet_0_gt_2.xdc id:2 order:EARLY scoped_inst:my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst} [current_design]
set_property SRC_FILE_INFO {cfile:d:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc rfile:../../../xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_1/synth/xxv_ethernet_0_gt_1.xdc id:3 order:EARLY scoped_inst:my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst} [current_design]
set_property SRC_FILE_INFO {cfile:d:/project/FPGA_New_CC/NIC1_right/xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc rfile:../../../xxv_ethernet_0_ex.gen/sources_1/ip/xxv_ethernet_0_gt_0/synth/xxv_ethernet_0_gt_0.xdc id:4 order:EARLY scoped_inst:my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst} [current_design]
set_property SRC_FILE_INFO {cfile:D:/project/FPGA_New_CC/NIC1_right/imports/xxv_ethernet_0_example_top.xdc rfile:../../../imports/xxv_ethernet_0_example_top.xdc id:5} [current_design]
current_instance my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_gt_3/inst
set_property src_info {type:SCOPED_XDC file:1 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE3_CHANNEL_X0Y3 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST}]
current_instance
current_instance my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_gt_2/inst
set_property src_info {type:SCOPED_XDC file:2 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE3_CHANNEL_X0Y2 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST}]
current_instance
current_instance my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_gt_1/inst
set_property src_info {type:SCOPED_XDC file:3 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE3_CHANNEL_X0Y1 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST}]
current_instance
current_instance my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_gt_0/inst
set_property src_info {type:SCOPED_XDC file:4 line:57 export:INPUT save:INPUT read:READ} [current_design]
set_property LOC GTHE3_CHANNEL_X0Y0 [get_cells -hierarchical -filter {NAME =~ *gen_channel_container[0].*gen_gthe3_channel_inst[0].GTHE3_CHANNEL_PRIM_INST}]
current_instance
set_property src_info {type:XDC file:5 line:76 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN P6 [get_ports gt_refclk_p]
set_property src_info {type:XDC file:5 line:77 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN M2 [get_ports gt_rxp_in_0]
set_property src_info {type:XDC file:5 line:78 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN K2 [get_ports gt_rxp_in_1]
set_property src_info {type:XDC file:5 line:79 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN H2 [get_ports gt_rxp_in_2]
set_property src_info {type:XDC file:5 line:80 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN F2 [get_ports gt_rxp_in_3]
set_property src_info {type:XDC file:5 line:87 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN T27 [get_ports sys_reset]
set_property src_info {type:XDC file:5 line:91 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK17 [get_ports SYS_CLK_P]
set_property src_info {type:XDC file:5 line:92 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN AK16 [get_ports SYS_CLK_N]
set_property src_info {type:XDC file:5 line:147 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_pins -of [get_cells -hier -filter { name =~ */i_RX_WD_ALIGN/align_status_reg[*]*}] -filter { name =~ *C }] -to [get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }] 10.000 -quiet
set_property src_info {type:XDC file:5 line:152 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_pins -of [get_cells -hier -filter { name =~ */s_out_d4_reg*}] -filter { name =~ *C }] -to [get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }] 10.000 -quiet
set_property src_info {type:XDC file:5 line:153 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_pins -of [get_cells -hier -filter { name =~ */rst_in_out_reg*}] -filter { name =~ *C }] -to [get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }] 6.400 -quiet
set_property src_info {type:XDC file:5 line:154 export:INPUT save:INPUT read:READ} [current_design]
set_max_delay -datapath_only -from [get_pins -of [get_cells -hier -filter { name =~ */rx_reset_done_async_r_reg*}] -filter { name =~ *C }] -to [get_pins -of [get_cells -hier -filter { name =~ */s_out_d2_cdc_to_reg*}] -filter { name =~ *D }] 6.400 -quiet
set_property src_info {type:XDC file:5 line:160 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-11} -user "xxv_ethernet" -desc "The align status signal is synced with different syncers where fan-out is expected and so can be waived" -tags "11999" -from [get_pins -of [get_cells -hier -filter {name =~ */i_RX_WD_ALIGN/align_status_reg*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */s_out_d2_cdc_to_reg*}] -filter {name =~ *D}] -timestamp "Wed Apr 14 07:08:10 GMT 2021"
set_property src_info {type:XDC file:5 line:162 export:INPUT save:INPUT read:READ} [current_design]
create_waiver -type CDC -id {CDC-11} -user "xxv_ethernet" -desc "The reset signal is synced with different syncers where fan-out is expected and so can be waived" -tags "11999" -from [get_pins -of [get_cells -hier -filter {name =~ */rx_reset_done_async_r_reg*}] -filter {name =~ *C}] -to [get_pins -of [get_cells -hier -filter {name =~ */s_out_d2_cdc_to_reg*}] -filter {name =~ *D}] -timestamp "Wed Apr 14 07:08:10 GMT 2021"
set_property src_info {type:XDC file:5 line:170 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_0 ila
set_property src_info {type:XDC file:5 line:171 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:172 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:173 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:174 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:175 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:176 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:177 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:178 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property src_info {type:XDC file:5 line:179 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
set_property src_info {type:XDC file:5 line:180 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_1]]
set_property src_info {type:XDC file:5 line:181 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:5 line:182 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
set_property src_info {type:XDC file:5 line:183 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe0 [get_nets [list {wait_cnt_1[0]} {wait_cnt_1[1]} {wait_cnt_1[2]} {wait_cnt_1[3]} {wait_cnt_1[4]} {wait_cnt_1[5]} {wait_cnt_1[6]} {wait_cnt_1[7]} {wait_cnt_1[8]} {wait_cnt_1[9]} {wait_cnt_1[10]} {wait_cnt_1[11]} {wait_cnt_1[12]} {wait_cnt_1[13]} {wait_cnt_1[14]} {wait_cnt_1[15]} {wait_cnt_1[16]} {wait_cnt_1[17]} {wait_cnt_1[18]} {wait_cnt_1[19]} {wait_cnt_1[20]} {wait_cnt_1[21]} {wait_cnt_1[22]} {wait_cnt_1[23]} {wait_cnt_1[24]} {wait_cnt_1[25]} {wait_cnt_1[26]} {wait_cnt_1[27]} {wait_cnt_1[28]} {wait_cnt_1[29]} {wait_cnt_1[30]} {wait_cnt_1[31]}]]
set_property src_info {type:XDC file:5 line:184 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:185 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:5 line:186 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_0/probe1]
set_property src_info {type:XDC file:5 line:187 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe1 [get_nets [list {packet_frame_index_1[0]} {packet_frame_index_1[1]} {packet_frame_index_1[2]} {packet_frame_index_1[3]} {packet_frame_index_1[4]} {packet_frame_index_1[5]} {packet_frame_index_1[6]} {packet_frame_index_1[7]} {packet_frame_index_1[8]} {packet_frame_index_1[9]} {packet_frame_index_1[10]} {packet_frame_index_1[11]} {packet_frame_index_1[12]} {packet_frame_index_1[13]} {packet_frame_index_1[14]} {packet_frame_index_1[15]} {packet_frame_index_1[16]} {packet_frame_index_1[17]} {packet_frame_index_1[18]} {packet_frame_index_1[19]} {packet_frame_index_1[20]} {packet_frame_index_1[21]} {packet_frame_index_1[22]} {packet_frame_index_1[23]} {packet_frame_index_1[24]} {packet_frame_index_1[25]} {packet_frame_index_1[26]} {packet_frame_index_1[27]} {packet_frame_index_1[28]} {packet_frame_index_1[29]} {packet_frame_index_1[30]} {packet_frame_index_1[31]} {packet_frame_index_1[32]} {packet_frame_index_1[33]} {packet_frame_index_1[34]} {packet_frame_index_1[35]} {packet_frame_index_1[36]} {packet_frame_index_1[37]} {packet_frame_index_1[38]} {packet_frame_index_1[39]} {packet_frame_index_1[40]} {packet_frame_index_1[41]} {packet_frame_index_1[42]} {packet_frame_index_1[43]} {packet_frame_index_1[44]} {packet_frame_index_1[45]} {packet_frame_index_1[46]} {packet_frame_index_1[47]}]]
set_property src_info {type:XDC file:5 line:188 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:189 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:5 line:190 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_0/probe2]
set_property src_info {type:XDC file:5 line:191 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe2 [get_nets [list {cnt_send_number_1[0]} {cnt_send_number_1[1]} {cnt_send_number_1[2]} {cnt_send_number_1[3]} {cnt_send_number_1[4]} {cnt_send_number_1[5]} {cnt_send_number_1[6]} {cnt_send_number_1[7]} {cnt_send_number_1[8]} {cnt_send_number_1[9]} {cnt_send_number_1[10]} {cnt_send_number_1[11]} {cnt_send_number_1[12]} {cnt_send_number_1[13]} {cnt_send_number_1[14]} {cnt_send_number_1[15]} {cnt_send_number_1[16]} {cnt_send_number_1[17]} {cnt_send_number_1[18]} {cnt_send_number_1[19]} {cnt_send_number_1[20]} {cnt_send_number_1[21]} {cnt_send_number_1[22]} {cnt_send_number_1[23]} {cnt_send_number_1[24]} {cnt_send_number_1[25]} {cnt_send_number_1[26]} {cnt_send_number_1[27]} {cnt_send_number_1[28]} {cnt_send_number_1[29]} {cnt_send_number_1[30]} {cnt_send_number_1[31]} {cnt_send_number_1[32]} {cnt_send_number_1[33]} {cnt_send_number_1[34]} {cnt_send_number_1[35]} {cnt_send_number_1[36]} {cnt_send_number_1[37]} {cnt_send_number_1[38]} {cnt_send_number_1[39]} {cnt_send_number_1[40]} {cnt_send_number_1[41]} {cnt_send_number_1[42]} {cnt_send_number_1[43]} {cnt_send_number_1[44]} {cnt_send_number_1[45]} {cnt_send_number_1[46]} {cnt_send_number_1[47]}]]
set_property src_info {type:XDC file:5 line:192 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:193 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:5 line:194 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_0/probe3]
set_property src_info {type:XDC file:5 line:195 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe3 [get_nets [list {tx_axis_tkeep_1[0]} {tx_axis_tkeep_1[1]} {tx_axis_tkeep_1[2]} {tx_axis_tkeep_1[3]} {tx_axis_tkeep_1[4]} {tx_axis_tkeep_1[5]} {tx_axis_tkeep_1[6]} {tx_axis_tkeep_1[7]}]]
set_property src_info {type:XDC file:5 line:196 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:197 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:5 line:198 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_0/probe4]
set_property src_info {type:XDC file:5 line:199 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe4 [get_nets [list {tx_axis_tdata_1[0]} {tx_axis_tdata_1[1]} {tx_axis_tdata_1[2]} {tx_axis_tdata_1[3]} {tx_axis_tdata_1[4]} {tx_axis_tdata_1[5]} {tx_axis_tdata_1[6]} {tx_axis_tdata_1[7]} {tx_axis_tdata_1[8]} {tx_axis_tdata_1[9]} {tx_axis_tdata_1[10]} {tx_axis_tdata_1[11]} {tx_axis_tdata_1[12]} {tx_axis_tdata_1[13]} {tx_axis_tdata_1[14]} {tx_axis_tdata_1[15]} {tx_axis_tdata_1[16]} {tx_axis_tdata_1[17]} {tx_axis_tdata_1[18]} {tx_axis_tdata_1[19]} {tx_axis_tdata_1[20]} {tx_axis_tdata_1[21]} {tx_axis_tdata_1[22]} {tx_axis_tdata_1[23]} {tx_axis_tdata_1[24]} {tx_axis_tdata_1[25]} {tx_axis_tdata_1[26]} {tx_axis_tdata_1[27]} {tx_axis_tdata_1[28]} {tx_axis_tdata_1[29]} {tx_axis_tdata_1[30]} {tx_axis_tdata_1[31]} {tx_axis_tdata_1[32]} {tx_axis_tdata_1[33]} {tx_axis_tdata_1[34]} {tx_axis_tdata_1[35]} {tx_axis_tdata_1[36]} {tx_axis_tdata_1[37]} {tx_axis_tdata_1[38]} {tx_axis_tdata_1[39]} {tx_axis_tdata_1[40]} {tx_axis_tdata_1[41]} {tx_axis_tdata_1[42]} {tx_axis_tdata_1[43]} {tx_axis_tdata_1[44]} {tx_axis_tdata_1[45]} {tx_axis_tdata_1[46]} {tx_axis_tdata_1[47]} {tx_axis_tdata_1[48]} {tx_axis_tdata_1[49]} {tx_axis_tdata_1[50]} {tx_axis_tdata_1[51]} {tx_axis_tdata_1[52]} {tx_axis_tdata_1[53]} {tx_axis_tdata_1[54]} {tx_axis_tdata_1[55]} {tx_axis_tdata_1[56]} {tx_axis_tdata_1[57]} {tx_axis_tdata_1[58]} {tx_axis_tdata_1[59]} {tx_axis_tdata_1[60]} {tx_axis_tdata_1[61]} {tx_axis_tdata_1[62]} {tx_axis_tdata_1[63]}]]
set_property src_info {type:XDC file:5 line:200 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:201 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:5 line:202 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe5]
set_property src_info {type:XDC file:5 line:203 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe5 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/ECN_tmp[15]}]]
set_property src_info {type:XDC file:5 line:204 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:205 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:5 line:206 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe6]
set_property src_info {type:XDC file:5 line:207 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe6 [get_nets [list {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[0]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[1]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[2]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[3]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[4]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[5]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[6]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[7]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[8]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[9]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[10]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[11]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[12]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[13]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[14]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_now[15]}]]
set_property src_info {type:XDC file:5 line:208 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:209 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:5 line:210 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe7]
set_property src_info {type:XDC file:5 line:211 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe7 [get_nets [list {inst_Ports_for_CC_port_1/inst_Control_CWnd/state[0]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/state[1]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/state[2]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/state[3]}]]
set_property src_info {type:XDC file:5 line:212 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:213 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:5 line:214 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_0/probe8]
set_property src_info {type:XDC file:5 line:215 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe8 [get_nets [list {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[0]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[1]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[2]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[3]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[4]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[5]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[6]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[7]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[8]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[9]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[10]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[11]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[12]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[13]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[14]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[15]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[16]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[17]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[18]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[19]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[20]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[21]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[22]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[23]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[24]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[25]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[26]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[27]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[28]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[29]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[30]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[31]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[32]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[33]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[34]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[35]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[36]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[37]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[38]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[39]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[40]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[41]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[42]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[43]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[44]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[45]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[46]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cnt_cWnd_en[47]}]]
set_property src_info {type:XDC file:5 line:216 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:217 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:5 line:218 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe9]
set_property src_info {type:XDC file:5 line:219 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe9 [get_nets [list {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[0]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[1]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[2]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[3]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[4]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[5]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[6]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[7]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[8]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[9]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[10]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[11]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[12]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[13]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[14]} {inst_Ports_for_CC_port_1/inst_Control_CWnd/cWnd_size[15]}]]
set_property src_info {type:XDC file:5 line:220 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:221 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:5 line:222 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe10]
set_property src_info {type:XDC file:5 line:223 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe10 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/rand3[15]}]]
set_property src_info {type:XDC file:5 line:224 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:225 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:5 line:226 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 24 [get_debug_ports u_ila_0/probe11]
set_property src_info {type:XDC file:5 line:227 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe11 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[15]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[16]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[17]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[18]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[19]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[20]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[21]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[22]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/Rate_mid[23]}]]
set_property src_info {type:XDC file:5 line:228 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:229 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:5 line:230 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe12]
set_property src_info {type:XDC file:5 line:231 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe12 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_Low[15]}]]
set_property src_info {type:XDC file:5 line:232 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:233 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:5 line:234 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe13]
set_property src_info {type:XDC file:5 line:235 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe13 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_max[15]}]]
set_property src_info {type:XDC file:5 line:236 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:237 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:5 line:238 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_0/probe14]
set_property src_info {type:XDC file:5 line:239 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe14 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/state[7]}]]
set_property src_info {type:XDC file:5 line:240 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:241 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:5 line:242 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe15]
set_property src_info {type:XDC file:5 line:243 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe15 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_0[15]}]]
set_property src_info {type:XDC file:5 line:244 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:245 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:5 line:246 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 10 [get_debug_ports u_ila_0/probe16]
set_property src_info {type:XDC file:5 line:247 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe16 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder[9]}]]
set_property src_info {type:XDC file:5 line:248 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:249 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:5 line:250 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe17]
set_property src_info {type:XDC file:5 line:251 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe17 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_ECN_1[15]}]]
set_property src_info {type:XDC file:5 line:252 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:253 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
set_property src_info {type:XDC file:5 line:254 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 24 [get_debug_ports u_ila_0/probe18]
set_property src_info {type:XDC file:5 line:255 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe18 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[15]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[16]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[17]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[18]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[19]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[20]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[21]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[22]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT[23]}]]
set_property src_info {type:XDC file:5 line:256 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:257 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
set_property src_info {type:XDC file:5 line:258 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe19]
set_property src_info {type:XDC file:5 line:259 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe19 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/adder_High[15]}]]
set_property src_info {type:XDC file:5 line:260 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:261 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
set_property src_info {type:XDC file:5 line:262 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe20]
set_property src_info {type:XDC file:5 line:263 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe20 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/cul_new_RTT2[15]}]]
set_property src_info {type:XDC file:5 line:264 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:265 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
set_property src_info {type:XDC file:5 line:266 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe21]
set_property src_info {type:XDC file:5 line:267 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe21 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/m_cWnd_now[15]}]]
set_property src_info {type:XDC file:5 line:268 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:269 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
set_property src_info {type:XDC file:5 line:270 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe22]
set_property src_info {type:XDC file:5 line:271 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe22 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT[15]}]]
set_property src_info {type:XDC file:5 line:272 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:273 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
set_property src_info {type:XDC file:5 line:274 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe23]
set_property src_info {type:XDC file:5 line:275 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe23 [get_nets [list {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[0]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[1]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[2]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[3]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[4]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[5]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[6]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[7]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[8]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[9]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[10]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[11]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[12]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[13]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[14]} {inst_Ports_for_CC_port_1/inst_CWnd_Rate_Computation_verilog/newRTT_min[15]}]]
set_property src_info {type:XDC file:5 line:276 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:277 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe24]
set_property src_info {type:XDC file:5 line:278 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe24]
set_property src_info {type:XDC file:5 line:279 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe24 [get_nets [list {inst_Ports_for_CC_port_1/Rate[0]} {inst_Ports_for_CC_port_1/Rate[1]} {inst_Ports_for_CC_port_1/Rate[2]} {inst_Ports_for_CC_port_1/Rate[3]} {inst_Ports_for_CC_port_1/Rate[4]} {inst_Ports_for_CC_port_1/Rate[5]} {inst_Ports_for_CC_port_1/Rate[6]} {inst_Ports_for_CC_port_1/Rate[7]} {inst_Ports_for_CC_port_1/Rate[8]} {inst_Ports_for_CC_port_1/Rate[9]} {inst_Ports_for_CC_port_1/Rate[10]} {inst_Ports_for_CC_port_1/Rate[11]} {inst_Ports_for_CC_port_1/Rate[12]} {inst_Ports_for_CC_port_1/Rate[13]} {inst_Ports_for_CC_port_1/Rate[14]} {inst_Ports_for_CC_port_1/Rate[15]}]]
set_property src_info {type:XDC file:5 line:280 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:281 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe25]
set_property src_info {type:XDC file:5 line:282 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_0/probe25]
set_property src_info {type:XDC file:5 line:283 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe25 [get_nets [list {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[0]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[1]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[2]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[3]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[4]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[5]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[6]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[7]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[8]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[9]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[10]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[11]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[12]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[13]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[14]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[15]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[16]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[17]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[18]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[19]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[20]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[21]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[22]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[23]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[24]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[25]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[26]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[27]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[28]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[29]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[30]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[31]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[32]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[33]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[34]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[35]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[36]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[37]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[38]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[39]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[40]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[41]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[42]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[43]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[44]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[45]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[46]} {inst_Ports_for_CC_port_1/cnt_before_computer_number_3[47]}]]
set_property src_info {type:XDC file:5 line:284 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:285 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe26]
set_property src_info {type:XDC file:5 line:286 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe26]
set_property src_info {type:XDC file:5 line:287 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe26 [get_nets [list {inst_Ports_for_CC_port_1/inst_send_data/SM_nxt[0]} {inst_Ports_for_CC_port_1/inst_send_data/SM_nxt[1]} {inst_Ports_for_CC_port_1/inst_send_data/SM_nxt[2]} {inst_Ports_for_CC_port_1/inst_send_data/SM_nxt[3]}]]
set_property src_info {type:XDC file:5 line:288 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:289 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe27]
set_property src_info {type:XDC file:5 line:290 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 16 [get_debug_ports u_ila_0/probe27]
set_property src_info {type:XDC file:5 line:291 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe27 [get_nets [list {inst_Ports_for_CC_port_1/m_cWnd[0]} {inst_Ports_for_CC_port_1/m_cWnd[1]} {inst_Ports_for_CC_port_1/m_cWnd[2]} {inst_Ports_for_CC_port_1/m_cWnd[3]} {inst_Ports_for_CC_port_1/m_cWnd[4]} {inst_Ports_for_CC_port_1/m_cWnd[5]} {inst_Ports_for_CC_port_1/m_cWnd[6]} {inst_Ports_for_CC_port_1/m_cWnd[7]} {inst_Ports_for_CC_port_1/m_cWnd[8]} {inst_Ports_for_CC_port_1/m_cWnd[9]} {inst_Ports_for_CC_port_1/m_cWnd[10]} {inst_Ports_for_CC_port_1/m_cWnd[11]} {inst_Ports_for_CC_port_1/m_cWnd[12]} {inst_Ports_for_CC_port_1/m_cWnd[13]} {inst_Ports_for_CC_port_1/m_cWnd[14]} {inst_Ports_for_CC_port_1/m_cWnd[15]}]]
set_property src_info {type:XDC file:5 line:292 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:293 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe28]
set_property src_info {type:XDC file:5 line:294 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_0/probe28]
set_property src_info {type:XDC file:5 line:295 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe28 [get_nets [list {inst_Ports_for_CC_port_1/RTT_after_fifo[0]} {inst_Ports_for_CC_port_1/RTT_after_fifo[1]} {inst_Ports_for_CC_port_1/RTT_after_fifo[2]} {inst_Ports_for_CC_port_1/RTT_after_fifo[3]} {inst_Ports_for_CC_port_1/RTT_after_fifo[4]} {inst_Ports_for_CC_port_1/RTT_after_fifo[5]} {inst_Ports_for_CC_port_1/RTT_after_fifo[6]} {inst_Ports_for_CC_port_1/RTT_after_fifo[7]} {inst_Ports_for_CC_port_1/RTT_after_fifo[8]} {inst_Ports_for_CC_port_1/RTT_after_fifo[9]} {inst_Ports_for_CC_port_1/RTT_after_fifo[10]} {inst_Ports_for_CC_port_1/RTT_after_fifo[11]} {inst_Ports_for_CC_port_1/RTT_after_fifo[12]} {inst_Ports_for_CC_port_1/RTT_after_fifo[13]} {inst_Ports_for_CC_port_1/RTT_after_fifo[14]} {inst_Ports_for_CC_port_1/RTT_after_fifo[15]} {inst_Ports_for_CC_port_1/RTT_after_fifo[16]} {inst_Ports_for_CC_port_1/RTT_after_fifo[17]} {inst_Ports_for_CC_port_1/RTT_after_fifo[18]} {inst_Ports_for_CC_port_1/RTT_after_fifo[19]} {inst_Ports_for_CC_port_1/RTT_after_fifo[20]} {inst_Ports_for_CC_port_1/RTT_after_fifo[21]} {inst_Ports_for_CC_port_1/RTT_after_fifo[22]} {inst_Ports_for_CC_port_1/RTT_after_fifo[23]} {inst_Ports_for_CC_port_1/RTT_after_fifo[24]} {inst_Ports_for_CC_port_1/RTT_after_fifo[25]} {inst_Ports_for_CC_port_1/RTT_after_fifo[26]} {inst_Ports_for_CC_port_1/RTT_after_fifo[27]} {inst_Ports_for_CC_port_1/RTT_after_fifo[28]} {inst_Ports_for_CC_port_1/RTT_after_fifo[29]} {inst_Ports_for_CC_port_1/RTT_after_fifo[30]} {inst_Ports_for_CC_port_1/RTT_after_fifo[31]} {inst_Ports_for_CC_port_1/RTT_after_fifo[32]} {inst_Ports_for_CC_port_1/RTT_after_fifo[33]} {inst_Ports_for_CC_port_1/RTT_after_fifo[34]} {inst_Ports_for_CC_port_1/RTT_after_fifo[35]} {inst_Ports_for_CC_port_1/RTT_after_fifo[36]} {inst_Ports_for_CC_port_1/RTT_after_fifo[37]} {inst_Ports_for_CC_port_1/RTT_after_fifo[38]} {inst_Ports_for_CC_port_1/RTT_after_fifo[39]} {inst_Ports_for_CC_port_1/RTT_after_fifo[40]} {inst_Ports_for_CC_port_1/RTT_after_fifo[41]} {inst_Ports_for_CC_port_1/RTT_after_fifo[42]} {inst_Ports_for_CC_port_1/RTT_after_fifo[43]} {inst_Ports_for_CC_port_1/RTT_after_fifo[44]} {inst_Ports_for_CC_port_1/RTT_after_fifo[45]} {inst_Ports_for_CC_port_1/RTT_after_fifo[46]} {inst_Ports_for_CC_port_1/RTT_after_fifo[47]}]]
set_property src_info {type:XDC file:5 line:296 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:297 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe29]
set_property src_info {type:XDC file:5 line:298 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe29]
set_property src_info {type:XDC file:5 line:299 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe29 [get_nets [list {inst_Ports_for_CC_port_1/inst_send_data/SM[0]} {inst_Ports_for_CC_port_1/inst_send_data/SM[1]} {inst_Ports_for_CC_port_1/inst_send_data/SM[2]} {inst_Ports_for_CC_port_1/inst_send_data/SM[3]}]]
set_property src_info {type:XDC file:5 line:300 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:301 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe30]
set_property src_info {type:XDC file:5 line:302 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_0/probe30]
set_property src_info {type:XDC file:5 line:303 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe30 [get_nets [list {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[0]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[1]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[2]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[3]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[4]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[5]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[6]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[7]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[8]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[9]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[10]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[11]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[12]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[13]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[14]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[15]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[16]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[17]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[18]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[19]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[20]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[21]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[22]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[23]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[24]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[25]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[26]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[27]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[28]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[29]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[30]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[31]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[32]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[33]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[34]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[35]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[36]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[37]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[38]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[39]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[40]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[41]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[42]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[43]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[44]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[45]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[46]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[47]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[48]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[49]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[50]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[51]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[52]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[53]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[54]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[55]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[56]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[57]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[58]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[59]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[60]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[61]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[62]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_2[63]}]]
set_property src_info {type:XDC file:5 line:304 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:305 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe31]
set_property src_info {type:XDC file:5 line:306 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_0/probe31]
set_property src_info {type:XDC file:5 line:307 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe31 [get_nets [list {inst_Ports_for_CC_port_1/inst_Control_Rate/state[0]} {inst_Ports_for_CC_port_1/inst_Control_Rate/state[1]} {inst_Ports_for_CC_port_1/inst_Control_Rate/state[2]} {inst_Ports_for_CC_port_1/inst_Control_Rate/state[3]}]]
set_property src_info {type:XDC file:5 line:308 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:309 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe32]
set_property src_info {type:XDC file:5 line:310 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_0/probe32]
set_property src_info {type:XDC file:5 line:311 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe32 [get_nets [list {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[0]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[1]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[2]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[3]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[4]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[5]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[6]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[7]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[8]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[9]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[10]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[11]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[12]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[13]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[14]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[15]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[16]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[17]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[18]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[19]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[20]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[21]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[22]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[23]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[24]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[25]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[26]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[27]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[28]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[29]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[30]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[31]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[32]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[33]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[34]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[35]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[36]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[37]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[38]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[39]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[40]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[41]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[42]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[43]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[44]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[45]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[46]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[47]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[48]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[49]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[50]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[51]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[52]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[53]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[54]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[55]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[56]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[57]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[58]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[59]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[60]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[61]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[62]} {inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tdata_1[63]}]]
set_property src_info {type:XDC file:5 line:312 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:313 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe33]
set_property src_info {type:XDC file:5 line:314 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe33]
set_property src_info {type:XDC file:5 line:315 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe33 [get_nets [list inst_Ports_for_CC_port_1/cWnd_en]]
set_property src_info {type:XDC file:5 line:316 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:317 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe34]
set_property src_info {type:XDC file:5 line:318 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe34]
set_property src_info {type:XDC file:5 line:319 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe34 [get_nets [list inst_Ports_for_CC_port_1/ECN]]
set_property src_info {type:XDC file:5 line:320 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:321 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe35]
set_property src_info {type:XDC file:5 line:322 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe35]
set_property src_info {type:XDC file:5 line:323 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe35 [get_nets [list inst_Ports_for_CC_port_1/Rate_en]]
set_property src_info {type:XDC file:5 line:324 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:325 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe36]
set_property src_info {type:XDC file:5 line:326 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe36]
set_property src_info {type:XDC file:5 line:327 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe36 [get_nets [list inst_Ports_for_CC_port_1/RTT_fifo_empty]]
set_property src_info {type:XDC file:5 line:328 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:329 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe37]
set_property src_info {type:XDC file:5 line:330 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe37]
set_property src_info {type:XDC file:5 line:331 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe37 [get_nets [list inst_Ports_for_CC_port_1/RTT_fifo_rd_en]]
set_property src_info {type:XDC file:5 line:332 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:333 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe38]
set_property src_info {type:XDC file:5 line:334 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe38]
set_property src_info {type:XDC file:5 line:335 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe38 [get_nets [list inst_Ports_for_CC_port_1/start_from_CWnd]]
set_property src_info {type:XDC file:5 line:336 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:337 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe39]
set_property src_info {type:XDC file:5 line:338 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe39]
set_property src_info {type:XDC file:5 line:339 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe39 [get_nets [list inst_Ports_for_CC_port_1/start_from_Rate]]
set_property src_info {type:XDC file:5 line:340 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:341 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe40]
set_property src_info {type:XDC file:5 line:342 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe40]
set_property src_info {type:XDC file:5 line:343 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe40 [get_nets [list inst_Ports_for_CC_port_1/start_send_data]]
set_property src_info {type:XDC file:5 line:344 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:345 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe41]
set_property src_info {type:XDC file:5 line:346 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe41]
set_property src_info {type:XDC file:5 line:347 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe41 [get_nets [list start_send_data_1]]
set_property src_info {type:XDC file:5 line:348 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:349 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe42]
set_property src_info {type:XDC file:5 line:350 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe42]
set_property src_info {type:XDC file:5 line:351 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe42 [get_nets [list tx_axis_tlast_1]]
set_property src_info {type:XDC file:5 line:352 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:353 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe43]
set_property src_info {type:XDC file:5 line:354 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe43]
set_property src_info {type:XDC file:5 line:355 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe43 [get_nets [list tx_axis_tready_1]]
set_property src_info {type:XDC file:5 line:356 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:357 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe44]
set_property src_info {type:XDC file:5 line:358 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe44]
set_property src_info {type:XDC file:5 line:359 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe44 [get_nets [list inst_Ports_for_CC_port_1/inst_send_data/tx_axis_tready_this_code]]
set_property src_info {type:XDC file:5 line:360 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:361 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe45]
set_property src_info {type:XDC file:5 line:362 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe45]
set_property src_info {type:XDC file:5 line:363 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe45 [get_nets [list tx_axis_tvalid_1]]
set_property src_info {type:XDC file:5 line:364 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_0 probe
set_property src_info {type:XDC file:5 line:365 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe46]
set_property src_info {type:XDC file:5 line:366 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_0/probe46]
set_property src_info {type:XDC file:5 line:367 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_0/probe46 [get_nets [list user_tx_reset_1]]
set_property src_info {type:XDC file:5 line:368 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_1 ila
set_property src_info {type:XDC file:5 line:369 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:370 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:371 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:372 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:373 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:374 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:375 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:376 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_1]
set_property src_info {type:XDC file:5 line:377 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/clk]
set_property src_info {type:XDC file:5 line:378 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_1/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_1]]
set_property src_info {type:XDC file:5 line:379 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:5 line:380 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe0]
set_property src_info {type:XDC file:5 line:381 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe0 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_2[47]}]]
set_property src_info {type:XDC file:5 line:382 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:383 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:5 line:384 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe1]
set_property src_info {type:XDC file:5 line:385 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe1 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_not_konw[47]}]]
set_property src_info {type:XDC file:5 line:386 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:387 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:5 line:388 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe2]
set_property src_info {type:XDC file:5 line:389 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe2 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_3[47]}]]
set_property src_info {type:XDC file:5 line:390 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:391 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:5 line:392 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe3]
set_property src_info {type:XDC file:5 line:393 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe3 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_3[47]}]]
set_property src_info {type:XDC file:5 line:394 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:395 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:5 line:396 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe4]
set_property src_info {type:XDC file:5 line:397 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe4 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_multicast[47]}]]
set_property src_info {type:XDC file:5 line:398 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:399 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:5 line:400 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe5]
set_property src_info {type:XDC file:5 line:401 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe5 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_2[47]}]]
set_property src_info {type:XDC file:5 line:402 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:403 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe6]
set_property src_info {type:XDC file:5 line:404 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe6]
set_property src_info {type:XDC file:5 line:405 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe6 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_1_1[47]}]]
set_property src_info {type:XDC file:5 line:406 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:407 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe7]
set_property src_info {type:XDC file:5 line:408 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe7]
set_property src_info {type:XDC file:5 line:409 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe7 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten[47]}]]
set_property src_info {type:XDC file:5 line:410 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:411 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe8]
set_property src_info {type:XDC file:5 line:412 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe8]
set_property src_info {type:XDC file:5 line:413 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe8 [get_nets [list {cnt_receive_number_1[0]} {cnt_receive_number_1[1]} {cnt_receive_number_1[2]} {cnt_receive_number_1[3]} {cnt_receive_number_1[4]} {cnt_receive_number_1[5]} {cnt_receive_number_1[6]} {cnt_receive_number_1[7]} {cnt_receive_number_1[8]} {cnt_receive_number_1[9]} {cnt_receive_number_1[10]} {cnt_receive_number_1[11]} {cnt_receive_number_1[12]} {cnt_receive_number_1[13]} {cnt_receive_number_1[14]} {cnt_receive_number_1[15]} {cnt_receive_number_1[16]} {cnt_receive_number_1[17]} {cnt_receive_number_1[18]} {cnt_receive_number_1[19]} {cnt_receive_number_1[20]} {cnt_receive_number_1[21]} {cnt_receive_number_1[22]} {cnt_receive_number_1[23]} {cnt_receive_number_1[24]} {cnt_receive_number_1[25]} {cnt_receive_number_1[26]} {cnt_receive_number_1[27]} {cnt_receive_number_1[28]} {cnt_receive_number_1[29]} {cnt_receive_number_1[30]} {cnt_receive_number_1[31]} {cnt_receive_number_1[32]} {cnt_receive_number_1[33]} {cnt_receive_number_1[34]} {cnt_receive_number_1[35]} {cnt_receive_number_1[36]} {cnt_receive_number_1[37]} {cnt_receive_number_1[38]} {cnt_receive_number_1[39]} {cnt_receive_number_1[40]} {cnt_receive_number_1[41]} {cnt_receive_number_1[42]} {cnt_receive_number_1[43]} {cnt_receive_number_1[44]} {cnt_receive_number_1[45]} {cnt_receive_number_1[46]} {cnt_receive_number_1[47]}]]
set_property src_info {type:XDC file:5 line:414 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:415 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe9]
set_property src_info {type:XDC file:5 line:416 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe9]
set_property src_info {type:XDC file:5 line:417 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe9 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_broadcast[47]}]]
set_property src_info {type:XDC file:5 line:418 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:419 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe10]
set_property src_info {type:XDC file:5 line:420 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe10]
set_property src_info {type:XDC file:5 line:421 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe10 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_small[47]}]]
set_property src_info {type:XDC file:5 line:422 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:423 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe11]
set_property src_info {type:XDC file:5 line:424 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe11]
set_property src_info {type:XDC file:5 line:425 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe11 [get_nets [list {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[0]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[1]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[2]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[3]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[4]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[5]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[6]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[7]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[8]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[9]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[10]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[11]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[12]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[13]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[14]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[15]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[16]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[17]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[18]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[19]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[20]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[21]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[22]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[23]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[24]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[25]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[26]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[27]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[28]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[29]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[30]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[31]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[32]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[33]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[34]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[35]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[36]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[37]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[38]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[39]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[40]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[41]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[42]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[43]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[44]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[45]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[46]} {my_xxv_ethernet_0_exdes/cnt_receive_number_1_from_ten_error_2_1[47]}]]
set_property src_info {type:XDC file:5 line:426 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:427 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe12]
set_property src_info {type:XDC file:5 line:428 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_1/probe12]
set_property src_info {type:XDC file:5 line:429 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe12 [get_nets [list {rx_axis_tkeep_1[0]} {rx_axis_tkeep_1[1]} {rx_axis_tkeep_1[2]} {rx_axis_tkeep_1[3]} {rx_axis_tkeep_1[4]} {rx_axis_tkeep_1[5]} {rx_axis_tkeep_1[6]} {rx_axis_tkeep_1[7]}]]
set_property src_info {type:XDC file:5 line:430 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:431 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe13]
set_property src_info {type:XDC file:5 line:432 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_1/probe13]
set_property src_info {type:XDC file:5 line:433 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe13 [get_nets [list {rx_axis_tdata_1[0]} {rx_axis_tdata_1[1]} {rx_axis_tdata_1[2]} {rx_axis_tdata_1[3]} {rx_axis_tdata_1[4]} {rx_axis_tdata_1[5]} {rx_axis_tdata_1[6]} {rx_axis_tdata_1[7]} {rx_axis_tdata_1[8]} {rx_axis_tdata_1[9]} {rx_axis_tdata_1[10]} {rx_axis_tdata_1[11]} {rx_axis_tdata_1[12]} {rx_axis_tdata_1[13]} {rx_axis_tdata_1[14]} {rx_axis_tdata_1[15]} {rx_axis_tdata_1[16]} {rx_axis_tdata_1[17]} {rx_axis_tdata_1[18]} {rx_axis_tdata_1[19]} {rx_axis_tdata_1[20]} {rx_axis_tdata_1[21]} {rx_axis_tdata_1[22]} {rx_axis_tdata_1[23]} {rx_axis_tdata_1[24]} {rx_axis_tdata_1[25]} {rx_axis_tdata_1[26]} {rx_axis_tdata_1[27]} {rx_axis_tdata_1[28]} {rx_axis_tdata_1[29]} {rx_axis_tdata_1[30]} {rx_axis_tdata_1[31]} {rx_axis_tdata_1[32]} {rx_axis_tdata_1[33]} {rx_axis_tdata_1[34]} {rx_axis_tdata_1[35]} {rx_axis_tdata_1[36]} {rx_axis_tdata_1[37]} {rx_axis_tdata_1[38]} {rx_axis_tdata_1[39]} {rx_axis_tdata_1[40]} {rx_axis_tdata_1[41]} {rx_axis_tdata_1[42]} {rx_axis_tdata_1[43]} {rx_axis_tdata_1[44]} {rx_axis_tdata_1[45]} {rx_axis_tdata_1[46]} {rx_axis_tdata_1[47]} {rx_axis_tdata_1[48]} {rx_axis_tdata_1[49]} {rx_axis_tdata_1[50]} {rx_axis_tdata_1[51]} {rx_axis_tdata_1[52]} {rx_axis_tdata_1[53]} {rx_axis_tdata_1[54]} {rx_axis_tdata_1[55]} {rx_axis_tdata_1[56]} {rx_axis_tdata_1[57]} {rx_axis_tdata_1[58]} {rx_axis_tdata_1[59]} {rx_axis_tdata_1[60]} {rx_axis_tdata_1[61]} {rx_axis_tdata_1[62]} {rx_axis_tdata_1[63]}]]
set_property src_info {type:XDC file:5 line:434 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:435 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe14]
set_property src_info {type:XDC file:5 line:436 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe14]
set_property src_info {type:XDC file:5 line:437 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe14 [get_nets [list {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[0]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[1]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[2]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[3]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[4]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[5]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[6]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[7]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[8]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[9]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[10]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[11]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[12]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[13]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[14]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[15]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[16]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[17]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[18]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[19]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[20]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[21]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[22]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[23]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[24]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[25]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[26]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[27]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[28]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[29]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[30]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[31]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[32]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[33]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[34]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[35]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[36]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[37]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[38]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[39]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[40]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[41]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[42]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[43]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[44]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[45]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[46]} {inst_Ports_for_CC_port_1/inst_RTT_Measurement/cnt_receive_my_mac[47]}]]
set_property src_info {type:XDC file:5 line:438 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:439 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe15]
set_property src_info {type:XDC file:5 line:440 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe15]
set_property src_info {type:XDC file:5 line:441 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe15 [get_nets [list {inst_Ports_for_CC_port_1/RTT[0]} {inst_Ports_for_CC_port_1/RTT[1]} {inst_Ports_for_CC_port_1/RTT[2]} {inst_Ports_for_CC_port_1/RTT[3]} {inst_Ports_for_CC_port_1/RTT[4]} {inst_Ports_for_CC_port_1/RTT[5]} {inst_Ports_for_CC_port_1/RTT[6]} {inst_Ports_for_CC_port_1/RTT[7]} {inst_Ports_for_CC_port_1/RTT[8]} {inst_Ports_for_CC_port_1/RTT[9]} {inst_Ports_for_CC_port_1/RTT[10]} {inst_Ports_for_CC_port_1/RTT[11]} {inst_Ports_for_CC_port_1/RTT[12]} {inst_Ports_for_CC_port_1/RTT[13]} {inst_Ports_for_CC_port_1/RTT[14]} {inst_Ports_for_CC_port_1/RTT[15]} {inst_Ports_for_CC_port_1/RTT[16]} {inst_Ports_for_CC_port_1/RTT[17]} {inst_Ports_for_CC_port_1/RTT[18]} {inst_Ports_for_CC_port_1/RTT[19]} {inst_Ports_for_CC_port_1/RTT[20]} {inst_Ports_for_CC_port_1/RTT[21]} {inst_Ports_for_CC_port_1/RTT[22]} {inst_Ports_for_CC_port_1/RTT[23]} {inst_Ports_for_CC_port_1/RTT[24]} {inst_Ports_for_CC_port_1/RTT[25]} {inst_Ports_for_CC_port_1/RTT[26]} {inst_Ports_for_CC_port_1/RTT[27]} {inst_Ports_for_CC_port_1/RTT[28]} {inst_Ports_for_CC_port_1/RTT[29]} {inst_Ports_for_CC_port_1/RTT[30]} {inst_Ports_for_CC_port_1/RTT[31]} {inst_Ports_for_CC_port_1/RTT[32]} {inst_Ports_for_CC_port_1/RTT[33]} {inst_Ports_for_CC_port_1/RTT[34]} {inst_Ports_for_CC_port_1/RTT[35]} {inst_Ports_for_CC_port_1/RTT[36]} {inst_Ports_for_CC_port_1/RTT[37]} {inst_Ports_for_CC_port_1/RTT[38]} {inst_Ports_for_CC_port_1/RTT[39]} {inst_Ports_for_CC_port_1/RTT[40]} {inst_Ports_for_CC_port_1/RTT[41]} {inst_Ports_for_CC_port_1/RTT[42]} {inst_Ports_for_CC_port_1/RTT[43]} {inst_Ports_for_CC_port_1/RTT[44]} {inst_Ports_for_CC_port_1/RTT[45]} {inst_Ports_for_CC_port_1/RTT[46]} {inst_Ports_for_CC_port_1/RTT[47]}]]
set_property src_info {type:XDC file:5 line:442 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:443 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe16]
set_property src_info {type:XDC file:5 line:444 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_1/probe16]
set_property src_info {type:XDC file:5 line:445 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe16 [get_nets [list {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[0]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[1]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[2]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[3]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[4]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[5]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[6]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[7]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[8]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[9]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[10]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[11]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[12]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[13]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[14]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[15]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[16]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[17]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[18]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[19]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[20]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[21]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[22]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[23]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[24]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[25]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[26]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[27]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[28]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[29]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[30]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[31]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[32]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[33]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[34]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[35]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[36]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[37]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[38]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[39]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[40]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[41]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[42]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[43]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[44]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[45]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[46]} {inst_Ports_for_CC_port_1/cnt_before_FIFO_number_3[47]}]]
set_property src_info {type:XDC file:5 line:446 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:447 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe17]
set_property src_info {type:XDC file:5 line:448 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe17]
set_property src_info {type:XDC file:5 line:449 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe17 [get_nets [list inst_Ports_for_CC_port_1/RTT_fifo_full]]
set_property src_info {type:XDC file:5 line:450 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:451 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe18]
set_property src_info {type:XDC file:5 line:452 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe18]
set_property src_info {type:XDC file:5 line:453 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe18 [get_nets [list inst_Ports_for_CC_port_1/RTT_fifo_wr_en]]
set_property src_info {type:XDC file:5 line:454 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:455 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe19]
set_property src_info {type:XDC file:5 line:456 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe19]
set_property src_info {type:XDC file:5 line:457 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe19 [get_nets [list rx_axis_tlast_1]]
set_property src_info {type:XDC file:5 line:458 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:459 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe20]
set_property src_info {type:XDC file:5 line:460 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe20]
set_property src_info {type:XDC file:5 line:461 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe20 [get_nets [list rx_axis_tvalid_1]]
set_property src_info {type:XDC file:5 line:462 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_1 probe
set_property src_info {type:XDC file:5 line:463 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_1/probe21]
set_property src_info {type:XDC file:5 line:464 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_1/probe21]
set_property src_info {type:XDC file:5 line:465 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_1/probe21 [get_nets [list user_rx_reset_1]]
set_property src_info {type:XDC file:5 line:466 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_2 ila
set_property src_info {type:XDC file:5 line:467 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:468 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:469 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:470 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:471 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:472 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:473 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:474 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_2]
set_property src_info {type:XDC file:5 line:475 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/clk]
set_property src_info {type:XDC file:5 line:476 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_2]]
set_property src_info {type:XDC file:5 line:477 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe0]
set_property src_info {type:XDC file:5 line:478 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_2/probe0]
set_property src_info {type:XDC file:5 line:479 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe0 [get_nets [list {cnt_receive_from_01_number_2[0]} {cnt_receive_from_01_number_2[1]} {cnt_receive_from_01_number_2[2]} {cnt_receive_from_01_number_2[3]} {cnt_receive_from_01_number_2[4]} {cnt_receive_from_01_number_2[5]} {cnt_receive_from_01_number_2[6]} {cnt_receive_from_01_number_2[7]} {cnt_receive_from_01_number_2[8]} {cnt_receive_from_01_number_2[9]} {cnt_receive_from_01_number_2[10]} {cnt_receive_from_01_number_2[11]} {cnt_receive_from_01_number_2[12]} {cnt_receive_from_01_number_2[13]} {cnt_receive_from_01_number_2[14]} {cnt_receive_from_01_number_2[15]} {cnt_receive_from_01_number_2[16]} {cnt_receive_from_01_number_2[17]} {cnt_receive_from_01_number_2[18]} {cnt_receive_from_01_number_2[19]} {cnt_receive_from_01_number_2[20]} {cnt_receive_from_01_number_2[21]} {cnt_receive_from_01_number_2[22]} {cnt_receive_from_01_number_2[23]} {cnt_receive_from_01_number_2[24]} {cnt_receive_from_01_number_2[25]} {cnt_receive_from_01_number_2[26]} {cnt_receive_from_01_number_2[27]} {cnt_receive_from_01_number_2[28]} {cnt_receive_from_01_number_2[29]} {cnt_receive_from_01_number_2[30]} {cnt_receive_from_01_number_2[31]} {cnt_receive_from_01_number_2[32]} {cnt_receive_from_01_number_2[33]} {cnt_receive_from_01_number_2[34]} {cnt_receive_from_01_number_2[35]} {cnt_receive_from_01_number_2[36]} {cnt_receive_from_01_number_2[37]} {cnt_receive_from_01_number_2[38]} {cnt_receive_from_01_number_2[39]} {cnt_receive_from_01_number_2[40]} {cnt_receive_from_01_number_2[41]} {cnt_receive_from_01_number_2[42]} {cnt_receive_from_01_number_2[43]} {cnt_receive_from_01_number_2[44]} {cnt_receive_from_01_number_2[45]} {cnt_receive_from_01_number_2[46]} {cnt_receive_from_01_number_2[47]}]]
set_property src_info {type:XDC file:5 line:480 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:481 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe1]
set_property src_info {type:XDC file:5 line:482 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_2/probe1]
set_property src_info {type:XDC file:5 line:483 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe1 [get_nets [list {rx_axis_tkeep_2[0]} {rx_axis_tkeep_2[1]} {rx_axis_tkeep_2[2]} {rx_axis_tkeep_2[3]} {rx_axis_tkeep_2[4]} {rx_axis_tkeep_2[5]} {rx_axis_tkeep_2[6]} {rx_axis_tkeep_2[7]}]]
set_property src_info {type:XDC file:5 line:484 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:485 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe2]
set_property src_info {type:XDC file:5 line:486 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_2/probe2]
set_property src_info {type:XDC file:5 line:487 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe2 [get_nets [list {rx_axis_tdata_2[0]} {rx_axis_tdata_2[1]} {rx_axis_tdata_2[2]} {rx_axis_tdata_2[3]} {rx_axis_tdata_2[4]} {rx_axis_tdata_2[5]} {rx_axis_tdata_2[6]} {rx_axis_tdata_2[7]} {rx_axis_tdata_2[8]} {rx_axis_tdata_2[9]} {rx_axis_tdata_2[10]} {rx_axis_tdata_2[11]} {rx_axis_tdata_2[12]} {rx_axis_tdata_2[13]} {rx_axis_tdata_2[14]} {rx_axis_tdata_2[15]} {rx_axis_tdata_2[16]} {rx_axis_tdata_2[17]} {rx_axis_tdata_2[18]} {rx_axis_tdata_2[19]} {rx_axis_tdata_2[20]} {rx_axis_tdata_2[21]} {rx_axis_tdata_2[22]} {rx_axis_tdata_2[23]} {rx_axis_tdata_2[24]} {rx_axis_tdata_2[25]} {rx_axis_tdata_2[26]} {rx_axis_tdata_2[27]} {rx_axis_tdata_2[28]} {rx_axis_tdata_2[29]} {rx_axis_tdata_2[30]} {rx_axis_tdata_2[31]} {rx_axis_tdata_2[32]} {rx_axis_tdata_2[33]} {rx_axis_tdata_2[34]} {rx_axis_tdata_2[35]} {rx_axis_tdata_2[36]} {rx_axis_tdata_2[37]} {rx_axis_tdata_2[38]} {rx_axis_tdata_2[39]} {rx_axis_tdata_2[40]} {rx_axis_tdata_2[41]} {rx_axis_tdata_2[42]} {rx_axis_tdata_2[43]} {rx_axis_tdata_2[44]} {rx_axis_tdata_2[45]} {rx_axis_tdata_2[46]} {rx_axis_tdata_2[47]} {rx_axis_tdata_2[48]} {rx_axis_tdata_2[49]} {rx_axis_tdata_2[50]} {rx_axis_tdata_2[51]} {rx_axis_tdata_2[52]} {rx_axis_tdata_2[53]} {rx_axis_tdata_2[54]} {rx_axis_tdata_2[55]} {rx_axis_tdata_2[56]} {rx_axis_tdata_2[57]} {rx_axis_tdata_2[58]} {rx_axis_tdata_2[59]} {rx_axis_tdata_2[60]} {rx_axis_tdata_2[61]} {rx_axis_tdata_2[62]} {rx_axis_tdata_2[63]}]]
set_property src_info {type:XDC file:5 line:488 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:489 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe3]
set_property src_info {type:XDC file:5 line:490 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_2/probe3]
set_property src_info {type:XDC file:5 line:491 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe3 [get_nets [list {cnt_receive_number_2[0]} {cnt_receive_number_2[1]} {cnt_receive_number_2[2]} {cnt_receive_number_2[3]} {cnt_receive_number_2[4]} {cnt_receive_number_2[5]} {cnt_receive_number_2[6]} {cnt_receive_number_2[7]} {cnt_receive_number_2[8]} {cnt_receive_number_2[9]} {cnt_receive_number_2[10]} {cnt_receive_number_2[11]} {cnt_receive_number_2[12]} {cnt_receive_number_2[13]} {cnt_receive_number_2[14]} {cnt_receive_number_2[15]} {cnt_receive_number_2[16]} {cnt_receive_number_2[17]} {cnt_receive_number_2[18]} {cnt_receive_number_2[19]} {cnt_receive_number_2[20]} {cnt_receive_number_2[21]} {cnt_receive_number_2[22]} {cnt_receive_number_2[23]} {cnt_receive_number_2[24]} {cnt_receive_number_2[25]} {cnt_receive_number_2[26]} {cnt_receive_number_2[27]} {cnt_receive_number_2[28]} {cnt_receive_number_2[29]} {cnt_receive_number_2[30]} {cnt_receive_number_2[31]} {cnt_receive_number_2[32]} {cnt_receive_number_2[33]} {cnt_receive_number_2[34]} {cnt_receive_number_2[35]} {cnt_receive_number_2[36]} {cnt_receive_number_2[37]} {cnt_receive_number_2[38]} {cnt_receive_number_2[39]} {cnt_receive_number_2[40]} {cnt_receive_number_2[41]} {cnt_receive_number_2[42]} {cnt_receive_number_2[43]} {cnt_receive_number_2[44]} {cnt_receive_number_2[45]} {cnt_receive_number_2[46]} {cnt_receive_number_2[47]}]]
set_property src_info {type:XDC file:5 line:492 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:493 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe4]
set_property src_info {type:XDC file:5 line:494 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe4]
set_property src_info {type:XDC file:5 line:495 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe4 [get_nets [list rx_axis_tlast_2]]
set_property src_info {type:XDC file:5 line:496 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:497 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe5]
set_property src_info {type:XDC file:5 line:498 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe5]
set_property src_info {type:XDC file:5 line:499 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe5 [get_nets [list rx_axis_tvalid_2]]
set_property src_info {type:XDC file:5 line:500 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_2 probe
set_property src_info {type:XDC file:5 line:501 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_2/probe6]
set_property src_info {type:XDC file:5 line:502 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_2/probe6]
set_property src_info {type:XDC file:5 line:503 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_2/probe6 [get_nets [list user_rx_reset_2]]
set_property src_info {type:XDC file:5 line:504 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_3 ila
set_property src_info {type:XDC file:5 line:505 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:506 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:507 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:508 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:509 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:510 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:511 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:512 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_3]
set_property src_info {type:XDC file:5 line:513 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/clk]
set_property src_info {type:XDC file:5 line:514 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_0]]
set_property src_info {type:XDC file:5 line:515 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe0]
set_property src_info {type:XDC file:5 line:516 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_3/probe0]
set_property src_info {type:XDC file:5 line:517 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe0 [get_nets [list {cnt_receive_number_0[0]} {cnt_receive_number_0[1]} {cnt_receive_number_0[2]} {cnt_receive_number_0[3]} {cnt_receive_number_0[4]} {cnt_receive_number_0[5]} {cnt_receive_number_0[6]} {cnt_receive_number_0[7]} {cnt_receive_number_0[8]} {cnt_receive_number_0[9]} {cnt_receive_number_0[10]} {cnt_receive_number_0[11]} {cnt_receive_number_0[12]} {cnt_receive_number_0[13]} {cnt_receive_number_0[14]} {cnt_receive_number_0[15]} {cnt_receive_number_0[16]} {cnt_receive_number_0[17]} {cnt_receive_number_0[18]} {cnt_receive_number_0[19]} {cnt_receive_number_0[20]} {cnt_receive_number_0[21]} {cnt_receive_number_0[22]} {cnt_receive_number_0[23]} {cnt_receive_number_0[24]} {cnt_receive_number_0[25]} {cnt_receive_number_0[26]} {cnt_receive_number_0[27]} {cnt_receive_number_0[28]} {cnt_receive_number_0[29]} {cnt_receive_number_0[30]} {cnt_receive_number_0[31]} {cnt_receive_number_0[32]} {cnt_receive_number_0[33]} {cnt_receive_number_0[34]} {cnt_receive_number_0[35]} {cnt_receive_number_0[36]} {cnt_receive_number_0[37]} {cnt_receive_number_0[38]} {cnt_receive_number_0[39]} {cnt_receive_number_0[40]} {cnt_receive_number_0[41]} {cnt_receive_number_0[42]} {cnt_receive_number_0[43]} {cnt_receive_number_0[44]} {cnt_receive_number_0[45]} {cnt_receive_number_0[46]} {cnt_receive_number_0[47]}]]
set_property src_info {type:XDC file:5 line:518 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:519 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe1]
set_property src_info {type:XDC file:5 line:520 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_3/probe1]
set_property src_info {type:XDC file:5 line:521 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe1 [get_nets [list {rx_axis_tdata_0[0]} {rx_axis_tdata_0[1]} {rx_axis_tdata_0[2]} {rx_axis_tdata_0[3]} {rx_axis_tdata_0[4]} {rx_axis_tdata_0[5]} {rx_axis_tdata_0[6]} {rx_axis_tdata_0[7]} {rx_axis_tdata_0[8]} {rx_axis_tdata_0[9]} {rx_axis_tdata_0[10]} {rx_axis_tdata_0[11]} {rx_axis_tdata_0[12]} {rx_axis_tdata_0[13]} {rx_axis_tdata_0[14]} {rx_axis_tdata_0[15]} {rx_axis_tdata_0[16]} {rx_axis_tdata_0[17]} {rx_axis_tdata_0[18]} {rx_axis_tdata_0[19]} {rx_axis_tdata_0[20]} {rx_axis_tdata_0[21]} {rx_axis_tdata_0[22]} {rx_axis_tdata_0[23]} {rx_axis_tdata_0[24]} {rx_axis_tdata_0[25]} {rx_axis_tdata_0[26]} {rx_axis_tdata_0[27]} {rx_axis_tdata_0[28]} {rx_axis_tdata_0[29]} {rx_axis_tdata_0[30]} {rx_axis_tdata_0[31]} {rx_axis_tdata_0[32]} {rx_axis_tdata_0[33]} {rx_axis_tdata_0[34]} {rx_axis_tdata_0[35]} {rx_axis_tdata_0[36]} {rx_axis_tdata_0[37]} {rx_axis_tdata_0[38]} {rx_axis_tdata_0[39]} {rx_axis_tdata_0[40]} {rx_axis_tdata_0[41]} {rx_axis_tdata_0[42]} {rx_axis_tdata_0[43]} {rx_axis_tdata_0[44]} {rx_axis_tdata_0[45]} {rx_axis_tdata_0[46]} {rx_axis_tdata_0[47]} {rx_axis_tdata_0[48]} {rx_axis_tdata_0[49]} {rx_axis_tdata_0[50]} {rx_axis_tdata_0[51]} {rx_axis_tdata_0[52]} {rx_axis_tdata_0[53]} {rx_axis_tdata_0[54]} {rx_axis_tdata_0[55]} {rx_axis_tdata_0[56]} {rx_axis_tdata_0[57]} {rx_axis_tdata_0[58]} {rx_axis_tdata_0[59]} {rx_axis_tdata_0[60]} {rx_axis_tdata_0[61]} {rx_axis_tdata_0[62]} {rx_axis_tdata_0[63]}]]
set_property src_info {type:XDC file:5 line:522 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:523 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe2]
set_property src_info {type:XDC file:5 line:524 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_3/probe2]
set_property src_info {type:XDC file:5 line:525 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe2 [get_nets [list {rx_axis_tkeep_0[0]} {rx_axis_tkeep_0[1]} {rx_axis_tkeep_0[2]} {rx_axis_tkeep_0[3]} {rx_axis_tkeep_0[4]} {rx_axis_tkeep_0[5]} {rx_axis_tkeep_0[6]} {rx_axis_tkeep_0[7]}]]
set_property src_info {type:XDC file:5 line:526 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:527 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe3]
set_property src_info {type:XDC file:5 line:528 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_3/probe3]
set_property src_info {type:XDC file:5 line:529 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe3 [get_nets [list {inst_Ports0/inst_RTT_Measurement/SM_nxt[0]} {inst_Ports0/inst_RTT_Measurement/SM_nxt[1]} {inst_Ports0/inst_RTT_Measurement/SM_nxt[2]} {inst_Ports0/inst_RTT_Measurement/SM_nxt[3]}]]
set_property src_info {type:XDC file:5 line:530 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:531 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe4]
set_property src_info {type:XDC file:5 line:532 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_3/probe4]
set_property src_info {type:XDC file:5 line:533 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe4 [get_nets [list {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[0]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[1]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[2]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[3]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[4]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[5]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[6]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[7]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[8]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[9]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[10]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[11]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[12]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[13]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[14]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[15]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[16]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[17]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[18]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[19]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[20]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[21]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[22]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[23]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[24]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[25]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[26]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[27]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[28]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[29]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[30]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[31]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[32]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[33]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[34]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[35]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[36]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[37]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[38]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[39]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[40]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[41]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[42]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[43]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[44]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[45]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[46]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[47]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[48]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[49]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[50]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[51]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[52]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[53]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[54]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[55]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[56]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[57]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[58]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[59]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[60]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[61]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[62]} {inst_Ports0/inst_RTT_Measurement/rx_tdata_out[63]}]]
set_property src_info {type:XDC file:5 line:534 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:535 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe5]
set_property src_info {type:XDC file:5 line:536 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_3/probe5]
set_property src_info {type:XDC file:5 line:537 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe5 [get_nets [list {inst_Ports0/inst_RTT_Measurement/SM[0]} {inst_Ports0/inst_RTT_Measurement/SM[1]} {inst_Ports0/inst_RTT_Measurement/SM[2]} {inst_Ports0/inst_RTT_Measurement/SM[3]}]]
set_property src_info {type:XDC file:5 line:538 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:539 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe6]
set_property src_info {type:XDC file:5 line:540 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_3/probe6]
set_property src_info {type:XDC file:5 line:541 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe6 [get_nets [list {inst_Ports0/RTT[0]} {inst_Ports0/RTT[1]} {inst_Ports0/RTT[2]} {inst_Ports0/RTT[3]} {inst_Ports0/RTT[4]} {inst_Ports0/RTT[5]} {inst_Ports0/RTT[6]} {inst_Ports0/RTT[7]} {inst_Ports0/RTT[8]} {inst_Ports0/RTT[9]} {inst_Ports0/RTT[10]} {inst_Ports0/RTT[11]} {inst_Ports0/RTT[12]} {inst_Ports0/RTT[13]} {inst_Ports0/RTT[14]} {inst_Ports0/RTT[15]} {inst_Ports0/RTT[16]} {inst_Ports0/RTT[17]} {inst_Ports0/RTT[18]} {inst_Ports0/RTT[19]} {inst_Ports0/RTT[20]} {inst_Ports0/RTT[21]} {inst_Ports0/RTT[22]} {inst_Ports0/RTT[23]} {inst_Ports0/RTT[24]} {inst_Ports0/RTT[25]} {inst_Ports0/RTT[26]} {inst_Ports0/RTT[27]} {inst_Ports0/RTT[28]} {inst_Ports0/RTT[29]} {inst_Ports0/RTT[30]} {inst_Ports0/RTT[31]} {inst_Ports0/RTT[32]} {inst_Ports0/RTT[33]} {inst_Ports0/RTT[34]} {inst_Ports0/RTT[35]} {inst_Ports0/RTT[36]} {inst_Ports0/RTT[37]} {inst_Ports0/RTT[38]} {inst_Ports0/RTT[39]} {inst_Ports0/RTT[40]} {inst_Ports0/RTT[41]} {inst_Ports0/RTT[42]} {inst_Ports0/RTT[43]} {inst_Ports0/RTT[44]} {inst_Ports0/RTT[45]} {inst_Ports0/RTT[46]} {inst_Ports0/RTT[47]}]]
set_property src_info {type:XDC file:5 line:542 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:543 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe7]
set_property src_info {type:XDC file:5 line:544 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe7]
set_property src_info {type:XDC file:5 line:545 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe7 [get_nets [list inst_Ports0/RTT_fifo_wr_en]]
set_property src_info {type:XDC file:5 line:546 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:547 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe8]
set_property src_info {type:XDC file:5 line:548 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe8]
set_property src_info {type:XDC file:5 line:549 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe8 [get_nets [list rx_axis_tlast_0]]
set_property src_info {type:XDC file:5 line:550 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:551 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe9]
set_property src_info {type:XDC file:5 line:552 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe9]
set_property src_info {type:XDC file:5 line:553 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe9 [get_nets [list rx_axis_tvalid_0]]
set_property src_info {type:XDC file:5 line:554 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:555 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe10]
set_property src_info {type:XDC file:5 line:556 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe10]
set_property src_info {type:XDC file:5 line:557 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe10 [get_nets [list inst_Ports0/inst_RTT_Measurement/rx_tvalid_out]]
set_property src_info {type:XDC file:5 line:558 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_3 probe
set_property src_info {type:XDC file:5 line:559 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_3/probe11]
set_property src_info {type:XDC file:5 line:560 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_3/probe11]
set_property src_info {type:XDC file:5 line:561 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_3/probe11 [get_nets [list user_rx_reset_0]]
set_property src_info {type:XDC file:5 line:562 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_4 ila
set_property src_info {type:XDC file:5 line:563 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:564 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:565 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:566 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:567 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:568 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:569 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:570 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_4]
set_property src_info {type:XDC file:5 line:571 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/clk]
set_property src_info {type:XDC file:5 line:572 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_0/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_0]]
set_property src_info {type:XDC file:5 line:573 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe0]
set_property src_info {type:XDC file:5 line:574 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_4/probe0]
set_property src_info {type:XDC file:5 line:575 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe0 [get_nets [list {packet_frame_index_0[0]} {packet_frame_index_0[1]} {packet_frame_index_0[2]} {packet_frame_index_0[3]} {packet_frame_index_0[4]} {packet_frame_index_0[5]} {packet_frame_index_0[6]} {packet_frame_index_0[7]} {packet_frame_index_0[8]} {packet_frame_index_0[9]} {packet_frame_index_0[10]} {packet_frame_index_0[11]} {packet_frame_index_0[12]} {packet_frame_index_0[13]} {packet_frame_index_0[14]} {packet_frame_index_0[15]} {packet_frame_index_0[16]} {packet_frame_index_0[17]} {packet_frame_index_0[18]} {packet_frame_index_0[19]} {packet_frame_index_0[20]} {packet_frame_index_0[21]} {packet_frame_index_0[22]} {packet_frame_index_0[23]} {packet_frame_index_0[24]} {packet_frame_index_0[25]} {packet_frame_index_0[26]} {packet_frame_index_0[27]} {packet_frame_index_0[28]} {packet_frame_index_0[29]} {packet_frame_index_0[30]} {packet_frame_index_0[31]} {packet_frame_index_0[32]} {packet_frame_index_0[33]} {packet_frame_index_0[34]} {packet_frame_index_0[35]} {packet_frame_index_0[36]} {packet_frame_index_0[37]} {packet_frame_index_0[38]} {packet_frame_index_0[39]} {packet_frame_index_0[40]} {packet_frame_index_0[41]} {packet_frame_index_0[42]} {packet_frame_index_0[43]} {packet_frame_index_0[44]} {packet_frame_index_0[45]} {packet_frame_index_0[46]} {packet_frame_index_0[47]}]]
set_property src_info {type:XDC file:5 line:576 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:577 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe1]
set_property src_info {type:XDC file:5 line:578 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_4/probe1]
set_property src_info {type:XDC file:5 line:579 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe1 [get_nets [list {cnt_send_number_0[0]} {cnt_send_number_0[1]} {cnt_send_number_0[2]} {cnt_send_number_0[3]} {cnt_send_number_0[4]} {cnt_send_number_0[5]} {cnt_send_number_0[6]} {cnt_send_number_0[7]} {cnt_send_number_0[8]} {cnt_send_number_0[9]} {cnt_send_number_0[10]} {cnt_send_number_0[11]} {cnt_send_number_0[12]} {cnt_send_number_0[13]} {cnt_send_number_0[14]} {cnt_send_number_0[15]} {cnt_send_number_0[16]} {cnt_send_number_0[17]} {cnt_send_number_0[18]} {cnt_send_number_0[19]} {cnt_send_number_0[20]} {cnt_send_number_0[21]} {cnt_send_number_0[22]} {cnt_send_number_0[23]} {cnt_send_number_0[24]} {cnt_send_number_0[25]} {cnt_send_number_0[26]} {cnt_send_number_0[27]} {cnt_send_number_0[28]} {cnt_send_number_0[29]} {cnt_send_number_0[30]} {cnt_send_number_0[31]} {cnt_send_number_0[32]} {cnt_send_number_0[33]} {cnt_send_number_0[34]} {cnt_send_number_0[35]} {cnt_send_number_0[36]} {cnt_send_number_0[37]} {cnt_send_number_0[38]} {cnt_send_number_0[39]} {cnt_send_number_0[40]} {cnt_send_number_0[41]} {cnt_send_number_0[42]} {cnt_send_number_0[43]} {cnt_send_number_0[44]} {cnt_send_number_0[45]} {cnt_send_number_0[46]} {cnt_send_number_0[47]}]]
set_property src_info {type:XDC file:5 line:580 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:581 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe2]
set_property src_info {type:XDC file:5 line:582 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_4/probe2]
set_property src_info {type:XDC file:5 line:583 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe2 [get_nets [list {cnt_send_to_03_number_0[0]} {cnt_send_to_03_number_0[1]} {cnt_send_to_03_number_0[2]} {cnt_send_to_03_number_0[3]} {cnt_send_to_03_number_0[4]} {cnt_send_to_03_number_0[5]} {cnt_send_to_03_number_0[6]} {cnt_send_to_03_number_0[7]} {cnt_send_to_03_number_0[8]} {cnt_send_to_03_number_0[9]} {cnt_send_to_03_number_0[10]} {cnt_send_to_03_number_0[11]} {cnt_send_to_03_number_0[12]} {cnt_send_to_03_number_0[13]} {cnt_send_to_03_number_0[14]} {cnt_send_to_03_number_0[15]} {cnt_send_to_03_number_0[16]} {cnt_send_to_03_number_0[17]} {cnt_send_to_03_number_0[18]} {cnt_send_to_03_number_0[19]} {cnt_send_to_03_number_0[20]} {cnt_send_to_03_number_0[21]} {cnt_send_to_03_number_0[22]} {cnt_send_to_03_number_0[23]} {cnt_send_to_03_number_0[24]} {cnt_send_to_03_number_0[25]} {cnt_send_to_03_number_0[26]} {cnt_send_to_03_number_0[27]} {cnt_send_to_03_number_0[28]} {cnt_send_to_03_number_0[29]} {cnt_send_to_03_number_0[30]} {cnt_send_to_03_number_0[31]} {cnt_send_to_03_number_0[32]} {cnt_send_to_03_number_0[33]} {cnt_send_to_03_number_0[34]} {cnt_send_to_03_number_0[35]} {cnt_send_to_03_number_0[36]} {cnt_send_to_03_number_0[37]} {cnt_send_to_03_number_0[38]} {cnt_send_to_03_number_0[39]} {cnt_send_to_03_number_0[40]} {cnt_send_to_03_number_0[41]} {cnt_send_to_03_number_0[42]} {cnt_send_to_03_number_0[43]} {cnt_send_to_03_number_0[44]} {cnt_send_to_03_number_0[45]} {cnt_send_to_03_number_0[46]} {cnt_send_to_03_number_0[47]}]]
set_property src_info {type:XDC file:5 line:584 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:585 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe3]
set_property src_info {type:XDC file:5 line:586 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_4/probe3]
set_property src_info {type:XDC file:5 line:587 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe3 [get_nets [list {tx_axis_tkeep_0[0]} {tx_axis_tkeep_0[1]} {tx_axis_tkeep_0[2]} {tx_axis_tkeep_0[3]} {tx_axis_tkeep_0[4]} {tx_axis_tkeep_0[5]} {tx_axis_tkeep_0[6]} {tx_axis_tkeep_0[7]}]]
set_property src_info {type:XDC file:5 line:588 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:589 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe4]
set_property src_info {type:XDC file:5 line:590 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_4/probe4]
set_property src_info {type:XDC file:5 line:591 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe4 [get_nets [list {tx_axis_tdata_0[0]} {tx_axis_tdata_0[1]} {tx_axis_tdata_0[2]} {tx_axis_tdata_0[3]} {tx_axis_tdata_0[4]} {tx_axis_tdata_0[5]} {tx_axis_tdata_0[6]} {tx_axis_tdata_0[7]} {tx_axis_tdata_0[8]} {tx_axis_tdata_0[9]} {tx_axis_tdata_0[10]} {tx_axis_tdata_0[11]} {tx_axis_tdata_0[12]} {tx_axis_tdata_0[13]} {tx_axis_tdata_0[14]} {tx_axis_tdata_0[15]} {tx_axis_tdata_0[16]} {tx_axis_tdata_0[17]} {tx_axis_tdata_0[18]} {tx_axis_tdata_0[19]} {tx_axis_tdata_0[20]} {tx_axis_tdata_0[21]} {tx_axis_tdata_0[22]} {tx_axis_tdata_0[23]} {tx_axis_tdata_0[24]} {tx_axis_tdata_0[25]} {tx_axis_tdata_0[26]} {tx_axis_tdata_0[27]} {tx_axis_tdata_0[28]} {tx_axis_tdata_0[29]} {tx_axis_tdata_0[30]} {tx_axis_tdata_0[31]} {tx_axis_tdata_0[32]} {tx_axis_tdata_0[33]} {tx_axis_tdata_0[34]} {tx_axis_tdata_0[35]} {tx_axis_tdata_0[36]} {tx_axis_tdata_0[37]} {tx_axis_tdata_0[38]} {tx_axis_tdata_0[39]} {tx_axis_tdata_0[40]} {tx_axis_tdata_0[41]} {tx_axis_tdata_0[42]} {tx_axis_tdata_0[43]} {tx_axis_tdata_0[44]} {tx_axis_tdata_0[45]} {tx_axis_tdata_0[46]} {tx_axis_tdata_0[47]} {tx_axis_tdata_0[48]} {tx_axis_tdata_0[49]} {tx_axis_tdata_0[50]} {tx_axis_tdata_0[51]} {tx_axis_tdata_0[52]} {tx_axis_tdata_0[53]} {tx_axis_tdata_0[54]} {tx_axis_tdata_0[55]} {tx_axis_tdata_0[56]} {tx_axis_tdata_0[57]} {tx_axis_tdata_0[58]} {tx_axis_tdata_0[59]} {tx_axis_tdata_0[60]} {tx_axis_tdata_0[61]} {tx_axis_tdata_0[62]} {tx_axis_tdata_0[63]}]]
set_property src_info {type:XDC file:5 line:592 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:593 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe5]
set_property src_info {type:XDC file:5 line:594 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_4/probe5]
set_property src_info {type:XDC file:5 line:595 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe5 [get_nets [list {inst_Ports0/inst_send_ack/SM_nxt[0]} {inst_Ports0/inst_send_ack/SM_nxt[1]} {inst_Ports0/inst_send_ack/SM_nxt[2]} {inst_Ports0/inst_send_ack/SM_nxt[3]}]]
set_property src_info {type:XDC file:5 line:596 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:597 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe6]
set_property src_info {type:XDC file:5 line:598 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_4/probe6]
set_property src_info {type:XDC file:5 line:599 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe6 [get_nets [list {inst_Ports0/RTT_after_fifo[0]} {inst_Ports0/RTT_after_fifo[1]} {inst_Ports0/RTT_after_fifo[2]} {inst_Ports0/RTT_after_fifo[3]} {inst_Ports0/RTT_after_fifo[4]} {inst_Ports0/RTT_after_fifo[5]} {inst_Ports0/RTT_after_fifo[6]} {inst_Ports0/RTT_after_fifo[7]} {inst_Ports0/RTT_after_fifo[8]} {inst_Ports0/RTT_after_fifo[9]} {inst_Ports0/RTT_after_fifo[10]} {inst_Ports0/RTT_after_fifo[11]} {inst_Ports0/RTT_after_fifo[12]} {inst_Ports0/RTT_after_fifo[13]} {inst_Ports0/RTT_after_fifo[14]} {inst_Ports0/RTT_after_fifo[15]} {inst_Ports0/RTT_after_fifo[16]} {inst_Ports0/RTT_after_fifo[17]} {inst_Ports0/RTT_after_fifo[18]} {inst_Ports0/RTT_after_fifo[19]} {inst_Ports0/RTT_after_fifo[20]} {inst_Ports0/RTT_after_fifo[21]} {inst_Ports0/RTT_after_fifo[22]} {inst_Ports0/RTT_after_fifo[23]} {inst_Ports0/RTT_after_fifo[24]} {inst_Ports0/RTT_after_fifo[25]} {inst_Ports0/RTT_after_fifo[26]} {inst_Ports0/RTT_after_fifo[27]} {inst_Ports0/RTT_after_fifo[28]} {inst_Ports0/RTT_after_fifo[29]} {inst_Ports0/RTT_after_fifo[30]} {inst_Ports0/RTT_after_fifo[31]} {inst_Ports0/RTT_after_fifo[32]} {inst_Ports0/RTT_after_fifo[33]} {inst_Ports0/RTT_after_fifo[34]} {inst_Ports0/RTT_after_fifo[35]} {inst_Ports0/RTT_after_fifo[36]} {inst_Ports0/RTT_after_fifo[37]} {inst_Ports0/RTT_after_fifo[38]} {inst_Ports0/RTT_after_fifo[39]} {inst_Ports0/RTT_after_fifo[40]} {inst_Ports0/RTT_after_fifo[41]} {inst_Ports0/RTT_after_fifo[42]} {inst_Ports0/RTT_after_fifo[43]} {inst_Ports0/RTT_after_fifo[44]} {inst_Ports0/RTT_after_fifo[45]} {inst_Ports0/RTT_after_fifo[46]} {inst_Ports0/RTT_after_fifo[47]}]]
set_property src_info {type:XDC file:5 line:600 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:601 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe7]
set_property src_info {type:XDC file:5 line:602 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_4/probe7]
set_property src_info {type:XDC file:5 line:603 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe7 [get_nets [list {inst_Ports0/inst_send_ack/SM[0]} {inst_Ports0/inst_send_ack/SM[1]} {inst_Ports0/inst_send_ack/SM[2]} {inst_Ports0/inst_send_ack/SM[3]}]]
set_property src_info {type:XDC file:5 line:604 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:605 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe8]
set_property src_info {type:XDC file:5 line:606 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe8]
set_property src_info {type:XDC file:5 line:607 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe8 [get_nets [list inst_Ports0/help_for_receive_data_packet]]
set_property src_info {type:XDC file:5 line:608 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:609 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe9]
set_property src_info {type:XDC file:5 line:610 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe9]
set_property src_info {type:XDC file:5 line:611 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe9 [get_nets [list inst_Ports0/help_for_receive_data_packet_nxt]]
set_property src_info {type:XDC file:5 line:612 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:613 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe10]
set_property src_info {type:XDC file:5 line:614 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe10]
set_property src_info {type:XDC file:5 line:615 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe10 [get_nets [list receive_data_packet]]
set_property src_info {type:XDC file:5 line:616 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:617 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe11]
set_property src_info {type:XDC file:5 line:618 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe11]
set_property src_info {type:XDC file:5 line:619 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe11 [get_nets [list inst_Ports0/RTT_fifo_empty]]
set_property src_info {type:XDC file:5 line:620 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:621 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe12]
set_property src_info {type:XDC file:5 line:622 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe12]
set_property src_info {type:XDC file:5 line:623 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe12 [get_nets [list inst_Ports0/RTT_fifo_rd_en]]
set_property src_info {type:XDC file:5 line:624 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:625 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe13]
set_property src_info {type:XDC file:5 line:626 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe13]
set_property src_info {type:XDC file:5 line:627 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe13 [get_nets [list inst_Ports0/start_ack]]
set_property src_info {type:XDC file:5 line:628 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe14]
set_property src_info {type:XDC file:5 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe14]
set_property src_info {type:XDC file:5 line:631 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe14 [get_nets [list tx_axis_tlast_0]]
set_property src_info {type:XDC file:5 line:632 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:633 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe15]
set_property src_info {type:XDC file:5 line:634 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe15]
set_property src_info {type:XDC file:5 line:635 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe15 [get_nets [list tx_axis_tready_0]]
set_property src_info {type:XDC file:5 line:636 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:637 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe16]
set_property src_info {type:XDC file:5 line:638 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe16]
set_property src_info {type:XDC file:5 line:639 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe16 [get_nets [list tx_axis_tvalid_0]]
set_property src_info {type:XDC file:5 line:640 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_4 probe
set_property src_info {type:XDC file:5 line:641 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_4/probe17]
set_property src_info {type:XDC file:5 line:642 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_4/probe17]
set_property src_info {type:XDC file:5 line:643 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_4/probe17 [get_nets [list user_tx_reset_0]]
set_property src_info {type:XDC file:5 line:644 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_5 ila
set_property src_info {type:XDC file:5 line:645 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:646 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:647 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:648 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:649 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:650 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:651 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:652 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_5]
set_property src_info {type:XDC file:5 line:653 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/clk]
set_property src_info {type:XDC file:5 line:654 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_2/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_2]]
set_property src_info {type:XDC file:5 line:655 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe0]
set_property src_info {type:XDC file:5 line:656 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_5/probe0]
set_property src_info {type:XDC file:5 line:657 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe0 [get_nets [list {tx_axis_tkeep_2[0]} {tx_axis_tkeep_2[1]} {tx_axis_tkeep_2[2]} {tx_axis_tkeep_2[3]} {tx_axis_tkeep_2[4]} {tx_axis_tkeep_2[5]} {tx_axis_tkeep_2[6]} {tx_axis_tkeep_2[7]}]]
set_property src_info {type:XDC file:5 line:658 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:659 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe1]
set_property src_info {type:XDC file:5 line:660 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_5/probe1]
set_property src_info {type:XDC file:5 line:661 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe1 [get_nets [list {packet_frame_index_2[0]} {packet_frame_index_2[1]} {packet_frame_index_2[2]} {packet_frame_index_2[3]} {packet_frame_index_2[4]} {packet_frame_index_2[5]} {packet_frame_index_2[6]} {packet_frame_index_2[7]} {packet_frame_index_2[8]} {packet_frame_index_2[9]} {packet_frame_index_2[10]} {packet_frame_index_2[11]} {packet_frame_index_2[12]} {packet_frame_index_2[13]} {packet_frame_index_2[14]} {packet_frame_index_2[15]} {packet_frame_index_2[16]} {packet_frame_index_2[17]} {packet_frame_index_2[18]} {packet_frame_index_2[19]} {packet_frame_index_2[20]} {packet_frame_index_2[21]} {packet_frame_index_2[22]} {packet_frame_index_2[23]} {packet_frame_index_2[24]} {packet_frame_index_2[25]} {packet_frame_index_2[26]} {packet_frame_index_2[27]} {packet_frame_index_2[28]} {packet_frame_index_2[29]} {packet_frame_index_2[30]} {packet_frame_index_2[31]} {packet_frame_index_2[32]} {packet_frame_index_2[33]} {packet_frame_index_2[34]} {packet_frame_index_2[35]} {packet_frame_index_2[36]} {packet_frame_index_2[37]} {packet_frame_index_2[38]} {packet_frame_index_2[39]} {packet_frame_index_2[40]} {packet_frame_index_2[41]} {packet_frame_index_2[42]} {packet_frame_index_2[43]} {packet_frame_index_2[44]} {packet_frame_index_2[45]} {packet_frame_index_2[46]} {packet_frame_index_2[47]}]]
set_property src_info {type:XDC file:5 line:662 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:663 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe2]
set_property src_info {type:XDC file:5 line:664 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_5/probe2]
set_property src_info {type:XDC file:5 line:665 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe2 [get_nets [list {tx_axis_tdata_2[0]} {tx_axis_tdata_2[1]} {tx_axis_tdata_2[2]} {tx_axis_tdata_2[3]} {tx_axis_tdata_2[4]} {tx_axis_tdata_2[5]} {tx_axis_tdata_2[6]} {tx_axis_tdata_2[7]} {tx_axis_tdata_2[8]} {tx_axis_tdata_2[9]} {tx_axis_tdata_2[10]} {tx_axis_tdata_2[11]} {tx_axis_tdata_2[12]} {tx_axis_tdata_2[13]} {tx_axis_tdata_2[14]} {tx_axis_tdata_2[15]} {tx_axis_tdata_2[16]} {tx_axis_tdata_2[17]} {tx_axis_tdata_2[18]} {tx_axis_tdata_2[19]} {tx_axis_tdata_2[20]} {tx_axis_tdata_2[21]} {tx_axis_tdata_2[22]} {tx_axis_tdata_2[23]} {tx_axis_tdata_2[24]} {tx_axis_tdata_2[25]} {tx_axis_tdata_2[26]} {tx_axis_tdata_2[27]} {tx_axis_tdata_2[28]} {tx_axis_tdata_2[29]} {tx_axis_tdata_2[30]} {tx_axis_tdata_2[31]} {tx_axis_tdata_2[32]} {tx_axis_tdata_2[33]} {tx_axis_tdata_2[34]} {tx_axis_tdata_2[35]} {tx_axis_tdata_2[36]} {tx_axis_tdata_2[37]} {tx_axis_tdata_2[38]} {tx_axis_tdata_2[39]} {tx_axis_tdata_2[40]} {tx_axis_tdata_2[41]} {tx_axis_tdata_2[42]} {tx_axis_tdata_2[43]} {tx_axis_tdata_2[44]} {tx_axis_tdata_2[45]} {tx_axis_tdata_2[46]} {tx_axis_tdata_2[47]} {tx_axis_tdata_2[48]} {tx_axis_tdata_2[49]} {tx_axis_tdata_2[50]} {tx_axis_tdata_2[51]} {tx_axis_tdata_2[52]} {tx_axis_tdata_2[53]} {tx_axis_tdata_2[54]} {tx_axis_tdata_2[55]} {tx_axis_tdata_2[56]} {tx_axis_tdata_2[57]} {tx_axis_tdata_2[58]} {tx_axis_tdata_2[59]} {tx_axis_tdata_2[60]} {tx_axis_tdata_2[61]} {tx_axis_tdata_2[62]} {tx_axis_tdata_2[63]}]]
set_property src_info {type:XDC file:5 line:666 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:667 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe3]
set_property src_info {type:XDC file:5 line:668 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 48 [get_debug_ports u_ila_5/probe3]
set_property src_info {type:XDC file:5 line:669 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe3 [get_nets [list {cnt_send_number_2[0]} {cnt_send_number_2[1]} {cnt_send_number_2[2]} {cnt_send_number_2[3]} {cnt_send_number_2[4]} {cnt_send_number_2[5]} {cnt_send_number_2[6]} {cnt_send_number_2[7]} {cnt_send_number_2[8]} {cnt_send_number_2[9]} {cnt_send_number_2[10]} {cnt_send_number_2[11]} {cnt_send_number_2[12]} {cnt_send_number_2[13]} {cnt_send_number_2[14]} {cnt_send_number_2[15]} {cnt_send_number_2[16]} {cnt_send_number_2[17]} {cnt_send_number_2[18]} {cnt_send_number_2[19]} {cnt_send_number_2[20]} {cnt_send_number_2[21]} {cnt_send_number_2[22]} {cnt_send_number_2[23]} {cnt_send_number_2[24]} {cnt_send_number_2[25]} {cnt_send_number_2[26]} {cnt_send_number_2[27]} {cnt_send_number_2[28]} {cnt_send_number_2[29]} {cnt_send_number_2[30]} {cnt_send_number_2[31]} {cnt_send_number_2[32]} {cnt_send_number_2[33]} {cnt_send_number_2[34]} {cnt_send_number_2[35]} {cnt_send_number_2[36]} {cnt_send_number_2[37]} {cnt_send_number_2[38]} {cnt_send_number_2[39]} {cnt_send_number_2[40]} {cnt_send_number_2[41]} {cnt_send_number_2[42]} {cnt_send_number_2[43]} {cnt_send_number_2[44]} {cnt_send_number_2[45]} {cnt_send_number_2[46]} {cnt_send_number_2[47]}]]
set_property src_info {type:XDC file:5 line:670 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:671 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe4]
set_property src_info {type:XDC file:5 line:672 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 32 [get_debug_ports u_ila_5/probe4]
set_property src_info {type:XDC file:5 line:673 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe4 [get_nets [list {wait_cnt_2[0]} {wait_cnt_2[1]} {wait_cnt_2[2]} {wait_cnt_2[3]} {wait_cnt_2[4]} {wait_cnt_2[5]} {wait_cnt_2[6]} {wait_cnt_2[7]} {wait_cnt_2[8]} {wait_cnt_2[9]} {wait_cnt_2[10]} {wait_cnt_2[11]} {wait_cnt_2[12]} {wait_cnt_2[13]} {wait_cnt_2[14]} {wait_cnt_2[15]} {wait_cnt_2[16]} {wait_cnt_2[17]} {wait_cnt_2[18]} {wait_cnt_2[19]} {wait_cnt_2[20]} {wait_cnt_2[21]} {wait_cnt_2[22]} {wait_cnt_2[23]} {wait_cnt_2[24]} {wait_cnt_2[25]} {wait_cnt_2[26]} {wait_cnt_2[27]} {wait_cnt_2[28]} {wait_cnt_2[29]} {wait_cnt_2[30]} {wait_cnt_2[31]}]]
set_property src_info {type:XDC file:5 line:674 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:675 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe5]
set_property src_info {type:XDC file:5 line:676 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_5/probe5]
set_property src_info {type:XDC file:5 line:677 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe5 [get_nets [list {inst_send_data_2/tx_axis_tdata_2[0]} {inst_send_data_2/tx_axis_tdata_2[1]} {inst_send_data_2/tx_axis_tdata_2[2]} {inst_send_data_2/tx_axis_tdata_2[3]} {inst_send_data_2/tx_axis_tdata_2[4]} {inst_send_data_2/tx_axis_tdata_2[5]} {inst_send_data_2/tx_axis_tdata_2[6]} {inst_send_data_2/tx_axis_tdata_2[7]} {inst_send_data_2/tx_axis_tdata_2[8]} {inst_send_data_2/tx_axis_tdata_2[9]} {inst_send_data_2/tx_axis_tdata_2[10]} {inst_send_data_2/tx_axis_tdata_2[11]} {inst_send_data_2/tx_axis_tdata_2[12]} {inst_send_data_2/tx_axis_tdata_2[13]} {inst_send_data_2/tx_axis_tdata_2[14]} {inst_send_data_2/tx_axis_tdata_2[15]} {inst_send_data_2/tx_axis_tdata_2[16]} {inst_send_data_2/tx_axis_tdata_2[17]} {inst_send_data_2/tx_axis_tdata_2[18]} {inst_send_data_2/tx_axis_tdata_2[19]} {inst_send_data_2/tx_axis_tdata_2[20]} {inst_send_data_2/tx_axis_tdata_2[21]} {inst_send_data_2/tx_axis_tdata_2[22]} {inst_send_data_2/tx_axis_tdata_2[23]} {inst_send_data_2/tx_axis_tdata_2[24]} {inst_send_data_2/tx_axis_tdata_2[25]} {inst_send_data_2/tx_axis_tdata_2[26]} {inst_send_data_2/tx_axis_tdata_2[27]} {inst_send_data_2/tx_axis_tdata_2[28]} {inst_send_data_2/tx_axis_tdata_2[29]} {inst_send_data_2/tx_axis_tdata_2[30]} {inst_send_data_2/tx_axis_tdata_2[31]} {inst_send_data_2/tx_axis_tdata_2[32]} {inst_send_data_2/tx_axis_tdata_2[33]} {inst_send_data_2/tx_axis_tdata_2[34]} {inst_send_data_2/tx_axis_tdata_2[35]} {inst_send_data_2/tx_axis_tdata_2[36]} {inst_send_data_2/tx_axis_tdata_2[37]} {inst_send_data_2/tx_axis_tdata_2[38]} {inst_send_data_2/tx_axis_tdata_2[39]} {inst_send_data_2/tx_axis_tdata_2[40]} {inst_send_data_2/tx_axis_tdata_2[41]} {inst_send_data_2/tx_axis_tdata_2[42]} {inst_send_data_2/tx_axis_tdata_2[43]} {inst_send_data_2/tx_axis_tdata_2[44]} {inst_send_data_2/tx_axis_tdata_2[45]} {inst_send_data_2/tx_axis_tdata_2[46]} {inst_send_data_2/tx_axis_tdata_2[47]} {inst_send_data_2/tx_axis_tdata_2[48]} {inst_send_data_2/tx_axis_tdata_2[49]} {inst_send_data_2/tx_axis_tdata_2[50]} {inst_send_data_2/tx_axis_tdata_2[51]} {inst_send_data_2/tx_axis_tdata_2[52]} {inst_send_data_2/tx_axis_tdata_2[53]} {inst_send_data_2/tx_axis_tdata_2[54]} {inst_send_data_2/tx_axis_tdata_2[55]} {inst_send_data_2/tx_axis_tdata_2[56]} {inst_send_data_2/tx_axis_tdata_2[57]} {inst_send_data_2/tx_axis_tdata_2[58]} {inst_send_data_2/tx_axis_tdata_2[59]} {inst_send_data_2/tx_axis_tdata_2[60]} {inst_send_data_2/tx_axis_tdata_2[61]} {inst_send_data_2/tx_axis_tdata_2[62]} {inst_send_data_2/tx_axis_tdata_2[63]}]]
set_property src_info {type:XDC file:5 line:678 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:679 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe6]
set_property src_info {type:XDC file:5 line:680 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_5/probe6]
set_property src_info {type:XDC file:5 line:681 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe6 [get_nets [list {inst_send_data_2/tx_axis_tdata_1[0]} {inst_send_data_2/tx_axis_tdata_1[1]} {inst_send_data_2/tx_axis_tdata_1[2]} {inst_send_data_2/tx_axis_tdata_1[3]} {inst_send_data_2/tx_axis_tdata_1[4]} {inst_send_data_2/tx_axis_tdata_1[5]} {inst_send_data_2/tx_axis_tdata_1[6]} {inst_send_data_2/tx_axis_tdata_1[7]} {inst_send_data_2/tx_axis_tdata_1[8]} {inst_send_data_2/tx_axis_tdata_1[9]} {inst_send_data_2/tx_axis_tdata_1[10]} {inst_send_data_2/tx_axis_tdata_1[11]} {inst_send_data_2/tx_axis_tdata_1[12]} {inst_send_data_2/tx_axis_tdata_1[13]} {inst_send_data_2/tx_axis_tdata_1[14]} {inst_send_data_2/tx_axis_tdata_1[15]} {inst_send_data_2/tx_axis_tdata_1[16]} {inst_send_data_2/tx_axis_tdata_1[17]} {inst_send_data_2/tx_axis_tdata_1[18]} {inst_send_data_2/tx_axis_tdata_1[19]} {inst_send_data_2/tx_axis_tdata_1[20]} {inst_send_data_2/tx_axis_tdata_1[21]} {inst_send_data_2/tx_axis_tdata_1[22]} {inst_send_data_2/tx_axis_tdata_1[23]} {inst_send_data_2/tx_axis_tdata_1[24]} {inst_send_data_2/tx_axis_tdata_1[25]} {inst_send_data_2/tx_axis_tdata_1[26]} {inst_send_data_2/tx_axis_tdata_1[27]} {inst_send_data_2/tx_axis_tdata_1[28]} {inst_send_data_2/tx_axis_tdata_1[29]} {inst_send_data_2/tx_axis_tdata_1[30]} {inst_send_data_2/tx_axis_tdata_1[31]} {inst_send_data_2/tx_axis_tdata_1[32]} {inst_send_data_2/tx_axis_tdata_1[33]} {inst_send_data_2/tx_axis_tdata_1[34]} {inst_send_data_2/tx_axis_tdata_1[35]} {inst_send_data_2/tx_axis_tdata_1[36]} {inst_send_data_2/tx_axis_tdata_1[37]} {inst_send_data_2/tx_axis_tdata_1[38]} {inst_send_data_2/tx_axis_tdata_1[39]} {inst_send_data_2/tx_axis_tdata_1[40]} {inst_send_data_2/tx_axis_tdata_1[41]} {inst_send_data_2/tx_axis_tdata_1[42]} {inst_send_data_2/tx_axis_tdata_1[43]} {inst_send_data_2/tx_axis_tdata_1[44]} {inst_send_data_2/tx_axis_tdata_1[45]} {inst_send_data_2/tx_axis_tdata_1[46]} {inst_send_data_2/tx_axis_tdata_1[47]} {inst_send_data_2/tx_axis_tdata_1[48]} {inst_send_data_2/tx_axis_tdata_1[49]} {inst_send_data_2/tx_axis_tdata_1[50]} {inst_send_data_2/tx_axis_tdata_1[51]} {inst_send_data_2/tx_axis_tdata_1[52]} {inst_send_data_2/tx_axis_tdata_1[53]} {inst_send_data_2/tx_axis_tdata_1[54]} {inst_send_data_2/tx_axis_tdata_1[55]} {inst_send_data_2/tx_axis_tdata_1[56]} {inst_send_data_2/tx_axis_tdata_1[57]} {inst_send_data_2/tx_axis_tdata_1[58]} {inst_send_data_2/tx_axis_tdata_1[59]} {inst_send_data_2/tx_axis_tdata_1[60]} {inst_send_data_2/tx_axis_tdata_1[61]} {inst_send_data_2/tx_axis_tdata_1[62]} {inst_send_data_2/tx_axis_tdata_1[63]}]]
set_property src_info {type:XDC file:5 line:682 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:683 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe7]
set_property src_info {type:XDC file:5 line:684 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_5/probe7]
set_property src_info {type:XDC file:5 line:685 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe7 [get_nets [list {inst_send_data_2/SM[0]} {inst_send_data_2/SM[1]} {inst_send_data_2/SM[2]} {inst_send_data_2/SM[3]}]]
set_property src_info {type:XDC file:5 line:686 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:687 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe8]
set_property src_info {type:XDC file:5 line:688 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 4 [get_debug_ports u_ila_5/probe8]
set_property src_info {type:XDC file:5 line:689 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe8 [get_nets [list {inst_send_data_2/SM_nxt[0]} {inst_send_data_2/SM_nxt[1]} {inst_send_data_2/SM_nxt[2]} {inst_send_data_2/SM_nxt[3]}]]
set_property src_info {type:XDC file:5 line:690 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:691 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe9]
set_property src_info {type:XDC file:5 line:692 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe9]
set_property src_info {type:XDC file:5 line:693 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe9 [get_nets [list start_send_data_2]]
set_property src_info {type:XDC file:5 line:694 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:695 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe10]
set_property src_info {type:XDC file:5 line:696 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe10]
set_property src_info {type:XDC file:5 line:697 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe10 [get_nets [list tx_axis_tlast_2]]
set_property src_info {type:XDC file:5 line:698 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:699 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe11]
set_property src_info {type:XDC file:5 line:700 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe11]
set_property src_info {type:XDC file:5 line:701 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe11 [get_nets [list tx_axis_tready_2]]
set_property src_info {type:XDC file:5 line:702 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:703 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe12]
set_property src_info {type:XDC file:5 line:704 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe12]
set_property src_info {type:XDC file:5 line:705 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe12 [get_nets [list inst_send_data_2/tx_axis_tready_this_code]]
set_property src_info {type:XDC file:5 line:706 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:707 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe13]
set_property src_info {type:XDC file:5 line:708 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe13]
set_property src_info {type:XDC file:5 line:709 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe13 [get_nets [list tx_axis_tvalid_2]]
set_property src_info {type:XDC file:5 line:710 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_5 probe
set_property src_info {type:XDC file:5 line:711 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_5/probe14]
set_property src_info {type:XDC file:5 line:712 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_5/probe14]
set_property src_info {type:XDC file:5 line:713 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_5/probe14 [get_nets [list user_tx_reset_2]]
set_property src_info {type:XDC file:5 line:714 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_6 ila
set_property src_info {type:XDC file:5 line:715 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:716 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:717 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:718 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:719 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:720 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:721 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:722 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_6]
set_property src_info {type:XDC file:5 line:723 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_6/clk]
set_property src_info {type:XDC file:5 line:724 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_rx_inst/gt_rxn_in_3]]
set_property src_info {type:XDC file:5 line:725 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe0]
set_property src_info {type:XDC file:5 line:726 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_6/probe0]
set_property src_info {type:XDC file:5 line:727 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/probe0 [get_nets [list {rx_axis_tkeep_3[0]} {rx_axis_tkeep_3[1]} {rx_axis_tkeep_3[2]} {rx_axis_tkeep_3[3]} {rx_axis_tkeep_3[4]} {rx_axis_tkeep_3[5]} {rx_axis_tkeep_3[6]} {rx_axis_tkeep_3[7]}]]
set_property src_info {type:XDC file:5 line:728 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_6 probe
set_property src_info {type:XDC file:5 line:729 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe1]
set_property src_info {type:XDC file:5 line:730 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_6/probe1]
set_property src_info {type:XDC file:5 line:731 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/probe1 [get_nets [list {rx_axis_tdata_3[0]} {rx_axis_tdata_3[1]} {rx_axis_tdata_3[2]} {rx_axis_tdata_3[3]} {rx_axis_tdata_3[4]} {rx_axis_tdata_3[5]} {rx_axis_tdata_3[6]} {rx_axis_tdata_3[7]} {rx_axis_tdata_3[8]} {rx_axis_tdata_3[9]} {rx_axis_tdata_3[10]} {rx_axis_tdata_3[11]} {rx_axis_tdata_3[12]} {rx_axis_tdata_3[13]} {rx_axis_tdata_3[14]} {rx_axis_tdata_3[15]} {rx_axis_tdata_3[16]} {rx_axis_tdata_3[17]} {rx_axis_tdata_3[18]} {rx_axis_tdata_3[19]} {rx_axis_tdata_3[20]} {rx_axis_tdata_3[21]} {rx_axis_tdata_3[22]} {rx_axis_tdata_3[23]} {rx_axis_tdata_3[24]} {rx_axis_tdata_3[25]} {rx_axis_tdata_3[26]} {rx_axis_tdata_3[27]} {rx_axis_tdata_3[28]} {rx_axis_tdata_3[29]} {rx_axis_tdata_3[30]} {rx_axis_tdata_3[31]} {rx_axis_tdata_3[32]} {rx_axis_tdata_3[33]} {rx_axis_tdata_3[34]} {rx_axis_tdata_3[35]} {rx_axis_tdata_3[36]} {rx_axis_tdata_3[37]} {rx_axis_tdata_3[38]} {rx_axis_tdata_3[39]} {rx_axis_tdata_3[40]} {rx_axis_tdata_3[41]} {rx_axis_tdata_3[42]} {rx_axis_tdata_3[43]} {rx_axis_tdata_3[44]} {rx_axis_tdata_3[45]} {rx_axis_tdata_3[46]} {rx_axis_tdata_3[47]} {rx_axis_tdata_3[48]} {rx_axis_tdata_3[49]} {rx_axis_tdata_3[50]} {rx_axis_tdata_3[51]} {rx_axis_tdata_3[52]} {rx_axis_tdata_3[53]} {rx_axis_tdata_3[54]} {rx_axis_tdata_3[55]} {rx_axis_tdata_3[56]} {rx_axis_tdata_3[57]} {rx_axis_tdata_3[58]} {rx_axis_tdata_3[59]} {rx_axis_tdata_3[60]} {rx_axis_tdata_3[61]} {rx_axis_tdata_3[62]} {rx_axis_tdata_3[63]}]]
set_property src_info {type:XDC file:5 line:732 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_6 probe
set_property src_info {type:XDC file:5 line:733 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe2]
set_property src_info {type:XDC file:5 line:734 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_6/probe2]
set_property src_info {type:XDC file:5 line:735 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/probe2 [get_nets [list rx_axis_tlast_3]]
set_property src_info {type:XDC file:5 line:736 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_6 probe
set_property src_info {type:XDC file:5 line:737 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe3]
set_property src_info {type:XDC file:5 line:738 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_6/probe3]
set_property src_info {type:XDC file:5 line:739 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/probe3 [get_nets [list rx_axis_tvalid_3]]
set_property src_info {type:XDC file:5 line:740 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_6 probe
set_property src_info {type:XDC file:5 line:741 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_6/probe4]
set_property src_info {type:XDC file:5 line:742 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_6/probe4]
set_property src_info {type:XDC file:5 line:743 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_6/probe4 [get_nets [list user_rx_reset_3]]
set_property src_info {type:XDC file:5 line:744 export:INPUT save:INPUT read:READ} [current_design]
create_debug_core u_ila_7 ila
set_property src_info {type:XDC file:5 line:745 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:746 export:INPUT save:INPUT read:READ} [current_design]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:747 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:748 export:INPUT save:INPUT read:READ} [current_design]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:749 export:INPUT save:INPUT read:READ} [current_design]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:750 export:INPUT save:INPUT read:READ} [current_design]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:751 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:752 export:INPUT save:INPUT read:READ} [current_design]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_7]
set_property src_info {type:XDC file:5 line:753 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_7/clk]
set_property src_info {type:XDC file:5 line:754 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/clk [get_nets [list my_xxv_ethernet_0_exdes/i_xxv_ethernet_0_core_support/i_xxv_ethernet_0_gt_wrapper_3/i_xxv_ethernet_0_core_gtwiz_userclk_tx_inst/gt_rxn_in_3]]
set_property src_info {type:XDC file:5 line:755 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe0]
set_property src_info {type:XDC file:5 line:756 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 8 [get_debug_ports u_ila_7/probe0]
set_property src_info {type:XDC file:5 line:757 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe0 [get_nets [list {tx_axis_tkeep_3[0]} {tx_axis_tkeep_3[1]} {tx_axis_tkeep_3[2]} {tx_axis_tkeep_3[3]} {tx_axis_tkeep_3[4]} {tx_axis_tkeep_3[5]} {tx_axis_tkeep_3[6]} {tx_axis_tkeep_3[7]}]]
set_property src_info {type:XDC file:5 line:758 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_7 probe
set_property src_info {type:XDC file:5 line:759 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe1]
set_property src_info {type:XDC file:5 line:760 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 64 [get_debug_ports u_ila_7/probe1]
set_property src_info {type:XDC file:5 line:761 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe1 [get_nets [list {tx_axis_tdata_3[0]} {tx_axis_tdata_3[1]} {tx_axis_tdata_3[2]} {tx_axis_tdata_3[3]} {tx_axis_tdata_3[4]} {tx_axis_tdata_3[5]} {tx_axis_tdata_3[6]} {tx_axis_tdata_3[7]} {tx_axis_tdata_3[8]} {tx_axis_tdata_3[9]} {tx_axis_tdata_3[10]} {tx_axis_tdata_3[11]} {tx_axis_tdata_3[12]} {tx_axis_tdata_3[13]} {tx_axis_tdata_3[14]} {tx_axis_tdata_3[15]} {tx_axis_tdata_3[16]} {tx_axis_tdata_3[17]} {tx_axis_tdata_3[18]} {tx_axis_tdata_3[19]} {tx_axis_tdata_3[20]} {tx_axis_tdata_3[21]} {tx_axis_tdata_3[22]} {tx_axis_tdata_3[23]} {tx_axis_tdata_3[24]} {tx_axis_tdata_3[25]} {tx_axis_tdata_3[26]} {tx_axis_tdata_3[27]} {tx_axis_tdata_3[28]} {tx_axis_tdata_3[29]} {tx_axis_tdata_3[30]} {tx_axis_tdata_3[31]} {tx_axis_tdata_3[32]} {tx_axis_tdata_3[33]} {tx_axis_tdata_3[34]} {tx_axis_tdata_3[35]} {tx_axis_tdata_3[36]} {tx_axis_tdata_3[37]} {tx_axis_tdata_3[38]} {tx_axis_tdata_3[39]} {tx_axis_tdata_3[40]} {tx_axis_tdata_3[41]} {tx_axis_tdata_3[42]} {tx_axis_tdata_3[43]} {tx_axis_tdata_3[44]} {tx_axis_tdata_3[45]} {tx_axis_tdata_3[46]} {tx_axis_tdata_3[47]} {tx_axis_tdata_3[48]} {tx_axis_tdata_3[49]} {tx_axis_tdata_3[50]} {tx_axis_tdata_3[51]} {tx_axis_tdata_3[52]} {tx_axis_tdata_3[53]} {tx_axis_tdata_3[54]} {tx_axis_tdata_3[55]} {tx_axis_tdata_3[56]} {tx_axis_tdata_3[57]} {tx_axis_tdata_3[58]} {tx_axis_tdata_3[59]} {tx_axis_tdata_3[60]} {tx_axis_tdata_3[61]} {tx_axis_tdata_3[62]} {tx_axis_tdata_3[63]}]]
set_property src_info {type:XDC file:5 line:762 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_7 probe
set_property src_info {type:XDC file:5 line:763 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe2]
set_property src_info {type:XDC file:5 line:764 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_7/probe2]
set_property src_info {type:XDC file:5 line:765 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe2 [get_nets [list tx_axis_tlast_3]]
set_property src_info {type:XDC file:5 line:766 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_7 probe
set_property src_info {type:XDC file:5 line:767 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe3]
set_property src_info {type:XDC file:5 line:768 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_7/probe3]
set_property src_info {type:XDC file:5 line:769 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe3 [get_nets [list tx_axis_tready_3]]
set_property src_info {type:XDC file:5 line:770 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_7 probe
set_property src_info {type:XDC file:5 line:771 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe4]
set_property src_info {type:XDC file:5 line:772 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_7/probe4]
set_property src_info {type:XDC file:5 line:773 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe4 [get_nets [list tx_axis_tvalid_3]]
set_property src_info {type:XDC file:5 line:774 export:INPUT save:INPUT read:READ} [current_design]
create_debug_port u_ila_7 probe
set_property src_info {type:XDC file:5 line:775 export:INPUT save:INPUT read:READ} [current_design]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_7/probe5]
set_property src_info {type:XDC file:5 line:776 export:INPUT save:INPUT read:READ} [current_design]
set_property port_width 1 [get_debug_ports u_ila_7/probe5]
set_property src_info {type:XDC file:5 line:777 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port u_ila_7/probe5 [get_nets [list user_tx_reset_3]]
set_property src_info {type:XDC file:5 line:778 export:INPUT save:INPUT read:READ} [current_design]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:779 export:INPUT save:INPUT read:READ} [current_design]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:780 export:INPUT save:INPUT read:READ} [current_design]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
set_property src_info {type:XDC file:5 line:781 export:INPUT save:INPUT read:READ} [current_design]
connect_debug_port dbg_hub/clk [get_nets tx_clk_out_3]
