#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov  1 12:48:28 2024
# Process ID: 703838
# Current directory: /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1
# Command line: vivado -log dmaSystem_gamma_correction_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source dmaSystem_gamma_correction_0_0.tcl
# Log file: /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1/dmaSystem_gamma_correction_0_0.vds
# Journal file: /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1/vivado.jou
# Running On: visimg05, OS: Linux, CPU Frequency: 4537.802 MHz, CPU Physical cores: 32, Host memory: 67224 MB
#-----------------------------------------------------------
Sourcing tcl script '/home/a0504467/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in /home/a0504467/.Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source dmaSystem_gamma_correction_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:fixedio:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/fixedio.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/fixedio.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:usbctrl:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/usbctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/usbctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:hpstatusctrl:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/hpstatusctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/hpstatusctrl.xml'
Command: synth_design -top dmaSystem_gamma_correction_0_0 -part xc7z007sclg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 703886
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/opt/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 11482 ; free virtual = 46543
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dmaSystem_gamma_correction_0_0' [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_gamma_correction_0_0/synth/dmaSystem_gamma_correction_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'gamma_correction' [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ipshared/8ba1/gamma_correction.v:23]
INFO: [Synth 8-6157] synthesizing module 'gamma_lut' [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ipshared/8ba1/gamma_lut.v:1]
INFO: [Synth 8-226] default block is never used [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ipshared/8ba1/gamma_lut.v:7]
INFO: [Synth 8-6155] done synthesizing module 'gamma_lut' (0#1) [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ipshared/8ba1/gamma_lut.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gamma_correction' (0#1) [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ipshared/8ba1/gamma_correction.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dmaSystem_gamma_correction_0_0' (0#1) [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_gamma_correction_0_0/synth/dmaSystem_gamma_correction_0_0.v:53]
WARNING: [Synth 8-7129] Port axi_reset_n in module gamma_correction is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 12253 ; free virtual = 47314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 12254 ; free virtual = 47316
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 12254 ; free virtual = 47316
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2600.527 ; gain = 0.000 ; free physical = 12254 ; free virtual = 47316
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.559 ; gain = 0.000 ; free physical = 12273 ; free virtual = 47334
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2664.559 ; gain = 0.000 ; free physical = 12273 ; free virtual = 47334
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12292 ; free virtual = 47352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12292 ; free virtual = 47352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12292 ; free virtual = 47352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12292 ; free virtual = 47353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port axi_reset_n in module dmaSystem_gamma_correction_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12313 ; free virtual = 47378
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------+--------------------------+---------------+----------------+
|Module Name                    | RTL Object               | Depth x Width | Implemented As | 
+-------------------------------+--------------------------+---------------+----------------+
|gamma_lut                      | value                    | 256x8         | LUT            | 
|dmaSystem_gamma_correction_0_0 | inst/pixel_value_reg_rep | 256x8         | Block RAM      | 
|dmaSystem_gamma_correction_0_0 | inst/lut_instance1/value | 256x8         | Block RAM      | 
|dmaSystem_gamma_correction_0_0 | inst/lut_instance2/value | 256x8         | Block RAM      | 
|dmaSystem_gamma_correction_0_0 | inst/lut_instance3/value | 256x8         | Block RAM      | 
+-------------------------------+--------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12262 ; free virtual = 47327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12262 ; free virtual = 47327
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12250 ; free virtual = 47315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT2     |     1|
|2     |RAMB18E1 |     3|
|4     |FDRE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12282 ; free virtual = 47347
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2664.559 ; gain = 0.000 ; free physical = 12313 ; free virtual = 47378
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12313 ; free virtual = 47378
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.559 ; gain = 0.000 ; free physical = 12397 ; free virtual = 47462
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2664.559 ; gain = 0.000 ; free physical = 12344 ; free virtual = 47408
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 91fbf508
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2664.559 ; gain = 64.031 ; free physical = 12539 ; free virtual = 47604
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1/dmaSystem_gamma_correction_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP dmaSystem_gamma_correction_0_0, cache-ID = da51e1fbaaa56dc9
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/dmaSystem_gamma_correction_0_0_synth_1/dmaSystem_gamma_correction_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dmaSystem_gamma_correction_0_0_utilization_synth.rpt -pb dmaSystem_gamma_correction_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 12:48:53 2024...
