
RTC_Alarm_standby_WKUP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003af4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000198  08003c84  08003c84  00013c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e1c  08003e1c  0002005c  2**0
                  CONTENTS
  4 .ARM          00000008  08003e1c  08003e1c  00013e1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e24  08003e24  0002005c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e24  08003e24  00013e24  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e28  08003e28  00013e28  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000005c  20000000  08003e2c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002005c  2**0
                  CONTENTS
 10 .bss          000001d4  2000005c  2000005c  0002005c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000230  20000230  0002005c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 14 .debug_info   0000afe4  00000000  00000000  000200cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 00001c89  00000000  00000000  0002b0b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000948  00000000  00000000  0002cd40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000712  00000000  00000000  0002d688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00002812  00000000  00000000  0002dd9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0000be43  00000000  00000000  000305ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ca8c9  00000000  00000000  0003c3ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00002a64  00000000  00000000  00106cb8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006f  00000000  00000000  0010971c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000005c 	.word	0x2000005c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003c6c 	.word	0x08003c6c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000060 	.word	0x20000060
 80001cc:	08003c6c 	.word	0x08003c6c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b970 	b.w	8000578 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9e08      	ldr	r6, [sp, #32]
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	460f      	mov	r7, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4694      	mov	ip, r2
 80002c4:	d965      	bls.n	8000392 <__udivmoddi4+0xe2>
 80002c6:	fab2 f382 	clz	r3, r2
 80002ca:	b143      	cbz	r3, 80002de <__udivmoddi4+0x2e>
 80002cc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002d0:	f1c3 0220 	rsb	r2, r3, #32
 80002d4:	409f      	lsls	r7, r3
 80002d6:	fa20 f202 	lsr.w	r2, r0, r2
 80002da:	4317      	orrs	r7, r2
 80002dc:	409c      	lsls	r4, r3
 80002de:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002e2:	fa1f f58c 	uxth.w	r5, ip
 80002e6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002ea:	0c22      	lsrs	r2, r4, #16
 80002ec:	fb0e 7711 	mls	r7, lr, r1, r7
 80002f0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002f4:	fb01 f005 	mul.w	r0, r1, r5
 80002f8:	4290      	cmp	r0, r2
 80002fa:	d90a      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fc:	eb1c 0202 	adds.w	r2, ip, r2
 8000300:	f101 37ff 	add.w	r7, r1, #4294967295
 8000304:	f080 811c 	bcs.w	8000540 <__udivmoddi4+0x290>
 8000308:	4290      	cmp	r0, r2
 800030a:	f240 8119 	bls.w	8000540 <__udivmoddi4+0x290>
 800030e:	3902      	subs	r1, #2
 8000310:	4462      	add	r2, ip
 8000312:	1a12      	subs	r2, r2, r0
 8000314:	b2a4      	uxth	r4, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000322:	fb00 f505 	mul.w	r5, r0, r5
 8000326:	42a5      	cmp	r5, r4
 8000328:	d90a      	bls.n	8000340 <__udivmoddi4+0x90>
 800032a:	eb1c 0404 	adds.w	r4, ip, r4
 800032e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000332:	f080 8107 	bcs.w	8000544 <__udivmoddi4+0x294>
 8000336:	42a5      	cmp	r5, r4
 8000338:	f240 8104 	bls.w	8000544 <__udivmoddi4+0x294>
 800033c:	4464      	add	r4, ip
 800033e:	3802      	subs	r0, #2
 8000340:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000344:	1b64      	subs	r4, r4, r5
 8000346:	2100      	movs	r1, #0
 8000348:	b11e      	cbz	r6, 8000352 <__udivmoddi4+0xa2>
 800034a:	40dc      	lsrs	r4, r3
 800034c:	2300      	movs	r3, #0
 800034e:	e9c6 4300 	strd	r4, r3, [r6]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0xbc>
 800035a:	2e00      	cmp	r6, #0
 800035c:	f000 80ed 	beq.w	800053a <__udivmoddi4+0x28a>
 8000360:	2100      	movs	r1, #0
 8000362:	e9c6 0500 	strd	r0, r5, [r6]
 8000366:	4608      	mov	r0, r1
 8000368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036c:	fab3 f183 	clz	r1, r3
 8000370:	2900      	cmp	r1, #0
 8000372:	d149      	bne.n	8000408 <__udivmoddi4+0x158>
 8000374:	42ab      	cmp	r3, r5
 8000376:	d302      	bcc.n	800037e <__udivmoddi4+0xce>
 8000378:	4282      	cmp	r2, r0
 800037a:	f200 80f8 	bhi.w	800056e <__udivmoddi4+0x2be>
 800037e:	1a84      	subs	r4, r0, r2
 8000380:	eb65 0203 	sbc.w	r2, r5, r3
 8000384:	2001      	movs	r0, #1
 8000386:	4617      	mov	r7, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	d0e2      	beq.n	8000352 <__udivmoddi4+0xa2>
 800038c:	e9c6 4700 	strd	r4, r7, [r6]
 8000390:	e7df      	b.n	8000352 <__udivmoddi4+0xa2>
 8000392:	b902      	cbnz	r2, 8000396 <__udivmoddi4+0xe6>
 8000394:	deff      	udf	#255	; 0xff
 8000396:	fab2 f382 	clz	r3, r2
 800039a:	2b00      	cmp	r3, #0
 800039c:	f040 8090 	bne.w	80004c0 <__udivmoddi4+0x210>
 80003a0:	1a8a      	subs	r2, r1, r2
 80003a2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	2101      	movs	r1, #1
 80003ac:	fbb2 f5f7 	udiv	r5, r2, r7
 80003b0:	fb07 2015 	mls	r0, r7, r5, r2
 80003b4:	0c22      	lsrs	r2, r4, #16
 80003b6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003ba:	fb0e f005 	mul.w	r0, lr, r5
 80003be:	4290      	cmp	r0, r2
 80003c0:	d908      	bls.n	80003d4 <__udivmoddi4+0x124>
 80003c2:	eb1c 0202 	adds.w	r2, ip, r2
 80003c6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ca:	d202      	bcs.n	80003d2 <__udivmoddi4+0x122>
 80003cc:	4290      	cmp	r0, r2
 80003ce:	f200 80cb 	bhi.w	8000568 <__udivmoddi4+0x2b8>
 80003d2:	4645      	mov	r5, r8
 80003d4:	1a12      	subs	r2, r2, r0
 80003d6:	b2a4      	uxth	r4, r4
 80003d8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003dc:	fb07 2210 	mls	r2, r7, r0, r2
 80003e0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003e4:	fb0e fe00 	mul.w	lr, lr, r0
 80003e8:	45a6      	cmp	lr, r4
 80003ea:	d908      	bls.n	80003fe <__udivmoddi4+0x14e>
 80003ec:	eb1c 0404 	adds.w	r4, ip, r4
 80003f0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x14c>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f200 80bb 	bhi.w	8000572 <__udivmoddi4+0x2c2>
 80003fc:	4610      	mov	r0, r2
 80003fe:	eba4 040e 	sub.w	r4, r4, lr
 8000402:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000406:	e79f      	b.n	8000348 <__udivmoddi4+0x98>
 8000408:	f1c1 0720 	rsb	r7, r1, #32
 800040c:	408b      	lsls	r3, r1
 800040e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000412:	ea4c 0c03 	orr.w	ip, ip, r3
 8000416:	fa05 f401 	lsl.w	r4, r5, r1
 800041a:	fa20 f307 	lsr.w	r3, r0, r7
 800041e:	40fd      	lsrs	r5, r7
 8000420:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fbb5 f8f9 	udiv	r8, r5, r9
 800042a:	fa1f fe8c 	uxth.w	lr, ip
 800042e:	fb09 5518 	mls	r5, r9, r8, r5
 8000432:	0c1c      	lsrs	r4, r3, #16
 8000434:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000438:	fb08 f50e 	mul.w	r5, r8, lr
 800043c:	42a5      	cmp	r5, r4
 800043e:	fa02 f201 	lsl.w	r2, r2, r1
 8000442:	fa00 f001 	lsl.w	r0, r0, r1
 8000446:	d90b      	bls.n	8000460 <__udivmoddi4+0x1b0>
 8000448:	eb1c 0404 	adds.w	r4, ip, r4
 800044c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000450:	f080 8088 	bcs.w	8000564 <__udivmoddi4+0x2b4>
 8000454:	42a5      	cmp	r5, r4
 8000456:	f240 8085 	bls.w	8000564 <__udivmoddi4+0x2b4>
 800045a:	f1a8 0802 	sub.w	r8, r8, #2
 800045e:	4464      	add	r4, ip
 8000460:	1b64      	subs	r4, r4, r5
 8000462:	b29d      	uxth	r5, r3
 8000464:	fbb4 f3f9 	udiv	r3, r4, r9
 8000468:	fb09 4413 	mls	r4, r9, r3, r4
 800046c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000470:	fb03 fe0e 	mul.w	lr, r3, lr
 8000474:	45a6      	cmp	lr, r4
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x1da>
 8000478:	eb1c 0404 	adds.w	r4, ip, r4
 800047c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000480:	d26c      	bcs.n	800055c <__udivmoddi4+0x2ac>
 8000482:	45a6      	cmp	lr, r4
 8000484:	d96a      	bls.n	800055c <__udivmoddi4+0x2ac>
 8000486:	3b02      	subs	r3, #2
 8000488:	4464      	add	r4, ip
 800048a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800048e:	fba3 9502 	umull	r9, r5, r3, r2
 8000492:	eba4 040e 	sub.w	r4, r4, lr
 8000496:	42ac      	cmp	r4, r5
 8000498:	46c8      	mov	r8, r9
 800049a:	46ae      	mov	lr, r5
 800049c:	d356      	bcc.n	800054c <__udivmoddi4+0x29c>
 800049e:	d053      	beq.n	8000548 <__udivmoddi4+0x298>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x208>
 80004a2:	ebb0 0208 	subs.w	r2, r0, r8
 80004a6:	eb64 040e 	sbc.w	r4, r4, lr
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40ca      	lsrs	r2, r1
 80004b0:	40cc      	lsrs	r4, r1
 80004b2:	4317      	orrs	r7, r2
 80004b4:	e9c6 7400 	strd	r7, r4, [r6]
 80004b8:	4618      	mov	r0, r3
 80004ba:	2100      	movs	r1, #0
 80004bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004c0:	f1c3 0120 	rsb	r1, r3, #32
 80004c4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004c8:	fa20 f201 	lsr.w	r2, r0, r1
 80004cc:	fa25 f101 	lsr.w	r1, r5, r1
 80004d0:	409d      	lsls	r5, r3
 80004d2:	432a      	orrs	r2, r5
 80004d4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004d8:	fa1f fe8c 	uxth.w	lr, ip
 80004dc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004e0:	fb07 1510 	mls	r5, r7, r0, r1
 80004e4:	0c11      	lsrs	r1, r2, #16
 80004e6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004ea:	fb00 f50e 	mul.w	r5, r0, lr
 80004ee:	428d      	cmp	r5, r1
 80004f0:	fa04 f403 	lsl.w	r4, r4, r3
 80004f4:	d908      	bls.n	8000508 <__udivmoddi4+0x258>
 80004f6:	eb1c 0101 	adds.w	r1, ip, r1
 80004fa:	f100 38ff 	add.w	r8, r0, #4294967295
 80004fe:	d22f      	bcs.n	8000560 <__udivmoddi4+0x2b0>
 8000500:	428d      	cmp	r5, r1
 8000502:	d92d      	bls.n	8000560 <__udivmoddi4+0x2b0>
 8000504:	3802      	subs	r0, #2
 8000506:	4461      	add	r1, ip
 8000508:	1b49      	subs	r1, r1, r5
 800050a:	b292      	uxth	r2, r2
 800050c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000510:	fb07 1115 	mls	r1, r7, r5, r1
 8000514:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000518:	fb05 f10e 	mul.w	r1, r5, lr
 800051c:	4291      	cmp	r1, r2
 800051e:	d908      	bls.n	8000532 <__udivmoddi4+0x282>
 8000520:	eb1c 0202 	adds.w	r2, ip, r2
 8000524:	f105 38ff 	add.w	r8, r5, #4294967295
 8000528:	d216      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 800052a:	4291      	cmp	r1, r2
 800052c:	d914      	bls.n	8000558 <__udivmoddi4+0x2a8>
 800052e:	3d02      	subs	r5, #2
 8000530:	4462      	add	r2, ip
 8000532:	1a52      	subs	r2, r2, r1
 8000534:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000538:	e738      	b.n	80003ac <__udivmoddi4+0xfc>
 800053a:	4631      	mov	r1, r6
 800053c:	4630      	mov	r0, r6
 800053e:	e708      	b.n	8000352 <__udivmoddi4+0xa2>
 8000540:	4639      	mov	r1, r7
 8000542:	e6e6      	b.n	8000312 <__udivmoddi4+0x62>
 8000544:	4610      	mov	r0, r2
 8000546:	e6fb      	b.n	8000340 <__udivmoddi4+0x90>
 8000548:	4548      	cmp	r0, r9
 800054a:	d2a9      	bcs.n	80004a0 <__udivmoddi4+0x1f0>
 800054c:	ebb9 0802 	subs.w	r8, r9, r2
 8000550:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000554:	3b01      	subs	r3, #1
 8000556:	e7a3      	b.n	80004a0 <__udivmoddi4+0x1f0>
 8000558:	4645      	mov	r5, r8
 800055a:	e7ea      	b.n	8000532 <__udivmoddi4+0x282>
 800055c:	462b      	mov	r3, r5
 800055e:	e794      	b.n	800048a <__udivmoddi4+0x1da>
 8000560:	4640      	mov	r0, r8
 8000562:	e7d1      	b.n	8000508 <__udivmoddi4+0x258>
 8000564:	46d0      	mov	r8, sl
 8000566:	e77b      	b.n	8000460 <__udivmoddi4+0x1b0>
 8000568:	3d02      	subs	r5, #2
 800056a:	4462      	add	r2, ip
 800056c:	e732      	b.n	80003d4 <__udivmoddi4+0x124>
 800056e:	4608      	mov	r0, r1
 8000570:	e70a      	b.n	8000388 <__udivmoddi4+0xd8>
 8000572:	4464      	add	r4, ip
 8000574:	3802      	subs	r0, #2
 8000576:	e742      	b.n	80003fe <__udivmoddi4+0x14e>

08000578 <__aeabi_idiv0>:
 8000578:	4770      	bx	lr
 800057a:	bf00      	nop

0800057c <SysTick_Handler>:
extern UART_HandleTypeDef huart2;
extern RTC_HandleTypeDef hRTC;


void SysTick_Handler(void)
{
 800057c:	b580      	push	{r7, lr}
 800057e:	af00      	add	r7, sp, #0
	HAL_IncTick();
 8000580:	f000 fca4 	bl	8000ecc <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 8000584:	f000 fe14 	bl	80011b0 <HAL_SYSTICK_IRQHandler>
}
 8000588:	bf00      	nop
 800058a:	bd80      	pop	{r7, pc}

0800058c <EXTI0_IRQHandler>:


void EXTI0_IRQHandler(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	af00      	add	r7, sp, #0

	HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000590:	2001      	movs	r0, #1
 8000592:	f000 ffd1 	bl	8001538 <HAL_GPIO_EXTI_IRQHandler>
}
 8000596:	bf00      	nop
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <RTC_Alarm_IRQHandler>:


void RTC_Alarm_IRQHandler(void)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
	HAL_RTC_AlarmIRQHandler(&hRTC);
 80005a0:	4802      	ldr	r0, [pc, #8]	; (80005ac <RTC_Alarm_IRQHandler+0x10>)
 80005a2:	f002 f9a5 	bl	80028f0 <HAL_RTC_AlarmIRQHandler>
}
 80005a6:	bf00      	nop
 80005a8:	bd80      	pop	{r7, pc}
 80005aa:	bf00      	nop
 80005ac:	200000c0 	.word	0x200000c0

080005b0 <printmsg>:

UART_HandleTypeDef huart2;
RTC_HandleTypeDef hRTC;

void printmsg(char *format,...)
{
 80005b0:	b40f      	push	{r0, r1, r2, r3}
 80005b2:	b580      	push	{r7, lr}
 80005b4:	b096      	sub	sp, #88	; 0x58
 80005b6:	af00      	add	r7, sp, #0
	char str[80];
	/*Extract the the argument list using VA apis */
	va_list args;
	va_start(args, format);
 80005b8:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80005bc:	607b      	str	r3, [r7, #4]
	vsprintf(str, format,args);
 80005be:	f107 0308 	add.w	r3, r7, #8
 80005c2:	687a      	ldr	r2, [r7, #4]
 80005c4:	6e39      	ldr	r1, [r7, #96]	; 0x60
 80005c6:	4618      	mov	r0, r3
 80005c8:	f002 fec2 	bl	8003350 <vsiprintf>
	HAL_UART_Transmit(&huart2,(uint8_t *)str, strlen(str),HAL_MAX_DELAY);
 80005cc:	f107 0308 	add.w	r3, r7, #8
 80005d0:	4618      	mov	r0, r3
 80005d2:	f7ff fdfd 	bl	80001d0 <strlen>
 80005d6:	4603      	mov	r3, r0
 80005d8:	b29a      	uxth	r2, r3
 80005da:	f107 0108 	add.w	r1, r7, #8
 80005de:	f04f 33ff 	mov.w	r3, #4294967295
 80005e2:	4805      	ldr	r0, [pc, #20]	; (80005f8 <printmsg+0x48>)
 80005e4:	f002 fae2 	bl	8002bac <HAL_UART_Transmit>
	va_end(args);
}
 80005e8:	bf00      	nop
 80005ea:	3758      	adds	r7, #88	; 0x58
 80005ec:	46bd      	mov	sp, r7
 80005ee:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80005f2:	b004      	add	sp, #16
 80005f4:	4770      	bx	lr
 80005f6:	bf00      	nop
 80005f8:	20000078 	.word	0x20000078

080005fc <main>:

int main(void)
{
 80005fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000600:	b08a      	sub	sp, #40	; 0x28
 8000602:	af02      	add	r7, sp, #8
	HAL_Init();
 8000604:	f000 fc10 	bl	8000e28 <HAL_Init>

	SystemClock_Config_HSE(SYS_CLOCK_FREQ_50_MHZ);
 8000608:	2032      	movs	r0, #50	; 0x32
 800060a:	f000 f887 	bl	800071c <SystemClock_Config_HSE>

	GPIO_Init();
 800060e:	f000 f947 	bl	80008a0 <GPIO_Init>

	UART2_Init();
 8000612:	f000 f91f 	bl	8000854 <UART2_Init>

	RTC_Init();
 8000616:	f000 f991 	bl	800093c <RTC_Init>

	printmsg("This is RTC Calendar Testing program\r\n");
 800061a:	4838      	ldr	r0, [pc, #224]	; (80006fc <main+0x100>)
 800061c:	f7ff ffc8 	bl	80005b0 <printmsg>

	__HAL_RCC_PWR_CLK_ENABLE();
 8000620:	2300      	movs	r3, #0
 8000622:	61fb      	str	r3, [r7, #28]
 8000624:	4b36      	ldr	r3, [pc, #216]	; (8000700 <main+0x104>)
 8000626:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000628:	4a35      	ldr	r2, [pc, #212]	; (8000700 <main+0x104>)
 800062a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800062e:	6413      	str	r3, [r2, #64]	; 0x40
 8000630:	4b33      	ldr	r3, [pc, #204]	; (8000700 <main+0x104>)
 8000632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000634:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000638:	61fb      	str	r3, [r7, #28]
 800063a:	69fb      	ldr	r3, [r7, #28]

	if(__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 800063c:	4b31      	ldr	r3, [pc, #196]	; (8000704 <main+0x108>)
 800063e:	685b      	ldr	r3, [r3, #4]
 8000640:	f003 0302 	and.w	r3, r3, #2
 8000644:	2b02      	cmp	r3, #2
 8000646:	d154      	bne.n	80006f2 <main+0xf6>
	{
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);
 8000648:	4b2e      	ldr	r3, [pc, #184]	; (8000704 <main+0x108>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a2d      	ldr	r2, [pc, #180]	; (8000704 <main+0x108>)
 800064e:	f043 0308 	orr.w	r3, r3, #8
 8000652:	6013      	str	r3, [r2, #0]
		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000654:	4b2b      	ldr	r3, [pc, #172]	; (8000704 <main+0x108>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a2a      	ldr	r2, [pc, #168]	; (8000704 <main+0x108>)
 800065a:	f043 0304 	orr.w	r3, r3, #4
 800065e:	6013      	str	r3, [r2, #0]
		__HAL_RTC_ALARM_CLEAR_FLAG(&hRTC, RTC_FLAG_ALRAF);
 8000660:	4b29      	ldr	r3, [pc, #164]	; (8000708 <main+0x10c>)
 8000662:	681b      	ldr	r3, [r3, #0]
 8000664:	68db      	ldr	r3, [r3, #12]
 8000666:	b2da      	uxtb	r2, r3
 8000668:	4b27      	ldr	r3, [pc, #156]	; (8000708 <main+0x10c>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8000670:	60da      	str	r2, [r3, #12]

		printmsg("woke up from the standby mode\r\n");
 8000672:	4826      	ldr	r0, [pc, #152]	; (800070c <main+0x110>)
 8000674:	f7ff ff9c 	bl	80005b0 <printmsg>


		RTC_TimeTypeDef get_time;

		HAL_RTC_GetTime(&hRTC, &get_time, RTC_FORMAT_BIN);
 8000678:	f107 0308 	add.w	r3, r7, #8
 800067c:	2200      	movs	r2, #0
 800067e:	4619      	mov	r1, r3
 8000680:	4821      	ldr	r0, [pc, #132]	; (8000708 <main+0x10c>)
 8000682:	f001 fe32 	bl	80022ea <HAL_RTC_GetTime>


		printmsg("Current Time is %02d:%02d:%02d\r\n", get_time.Hours, get_time.Minutes, get_time.Seconds );
 8000686:	7a3b      	ldrb	r3, [r7, #8]
 8000688:	4619      	mov	r1, r3
 800068a:	7a7b      	ldrb	r3, [r7, #9]
 800068c:	461a      	mov	r2, r3
 800068e:	7abb      	ldrb	r3, [r7, #10]
 8000690:	481f      	ldr	r0, [pc, #124]	; (8000710 <main+0x114>)
 8000692:	f7ff ff8d 	bl	80005b0 <printmsg>

		RTC_DateTypeDef get_date;

		HAL_RTC_GetDate(&hRTC, &get_date, RTC_FORMAT_BIN);
 8000696:	1d3b      	adds	r3, r7, #4
 8000698:	2200      	movs	r2, #0
 800069a:	4619      	mov	r1, r3
 800069c:	481a      	ldr	r0, [pc, #104]	; (8000708 <main+0x10c>)
 800069e:	f001 ff06 	bl	80024ae <HAL_RTC_GetDate>

		printmsg("Current Date is: %02d-%02d-%02d<%s>  <%s> \r\n" , get_date.Month, get_date.Date, get_date.Year, getAM_PM(get_date.WeekDay), getDayofWeek(get_date.WeekDay));
 80006a2:	797b      	ldrb	r3, [r7, #5]
 80006a4:	461d      	mov	r5, r3
 80006a6:	79bb      	ldrb	r3, [r7, #6]
 80006a8:	461e      	mov	r6, r3
 80006aa:	79fb      	ldrb	r3, [r7, #7]
 80006ac:	4698      	mov	r8, r3
 80006ae:	793b      	ldrb	r3, [r7, #4]
 80006b0:	4618      	mov	r0, r3
 80006b2:	f000 fa45 	bl	8000b40 <getAM_PM>
 80006b6:	4604      	mov	r4, r0
 80006b8:	793b      	ldrb	r3, [r7, #4]
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fa22 	bl	8000b04 <getDayofWeek>
 80006c0:	4603      	mov	r3, r0
 80006c2:	9301      	str	r3, [sp, #4]
 80006c4:	9400      	str	r4, [sp, #0]
 80006c6:	4643      	mov	r3, r8
 80006c8:	4632      	mov	r2, r6
 80006ca:	4629      	mov	r1, r5
 80006cc:	4811      	ldr	r0, [pc, #68]	; (8000714 <main+0x118>)
 80006ce:	f7ff ff6f 	bl	80005b0 <printmsg>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 80006d2:	2201      	movs	r2, #1
 80006d4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006d8:	480f      	ldr	r0, [pc, #60]	; (8000718 <main+0x11c>)
 80006da:	f000 ff13 	bl	8001504 <HAL_GPIO_WritePin>

		HAL_Delay(2000); //malfunctions if current isr's priority is higher than systick. Because delay function depends on systick
 80006de:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80006e2:	f000 fc13 	bl	8000f0c <HAL_Delay>

		HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80006e6:	2200      	movs	r2, #0
 80006e8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80006ec:	480a      	ldr	r0, [pc, #40]	; (8000718 <main+0x11c>)
 80006ee:	f000 ff09 	bl	8001504 <HAL_GPIO_WritePin>
	}



	//Enable the wakeup pin 1 in pwr_csr register
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 80006f2:	f44f 7080 	mov.w	r0, #256	; 0x100
 80006f6:	f000 ff37 	bl	8001568 <HAL_PWR_EnableWakeUpPin>



	while(1);
 80006fa:	e7fe      	b.n	80006fa <main+0xfe>
 80006fc:	08003c84 	.word	0x08003c84
 8000700:	40023800 	.word	0x40023800
 8000704:	40007000 	.word	0x40007000
 8000708:	200000c0 	.word	0x200000c0
 800070c:	08003cac 	.word	0x08003cac
 8000710:	08003ccc 	.word	0x08003ccc
 8000714:	08003cf0 	.word	0x08003cf0
 8000718:	40020c00 	.word	0x40020c00

0800071c <SystemClock_Config_HSE>:
	return 0;
}


void SystemClock_Config_HSE(uint8_t clock_freq)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b096      	sub	sp, #88	; 0x58
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	71fb      	strb	r3, [r7, #7]

	RCC_OscInitTypeDef Osc_Init;
	RCC_ClkInitTypeDef Clock_Init;
	uint8_t flash_latency = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

	Osc_Init.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_LSE | RCC_OSCILLATORTYPE_HSI ;
 800072c:	2307      	movs	r3, #7
 800072e:	623b      	str	r3, [r7, #32]
	Osc_Init.HSEState = RCC_HSE_ON;
 8000730:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000734:	627b      	str	r3, [r7, #36]	; 0x24
	Osc_Init.LSEState = RCC_LSE_ON;
 8000736:	2301      	movs	r3, #1
 8000738:	62bb      	str	r3, [r7, #40]	; 0x28
	Osc_Init.HSIState = RCC_HSI_ON;
 800073a:	2301      	movs	r3, #1
 800073c:	62fb      	str	r3, [r7, #44]	; 0x2c
	Osc_Init.PLL.PLLState = RCC_PLL_ON;
 800073e:	2302      	movs	r3, #2
 8000740:	63bb      	str	r3, [r7, #56]	; 0x38
	Osc_Init.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000742:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000746:	63fb      	str	r3, [r7, #60]	; 0x3c

	switch(clock_freq)
 8000748:	79fb      	ldrb	r3, [r7, #7]
 800074a:	2b78      	cmp	r3, #120	; 0x78
 800074c:	d034      	beq.n	80007b8 <SystemClock_Config_HSE+0x9c>
 800074e:	2b78      	cmp	r3, #120	; 0x78
 8000750:	dc76      	bgt.n	8000840 <SystemClock_Config_HSE+0x124>
 8000752:	2b32      	cmp	r3, #50	; 0x32
 8000754:	d002      	beq.n	800075c <SystemClock_Config_HSE+0x40>
 8000756:	2b54      	cmp	r3, #84	; 0x54
 8000758:	d017      	beq.n	800078a <SystemClock_Config_HSE+0x6e>
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
		  flash_latency = 3;
		 break;

	  default:
	  return ;
 800075a:	e071      	b.n	8000840 <SystemClock_Config_HSE+0x124>
		  Osc_Init.PLL.PLLM = 4;
 800075c:	2304      	movs	r3, #4
 800075e:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLN = 50;
 8000760:	2332      	movs	r3, #50	; 0x32
 8000762:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000764:	2302      	movs	r3, #2
 8000766:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLQ = 2;
 8000768:	2302      	movs	r3, #2
 800076a:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800076c:	230f      	movs	r3, #15
 800076e:	60fb      	str	r3, [r7, #12]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000770:	2302      	movs	r3, #2
 8000772:	613b      	str	r3, [r7, #16]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000774:	2300      	movs	r3, #0
 8000776:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 8000778:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800077c:	61bb      	str	r3, [r7, #24]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 800077e:	2300      	movs	r3, #0
 8000780:	61fb      	str	r3, [r7, #28]
		  flash_latency = 1;
 8000782:	2301      	movs	r3, #1
 8000784:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		 break;
 8000788:	e02e      	b.n	80007e8 <SystemClock_Config_HSE+0xcc>
		  Osc_Init.PLL.PLLM = 4;
 800078a:	2304      	movs	r3, #4
 800078c:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLN = 84;
 800078e:	2354      	movs	r3, #84	; 0x54
 8000790:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 8000792:	2302      	movs	r3, #2
 8000794:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLQ = 2;
 8000796:	2302      	movs	r3, #2
 8000798:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800079a:	230f      	movs	r3, #15
 800079c:	60fb      	str	r3, [r7, #12]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800079e:	2302      	movs	r3, #2
 80007a0:	613b      	str	r3, [r7, #16]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a2:	2300      	movs	r3, #0
 80007a4:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV2;
 80007a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007aa:	61bb      	str	r3, [r7, #24]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV1;
 80007ac:	2300      	movs	r3, #0
 80007ae:	61fb      	str	r3, [r7, #28]
		  flash_latency = 2;
 80007b0:	2302      	movs	r3, #2
 80007b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		 break;
 80007b6:	e017      	b.n	80007e8 <SystemClock_Config_HSE+0xcc>
		  Osc_Init.PLL.PLLM = 4;
 80007b8:	2304      	movs	r3, #4
 80007ba:	643b      	str	r3, [r7, #64]	; 0x40
		  Osc_Init.PLL.PLLN = 120;
 80007bc:	2378      	movs	r3, #120	; 0x78
 80007be:	647b      	str	r3, [r7, #68]	; 0x44
		  Osc_Init.PLL.PLLP = RCC_PLLP_DIV2;
 80007c0:	2302      	movs	r3, #2
 80007c2:	64bb      	str	r3, [r7, #72]	; 0x48
		  Osc_Init.PLL.PLLQ = 2;
 80007c4:	2302      	movs	r3, #2
 80007c6:	64fb      	str	r3, [r7, #76]	; 0x4c
		  Clock_Init.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007c8:	230f      	movs	r3, #15
 80007ca:	60fb      	str	r3, [r7, #12]
		  Clock_Init.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007cc:	2302      	movs	r3, #2
 80007ce:	613b      	str	r3, [r7, #16]
		  Clock_Init.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007d0:	2300      	movs	r3, #0
 80007d2:	617b      	str	r3, [r7, #20]
		  Clock_Init.APB1CLKDivider = RCC_HCLK_DIV4;
 80007d4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80007d8:	61bb      	str	r3, [r7, #24]
		  Clock_Init.APB2CLKDivider = RCC_HCLK_DIV2;
 80007da:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007de:	61fb      	str	r3, [r7, #28]
		  flash_latency = 3;
 80007e0:	2303      	movs	r3, #3
 80007e2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		 break;
 80007e6:	bf00      	nop
	}

	if (HAL_RCC_OscConfig(&Osc_Init) != HAL_OK)
 80007e8:	f107 0320 	add.w	r3, r7, #32
 80007ec:	4618      	mov	r0, r3
 80007ee:	f000 fee5 	bl	80015bc <HAL_RCC_OscConfig>
 80007f2:	4603      	mov	r3, r0
 80007f4:	2b00      	cmp	r3, #0
 80007f6:	d001      	beq.n	80007fc <SystemClock_Config_HSE+0xe0>
	{
		Error_Handler();
 80007f8:	f000 f828 	bl	800084c <Error_Handler>
	}


	if (HAL_RCC_ClockConfig(&Clock_Init, flash_latency) != HAL_OK)
 80007fc:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8000800:	f107 030c 	add.w	r3, r7, #12
 8000804:	4611      	mov	r1, r2
 8000806:	4618      	mov	r0, r3
 8000808:	f001 f950 	bl	8001aac <HAL_RCC_ClockConfig>
 800080c:	4603      	mov	r3, r0
 800080e:	2b00      	cmp	r3, #0
 8000810:	d001      	beq.n	8000816 <SystemClock_Config_HSE+0xfa>
	{
		Error_Handler();
 8000812:	f000 f81b 	bl	800084c <Error_Handler>
	}

	/*Configure the systick timer interrupt frequency (for every 1 ms) */
	uint32_t hclk_freq = HAL_RCC_GetHCLKFreq();
 8000816:	f001 fb35 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 800081a:	6538      	str	r0, [r7, #80]	; 0x50
	HAL_SYSTICK_Config(hclk_freq/1000);
 800081c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800081e:	4a0a      	ldr	r2, [pc, #40]	; (8000848 <SystemClock_Config_HSE+0x12c>)
 8000820:	fba2 2303 	umull	r2, r3, r2, r3
 8000824:	099b      	lsrs	r3, r3, #6
 8000826:	4618      	mov	r0, r3
 8000828:	f000 fc99 	bl	800115e <HAL_SYSTICK_Config>

	/**Configure the Systick
	*/
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800082c:	2004      	movs	r0, #4
 800082e:	f000 fca3 	bl	8001178 <HAL_SYSTICK_CLKSourceConfig>

	/* SysTick_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8000832:	2200      	movs	r2, #0
 8000834:	2100      	movs	r1, #0
 8000836:	f04f 30ff 	mov.w	r0, #4294967295
 800083a:	f000 fc66 	bl	800110a <HAL_NVIC_SetPriority>
 800083e:	e000      	b.n	8000842 <SystemClock_Config_HSE+0x126>
	  return ;
 8000840:	bf00      	nop

}
 8000842:	3758      	adds	r7, #88	; 0x58
 8000844:	46bd      	mov	sp, r7
 8000846:	bd80      	pop	{r7, pc}
 8000848:	10624dd3 	.word	0x10624dd3

0800084c <Error_Handler>:
void Error_Handler()
{
 800084c:	b480      	push	{r7}
 800084e:	af00      	add	r7, sp, #0
	while(1);
 8000850:	e7fe      	b.n	8000850 <Error_Handler+0x4>
	...

08000854 <UART2_Init>:
}

void UART2_Init()
{
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	huart2.Instance = USART2;
 8000858:	4b0f      	ldr	r3, [pc, #60]	; (8000898 <UART2_Init+0x44>)
 800085a:	4a10      	ldr	r2, [pc, #64]	; (800089c <UART2_Init+0x48>)
 800085c:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 800085e:	4b0e      	ldr	r3, [pc, #56]	; (8000898 <UART2_Init+0x44>)
 8000860:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000864:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000866:	4b0c      	ldr	r3, [pc, #48]	; (8000898 <UART2_Init+0x44>)
 8000868:	2200      	movs	r2, #0
 800086a:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 800086c:	4b0a      	ldr	r3, [pc, #40]	; (8000898 <UART2_Init+0x44>)
 800086e:	2200      	movs	r2, #0
 8000870:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8000872:	4b09      	ldr	r3, [pc, #36]	; (8000898 <UART2_Init+0x44>)
 8000874:	2200      	movs	r2, #0
 8000876:	611a      	str	r2, [r3, #16]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000878:	4b07      	ldr	r3, [pc, #28]	; (8000898 <UART2_Init+0x44>)
 800087a:	2200      	movs	r2, #0
 800087c:	619a      	str	r2, [r3, #24]
	huart2.Init.Mode = UART_MODE_TX_RX;
 800087e:	4b06      	ldr	r3, [pc, #24]	; (8000898 <UART2_Init+0x44>)
 8000880:	220c      	movs	r2, #12
 8000882:	615a      	str	r2, [r3, #20]
	if ( HAL_UART_Init(&huart2) != HAL_OK )
 8000884:	4804      	ldr	r0, [pc, #16]	; (8000898 <UART2_Init+0x44>)
 8000886:	f002 f941 	bl	8002b0c <HAL_UART_Init>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d001      	beq.n	8000894 <UART2_Init+0x40>
	{
		//There is a problem
		Error_Handler();
 8000890:	f7ff ffdc 	bl	800084c <Error_Handler>
	}

}
 8000894:	bf00      	nop
 8000896:	bd80      	pop	{r7, pc}
 8000898:	20000078 	.word	0x20000078
 800089c:	40004400 	.word	0x40004400

080008a0 <GPIO_Init>:


void GPIO_Init(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b08c      	sub	sp, #48	; 0x30
 80008a4:	af00      	add	r7, sp, #0
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80008a6:	2300      	movs	r3, #0
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	4b21      	ldr	r3, [pc, #132]	; (8000930 <GPIO_Init+0x90>)
 80008ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ae:	4a20      	ldr	r2, [pc, #128]	; (8000930 <GPIO_Init+0x90>)
 80008b0:	f043 0301 	orr.w	r3, r3, #1
 80008b4:	6313      	str	r3, [r2, #48]	; 0x30
 80008b6:	4b1e      	ldr	r3, [pc, #120]	; (8000930 <GPIO_Init+0x90>)
 80008b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ba:	f003 0301 	and.w	r3, r3, #1
 80008be:	607b      	str	r3, [r7, #4]
 80008c0:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	603b      	str	r3, [r7, #0]
 80008c6:	4b1a      	ldr	r3, [pc, #104]	; (8000930 <GPIO_Init+0x90>)
 80008c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008ca:	4a19      	ldr	r2, [pc, #100]	; (8000930 <GPIO_Init+0x90>)
 80008cc:	f043 0308 	orr.w	r3, r3, #8
 80008d0:	6313      	str	r3, [r2, #48]	; 0x30
 80008d2:	4b17      	ldr	r3, [pc, #92]	; (8000930 <GPIO_Init+0x90>)
 80008d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008d6:	f003 0308 	and.w	r3, r3, #8
 80008da:	603b      	str	r3, [r7, #0]
 80008dc:	683b      	ldr	r3, [r7, #0]

	//for input user button in first board
	GPIO_InitTypeDef GPIO_BTN;
	GPIO_BTN.Pin = GPIO_PIN_0;
 80008de:	2301      	movs	r3, #1
 80008e0:	61fb      	str	r3, [r7, #28]
	GPIO_BTN.Mode = GPIO_MODE_IT_RISING;
 80008e2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008e6:	623b      	str	r3, [r7, #32]
	GPIO_BTN.Pull = GPIO_NOPULL;
 80008e8:	2300      	movs	r3, #0
 80008ea:	627b      	str	r3, [r7, #36]	; 0x24

	HAL_GPIO_Init(GPIOA, &GPIO_BTN);
 80008ec:	f107 031c 	add.w	r3, r7, #28
 80008f0:	4619      	mov	r1, r3
 80008f2:	4810      	ldr	r0, [pc, #64]	; (8000934 <GPIO_Init+0x94>)
 80008f4:	f000 fc6a 	bl	80011cc <HAL_GPIO_Init>

	HAL_NVIC_SetPriority(EXTI0_IRQn, 15, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	210f      	movs	r1, #15
 80008fc:	2006      	movs	r0, #6
 80008fe:	f000 fc04 	bl	800110a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000902:	2006      	movs	r0, #6
 8000904:	f000 fc1d 	bl	8001142 <HAL_NVIC_EnableIRQ>

	GPIO_InitTypeDef gpio_led;

	gpio_led.Mode = GPIO_MODE_OUTPUT_PP;
 8000908:	2301      	movs	r3, #1
 800090a:	60fb      	str	r3, [r7, #12]
	gpio_led.Pin = GPIO_PIN_12;
 800090c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000910:	60bb      	str	r3, [r7, #8]
	gpio_led.Pull = GPIO_NOPULL;
 8000912:	2300      	movs	r3, #0
 8000914:	613b      	str	r3, [r7, #16]
	gpio_led.Speed = GPIO_SPEED_MEDIUM;
 8000916:	2301      	movs	r3, #1
 8000918:	617b      	str	r3, [r7, #20]

	HAL_GPIO_Init(GPIOD, &gpio_led);
 800091a:	f107 0308 	add.w	r3, r7, #8
 800091e:	4619      	mov	r1, r3
 8000920:	4805      	ldr	r0, [pc, #20]	; (8000938 <GPIO_Init+0x98>)
 8000922:	f000 fc53 	bl	80011cc <HAL_GPIO_Init>

}
 8000926:	bf00      	nop
 8000928:	3730      	adds	r7, #48	; 0x30
 800092a:	46bd      	mov	sp, r7
 800092c:	bd80      	pop	{r7, pc}
 800092e:	bf00      	nop
 8000930:	40023800 	.word	0x40023800
 8000934:	40020000 	.word	0x40020000
 8000938:	40020c00 	.word	0x40020c00

0800093c <RTC_Init>:

void RTC_Init()
{
 800093c:	b580      	push	{r7, lr}
 800093e:	af00      	add	r7, sp, #0
	hRTC.Instance = RTC;
 8000940:	4b0f      	ldr	r3, [pc, #60]	; (8000980 <RTC_Init+0x44>)
 8000942:	4a10      	ldr	r2, [pc, #64]	; (8000984 <RTC_Init+0x48>)
 8000944:	601a      	str	r2, [r3, #0]
	hRTC.Init.HourFormat = RTC_HOURFORMAT_24;
 8000946:	4b0e      	ldr	r3, [pc, #56]	; (8000980 <RTC_Init+0x44>)
 8000948:	2200      	movs	r2, #0
 800094a:	605a      	str	r2, [r3, #4]
	hRTC.Init.AsynchPrediv = 0x7F;
 800094c:	4b0c      	ldr	r3, [pc, #48]	; (8000980 <RTC_Init+0x44>)
 800094e:	227f      	movs	r2, #127	; 0x7f
 8000950:	609a      	str	r2, [r3, #8]
	hRTC.Init.SynchPrediv = 0xFF;
 8000952:	4b0b      	ldr	r3, [pc, #44]	; (8000980 <RTC_Init+0x44>)
 8000954:	22ff      	movs	r2, #255	; 0xff
 8000956:	60da      	str	r2, [r3, #12]
	hRTC.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000958:	4b09      	ldr	r3, [pc, #36]	; (8000980 <RTC_Init+0x44>)
 800095a:	2200      	movs	r2, #0
 800095c:	615a      	str	r2, [r3, #20]
	hRTC.Init.OutPutType = RTC_OUTPUT_TYPE_PUSHPULL;
 800095e:	4b08      	ldr	r3, [pc, #32]	; (8000980 <RTC_Init+0x44>)
 8000960:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8000964:	619a      	str	r2, [r3, #24]
	hRTC.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000966:	4b06      	ldr	r3, [pc, #24]	; (8000980 <RTC_Init+0x44>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]

	if(HAL_RTC_Init(&hRTC)!= HAL_OK)
 800096c:	4804      	ldr	r0, [pc, #16]	; (8000980 <RTC_Init+0x44>)
 800096e:	f001 fb9f 	bl	80020b0 <HAL_RTC_Init>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d001      	beq.n	800097c <RTC_Init+0x40>
	{
		Error_Handler();
 8000978:	f7ff ff68 	bl	800084c <Error_Handler>
	}
}
 800097c:	bf00      	nop
 800097e:	bd80      	pop	{r7, pc}
 8000980:	200000c0 	.word	0x200000c0
 8000984:	40002800 	.word	0x40002800

08000988 <RTC_Calendar_Config>:

void RTC_Calendar_Config()
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
	//Let's configure the time as 12 : 11 : 10 PM and the date as 20th April 2024 Saturday
	RTC_TimeTypeDef time_config;

	time_config.Hours = 23;
 800098e:	2317      	movs	r3, #23
 8000990:	713b      	strb	r3, [r7, #4]
	time_config.Minutes = 15;
 8000992:	230f      	movs	r3, #15
 8000994:	717b      	strb	r3, [r7, #5]
	time_config.Seconds = 20;
 8000996:	2314      	movs	r3, #20
 8000998:	71bb      	strb	r3, [r7, #6]
	//time_config.TimeFormat = RTC_HOURFORMAT12_AM;

	if(HAL_RTC_SetTime(&hRTC, &time_config, RTC_FORMAT_BIN) != HAL_OK)
 800099a:	1d3b      	adds	r3, r7, #4
 800099c:	2200      	movs	r2, #0
 800099e:	4619      	mov	r1, r3
 80009a0:	480f      	ldr	r0, [pc, #60]	; (80009e0 <RTC_Calendar_Config+0x58>)
 80009a2:	f001 fc08 	bl	80021b6 <HAL_RTC_SetTime>
 80009a6:	4603      	mov	r3, r0
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d001      	beq.n	80009b0 <RTC_Calendar_Config+0x28>
	{
		Error_Handler();
 80009ac:	f7ff ff4e 	bl	800084c <Error_Handler>
	}

	RTC_DateTypeDef date_config;

	date_config.Date = 20;
 80009b0:	2314      	movs	r3, #20
 80009b2:	70bb      	strb	r3, [r7, #2]
	date_config.Month = RTC_MONTH_APRIL;
 80009b4:	2304      	movs	r3, #4
 80009b6:	707b      	strb	r3, [r7, #1]
	date_config.Year = 24;
 80009b8:	2318      	movs	r3, #24
 80009ba:	70fb      	strb	r3, [r7, #3]
	date_config.WeekDay = RTC_WEEKDAY_SUNDAY;
 80009bc:	2307      	movs	r3, #7
 80009be:	703b      	strb	r3, [r7, #0]

	if(HAL_RTC_SetDate(&hRTC, &date_config, RTC_FORMAT_BIN) != HAL_OK)
 80009c0:	463b      	mov	r3, r7
 80009c2:	2200      	movs	r2, #0
 80009c4:	4619      	mov	r1, r3
 80009c6:	4806      	ldr	r0, [pc, #24]	; (80009e0 <RTC_Calendar_Config+0x58>)
 80009c8:	f001 fced 	bl	80023a6 <HAL_RTC_SetDate>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <RTC_Calendar_Config+0x4e>
	{
		Error_Handler();
 80009d2:	f7ff ff3b 	bl	800084c <Error_Handler>
	}
}
 80009d6:	bf00      	nop
 80009d8:	3718      	adds	r7, #24
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}
 80009de:	bf00      	nop
 80009e0:	200000c0 	.word	0x200000c0

080009e4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80009e4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80009e8:	b08a      	sub	sp, #40	; 0x28
 80009ea:	af02      	add	r7, sp, #8
 80009ec:	4603      	mov	r3, r0
 80009ee:	80fb      	strh	r3, [r7, #6]

	RTC_Calendar_Config();
 80009f0:	f7ff ffca 	bl	8000988 <RTC_Calendar_Config>

	RTC_TimeTypeDef get_time;

	HAL_RTC_GetTime(&hRTC, &get_time, RTC_FORMAT_BIN);
 80009f4:	f107 030c 	add.w	r3, r7, #12
 80009f8:	2200      	movs	r2, #0
 80009fa:	4619      	mov	r1, r3
 80009fc:	4822      	ldr	r0, [pc, #136]	; (8000a88 <HAL_GPIO_EXTI_Callback+0xa4>)
 80009fe:	f001 fc74 	bl	80022ea <HAL_RTC_GetTime>


	printmsg("Current Time is %02d:%02d:%02d\r\n", get_time.Hours, get_time.Minutes, get_time.Seconds );
 8000a02:	7b3b      	ldrb	r3, [r7, #12]
 8000a04:	4619      	mov	r1, r3
 8000a06:	7b7b      	ldrb	r3, [r7, #13]
 8000a08:	461a      	mov	r2, r3
 8000a0a:	7bbb      	ldrb	r3, [r7, #14]
 8000a0c:	481f      	ldr	r0, [pc, #124]	; (8000a8c <HAL_GPIO_EXTI_Callback+0xa8>)
 8000a0e:	f7ff fdcf 	bl	80005b0 <printmsg>

	RTC_DateTypeDef get_date;

	HAL_RTC_GetDate(&hRTC, &get_date, RTC_FORMAT_BIN);
 8000a12:	f107 0308 	add.w	r3, r7, #8
 8000a16:	2200      	movs	r2, #0
 8000a18:	4619      	mov	r1, r3
 8000a1a:	481b      	ldr	r0, [pc, #108]	; (8000a88 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000a1c:	f001 fd47 	bl	80024ae <HAL_RTC_GetDate>

	printmsg("Current Date is: %02d-%02d-%02d<%s>  <%s> \r\n" , get_date.Month, get_date.Date, get_date.Year, getAM_PM(get_date.WeekDay), getDayofWeek(get_date.WeekDay));
 8000a20:	7a7b      	ldrb	r3, [r7, #9]
 8000a22:	461d      	mov	r5, r3
 8000a24:	7abb      	ldrb	r3, [r7, #10]
 8000a26:	461e      	mov	r6, r3
 8000a28:	7afb      	ldrb	r3, [r7, #11]
 8000a2a:	4698      	mov	r8, r3
 8000a2c:	7a3b      	ldrb	r3, [r7, #8]
 8000a2e:	4618      	mov	r0, r3
 8000a30:	f000 f886 	bl	8000b40 <getAM_PM>
 8000a34:	4604      	mov	r4, r0
 8000a36:	7a3b      	ldrb	r3, [r7, #8]
 8000a38:	4618      	mov	r0, r3
 8000a3a:	f000 f863 	bl	8000b04 <getDayofWeek>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	9301      	str	r3, [sp, #4]
 8000a42:	9400      	str	r4, [sp, #0]
 8000a44:	4643      	mov	r3, r8
 8000a46:	4632      	mov	r2, r6
 8000a48:	4629      	mov	r1, r5
 8000a4a:	4811      	ldr	r0, [pc, #68]	; (8000a90 <HAL_GPIO_EXTI_Callback+0xac>)
 8000a4c:	f7ff fdb0 	bl	80005b0 <printmsg>

	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8000a50:	4b10      	ldr	r3, [pc, #64]	; (8000a94 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	4a0f      	ldr	r2, [pc, #60]	; (8000a94 <HAL_GPIO_EXTI_Callback+0xb0>)
 8000a56:	f043 0304 	orr.w	r3, r3, #4
 8000a5a:	6013      	str	r3, [r2, #0]
	__HAL_RTC_ALARM_CLEAR_FLAG(&hRTC, RTC_FLAG_ALRAF);
 8000a5c:	4b0a      	ldr	r3, [pc, #40]	; (8000a88 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	68db      	ldr	r3, [r3, #12]
 8000a62:	b2da      	uxtb	r2, r3
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <HAL_GPIO_EXTI_Callback+0xa4>)
 8000a66:	681b      	ldr	r3, [r3, #0]
 8000a68:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8000a6c:	60da      	str	r2, [r3, #12]

	RTC_Alarm_Config();
 8000a6e:	f000 f815 	bl	8000a9c <RTC_Alarm_Config>

	printmsg("went to standby mode\r\n");
 8000a72:	4809      	ldr	r0, [pc, #36]	; (8000a98 <HAL_GPIO_EXTI_Callback+0xb4>)
 8000a74:	f7ff fd9c 	bl	80005b0 <printmsg>

	HAL_PWR_EnterSTANDBYMode();
 8000a78:	f000 fd88 	bl	800158c <HAL_PWR_EnterSTANDBYMode>
}
 8000a7c:	bf00      	nop
 8000a7e:	3720      	adds	r7, #32
 8000a80:	46bd      	mov	sp, r7
 8000a82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a86:	bf00      	nop
 8000a88:	200000c0 	.word	0x200000c0
 8000a8c:	08003ccc 	.word	0x08003ccc
 8000a90:	08003cf0 	.word	0x08003cf0
 8000a94:	40007000 	.word	0x40007000
 8000a98:	08003d20 	.word	0x08003d20

08000a9c <RTC_Alarm_Config>:

void RTC_Alarm_Config()
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b08a      	sub	sp, #40	; 0x28
 8000aa0:	af00      	add	r7, sp, #0
	RTC_AlarmTypeDef alarm_config;
	memset(&alarm_config, 0, sizeof(alarm_config));
 8000aa2:	463b      	mov	r3, r7
 8000aa4:	2228      	movs	r2, #40	; 0x28
 8000aa6:	2100      	movs	r1, #0
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	f002 fc5b 	bl	8003364 <memset>

	HAL_RTC_DeactivateAlarm(&hRTC, RTC_ALARM_A);
 8000aae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ab2:	4812      	ldr	r0, [pc, #72]	; (8000afc <RTC_Alarm_Config+0x60>)
 8000ab4:	f001 fe8e 	bl	80027d4 <HAL_RTC_DeactivateAlarm>

	alarm_config.Alarm = RTC_ALARM_A;
 8000ab8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000abc:	627b      	str	r3, [r7, #36]	; 0x24
	alarm_config.AlarmTime.Hours = 23;
 8000abe:	2317      	movs	r3, #23
 8000ac0:	703b      	strb	r3, [r7, #0]
	alarm_config.AlarmTime.Minutes = 15;
 8000ac2:	230f      	movs	r3, #15
 8000ac4:	707b      	strb	r3, [r7, #1]
	alarm_config.AlarmTime.Seconds = 30;
 8000ac6:	231e      	movs	r3, #30
 8000ac8:	70bb      	strb	r3, [r7, #2]
//	alarm_config.AlarmTime.TimeFormat = RTC_HOURFORMAT12_AM;
	//alarm_config.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_WEEKDAY;
	//alarm_config.AlarmDateWeekDay = RTC_WEEKDAY_SUNDAY;
	alarm_config.AlarmMask = RTC_ALARMMASK_DATEWEEKDAY;
 8000aca:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8000ace:	617b      	str	r3, [r7, #20]
	alarm_config.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_NONE;
 8000ad0:	f04f 6370 	mov.w	r3, #251658240	; 0xf000000
 8000ad4:	61bb      	str	r3, [r7, #24]

	if(HAL_RTC_SetAlarm_IT(&hRTC, &alarm_config, RTC_FORMAT_BIN) != HAL_OK)
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2200      	movs	r2, #0
 8000ada:	4619      	mov	r1, r3
 8000adc:	4807      	ldr	r0, [pc, #28]	; (8000afc <RTC_Alarm_Config+0x60>)
 8000ade:	f001 fd35 	bl	800254c <HAL_RTC_SetAlarm_IT>
 8000ae2:	4603      	mov	r3, r0
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d001      	beq.n	8000aec <RTC_Alarm_Config+0x50>
	{
		Error_Handler();
 8000ae8:	f7ff feb0 	bl	800084c <Error_Handler>
	}

	printmsg("Alarm Set successful\r\n");
 8000aec:	4804      	ldr	r0, [pc, #16]	; (8000b00 <RTC_Alarm_Config+0x64>)
 8000aee:	f7ff fd5f 	bl	80005b0 <printmsg>
}
 8000af2:	bf00      	nop
 8000af4:	3728      	adds	r7, #40	; 0x28
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	200000c0 	.word	0x200000c0
 8000b00:	08003d38 	.word	0x08003d38

08000b04 <getDayofWeek>:


char* getDayofWeek(uint8_t number)
{
 8000b04:	b4b0      	push	{r4, r5, r7}
 8000b06:	b08b      	sub	sp, #44	; 0x2c
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	4603      	mov	r3, r0
 8000b0c:	71fb      	strb	r3, [r7, #7]
	char* WeekDay [ ]= {"Monday",  "Tuesday" , "Wednesday", "Thursday", "Friday", "Saturday", "Sunday"};
 8000b0e:	4b0b      	ldr	r3, [pc, #44]	; (8000b3c <getDayofWeek+0x38>)
 8000b10:	f107 040c 	add.w	r4, r7, #12
 8000b14:	461d      	mov	r5, r3
 8000b16:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000b18:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000b1a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000b1e:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	return WeekDay[number-1];
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	3b01      	subs	r3, #1
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	3328      	adds	r3, #40	; 0x28
 8000b2a:	443b      	add	r3, r7
 8000b2c:	f853 3c1c 	ldr.w	r3, [r3, #-28]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	372c      	adds	r7, #44	; 0x2c
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bcb0      	pop	{r4, r5, r7}
 8000b38:	4770      	bx	lr
 8000b3a:	bf00      	nop
 8000b3c:	08003d94 	.word	0x08003d94

08000b40 <getAM_PM>:

char* getAM_PM(uint8_t number)
{
 8000b40:	b480      	push	{r7}
 8000b42:	b085      	sub	sp, #20
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	4603      	mov	r3, r0
 8000b48:	71fb      	strb	r3, [r7, #7]
	char* AM_PM [] = { "AM", "PM" };
 8000b4a:	4a09      	ldr	r2, [pc, #36]	; (8000b70 <getAM_PM+0x30>)
 8000b4c:	f107 0308 	add.w	r3, r7, #8
 8000b50:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b54:	e883 0003 	stmia.w	r3, {r0, r1}

	return AM_PM[number];
 8000b58:	79fb      	ldrb	r3, [r7, #7]
 8000b5a:	009b      	lsls	r3, r3, #2
 8000b5c:	3310      	adds	r3, #16
 8000b5e:	443b      	add	r3, r7
 8000b60:	f853 3c08 	ldr.w	r3, [r3, #-8]
}
 8000b64:	4618      	mov	r0, r3
 8000b66:	3714      	adds	r7, #20
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr
 8000b70:	08003db8 	.word	0x08003db8

08000b74 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b088      	sub	sp, #32
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	printmsg("Alarm Activated");
 8000b7c:	4817      	ldr	r0, [pc, #92]	; (8000bdc <HAL_RTC_AlarmAEventCallback+0x68>)
 8000b7e:	f7ff fd17 	bl	80005b0 <printmsg>

	RTC_Calendar_Config();
 8000b82:	f7ff ff01 	bl	8000988 <RTC_Calendar_Config>

	RTC_TimeTypeDef get_time;

	HAL_RTC_GetTime(&hRTC, &get_time, RTC_FORMAT_BIN);
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	4619      	mov	r1, r3
 8000b8e:	4814      	ldr	r0, [pc, #80]	; (8000be0 <HAL_RTC_AlarmAEventCallback+0x6c>)
 8000b90:	f001 fbab 	bl	80022ea <HAL_RTC_GetTime>

	//DUMMY CALLS
	RTC_DateTypeDef get_date;

	HAL_RTC_GetDate(&hRTC, &get_date, RTC_FORMAT_BIN);
 8000b94:	f107 0308 	add.w	r3, r7, #8
 8000b98:	2200      	movs	r2, #0
 8000b9a:	4619      	mov	r1, r3
 8000b9c:	4810      	ldr	r0, [pc, #64]	; (8000be0 <HAL_RTC_AlarmAEventCallback+0x6c>)
 8000b9e:	f001 fc86 	bl	80024ae <HAL_RTC_GetDate>


	printmsg("Current Time is %02d:%02d:%02d\r\n", get_time.Hours, get_time.Minutes, get_time.Seconds );
 8000ba2:	7b3b      	ldrb	r3, [r7, #12]
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	7b7b      	ldrb	r3, [r7, #13]
 8000ba8:	461a      	mov	r2, r3
 8000baa:	7bbb      	ldrb	r3, [r7, #14]
 8000bac:	480d      	ldr	r0, [pc, #52]	; (8000be4 <HAL_RTC_AlarmAEventCallback+0x70>)
 8000bae:	f7ff fcff 	bl	80005b0 <printmsg>
	//turn on LED
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_SET);
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb8:	480b      	ldr	r0, [pc, #44]	; (8000be8 <HAL_RTC_AlarmAEventCallback+0x74>)
 8000bba:	f000 fca3 	bl	8001504 <HAL_GPIO_WritePin>

	HAL_Delay(2000); //malfunctions if current isr's priority is higher than systick. Because delay function depends on systick
 8000bbe:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000bc2:	f000 f9a3 	bl	8000f0c <HAL_Delay>

	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bcc:	4806      	ldr	r0, [pc, #24]	; (8000be8 <HAL_RTC_AlarmAEventCallback+0x74>)
 8000bce:	f000 fc99 	bl	8001504 <HAL_GPIO_WritePin>

}
 8000bd2:	bf00      	nop
 8000bd4:	3720      	adds	r7, #32
 8000bd6:	46bd      	mov	sp, r7
 8000bd8:	bd80      	pop	{r7, pc}
 8000bda:	bf00      	nop
 8000bdc:	08003dc0 	.word	0x08003dc0
 8000be0:	200000c0 	.word	0x200000c0
 8000be4:	08003ccc 	.word	0x08003ccc
 8000be8:	40020c00 	.word	0x40020c00

08000bec <HAL_MspInit>:

#include "stm32f4xx_hal.h"
#include "rtc_main.h"

void HAL_MspInit(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	af00      	add	r7, sp, #0
	 // Processor specific low level inits

	 //1. Set up the priority grouping of the arm cortex m4 processor
	 HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bf0:	2003      	movs	r0, #3
 8000bf2:	f000 fa7f 	bl	80010f4 <HAL_NVIC_SetPriorityGrouping>

	 //2. Enable the system exceptions
	 SCB->SHCSR |= 0x7 << 16;
 8000bf6:	4b0d      	ldr	r3, [pc, #52]	; (8000c2c <HAL_MspInit+0x40>)
 8000bf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bfa:	4a0c      	ldr	r2, [pc, #48]	; (8000c2c <HAL_MspInit+0x40>)
 8000bfc:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8000c00:	6253      	str	r3, [r2, #36]	; 0x24

	 //3. Set up the priority for the system exceptions.
	 HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0); //for mem manage fault
 8000c02:	2200      	movs	r2, #0
 8000c04:	2100      	movs	r1, #0
 8000c06:	f06f 000b 	mvn.w	r0, #11
 8000c0a:	f000 fa7e 	bl	800110a <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0); //for bus fault
 8000c0e:	2200      	movs	r2, #0
 8000c10:	2100      	movs	r1, #0
 8000c12:	f06f 000a 	mvn.w	r0, #10
 8000c16:	f000 fa78 	bl	800110a <HAL_NVIC_SetPriority>
	 HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0); //for usage fault
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	f06f 0009 	mvn.w	r0, #9
 8000c22:	f000 fa72 	bl	800110a <HAL_NVIC_SetPriority>

}
 8000c26:	bf00      	nop
 8000c28:	bd80      	pop	{r7, pc}
 8000c2a:	bf00      	nop
 8000c2c:	e000ed00 	.word	0xe000ed00

08000c30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b08a      	sub	sp, #40	; 0x28
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
	 //configure the low level inits

	 //1. enable the clock for the usart2
	 __HAL_RCC_USART2_CLK_ENABLE();
 8000c38:	2300      	movs	r3, #0
 8000c3a:	613b      	str	r3, [r7, #16]
 8000c3c:	4b21      	ldr	r3, [pc, #132]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c40:	4a20      	ldr	r2, [pc, #128]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c46:	6413      	str	r3, [r2, #64]	; 0x40
 8000c48:	4b1e      	ldr	r3, [pc, #120]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c50:	613b      	str	r3, [r7, #16]
 8000c52:	693b      	ldr	r3, [r7, #16]
	 __HAL_RCC_USART2_CLK_SLEEP_DISABLE();
 8000c54:	4b1b      	ldr	r3, [pc, #108]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c56:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000c58:	4a1a      	ldr	r2, [pc, #104]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c5a:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8000c5e:	6613      	str	r3, [r2, #96]	; 0x60

	 __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c60:	2300      	movs	r3, #0
 8000c62:	60fb      	str	r3, [r7, #12]
 8000c64:	4b17      	ldr	r3, [pc, #92]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c68:	4a16      	ldr	r2, [pc, #88]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c6a:	f043 0301 	orr.w	r3, r3, #1
 8000c6e:	6313      	str	r3, [r2, #48]	; 0x30
 8000c70:	4b14      	ldr	r3, [pc, #80]	; (8000cc4 <HAL_UART_MspInit+0x94>)
 8000c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c74:	f003 0301 	and.w	r3, r3, #1
 8000c78:	60fb      	str	r3, [r7, #12]
 8000c7a:	68fb      	ldr	r3, [r7, #12]
	 //2. do the pin muxing config.
	 GPIO_InitTypeDef gpio_uart;

	 gpio_uart.Pin = GPIO_PIN_2;	//gpio uart tx
 8000c7c:	2304      	movs	r3, #4
 8000c7e:	617b      	str	r3, [r7, #20]
	 gpio_uart.Mode = GPIO_MODE_AF_PP;
 8000c80:	2302      	movs	r3, #2
 8000c82:	61bb      	str	r3, [r7, #24]
	 gpio_uart.Pull = GPIO_PULLUP;
 8000c84:	2301      	movs	r3, #1
 8000c86:	61fb      	str	r3, [r7, #28]
	 gpio_uart.Speed = GPIO_SPEED_FREQ_LOW;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
	 gpio_uart.Alternate = GPIO_AF7_USART2;
 8000c8c:	2307      	movs	r3, #7
 8000c8e:	627b      	str	r3, [r7, #36]	; 0x24

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000c90:	f107 0314 	add.w	r3, r7, #20
 8000c94:	4619      	mov	r1, r3
 8000c96:	480c      	ldr	r0, [pc, #48]	; (8000cc8 <HAL_UART_MspInit+0x98>)
 8000c98:	f000 fa98 	bl	80011cc <HAL_GPIO_Init>

	 gpio_uart.Pin = GPIO_PIN_3; 	//gpio uart Rx
 8000c9c:	2308      	movs	r3, #8
 8000c9e:	617b      	str	r3, [r7, #20]

	 HAL_GPIO_Init(GPIOA, &gpio_uart);
 8000ca0:	f107 0314 	add.w	r3, r7, #20
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4808      	ldr	r0, [pc, #32]	; (8000cc8 <HAL_UART_MspInit+0x98>)
 8000ca8:	f000 fa90 	bl	80011cc <HAL_GPIO_Init>


	 //3, enable the irq and set up the priority (NVIC settings) (to be used if polling mode isnt used)
	 HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000cac:	2026      	movs	r0, #38	; 0x26
 8000cae:	f000 fa48 	bl	8001142 <HAL_NVIC_EnableIRQ>
	 HAL_NVIC_SetPriority(USART2_IRQn, 15, 0);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	210f      	movs	r1, #15
 8000cb6:	2026      	movs	r0, #38	; 0x26
 8000cb8:	f000 fa27 	bl	800110a <HAL_NVIC_SetPriority>
}
 8000cbc:	bf00      	nop
 8000cbe:	3728      	adds	r7, #40	; 0x28
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}
 8000cc4:	40023800 	.word	0x40023800
 8000cc8:	40020000 	.word	0x40020000

08000ccc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef *hrtc)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	b092      	sub	sp, #72	; 0x48
 8000cd0:	af00      	add	r7, sp, #0
 8000cd2:	6078      	str	r0, [r7, #4]
	RCC_OscInitTypeDef osc_init;

	osc_init.HSEState = RCC_HSE_ON;
 8000cd4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000cd8:	61fb      	str	r3, [r7, #28]
	osc_init.HSIState = RCC_HSI_OFF;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	627b      	str	r3, [r7, #36]	; 0x24
	osc_init.LSEState = RCC_LSE_OFF;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	623b      	str	r3, [r7, #32]
	osc_init.LSIState = RCC_LSI_OFF;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
	osc_init.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	61bb      	str	r3, [r7, #24]
	osc_init.PLL.PLLState = RCC_PLL_NONE;
 8000cea:	2300      	movs	r3, #0
 8000cec:	633b      	str	r3, [r7, #48]	; 0x30

	if(HAL_RCC_OscConfig(&osc_init) != HAL_OK)
 8000cee:	f107 0318 	add.w	r3, r7, #24
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 fc62 	bl	80015bc <HAL_RCC_OscConfig>
 8000cf8:	4603      	mov	r3, r0
 8000cfa:	2b00      	cmp	r3, #0
 8000cfc:	d001      	beq.n	8000d02 <HAL_RTC_MspInit+0x36>
	{
		Error_Handler();
 8000cfe:	f7ff fda5 	bl	800084c <Error_Handler>
	}

	//2. select HSE as RTC clock
	RCC_PeriphCLKInitTypeDef peri_clk;

	peri_clk.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000d02:	2302      	movs	r3, #2
 8000d04:	60bb      	str	r3, [r7, #8]
	peri_clk.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV8;
 8000d06:	4b0d      	ldr	r3, [pc, #52]	; (8000d3c <HAL_RTC_MspInit+0x70>)
 8000d08:	617b      	str	r3, [r7, #20]

	if(HAL_RCCEx_PeriphCLKConfig(&peri_clk) != HAL_OK)
 8000d0a:	f107 0308 	add.w	r3, r7, #8
 8000d0e:	4618      	mov	r0, r3
 8000d10:	f001 f8ec 	bl	8001eec <HAL_RCCEx_PeriphCLKConfig>
 8000d14:	4603      	mov	r3, r0
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d001      	beq.n	8000d1e <HAL_RTC_MspInit+0x52>
	{
		Error_Handler();
 8000d1a:	f7ff fd97 	bl	800084c <Error_Handler>
	}

	//3. enable the rtc clock
	__HAL_RCC_RTC_ENABLE();
 8000d1e:	4b08      	ldr	r3, [pc, #32]	; (8000d40 <HAL_RTC_MspInit+0x74>)
 8000d20:	2201      	movs	r2, #1
 8000d22:	601a      	str	r2, [r3, #0]

	HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 15, 0);
 8000d24:	2200      	movs	r2, #0
 8000d26:	210f      	movs	r1, #15
 8000d28:	2029      	movs	r0, #41	; 0x29
 8000d2a:	f000 f9ee 	bl	800110a <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8000d2e:	2029      	movs	r0, #41	; 0x29
 8000d30:	f000 fa07 	bl	8001142 <HAL_NVIC_EnableIRQ>

}
 8000d34:	bf00      	nop
 8000d36:	3748      	adds	r7, #72	; 0x48
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	00080300 	.word	0x00080300
 8000d40:	42470e3c 	.word	0x42470e3c

08000d44 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b086      	sub	sp, #24
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d4c:	4a14      	ldr	r2, [pc, #80]	; (8000da0 <_sbrk+0x5c>)
 8000d4e:	4b15      	ldr	r3, [pc, #84]	; (8000da4 <_sbrk+0x60>)
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d54:	697b      	ldr	r3, [r7, #20]
 8000d56:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d58:	4b13      	ldr	r3, [pc, #76]	; (8000da8 <_sbrk+0x64>)
 8000d5a:	681b      	ldr	r3, [r3, #0]
 8000d5c:	2b00      	cmp	r3, #0
 8000d5e:	d102      	bne.n	8000d66 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d60:	4b11      	ldr	r3, [pc, #68]	; (8000da8 <_sbrk+0x64>)
 8000d62:	4a12      	ldr	r2, [pc, #72]	; (8000dac <_sbrk+0x68>)
 8000d64:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d66:	4b10      	ldr	r3, [pc, #64]	; (8000da8 <_sbrk+0x64>)
 8000d68:	681a      	ldr	r2, [r3, #0]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	4413      	add	r3, r2
 8000d6e:	693a      	ldr	r2, [r7, #16]
 8000d70:	429a      	cmp	r2, r3
 8000d72:	d207      	bcs.n	8000d84 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d74:	f002 fafe 	bl	8003374 <__errno>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	220c      	movs	r2, #12
 8000d7c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d7e:	f04f 33ff 	mov.w	r3, #4294967295
 8000d82:	e009      	b.n	8000d98 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d84:	4b08      	ldr	r3, [pc, #32]	; (8000da8 <_sbrk+0x64>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d8a:	4b07      	ldr	r3, [pc, #28]	; (8000da8 <_sbrk+0x64>)
 8000d8c:	681a      	ldr	r2, [r3, #0]
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	4413      	add	r3, r2
 8000d92:	4a05      	ldr	r2, [pc, #20]	; (8000da8 <_sbrk+0x64>)
 8000d94:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d96:	68fb      	ldr	r3, [r7, #12]
}
 8000d98:	4618      	mov	r0, r3
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	20020000 	.word	0x20020000
 8000da4:	00000400 	.word	0x00000400
 8000da8:	200000e0 	.word	0x200000e0
 8000dac:	20000230 	.word	0x20000230

08000db0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000db0:	b480      	push	{r7}
 8000db2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000db4:	4b06      	ldr	r3, [pc, #24]	; (8000dd0 <SystemInit+0x20>)
 8000db6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000dba:	4a05      	ldr	r2, [pc, #20]	; (8000dd0 <SystemInit+0x20>)
 8000dbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000dc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc4:	bf00      	nop
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dcc:	4770      	bx	lr
 8000dce:	bf00      	nop
 8000dd0:	e000ed00 	.word	0xe000ed00

08000dd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000e0c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dd8:	f7ff ffea 	bl	8000db0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000ddc:	480c      	ldr	r0, [pc, #48]	; (8000e10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dde:	490d      	ldr	r1, [pc, #52]	; (8000e14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000de0:	4a0d      	ldr	r2, [pc, #52]	; (8000e18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000de4:	e002      	b.n	8000dec <LoopCopyDataInit>

08000de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dea:	3304      	adds	r3, #4

08000dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000df0:	d3f9      	bcc.n	8000de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000df2:	4a0a      	ldr	r2, [pc, #40]	; (8000e1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000df4:	4c0a      	ldr	r4, [pc, #40]	; (8000e20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000df8:	e001      	b.n	8000dfe <LoopFillZerobss>

08000dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dfc:	3204      	adds	r2, #4

08000dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e00:	d3fb      	bcc.n	8000dfa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e02:	f002 fabd 	bl	8003380 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e06:	f7ff fbf9 	bl	80005fc <main>
  bx  lr    
 8000e0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000e0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000e10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000e14:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000e18:	08003e2c 	.word	0x08003e2c
  ldr r2, =_sbss
 8000e1c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000e20:	20000230 	.word	0x20000230

08000e24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e24:	e7fe      	b.n	8000e24 <ADC_IRQHandler>
	...

08000e28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e2c:	4b0e      	ldr	r3, [pc, #56]	; (8000e68 <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a0d      	ldr	r2, [pc, #52]	; (8000e68 <HAL_Init+0x40>)
 8000e32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e38:	4b0b      	ldr	r3, [pc, #44]	; (8000e68 <HAL_Init+0x40>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	4a0a      	ldr	r2, [pc, #40]	; (8000e68 <HAL_Init+0x40>)
 8000e3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e44:	4b08      	ldr	r3, [pc, #32]	; (8000e68 <HAL_Init+0x40>)
 8000e46:	681b      	ldr	r3, [r3, #0]
 8000e48:	4a07      	ldr	r2, [pc, #28]	; (8000e68 <HAL_Init+0x40>)
 8000e4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e50:	2003      	movs	r0, #3
 8000e52:	f000 f94f 	bl	80010f4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e56:	2000      	movs	r0, #0
 8000e58:	f000 f808 	bl	8000e6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e5c:	f7ff fec6 	bl	8000bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	bd80      	pop	{r7, pc}
 8000e66:	bf00      	nop
 8000e68:	40023c00 	.word	0x40023c00

08000e6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e6c:	b580      	push	{r7, lr}
 8000e6e:	b082      	sub	sp, #8
 8000e70:	af00      	add	r7, sp, #0
 8000e72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e74:	4b12      	ldr	r3, [pc, #72]	; (8000ec0 <HAL_InitTick+0x54>)
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	4b12      	ldr	r3, [pc, #72]	; (8000ec4 <HAL_InitTick+0x58>)
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f000 f967 	bl	800115e <HAL_SYSTICK_Config>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d001      	beq.n	8000e9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e96:	2301      	movs	r3, #1
 8000e98:	e00e      	b.n	8000eb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	2b0f      	cmp	r3, #15
 8000e9e:	d80a      	bhi.n	8000eb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ea0:	2200      	movs	r2, #0
 8000ea2:	6879      	ldr	r1, [r7, #4]
 8000ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ea8:	f000 f92f 	bl	800110a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000eac:	4a06      	ldr	r2, [pc, #24]	; (8000ec8 <HAL_InitTick+0x5c>)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	e000      	b.n	8000eb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000eb6:	2301      	movs	r3, #1
}
 8000eb8:	4618      	mov	r0, r3
 8000eba:	3708      	adds	r7, #8
 8000ebc:	46bd      	mov	sp, r7
 8000ebe:	bd80      	pop	{r7, pc}
 8000ec0:	20000000 	.word	0x20000000
 8000ec4:	20000008 	.word	0x20000008
 8000ec8:	20000004 	.word	0x20000004

08000ecc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000ecc:	b480      	push	{r7}
 8000ece:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000ed0:	4b06      	ldr	r3, [pc, #24]	; (8000eec <HAL_IncTick+0x20>)
 8000ed2:	781b      	ldrb	r3, [r3, #0]
 8000ed4:	461a      	mov	r2, r3
 8000ed6:	4b06      	ldr	r3, [pc, #24]	; (8000ef0 <HAL_IncTick+0x24>)
 8000ed8:	681b      	ldr	r3, [r3, #0]
 8000eda:	4413      	add	r3, r2
 8000edc:	4a04      	ldr	r2, [pc, #16]	; (8000ef0 <HAL_IncTick+0x24>)
 8000ede:	6013      	str	r3, [r2, #0]
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop
 8000eec:	20000008 	.word	0x20000008
 8000ef0:	200000e4 	.word	0x200000e4

08000ef4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ef4:	b480      	push	{r7}
 8000ef6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ef8:	4b03      	ldr	r3, [pc, #12]	; (8000f08 <HAL_GetTick+0x14>)
 8000efa:	681b      	ldr	r3, [r3, #0]
}
 8000efc:	4618      	mov	r0, r3
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	200000e4 	.word	0x200000e4

08000f0c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000f14:	f7ff ffee 	bl	8000ef4 <HAL_GetTick>
 8000f18:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f1e:	68fb      	ldr	r3, [r7, #12]
 8000f20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f24:	d005      	beq.n	8000f32 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f26:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <HAL_Delay+0x44>)
 8000f28:	781b      	ldrb	r3, [r3, #0]
 8000f2a:	461a      	mov	r2, r3
 8000f2c:	68fb      	ldr	r3, [r7, #12]
 8000f2e:	4413      	add	r3, r2
 8000f30:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f32:	bf00      	nop
 8000f34:	f7ff ffde 	bl	8000ef4 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	68bb      	ldr	r3, [r7, #8]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	68fa      	ldr	r2, [r7, #12]
 8000f40:	429a      	cmp	r2, r3
 8000f42:	d8f7      	bhi.n	8000f34 <HAL_Delay+0x28>
  {
  }
}
 8000f44:	bf00      	nop
 8000f46:	bf00      	nop
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000008 	.word	0x20000008

08000f54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b085      	sub	sp, #20
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	f003 0307 	and.w	r3, r3, #7
 8000f62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f64:	4b0c      	ldr	r3, [pc, #48]	; (8000f98 <__NVIC_SetPriorityGrouping+0x44>)
 8000f66:	68db      	ldr	r3, [r3, #12]
 8000f68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f6a:	68ba      	ldr	r2, [r7, #8]
 8000f6c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000f70:	4013      	ands	r3, r2
 8000f72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f74:	68fb      	ldr	r3, [r7, #12]
 8000f76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f78:	68bb      	ldr	r3, [r7, #8]
 8000f7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f7c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000f80:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f86:	4a04      	ldr	r2, [pc, #16]	; (8000f98 <__NVIC_SetPriorityGrouping+0x44>)
 8000f88:	68bb      	ldr	r3, [r7, #8]
 8000f8a:	60d3      	str	r3, [r2, #12]
}
 8000f8c:	bf00      	nop
 8000f8e:	3714      	adds	r7, #20
 8000f90:	46bd      	mov	sp, r7
 8000f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f96:	4770      	bx	lr
 8000f98:	e000ed00 	.word	0xe000ed00

08000f9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa0:	4b04      	ldr	r3, [pc, #16]	; (8000fb4 <__NVIC_GetPriorityGrouping+0x18>)
 8000fa2:	68db      	ldr	r3, [r3, #12]
 8000fa4:	0a1b      	lsrs	r3, r3, #8
 8000fa6:	f003 0307 	and.w	r3, r3, #7
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	46bd      	mov	sp, r7
 8000fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb2:	4770      	bx	lr
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	b083      	sub	sp, #12
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	4603      	mov	r3, r0
 8000fc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fc6:	2b00      	cmp	r3, #0
 8000fc8:	db0b      	blt.n	8000fe2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fca:	79fb      	ldrb	r3, [r7, #7]
 8000fcc:	f003 021f 	and.w	r2, r3, #31
 8000fd0:	4907      	ldr	r1, [pc, #28]	; (8000ff0 <__NVIC_EnableIRQ+0x38>)
 8000fd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fd6:	095b      	lsrs	r3, r3, #5
 8000fd8:	2001      	movs	r0, #1
 8000fda:	fa00 f202 	lsl.w	r2, r0, r2
 8000fde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fe2:	bf00      	nop
 8000fe4:	370c      	adds	r7, #12
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	e000e100 	.word	0xe000e100

08000ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	b083      	sub	sp, #12
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	4603      	mov	r3, r0
 8000ffc:	6039      	str	r1, [r7, #0]
 8000ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001004:	2b00      	cmp	r3, #0
 8001006:	db0a      	blt.n	800101e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001008:	683b      	ldr	r3, [r7, #0]
 800100a:	b2da      	uxtb	r2, r3
 800100c:	490c      	ldr	r1, [pc, #48]	; (8001040 <__NVIC_SetPriority+0x4c>)
 800100e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001012:	0112      	lsls	r2, r2, #4
 8001014:	b2d2      	uxtb	r2, r2
 8001016:	440b      	add	r3, r1
 8001018:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800101c:	e00a      	b.n	8001034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	b2da      	uxtb	r2, r3
 8001022:	4908      	ldr	r1, [pc, #32]	; (8001044 <__NVIC_SetPriority+0x50>)
 8001024:	79fb      	ldrb	r3, [r7, #7]
 8001026:	f003 030f 	and.w	r3, r3, #15
 800102a:	3b04      	subs	r3, #4
 800102c:	0112      	lsls	r2, r2, #4
 800102e:	b2d2      	uxtb	r2, r2
 8001030:	440b      	add	r3, r1
 8001032:	761a      	strb	r2, [r3, #24]
}
 8001034:	bf00      	nop
 8001036:	370c      	adds	r7, #12
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr
 8001040:	e000e100 	.word	0xe000e100
 8001044:	e000ed00 	.word	0xe000ed00

08001048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001048:	b480      	push	{r7}
 800104a:	b089      	sub	sp, #36	; 0x24
 800104c:	af00      	add	r7, sp, #0
 800104e:	60f8      	str	r0, [r7, #12]
 8001050:	60b9      	str	r1, [r7, #8]
 8001052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001054:	68fb      	ldr	r3, [r7, #12]
 8001056:	f003 0307 	and.w	r3, r3, #7
 800105a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800105c:	69fb      	ldr	r3, [r7, #28]
 800105e:	f1c3 0307 	rsb	r3, r3, #7
 8001062:	2b04      	cmp	r3, #4
 8001064:	bf28      	it	cs
 8001066:	2304      	movcs	r3, #4
 8001068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800106a:	69fb      	ldr	r3, [r7, #28]
 800106c:	3304      	adds	r3, #4
 800106e:	2b06      	cmp	r3, #6
 8001070:	d902      	bls.n	8001078 <NVIC_EncodePriority+0x30>
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3b03      	subs	r3, #3
 8001076:	e000      	b.n	800107a <NVIC_EncodePriority+0x32>
 8001078:	2300      	movs	r3, #0
 800107a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800107c:	f04f 32ff 	mov.w	r2, #4294967295
 8001080:	69bb      	ldr	r3, [r7, #24]
 8001082:	fa02 f303 	lsl.w	r3, r2, r3
 8001086:	43da      	mvns	r2, r3
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	401a      	ands	r2, r3
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001090:	f04f 31ff 	mov.w	r1, #4294967295
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	fa01 f303 	lsl.w	r3, r1, r3
 800109a:	43d9      	mvns	r1, r3
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a0:	4313      	orrs	r3, r2
         );
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	3724      	adds	r7, #36	; 0x24
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr
	...

080010b0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	3b01      	subs	r3, #1
 80010bc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80010c0:	d301      	bcc.n	80010c6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80010c2:	2301      	movs	r3, #1
 80010c4:	e00f      	b.n	80010e6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <SysTick_Config+0x40>)
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	3b01      	subs	r3, #1
 80010cc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80010ce:	210f      	movs	r1, #15
 80010d0:	f04f 30ff 	mov.w	r0, #4294967295
 80010d4:	f7ff ff8e 	bl	8000ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80010d8:	4b05      	ldr	r3, [pc, #20]	; (80010f0 <SysTick_Config+0x40>)
 80010da:	2200      	movs	r2, #0
 80010dc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80010de:	4b04      	ldr	r3, [pc, #16]	; (80010f0 <SysTick_Config+0x40>)
 80010e0:	2207      	movs	r2, #7
 80010e2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80010e4:	2300      	movs	r3, #0
}
 80010e6:	4618      	mov	r0, r3
 80010e8:	3708      	adds	r7, #8
 80010ea:	46bd      	mov	sp, r7
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	e000e010 	.word	0xe000e010

080010f4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0
 80010fa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010fc:	6878      	ldr	r0, [r7, #4]
 80010fe:	f7ff ff29 	bl	8000f54 <__NVIC_SetPriorityGrouping>
}
 8001102:	bf00      	nop
 8001104:	3708      	adds	r7, #8
 8001106:	46bd      	mov	sp, r7
 8001108:	bd80      	pop	{r7, pc}

0800110a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800110a:	b580      	push	{r7, lr}
 800110c:	b086      	sub	sp, #24
 800110e:	af00      	add	r7, sp, #0
 8001110:	4603      	mov	r3, r0
 8001112:	60b9      	str	r1, [r7, #8]
 8001114:	607a      	str	r2, [r7, #4]
 8001116:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001118:	2300      	movs	r3, #0
 800111a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800111c:	f7ff ff3e 	bl	8000f9c <__NVIC_GetPriorityGrouping>
 8001120:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	68b9      	ldr	r1, [r7, #8]
 8001126:	6978      	ldr	r0, [r7, #20]
 8001128:	f7ff ff8e 	bl	8001048 <NVIC_EncodePriority>
 800112c:	4602      	mov	r2, r0
 800112e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001132:	4611      	mov	r1, r2
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff ff5d 	bl	8000ff4 <__NVIC_SetPriority>
}
 800113a:	bf00      	nop
 800113c:	3718      	adds	r7, #24
 800113e:	46bd      	mov	sp, r7
 8001140:	bd80      	pop	{r7, pc}

08001142 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001142:	b580      	push	{r7, lr}
 8001144:	b082      	sub	sp, #8
 8001146:	af00      	add	r7, sp, #0
 8001148:	4603      	mov	r3, r0
 800114a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800114c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001150:	4618      	mov	r0, r3
 8001152:	f7ff ff31 	bl	8000fb8 <__NVIC_EnableIRQ>
}
 8001156:	bf00      	nop
 8001158:	3708      	adds	r7, #8
 800115a:	46bd      	mov	sp, r7
 800115c:	bd80      	pop	{r7, pc}

0800115e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800115e:	b580      	push	{r7, lr}
 8001160:	b082      	sub	sp, #8
 8001162:	af00      	add	r7, sp, #0
 8001164:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001166:	6878      	ldr	r0, [r7, #4]
 8001168:	f7ff ffa2 	bl	80010b0 <SysTick_Config>
 800116c:	4603      	mov	r3, r0
}
 800116e:	4618      	mov	r0, r3
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
	...

08001178 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001178:	b480      	push	{r7}
 800117a:	b083      	sub	sp, #12
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2b04      	cmp	r3, #4
 8001184:	d106      	bne.n	8001194 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8001186:	4b09      	ldr	r3, [pc, #36]	; (80011ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a08      	ldr	r2, [pc, #32]	; (80011ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800118c:	f043 0304 	orr.w	r3, r3, #4
 8001190:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8001192:	e005      	b.n	80011a0 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001194:	4b05      	ldr	r3, [pc, #20]	; (80011ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	4a04      	ldr	r2, [pc, #16]	; (80011ac <HAL_SYSTICK_CLKSourceConfig+0x34>)
 800119a:	f023 0304 	bic.w	r3, r3, #4
 800119e:	6013      	str	r3, [r2, #0]
}
 80011a0:	bf00      	nop
 80011a2:	370c      	adds	r7, #12
 80011a4:	46bd      	mov	sp, r7
 80011a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011aa:	4770      	bx	lr
 80011ac:	e000e010 	.word	0xe000e010

080011b0 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 80011b4:	f000 f802 	bl	80011bc <HAL_SYSTICK_Callback>
}
 80011b8:	bf00      	nop
 80011ba:	bd80      	pop	{r7, pc}

080011bc <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80011bc:	b480      	push	{r7}
 80011be:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 80011c0:	bf00      	nop
 80011c2:	46bd      	mov	sp, r7
 80011c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c8:	4770      	bx	lr
	...

080011cc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011cc:	b480      	push	{r7}
 80011ce:	b089      	sub	sp, #36	; 0x24
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
 80011d4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80011da:	2300      	movs	r3, #0
 80011dc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80011de:	2300      	movs	r3, #0
 80011e0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011e2:	2300      	movs	r3, #0
 80011e4:	61fb      	str	r3, [r7, #28]
 80011e6:	e16b      	b.n	80014c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80011e8:	2201      	movs	r2, #1
 80011ea:	69fb      	ldr	r3, [r7, #28]
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80011f2:	683b      	ldr	r3, [r7, #0]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	697a      	ldr	r2, [r7, #20]
 80011f8:	4013      	ands	r3, r2
 80011fa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	697b      	ldr	r3, [r7, #20]
 8001200:	429a      	cmp	r2, r3
 8001202:	f040 815a 	bne.w	80014ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001206:	683b      	ldr	r3, [r7, #0]
 8001208:	685b      	ldr	r3, [r3, #4]
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	2b01      	cmp	r3, #1
 8001210:	d005      	beq.n	800121e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800121a:	2b02      	cmp	r3, #2
 800121c:	d130      	bne.n	8001280 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	689b      	ldr	r3, [r3, #8]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	2203      	movs	r2, #3
 800122a:	fa02 f303 	lsl.w	r3, r2, r3
 800122e:	43db      	mvns	r3, r3
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	4013      	ands	r3, r2
 8001234:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	68da      	ldr	r2, [r3, #12]
 800123a:	69fb      	ldr	r3, [r7, #28]
 800123c:	005b      	lsls	r3, r3, #1
 800123e:	fa02 f303 	lsl.w	r3, r2, r3
 8001242:	69ba      	ldr	r2, [r7, #24]
 8001244:	4313      	orrs	r3, r2
 8001246:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	69ba      	ldr	r2, [r7, #24]
 800124c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	685b      	ldr	r3, [r3, #4]
 8001252:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001254:	2201      	movs	r2, #1
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	fa02 f303 	lsl.w	r3, r2, r3
 800125c:	43db      	mvns	r3, r3
 800125e:	69ba      	ldr	r2, [r7, #24]
 8001260:	4013      	ands	r3, r2
 8001262:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	091b      	lsrs	r3, r3, #4
 800126a:	f003 0201 	and.w	r2, r3, #1
 800126e:	69fb      	ldr	r3, [r7, #28]
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	69ba      	ldr	r2, [r7, #24]
 8001276:	4313      	orrs	r3, r2
 8001278:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	69ba      	ldr	r2, [r7, #24]
 800127e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	f003 0303 	and.w	r3, r3, #3
 8001288:	2b03      	cmp	r3, #3
 800128a:	d017      	beq.n	80012bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
 8001290:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001292:	69fb      	ldr	r3, [r7, #28]
 8001294:	005b      	lsls	r3, r3, #1
 8001296:	2203      	movs	r2, #3
 8001298:	fa02 f303 	lsl.w	r3, r2, r3
 800129c:	43db      	mvns	r3, r3
 800129e:	69ba      	ldr	r2, [r7, #24]
 80012a0:	4013      	ands	r3, r2
 80012a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012a4:	683b      	ldr	r3, [r7, #0]
 80012a6:	689a      	ldr	r2, [r3, #8]
 80012a8:	69fb      	ldr	r3, [r7, #28]
 80012aa:	005b      	lsls	r3, r3, #1
 80012ac:	fa02 f303 	lsl.w	r3, r2, r3
 80012b0:	69ba      	ldr	r2, [r7, #24]
 80012b2:	4313      	orrs	r3, r2
 80012b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	69ba      	ldr	r2, [r7, #24]
 80012ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012bc:	683b      	ldr	r3, [r7, #0]
 80012be:	685b      	ldr	r3, [r3, #4]
 80012c0:	f003 0303 	and.w	r3, r3, #3
 80012c4:	2b02      	cmp	r3, #2
 80012c6:	d123      	bne.n	8001310 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012c8:	69fb      	ldr	r3, [r7, #28]
 80012ca:	08da      	lsrs	r2, r3, #3
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	3208      	adds	r2, #8
 80012d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	f003 0307 	and.w	r3, r3, #7
 80012dc:	009b      	lsls	r3, r3, #2
 80012de:	220f      	movs	r2, #15
 80012e0:	fa02 f303 	lsl.w	r3, r2, r3
 80012e4:	43db      	mvns	r3, r3
 80012e6:	69ba      	ldr	r2, [r7, #24]
 80012e8:	4013      	ands	r3, r2
 80012ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	691a      	ldr	r2, [r3, #16]
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f003 0307 	and.w	r3, r3, #7
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	fa02 f303 	lsl.w	r3, r2, r3
 80012fc:	69ba      	ldr	r2, [r7, #24]
 80012fe:	4313      	orrs	r3, r2
 8001300:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001302:	69fb      	ldr	r3, [r7, #28]
 8001304:	08da      	lsrs	r2, r3, #3
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	3208      	adds	r2, #8
 800130a:	69b9      	ldr	r1, [r7, #24]
 800130c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001316:	69fb      	ldr	r3, [r7, #28]
 8001318:	005b      	lsls	r3, r3, #1
 800131a:	2203      	movs	r2, #3
 800131c:	fa02 f303 	lsl.w	r3, r2, r3
 8001320:	43db      	mvns	r3, r3
 8001322:	69ba      	ldr	r2, [r7, #24]
 8001324:	4013      	ands	r3, r2
 8001326:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001328:	683b      	ldr	r3, [r7, #0]
 800132a:	685b      	ldr	r3, [r3, #4]
 800132c:	f003 0203 	and.w	r2, r3, #3
 8001330:	69fb      	ldr	r3, [r7, #28]
 8001332:	005b      	lsls	r3, r3, #1
 8001334:	fa02 f303 	lsl.w	r3, r2, r3
 8001338:	69ba      	ldr	r2, [r7, #24]
 800133a:	4313      	orrs	r3, r2
 800133c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	69ba      	ldr	r2, [r7, #24]
 8001342:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001344:	683b      	ldr	r3, [r7, #0]
 8001346:	685b      	ldr	r3, [r3, #4]
 8001348:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800134c:	2b00      	cmp	r3, #0
 800134e:	f000 80b4 	beq.w	80014ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001352:	2300      	movs	r3, #0
 8001354:	60fb      	str	r3, [r7, #12]
 8001356:	4b60      	ldr	r3, [pc, #384]	; (80014d8 <HAL_GPIO_Init+0x30c>)
 8001358:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800135a:	4a5f      	ldr	r2, [pc, #380]	; (80014d8 <HAL_GPIO_Init+0x30c>)
 800135c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001360:	6453      	str	r3, [r2, #68]	; 0x44
 8001362:	4b5d      	ldr	r3, [pc, #372]	; (80014d8 <HAL_GPIO_Init+0x30c>)
 8001364:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001366:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800136a:	60fb      	str	r3, [r7, #12]
 800136c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800136e:	4a5b      	ldr	r2, [pc, #364]	; (80014dc <HAL_GPIO_Init+0x310>)
 8001370:	69fb      	ldr	r3, [r7, #28]
 8001372:	089b      	lsrs	r3, r3, #2
 8001374:	3302      	adds	r3, #2
 8001376:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800137c:	69fb      	ldr	r3, [r7, #28]
 800137e:	f003 0303 	and.w	r3, r3, #3
 8001382:	009b      	lsls	r3, r3, #2
 8001384:	220f      	movs	r2, #15
 8001386:	fa02 f303 	lsl.w	r3, r2, r3
 800138a:	43db      	mvns	r3, r3
 800138c:	69ba      	ldr	r2, [r7, #24]
 800138e:	4013      	ands	r3, r2
 8001390:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	4a52      	ldr	r2, [pc, #328]	; (80014e0 <HAL_GPIO_Init+0x314>)
 8001396:	4293      	cmp	r3, r2
 8001398:	d02b      	beq.n	80013f2 <HAL_GPIO_Init+0x226>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	4a51      	ldr	r2, [pc, #324]	; (80014e4 <HAL_GPIO_Init+0x318>)
 800139e:	4293      	cmp	r3, r2
 80013a0:	d025      	beq.n	80013ee <HAL_GPIO_Init+0x222>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	4a50      	ldr	r2, [pc, #320]	; (80014e8 <HAL_GPIO_Init+0x31c>)
 80013a6:	4293      	cmp	r3, r2
 80013a8:	d01f      	beq.n	80013ea <HAL_GPIO_Init+0x21e>
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	4a4f      	ldr	r2, [pc, #316]	; (80014ec <HAL_GPIO_Init+0x320>)
 80013ae:	4293      	cmp	r3, r2
 80013b0:	d019      	beq.n	80013e6 <HAL_GPIO_Init+0x21a>
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4a4e      	ldr	r2, [pc, #312]	; (80014f0 <HAL_GPIO_Init+0x324>)
 80013b6:	4293      	cmp	r3, r2
 80013b8:	d013      	beq.n	80013e2 <HAL_GPIO_Init+0x216>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	4a4d      	ldr	r2, [pc, #308]	; (80014f4 <HAL_GPIO_Init+0x328>)
 80013be:	4293      	cmp	r3, r2
 80013c0:	d00d      	beq.n	80013de <HAL_GPIO_Init+0x212>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4a4c      	ldr	r2, [pc, #304]	; (80014f8 <HAL_GPIO_Init+0x32c>)
 80013c6:	4293      	cmp	r3, r2
 80013c8:	d007      	beq.n	80013da <HAL_GPIO_Init+0x20e>
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	4a4b      	ldr	r2, [pc, #300]	; (80014fc <HAL_GPIO_Init+0x330>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d101      	bne.n	80013d6 <HAL_GPIO_Init+0x20a>
 80013d2:	2307      	movs	r3, #7
 80013d4:	e00e      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013d6:	2308      	movs	r3, #8
 80013d8:	e00c      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013da:	2306      	movs	r3, #6
 80013dc:	e00a      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013de:	2305      	movs	r3, #5
 80013e0:	e008      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013e2:	2304      	movs	r3, #4
 80013e4:	e006      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013e6:	2303      	movs	r3, #3
 80013e8:	e004      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013ea:	2302      	movs	r3, #2
 80013ec:	e002      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013ee:	2301      	movs	r3, #1
 80013f0:	e000      	b.n	80013f4 <HAL_GPIO_Init+0x228>
 80013f2:	2300      	movs	r3, #0
 80013f4:	69fa      	ldr	r2, [r7, #28]
 80013f6:	f002 0203 	and.w	r2, r2, #3
 80013fa:	0092      	lsls	r2, r2, #2
 80013fc:	4093      	lsls	r3, r2
 80013fe:	69ba      	ldr	r2, [r7, #24]
 8001400:	4313      	orrs	r3, r2
 8001402:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001404:	4935      	ldr	r1, [pc, #212]	; (80014dc <HAL_GPIO_Init+0x310>)
 8001406:	69fb      	ldr	r3, [r7, #28]
 8001408:	089b      	lsrs	r3, r3, #2
 800140a:	3302      	adds	r3, #2
 800140c:	69ba      	ldr	r2, [r7, #24]
 800140e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001412:	4b3b      	ldr	r3, [pc, #236]	; (8001500 <HAL_GPIO_Init+0x334>)
 8001414:	689b      	ldr	r3, [r3, #8]
 8001416:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	43db      	mvns	r3, r3
 800141c:	69ba      	ldr	r2, [r7, #24]
 800141e:	4013      	ands	r3, r2
 8001420:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001422:	683b      	ldr	r3, [r7, #0]
 8001424:	685b      	ldr	r3, [r3, #4]
 8001426:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800142a:	2b00      	cmp	r3, #0
 800142c:	d003      	beq.n	8001436 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	693b      	ldr	r3, [r7, #16]
 8001432:	4313      	orrs	r3, r2
 8001434:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001436:	4a32      	ldr	r2, [pc, #200]	; (8001500 <HAL_GPIO_Init+0x334>)
 8001438:	69bb      	ldr	r3, [r7, #24]
 800143a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800143c:	4b30      	ldr	r3, [pc, #192]	; (8001500 <HAL_GPIO_Init+0x334>)
 800143e:	68db      	ldr	r3, [r3, #12]
 8001440:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	43db      	mvns	r3, r3
 8001446:	69ba      	ldr	r2, [r7, #24]
 8001448:	4013      	ands	r3, r2
 800144a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800144c:	683b      	ldr	r3, [r7, #0]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001454:	2b00      	cmp	r3, #0
 8001456:	d003      	beq.n	8001460 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001458:	69ba      	ldr	r2, [r7, #24]
 800145a:	693b      	ldr	r3, [r7, #16]
 800145c:	4313      	orrs	r3, r2
 800145e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001460:	4a27      	ldr	r2, [pc, #156]	; (8001500 <HAL_GPIO_Init+0x334>)
 8001462:	69bb      	ldr	r3, [r7, #24]
 8001464:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001466:	4b26      	ldr	r3, [pc, #152]	; (8001500 <HAL_GPIO_Init+0x334>)
 8001468:	685b      	ldr	r3, [r3, #4]
 800146a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	43db      	mvns	r3, r3
 8001470:	69ba      	ldr	r2, [r7, #24]
 8001472:	4013      	ands	r3, r2
 8001474:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	685b      	ldr	r3, [r3, #4]
 800147a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001482:	69ba      	ldr	r2, [r7, #24]
 8001484:	693b      	ldr	r3, [r7, #16]
 8001486:	4313      	orrs	r3, r2
 8001488:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800148a:	4a1d      	ldr	r2, [pc, #116]	; (8001500 <HAL_GPIO_Init+0x334>)
 800148c:	69bb      	ldr	r3, [r7, #24]
 800148e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001490:	4b1b      	ldr	r3, [pc, #108]	; (8001500 <HAL_GPIO_Init+0x334>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	43db      	mvns	r3, r3
 800149a:	69ba      	ldr	r2, [r7, #24]
 800149c:	4013      	ands	r3, r2
 800149e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80014a0:	683b      	ldr	r3, [r7, #0]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80014a8:	2b00      	cmp	r3, #0
 80014aa:	d003      	beq.n	80014b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80014ac:	69ba      	ldr	r2, [r7, #24]
 80014ae:	693b      	ldr	r3, [r7, #16]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80014b4:	4a12      	ldr	r2, [pc, #72]	; (8001500 <HAL_GPIO_Init+0x334>)
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3301      	adds	r3, #1
 80014be:	61fb      	str	r3, [r7, #28]
 80014c0:	69fb      	ldr	r3, [r7, #28]
 80014c2:	2b0f      	cmp	r3, #15
 80014c4:	f67f ae90 	bls.w	80011e8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80014c8:	bf00      	nop
 80014ca:	bf00      	nop
 80014cc:	3724      	adds	r7, #36	; 0x24
 80014ce:	46bd      	mov	sp, r7
 80014d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d4:	4770      	bx	lr
 80014d6:	bf00      	nop
 80014d8:	40023800 	.word	0x40023800
 80014dc:	40013800 	.word	0x40013800
 80014e0:	40020000 	.word	0x40020000
 80014e4:	40020400 	.word	0x40020400
 80014e8:	40020800 	.word	0x40020800
 80014ec:	40020c00 	.word	0x40020c00
 80014f0:	40021000 	.word	0x40021000
 80014f4:	40021400 	.word	0x40021400
 80014f8:	40021800 	.word	0x40021800
 80014fc:	40021c00 	.word	0x40021c00
 8001500:	40013c00 	.word	0x40013c00

08001504 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001504:	b480      	push	{r7}
 8001506:	b083      	sub	sp, #12
 8001508:	af00      	add	r7, sp, #0
 800150a:	6078      	str	r0, [r7, #4]
 800150c:	460b      	mov	r3, r1
 800150e:	807b      	strh	r3, [r7, #2]
 8001510:	4613      	mov	r3, r2
 8001512:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001514:	787b      	ldrb	r3, [r7, #1]
 8001516:	2b00      	cmp	r3, #0
 8001518:	d003      	beq.n	8001522 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800151a:	887a      	ldrh	r2, [r7, #2]
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001520:	e003      	b.n	800152a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001522:	887b      	ldrh	r3, [r7, #2]
 8001524:	041a      	lsls	r2, r3, #16
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	619a      	str	r2, [r3, #24]
}
 800152a:	bf00      	nop
 800152c:	370c      	adds	r7, #12
 800152e:	46bd      	mov	sp, r7
 8001530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001534:	4770      	bx	lr
	...

08001538 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	4603      	mov	r3, r0
 8001540:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001542:	4b08      	ldr	r3, [pc, #32]	; (8001564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001544:	695a      	ldr	r2, [r3, #20]
 8001546:	88fb      	ldrh	r3, [r7, #6]
 8001548:	4013      	ands	r3, r2
 800154a:	2b00      	cmp	r3, #0
 800154c:	d006      	beq.n	800155c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800154e:	4a05      	ldr	r2, [pc, #20]	; (8001564 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001550:	88fb      	ldrh	r3, [r7, #6]
 8001552:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001554:	88fb      	ldrh	r3, [r7, #6]
 8001556:	4618      	mov	r0, r3
 8001558:	f7ff fa44 	bl	80009e4 <HAL_GPIO_EXTI_Callback>
  }
}
 800155c:	bf00      	nop
 800155e:	3708      	adds	r7, #8
 8001560:	46bd      	mov	sp, r7
 8001562:	bd80      	pop	{r7, pc}
 8001564:	40013c00 	.word	0x40013c00

08001568 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 8001570:	4b05      	ldr	r3, [pc, #20]	; (8001588 <HAL_PWR_EnableWakeUpPin+0x20>)
 8001572:	685a      	ldr	r2, [r3, #4]
 8001574:	4904      	ldr	r1, [pc, #16]	; (8001588 <HAL_PWR_EnableWakeUpPin+0x20>)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	4313      	orrs	r3, r2
 800157a:	604b      	str	r3, [r1, #4]
}
 800157c:	bf00      	nop
 800157e:	370c      	adds	r7, #12
 8001580:	46bd      	mov	sp, r7
 8001582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001586:	4770      	bx	lr
 8001588:	40007000 	.word	0x40007000

0800158c <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 800158c:	b480      	push	{r7}
 800158e:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 8001590:	4b08      	ldr	r3, [pc, #32]	; (80015b4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001592:	681b      	ldr	r3, [r3, #0]
 8001594:	4a07      	ldr	r2, [pc, #28]	; (80015b4 <HAL_PWR_EnterSTANDBYMode+0x28>)
 8001596:	f043 0302 	orr.w	r3, r3, #2
 800159a:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800159c:	4b06      	ldr	r3, [pc, #24]	; (80015b8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 800159e:	691b      	ldr	r3, [r3, #16]
 80015a0:	4a05      	ldr	r2, [pc, #20]	; (80015b8 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80015a2:	f043 0304 	orr.w	r3, r3, #4
 80015a6:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 80015a8:	bf30      	wfi
}
 80015aa:	bf00      	nop
 80015ac:	46bd      	mov	sp, r7
 80015ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b2:	4770      	bx	lr
 80015b4:	40007000 	.word	0x40007000
 80015b8:	e000ed00 	.word	0xe000ed00

080015bc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b086      	sub	sp, #24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d101      	bne.n	80015ce <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80015ca:	2301      	movs	r3, #1
 80015cc:	e267      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0301 	and.w	r3, r3, #1
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d075      	beq.n	80016c6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015da:	4b88      	ldr	r3, [pc, #544]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015dc:	689b      	ldr	r3, [r3, #8]
 80015de:	f003 030c 	and.w	r3, r3, #12
 80015e2:	2b04      	cmp	r3, #4
 80015e4:	d00c      	beq.n	8001600 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015e6:	4b85      	ldr	r3, [pc, #532]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015e8:	689b      	ldr	r3, [r3, #8]
 80015ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80015ee:	2b08      	cmp	r3, #8
 80015f0:	d112      	bne.n	8001618 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80015f2:	4b82      	ldr	r3, [pc, #520]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80015fa:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80015fe:	d10b      	bne.n	8001618 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001600:	4b7e      	ldr	r3, [pc, #504]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001608:	2b00      	cmp	r3, #0
 800160a:	d05b      	beq.n	80016c4 <HAL_RCC_OscConfig+0x108>
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d157      	bne.n	80016c4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001614:	2301      	movs	r3, #1
 8001616:	e242      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001620:	d106      	bne.n	8001630 <HAL_RCC_OscConfig+0x74>
 8001622:	4b76      	ldr	r3, [pc, #472]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001624:	681b      	ldr	r3, [r3, #0]
 8001626:	4a75      	ldr	r2, [pc, #468]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001628:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800162c:	6013      	str	r3, [r2, #0]
 800162e:	e01d      	b.n	800166c <HAL_RCC_OscConfig+0xb0>
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	685b      	ldr	r3, [r3, #4]
 8001634:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001638:	d10c      	bne.n	8001654 <HAL_RCC_OscConfig+0x98>
 800163a:	4b70      	ldr	r3, [pc, #448]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a6f      	ldr	r2, [pc, #444]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001640:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001644:	6013      	str	r3, [r2, #0]
 8001646:	4b6d      	ldr	r3, [pc, #436]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	4a6c      	ldr	r2, [pc, #432]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800164c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001650:	6013      	str	r3, [r2, #0]
 8001652:	e00b      	b.n	800166c <HAL_RCC_OscConfig+0xb0>
 8001654:	4b69      	ldr	r3, [pc, #420]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a68      	ldr	r2, [pc, #416]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800165a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165e:	6013      	str	r3, [r2, #0]
 8001660:	4b66      	ldr	r3, [pc, #408]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	4a65      	ldr	r2, [pc, #404]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001666:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800166a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d013      	beq.n	800169c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001674:	f7ff fc3e 	bl	8000ef4 <HAL_GetTick>
 8001678:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800167a:	e008      	b.n	800168e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800167c:	f7ff fc3a 	bl	8000ef4 <HAL_GetTick>
 8001680:	4602      	mov	r2, r0
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	1ad3      	subs	r3, r2, r3
 8001686:	2b64      	cmp	r3, #100	; 0x64
 8001688:	d901      	bls.n	800168e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e207      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	4b5b      	ldr	r3, [pc, #364]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d0f0      	beq.n	800167c <HAL_RCC_OscConfig+0xc0>
 800169a:	e014      	b.n	80016c6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800169c:	f7ff fc2a 	bl	8000ef4 <HAL_GetTick>
 80016a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016a2:	e008      	b.n	80016b6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80016a4:	f7ff fc26 	bl	8000ef4 <HAL_GetTick>
 80016a8:	4602      	mov	r2, r0
 80016aa:	693b      	ldr	r3, [r7, #16]
 80016ac:	1ad3      	subs	r3, r2, r3
 80016ae:	2b64      	cmp	r3, #100	; 0x64
 80016b0:	d901      	bls.n	80016b6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80016b2:	2303      	movs	r3, #3
 80016b4:	e1f3      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80016b6:	4b51      	ldr	r3, [pc, #324]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d1f0      	bne.n	80016a4 <HAL_RCC_OscConfig+0xe8>
 80016c2:	e000      	b.n	80016c6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80016c4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	f003 0302 	and.w	r3, r3, #2
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d063      	beq.n	800179a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016d2:	4b4a      	ldr	r3, [pc, #296]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016d4:	689b      	ldr	r3, [r3, #8]
 80016d6:	f003 030c 	and.w	r3, r3, #12
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d00b      	beq.n	80016f6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016de:	4b47      	ldr	r3, [pc, #284]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80016e6:	2b08      	cmp	r3, #8
 80016e8:	d11c      	bne.n	8001724 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80016ea:	4b44      	ldr	r3, [pc, #272]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016ec:	685b      	ldr	r3, [r3, #4]
 80016ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80016f2:	2b00      	cmp	r3, #0
 80016f4:	d116      	bne.n	8001724 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80016f6:	4b41      	ldr	r3, [pc, #260]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	f003 0302 	and.w	r3, r3, #2
 80016fe:	2b00      	cmp	r3, #0
 8001700:	d005      	beq.n	800170e <HAL_RCC_OscConfig+0x152>
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	68db      	ldr	r3, [r3, #12]
 8001706:	2b01      	cmp	r3, #1
 8001708:	d001      	beq.n	800170e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e1c7      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800170e:	4b3b      	ldr	r3, [pc, #236]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	4937      	ldr	r1, [pc, #220]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800171e:	4313      	orrs	r3, r2
 8001720:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001722:	e03a      	b.n	800179a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	68db      	ldr	r3, [r3, #12]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d020      	beq.n	800176e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800172c:	4b34      	ldr	r3, [pc, #208]	; (8001800 <HAL_RCC_OscConfig+0x244>)
 800172e:	2201      	movs	r2, #1
 8001730:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001732:	f7ff fbdf 	bl	8000ef4 <HAL_GetTick>
 8001736:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001738:	e008      	b.n	800174c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800173a:	f7ff fbdb 	bl	8000ef4 <HAL_GetTick>
 800173e:	4602      	mov	r2, r0
 8001740:	693b      	ldr	r3, [r7, #16]
 8001742:	1ad3      	subs	r3, r2, r3
 8001744:	2b02      	cmp	r3, #2
 8001746:	d901      	bls.n	800174c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001748:	2303      	movs	r3, #3
 800174a:	e1a8      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174c:	4b2b      	ldr	r3, [pc, #172]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f003 0302 	and.w	r3, r3, #2
 8001754:	2b00      	cmp	r3, #0
 8001756:	d0f0      	beq.n	800173a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001758:	4b28      	ldr	r3, [pc, #160]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	691b      	ldr	r3, [r3, #16]
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	4925      	ldr	r1, [pc, #148]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001768:	4313      	orrs	r3, r2
 800176a:	600b      	str	r3, [r1, #0]
 800176c:	e015      	b.n	800179a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800176e:	4b24      	ldr	r3, [pc, #144]	; (8001800 <HAL_RCC_OscConfig+0x244>)
 8001770:	2200      	movs	r2, #0
 8001772:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001774:	f7ff fbbe 	bl	8000ef4 <HAL_GetTick>
 8001778:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800177a:	e008      	b.n	800178e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800177c:	f7ff fbba 	bl	8000ef4 <HAL_GetTick>
 8001780:	4602      	mov	r2, r0
 8001782:	693b      	ldr	r3, [r7, #16]
 8001784:	1ad3      	subs	r3, r2, r3
 8001786:	2b02      	cmp	r3, #2
 8001788:	d901      	bls.n	800178e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800178a:	2303      	movs	r3, #3
 800178c:	e187      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800178e:	4b1b      	ldr	r3, [pc, #108]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	f003 0302 	and.w	r3, r3, #2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	f003 0308 	and.w	r3, r3, #8
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d036      	beq.n	8001814 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	695b      	ldr	r3, [r3, #20]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d016      	beq.n	80017dc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80017ae:	4b15      	ldr	r3, [pc, #84]	; (8001804 <HAL_RCC_OscConfig+0x248>)
 80017b0:	2201      	movs	r2, #1
 80017b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b4:	f7ff fb9e 	bl	8000ef4 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ba:	e008      	b.n	80017ce <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017bc:	f7ff fb9a 	bl	8000ef4 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	2b02      	cmp	r3, #2
 80017c8:	d901      	bls.n	80017ce <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80017ca:	2303      	movs	r3, #3
 80017cc:	e167      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80017ce:	4b0b      	ldr	r3, [pc, #44]	; (80017fc <HAL_RCC_OscConfig+0x240>)
 80017d0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80017d2:	f003 0302 	and.w	r3, r3, #2
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d0f0      	beq.n	80017bc <HAL_RCC_OscConfig+0x200>
 80017da:	e01b      	b.n	8001814 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80017dc:	4b09      	ldr	r3, [pc, #36]	; (8001804 <HAL_RCC_OscConfig+0x248>)
 80017de:	2200      	movs	r2, #0
 80017e0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e2:	f7ff fb87 	bl	8000ef4 <HAL_GetTick>
 80017e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80017e8:	e00e      	b.n	8001808 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80017ea:	f7ff fb83 	bl	8000ef4 <HAL_GetTick>
 80017ee:	4602      	mov	r2, r0
 80017f0:	693b      	ldr	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	2b02      	cmp	r3, #2
 80017f6:	d907      	bls.n	8001808 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80017f8:	2303      	movs	r3, #3
 80017fa:	e150      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
 80017fc:	40023800 	.word	0x40023800
 8001800:	42470000 	.word	0x42470000
 8001804:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001808:	4b88      	ldr	r3, [pc, #544]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800180a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800180c:	f003 0302 	and.w	r3, r3, #2
 8001810:	2b00      	cmp	r3, #0
 8001812:	d1ea      	bne.n	80017ea <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	681b      	ldr	r3, [r3, #0]
 8001818:	f003 0304 	and.w	r3, r3, #4
 800181c:	2b00      	cmp	r3, #0
 800181e:	f000 8097 	beq.w	8001950 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001822:	2300      	movs	r3, #0
 8001824:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001826:	4b81      	ldr	r3, [pc, #516]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800182e:	2b00      	cmp	r3, #0
 8001830:	d10f      	bne.n	8001852 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001832:	2300      	movs	r3, #0
 8001834:	60bb      	str	r3, [r7, #8]
 8001836:	4b7d      	ldr	r3, [pc, #500]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800183a:	4a7c      	ldr	r2, [pc, #496]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800183c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001840:	6413      	str	r3, [r2, #64]	; 0x40
 8001842:	4b7a      	ldr	r3, [pc, #488]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001844:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001846:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800184a:	60bb      	str	r3, [r7, #8]
 800184c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800184e:	2301      	movs	r3, #1
 8001850:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001852:	4b77      	ldr	r3, [pc, #476]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800185a:	2b00      	cmp	r3, #0
 800185c:	d118      	bne.n	8001890 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800185e:	4b74      	ldr	r3, [pc, #464]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a73      	ldr	r2, [pc, #460]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001864:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001868:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800186a:	f7ff fb43 	bl	8000ef4 <HAL_GetTick>
 800186e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001870:	e008      	b.n	8001884 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001872:	f7ff fb3f 	bl	8000ef4 <HAL_GetTick>
 8001876:	4602      	mov	r2, r0
 8001878:	693b      	ldr	r3, [r7, #16]
 800187a:	1ad3      	subs	r3, r2, r3
 800187c:	2b02      	cmp	r3, #2
 800187e:	d901      	bls.n	8001884 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001880:	2303      	movs	r3, #3
 8001882:	e10c      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001884:	4b6a      	ldr	r3, [pc, #424]	; (8001a30 <HAL_RCC_OscConfig+0x474>)
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800188c:	2b00      	cmp	r3, #0
 800188e:	d0f0      	beq.n	8001872 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	689b      	ldr	r3, [r3, #8]
 8001894:	2b01      	cmp	r3, #1
 8001896:	d106      	bne.n	80018a6 <HAL_RCC_OscConfig+0x2ea>
 8001898:	4b64      	ldr	r3, [pc, #400]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800189a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800189c:	4a63      	ldr	r2, [pc, #396]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800189e:	f043 0301 	orr.w	r3, r3, #1
 80018a2:	6713      	str	r3, [r2, #112]	; 0x70
 80018a4:	e01c      	b.n	80018e0 <HAL_RCC_OscConfig+0x324>
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	2b05      	cmp	r3, #5
 80018ac:	d10c      	bne.n	80018c8 <HAL_RCC_OscConfig+0x30c>
 80018ae:	4b5f      	ldr	r3, [pc, #380]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018b2:	4a5e      	ldr	r2, [pc, #376]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018b4:	f043 0304 	orr.w	r3, r3, #4
 80018b8:	6713      	str	r3, [r2, #112]	; 0x70
 80018ba:	4b5c      	ldr	r3, [pc, #368]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018be:	4a5b      	ldr	r2, [pc, #364]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018c0:	f043 0301 	orr.w	r3, r3, #1
 80018c4:	6713      	str	r3, [r2, #112]	; 0x70
 80018c6:	e00b      	b.n	80018e0 <HAL_RCC_OscConfig+0x324>
 80018c8:	4b58      	ldr	r3, [pc, #352]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018ca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018cc:	4a57      	ldr	r2, [pc, #348]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018ce:	f023 0301 	bic.w	r3, r3, #1
 80018d2:	6713      	str	r3, [r2, #112]	; 0x70
 80018d4:	4b55      	ldr	r3, [pc, #340]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018d6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80018d8:	4a54      	ldr	r2, [pc, #336]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80018da:	f023 0304 	bic.w	r3, r3, #4
 80018de:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	2b00      	cmp	r3, #0
 80018e6:	d015      	beq.n	8001914 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018e8:	f7ff fb04 	bl	8000ef4 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80018ee:	e00a      	b.n	8001906 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80018f0:	f7ff fb00 	bl	8000ef4 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80018fe:	4293      	cmp	r3, r2
 8001900:	d901      	bls.n	8001906 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001902:	2303      	movs	r3, #3
 8001904:	e0cb      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001906:	4b49      	ldr	r3, [pc, #292]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001908:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b00      	cmp	r3, #0
 8001910:	d0ee      	beq.n	80018f0 <HAL_RCC_OscConfig+0x334>
 8001912:	e014      	b.n	800193e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001914:	f7ff faee 	bl	8000ef4 <HAL_GetTick>
 8001918:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800191a:	e00a      	b.n	8001932 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800191c:	f7ff faea 	bl	8000ef4 <HAL_GetTick>
 8001920:	4602      	mov	r2, r0
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	1ad3      	subs	r3, r2, r3
 8001926:	f241 3288 	movw	r2, #5000	; 0x1388
 800192a:	4293      	cmp	r3, r2
 800192c:	d901      	bls.n	8001932 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800192e:	2303      	movs	r3, #3
 8001930:	e0b5      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001932:	4b3e      	ldr	r3, [pc, #248]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001934:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001936:	f003 0302 	and.w	r3, r3, #2
 800193a:	2b00      	cmp	r3, #0
 800193c:	d1ee      	bne.n	800191c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800193e:	7dfb      	ldrb	r3, [r7, #23]
 8001940:	2b01      	cmp	r3, #1
 8001942:	d105      	bne.n	8001950 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001944:	4b39      	ldr	r3, [pc, #228]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001946:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001948:	4a38      	ldr	r2, [pc, #224]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800194a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800194e:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	699b      	ldr	r3, [r3, #24]
 8001954:	2b00      	cmp	r3, #0
 8001956:	f000 80a1 	beq.w	8001a9c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800195a:	4b34      	ldr	r3, [pc, #208]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 800195c:	689b      	ldr	r3, [r3, #8]
 800195e:	f003 030c 	and.w	r3, r3, #12
 8001962:	2b08      	cmp	r3, #8
 8001964:	d05c      	beq.n	8001a20 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	699b      	ldr	r3, [r3, #24]
 800196a:	2b02      	cmp	r3, #2
 800196c:	d141      	bne.n	80019f2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800196e:	4b31      	ldr	r3, [pc, #196]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 8001970:	2200      	movs	r2, #0
 8001972:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001974:	f7ff fabe 	bl	8000ef4 <HAL_GetTick>
 8001978:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800197a:	e008      	b.n	800198e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800197c:	f7ff faba 	bl	8000ef4 <HAL_GetTick>
 8001980:	4602      	mov	r2, r0
 8001982:	693b      	ldr	r3, [r7, #16]
 8001984:	1ad3      	subs	r3, r2, r3
 8001986:	2b02      	cmp	r3, #2
 8001988:	d901      	bls.n	800198e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800198a:	2303      	movs	r3, #3
 800198c:	e087      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800198e:	4b27      	ldr	r3, [pc, #156]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1f0      	bne.n	800197c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	69da      	ldr	r2, [r3, #28]
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a1b      	ldr	r3, [r3, #32]
 80019a2:	431a      	orrs	r2, r3
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019a8:	019b      	lsls	r3, r3, #6
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019b0:	085b      	lsrs	r3, r3, #1
 80019b2:	3b01      	subs	r3, #1
 80019b4:	041b      	lsls	r3, r3, #16
 80019b6:	431a      	orrs	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80019bc:	061b      	lsls	r3, r3, #24
 80019be:	491b      	ldr	r1, [pc, #108]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80019c0:	4313      	orrs	r3, r2
 80019c2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80019c4:	4b1b      	ldr	r3, [pc, #108]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ca:	f7ff fa93 	bl	8000ef4 <HAL_GetTick>
 80019ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019d0:	e008      	b.n	80019e4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80019d2:	f7ff fa8f 	bl	8000ef4 <HAL_GetTick>
 80019d6:	4602      	mov	r2, r0
 80019d8:	693b      	ldr	r3, [r7, #16]
 80019da:	1ad3      	subs	r3, r2, r3
 80019dc:	2b02      	cmp	r3, #2
 80019de:	d901      	bls.n	80019e4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80019e0:	2303      	movs	r3, #3
 80019e2:	e05c      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80019e4:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80019ec:	2b00      	cmp	r3, #0
 80019ee:	d0f0      	beq.n	80019d2 <HAL_RCC_OscConfig+0x416>
 80019f0:	e054      	b.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80019f2:	4b10      	ldr	r3, [pc, #64]	; (8001a34 <HAL_RCC_OscConfig+0x478>)
 80019f4:	2200      	movs	r2, #0
 80019f6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019f8:	f7ff fa7c 	bl	8000ef4 <HAL_GetTick>
 80019fc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80019fe:	e008      	b.n	8001a12 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001a00:	f7ff fa78 	bl	8000ef4 <HAL_GetTick>
 8001a04:	4602      	mov	r2, r0
 8001a06:	693b      	ldr	r3, [r7, #16]
 8001a08:	1ad3      	subs	r3, r2, r3
 8001a0a:	2b02      	cmp	r3, #2
 8001a0c:	d901      	bls.n	8001a12 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001a0e:	2303      	movs	r3, #3
 8001a10:	e045      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001a12:	4b06      	ldr	r3, [pc, #24]	; (8001a2c <HAL_RCC_OscConfig+0x470>)
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d1f0      	bne.n	8001a00 <HAL_RCC_OscConfig+0x444>
 8001a1e:	e03d      	b.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	699b      	ldr	r3, [r3, #24]
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d107      	bne.n	8001a38 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	e038      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
 8001a2c:	40023800 	.word	0x40023800
 8001a30:	40007000 	.word	0x40007000
 8001a34:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001a38:	4b1b      	ldr	r3, [pc, #108]	; (8001aa8 <HAL_RCC_OscConfig+0x4ec>)
 8001a3a:	685b      	ldr	r3, [r3, #4]
 8001a3c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	699b      	ldr	r3, [r3, #24]
 8001a42:	2b01      	cmp	r3, #1
 8001a44:	d028      	beq.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001a50:	429a      	cmp	r2, r3
 8001a52:	d121      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a54:	68fb      	ldr	r3, [r7, #12]
 8001a56:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	d11a      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a62:	68fa      	ldr	r2, [r7, #12]
 8001a64:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001a68:	4013      	ands	r3, r2
 8001a6a:	687a      	ldr	r2, [r7, #4]
 8001a6c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001a6e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001a70:	4293      	cmp	r3, r2
 8001a72:	d111      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a74:	68fb      	ldr	r3, [r7, #12]
 8001a76:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a7e:	085b      	lsrs	r3, r3, #1
 8001a80:	3b01      	subs	r3, #1
 8001a82:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d107      	bne.n	8001a98 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001a88:	68fb      	ldr	r3, [r7, #12]
 8001a8a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a92:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d001      	beq.n	8001a9c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001a98:	2301      	movs	r3, #1
 8001a9a:	e000      	b.n	8001a9e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001a9c:	2300      	movs	r3, #0
}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3718      	adds	r7, #24
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
 8001aa6:	bf00      	nop
 8001aa8:	40023800 	.word	0x40023800

08001aac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001aac:	b580      	push	{r7, lr}
 8001aae:	b084      	sub	sp, #16
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	6078      	str	r0, [r7, #4]
 8001ab4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d101      	bne.n	8001ac0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e0cc      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001ac0:	4b68      	ldr	r3, [pc, #416]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0307 	and.w	r3, r3, #7
 8001ac8:	683a      	ldr	r2, [r7, #0]
 8001aca:	429a      	cmp	r2, r3
 8001acc:	d90c      	bls.n	8001ae8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001ace:	4b65      	ldr	r3, [pc, #404]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad0:	683a      	ldr	r2, [r7, #0]
 8001ad2:	b2d2      	uxtb	r2, r2
 8001ad4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ad6:	4b63      	ldr	r3, [pc, #396]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0307 	and.w	r3, r3, #7
 8001ade:	683a      	ldr	r2, [r7, #0]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d001      	beq.n	8001ae8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001ae4:	2301      	movs	r3, #1
 8001ae6:	e0b8      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	f003 0302 	and.w	r3, r3, #2
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d020      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f003 0304 	and.w	r3, r3, #4
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d005      	beq.n	8001b0c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001b00:	4b59      	ldr	r3, [pc, #356]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	4a58      	ldr	r2, [pc, #352]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001b0a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 0308 	and.w	r3, r3, #8
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d005      	beq.n	8001b24 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001b18:	4b53      	ldr	r3, [pc, #332]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1a:	689b      	ldr	r3, [r3, #8]
 8001b1c:	4a52      	ldr	r2, [pc, #328]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b1e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001b22:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001b24:	4b50      	ldr	r3, [pc, #320]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	689b      	ldr	r3, [r3, #8]
 8001b30:	494d      	ldr	r1, [pc, #308]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0301 	and.w	r3, r3, #1
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d044      	beq.n	8001bcc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	2b01      	cmp	r3, #1
 8001b48:	d107      	bne.n	8001b5a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b4a:	4b47      	ldr	r3, [pc, #284]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d119      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b56:	2301      	movs	r3, #1
 8001b58:	e07f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	2b02      	cmp	r3, #2
 8001b60:	d003      	beq.n	8001b6a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001b66:	2b03      	cmp	r3, #3
 8001b68:	d107      	bne.n	8001b7a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b6a:	4b3f      	ldr	r3, [pc, #252]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d109      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b76:	2301      	movs	r3, #1
 8001b78:	e06f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001b7a:	4b3b      	ldr	r3, [pc, #236]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	f003 0302 	and.w	r3, r3, #2
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e067      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001b8a:	4b37      	ldr	r3, [pc, #220]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f023 0203 	bic.w	r2, r3, #3
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	4934      	ldr	r1, [pc, #208]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001b9c:	f7ff f9aa 	bl	8000ef4 <HAL_GetTick>
 8001ba0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ba2:	e00a      	b.n	8001bba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ba4:	f7ff f9a6 	bl	8000ef4 <HAL_GetTick>
 8001ba8:	4602      	mov	r2, r0
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	f241 3288 	movw	r2, #5000	; 0x1388
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d901      	bls.n	8001bba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001bb6:	2303      	movs	r3, #3
 8001bb8:	e04f      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001bba:	4b2b      	ldr	r3, [pc, #172]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001bbc:	689b      	ldr	r3, [r3, #8]
 8001bbe:	f003 020c 	and.w	r2, r3, #12
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	685b      	ldr	r3, [r3, #4]
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	429a      	cmp	r2, r3
 8001bca:	d1eb      	bne.n	8001ba4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001bcc:	4b25      	ldr	r3, [pc, #148]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 0307 	and.w	r3, r3, #7
 8001bd4:	683a      	ldr	r2, [r7, #0]
 8001bd6:	429a      	cmp	r2, r3
 8001bd8:	d20c      	bcs.n	8001bf4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001bda:	4b22      	ldr	r3, [pc, #136]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001bdc:	683a      	ldr	r2, [r7, #0]
 8001bde:	b2d2      	uxtb	r2, r2
 8001be0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001be2:	4b20      	ldr	r3, [pc, #128]	; (8001c64 <HAL_RCC_ClockConfig+0x1b8>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f003 0307 	and.w	r3, r3, #7
 8001bea:	683a      	ldr	r2, [r7, #0]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	d001      	beq.n	8001bf4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001bf0:	2301      	movs	r3, #1
 8001bf2:	e032      	b.n	8001c5a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	f003 0304 	and.w	r3, r3, #4
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d008      	beq.n	8001c12 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001c00:	4b19      	ldr	r3, [pc, #100]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	4916      	ldr	r1, [pc, #88]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c0e:	4313      	orrs	r3, r2
 8001c10:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	f003 0308 	and.w	r3, r3, #8
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d009      	beq.n	8001c32 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001c1e:	4b12      	ldr	r3, [pc, #72]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c20:	689b      	ldr	r3, [r3, #8]
 8001c22:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	691b      	ldr	r3, [r3, #16]
 8001c2a:	00db      	lsls	r3, r3, #3
 8001c2c:	490e      	ldr	r1, [pc, #56]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c2e:	4313      	orrs	r3, r2
 8001c30:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001c32:	f000 f821 	bl	8001c78 <HAL_RCC_GetSysClockFreq>
 8001c36:	4602      	mov	r2, r0
 8001c38:	4b0b      	ldr	r3, [pc, #44]	; (8001c68 <HAL_RCC_ClockConfig+0x1bc>)
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	091b      	lsrs	r3, r3, #4
 8001c3e:	f003 030f 	and.w	r3, r3, #15
 8001c42:	490a      	ldr	r1, [pc, #40]	; (8001c6c <HAL_RCC_ClockConfig+0x1c0>)
 8001c44:	5ccb      	ldrb	r3, [r1, r3]
 8001c46:	fa22 f303 	lsr.w	r3, r2, r3
 8001c4a:	4a09      	ldr	r2, [pc, #36]	; (8001c70 <HAL_RCC_ClockConfig+0x1c4>)
 8001c4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001c4e:	4b09      	ldr	r3, [pc, #36]	; (8001c74 <HAL_RCC_ClockConfig+0x1c8>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	4618      	mov	r0, r3
 8001c54:	f7ff f90a 	bl	8000e6c <HAL_InitTick>

  return HAL_OK;
 8001c58:	2300      	movs	r3, #0
}
 8001c5a:	4618      	mov	r0, r3
 8001c5c:	3710      	adds	r7, #16
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	bd80      	pop	{r7, pc}
 8001c62:	bf00      	nop
 8001c64:	40023c00 	.word	0x40023c00
 8001c68:	40023800 	.word	0x40023800
 8001c6c:	08003dd0 	.word	0x08003dd0
 8001c70:	20000000 	.word	0x20000000
 8001c74:	20000004 	.word	0x20000004

08001c78 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001c78:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001c7c:	b094      	sub	sp, #80	; 0x50
 8001c7e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001c80:	2300      	movs	r3, #0
 8001c82:	647b      	str	r3, [r7, #68]	; 0x44
 8001c84:	2300      	movs	r3, #0
 8001c86:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001c88:	2300      	movs	r3, #0
 8001c8a:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001c90:	4b79      	ldr	r3, [pc, #484]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001c92:	689b      	ldr	r3, [r3, #8]
 8001c94:	f003 030c 	and.w	r3, r3, #12
 8001c98:	2b08      	cmp	r3, #8
 8001c9a:	d00d      	beq.n	8001cb8 <HAL_RCC_GetSysClockFreq+0x40>
 8001c9c:	2b08      	cmp	r3, #8
 8001c9e:	f200 80e1 	bhi.w	8001e64 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d002      	beq.n	8001cac <HAL_RCC_GetSysClockFreq+0x34>
 8001ca6:	2b04      	cmp	r3, #4
 8001ca8:	d003      	beq.n	8001cb2 <HAL_RCC_GetSysClockFreq+0x3a>
 8001caa:	e0db      	b.n	8001e64 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001cac:	4b73      	ldr	r3, [pc, #460]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8001cae:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8001cb0:	e0db      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001cb2:	4b73      	ldr	r3, [pc, #460]	; (8001e80 <HAL_RCC_GetSysClockFreq+0x208>)
 8001cb4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001cb6:	e0d8      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001cb8:	4b6f      	ldr	r3, [pc, #444]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001cc0:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001cc2:	4b6d      	ldr	r3, [pc, #436]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cc4:	685b      	ldr	r3, [r3, #4]
 8001cc6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d063      	beq.n	8001d96 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001cce:	4b6a      	ldr	r3, [pc, #424]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	099b      	lsrs	r3, r3, #6
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	63bb      	str	r3, [r7, #56]	; 0x38
 8001cd8:	63fa      	str	r2, [r7, #60]	; 0x3c
 8001cda:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001ce0:	633b      	str	r3, [r7, #48]	; 0x30
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	637b      	str	r3, [r7, #52]	; 0x34
 8001ce6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8001cea:	4622      	mov	r2, r4
 8001cec:	462b      	mov	r3, r5
 8001cee:	f04f 0000 	mov.w	r0, #0
 8001cf2:	f04f 0100 	mov.w	r1, #0
 8001cf6:	0159      	lsls	r1, r3, #5
 8001cf8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001cfc:	0150      	lsls	r0, r2, #5
 8001cfe:	4602      	mov	r2, r0
 8001d00:	460b      	mov	r3, r1
 8001d02:	4621      	mov	r1, r4
 8001d04:	1a51      	subs	r1, r2, r1
 8001d06:	6139      	str	r1, [r7, #16]
 8001d08:	4629      	mov	r1, r5
 8001d0a:	eb63 0301 	sbc.w	r3, r3, r1
 8001d0e:	617b      	str	r3, [r7, #20]
 8001d10:	f04f 0200 	mov.w	r2, #0
 8001d14:	f04f 0300 	mov.w	r3, #0
 8001d18:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001d1c:	4659      	mov	r1, fp
 8001d1e:	018b      	lsls	r3, r1, #6
 8001d20:	4651      	mov	r1, sl
 8001d22:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001d26:	4651      	mov	r1, sl
 8001d28:	018a      	lsls	r2, r1, #6
 8001d2a:	4651      	mov	r1, sl
 8001d2c:	ebb2 0801 	subs.w	r8, r2, r1
 8001d30:	4659      	mov	r1, fp
 8001d32:	eb63 0901 	sbc.w	r9, r3, r1
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	f04f 0300 	mov.w	r3, #0
 8001d3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001d42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001d46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001d4a:	4690      	mov	r8, r2
 8001d4c:	4699      	mov	r9, r3
 8001d4e:	4623      	mov	r3, r4
 8001d50:	eb18 0303 	adds.w	r3, r8, r3
 8001d54:	60bb      	str	r3, [r7, #8]
 8001d56:	462b      	mov	r3, r5
 8001d58:	eb49 0303 	adc.w	r3, r9, r3
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	f04f 0200 	mov.w	r2, #0
 8001d62:	f04f 0300 	mov.w	r3, #0
 8001d66:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001d6a:	4629      	mov	r1, r5
 8001d6c:	024b      	lsls	r3, r1, #9
 8001d6e:	4621      	mov	r1, r4
 8001d70:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001d74:	4621      	mov	r1, r4
 8001d76:	024a      	lsls	r2, r1, #9
 8001d78:	4610      	mov	r0, r2
 8001d7a:	4619      	mov	r1, r3
 8001d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d7e:	2200      	movs	r2, #0
 8001d80:	62bb      	str	r3, [r7, #40]	; 0x28
 8001d82:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001d84:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001d88:	f7fe fa7a 	bl	8000280 <__aeabi_uldivmod>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	460b      	mov	r3, r1
 8001d90:	4613      	mov	r3, r2
 8001d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001d94:	e058      	b.n	8001e48 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001d96:	4b38      	ldr	r3, [pc, #224]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	099b      	lsrs	r3, r3, #6
 8001d9c:	2200      	movs	r2, #0
 8001d9e:	4618      	mov	r0, r3
 8001da0:	4611      	mov	r1, r2
 8001da2:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001da6:	623b      	str	r3, [r7, #32]
 8001da8:	2300      	movs	r3, #0
 8001daa:	627b      	str	r3, [r7, #36]	; 0x24
 8001dac:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001db0:	4642      	mov	r2, r8
 8001db2:	464b      	mov	r3, r9
 8001db4:	f04f 0000 	mov.w	r0, #0
 8001db8:	f04f 0100 	mov.w	r1, #0
 8001dbc:	0159      	lsls	r1, r3, #5
 8001dbe:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001dc2:	0150      	lsls	r0, r2, #5
 8001dc4:	4602      	mov	r2, r0
 8001dc6:	460b      	mov	r3, r1
 8001dc8:	4641      	mov	r1, r8
 8001dca:	ebb2 0a01 	subs.w	sl, r2, r1
 8001dce:	4649      	mov	r1, r9
 8001dd0:	eb63 0b01 	sbc.w	fp, r3, r1
 8001dd4:	f04f 0200 	mov.w	r2, #0
 8001dd8:	f04f 0300 	mov.w	r3, #0
 8001ddc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001de0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001de4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001de8:	ebb2 040a 	subs.w	r4, r2, sl
 8001dec:	eb63 050b 	sbc.w	r5, r3, fp
 8001df0:	f04f 0200 	mov.w	r2, #0
 8001df4:	f04f 0300 	mov.w	r3, #0
 8001df8:	00eb      	lsls	r3, r5, #3
 8001dfa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001dfe:	00e2      	lsls	r2, r4, #3
 8001e00:	4614      	mov	r4, r2
 8001e02:	461d      	mov	r5, r3
 8001e04:	4643      	mov	r3, r8
 8001e06:	18e3      	adds	r3, r4, r3
 8001e08:	603b      	str	r3, [r7, #0]
 8001e0a:	464b      	mov	r3, r9
 8001e0c:	eb45 0303 	adc.w	r3, r5, r3
 8001e10:	607b      	str	r3, [r7, #4]
 8001e12:	f04f 0200 	mov.w	r2, #0
 8001e16:	f04f 0300 	mov.w	r3, #0
 8001e1a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001e1e:	4629      	mov	r1, r5
 8001e20:	028b      	lsls	r3, r1, #10
 8001e22:	4621      	mov	r1, r4
 8001e24:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001e28:	4621      	mov	r1, r4
 8001e2a:	028a      	lsls	r2, r1, #10
 8001e2c:	4610      	mov	r0, r2
 8001e2e:	4619      	mov	r1, r3
 8001e30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e32:	2200      	movs	r2, #0
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	61fa      	str	r2, [r7, #28]
 8001e38:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001e3c:	f7fe fa20 	bl	8000280 <__aeabi_uldivmod>
 8001e40:	4602      	mov	r2, r0
 8001e42:	460b      	mov	r3, r1
 8001e44:	4613      	mov	r3, r2
 8001e46:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e48:	4b0b      	ldr	r3, [pc, #44]	; (8001e78 <HAL_RCC_GetSysClockFreq+0x200>)
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	0c1b      	lsrs	r3, r3, #16
 8001e4e:	f003 0303 	and.w	r3, r3, #3
 8001e52:	3301      	adds	r3, #1
 8001e54:	005b      	lsls	r3, r3, #1
 8001e56:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8001e58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001e5a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001e5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e62:	e002      	b.n	8001e6a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001e64:	4b05      	ldr	r3, [pc, #20]	; (8001e7c <HAL_RCC_GetSysClockFreq+0x204>)
 8001e66:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8001e68:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e6a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	3750      	adds	r7, #80	; 0x50
 8001e70:	46bd      	mov	sp, r7
 8001e72:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e76:	bf00      	nop
 8001e78:	40023800 	.word	0x40023800
 8001e7c:	00f42400 	.word	0x00f42400
 8001e80:	007a1200 	.word	0x007a1200

08001e84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001e88:	4b03      	ldr	r3, [pc, #12]	; (8001e98 <HAL_RCC_GetHCLKFreq+0x14>)
 8001e8a:	681b      	ldr	r3, [r3, #0]
}
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	20000000 	.word	0x20000000

08001e9c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001ea0:	f7ff fff0 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	4b05      	ldr	r3, [pc, #20]	; (8001ebc <HAL_RCC_GetPCLK1Freq+0x20>)
 8001ea8:	689b      	ldr	r3, [r3, #8]
 8001eaa:	0a9b      	lsrs	r3, r3, #10
 8001eac:	f003 0307 	and.w	r3, r3, #7
 8001eb0:	4903      	ldr	r1, [pc, #12]	; (8001ec0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001eb2:	5ccb      	ldrb	r3, [r1, r3]
 8001eb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	bd80      	pop	{r7, pc}
 8001ebc:	40023800 	.word	0x40023800
 8001ec0:	08003de0 	.word	0x08003de0

08001ec4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001ec8:	f7ff ffdc 	bl	8001e84 <HAL_RCC_GetHCLKFreq>
 8001ecc:	4602      	mov	r2, r0
 8001ece:	4b05      	ldr	r3, [pc, #20]	; (8001ee4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ed0:	689b      	ldr	r3, [r3, #8]
 8001ed2:	0b5b      	lsrs	r3, r3, #13
 8001ed4:	f003 0307 	and.w	r3, r3, #7
 8001ed8:	4903      	ldr	r1, [pc, #12]	; (8001ee8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001eda:	5ccb      	ldrb	r3, [r1, r3]
 8001edc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	bd80      	pop	{r7, pc}
 8001ee4:	40023800 	.word	0x40023800
 8001ee8:	08003de0 	.word	0x08003de0

08001eec <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f003 0301 	and.w	r3, r3, #1
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d105      	bne.n	8001f14 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d035      	beq.n	8001f80 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001f14:	4b62      	ldr	r3, [pc, #392]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f1a:	f7fe ffeb 	bl	8000ef4 <HAL_GetTick>
 8001f1e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001f20:	e008      	b.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001f22:	f7fe ffe7 	bl	8000ef4 <HAL_GetTick>
 8001f26:	4602      	mov	r2, r0
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	1ad3      	subs	r3, r2, r3
 8001f2c:	2b02      	cmp	r3, #2
 8001f2e:	d901      	bls.n	8001f34 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001f30:	2303      	movs	r3, #3
 8001f32:	e0b0      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001f34:	4b5b      	ldr	r3, [pc, #364]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1f0      	bne.n	8001f22 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	019a      	lsls	r2, r3, #6
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	689b      	ldr	r3, [r3, #8]
 8001f4a:	071b      	lsls	r3, r3, #28
 8001f4c:	4955      	ldr	r1, [pc, #340]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f4e:	4313      	orrs	r3, r2
 8001f50:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001f54:	4b52      	ldr	r3, [pc, #328]	; (80020a0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001f56:	2201      	movs	r2, #1
 8001f58:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001f5a:	f7fe ffcb 	bl	8000ef4 <HAL_GetTick>
 8001f5e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001f60:	e008      	b.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8001f62:	f7fe ffc7 	bl	8000ef4 <HAL_GetTick>
 8001f66:	4602      	mov	r2, r0
 8001f68:	697b      	ldr	r3, [r7, #20]
 8001f6a:	1ad3      	subs	r3, r2, r3
 8001f6c:	2b02      	cmp	r3, #2
 8001f6e:	d901      	bls.n	8001f74 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001f70:	2303      	movs	r3, #3
 8001f72:	e090      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001f74:	4b4b      	ldr	r3, [pc, #300]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d0f0      	beq.n	8001f62 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f003 0302 	and.w	r3, r3, #2
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 8083 	beq.w	8002094 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	60fb      	str	r3, [r7, #12]
 8001f92:	4b44      	ldr	r3, [pc, #272]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f96:	4a43      	ldr	r2, [pc, #268]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f98:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f9c:	6413      	str	r3, [r2, #64]	; 0x40
 8001f9e:	4b41      	ldr	r3, [pc, #260]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fa2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001faa:	4b3f      	ldr	r3, [pc, #252]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a3e      	ldr	r2, [pc, #248]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fb0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fb4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001fb6:	f7fe ff9d 	bl	8000ef4 <HAL_GetTick>
 8001fba:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001fbc:	e008      	b.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8001fbe:	f7fe ff99 	bl	8000ef4 <HAL_GetTick>
 8001fc2:	4602      	mov	r2, r0
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	1ad3      	subs	r3, r2, r3
 8001fc8:	2b02      	cmp	r3, #2
 8001fca:	d901      	bls.n	8001fd0 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001fcc:	2303      	movs	r3, #3
 8001fce:	e062      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8001fd0:	4b35      	ldr	r3, [pc, #212]	; (80020a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d0f0      	beq.n	8001fbe <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001fdc:	4b31      	ldr	r3, [pc, #196]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001fe0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001fe4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d02f      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ff4:	693a      	ldr	r2, [r7, #16]
 8001ff6:	429a      	cmp	r2, r3
 8001ff8:	d028      	beq.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001ffa:	4b2a      	ldr	r3, [pc, #168]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ffc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001ffe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002002:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002004:	4b29      	ldr	r3, [pc, #164]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8002006:	2201      	movs	r2, #1
 8002008:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800200a:	4b28      	ldr	r3, [pc, #160]	; (80020ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800200c:	2200      	movs	r2, #0
 800200e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8002010:	4a24      	ldr	r2, [pc, #144]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002016:	4b23      	ldr	r3, [pc, #140]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002018:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b01      	cmp	r3, #1
 8002020:	d114      	bne.n	800204c <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8002022:	f7fe ff67 	bl	8000ef4 <HAL_GetTick>
 8002026:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002028:	e00a      	b.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800202a:	f7fe ff63 	bl	8000ef4 <HAL_GetTick>
 800202e:	4602      	mov	r2, r0
 8002030:	697b      	ldr	r3, [r7, #20]
 8002032:	1ad3      	subs	r3, r2, r3
 8002034:	f241 3288 	movw	r2, #5000	; 0x1388
 8002038:	4293      	cmp	r3, r2
 800203a:	d901      	bls.n	8002040 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 800203c:	2303      	movs	r3, #3
 800203e:	e02a      	b.n	8002096 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002040:	4b18      	ldr	r3, [pc, #96]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002042:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002044:	f003 0302 	and.w	r3, r3, #2
 8002048:	2b00      	cmp	r3, #0
 800204a:	d0ee      	beq.n	800202a <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	68db      	ldr	r3, [r3, #12]
 8002050:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002054:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002058:	d10d      	bne.n	8002076 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800205a:	4b12      	ldr	r3, [pc, #72]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	68db      	ldr	r3, [r3, #12]
 8002066:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800206a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800206e:	490d      	ldr	r1, [pc, #52]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002070:	4313      	orrs	r3, r2
 8002072:	608b      	str	r3, [r1, #8]
 8002074:	e005      	b.n	8002082 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8002076:	4b0b      	ldr	r3, [pc, #44]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002078:	689b      	ldr	r3, [r3, #8]
 800207a:	4a0a      	ldr	r2, [pc, #40]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800207c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002080:	6093      	str	r3, [r2, #8]
 8002082:	4b08      	ldr	r3, [pc, #32]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002084:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	68db      	ldr	r3, [r3, #12]
 800208a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800208e:	4905      	ldr	r1, [pc, #20]	; (80020a4 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8002090:	4313      	orrs	r3, r2
 8002092:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8002094:	2300      	movs	r3, #0
}
 8002096:	4618      	mov	r0, r3
 8002098:	3718      	adds	r7, #24
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}
 800209e:	bf00      	nop
 80020a0:	42470068 	.word	0x42470068
 80020a4:	40023800 	.word	0x40023800
 80020a8:	40007000 	.word	0x40007000
 80020ac:	42470e40 	.word	0x42470e40

080020b0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80020b0:	b580      	push	{r7, lr}
 80020b2:	b084      	sub	sp, #16
 80020b4:	af00      	add	r7, sp, #0
 80020b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80020b8:	2301      	movs	r3, #1
 80020ba:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2b00      	cmp	r3, #0
 80020c0:	d101      	bne.n	80020c6 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	e073      	b.n	80021ae <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	7f5b      	ldrb	r3, [r3, #29]
 80020ca:	b2db      	uxtb	r3, r3
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d105      	bne.n	80020dc <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2200      	movs	r2, #0
 80020d4:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7fe fdf8 	bl	8000ccc <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2202      	movs	r2, #2
 80020e0:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	68db      	ldr	r3, [r3, #12]
 80020e8:	f003 0310 	and.w	r3, r3, #16
 80020ec:	2b10      	cmp	r3, #16
 80020ee:	d055      	beq.n	800219c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	22ca      	movs	r2, #202	; 0xca
 80020f6:	625a      	str	r2, [r3, #36]	; 0x24
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2253      	movs	r2, #83	; 0x53
 80020fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002100:	6878      	ldr	r0, [r7, #4]
 8002102:	f000 fc61 	bl	80029c8 <RTC_EnterInitMode>
 8002106:	4603      	mov	r3, r0
 8002108:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800210a:	7bfb      	ldrb	r3, [r7, #15]
 800210c:	2b00      	cmp	r3, #0
 800210e:	d12c      	bne.n	800216a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	6812      	ldr	r2, [r2, #0]
 800211a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800211e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8002122:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	6899      	ldr	r1, [r3, #8]
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	691b      	ldr	r3, [r3, #16]
 8002132:	431a      	orrs	r2, r3
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	695b      	ldr	r3, [r3, #20]
 8002138:	431a      	orrs	r2, r3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	430a      	orrs	r2, r1
 8002140:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	687a      	ldr	r2, [r7, #4]
 8002148:	68d2      	ldr	r2, [r2, #12]
 800214a:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	681b      	ldr	r3, [r3, #0]
 8002150:	6919      	ldr	r1, [r3, #16]
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	689b      	ldr	r3, [r3, #8]
 8002156:	041a      	lsls	r2, r3, #16
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	430a      	orrs	r2, r1
 800215e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f000 fc68 	bl	8002a36 <RTC_ExitInitMode>
 8002166:	4603      	mov	r3, r0
 8002168:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800216a:	7bfb      	ldrb	r3, [r7, #15]
 800216c:	2b00      	cmp	r3, #0
 800216e:	d110      	bne.n	8002192 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800217e:	641a      	str	r2, [r3, #64]	; 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	699a      	ldr	r2, [r3, #24]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	430a      	orrs	r2, r1
 8002190:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	22ff      	movs	r2, #255	; 0xff
 8002198:	625a      	str	r2, [r3, #36]	; 0x24
 800219a:	e001      	b.n	80021a0 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800219c:	2300      	movs	r3, #0
 800219e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80021a0:	7bfb      	ldrb	r3, [r7, #15]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d102      	bne.n	80021ac <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	2201      	movs	r2, #1
 80021aa:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80021ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80021b6:	b590      	push	{r4, r7, lr}
 80021b8:	b087      	sub	sp, #28
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	60f8      	str	r0, [r7, #12]
 80021be:	60b9      	str	r1, [r7, #8]
 80021c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80021c2:	2300      	movs	r3, #0
 80021c4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	7f1b      	ldrb	r3, [r3, #28]
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d101      	bne.n	80021d2 <HAL_RTC_SetTime+0x1c>
 80021ce:	2302      	movs	r3, #2
 80021d0:	e087      	b.n	80022e2 <HAL_RTC_SetTime+0x12c>
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2201      	movs	r2, #1
 80021d6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2202      	movs	r2, #2
 80021dc:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d126      	bne.n	8002232 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	689b      	ldr	r3, [r3, #8]
 80021ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d102      	bne.n	80021f8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80021f2:	68bb      	ldr	r3, [r7, #8]
 80021f4:	2200      	movs	r2, #0
 80021f6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	4618      	mov	r0, r3
 80021fe:	f000 fc3f 	bl	8002a80 <RTC_ByteToBcd2>
 8002202:	4603      	mov	r3, r0
 8002204:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002206:	68bb      	ldr	r3, [r7, #8]
 8002208:	785b      	ldrb	r3, [r3, #1]
 800220a:	4618      	mov	r0, r3
 800220c:	f000 fc38 	bl	8002a80 <RTC_ByteToBcd2>
 8002210:	4603      	mov	r3, r0
 8002212:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002214:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	789b      	ldrb	r3, [r3, #2]
 800221a:	4618      	mov	r0, r3
 800221c:	f000 fc30 	bl	8002a80 <RTC_ByteToBcd2>
 8002220:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8002222:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	78db      	ldrb	r3, [r3, #3]
 800222a:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800222c:	4313      	orrs	r3, r2
 800222e:	617b      	str	r3, [r7, #20]
 8002230:	e018      	b.n	8002264 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	689b      	ldr	r3, [r3, #8]
 8002238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800223c:	2b00      	cmp	r3, #0
 800223e:	d102      	bne.n	8002246 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002240:	68bb      	ldr	r3, [r7, #8]
 8002242:	2200      	movs	r2, #0
 8002244:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	781b      	ldrb	r3, [r3, #0]
 800224a:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800224c:	68bb      	ldr	r3, [r7, #8]
 800224e:	785b      	ldrb	r3, [r3, #1]
 8002250:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002252:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002254:	68ba      	ldr	r2, [r7, #8]
 8002256:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002258:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800225a:	68bb      	ldr	r3, [r7, #8]
 800225c:	78db      	ldrb	r3, [r3, #3]
 800225e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002260:	4313      	orrs	r3, r2
 8002262:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	22ca      	movs	r2, #202	; 0xca
 800226a:	625a      	str	r2, [r3, #36]	; 0x24
 800226c:	68fb      	ldr	r3, [r7, #12]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	2253      	movs	r2, #83	; 0x53
 8002272:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 fba7 	bl	80029c8 <RTC_EnterInitMode>
 800227a:	4603      	mov	r3, r0
 800227c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800227e:	7cfb      	ldrb	r3, [r7, #19]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d120      	bne.n	80022c6 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	697b      	ldr	r3, [r7, #20]
 800228a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800228e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002292:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689a      	ldr	r2, [r3, #8]
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80022a2:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	6899      	ldr	r1, [r3, #8]
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	68da      	ldr	r2, [r3, #12]
 80022ae:	68bb      	ldr	r3, [r7, #8]
 80022b0:	691b      	ldr	r3, [r3, #16]
 80022b2:	431a      	orrs	r2, r3
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	430a      	orrs	r2, r1
 80022ba:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80022bc:	68f8      	ldr	r0, [r7, #12]
 80022be:	f000 fbba 	bl	8002a36 <RTC_ExitInitMode>
 80022c2:	4603      	mov	r3, r0
 80022c4:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80022c6:	7cfb      	ldrb	r3, [r7, #19]
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d102      	bne.n	80022d2 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	2201      	movs	r2, #1
 80022d0:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	22ff      	movs	r2, #255	; 0xff
 80022d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80022da:	68fb      	ldr	r3, [r7, #12]
 80022dc:	2200      	movs	r2, #0
 80022de:	771a      	strb	r2, [r3, #28]

  return status;
 80022e0:	7cfb      	ldrb	r3, [r7, #19]
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	371c      	adds	r7, #28
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd90      	pop	{r4, r7, pc}

080022ea <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80022ea:	b580      	push	{r7, lr}
 80022ec:	b086      	sub	sp, #24
 80022ee:	af00      	add	r7, sp, #0
 80022f0:	60f8      	str	r0, [r7, #12]
 80022f2:	60b9      	str	r1, [r7, #8]
 80022f4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80022f6:	2300      	movs	r3, #0
 80022f8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	691b      	ldr	r3, [r3, #16]
 800230a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800231c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8002320:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8002322:	697b      	ldr	r3, [r7, #20]
 8002324:	0c1b      	lsrs	r3, r3, #16
 8002326:	b2db      	uxtb	r3, r3
 8002328:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800232c:	b2da      	uxtb	r2, r3
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8002332:	697b      	ldr	r3, [r7, #20]
 8002334:	0a1b      	lsrs	r3, r3, #8
 8002336:	b2db      	uxtb	r3, r3
 8002338:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800233c:	b2da      	uxtb	r2, r3
 800233e:	68bb      	ldr	r3, [r7, #8]
 8002340:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8002342:	697b      	ldr	r3, [r7, #20]
 8002344:	b2db      	uxtb	r3, r3
 8002346:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800234a:	b2da      	uxtb	r2, r3
 800234c:	68bb      	ldr	r3, [r7, #8]
 800234e:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002350:	697b      	ldr	r3, [r7, #20]
 8002352:	0d9b      	lsrs	r3, r3, #22
 8002354:	b2db      	uxtb	r3, r3
 8002356:	f003 0301 	and.w	r3, r3, #1
 800235a:	b2da      	uxtb	r2, r3
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	2b00      	cmp	r3, #0
 8002364:	d11a      	bne.n	800239c <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8002366:	68bb      	ldr	r3, [r7, #8]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f000 fba6 	bl	8002abc <RTC_Bcd2ToByte>
 8002370:	4603      	mov	r3, r0
 8002372:	461a      	mov	r2, r3
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	785b      	ldrb	r3, [r3, #1]
 800237c:	4618      	mov	r0, r3
 800237e:	f000 fb9d 	bl	8002abc <RTC_Bcd2ToByte>
 8002382:	4603      	mov	r3, r0
 8002384:	461a      	mov	r2, r3
 8002386:	68bb      	ldr	r3, [r7, #8]
 8002388:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	789b      	ldrb	r3, [r3, #2]
 800238e:	4618      	mov	r0, r3
 8002390:	f000 fb94 	bl	8002abc <RTC_Bcd2ToByte>
 8002394:	4603      	mov	r3, r0
 8002396:	461a      	mov	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800239c:	2300      	movs	r3, #0
}
 800239e:	4618      	mov	r0, r3
 80023a0:	3718      	adds	r7, #24
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80023a6:	b590      	push	{r4, r7, lr}
 80023a8:	b087      	sub	sp, #28
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	7f1b      	ldrb	r3, [r3, #28]
 80023ba:	2b01      	cmp	r3, #1
 80023bc:	d101      	bne.n	80023c2 <HAL_RTC_SetDate+0x1c>
 80023be:	2302      	movs	r3, #2
 80023c0:	e071      	b.n	80024a6 <HAL_RTC_SetDate+0x100>
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2201      	movs	r2, #1
 80023c6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	2202      	movs	r2, #2
 80023cc:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d10e      	bne.n	80023f2 <HAL_RTC_SetDate+0x4c>
 80023d4:	68bb      	ldr	r3, [r7, #8]
 80023d6:	785b      	ldrb	r3, [r3, #1]
 80023d8:	f003 0310 	and.w	r3, r3, #16
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d008      	beq.n	80023f2 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80023e0:	68bb      	ldr	r3, [r7, #8]
 80023e2:	785b      	ldrb	r3, [r3, #1]
 80023e4:	f023 0310 	bic.w	r3, r3, #16
 80023e8:	b2db      	uxtb	r3, r3
 80023ea:	330a      	adds	r3, #10
 80023ec:	b2da      	uxtb	r2, r3
 80023ee:	68bb      	ldr	r3, [r7, #8]
 80023f0:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d11c      	bne.n	8002432 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80023f8:	68bb      	ldr	r3, [r7, #8]
 80023fa:	78db      	ldrb	r3, [r3, #3]
 80023fc:	4618      	mov	r0, r3
 80023fe:	f000 fb3f 	bl	8002a80 <RTC_ByteToBcd2>
 8002402:	4603      	mov	r3, r0
 8002404:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002406:	68bb      	ldr	r3, [r7, #8]
 8002408:	785b      	ldrb	r3, [r3, #1]
 800240a:	4618      	mov	r0, r3
 800240c:	f000 fb38 	bl	8002a80 <RTC_ByteToBcd2>
 8002410:	4603      	mov	r3, r0
 8002412:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002414:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	789b      	ldrb	r3, [r3, #2]
 800241a:	4618      	mov	r0, r3
 800241c:	f000 fb30 	bl	8002a80 <RTC_ByteToBcd2>
 8002420:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002422:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800242c:	4313      	orrs	r3, r2
 800242e:	617b      	str	r3, [r7, #20]
 8002430:	e00e      	b.n	8002450 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	78db      	ldrb	r3, [r3, #3]
 8002436:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	785b      	ldrb	r3, [r3, #1]
 800243c:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800243e:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002440:	68ba      	ldr	r2, [r7, #8]
 8002442:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002444:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	781b      	ldrb	r3, [r3, #0]
 800244a:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800244c:	4313      	orrs	r3, r2
 800244e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	22ca      	movs	r2, #202	; 0xca
 8002456:	625a      	str	r2, [r3, #36]	; 0x24
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	2253      	movs	r2, #83	; 0x53
 800245e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f000 fab1 	bl	80029c8 <RTC_EnterInitMode>
 8002466:	4603      	mov	r3, r0
 8002468:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800246a:	7cfb      	ldrb	r3, [r7, #19]
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10c      	bne.n	800248a <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800247a:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800247e:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f000 fad8 	bl	8002a36 <RTC_ExitInitMode>
 8002486:	4603      	mov	r3, r0
 8002488:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800248a:	7cfb      	ldrb	r3, [r7, #19]
 800248c:	2b00      	cmp	r3, #0
 800248e:	d102      	bne.n	8002496 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	2201      	movs	r2, #1
 8002494:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	22ff      	movs	r2, #255	; 0xff
 800249c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	771a      	strb	r2, [r3, #28]

  return status;
 80024a4:	7cfb      	ldrb	r3, [r7, #19]
}
 80024a6:	4618      	mov	r0, r3
 80024a8:	371c      	adds	r7, #28
 80024aa:	46bd      	mov	sp, r7
 80024ac:	bd90      	pop	{r4, r7, pc}

080024ae <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80024ae:	b580      	push	{r7, lr}
 80024b0:	b086      	sub	sp, #24
 80024b2:	af00      	add	r7, sp, #0
 80024b4:	60f8      	str	r0, [r7, #12]
 80024b6:	60b9      	str	r1, [r7, #8]
 80024b8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80024ba:	2300      	movs	r3, #0
 80024bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	685b      	ldr	r3, [r3, #4]
 80024c4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80024c8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80024cc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	0c1b      	lsrs	r3, r3, #16
 80024d2:	b2da      	uxtb	r2, r3
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	0a1b      	lsrs	r3, r3, #8
 80024dc:	b2db      	uxtb	r3, r3
 80024de:	f003 031f 	and.w	r3, r3, #31
 80024e2:	b2da      	uxtb	r2, r3
 80024e4:	68bb      	ldr	r3, [r7, #8]
 80024e6:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80024e8:	697b      	ldr	r3, [r7, #20]
 80024ea:	b2db      	uxtb	r3, r3
 80024ec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024f0:	b2da      	uxtb	r2, r3
 80024f2:	68bb      	ldr	r3, [r7, #8]
 80024f4:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	0b5b      	lsrs	r3, r3, #13
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	f003 0307 	and.w	r3, r3, #7
 8002500:	b2da      	uxtb	r2, r3
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d11a      	bne.n	8002542 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	78db      	ldrb	r3, [r3, #3]
 8002510:	4618      	mov	r0, r3
 8002512:	f000 fad3 	bl	8002abc <RTC_Bcd2ToByte>
 8002516:	4603      	mov	r3, r0
 8002518:	461a      	mov	r2, r3
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800251e:	68bb      	ldr	r3, [r7, #8]
 8002520:	785b      	ldrb	r3, [r3, #1]
 8002522:	4618      	mov	r0, r3
 8002524:	f000 faca 	bl	8002abc <RTC_Bcd2ToByte>
 8002528:	4603      	mov	r3, r0
 800252a:	461a      	mov	r2, r3
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	789b      	ldrb	r3, [r3, #2]
 8002534:	4618      	mov	r0, r3
 8002536:	f000 fac1 	bl	8002abc <RTC_Bcd2ToByte>
 800253a:	4603      	mov	r3, r0
 800253c:	461a      	mov	r2, r3
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8002542:	2300      	movs	r3, #0
}
 8002544:	4618      	mov	r0, r3
 8002546:	3718      	adds	r7, #24
 8002548:	46bd      	mov	sp, r7
 800254a:	bd80      	pop	{r7, pc}

0800254c <HAL_RTC_SetAlarm_IT>:
  *         is disabled (Use the HAL_RTC_DeactivateAlarm()).
  * @note   The HAL_RTC_SetTime() must be called before enabling the Alarm feature.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800254c:	b590      	push	{r4, r7, lr}
 800254e:	b089      	sub	sp, #36	; 0x24
 8002550:	af00      	add	r7, sp, #0
 8002552:	60f8      	str	r0, [r7, #12]
 8002554:	60b9      	str	r1, [r7, #8]
 8002556:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002558:	4b9b      	ldr	r3, [pc, #620]	; (80027c8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4a9b      	ldr	r2, [pc, #620]	; (80027cc <HAL_RTC_SetAlarm_IT+0x280>)
 800255e:	fba2 2303 	umull	r2, r3, r2, r3
 8002562:	0adb      	lsrs	r3, r3, #11
 8002564:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002568:	fb02 f303 	mul.w	r3, r2, r3
 800256c:	617b      	str	r3, [r7, #20]
       uint32_t tmpreg = 0U;
 800256e:	2300      	movs	r3, #0
 8002570:	61fb      	str	r3, [r7, #28]
       uint32_t subsecondtmpreg = 0U;
 8002572:	2300      	movs	r3, #0
 8002574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	7f1b      	ldrb	r3, [r3, #28]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d101      	bne.n	8002582 <HAL_RTC_SetAlarm_IT+0x36>
 800257e:	2302      	movs	r3, #2
 8002580:	e11e      	b.n	80027c0 <HAL_RTC_SetAlarm_IT+0x274>
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	2201      	movs	r2, #1
 8002586:	771a      	strb	r2, [r3, #28]

  /* Change RTC state to BUSY */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2202      	movs	r2, #2
 800258c:	775a      	strb	r2, [r3, #29]

  /* Check the data format (binary or BCD) and store the Alarm time and date
     configuration accordingly */
  if (Format == RTC_FORMAT_BIN)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2b00      	cmp	r3, #0
 8002592:	d137      	bne.n	8002604 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d102      	bne.n	80025a8 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 80025a2:	68bb      	ldr	r3, [r7, #8]
 80025a4:	2200      	movs	r2, #0
 80025a6:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }

    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80025a8:	68bb      	ldr	r3, [r7, #8]
 80025aa:	781b      	ldrb	r3, [r3, #0]
 80025ac:	4618      	mov	r0, r3
 80025ae:	f000 fa67 	bl	8002a80 <RTC_ByteToBcd2>
 80025b2:	4603      	mov	r3, r0
 80025b4:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	785b      	ldrb	r3, [r3, #1]
 80025ba:	4618      	mov	r0, r3
 80025bc:	f000 fa60 	bl	8002a80 <RTC_ByteToBcd2>
 80025c0:	4603      	mov	r3, r0
 80025c2:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80025c4:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80025c6:	68bb      	ldr	r3, [r7, #8]
 80025c8:	789b      	ldrb	r3, [r3, #2]
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 fa58 	bl	8002a80 <RTC_ByteToBcd2>
 80025d0:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80025d2:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	78db      	ldrb	r3, [r3, #3]
 80025da:	059b      	lsls	r3, r3, #22
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds))                       | \
 80025dc:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80025e0:	68bb      	ldr	r3, [r7, #8]
 80025e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 fa4a 	bl	8002a80 <RTC_ByteToBcd2>
 80025ec:	4603      	mov	r3, r0
 80025ee:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat)            << RTC_TR_PM_Pos)      | \
 80025f0:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel)                                     | \
 80025f4:	68bb      	ldr	r3, [r7, #8]
 80025f6:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay)  << RTC_ALRMAR_DU_Pos)  | \
 80025f8:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 80025fa:	68bb      	ldr	r3, [r7, #8]
 80025fc:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours)   << RTC_ALRMAR_HU_Pos)  | \
 80025fe:	4313      	orrs	r3, r2
 8002600:	61fb      	str	r3, [r7, #28]
 8002602:	e023      	b.n	800264c <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	689b      	ldr	r3, [r3, #8]
 800260a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800260e:	2b00      	cmp	r3, #0
 8002610:	d102      	bne.n	8002618 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	2200      	movs	r2, #0
 8002616:	70da      	strb	r2, [r3, #3]
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }

    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002618:	68bb      	ldr	r3, [r7, #8]
 800261a:	781b      	ldrb	r3, [r3, #0]
 800261c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800261e:	68bb      	ldr	r3, [r7, #8]
 8002620:	785b      	ldrb	r3, [r3, #1]
 8002622:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002624:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002626:	68ba      	ldr	r2, [r7, #8]
 8002628:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes)    << RTC_ALRMAR_MNU_Pos) | \
 800262a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	78db      	ldrb	r3, [r3, #3]
 8002630:	059b      	lsls	r3, r3, #22
              ((uint32_t) sAlarm->AlarmTime.Seconds)                           | \
 8002632:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002634:	68bb      	ldr	r3, [r7, #8]
 8002636:	f893 3020 	ldrb.w	r3, [r3, #32]
 800263a:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_TR_PM_Pos)      | \
 800263c:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmDateWeekDaySel)                         | \
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay)     << RTC_ALRMAR_DU_Pos)  | \
 8002642:	431a      	orrs	r2, r3
              ((uint32_t) sAlarm->AlarmMask));
 8002644:	68bb      	ldr	r3, [r7, #8]
 8002646:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours)      << RTC_ALRMAR_HU_Pos)  | \
 8002648:	4313      	orrs	r3, r2
 800264a:	61fb      	str	r3, [r7, #28]
  }

  /* Store the Alarm subseconds configuration */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	685a      	ldr	r2, [r3, #4]
                               (uint32_t)(sAlarm->AlarmSubSecondMask));
 8002650:	68bb      	ldr	r3, [r7, #8]
 8002652:	699b      	ldr	r3, [r3, #24]
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | \
 8002654:	4313      	orrs	r3, r2
 8002656:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	22ca      	movs	r2, #202	; 0xca
 800265e:	625a      	str	r2, [r3, #36]	; 0x24
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2253      	movs	r2, #83	; 0x53
 8002666:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 8002668:	68bb      	ldr	r3, [r7, #8]
 800266a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800266c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002670:	d142      	bne.n	80026f8 <HAL_RTC_SetAlarm_IT+0x1ac>
  {
    /* Disable the Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689a      	ldr	r2, [r3, #8]
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002680:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68db      	ldr	r3, [r3, #12]
 8002688:	b2da      	uxtb	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8002692:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002694:	697b      	ldr	r3, [r7, #20]
 8002696:	3b01      	subs	r3, #1
 8002698:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d10b      	bne.n	80026b8 <HAL_RTC_SetAlarm_IT+0x16c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	22ff      	movs	r2, #255	; 0xff
 80026a6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2203      	movs	r2, #3
 80026ac:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	2200      	movs	r2, #0
 80026b2:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80026b4:	2303      	movs	r3, #3
 80026b6:	e083      	b.n	80027c0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	68db      	ldr	r3, [r3, #12]
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d0e6      	beq.n	8002694 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	69fa      	ldr	r2, [r7, #28]
 80026cc:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Subseconds register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	69ba      	ldr	r2, [r7, #24]
 80026d4:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	689a      	ldr	r2, [r3, #8]
 80026dc:	68fb      	ldr	r3, [r7, #12]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026e4:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRA);
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	689a      	ldr	r2, [r3, #8]
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80026f4:	609a      	str	r2, [r3, #8]
 80026f6:	e04c      	b.n	8002792 <HAL_RTC_SetAlarm_IT+0x246>
  }
  else
  {
    /* Disable the Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	689a      	ldr	r2, [r3, #8]
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002706:	609a      	str	r2, [r3, #8]

    /* Clear the Alarm flag */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	68db      	ldr	r3, [r3, #12]
 800270e:	b2da      	uxtb	r2, r3
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	681b      	ldr	r3, [r3, #0]
 8002714:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002718:	60da      	str	r2, [r3, #12]

    /* Reload the counter */
    count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800271a:	4b2b      	ldr	r3, [pc, #172]	; (80027c8 <HAL_RTC_SetAlarm_IT+0x27c>)
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	4a2b      	ldr	r2, [pc, #172]	; (80027cc <HAL_RTC_SetAlarm_IT+0x280>)
 8002720:	fba2 2303 	umull	r2, r3, r2, r3
 8002724:	0adb      	lsrs	r3, r3, #11
 8002726:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800272a:	fb02 f303 	mul.w	r3, r2, r3
 800272e:	617b      	str	r3, [r7, #20]

    /* Wait till RTC ALRBWF flag is set and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	3b01      	subs	r3, #1
 8002734:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	2b00      	cmp	r3, #0
 800273a:	d10b      	bne.n	8002754 <HAL_RTC_SetAlarm_IT+0x208>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	22ff      	movs	r2, #255	; 0xff
 8002742:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2203      	movs	r2, #3
 8002748:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	2200      	movs	r2, #0
 800274e:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002750:	2303      	movs	r3, #3
 8002752:	e035      	b.n	80027c0 <HAL_RTC_SetAlarm_IT+0x274>
      }
    } while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U);
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	68db      	ldr	r3, [r3, #12]
 800275a:	f003 0302 	and.w	r3, r3, #2
 800275e:	2b00      	cmp	r3, #0
 8002760:	d0e6      	beq.n	8002730 <HAL_RTC_SetAlarm_IT+0x1e4>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	69fa      	ldr	r2, [r7, #28]
 8002768:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Subseconds register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689a      	ldr	r2, [r3, #8]
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002780:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	68fb      	ldr	r3, [r7, #12]
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002790:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8002792:	4b0f      	ldr	r3, [pc, #60]	; (80027d0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	4a0e      	ldr	r2, [pc, #56]	; (80027d0 <HAL_RTC_SetAlarm_IT+0x284>)
 8002798:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800279c:	6013      	str	r3, [r2, #0]
  __HAL_RTC_ALARM_EXTI_ENABLE_RISING_EDGE();
 800279e:	4b0c      	ldr	r3, [pc, #48]	; (80027d0 <HAL_RTC_SetAlarm_IT+0x284>)
 80027a0:	689b      	ldr	r3, [r3, #8]
 80027a2:	4a0b      	ldr	r2, [pc, #44]	; (80027d0 <HAL_RTC_SetAlarm_IT+0x284>)
 80027a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a8:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	22ff      	movs	r2, #255	; 0xff
 80027b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state back to READY */
  hrtc->State = HAL_RTC_STATE_READY;
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	2201      	movs	r2, #1
 80027b6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	2200      	movs	r2, #0
 80027bc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80027be:	2300      	movs	r3, #0
}
 80027c0:	4618      	mov	r0, r3
 80027c2:	3724      	adds	r7, #36	; 0x24
 80027c4:	46bd      	mov	sp, r7
 80027c6:	bd90      	pop	{r4, r7, pc}
 80027c8:	20000000 	.word	0x20000000
 80027cc:	10624dd3 	.word	0x10624dd3
 80027d0:	40013c00 	.word	0x40013c00

080027d4 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A: Alarm A
  *            @arg RTC_ALARM_B: Alarm B
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
 80027dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80027de:	2300      	movs	r3, #0
 80027e0:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	7f1b      	ldrb	r3, [r3, #28]
 80027e6:	2b01      	cmp	r3, #1
 80027e8:	d101      	bne.n	80027ee <HAL_RTC_DeactivateAlarm+0x1a>
 80027ea:	2302      	movs	r3, #2
 80027ec:	e07b      	b.n	80028e6 <HAL_RTC_DeactivateAlarm+0x112>
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2201      	movs	r2, #1
 80027f2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	2202      	movs	r2, #2
 80027f8:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	22ca      	movs	r2, #202	; 0xca
 8002800:	625a      	str	r2, [r3, #36]	; 0x24
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	2253      	movs	r2, #83	; 0x53
 8002808:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002810:	d12f      	bne.n	8002872 <HAL_RTC_DeactivateAlarm+0x9e>
  {
    /* Disable Alarm A */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002820:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRA);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	689a      	ldr	r2, [r3, #8]
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002830:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002832:	f7fe fb5f 	bl	8000ef4 <HAL_GetTick>
 8002836:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002838:	e013      	b.n	8002862 <HAL_RTC_DeactivateAlarm+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800283a:	f7fe fb5b 	bl	8000ef4 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002848:	d90b      	bls.n	8002862 <HAL_RTC_DeactivateAlarm+0x8e>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	22ff      	movs	r2, #255	; 0xff
 8002850:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	2203      	movs	r2, #3
 8002856:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2200      	movs	r2, #0
 800285c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800285e:	2303      	movs	r3, #3
 8002860:	e041      	b.n	80028e6 <HAL_RTC_DeactivateAlarm+0x112>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == 0U)
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	68db      	ldr	r3, [r3, #12]
 8002868:	f003 0301 	and.w	r3, r3, #1
 800286c:	2b00      	cmp	r3, #0
 800286e:	d0e4      	beq.n	800283a <HAL_RTC_DeactivateAlarm+0x66>
 8002870:	e02e      	b.n	80028d0 <HAL_RTC_DeactivateAlarm+0xfc>
    }
  }
  else
  {
    /* Disable Alarm B */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	689a      	ldr	r2, [r3, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8002880:	609a      	str	r2, [r3, #8]

    /* In case interrupt mode is used, the interrupt source must be disabled */
    __HAL_RTC_ALARM_DISABLE_IT(hrtc, RTC_IT_ALRB);
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	689a      	ldr	r2, [r3, #8]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002890:	609a      	str	r2, [r3, #8]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002892:	f7fe fb2f 	bl	8000ef4 <HAL_GetTick>
 8002896:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC ALRxWF flag is set and if timeout is reached exit */
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 8002898:	e013      	b.n	80028c2 <HAL_RTC_DeactivateAlarm+0xee>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800289a:	f7fe fb2b 	bl	8000ef4 <HAL_GetTick>
 800289e:	4602      	mov	r2, r0
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	1ad3      	subs	r3, r2, r3
 80028a4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80028a8:	d90b      	bls.n	80028c2 <HAL_RTC_DeactivateAlarm+0xee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	22ff      	movs	r2, #255	; 0xff
 80028b0:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	2203      	movs	r2, #3
 80028b6:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 80028be:	2303      	movs	r3, #3
 80028c0:	e011      	b.n	80028e6 <HAL_RTC_DeactivateAlarm+0x112>
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == 0U)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	68db      	ldr	r3, [r3, #12]
 80028c8:	f003 0302 	and.w	r3, r3, #2
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d0e4      	beq.n	800289a <HAL_RTC_DeactivateAlarm+0xc6>
      }
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	22ff      	movs	r2, #255	; 0xff
 80028d6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	2201      	movs	r2, #1
 80028dc:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	2200      	movs	r2, #0
 80028e2:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 80028e4:	2300      	movs	r3, #0
}
 80028e6:	4618      	mov	r0, r3
 80028e8:	3710      	adds	r7, #16
 80028ea:	46bd      	mov	sp, r7
 80028ec:	bd80      	pop	{r7, pc}
	...

080028f0 <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	b082      	sub	sp, #8
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 80028f8:	4b1f      	ldr	r3, [pc, #124]	; (8002978 <HAL_RTC_AlarmIRQHandler+0x88>)
 80028fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80028fe:	615a      	str	r2, [r3, #20]

  /* Get the Alarm A interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != 0U)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	689b      	ldr	r3, [r3, #8]
 8002906:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800290a:	2b00      	cmp	r3, #0
 800290c:	d012      	beq.n	8002934 <HAL_RTC_AlarmIRQHandler+0x44>
  {
    /* Get the pending status of the Alarm A Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != 0U)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002918:	2b00      	cmp	r3, #0
 800291a:	d00b      	beq.n	8002934 <HAL_RTC_AlarmIRQHandler+0x44>
    {
      /* Clear the Alarm A interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	68db      	ldr	r3, [r3, #12]
 8002922:	b2da      	uxtb	r2, r3
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800292c:	60da      	str	r2, [r3, #12]

      /* Alarm A callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
#else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800292e:	6878      	ldr	r0, [r7, #4]
 8002930:	f7fe f920 	bl	8000b74 <HAL_RTC_AlarmAEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Get the Alarm B interrupt source enable status */
  if (__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != 0U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d012      	beq.n	8002968 <HAL_RTC_AlarmIRQHandler+0x78>
  {
    /* Get the pending status of the Alarm B Interrupt */
    if (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != 0U)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68db      	ldr	r3, [r3, #12]
 8002948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00b      	beq.n	8002968 <HAL_RTC_AlarmIRQHandler+0x78>
    {
      /* Clear the Alarm B interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	68db      	ldr	r3, [r3, #12]
 8002956:	b2da      	uxtb	r2, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f462 7220 	orn	r2, r2, #640	; 0x280
 8002960:	60da      	str	r2, [r3, #12]

      /* Alarm B callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
#else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 f8c8 	bl	8002af8 <HAL_RTCEx_AlarmBEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
    }
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	2201      	movs	r2, #1
 800296c:	775a      	strb	r2, [r3, #29]
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	40013c00 	.word	0x40013c00

0800297c <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b084      	sub	sp, #16
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002984:	2300      	movs	r3, #0
 8002986:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a0d      	ldr	r2, [pc, #52]	; (80029c4 <HAL_RTC_WaitForSynchro+0x48>)
 800298e:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002990:	f7fe fab0 	bl	8000ef4 <HAL_GetTick>
 8002994:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002996:	e009      	b.n	80029ac <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002998:	f7fe faac 	bl	8000ef4 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80029a6:	d901      	bls.n	80029ac <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80029a8:	2303      	movs	r3, #3
 80029aa:	e007      	b.n	80029bc <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	68db      	ldr	r3, [r3, #12]
 80029b2:	f003 0320 	and.w	r3, r3, #32
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d0ee      	beq.n	8002998 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
}
 80029bc:	4618      	mov	r0, r3
 80029be:	3710      	adds	r7, #16
 80029c0:	46bd      	mov	sp, r7
 80029c2:	bd80      	pop	{r7, pc}
 80029c4:	00017f5f 	.word	0x00017f5f

080029c8 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80029d0:	2300      	movs	r3, #0
 80029d2:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80029d4:	2300      	movs	r3, #0
 80029d6:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d122      	bne.n	8002a2c <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	68da      	ldr	r2, [r3, #12]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80029f4:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80029f6:	f7fe fa7d 	bl	8000ef4 <HAL_GetTick>
 80029fa:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80029fc:	e00c      	b.n	8002a18 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80029fe:	f7fe fa79 	bl	8000ef4 <HAL_GetTick>
 8002a02:	4602      	mov	r2, r0
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002a0c:	d904      	bls.n	8002a18 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	2204      	movs	r2, #4
 8002a12:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8002a14:	2301      	movs	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	68db      	ldr	r3, [r3, #12]
 8002a1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d102      	bne.n	8002a2c <RTC_EnterInitMode+0x64>
 8002a26:	7bfb      	ldrb	r3, [r7, #15]
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d1e8      	bne.n	80029fe <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3710      	adds	r7, #16
 8002a32:	46bd      	mov	sp, r7
 8002a34:	bd80      	pop	{r7, pc}

08002a36 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8002a36:	b580      	push	{r7, lr}
 8002a38:	b084      	sub	sp, #16
 8002a3a:	af00      	add	r7, sp, #0
 8002a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	68da      	ldr	r2, [r3, #12]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002a50:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	689b      	ldr	r3, [r3, #8]
 8002a58:	f003 0320 	and.w	r3, r3, #32
 8002a5c:	2b00      	cmp	r3, #0
 8002a5e:	d10a      	bne.n	8002a76 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002a60:	6878      	ldr	r0, [r7, #4]
 8002a62:	f7ff ff8b 	bl	800297c <HAL_RTC_WaitForSynchro>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d004      	beq.n	8002a76 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2204      	movs	r2, #4
 8002a70:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8002a72:	2301      	movs	r3, #1
 8002a74:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002a76:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a78:	4618      	mov	r0, r3
 8002a7a:	3710      	adds	r7, #16
 8002a7c:	46bd      	mov	sp, r7
 8002a7e:	bd80      	pop	{r7, pc}

08002a80 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	4603      	mov	r3, r0
 8002a88:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002a8e:	e005      	b.n	8002a9c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	3301      	adds	r3, #1
 8002a94:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002a96:	79fb      	ldrb	r3, [r7, #7]
 8002a98:	3b0a      	subs	r3, #10
 8002a9a:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	2b09      	cmp	r3, #9
 8002aa0:	d8f6      	bhi.n	8002a90 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	b2db      	uxtb	r3, r3
 8002aa6:	011b      	lsls	r3, r3, #4
 8002aa8:	b2da      	uxtb	r2, r3
 8002aaa:	79fb      	ldrb	r3, [r7, #7]
 8002aac:	4313      	orrs	r3, r2
 8002aae:	b2db      	uxtb	r3, r3
}
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	3714      	adds	r7, #20
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr

08002abc <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002ac6:	2300      	movs	r3, #0
 8002ac8:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002aca:	79fb      	ldrb	r3, [r7, #7]
 8002acc:	091b      	lsrs	r3, r3, #4
 8002ace:	b2db      	uxtb	r3, r3
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	4613      	mov	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	4413      	add	r3, r2
 8002ad8:	005b      	lsls	r3, r3, #1
 8002ada:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002adc:	68fb      	ldr	r3, [r7, #12]
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	79fb      	ldrb	r3, [r7, #7]
 8002ae2:	f003 030f 	and.w	r3, r3, #15
 8002ae6:	b2db      	uxtb	r3, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	b2db      	uxtb	r3, r3
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	3714      	adds	r7, #20
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b083      	sub	sp, #12
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8002b00:	bf00      	nop
 8002b02:	370c      	adds	r7, #12
 8002b04:	46bd      	mov	sp, r7
 8002b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b0a:	4770      	bx	lr

08002b0c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b082      	sub	sp, #8
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d101      	bne.n	8002b1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
 8002b1c:	e042      	b.n	8002ba4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002b24:	b2db      	uxtb	r3, r3
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d106      	bne.n	8002b38 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b32:	6878      	ldr	r0, [r7, #4]
 8002b34:	f7fe f87c 	bl	8000c30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2224      	movs	r2, #36	; 0x24
 8002b3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	68da      	ldr	r2, [r3, #12]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b4e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b50:	6878      	ldr	r0, [r7, #4]
 8002b52:	f000 f973 	bl	8002e3c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	691a      	ldr	r2, [r3, #16]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b64:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	695a      	ldr	r2, [r3, #20]
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b74:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	68da      	ldr	r2, [r3, #12]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b84:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	2200      	movs	r2, #0
 8002b8a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2220      	movs	r2, #32
 8002b90:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2220      	movs	r2, #32
 8002b98:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2200      	movs	r2, #0
 8002ba0:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8002ba2:	2300      	movs	r3, #0
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	3708      	adds	r7, #8
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	bd80      	pop	{r7, pc}

08002bac <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b08a      	sub	sp, #40	; 0x28
 8002bb0:	af02      	add	r7, sp, #8
 8002bb2:	60f8      	str	r0, [r7, #12]
 8002bb4:	60b9      	str	r1, [r7, #8]
 8002bb6:	603b      	str	r3, [r7, #0]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002bc6:	b2db      	uxtb	r3, r3
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	d175      	bne.n	8002cb8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bcc:	68bb      	ldr	r3, [r7, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d002      	beq.n	8002bd8 <HAL_UART_Transmit+0x2c>
 8002bd2:	88fb      	ldrh	r3, [r7, #6]
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e06e      	b.n	8002cba <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	2200      	movs	r2, #0
 8002be0:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	2221      	movs	r2, #33	; 0x21
 8002be6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bea:	f7fe f983 	bl	8000ef4 <HAL_GetTick>
 8002bee:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	88fa      	ldrh	r2, [r7, #6]
 8002bf4:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	88fa      	ldrh	r2, [r7, #6]
 8002bfa:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c04:	d108      	bne.n	8002c18 <HAL_UART_Transmit+0x6c>
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d104      	bne.n	8002c18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	e003      	b.n	8002c20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c20:	e02e      	b.n	8002c80 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c22:	683b      	ldr	r3, [r7, #0]
 8002c24:	9300      	str	r3, [sp, #0]
 8002c26:	697b      	ldr	r3, [r7, #20]
 8002c28:	2200      	movs	r2, #0
 8002c2a:	2180      	movs	r1, #128	; 0x80
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 f848 	bl	8002cc2 <UART_WaitOnFlagUntilTimeout>
 8002c32:	4603      	mov	r3, r0
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d005      	beq.n	8002c44 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	2220      	movs	r2, #32
 8002c3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8002c40:	2303      	movs	r3, #3
 8002c42:	e03a      	b.n	8002cba <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c44:	69fb      	ldr	r3, [r7, #28]
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d10b      	bne.n	8002c62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c4a:	69bb      	ldr	r3, [r7, #24]
 8002c4c:	881b      	ldrh	r3, [r3, #0]
 8002c4e:	461a      	mov	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c58:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c5a:	69bb      	ldr	r3, [r7, #24]
 8002c5c:	3302      	adds	r3, #2
 8002c5e:	61bb      	str	r3, [r7, #24]
 8002c60:	e007      	b.n	8002c72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c62:	69fb      	ldr	r3, [r7, #28]
 8002c64:	781a      	ldrb	r2, [r3, #0]
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c6c:	69fb      	ldr	r3, [r7, #28]
 8002c6e:	3301      	adds	r3, #1
 8002c70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002c84:	b29b      	uxth	r3, r3
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1cb      	bne.n	8002c22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	9300      	str	r3, [sp, #0]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	2200      	movs	r2, #0
 8002c92:	2140      	movs	r1, #64	; 0x40
 8002c94:	68f8      	ldr	r0, [r7, #12]
 8002c96:	f000 f814 	bl	8002cc2 <UART_WaitOnFlagUntilTimeout>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d005      	beq.n	8002cac <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8002ca8:	2303      	movs	r3, #3
 8002caa:	e006      	b.n	8002cba <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2220      	movs	r2, #32
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	e000      	b.n	8002cba <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002cb8:	2302      	movs	r3, #2
  }
}
 8002cba:	4618      	mov	r0, r3
 8002cbc:	3720      	adds	r7, #32
 8002cbe:	46bd      	mov	sp, r7
 8002cc0:	bd80      	pop	{r7, pc}

08002cc2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002cc2:	b580      	push	{r7, lr}
 8002cc4:	b086      	sub	sp, #24
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	60f8      	str	r0, [r7, #12]
 8002cca:	60b9      	str	r1, [r7, #8]
 8002ccc:	603b      	str	r3, [r7, #0]
 8002cce:	4613      	mov	r3, r2
 8002cd0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cd2:	e03b      	b.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cda:	d037      	beq.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cdc:	f7fe f90a 	bl	8000ef4 <HAL_GetTick>
 8002ce0:	4602      	mov	r2, r0
 8002ce2:	683b      	ldr	r3, [r7, #0]
 8002ce4:	1ad3      	subs	r3, r2, r3
 8002ce6:	6a3a      	ldr	r2, [r7, #32]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d302      	bcc.n	8002cf2 <UART_WaitOnFlagUntilTimeout+0x30>
 8002cec:	6a3b      	ldr	r3, [r7, #32]
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d101      	bne.n	8002cf6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cf2:	2303      	movs	r3, #3
 8002cf4:	e03a      	b.n	8002d6c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	68db      	ldr	r3, [r3, #12]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d023      	beq.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d04:	68bb      	ldr	r3, [r7, #8]
 8002d06:	2b80      	cmp	r3, #128	; 0x80
 8002d08:	d020      	beq.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
 8002d0a:	68bb      	ldr	r3, [r7, #8]
 8002d0c:	2b40      	cmp	r3, #64	; 0x40
 8002d0e:	d01d      	beq.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002d10:	68fb      	ldr	r3, [r7, #12]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f003 0308 	and.w	r3, r3, #8
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d116      	bne.n	8002d4c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	681b      	ldr	r3, [r3, #0]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	617b      	str	r3, [r7, #20]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	617b      	str	r3, [r7, #20]
 8002d32:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f81d 	bl	8002d74 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	2208      	movs	r2, #8
 8002d3e:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	2200      	movs	r2, #0
 8002d44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002d48:	2301      	movs	r3, #1
 8002d4a:	e00f      	b.n	8002d6c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	68bb      	ldr	r3, [r7, #8]
 8002d54:	4013      	ands	r3, r2
 8002d56:	68ba      	ldr	r2, [r7, #8]
 8002d58:	429a      	cmp	r2, r3
 8002d5a:	bf0c      	ite	eq
 8002d5c:	2301      	moveq	r3, #1
 8002d5e:	2300      	movne	r3, #0
 8002d60:	b2db      	uxtb	r3, r3
 8002d62:	461a      	mov	r2, r3
 8002d64:	79fb      	ldrb	r3, [r7, #7]
 8002d66:	429a      	cmp	r2, r3
 8002d68:	d0b4      	beq.n	8002cd4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d6a:	2300      	movs	r3, #0
}
 8002d6c:	4618      	mov	r0, r3
 8002d6e:	3718      	adds	r7, #24
 8002d70:	46bd      	mov	sp, r7
 8002d72:	bd80      	pop	{r7, pc}

08002d74 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b095      	sub	sp, #84	; 0x54
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	330c      	adds	r3, #12
 8002d82:	637b      	str	r3, [r7, #52]	; 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002d86:	e853 3f00 	ldrex	r3, [r3]
 8002d8a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8002d92:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	330c      	adds	r3, #12
 8002d9a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8002d9c:	643a      	str	r2, [r7, #64]	; 0x40
 8002d9e:	63fb      	str	r3, [r7, #60]	; 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002da0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8002da2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002da4:	e841 2300 	strex	r3, r2, [r1]
 8002da8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8002daa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002dac:	2b00      	cmp	r3, #0
 8002dae:	d1e5      	bne.n	8002d7c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	3314      	adds	r3, #20
 8002db6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002db8:	6a3b      	ldr	r3, [r7, #32]
 8002dba:	e853 3f00 	ldrex	r3, [r3]
 8002dbe:	61fb      	str	r3, [r7, #28]
   return(result);
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	f023 0301 	bic.w	r3, r3, #1
 8002dc6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	3314      	adds	r3, #20
 8002dce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8002dd0:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002dd2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dd4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002dd6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002dd8:	e841 2300 	strex	r3, r2, [r1]
 8002ddc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8002dde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002de0:	2b00      	cmp	r3, #0
 8002de2:	d1e5      	bne.n	8002db0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002de8:	2b01      	cmp	r3, #1
 8002dea:	d119      	bne.n	8002e20 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	330c      	adds	r3, #12
 8002df2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	e853 3f00 	ldrex	r3, [r3]
 8002dfa:	60bb      	str	r3, [r7, #8]
   return(result);
 8002dfc:	68bb      	ldr	r3, [r7, #8]
 8002dfe:	f023 0310 	bic.w	r3, r3, #16
 8002e02:	647b      	str	r3, [r7, #68]	; 0x44
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	330c      	adds	r3, #12
 8002e0a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8002e0c:	61ba      	str	r2, [r7, #24]
 8002e0e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002e10:	6979      	ldr	r1, [r7, #20]
 8002e12:	69ba      	ldr	r2, [r7, #24]
 8002e14:	e841 2300 	strex	r3, r2, [r1]
 8002e18:	613b      	str	r3, [r7, #16]
   return(result);
 8002e1a:	693b      	ldr	r3, [r7, #16]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d1e5      	bne.n	8002dec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	2220      	movs	r2, #32
 8002e24:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002e2e:	bf00      	nop
 8002e30:	3754      	adds	r7, #84	; 0x54
 8002e32:	46bd      	mov	sp, r7
 8002e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e38:	4770      	bx	lr
	...

08002e3c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e3c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e40:	b0c0      	sub	sp, #256	; 0x100
 8002e42:	af00      	add	r7, sp, #0
 8002e44:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	691b      	ldr	r3, [r3, #16]
 8002e50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e58:	68d9      	ldr	r1, [r3, #12]
 8002e5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e5e:	681a      	ldr	r2, [r3, #0]
 8002e60:	ea40 0301 	orr.w	r3, r0, r1
 8002e64:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e70:	691b      	ldr	r3, [r3, #16]
 8002e72:	431a      	orrs	r2, r3
 8002e74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e78:	695b      	ldr	r3, [r3, #20]
 8002e7a:	431a      	orrs	r2, r3
 8002e7c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e80:	69db      	ldr	r3, [r3, #28]
 8002e82:	4313      	orrs	r3, r2
 8002e84:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	68db      	ldr	r3, [r3, #12]
 8002e90:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002e94:	f021 010c 	bic.w	r1, r1, #12
 8002e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002ea2:	430b      	orrs	r3, r1
 8002ea4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ea6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002eb2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002eb6:	6999      	ldr	r1, [r3, #24]
 8002eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	ea40 0301 	orr.w	r3, r0, r1
 8002ec2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ec4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ec8:	681a      	ldr	r2, [r3, #0]
 8002eca:	4b8f      	ldr	r3, [pc, #572]	; (8003108 <UART_SetConfig+0x2cc>)
 8002ecc:	429a      	cmp	r2, r3
 8002ece:	d005      	beq.n	8002edc <UART_SetConfig+0xa0>
 8002ed0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ed4:	681a      	ldr	r2, [r3, #0]
 8002ed6:	4b8d      	ldr	r3, [pc, #564]	; (800310c <UART_SetConfig+0x2d0>)
 8002ed8:	429a      	cmp	r2, r3
 8002eda:	d104      	bne.n	8002ee6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002edc:	f7fe fff2 	bl	8001ec4 <HAL_RCC_GetPCLK2Freq>
 8002ee0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8002ee4:	e003      	b.n	8002eee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ee6:	f7fe ffd9 	bl	8001e9c <HAL_RCC_GetPCLK1Freq>
 8002eea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002eee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002ef8:	f040 810c 	bne.w	8003114 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002efc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f00:	2200      	movs	r2, #0
 8002f02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8002f06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8002f0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8002f0e:	4622      	mov	r2, r4
 8002f10:	462b      	mov	r3, r5
 8002f12:	1891      	adds	r1, r2, r2
 8002f14:	65b9      	str	r1, [r7, #88]	; 0x58
 8002f16:	415b      	adcs	r3, r3
 8002f18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8002f1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8002f1e:	4621      	mov	r1, r4
 8002f20:	eb12 0801 	adds.w	r8, r2, r1
 8002f24:	4629      	mov	r1, r5
 8002f26:	eb43 0901 	adc.w	r9, r3, r1
 8002f2a:	f04f 0200 	mov.w	r2, #0
 8002f2e:	f04f 0300 	mov.w	r3, #0
 8002f32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f3e:	4690      	mov	r8, r2
 8002f40:	4699      	mov	r9, r3
 8002f42:	4623      	mov	r3, r4
 8002f44:	eb18 0303 	adds.w	r3, r8, r3
 8002f48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8002f4c:	462b      	mov	r3, r5
 8002f4e:	eb49 0303 	adc.w	r3, r9, r3
 8002f52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002f5a:	685b      	ldr	r3, [r3, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002f62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002f66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8002f6a:	460b      	mov	r3, r1
 8002f6c:	18db      	adds	r3, r3, r3
 8002f6e:	653b      	str	r3, [r7, #80]	; 0x50
 8002f70:	4613      	mov	r3, r2
 8002f72:	eb42 0303 	adc.w	r3, r2, r3
 8002f76:	657b      	str	r3, [r7, #84]	; 0x54
 8002f78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8002f7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002f80:	f7fd f97e 	bl	8000280 <__aeabi_uldivmod>
 8002f84:	4602      	mov	r2, r0
 8002f86:	460b      	mov	r3, r1
 8002f88:	4b61      	ldr	r3, [pc, #388]	; (8003110 <UART_SetConfig+0x2d4>)
 8002f8a:	fba3 2302 	umull	r2, r3, r3, r2
 8002f8e:	095b      	lsrs	r3, r3, #5
 8002f90:	011c      	lsls	r4, r3, #4
 8002f92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002f96:	2200      	movs	r2, #0
 8002f98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8002f9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002fa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002fa4:	4642      	mov	r2, r8
 8002fa6:	464b      	mov	r3, r9
 8002fa8:	1891      	adds	r1, r2, r2
 8002faa:	64b9      	str	r1, [r7, #72]	; 0x48
 8002fac:	415b      	adcs	r3, r3
 8002fae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002fb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002fb4:	4641      	mov	r1, r8
 8002fb6:	eb12 0a01 	adds.w	sl, r2, r1
 8002fba:	4649      	mov	r1, r9
 8002fbc:	eb43 0b01 	adc.w	fp, r3, r1
 8002fc0:	f04f 0200 	mov.w	r2, #0
 8002fc4:	f04f 0300 	mov.w	r3, #0
 8002fc8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fcc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fd4:	4692      	mov	sl, r2
 8002fd6:	469b      	mov	fp, r3
 8002fd8:	4643      	mov	r3, r8
 8002fda:	eb1a 0303 	adds.w	r3, sl, r3
 8002fde:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002fe2:	464b      	mov	r3, r9
 8002fe4:	eb4b 0303 	adc.w	r3, fp, r3
 8002fe8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8002fec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002ff0:	685b      	ldr	r3, [r3, #4]
 8002ff2:	2200      	movs	r2, #0
 8002ff4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8002ff8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8002ffc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8003000:	460b      	mov	r3, r1
 8003002:	18db      	adds	r3, r3, r3
 8003004:	643b      	str	r3, [r7, #64]	; 0x40
 8003006:	4613      	mov	r3, r2
 8003008:	eb42 0303 	adc.w	r3, r2, r3
 800300c:	647b      	str	r3, [r7, #68]	; 0x44
 800300e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003012:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8003016:	f7fd f933 	bl	8000280 <__aeabi_uldivmod>
 800301a:	4602      	mov	r2, r0
 800301c:	460b      	mov	r3, r1
 800301e:	4611      	mov	r1, r2
 8003020:	4b3b      	ldr	r3, [pc, #236]	; (8003110 <UART_SetConfig+0x2d4>)
 8003022:	fba3 2301 	umull	r2, r3, r3, r1
 8003026:	095b      	lsrs	r3, r3, #5
 8003028:	2264      	movs	r2, #100	; 0x64
 800302a:	fb02 f303 	mul.w	r3, r2, r3
 800302e:	1acb      	subs	r3, r1, r3
 8003030:	00db      	lsls	r3, r3, #3
 8003032:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8003036:	4b36      	ldr	r3, [pc, #216]	; (8003110 <UART_SetConfig+0x2d4>)
 8003038:	fba3 2302 	umull	r2, r3, r3, r2
 800303c:	095b      	lsrs	r3, r3, #5
 800303e:	005b      	lsls	r3, r3, #1
 8003040:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8003044:	441c      	add	r4, r3
 8003046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800304a:	2200      	movs	r2, #0
 800304c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003050:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8003054:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8003058:	4642      	mov	r2, r8
 800305a:	464b      	mov	r3, r9
 800305c:	1891      	adds	r1, r2, r2
 800305e:	63b9      	str	r1, [r7, #56]	; 0x38
 8003060:	415b      	adcs	r3, r3
 8003062:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003064:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003068:	4641      	mov	r1, r8
 800306a:	1851      	adds	r1, r2, r1
 800306c:	6339      	str	r1, [r7, #48]	; 0x30
 800306e:	4649      	mov	r1, r9
 8003070:	414b      	adcs	r3, r1
 8003072:	637b      	str	r3, [r7, #52]	; 0x34
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 0300 	mov.w	r3, #0
 800307c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003080:	4659      	mov	r1, fp
 8003082:	00cb      	lsls	r3, r1, #3
 8003084:	4651      	mov	r1, sl
 8003086:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800308a:	4651      	mov	r1, sl
 800308c:	00ca      	lsls	r2, r1, #3
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	4603      	mov	r3, r0
 8003094:	4642      	mov	r2, r8
 8003096:	189b      	adds	r3, r3, r2
 8003098:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800309c:	464b      	mov	r3, r9
 800309e:	460a      	mov	r2, r1
 80030a0:	eb42 0303 	adc.w	r3, r2, r3
 80030a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80030a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80030b4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80030b8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80030bc:	460b      	mov	r3, r1
 80030be:	18db      	adds	r3, r3, r3
 80030c0:	62bb      	str	r3, [r7, #40]	; 0x28
 80030c2:	4613      	mov	r3, r2
 80030c4:	eb42 0303 	adc.w	r3, r2, r3
 80030c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80030ca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80030ce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80030d2:	f7fd f8d5 	bl	8000280 <__aeabi_uldivmod>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4b0d      	ldr	r3, [pc, #52]	; (8003110 <UART_SetConfig+0x2d4>)
 80030dc:	fba3 1302 	umull	r1, r3, r3, r2
 80030e0:	095b      	lsrs	r3, r3, #5
 80030e2:	2164      	movs	r1, #100	; 0x64
 80030e4:	fb01 f303 	mul.w	r3, r1, r3
 80030e8:	1ad3      	subs	r3, r2, r3
 80030ea:	00db      	lsls	r3, r3, #3
 80030ec:	3332      	adds	r3, #50	; 0x32
 80030ee:	4a08      	ldr	r2, [pc, #32]	; (8003110 <UART_SetConfig+0x2d4>)
 80030f0:	fba2 2303 	umull	r2, r3, r2, r3
 80030f4:	095b      	lsrs	r3, r3, #5
 80030f6:	f003 0207 	and.w	r2, r3, #7
 80030fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4422      	add	r2, r4
 8003102:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003104:	e106      	b.n	8003314 <UART_SetConfig+0x4d8>
 8003106:	bf00      	nop
 8003108:	40011000 	.word	0x40011000
 800310c:	40011400 	.word	0x40011400
 8003110:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003114:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003118:	2200      	movs	r2, #0
 800311a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 800311e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8003122:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8003126:	4642      	mov	r2, r8
 8003128:	464b      	mov	r3, r9
 800312a:	1891      	adds	r1, r2, r2
 800312c:	6239      	str	r1, [r7, #32]
 800312e:	415b      	adcs	r3, r3
 8003130:	627b      	str	r3, [r7, #36]	; 0x24
 8003132:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003136:	4641      	mov	r1, r8
 8003138:	1854      	adds	r4, r2, r1
 800313a:	4649      	mov	r1, r9
 800313c:	eb43 0501 	adc.w	r5, r3, r1
 8003140:	f04f 0200 	mov.w	r2, #0
 8003144:	f04f 0300 	mov.w	r3, #0
 8003148:	00eb      	lsls	r3, r5, #3
 800314a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800314e:	00e2      	lsls	r2, r4, #3
 8003150:	4614      	mov	r4, r2
 8003152:	461d      	mov	r5, r3
 8003154:	4643      	mov	r3, r8
 8003156:	18e3      	adds	r3, r4, r3
 8003158:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800315c:	464b      	mov	r3, r9
 800315e:	eb45 0303 	adc.w	r3, r5, r3
 8003162:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8003166:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	2200      	movs	r2, #0
 800316e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003172:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003176:	f04f 0200 	mov.w	r2, #0
 800317a:	f04f 0300 	mov.w	r3, #0
 800317e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003182:	4629      	mov	r1, r5
 8003184:	008b      	lsls	r3, r1, #2
 8003186:	4621      	mov	r1, r4
 8003188:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800318c:	4621      	mov	r1, r4
 800318e:	008a      	lsls	r2, r1, #2
 8003190:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8003194:	f7fd f874 	bl	8000280 <__aeabi_uldivmod>
 8003198:	4602      	mov	r2, r0
 800319a:	460b      	mov	r3, r1
 800319c:	4b60      	ldr	r3, [pc, #384]	; (8003320 <UART_SetConfig+0x4e4>)
 800319e:	fba3 2302 	umull	r2, r3, r3, r2
 80031a2:	095b      	lsrs	r3, r3, #5
 80031a4:	011c      	lsls	r4, r3, #4
 80031a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80031aa:	2200      	movs	r2, #0
 80031ac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80031b0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80031b4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80031b8:	4642      	mov	r2, r8
 80031ba:	464b      	mov	r3, r9
 80031bc:	1891      	adds	r1, r2, r2
 80031be:	61b9      	str	r1, [r7, #24]
 80031c0:	415b      	adcs	r3, r3
 80031c2:	61fb      	str	r3, [r7, #28]
 80031c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031c8:	4641      	mov	r1, r8
 80031ca:	1851      	adds	r1, r2, r1
 80031cc:	6139      	str	r1, [r7, #16]
 80031ce:	4649      	mov	r1, r9
 80031d0:	414b      	adcs	r3, r1
 80031d2:	617b      	str	r3, [r7, #20]
 80031d4:	f04f 0200 	mov.w	r2, #0
 80031d8:	f04f 0300 	mov.w	r3, #0
 80031dc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031e0:	4659      	mov	r1, fp
 80031e2:	00cb      	lsls	r3, r1, #3
 80031e4:	4651      	mov	r1, sl
 80031e6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031ea:	4651      	mov	r1, sl
 80031ec:	00ca      	lsls	r2, r1, #3
 80031ee:	4610      	mov	r0, r2
 80031f0:	4619      	mov	r1, r3
 80031f2:	4603      	mov	r3, r0
 80031f4:	4642      	mov	r2, r8
 80031f6:	189b      	adds	r3, r3, r2
 80031f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80031fc:	464b      	mov	r3, r9
 80031fe:	460a      	mov	r2, r1
 8003200:	eb42 0303 	adc.w	r3, r2, r3
 8003204:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003208:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800320c:	685b      	ldr	r3, [r3, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	67bb      	str	r3, [r7, #120]	; 0x78
 8003212:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	f04f 0300 	mov.w	r3, #0
 800321c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003220:	4649      	mov	r1, r9
 8003222:	008b      	lsls	r3, r1, #2
 8003224:	4641      	mov	r1, r8
 8003226:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800322a:	4641      	mov	r1, r8
 800322c:	008a      	lsls	r2, r1, #2
 800322e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8003232:	f7fd f825 	bl	8000280 <__aeabi_uldivmod>
 8003236:	4602      	mov	r2, r0
 8003238:	460b      	mov	r3, r1
 800323a:	4611      	mov	r1, r2
 800323c:	4b38      	ldr	r3, [pc, #224]	; (8003320 <UART_SetConfig+0x4e4>)
 800323e:	fba3 2301 	umull	r2, r3, r3, r1
 8003242:	095b      	lsrs	r3, r3, #5
 8003244:	2264      	movs	r2, #100	; 0x64
 8003246:	fb02 f303 	mul.w	r3, r2, r3
 800324a:	1acb      	subs	r3, r1, r3
 800324c:	011b      	lsls	r3, r3, #4
 800324e:	3332      	adds	r3, #50	; 0x32
 8003250:	4a33      	ldr	r2, [pc, #204]	; (8003320 <UART_SetConfig+0x4e4>)
 8003252:	fba2 2303 	umull	r2, r3, r2, r3
 8003256:	095b      	lsrs	r3, r3, #5
 8003258:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800325c:	441c      	add	r4, r3
 800325e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003262:	2200      	movs	r2, #0
 8003264:	673b      	str	r3, [r7, #112]	; 0x70
 8003266:	677a      	str	r2, [r7, #116]	; 0x74
 8003268:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800326c:	4642      	mov	r2, r8
 800326e:	464b      	mov	r3, r9
 8003270:	1891      	adds	r1, r2, r2
 8003272:	60b9      	str	r1, [r7, #8]
 8003274:	415b      	adcs	r3, r3
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800327c:	4641      	mov	r1, r8
 800327e:	1851      	adds	r1, r2, r1
 8003280:	6039      	str	r1, [r7, #0]
 8003282:	4649      	mov	r1, r9
 8003284:	414b      	adcs	r3, r1
 8003286:	607b      	str	r3, [r7, #4]
 8003288:	f04f 0200 	mov.w	r2, #0
 800328c:	f04f 0300 	mov.w	r3, #0
 8003290:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003294:	4659      	mov	r1, fp
 8003296:	00cb      	lsls	r3, r1, #3
 8003298:	4651      	mov	r1, sl
 800329a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800329e:	4651      	mov	r1, sl
 80032a0:	00ca      	lsls	r2, r1, #3
 80032a2:	4610      	mov	r0, r2
 80032a4:	4619      	mov	r1, r3
 80032a6:	4603      	mov	r3, r0
 80032a8:	4642      	mov	r2, r8
 80032aa:	189b      	adds	r3, r3, r2
 80032ac:	66bb      	str	r3, [r7, #104]	; 0x68
 80032ae:	464b      	mov	r3, r9
 80032b0:	460a      	mov	r2, r1
 80032b2:	eb42 0303 	adc.w	r3, r2, r3
 80032b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 80032b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80032bc:	685b      	ldr	r3, [r3, #4]
 80032be:	2200      	movs	r2, #0
 80032c0:	663b      	str	r3, [r7, #96]	; 0x60
 80032c2:	667a      	str	r2, [r7, #100]	; 0x64
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80032d0:	4649      	mov	r1, r9
 80032d2:	008b      	lsls	r3, r1, #2
 80032d4:	4641      	mov	r1, r8
 80032d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032da:	4641      	mov	r1, r8
 80032dc:	008a      	lsls	r2, r1, #2
 80032de:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80032e2:	f7fc ffcd 	bl	8000280 <__aeabi_uldivmod>
 80032e6:	4602      	mov	r2, r0
 80032e8:	460b      	mov	r3, r1
 80032ea:	4b0d      	ldr	r3, [pc, #52]	; (8003320 <UART_SetConfig+0x4e4>)
 80032ec:	fba3 1302 	umull	r1, r3, r3, r2
 80032f0:	095b      	lsrs	r3, r3, #5
 80032f2:	2164      	movs	r1, #100	; 0x64
 80032f4:	fb01 f303 	mul.w	r3, r1, r3
 80032f8:	1ad3      	subs	r3, r2, r3
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	3332      	adds	r3, #50	; 0x32
 80032fe:	4a08      	ldr	r2, [pc, #32]	; (8003320 <UART_SetConfig+0x4e4>)
 8003300:	fba2 2303 	umull	r2, r3, r2, r3
 8003304:	095b      	lsrs	r3, r3, #5
 8003306:	f003 020f 	and.w	r2, r3, #15
 800330a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	4422      	add	r2, r4
 8003312:	609a      	str	r2, [r3, #8]
}
 8003314:	bf00      	nop
 8003316:	f507 7780 	add.w	r7, r7, #256	; 0x100
 800331a:	46bd      	mov	sp, r7
 800331c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003320:	51eb851f 	.word	0x51eb851f

08003324 <_vsiprintf_r>:
 8003324:	b500      	push	{lr}
 8003326:	b09b      	sub	sp, #108	; 0x6c
 8003328:	9100      	str	r1, [sp, #0]
 800332a:	9104      	str	r1, [sp, #16]
 800332c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003330:	9105      	str	r1, [sp, #20]
 8003332:	9102      	str	r1, [sp, #8]
 8003334:	4905      	ldr	r1, [pc, #20]	; (800334c <_vsiprintf_r+0x28>)
 8003336:	9103      	str	r1, [sp, #12]
 8003338:	4669      	mov	r1, sp
 800333a:	f000 f999 	bl	8003670 <_svfiprintf_r>
 800333e:	9b00      	ldr	r3, [sp, #0]
 8003340:	2200      	movs	r2, #0
 8003342:	701a      	strb	r2, [r3, #0]
 8003344:	b01b      	add	sp, #108	; 0x6c
 8003346:	f85d fb04 	ldr.w	pc, [sp], #4
 800334a:	bf00      	nop
 800334c:	ffff0208 	.word	0xffff0208

08003350 <vsiprintf>:
 8003350:	4613      	mov	r3, r2
 8003352:	460a      	mov	r2, r1
 8003354:	4601      	mov	r1, r0
 8003356:	4802      	ldr	r0, [pc, #8]	; (8003360 <vsiprintf+0x10>)
 8003358:	6800      	ldr	r0, [r0, #0]
 800335a:	f7ff bfe3 	b.w	8003324 <_vsiprintf_r>
 800335e:	bf00      	nop
 8003360:	20000058 	.word	0x20000058

08003364 <memset>:
 8003364:	4402      	add	r2, r0
 8003366:	4603      	mov	r3, r0
 8003368:	4293      	cmp	r3, r2
 800336a:	d100      	bne.n	800336e <memset+0xa>
 800336c:	4770      	bx	lr
 800336e:	f803 1b01 	strb.w	r1, [r3], #1
 8003372:	e7f9      	b.n	8003368 <memset+0x4>

08003374 <__errno>:
 8003374:	4b01      	ldr	r3, [pc, #4]	; (800337c <__errno+0x8>)
 8003376:	6818      	ldr	r0, [r3, #0]
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	20000058 	.word	0x20000058

08003380 <__libc_init_array>:
 8003380:	b570      	push	{r4, r5, r6, lr}
 8003382:	4d0d      	ldr	r5, [pc, #52]	; (80033b8 <__libc_init_array+0x38>)
 8003384:	4c0d      	ldr	r4, [pc, #52]	; (80033bc <__libc_init_array+0x3c>)
 8003386:	1b64      	subs	r4, r4, r5
 8003388:	10a4      	asrs	r4, r4, #2
 800338a:	2600      	movs	r6, #0
 800338c:	42a6      	cmp	r6, r4
 800338e:	d109      	bne.n	80033a4 <__libc_init_array+0x24>
 8003390:	4d0b      	ldr	r5, [pc, #44]	; (80033c0 <__libc_init_array+0x40>)
 8003392:	4c0c      	ldr	r4, [pc, #48]	; (80033c4 <__libc_init_array+0x44>)
 8003394:	f000 fc6a 	bl	8003c6c <_init>
 8003398:	1b64      	subs	r4, r4, r5
 800339a:	10a4      	asrs	r4, r4, #2
 800339c:	2600      	movs	r6, #0
 800339e:	42a6      	cmp	r6, r4
 80033a0:	d105      	bne.n	80033ae <__libc_init_array+0x2e>
 80033a2:	bd70      	pop	{r4, r5, r6, pc}
 80033a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80033a8:	4798      	blx	r3
 80033aa:	3601      	adds	r6, #1
 80033ac:	e7ee      	b.n	800338c <__libc_init_array+0xc>
 80033ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80033b2:	4798      	blx	r3
 80033b4:	3601      	adds	r6, #1
 80033b6:	e7f2      	b.n	800339e <__libc_init_array+0x1e>
 80033b8:	08003e24 	.word	0x08003e24
 80033bc:	08003e24 	.word	0x08003e24
 80033c0:	08003e24 	.word	0x08003e24
 80033c4:	08003e28 	.word	0x08003e28

080033c8 <__retarget_lock_acquire_recursive>:
 80033c8:	4770      	bx	lr

080033ca <__retarget_lock_release_recursive>:
 80033ca:	4770      	bx	lr

080033cc <_free_r>:
 80033cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80033ce:	2900      	cmp	r1, #0
 80033d0:	d044      	beq.n	800345c <_free_r+0x90>
 80033d2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80033d6:	9001      	str	r0, [sp, #4]
 80033d8:	2b00      	cmp	r3, #0
 80033da:	f1a1 0404 	sub.w	r4, r1, #4
 80033de:	bfb8      	it	lt
 80033e0:	18e4      	addlt	r4, r4, r3
 80033e2:	f000 f8df 	bl	80035a4 <__malloc_lock>
 80033e6:	4a1e      	ldr	r2, [pc, #120]	; (8003460 <_free_r+0x94>)
 80033e8:	9801      	ldr	r0, [sp, #4]
 80033ea:	6813      	ldr	r3, [r2, #0]
 80033ec:	b933      	cbnz	r3, 80033fc <_free_r+0x30>
 80033ee:	6063      	str	r3, [r4, #4]
 80033f0:	6014      	str	r4, [r2, #0]
 80033f2:	b003      	add	sp, #12
 80033f4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80033f8:	f000 b8da 	b.w	80035b0 <__malloc_unlock>
 80033fc:	42a3      	cmp	r3, r4
 80033fe:	d908      	bls.n	8003412 <_free_r+0x46>
 8003400:	6825      	ldr	r5, [r4, #0]
 8003402:	1961      	adds	r1, r4, r5
 8003404:	428b      	cmp	r3, r1
 8003406:	bf01      	itttt	eq
 8003408:	6819      	ldreq	r1, [r3, #0]
 800340a:	685b      	ldreq	r3, [r3, #4]
 800340c:	1949      	addeq	r1, r1, r5
 800340e:	6021      	streq	r1, [r4, #0]
 8003410:	e7ed      	b.n	80033ee <_free_r+0x22>
 8003412:	461a      	mov	r2, r3
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	b10b      	cbz	r3, 800341c <_free_r+0x50>
 8003418:	42a3      	cmp	r3, r4
 800341a:	d9fa      	bls.n	8003412 <_free_r+0x46>
 800341c:	6811      	ldr	r1, [r2, #0]
 800341e:	1855      	adds	r5, r2, r1
 8003420:	42a5      	cmp	r5, r4
 8003422:	d10b      	bne.n	800343c <_free_r+0x70>
 8003424:	6824      	ldr	r4, [r4, #0]
 8003426:	4421      	add	r1, r4
 8003428:	1854      	adds	r4, r2, r1
 800342a:	42a3      	cmp	r3, r4
 800342c:	6011      	str	r1, [r2, #0]
 800342e:	d1e0      	bne.n	80033f2 <_free_r+0x26>
 8003430:	681c      	ldr	r4, [r3, #0]
 8003432:	685b      	ldr	r3, [r3, #4]
 8003434:	6053      	str	r3, [r2, #4]
 8003436:	440c      	add	r4, r1
 8003438:	6014      	str	r4, [r2, #0]
 800343a:	e7da      	b.n	80033f2 <_free_r+0x26>
 800343c:	d902      	bls.n	8003444 <_free_r+0x78>
 800343e:	230c      	movs	r3, #12
 8003440:	6003      	str	r3, [r0, #0]
 8003442:	e7d6      	b.n	80033f2 <_free_r+0x26>
 8003444:	6825      	ldr	r5, [r4, #0]
 8003446:	1961      	adds	r1, r4, r5
 8003448:	428b      	cmp	r3, r1
 800344a:	bf04      	itt	eq
 800344c:	6819      	ldreq	r1, [r3, #0]
 800344e:	685b      	ldreq	r3, [r3, #4]
 8003450:	6063      	str	r3, [r4, #4]
 8003452:	bf04      	itt	eq
 8003454:	1949      	addeq	r1, r1, r5
 8003456:	6021      	streq	r1, [r4, #0]
 8003458:	6054      	str	r4, [r2, #4]
 800345a:	e7ca      	b.n	80033f2 <_free_r+0x26>
 800345c:	b003      	add	sp, #12
 800345e:	bd30      	pop	{r4, r5, pc}
 8003460:	20000228 	.word	0x20000228

08003464 <sbrk_aligned>:
 8003464:	b570      	push	{r4, r5, r6, lr}
 8003466:	4e0e      	ldr	r6, [pc, #56]	; (80034a0 <sbrk_aligned+0x3c>)
 8003468:	460c      	mov	r4, r1
 800346a:	6831      	ldr	r1, [r6, #0]
 800346c:	4605      	mov	r5, r0
 800346e:	b911      	cbnz	r1, 8003476 <sbrk_aligned+0x12>
 8003470:	f000 fba6 	bl	8003bc0 <_sbrk_r>
 8003474:	6030      	str	r0, [r6, #0]
 8003476:	4621      	mov	r1, r4
 8003478:	4628      	mov	r0, r5
 800347a:	f000 fba1 	bl	8003bc0 <_sbrk_r>
 800347e:	1c43      	adds	r3, r0, #1
 8003480:	d00a      	beq.n	8003498 <sbrk_aligned+0x34>
 8003482:	1cc4      	adds	r4, r0, #3
 8003484:	f024 0403 	bic.w	r4, r4, #3
 8003488:	42a0      	cmp	r0, r4
 800348a:	d007      	beq.n	800349c <sbrk_aligned+0x38>
 800348c:	1a21      	subs	r1, r4, r0
 800348e:	4628      	mov	r0, r5
 8003490:	f000 fb96 	bl	8003bc0 <_sbrk_r>
 8003494:	3001      	adds	r0, #1
 8003496:	d101      	bne.n	800349c <sbrk_aligned+0x38>
 8003498:	f04f 34ff 	mov.w	r4, #4294967295
 800349c:	4620      	mov	r0, r4
 800349e:	bd70      	pop	{r4, r5, r6, pc}
 80034a0:	2000022c 	.word	0x2000022c

080034a4 <_malloc_r>:
 80034a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034a8:	1ccd      	adds	r5, r1, #3
 80034aa:	f025 0503 	bic.w	r5, r5, #3
 80034ae:	3508      	adds	r5, #8
 80034b0:	2d0c      	cmp	r5, #12
 80034b2:	bf38      	it	cc
 80034b4:	250c      	movcc	r5, #12
 80034b6:	2d00      	cmp	r5, #0
 80034b8:	4607      	mov	r7, r0
 80034ba:	db01      	blt.n	80034c0 <_malloc_r+0x1c>
 80034bc:	42a9      	cmp	r1, r5
 80034be:	d905      	bls.n	80034cc <_malloc_r+0x28>
 80034c0:	230c      	movs	r3, #12
 80034c2:	603b      	str	r3, [r7, #0]
 80034c4:	2600      	movs	r6, #0
 80034c6:	4630      	mov	r0, r6
 80034c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034cc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80035a0 <_malloc_r+0xfc>
 80034d0:	f000 f868 	bl	80035a4 <__malloc_lock>
 80034d4:	f8d8 3000 	ldr.w	r3, [r8]
 80034d8:	461c      	mov	r4, r3
 80034da:	bb5c      	cbnz	r4, 8003534 <_malloc_r+0x90>
 80034dc:	4629      	mov	r1, r5
 80034de:	4638      	mov	r0, r7
 80034e0:	f7ff ffc0 	bl	8003464 <sbrk_aligned>
 80034e4:	1c43      	adds	r3, r0, #1
 80034e6:	4604      	mov	r4, r0
 80034e8:	d155      	bne.n	8003596 <_malloc_r+0xf2>
 80034ea:	f8d8 4000 	ldr.w	r4, [r8]
 80034ee:	4626      	mov	r6, r4
 80034f0:	2e00      	cmp	r6, #0
 80034f2:	d145      	bne.n	8003580 <_malloc_r+0xdc>
 80034f4:	2c00      	cmp	r4, #0
 80034f6:	d048      	beq.n	800358a <_malloc_r+0xe6>
 80034f8:	6823      	ldr	r3, [r4, #0]
 80034fa:	4631      	mov	r1, r6
 80034fc:	4638      	mov	r0, r7
 80034fe:	eb04 0903 	add.w	r9, r4, r3
 8003502:	f000 fb5d 	bl	8003bc0 <_sbrk_r>
 8003506:	4581      	cmp	r9, r0
 8003508:	d13f      	bne.n	800358a <_malloc_r+0xe6>
 800350a:	6821      	ldr	r1, [r4, #0]
 800350c:	1a6d      	subs	r5, r5, r1
 800350e:	4629      	mov	r1, r5
 8003510:	4638      	mov	r0, r7
 8003512:	f7ff ffa7 	bl	8003464 <sbrk_aligned>
 8003516:	3001      	adds	r0, #1
 8003518:	d037      	beq.n	800358a <_malloc_r+0xe6>
 800351a:	6823      	ldr	r3, [r4, #0]
 800351c:	442b      	add	r3, r5
 800351e:	6023      	str	r3, [r4, #0]
 8003520:	f8d8 3000 	ldr.w	r3, [r8]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d038      	beq.n	800359a <_malloc_r+0xf6>
 8003528:	685a      	ldr	r2, [r3, #4]
 800352a:	42a2      	cmp	r2, r4
 800352c:	d12b      	bne.n	8003586 <_malloc_r+0xe2>
 800352e:	2200      	movs	r2, #0
 8003530:	605a      	str	r2, [r3, #4]
 8003532:	e00f      	b.n	8003554 <_malloc_r+0xb0>
 8003534:	6822      	ldr	r2, [r4, #0]
 8003536:	1b52      	subs	r2, r2, r5
 8003538:	d41f      	bmi.n	800357a <_malloc_r+0xd6>
 800353a:	2a0b      	cmp	r2, #11
 800353c:	d917      	bls.n	800356e <_malloc_r+0xca>
 800353e:	1961      	adds	r1, r4, r5
 8003540:	42a3      	cmp	r3, r4
 8003542:	6025      	str	r5, [r4, #0]
 8003544:	bf18      	it	ne
 8003546:	6059      	strne	r1, [r3, #4]
 8003548:	6863      	ldr	r3, [r4, #4]
 800354a:	bf08      	it	eq
 800354c:	f8c8 1000 	streq.w	r1, [r8]
 8003550:	5162      	str	r2, [r4, r5]
 8003552:	604b      	str	r3, [r1, #4]
 8003554:	4638      	mov	r0, r7
 8003556:	f104 060b 	add.w	r6, r4, #11
 800355a:	f000 f829 	bl	80035b0 <__malloc_unlock>
 800355e:	f026 0607 	bic.w	r6, r6, #7
 8003562:	1d23      	adds	r3, r4, #4
 8003564:	1af2      	subs	r2, r6, r3
 8003566:	d0ae      	beq.n	80034c6 <_malloc_r+0x22>
 8003568:	1b9b      	subs	r3, r3, r6
 800356a:	50a3      	str	r3, [r4, r2]
 800356c:	e7ab      	b.n	80034c6 <_malloc_r+0x22>
 800356e:	42a3      	cmp	r3, r4
 8003570:	6862      	ldr	r2, [r4, #4]
 8003572:	d1dd      	bne.n	8003530 <_malloc_r+0x8c>
 8003574:	f8c8 2000 	str.w	r2, [r8]
 8003578:	e7ec      	b.n	8003554 <_malloc_r+0xb0>
 800357a:	4623      	mov	r3, r4
 800357c:	6864      	ldr	r4, [r4, #4]
 800357e:	e7ac      	b.n	80034da <_malloc_r+0x36>
 8003580:	4634      	mov	r4, r6
 8003582:	6876      	ldr	r6, [r6, #4]
 8003584:	e7b4      	b.n	80034f0 <_malloc_r+0x4c>
 8003586:	4613      	mov	r3, r2
 8003588:	e7cc      	b.n	8003524 <_malloc_r+0x80>
 800358a:	230c      	movs	r3, #12
 800358c:	603b      	str	r3, [r7, #0]
 800358e:	4638      	mov	r0, r7
 8003590:	f000 f80e 	bl	80035b0 <__malloc_unlock>
 8003594:	e797      	b.n	80034c6 <_malloc_r+0x22>
 8003596:	6025      	str	r5, [r4, #0]
 8003598:	e7dc      	b.n	8003554 <_malloc_r+0xb0>
 800359a:	605b      	str	r3, [r3, #4]
 800359c:	deff      	udf	#255	; 0xff
 800359e:	bf00      	nop
 80035a0:	20000228 	.word	0x20000228

080035a4 <__malloc_lock>:
 80035a4:	4801      	ldr	r0, [pc, #4]	; (80035ac <__malloc_lock+0x8>)
 80035a6:	f7ff bf0f 	b.w	80033c8 <__retarget_lock_acquire_recursive>
 80035aa:	bf00      	nop
 80035ac:	20000224 	.word	0x20000224

080035b0 <__malloc_unlock>:
 80035b0:	4801      	ldr	r0, [pc, #4]	; (80035b8 <__malloc_unlock+0x8>)
 80035b2:	f7ff bf0a 	b.w	80033ca <__retarget_lock_release_recursive>
 80035b6:	bf00      	nop
 80035b8:	20000224 	.word	0x20000224

080035bc <__ssputs_r>:
 80035bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035c0:	688e      	ldr	r6, [r1, #8]
 80035c2:	461f      	mov	r7, r3
 80035c4:	42be      	cmp	r6, r7
 80035c6:	680b      	ldr	r3, [r1, #0]
 80035c8:	4682      	mov	sl, r0
 80035ca:	460c      	mov	r4, r1
 80035cc:	4690      	mov	r8, r2
 80035ce:	d82c      	bhi.n	800362a <__ssputs_r+0x6e>
 80035d0:	898a      	ldrh	r2, [r1, #12]
 80035d2:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80035d6:	d026      	beq.n	8003626 <__ssputs_r+0x6a>
 80035d8:	6965      	ldr	r5, [r4, #20]
 80035da:	6909      	ldr	r1, [r1, #16]
 80035dc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80035e0:	eba3 0901 	sub.w	r9, r3, r1
 80035e4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80035e8:	1c7b      	adds	r3, r7, #1
 80035ea:	444b      	add	r3, r9
 80035ec:	106d      	asrs	r5, r5, #1
 80035ee:	429d      	cmp	r5, r3
 80035f0:	bf38      	it	cc
 80035f2:	461d      	movcc	r5, r3
 80035f4:	0553      	lsls	r3, r2, #21
 80035f6:	d527      	bpl.n	8003648 <__ssputs_r+0x8c>
 80035f8:	4629      	mov	r1, r5
 80035fa:	f7ff ff53 	bl	80034a4 <_malloc_r>
 80035fe:	4606      	mov	r6, r0
 8003600:	b360      	cbz	r0, 800365c <__ssputs_r+0xa0>
 8003602:	6921      	ldr	r1, [r4, #16]
 8003604:	464a      	mov	r2, r9
 8003606:	f000 faeb 	bl	8003be0 <memcpy>
 800360a:	89a3      	ldrh	r3, [r4, #12]
 800360c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8003610:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003614:	81a3      	strh	r3, [r4, #12]
 8003616:	6126      	str	r6, [r4, #16]
 8003618:	6165      	str	r5, [r4, #20]
 800361a:	444e      	add	r6, r9
 800361c:	eba5 0509 	sub.w	r5, r5, r9
 8003620:	6026      	str	r6, [r4, #0]
 8003622:	60a5      	str	r5, [r4, #8]
 8003624:	463e      	mov	r6, r7
 8003626:	42be      	cmp	r6, r7
 8003628:	d900      	bls.n	800362c <__ssputs_r+0x70>
 800362a:	463e      	mov	r6, r7
 800362c:	6820      	ldr	r0, [r4, #0]
 800362e:	4632      	mov	r2, r6
 8003630:	4641      	mov	r1, r8
 8003632:	f000 faab 	bl	8003b8c <memmove>
 8003636:	68a3      	ldr	r3, [r4, #8]
 8003638:	1b9b      	subs	r3, r3, r6
 800363a:	60a3      	str	r3, [r4, #8]
 800363c:	6823      	ldr	r3, [r4, #0]
 800363e:	4433      	add	r3, r6
 8003640:	6023      	str	r3, [r4, #0]
 8003642:	2000      	movs	r0, #0
 8003644:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003648:	462a      	mov	r2, r5
 800364a:	f000 fad7 	bl	8003bfc <_realloc_r>
 800364e:	4606      	mov	r6, r0
 8003650:	2800      	cmp	r0, #0
 8003652:	d1e0      	bne.n	8003616 <__ssputs_r+0x5a>
 8003654:	6921      	ldr	r1, [r4, #16]
 8003656:	4650      	mov	r0, sl
 8003658:	f7ff feb8 	bl	80033cc <_free_r>
 800365c:	230c      	movs	r3, #12
 800365e:	f8ca 3000 	str.w	r3, [sl]
 8003662:	89a3      	ldrh	r3, [r4, #12]
 8003664:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003668:	81a3      	strh	r3, [r4, #12]
 800366a:	f04f 30ff 	mov.w	r0, #4294967295
 800366e:	e7e9      	b.n	8003644 <__ssputs_r+0x88>

08003670 <_svfiprintf_r>:
 8003670:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003674:	4698      	mov	r8, r3
 8003676:	898b      	ldrh	r3, [r1, #12]
 8003678:	061b      	lsls	r3, r3, #24
 800367a:	b09d      	sub	sp, #116	; 0x74
 800367c:	4607      	mov	r7, r0
 800367e:	460d      	mov	r5, r1
 8003680:	4614      	mov	r4, r2
 8003682:	d50e      	bpl.n	80036a2 <_svfiprintf_r+0x32>
 8003684:	690b      	ldr	r3, [r1, #16]
 8003686:	b963      	cbnz	r3, 80036a2 <_svfiprintf_r+0x32>
 8003688:	2140      	movs	r1, #64	; 0x40
 800368a:	f7ff ff0b 	bl	80034a4 <_malloc_r>
 800368e:	6028      	str	r0, [r5, #0]
 8003690:	6128      	str	r0, [r5, #16]
 8003692:	b920      	cbnz	r0, 800369e <_svfiprintf_r+0x2e>
 8003694:	230c      	movs	r3, #12
 8003696:	603b      	str	r3, [r7, #0]
 8003698:	f04f 30ff 	mov.w	r0, #4294967295
 800369c:	e0d0      	b.n	8003840 <_svfiprintf_r+0x1d0>
 800369e:	2340      	movs	r3, #64	; 0x40
 80036a0:	616b      	str	r3, [r5, #20]
 80036a2:	2300      	movs	r3, #0
 80036a4:	9309      	str	r3, [sp, #36]	; 0x24
 80036a6:	2320      	movs	r3, #32
 80036a8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80036ac:	f8cd 800c 	str.w	r8, [sp, #12]
 80036b0:	2330      	movs	r3, #48	; 0x30
 80036b2:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8003858 <_svfiprintf_r+0x1e8>
 80036b6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80036ba:	f04f 0901 	mov.w	r9, #1
 80036be:	4623      	mov	r3, r4
 80036c0:	469a      	mov	sl, r3
 80036c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80036c6:	b10a      	cbz	r2, 80036cc <_svfiprintf_r+0x5c>
 80036c8:	2a25      	cmp	r2, #37	; 0x25
 80036ca:	d1f9      	bne.n	80036c0 <_svfiprintf_r+0x50>
 80036cc:	ebba 0b04 	subs.w	fp, sl, r4
 80036d0:	d00b      	beq.n	80036ea <_svfiprintf_r+0x7a>
 80036d2:	465b      	mov	r3, fp
 80036d4:	4622      	mov	r2, r4
 80036d6:	4629      	mov	r1, r5
 80036d8:	4638      	mov	r0, r7
 80036da:	f7ff ff6f 	bl	80035bc <__ssputs_r>
 80036de:	3001      	adds	r0, #1
 80036e0:	f000 80a9 	beq.w	8003836 <_svfiprintf_r+0x1c6>
 80036e4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80036e6:	445a      	add	r2, fp
 80036e8:	9209      	str	r2, [sp, #36]	; 0x24
 80036ea:	f89a 3000 	ldrb.w	r3, [sl]
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	f000 80a1 	beq.w	8003836 <_svfiprintf_r+0x1c6>
 80036f4:	2300      	movs	r3, #0
 80036f6:	f04f 32ff 	mov.w	r2, #4294967295
 80036fa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80036fe:	f10a 0a01 	add.w	sl, sl, #1
 8003702:	9304      	str	r3, [sp, #16]
 8003704:	9307      	str	r3, [sp, #28]
 8003706:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800370a:	931a      	str	r3, [sp, #104]	; 0x68
 800370c:	4654      	mov	r4, sl
 800370e:	2205      	movs	r2, #5
 8003710:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003714:	4850      	ldr	r0, [pc, #320]	; (8003858 <_svfiprintf_r+0x1e8>)
 8003716:	f7fc fd63 	bl	80001e0 <memchr>
 800371a:	9a04      	ldr	r2, [sp, #16]
 800371c:	b9d8      	cbnz	r0, 8003756 <_svfiprintf_r+0xe6>
 800371e:	06d0      	lsls	r0, r2, #27
 8003720:	bf44      	itt	mi
 8003722:	2320      	movmi	r3, #32
 8003724:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003728:	0711      	lsls	r1, r2, #28
 800372a:	bf44      	itt	mi
 800372c:	232b      	movmi	r3, #43	; 0x2b
 800372e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8003732:	f89a 3000 	ldrb.w	r3, [sl]
 8003736:	2b2a      	cmp	r3, #42	; 0x2a
 8003738:	d015      	beq.n	8003766 <_svfiprintf_r+0xf6>
 800373a:	9a07      	ldr	r2, [sp, #28]
 800373c:	4654      	mov	r4, sl
 800373e:	2000      	movs	r0, #0
 8003740:	f04f 0c0a 	mov.w	ip, #10
 8003744:	4621      	mov	r1, r4
 8003746:	f811 3b01 	ldrb.w	r3, [r1], #1
 800374a:	3b30      	subs	r3, #48	; 0x30
 800374c:	2b09      	cmp	r3, #9
 800374e:	d94d      	bls.n	80037ec <_svfiprintf_r+0x17c>
 8003750:	b1b0      	cbz	r0, 8003780 <_svfiprintf_r+0x110>
 8003752:	9207      	str	r2, [sp, #28]
 8003754:	e014      	b.n	8003780 <_svfiprintf_r+0x110>
 8003756:	eba0 0308 	sub.w	r3, r0, r8
 800375a:	fa09 f303 	lsl.w	r3, r9, r3
 800375e:	4313      	orrs	r3, r2
 8003760:	9304      	str	r3, [sp, #16]
 8003762:	46a2      	mov	sl, r4
 8003764:	e7d2      	b.n	800370c <_svfiprintf_r+0x9c>
 8003766:	9b03      	ldr	r3, [sp, #12]
 8003768:	1d19      	adds	r1, r3, #4
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	9103      	str	r1, [sp, #12]
 800376e:	2b00      	cmp	r3, #0
 8003770:	bfbb      	ittet	lt
 8003772:	425b      	neglt	r3, r3
 8003774:	f042 0202 	orrlt.w	r2, r2, #2
 8003778:	9307      	strge	r3, [sp, #28]
 800377a:	9307      	strlt	r3, [sp, #28]
 800377c:	bfb8      	it	lt
 800377e:	9204      	strlt	r2, [sp, #16]
 8003780:	7823      	ldrb	r3, [r4, #0]
 8003782:	2b2e      	cmp	r3, #46	; 0x2e
 8003784:	d10c      	bne.n	80037a0 <_svfiprintf_r+0x130>
 8003786:	7863      	ldrb	r3, [r4, #1]
 8003788:	2b2a      	cmp	r3, #42	; 0x2a
 800378a:	d134      	bne.n	80037f6 <_svfiprintf_r+0x186>
 800378c:	9b03      	ldr	r3, [sp, #12]
 800378e:	1d1a      	adds	r2, r3, #4
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	9203      	str	r2, [sp, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	bfb8      	it	lt
 8003798:	f04f 33ff 	movlt.w	r3, #4294967295
 800379c:	3402      	adds	r4, #2
 800379e:	9305      	str	r3, [sp, #20]
 80037a0:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8003868 <_svfiprintf_r+0x1f8>
 80037a4:	7821      	ldrb	r1, [r4, #0]
 80037a6:	2203      	movs	r2, #3
 80037a8:	4650      	mov	r0, sl
 80037aa:	f7fc fd19 	bl	80001e0 <memchr>
 80037ae:	b138      	cbz	r0, 80037c0 <_svfiprintf_r+0x150>
 80037b0:	9b04      	ldr	r3, [sp, #16]
 80037b2:	eba0 000a 	sub.w	r0, r0, sl
 80037b6:	2240      	movs	r2, #64	; 0x40
 80037b8:	4082      	lsls	r2, r0
 80037ba:	4313      	orrs	r3, r2
 80037bc:	3401      	adds	r4, #1
 80037be:	9304      	str	r3, [sp, #16]
 80037c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037c4:	4825      	ldr	r0, [pc, #148]	; (800385c <_svfiprintf_r+0x1ec>)
 80037c6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80037ca:	2206      	movs	r2, #6
 80037cc:	f7fc fd08 	bl	80001e0 <memchr>
 80037d0:	2800      	cmp	r0, #0
 80037d2:	d038      	beq.n	8003846 <_svfiprintf_r+0x1d6>
 80037d4:	4b22      	ldr	r3, [pc, #136]	; (8003860 <_svfiprintf_r+0x1f0>)
 80037d6:	bb1b      	cbnz	r3, 8003820 <_svfiprintf_r+0x1b0>
 80037d8:	9b03      	ldr	r3, [sp, #12]
 80037da:	3307      	adds	r3, #7
 80037dc:	f023 0307 	bic.w	r3, r3, #7
 80037e0:	3308      	adds	r3, #8
 80037e2:	9303      	str	r3, [sp, #12]
 80037e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037e6:	4433      	add	r3, r6
 80037e8:	9309      	str	r3, [sp, #36]	; 0x24
 80037ea:	e768      	b.n	80036be <_svfiprintf_r+0x4e>
 80037ec:	fb0c 3202 	mla	r2, ip, r2, r3
 80037f0:	460c      	mov	r4, r1
 80037f2:	2001      	movs	r0, #1
 80037f4:	e7a6      	b.n	8003744 <_svfiprintf_r+0xd4>
 80037f6:	2300      	movs	r3, #0
 80037f8:	3401      	adds	r4, #1
 80037fa:	9305      	str	r3, [sp, #20]
 80037fc:	4619      	mov	r1, r3
 80037fe:	f04f 0c0a 	mov.w	ip, #10
 8003802:	4620      	mov	r0, r4
 8003804:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003808:	3a30      	subs	r2, #48	; 0x30
 800380a:	2a09      	cmp	r2, #9
 800380c:	d903      	bls.n	8003816 <_svfiprintf_r+0x1a6>
 800380e:	2b00      	cmp	r3, #0
 8003810:	d0c6      	beq.n	80037a0 <_svfiprintf_r+0x130>
 8003812:	9105      	str	r1, [sp, #20]
 8003814:	e7c4      	b.n	80037a0 <_svfiprintf_r+0x130>
 8003816:	fb0c 2101 	mla	r1, ip, r1, r2
 800381a:	4604      	mov	r4, r0
 800381c:	2301      	movs	r3, #1
 800381e:	e7f0      	b.n	8003802 <_svfiprintf_r+0x192>
 8003820:	ab03      	add	r3, sp, #12
 8003822:	9300      	str	r3, [sp, #0]
 8003824:	462a      	mov	r2, r5
 8003826:	4b0f      	ldr	r3, [pc, #60]	; (8003864 <_svfiprintf_r+0x1f4>)
 8003828:	a904      	add	r1, sp, #16
 800382a:	4638      	mov	r0, r7
 800382c:	f3af 8000 	nop.w
 8003830:	1c42      	adds	r2, r0, #1
 8003832:	4606      	mov	r6, r0
 8003834:	d1d6      	bne.n	80037e4 <_svfiprintf_r+0x174>
 8003836:	89ab      	ldrh	r3, [r5, #12]
 8003838:	065b      	lsls	r3, r3, #25
 800383a:	f53f af2d 	bmi.w	8003698 <_svfiprintf_r+0x28>
 800383e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003840:	b01d      	add	sp, #116	; 0x74
 8003842:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003846:	ab03      	add	r3, sp, #12
 8003848:	9300      	str	r3, [sp, #0]
 800384a:	462a      	mov	r2, r5
 800384c:	4b05      	ldr	r3, [pc, #20]	; (8003864 <_svfiprintf_r+0x1f4>)
 800384e:	a904      	add	r1, sp, #16
 8003850:	4638      	mov	r0, r7
 8003852:	f000 f879 	bl	8003948 <_printf_i>
 8003856:	e7eb      	b.n	8003830 <_svfiprintf_r+0x1c0>
 8003858:	08003de8 	.word	0x08003de8
 800385c:	08003df2 	.word	0x08003df2
 8003860:	00000000 	.word	0x00000000
 8003864:	080035bd 	.word	0x080035bd
 8003868:	08003dee 	.word	0x08003dee

0800386c <_printf_common>:
 800386c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003870:	4616      	mov	r6, r2
 8003872:	4699      	mov	r9, r3
 8003874:	688a      	ldr	r2, [r1, #8]
 8003876:	690b      	ldr	r3, [r1, #16]
 8003878:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800387c:	4293      	cmp	r3, r2
 800387e:	bfb8      	it	lt
 8003880:	4613      	movlt	r3, r2
 8003882:	6033      	str	r3, [r6, #0]
 8003884:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003888:	4607      	mov	r7, r0
 800388a:	460c      	mov	r4, r1
 800388c:	b10a      	cbz	r2, 8003892 <_printf_common+0x26>
 800388e:	3301      	adds	r3, #1
 8003890:	6033      	str	r3, [r6, #0]
 8003892:	6823      	ldr	r3, [r4, #0]
 8003894:	0699      	lsls	r1, r3, #26
 8003896:	bf42      	ittt	mi
 8003898:	6833      	ldrmi	r3, [r6, #0]
 800389a:	3302      	addmi	r3, #2
 800389c:	6033      	strmi	r3, [r6, #0]
 800389e:	6825      	ldr	r5, [r4, #0]
 80038a0:	f015 0506 	ands.w	r5, r5, #6
 80038a4:	d106      	bne.n	80038b4 <_printf_common+0x48>
 80038a6:	f104 0a19 	add.w	sl, r4, #25
 80038aa:	68e3      	ldr	r3, [r4, #12]
 80038ac:	6832      	ldr	r2, [r6, #0]
 80038ae:	1a9b      	subs	r3, r3, r2
 80038b0:	42ab      	cmp	r3, r5
 80038b2:	dc26      	bgt.n	8003902 <_printf_common+0x96>
 80038b4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80038b8:	1e13      	subs	r3, r2, #0
 80038ba:	6822      	ldr	r2, [r4, #0]
 80038bc:	bf18      	it	ne
 80038be:	2301      	movne	r3, #1
 80038c0:	0692      	lsls	r2, r2, #26
 80038c2:	d42b      	bmi.n	800391c <_printf_common+0xb0>
 80038c4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80038c8:	4649      	mov	r1, r9
 80038ca:	4638      	mov	r0, r7
 80038cc:	47c0      	blx	r8
 80038ce:	3001      	adds	r0, #1
 80038d0:	d01e      	beq.n	8003910 <_printf_common+0xa4>
 80038d2:	6823      	ldr	r3, [r4, #0]
 80038d4:	6922      	ldr	r2, [r4, #16]
 80038d6:	f003 0306 	and.w	r3, r3, #6
 80038da:	2b04      	cmp	r3, #4
 80038dc:	bf02      	ittt	eq
 80038de:	68e5      	ldreq	r5, [r4, #12]
 80038e0:	6833      	ldreq	r3, [r6, #0]
 80038e2:	1aed      	subeq	r5, r5, r3
 80038e4:	68a3      	ldr	r3, [r4, #8]
 80038e6:	bf0c      	ite	eq
 80038e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80038ec:	2500      	movne	r5, #0
 80038ee:	4293      	cmp	r3, r2
 80038f0:	bfc4      	itt	gt
 80038f2:	1a9b      	subgt	r3, r3, r2
 80038f4:	18ed      	addgt	r5, r5, r3
 80038f6:	2600      	movs	r6, #0
 80038f8:	341a      	adds	r4, #26
 80038fa:	42b5      	cmp	r5, r6
 80038fc:	d11a      	bne.n	8003934 <_printf_common+0xc8>
 80038fe:	2000      	movs	r0, #0
 8003900:	e008      	b.n	8003914 <_printf_common+0xa8>
 8003902:	2301      	movs	r3, #1
 8003904:	4652      	mov	r2, sl
 8003906:	4649      	mov	r1, r9
 8003908:	4638      	mov	r0, r7
 800390a:	47c0      	blx	r8
 800390c:	3001      	adds	r0, #1
 800390e:	d103      	bne.n	8003918 <_printf_common+0xac>
 8003910:	f04f 30ff 	mov.w	r0, #4294967295
 8003914:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003918:	3501      	adds	r5, #1
 800391a:	e7c6      	b.n	80038aa <_printf_common+0x3e>
 800391c:	18e1      	adds	r1, r4, r3
 800391e:	1c5a      	adds	r2, r3, #1
 8003920:	2030      	movs	r0, #48	; 0x30
 8003922:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003926:	4422      	add	r2, r4
 8003928:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800392c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003930:	3302      	adds	r3, #2
 8003932:	e7c7      	b.n	80038c4 <_printf_common+0x58>
 8003934:	2301      	movs	r3, #1
 8003936:	4622      	mov	r2, r4
 8003938:	4649      	mov	r1, r9
 800393a:	4638      	mov	r0, r7
 800393c:	47c0      	blx	r8
 800393e:	3001      	adds	r0, #1
 8003940:	d0e6      	beq.n	8003910 <_printf_common+0xa4>
 8003942:	3601      	adds	r6, #1
 8003944:	e7d9      	b.n	80038fa <_printf_common+0x8e>
	...

08003948 <_printf_i>:
 8003948:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800394c:	7e0f      	ldrb	r7, [r1, #24]
 800394e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003950:	2f78      	cmp	r7, #120	; 0x78
 8003952:	4691      	mov	r9, r2
 8003954:	4680      	mov	r8, r0
 8003956:	460c      	mov	r4, r1
 8003958:	469a      	mov	sl, r3
 800395a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800395e:	d807      	bhi.n	8003970 <_printf_i+0x28>
 8003960:	2f62      	cmp	r7, #98	; 0x62
 8003962:	d80a      	bhi.n	800397a <_printf_i+0x32>
 8003964:	2f00      	cmp	r7, #0
 8003966:	f000 80d4 	beq.w	8003b12 <_printf_i+0x1ca>
 800396a:	2f58      	cmp	r7, #88	; 0x58
 800396c:	f000 80c0 	beq.w	8003af0 <_printf_i+0x1a8>
 8003970:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003974:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003978:	e03a      	b.n	80039f0 <_printf_i+0xa8>
 800397a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800397e:	2b15      	cmp	r3, #21
 8003980:	d8f6      	bhi.n	8003970 <_printf_i+0x28>
 8003982:	a101      	add	r1, pc, #4	; (adr r1, 8003988 <_printf_i+0x40>)
 8003984:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003988:	080039e1 	.word	0x080039e1
 800398c:	080039f5 	.word	0x080039f5
 8003990:	08003971 	.word	0x08003971
 8003994:	08003971 	.word	0x08003971
 8003998:	08003971 	.word	0x08003971
 800399c:	08003971 	.word	0x08003971
 80039a0:	080039f5 	.word	0x080039f5
 80039a4:	08003971 	.word	0x08003971
 80039a8:	08003971 	.word	0x08003971
 80039ac:	08003971 	.word	0x08003971
 80039b0:	08003971 	.word	0x08003971
 80039b4:	08003af9 	.word	0x08003af9
 80039b8:	08003a21 	.word	0x08003a21
 80039bc:	08003ab3 	.word	0x08003ab3
 80039c0:	08003971 	.word	0x08003971
 80039c4:	08003971 	.word	0x08003971
 80039c8:	08003b1b 	.word	0x08003b1b
 80039cc:	08003971 	.word	0x08003971
 80039d0:	08003a21 	.word	0x08003a21
 80039d4:	08003971 	.word	0x08003971
 80039d8:	08003971 	.word	0x08003971
 80039dc:	08003abb 	.word	0x08003abb
 80039e0:	682b      	ldr	r3, [r5, #0]
 80039e2:	1d1a      	adds	r2, r3, #4
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	602a      	str	r2, [r5, #0]
 80039e8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80039ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80039f0:	2301      	movs	r3, #1
 80039f2:	e09f      	b.n	8003b34 <_printf_i+0x1ec>
 80039f4:	6820      	ldr	r0, [r4, #0]
 80039f6:	682b      	ldr	r3, [r5, #0]
 80039f8:	0607      	lsls	r7, r0, #24
 80039fa:	f103 0104 	add.w	r1, r3, #4
 80039fe:	6029      	str	r1, [r5, #0]
 8003a00:	d501      	bpl.n	8003a06 <_printf_i+0xbe>
 8003a02:	681e      	ldr	r6, [r3, #0]
 8003a04:	e003      	b.n	8003a0e <_printf_i+0xc6>
 8003a06:	0646      	lsls	r6, r0, #25
 8003a08:	d5fb      	bpl.n	8003a02 <_printf_i+0xba>
 8003a0a:	f9b3 6000 	ldrsh.w	r6, [r3]
 8003a0e:	2e00      	cmp	r6, #0
 8003a10:	da03      	bge.n	8003a1a <_printf_i+0xd2>
 8003a12:	232d      	movs	r3, #45	; 0x2d
 8003a14:	4276      	negs	r6, r6
 8003a16:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003a1a:	485a      	ldr	r0, [pc, #360]	; (8003b84 <_printf_i+0x23c>)
 8003a1c:	230a      	movs	r3, #10
 8003a1e:	e012      	b.n	8003a46 <_printf_i+0xfe>
 8003a20:	682b      	ldr	r3, [r5, #0]
 8003a22:	6820      	ldr	r0, [r4, #0]
 8003a24:	1d19      	adds	r1, r3, #4
 8003a26:	6029      	str	r1, [r5, #0]
 8003a28:	0605      	lsls	r5, r0, #24
 8003a2a:	d501      	bpl.n	8003a30 <_printf_i+0xe8>
 8003a2c:	681e      	ldr	r6, [r3, #0]
 8003a2e:	e002      	b.n	8003a36 <_printf_i+0xee>
 8003a30:	0641      	lsls	r1, r0, #25
 8003a32:	d5fb      	bpl.n	8003a2c <_printf_i+0xe4>
 8003a34:	881e      	ldrh	r6, [r3, #0]
 8003a36:	4853      	ldr	r0, [pc, #332]	; (8003b84 <_printf_i+0x23c>)
 8003a38:	2f6f      	cmp	r7, #111	; 0x6f
 8003a3a:	bf0c      	ite	eq
 8003a3c:	2308      	moveq	r3, #8
 8003a3e:	230a      	movne	r3, #10
 8003a40:	2100      	movs	r1, #0
 8003a42:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003a46:	6865      	ldr	r5, [r4, #4]
 8003a48:	60a5      	str	r5, [r4, #8]
 8003a4a:	2d00      	cmp	r5, #0
 8003a4c:	bfa2      	ittt	ge
 8003a4e:	6821      	ldrge	r1, [r4, #0]
 8003a50:	f021 0104 	bicge.w	r1, r1, #4
 8003a54:	6021      	strge	r1, [r4, #0]
 8003a56:	b90e      	cbnz	r6, 8003a5c <_printf_i+0x114>
 8003a58:	2d00      	cmp	r5, #0
 8003a5a:	d04b      	beq.n	8003af4 <_printf_i+0x1ac>
 8003a5c:	4615      	mov	r5, r2
 8003a5e:	fbb6 f1f3 	udiv	r1, r6, r3
 8003a62:	fb03 6711 	mls	r7, r3, r1, r6
 8003a66:	5dc7      	ldrb	r7, [r0, r7]
 8003a68:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003a6c:	4637      	mov	r7, r6
 8003a6e:	42bb      	cmp	r3, r7
 8003a70:	460e      	mov	r6, r1
 8003a72:	d9f4      	bls.n	8003a5e <_printf_i+0x116>
 8003a74:	2b08      	cmp	r3, #8
 8003a76:	d10b      	bne.n	8003a90 <_printf_i+0x148>
 8003a78:	6823      	ldr	r3, [r4, #0]
 8003a7a:	07de      	lsls	r6, r3, #31
 8003a7c:	d508      	bpl.n	8003a90 <_printf_i+0x148>
 8003a7e:	6923      	ldr	r3, [r4, #16]
 8003a80:	6861      	ldr	r1, [r4, #4]
 8003a82:	4299      	cmp	r1, r3
 8003a84:	bfde      	ittt	le
 8003a86:	2330      	movle	r3, #48	; 0x30
 8003a88:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003a8c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003a90:	1b52      	subs	r2, r2, r5
 8003a92:	6122      	str	r2, [r4, #16]
 8003a94:	f8cd a000 	str.w	sl, [sp]
 8003a98:	464b      	mov	r3, r9
 8003a9a:	aa03      	add	r2, sp, #12
 8003a9c:	4621      	mov	r1, r4
 8003a9e:	4640      	mov	r0, r8
 8003aa0:	f7ff fee4 	bl	800386c <_printf_common>
 8003aa4:	3001      	adds	r0, #1
 8003aa6:	d14a      	bne.n	8003b3e <_printf_i+0x1f6>
 8003aa8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aac:	b004      	add	sp, #16
 8003aae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ab2:	6823      	ldr	r3, [r4, #0]
 8003ab4:	f043 0320 	orr.w	r3, r3, #32
 8003ab8:	6023      	str	r3, [r4, #0]
 8003aba:	4833      	ldr	r0, [pc, #204]	; (8003b88 <_printf_i+0x240>)
 8003abc:	2778      	movs	r7, #120	; 0x78
 8003abe:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003ac2:	6823      	ldr	r3, [r4, #0]
 8003ac4:	6829      	ldr	r1, [r5, #0]
 8003ac6:	061f      	lsls	r7, r3, #24
 8003ac8:	f851 6b04 	ldr.w	r6, [r1], #4
 8003acc:	d402      	bmi.n	8003ad4 <_printf_i+0x18c>
 8003ace:	065f      	lsls	r7, r3, #25
 8003ad0:	bf48      	it	mi
 8003ad2:	b2b6      	uxthmi	r6, r6
 8003ad4:	07df      	lsls	r7, r3, #31
 8003ad6:	bf48      	it	mi
 8003ad8:	f043 0320 	orrmi.w	r3, r3, #32
 8003adc:	6029      	str	r1, [r5, #0]
 8003ade:	bf48      	it	mi
 8003ae0:	6023      	strmi	r3, [r4, #0]
 8003ae2:	b91e      	cbnz	r6, 8003aec <_printf_i+0x1a4>
 8003ae4:	6823      	ldr	r3, [r4, #0]
 8003ae6:	f023 0320 	bic.w	r3, r3, #32
 8003aea:	6023      	str	r3, [r4, #0]
 8003aec:	2310      	movs	r3, #16
 8003aee:	e7a7      	b.n	8003a40 <_printf_i+0xf8>
 8003af0:	4824      	ldr	r0, [pc, #144]	; (8003b84 <_printf_i+0x23c>)
 8003af2:	e7e4      	b.n	8003abe <_printf_i+0x176>
 8003af4:	4615      	mov	r5, r2
 8003af6:	e7bd      	b.n	8003a74 <_printf_i+0x12c>
 8003af8:	682b      	ldr	r3, [r5, #0]
 8003afa:	6826      	ldr	r6, [r4, #0]
 8003afc:	6961      	ldr	r1, [r4, #20]
 8003afe:	1d18      	adds	r0, r3, #4
 8003b00:	6028      	str	r0, [r5, #0]
 8003b02:	0635      	lsls	r5, r6, #24
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	d501      	bpl.n	8003b0c <_printf_i+0x1c4>
 8003b08:	6019      	str	r1, [r3, #0]
 8003b0a:	e002      	b.n	8003b12 <_printf_i+0x1ca>
 8003b0c:	0670      	lsls	r0, r6, #25
 8003b0e:	d5fb      	bpl.n	8003b08 <_printf_i+0x1c0>
 8003b10:	8019      	strh	r1, [r3, #0]
 8003b12:	2300      	movs	r3, #0
 8003b14:	6123      	str	r3, [r4, #16]
 8003b16:	4615      	mov	r5, r2
 8003b18:	e7bc      	b.n	8003a94 <_printf_i+0x14c>
 8003b1a:	682b      	ldr	r3, [r5, #0]
 8003b1c:	1d1a      	adds	r2, r3, #4
 8003b1e:	602a      	str	r2, [r5, #0]
 8003b20:	681d      	ldr	r5, [r3, #0]
 8003b22:	6862      	ldr	r2, [r4, #4]
 8003b24:	2100      	movs	r1, #0
 8003b26:	4628      	mov	r0, r5
 8003b28:	f7fc fb5a 	bl	80001e0 <memchr>
 8003b2c:	b108      	cbz	r0, 8003b32 <_printf_i+0x1ea>
 8003b2e:	1b40      	subs	r0, r0, r5
 8003b30:	6060      	str	r0, [r4, #4]
 8003b32:	6863      	ldr	r3, [r4, #4]
 8003b34:	6123      	str	r3, [r4, #16]
 8003b36:	2300      	movs	r3, #0
 8003b38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003b3c:	e7aa      	b.n	8003a94 <_printf_i+0x14c>
 8003b3e:	6923      	ldr	r3, [r4, #16]
 8003b40:	462a      	mov	r2, r5
 8003b42:	4649      	mov	r1, r9
 8003b44:	4640      	mov	r0, r8
 8003b46:	47d0      	blx	sl
 8003b48:	3001      	adds	r0, #1
 8003b4a:	d0ad      	beq.n	8003aa8 <_printf_i+0x160>
 8003b4c:	6823      	ldr	r3, [r4, #0]
 8003b4e:	079b      	lsls	r3, r3, #30
 8003b50:	d413      	bmi.n	8003b7a <_printf_i+0x232>
 8003b52:	68e0      	ldr	r0, [r4, #12]
 8003b54:	9b03      	ldr	r3, [sp, #12]
 8003b56:	4298      	cmp	r0, r3
 8003b58:	bfb8      	it	lt
 8003b5a:	4618      	movlt	r0, r3
 8003b5c:	e7a6      	b.n	8003aac <_printf_i+0x164>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	4632      	mov	r2, r6
 8003b62:	4649      	mov	r1, r9
 8003b64:	4640      	mov	r0, r8
 8003b66:	47d0      	blx	sl
 8003b68:	3001      	adds	r0, #1
 8003b6a:	d09d      	beq.n	8003aa8 <_printf_i+0x160>
 8003b6c:	3501      	adds	r5, #1
 8003b6e:	68e3      	ldr	r3, [r4, #12]
 8003b70:	9903      	ldr	r1, [sp, #12]
 8003b72:	1a5b      	subs	r3, r3, r1
 8003b74:	42ab      	cmp	r3, r5
 8003b76:	dcf2      	bgt.n	8003b5e <_printf_i+0x216>
 8003b78:	e7eb      	b.n	8003b52 <_printf_i+0x20a>
 8003b7a:	2500      	movs	r5, #0
 8003b7c:	f104 0619 	add.w	r6, r4, #25
 8003b80:	e7f5      	b.n	8003b6e <_printf_i+0x226>
 8003b82:	bf00      	nop
 8003b84:	08003df9 	.word	0x08003df9
 8003b88:	08003e0a 	.word	0x08003e0a

08003b8c <memmove>:
 8003b8c:	4288      	cmp	r0, r1
 8003b8e:	b510      	push	{r4, lr}
 8003b90:	eb01 0402 	add.w	r4, r1, r2
 8003b94:	d902      	bls.n	8003b9c <memmove+0x10>
 8003b96:	4284      	cmp	r4, r0
 8003b98:	4623      	mov	r3, r4
 8003b9a:	d807      	bhi.n	8003bac <memmove+0x20>
 8003b9c:	1e43      	subs	r3, r0, #1
 8003b9e:	42a1      	cmp	r1, r4
 8003ba0:	d008      	beq.n	8003bb4 <memmove+0x28>
 8003ba2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003ba6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003baa:	e7f8      	b.n	8003b9e <memmove+0x12>
 8003bac:	4402      	add	r2, r0
 8003bae:	4601      	mov	r1, r0
 8003bb0:	428a      	cmp	r2, r1
 8003bb2:	d100      	bne.n	8003bb6 <memmove+0x2a>
 8003bb4:	bd10      	pop	{r4, pc}
 8003bb6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8003bba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8003bbe:	e7f7      	b.n	8003bb0 <memmove+0x24>

08003bc0 <_sbrk_r>:
 8003bc0:	b538      	push	{r3, r4, r5, lr}
 8003bc2:	4d06      	ldr	r5, [pc, #24]	; (8003bdc <_sbrk_r+0x1c>)
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	4604      	mov	r4, r0
 8003bc8:	4608      	mov	r0, r1
 8003bca:	602b      	str	r3, [r5, #0]
 8003bcc:	f7fd f8ba 	bl	8000d44 <_sbrk>
 8003bd0:	1c43      	adds	r3, r0, #1
 8003bd2:	d102      	bne.n	8003bda <_sbrk_r+0x1a>
 8003bd4:	682b      	ldr	r3, [r5, #0]
 8003bd6:	b103      	cbz	r3, 8003bda <_sbrk_r+0x1a>
 8003bd8:	6023      	str	r3, [r4, #0]
 8003bda:	bd38      	pop	{r3, r4, r5, pc}
 8003bdc:	20000220 	.word	0x20000220

08003be0 <memcpy>:
 8003be0:	440a      	add	r2, r1
 8003be2:	4291      	cmp	r1, r2
 8003be4:	f100 33ff 	add.w	r3, r0, #4294967295
 8003be8:	d100      	bne.n	8003bec <memcpy+0xc>
 8003bea:	4770      	bx	lr
 8003bec:	b510      	push	{r4, lr}
 8003bee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003bf2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003bf6:	4291      	cmp	r1, r2
 8003bf8:	d1f9      	bne.n	8003bee <memcpy+0xe>
 8003bfa:	bd10      	pop	{r4, pc}

08003bfc <_realloc_r>:
 8003bfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003c00:	4680      	mov	r8, r0
 8003c02:	4614      	mov	r4, r2
 8003c04:	460e      	mov	r6, r1
 8003c06:	b921      	cbnz	r1, 8003c12 <_realloc_r+0x16>
 8003c08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003c0c:	4611      	mov	r1, r2
 8003c0e:	f7ff bc49 	b.w	80034a4 <_malloc_r>
 8003c12:	b92a      	cbnz	r2, 8003c20 <_realloc_r+0x24>
 8003c14:	f7ff fbda 	bl	80033cc <_free_r>
 8003c18:	4625      	mov	r5, r4
 8003c1a:	4628      	mov	r0, r5
 8003c1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003c20:	f000 f81b 	bl	8003c5a <_malloc_usable_size_r>
 8003c24:	4284      	cmp	r4, r0
 8003c26:	4607      	mov	r7, r0
 8003c28:	d802      	bhi.n	8003c30 <_realloc_r+0x34>
 8003c2a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8003c2e:	d812      	bhi.n	8003c56 <_realloc_r+0x5a>
 8003c30:	4621      	mov	r1, r4
 8003c32:	4640      	mov	r0, r8
 8003c34:	f7ff fc36 	bl	80034a4 <_malloc_r>
 8003c38:	4605      	mov	r5, r0
 8003c3a:	2800      	cmp	r0, #0
 8003c3c:	d0ed      	beq.n	8003c1a <_realloc_r+0x1e>
 8003c3e:	42bc      	cmp	r4, r7
 8003c40:	4622      	mov	r2, r4
 8003c42:	4631      	mov	r1, r6
 8003c44:	bf28      	it	cs
 8003c46:	463a      	movcs	r2, r7
 8003c48:	f7ff ffca 	bl	8003be0 <memcpy>
 8003c4c:	4631      	mov	r1, r6
 8003c4e:	4640      	mov	r0, r8
 8003c50:	f7ff fbbc 	bl	80033cc <_free_r>
 8003c54:	e7e1      	b.n	8003c1a <_realloc_r+0x1e>
 8003c56:	4635      	mov	r5, r6
 8003c58:	e7df      	b.n	8003c1a <_realloc_r+0x1e>

08003c5a <_malloc_usable_size_r>:
 8003c5a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003c5e:	1f18      	subs	r0, r3, #4
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	bfbc      	itt	lt
 8003c64:	580b      	ldrlt	r3, [r1, r0]
 8003c66:	18c0      	addlt	r0, r0, r3
 8003c68:	4770      	bx	lr
	...

08003c6c <_init>:
 8003c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c6e:	bf00      	nop
 8003c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c72:	bc08      	pop	{r3}
 8003c74:	469e      	mov	lr, r3
 8003c76:	4770      	bx	lr

08003c78 <_fini>:
 8003c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7a:	bf00      	nop
 8003c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003c7e:	bc08      	pop	{r3}
 8003c80:	469e      	mov	lr, r3
 8003c82:	4770      	bx	lr
