PPA Report for EDAC_Stats_Decoder.v (Module: EDAC_Stats_Decoder)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 8
FF Count: 31
IO Count: 93
Cell Count: 202

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1308.90 MHz
Reg-to-Reg Critical Path Delay: 0.624 ns

POWER METRICS:
-------------
Total Power Consumption: 0.478 W
