# Generated by CMake, DO NOT EDIT
# Custom rules for XCoreCommonTableGen
.SUFFIXES: 
all: \
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc.tmp\
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc.tmp


/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc.tmp
	echo "Updating XCoreGenRegisterInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc.tmp
	echo "Updating XCoreGenInstrInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc.tmp
	echo "Updating XCoreGenDisassemblerTables.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc.tmp
	echo "Updating XCoreGenAsmWriter.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc.tmp
	echo "Updating XCoreGenDAGISel.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc.tmp
	echo "Updating XCoreGenCallingConv.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc.tmp
	echo "Updating XCoreGenSubtargetInfo.inc..."
	/opt/local/bin/cmake -E copy_if_different /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc.tmp /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenRegisterInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-register-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenRegisterInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenInstrInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-instr-info -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenInstrInfo.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenDisassemblerTables.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-disassembler -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDisassemblerTables.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenAsmWriter.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-asm-writer -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenAsmWriter.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenDAGISel.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-dag-isel -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenDAGISel.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenCallingConv.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-callingconv -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenCallingConv.inc.tmp

/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc.tmp: \
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrFormats.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreInstrInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCoreRegisterInfo.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/CodeGen/ValueTypes.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/Intrinsics.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAArch64.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsAMDGPU.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsARM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsBPF.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsHexagon.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsMips.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsNVVM.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsPowerPC.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsSystemZ.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsWebAssembly.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsX86.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/IR/IntrinsicsXCore.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Option/OptParser.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/Target.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetCallingConv.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetItinerary.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSchedule.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/include/llvm/Target/TargetSelectionDAG.td\
/Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td
	echo "Building XCoreGenSubtargetInfo.inc..."
	/Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/RelWithDebInfo/bin/llvm-tblgen -gen-subtarget -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target -I /Users/paul/Code/github/paulevans/mahrune/ext/llvm/include /Users/paul/Code/github/paulevans/mahrune/ext/llvm/lib/Target/XCore/XCore.td -o /Users/paul/Code/github/paulevans/mahrune/ext/llvm/build/xcode/lib/Target/XCore/XCoreGenSubtargetInfo.inc.tmp
