
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/hmmer_397B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000000 cycles: 3996187 heartbeat IPC: 2.50239 cumulative IPC: 2.50239 (Simulation time: 0 hr 0 min 56 sec) 

Warmup complete CPU 0 instructions: 10000005 cycles: 3996190 (Simulation time: 0 hr 0 min 56 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9393527 heartbeat IPC: 1.85276 cumulative IPC: 1.85276 (Simulation time: 0 hr 2 min 16 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 14287355 heartbeat IPC: 2.04339 cumulative IPC: 1.94341 (Simulation time: 0 hr 3 min 33 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 19207414 heartbeat IPC: 2.0325 cumulative IPC: 1.97223 (Simulation time: 0 hr 4 min 51 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 24471668 heartbeat IPC: 1.8996 cumulative IPC: 1.95356 (Simulation time: 0 hr 6 min 11 sec) 
Heartbeat CPU 0 instructions: 60000002 cycles: 29060349 heartbeat IPC: 2.17928 cumulative IPC: 1.99488 (Simulation time: 0 hr 7 min 28 sec) 
Heartbeat CPU 0 instructions: 70000004 cycles: 33764217 heartbeat IPC: 2.12591 cumulative IPC: 2.01559 (Simulation time: 0 hr 8 min 46 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 38116569 heartbeat IPC: 2.29761 cumulative IPC: 2.05156 (Simulation time: 0 hr 10 min 2 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 42477701 heartbeat IPC: 2.29298 cumulative IPC: 2.07892 (Simulation time: 0 hr 11 min 17 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 46813523 heartbeat IPC: 2.30637 cumulative IPC: 2.10195 (Simulation time: 0 hr 12 min 31 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 51161017 heartbeat IPC: 2.30018 cumulative IPC: 2.12022 (Simulation time: 0 hr 13 min 46 sec) 
Finished CPU 0 instructions: 100000001 cycles: 47164828 cumulative IPC: 2.12022 (Simulation time: 0 hr 13 min 46 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 2.12022 instructions: 100000001 cycles: 47164828
cpu0_DTLB TOTAL     ACCESS:   40463273  HIT:   40455323  MISS:       7950
cpu0_DTLB LOAD      ACCESS:   32300293  HIT:   32297423  MISS:       2870
cpu0_DTLB RFO       ACCESS:    8162980  HIT:    8157900  MISS:       5080
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 25.133 cycles
cpu0_ITLB TOTAL     ACCESS:     797044  HIT:     796937  MISS:        107
cpu0_ITLB LOAD      ACCESS:     797044  HIT:     796937  MISS:        107
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 79.2617 cycles
cpu0_L1I TOTAL     ACCESS:      64613  HIT:      64277  MISS:        336
cpu0_L1I LOAD      ACCESS:      64613  HIT:      64277  MISS:        336
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 311.363 cycles
cpu0_STLB TOTAL     ACCESS:       8057  HIT:       7277  MISS:        780
cpu0_STLB LOAD      ACCESS:       2977  HIT:       2810  MISS:        167
cpu0_STLB RFO       ACCESS:       5080  HIT:       4467  MISS:        613
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 173.978 cycles
cpu0_L1D TOTAL     ACCESS:   32891592  HIT:   32425854  MISS:     465738
cpu0_L1D LOAD      ACCESS:   28662253  HIT:   28505685  MISS:     156568
cpu0_L1D RFO       ACCESS:    4228568  HIT:    3919583  MISS:     308985
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:        771  HIT:        586  MISS:        185
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 330.43 cycles
cpu0_L2C TOTAL     ACCESS:     772882  HIT:     485681  MISS:     287201
cpu0_L2C LOAD      ACCESS:     156904  HIT:     142211  MISS:      14693
cpu0_L2C RFO       ACCESS:     308985  HIT:      36531  MISS:     272454
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     306808  HIT:     306771  MISS:         37
cpu0_L2C TRANSLATION ACCESS:        185  HIT:        168  MISS:         17
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 518.34 cycles
LLC TOTAL     ACCESS:     558048  HIT:     354361  MISS:     203687
LLC LOAD      ACCESS:      14693  HIT:      11010  MISS:       3683
LLC RFO       ACCESS:     272306  HIT:     147719  MISS:     124587
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     271032  HIT:     195621  MISS:      75411
LLC TRANSLATION ACCESS:         17  HIT:         11  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 701.274 cycles
OPTgen accesses: 5079
OPTgen hits: 3120
OPTgen hit rate: 61.4294



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       1774  ROW_BUFFER_MISS:     126496
 DBUS AVG_CONGESTED_CYCLE:    3.99345
 WQ ROW_BUFFER_HIT:       8258  ROW_BUFFER_MISS:     116859  FULL:       2492


CPU 0 Branch Prediction Accuracy: 98.9257% MPKI: 0.41399 Average ROB Occupancy at Mispredict: 249.98
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00081
BRANCH_INDIRECT: 0.00176
BRANCH_CONDITIONAL: 0.40978
BRANCH_DIRECT_CALL: 0.00081
BRANCH_INDIRECT_CALL: 2e-05
BRANCH_RETURN: 0.00081

