=====
SETUP
-1.096
7.886
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_8_s0
7.886
=====
SETUP
-0.865
7.655
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_4_s0
7.655
=====
SETUP
-0.865
7.655
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_5_s0
7.655
=====
SETUP
-0.865
7.655
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_6_s0
7.655
=====
SETUP
-0.865
7.655
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_7_s0
7.655
=====
SETUP
-0.865
7.655
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_8_s0
7.655
=====
SETUP
-0.860
7.650
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_1_s0
7.650
=====
SETUP
-0.860
7.650
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_2_s0
7.650
=====
SETUP
-0.860
7.650
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.224
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n259_s1
5.798
6.859
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_3_s0
7.650
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_2_s0
7.611
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_3_s0
7.611
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_4_s0
7.611
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_5_s0
7.611
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_6_s0
7.611
=====
SETUP
-0.821
7.611
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_7_s0
7.611
=====
SETUP
-0.812
7.602
6.790
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n259_s1
5.752
6.813
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_1_s0
7.602
=====
SETUP
-0.769
7.202
6.433
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s19
4.275
4.825
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s20
4.825
4.882
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s21
4.882
4.939
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s22
4.939
4.996
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s23
4.996
5.053
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s24
5.053
5.110
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s25
5.110
5.167
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n193_s26
5.167
5.221
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/n203_s3
6.170
7.202
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/step_0_s1
7.202
=====
SETUP
-0.418
6.851
6.433
u_psram/u_gowin_psram_if_2ch/u_dhcen_clk_x2p
1.567
1.815
u_psram/u_gowin_psram_if_2ch/u_dll
1.930
2.496
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s20
4.286
4.836
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s21
4.836
4.893
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s22
4.893
4.950
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s23
4.950
5.007
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s24
5.007
5.064
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s25
5.064
5.121
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n193_s26
5.121
5.178
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/n203_s3
5.752
6.851
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/step_0_s1
6.851
=====
SETUP
0.017
13.914
13.931
u_psram_tester/ff_pc_1_s1
1.753
2.211
u_psram_tester/n1024_s4
3.865
4.897
u_psram_tester/n790_s44
5.401
6.500
u_psram_tester/n774_s32
8.140
8.962
u_psram_tester/n774_s23
10.736
11.362
u_psram_tester/n774_s19
12.815
13.914
u_psram_tester/ff_send_data_6_s0
13.914
=====
SETUP
0.073
13.035
13.108
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_6_s1
0.574
1.032
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/out_dq_Z_15_s0
2.018
3.044
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2
3.467
4.566
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s2
7.519
8.618
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s1
10.072
10.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[6].dq_oser4
13.035
=====
SETUP
0.090
13.018
13.108
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_6_s1
0.574
1.032
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/out_dq_Z_15_s0
2.018
3.044
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2
3.467
4.566
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s2
7.519
8.618
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s1
10.072
10.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[7].dq_oser4
13.018
=====
SETUP
0.254
12.854
13.108
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/timer_cnt_6_s1
0.574
1.032
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/out_dq_Z_15_s0
2.018
3.044
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_dq_29_s2
3.467
4.566
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s2
7.519
8.618
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n1519_s1
10.072
10.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/oserdes_data_gen[5].dq_oser4
12.854
=====
SETUP
0.286
13.646
13.931
u_psram_tester/ff_pc_5_s1
1.753
2.211
u_psram_tester/n628_s5
4.190
4.816
u_psram_tester/ff_address0_21_s9
6.165
7.197
u_psram_tester/n1293_s8
9.342
10.374
u_psram_tester/n1293_s5
10.380
11.479
u_psram_tester/n1293_s4
12.614
13.646
u_psram_tester/ff_pc_1_s1
13.646
=====
SETUP
0.421
13.867
14.288
u_psram_tester/ff_pc_5_s1
1.753
2.211
u_psram_tester/n628_s5
4.190
4.816
u_psram_tester/ff_address0_21_s9
6.165
7.197
u_psram_tester/ff_address0_21_s6
9.332
10.364
u_psram_tester/ff_address0_21_s7
11.665
12.726
u_psram_tester/ff_address0_13_s0
13.867
=====
SETUP
0.421
13.867
14.288
u_psram_tester/ff_pc_5_s1
1.753
2.211
u_psram_tester/n628_s5
4.190
4.816
u_psram_tester/ff_address0_21_s9
6.165
7.197
u_psram_tester/ff_address0_21_s6
9.332
10.364
u_psram_tester/ff_address0_21_s7
11.665
12.726
u_psram_tester/ff_address0_15_s0
13.867
=====
HOLD
-0.212
1.683
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
1.683
=====
HOLD
0.052
1.946
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
1.946
=====
HOLD
0.056
1.950
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
1.950
=====
HOLD
0.056
1.950
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
1.950
=====
HOLD
0.071
1.965
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
1.965
=====
HOLD
0.071
1.965
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
1.965
=====
HOLD
0.073
1.968
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.968
=====
HOLD
0.075
1.969
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
1.969
=====
HOLD
0.076
1.971
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.971
=====
HOLD
0.113
2.007
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top1/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
2.007
=====
HOLD
0.376
2.270
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.270
=====
HOLD
0.404
2.298
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.298
=====
HOLD
0.593
1.122
0.530
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s4
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_1_s
1.122
=====
HOLD
0.639
2.533
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.533
=====
HOLD
0.643
2.537
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.537
=====
HOLD
0.643
2.537
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.537
=====
HOLD
0.655
2.378
1.723
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/rd_data_d_18_s0
0.515
0.848
u_psram/n173_s2
1.082
1.638
u_psram/n173_s0
1.638
1.736
u_psram/n183_s2
2.006
2.378
u_psram/ff_rd_data0_2_s0
2.378
=====
HOLD
0.686
2.581
1.894
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
u_psram/u_gowin_psram_if_2ch/u_psram_top0/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.581
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_11_s0
1.693
2.027
u_uart/n9_s3
2.029
2.401
u_uart/ff_uart_count_11_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_1_s0
1.693
2.027
u_uart/n50_s1
2.029
2.401
u_uart/ff_uart_count_1_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_2_s0
1.693
2.027
u_uart/n18_s4
2.029
2.401
u_uart/ff_uart_count_2_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_uart/ff_uart_count_9_s0
1.693
2.027
u_uart/n42_s1
2.029
2.401
u_uart/ff_uart_count_9_s0
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n37_s3
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_2_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n34_s1
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_5_s1
2.401
=====
HOLD
0.708
2.401
1.693
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
1.693
2.027
u_psram/u_gowin_psram_if_2ch/u_psram_sync/n31_s1
2.029
2.401
u_psram/u_gowin_psram_if_2ch/u_psram_sync/lock_cnt_8_s1
2.401
