// Seed: 1207554176
module module_0 (
    input  tri0 id_0,
    output wire id_1
);
  assign id_1 = 1'b0;
  wire id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    input uwire id_6,
    output uwire id_7,
    output tri id_8,
    output supply0 id_9,
    input wor id_10,
    input tri0 id_11,
    input supply1 id_12,
    input supply0 id_13,
    input wire id_14,
    input wire id_15,
    output uwire id_16,
    input supply0 id_17,
    input tri1 id_18,
    input tri id_19,
    input wor id_20,
    input tri1 id_21,
    output uwire id_22,
    input tri id_23,
    output tri id_24,
    input wor id_25,
    input tri0 id_26,
    input tri id_27,
    input tri1 id_28,
    input tri1 id_29,
    output wire id_30,
    output wor id_31,
    id_35,
    output wor id_32,
    input supply0 id_33
);
  module_0 modCall_1 (
      id_33,
      id_22
  );
  wire id_36;
endmodule
