@inproceedings{cho2006peakaso:1,
  title={PEAKASO: Peak-temperature aware scan-vector optimization},
  author={Cho, Minsik and Pan, David Z},
  booktitle={VLSI Test Symposium, 2006. Proceedings. 24th IEEE},
  pages={6--pp},
  year={2006},
  organization={IEEE}
}
@article{girard2002survey,
  title={Survey of low-power testing of VLSI circuits},
  author={Girard, Patrick},
  journal={IEEE Design \& test of computers},
  volume={19},
  number={3},
  pages={82--92},
  year={2002},
  publisher={IEEE}
}
@article{stan2003hotspot,
  title={Hotspot: A dynamic compact thermal model at the processor-architecture level},
  author={Stan, Mircea R and Skadron, Kevin and Barcella, Marco and Huang, Wei and Sankaranarayanan, Karthik and Velusamy, Sivakumar},
  journal={Microelectronics Journal},
  volume={34},
  number={12},
  pages={1153--1165},
  year={2003},
  publisher={Elsevier}
}
@inproceedings{yu2007thermal,
  title={Thermal-safe test access mechanism and wrapper co-optimization for system-on-chip},
  author={Yu, Thomas Edison and Yoneda, Tomokazu and Chakrabarty, Krishnendu and Fujiwara, Hideo},
  booktitle={Asian Test Symposium, 2007. ATS'07. 16th},
  pages={187--192},
  year={2007},
  organization={IEEE}
}
@inproceedings{bild2008temperature,
  title={Temperature-aware test scheduling for multiprocessor systems-on-chip},
  author={Bild, David R and Misra, Sanchit and Chantemy, Thidapat and Kumar, Prabhat and Dick, Robert P and Hu, X Sharon and Shang, Li and Choudhary, Alok},
  booktitle={Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design},
  pages={59--66},
  year={2008},
  organization={IEEE Press}
}
@inproceedings{yu2009test,
  title={Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints},
  author={Yu, Thomas Edison and Yoneda, Tomokazu and Chakrabarty, Krishnendu and Fujiwara, Hideo},
  booktitle={Proceedings of the 2009 Asia and South Pacific Design Automation Conference},
  pages={793--798},
  year={2009},
  organization={IEEE Press}
}
@inproceedings{yu2009test,
  title={Test infrastructure design for core-based system-on-chip under cycle-accurate thermal constraints},
  author={Yu, Thomas Edison and Yoneda, Tomokazu and Chakrabarty, Krishnendu and Fujiwara, Hideo},
  booktitle={Proceedings of the 2009 Asia and South Pacific Design Automation Conference},
  pages={793--798},
  year={2009},
  organization={IEEE Press}
}
@article{yao2011power,
  title={Power and thermal constrained test scheduling under deep submicron technologies},
  author={Yao, Chunhua and Saluja, Kewal K and Ramanathan, Parameswaran},
  journal={IEEE transactions on computer-aided design of integrated circuits and systems},
  volume={30},
  number={2},
  pages={317--322},
  year={2011},
  publisher={IEEE}
}
@article{rosinger2006thermal,
  title={Thermal-safe test scheduling for core-based system-on-chip integrated circuits},
  author={Rosinger, Paul and Al-Hashimi, Bashir M and Chakrabarty, Krishnendu},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={25},
  number={11},
  pages={2502--2512},
  year={2006},
  publisher={IEEE}
}
@inproceedings{he2007heuristic,
  title={A heuristic for thermal-safe SoC test scheduling},
  author={He, Zhiyuan and Peng, Zebo and Eles, Petru},
  booktitle={Test Conference, 2007. ITC 2007. IEEE International},
  pages={1--10},
  year={2007},
  organization={IEEE}
}
@incollection{kennedy2011particle,
  title={Particle swarm optimization},
  author={Kennedy, James},
  booktitle={Encyclopedia of machine learning},
  pages={760--766},
  year={2011},
  publisher={Springer}
}
@article{karmakar2015window,
  title={Window-based peak power model and Particle Swarm Optimization guided 3-dimensional bin packing for SoC test scheduling},
  author={Karmakar, Rajit and Chattopadhyay, Santanu},
  journal={Integration, the VLSI Journal},
  volume={50},
  pages={61--73},
  year={2015},
  publisher={Elsevier}
}
@inproceedings{lettnin2004synthesis,
  title={Synthesis of embedded SystemC design: A case study of digital neural networks},
  author={Lettnin, Djones and Braun, Axel and Bodgan, Martin and Gerlach, Joachim and Rosenstiel, Wolfgang},
  booktitle={Proceedings of the conference on Design, automation and test in Europe-Volume 3},
  pages={30248},
  year={2004},
  organization={IEEE Computer Society}
}
@article{samii2008cycle,
  title={Cycle-accurate test power modeling and its application to SoC test architecture design and scheduling},
  author={Samii, Soheil and Selkala, Mikko and Larsson, Erik and Chakrabarty, Krishnendu and Peng, Zebo},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  volume={27},
  number={5},
  pages={973--977},
  year={2008},
  publisher={IEEE}
}
@article{chou1997scheduling,
  title={Scheduling tests for VLSI systems under power constraints},
  author={Chou, Richard M and Saluja, Kewal K and Agrawal, Vishwani D},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
  volume={5},
  number={2},
  pages={175--185},
  year={1997},
  publisher={IEEE}
}
@inproceedings{iyengar2002using,
  title={On using rectangle packing for SOC wrapper/TAM co-optimization},
  author={Iyengar, Vikram and Chakrabarty, Krishnendu and Marinissen, Erik Jan},
  booktitle={VLSI Test Symposium, 2002.(VTS 2002). Proceedings 20th IEEE},
  pages={253--258},
  year={2002},
  organization={IEEE}
}
@inproceedings{karmakar2016thermal,
  title={Thermal-Safe Schedule Generation for System-on-Chip Testing},
  author={Karmakar, Rajit and Chattopadhyay, Santanu},
  booktitle={VLSI Design and 2016 15th International Conference on Embedded Systems (VLSID), 2016 29th International Conference on},
  pages={475--480},
  year={2016},
  organization={IEEE}
}
@phdthesis{davis2008big,
  title={BIG RED CHIP},
  author={Davis, Daniel},
  year={2008},
  school={Cornell University}
}
@inproceedings{chan2004practical,
  title={Practical slicing and non-slicing block-packing without simulated annealing},
  author={Chan, Hayward H and Markov, Igor L},
  booktitle={Proceedings of the 14th ACM Great Lakes symposium on VLSI},
  pages={282--287},
  year={2004},
  organization={ACM}
}
@misc{kapur2013test,
  title={Test design optimizer for configurable scan architectures},
  author={Kapur, Rohit and Saikia, Jyotirmoy and Uppuluri, Rajesh and Notiyath, Pramod and Fernandes, Tammy and Kulkarni, Santosh and Anbalan, Ashok},
  year={2013},
  month=nov # "~12",
  publisher={Google Patents},
  note={US Patent 8,584,073}
}
@misc{weed2006chip,
  title={Chip management system},
  author={Weed, Dan},
  year={2006},
  month=apr # "~4",
  publisher={Google Patents},
  note={US Patent 7,024,636}
}
