Timing Analyzer report for ozy_eval
Sun Oct 01 14:19:31 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                                                                                                                                 ; To                                                                                                                                ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 6.425 ns                         ; FLAGB                                                                                                                                ; FD[7]~reg0                                                                                                                        ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.041 ns                        ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]     ; GPIO2                                                                                                                             ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.136 ns                        ; FLAGB                                                                                                                                ; GPIO6                                                                                                                             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.955 ns                        ; DA[4]                                                                                                                                ; ADC[4]                                                                                                                            ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 75.58 MHz ( period = 13.231 ns ) ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]                                                                                 ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 156.27 MHz ( period = 6.399 ns ) ; SPI_REGS:spi_regs|BitCounter[31]                                                                                                     ; SPI_REGS:spi_regs|sdata[20]                                                                                                       ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 180.08 MHz ( period = 5.553 ns ) ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; 325.20 MHz ( period = 3.075 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                             ; RegisterX:freqsetreg|OUT[8]                                                                                                       ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                                                                                                                      ;                                                                                                                                   ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 180.08 MHz ( period = 5.553 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.319 ns                ;
; N/A                                     ; 180.80 MHz ( period = 5.531 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.295 ns                ;
; N/A                                     ; 182.72 MHz ( period = 5.473 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.239 ns                ;
; N/A                                     ; 183.12 MHz ( period = 5.461 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.227 ns                ;
; N/A                                     ; 183.45 MHz ( period = 5.451 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.215 ns                ;
; N/A                                     ; 183.65 MHz ( period = 5.445 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.209 ns                ;
; N/A                                     ; 183.89 MHz ( period = 5.438 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.204 ns                ;
; N/A                                     ; 184.47 MHz ( period = 5.421 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.183 ns                ;
; N/A                                     ; 185.43 MHz ( period = 5.393 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.159 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 185.84 MHz ( period = 5.381 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.147 ns                ;
; N/A                                     ; 185.87 MHz ( period = 5.380 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.19 MHz ( period = 5.371 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.135 ns                ;
; N/A                                     ; 186.39 MHz ( period = 5.365 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.46 MHz ( period = 5.363 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.129 ns                ;
; N/A                                     ; 186.64 MHz ( period = 5.358 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.124 ns                ;
; N/A                                     ; 187.23 MHz ( period = 5.341 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.103 ns                ;
; N/A                                     ; 188.64 MHz ( period = 5.301 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.067 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; 188.68 MHz ( period = 5.300 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.029 ns                ;
; N/A                                     ; 189.00 MHz ( period = 5.291 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 189.21 MHz ( period = 5.285 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.29 MHz ( period = 5.283 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 189.47 MHz ( period = 5.278 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.044 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.042 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 189.83 MHz ( period = 5.268 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 190.08 MHz ( period = 5.261 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 191.02 MHz ( period = 5.235 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.001 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.997 ns                ;
; N/A                                     ; 191.57 MHz ( period = 5.220 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 191.57 MHz ( period = 5.220 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 191.61 MHz ( period = 5.219 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.985 ns                ;
; N/A                                     ; 191.90 MHz ( period = 5.211 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.975 ns                ;
; N/A                                     ; 192.12 MHz ( period = 5.205 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 192.20 MHz ( period = 5.203 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.962 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.931 ns                ;
; N/A                                     ; 192.57 MHz ( period = 5.193 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.959 ns                ;
; N/A                                     ; 193.01 MHz ( period = 5.181 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 193.50 MHz ( period = 5.168 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.934 ns                ;
; N/A                                     ; 193.80 MHz ( period = 5.160 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 193.99 MHz ( period = 5.155 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.921 ns                ;
; N/A                                     ; 194.06 MHz ( period = 5.153 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.919 ns                ;
; N/A                                     ; 194.14 MHz ( period = 5.151 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[8] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.917 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[6] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 194.55 MHz ( period = 5.140 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[7] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 194.59 MHz ( period = 5.139 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[5] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.905 ns                ;
; N/A                                     ; 195.01 MHz ( period = 5.128 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.821 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.808 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.803 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.801 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.735 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.689 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.686 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.670 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.663 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 4.624 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                        ; To                                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 75.58 MHz ( period = 13.231 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.562 ns               ;
; N/A                                     ; 75.58 MHz ( period = 13.231 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.562 ns               ;
; N/A                                     ; 75.58 MHz ( period = 13.231 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.562 ns               ;
; N/A                                     ; 75.58 MHz ( period = 13.231 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.562 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.129 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.129 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.129 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 76.17 MHz ( period = 13.129 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 76.24 MHz ( period = 13.117 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.733 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.111 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.791 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.111 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.791 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.111 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.791 ns               ;
; N/A                                     ; 76.27 MHz ( period = 13.111 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.791 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.396 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 76.56 MHz ( period = 13.062 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.795 ns               ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 76.60 MHz ( period = 13.054 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.670 ns               ;
; N/A                                     ; 76.68 MHz ( period = 13.041 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 76.68 MHz ( period = 13.041 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 76.68 MHz ( period = 13.041 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 76.68 MHz ( period = 13.041 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.336 ns               ;
; N/A                                     ; 76.83 MHz ( period = 13.015 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.346 ns               ;
; N/A                                     ; 76.83 MHz ( period = 13.015 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.346 ns               ;
; N/A                                     ; 76.83 MHz ( period = 13.015 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.346 ns               ;
; N/A                                     ; 76.83 MHz ( period = 13.015 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.346 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.395 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.395 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.395 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.011 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[14]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.395 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 76.86 MHz ( period = 13.010 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.953 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.689 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.689 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.689 ns               ;
; N/A                                     ; 76.87 MHz ( period = 13.009 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.689 ns               ;
; N/A                                     ; 76.88 MHz ( period = 13.007 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.740 ns               ;
; N/A                                     ; 76.88 MHz ( period = 13.007 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.740 ns               ;
; N/A                                     ; 76.88 MHz ( period = 13.007 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.740 ns               ;
; N/A                                     ; 76.88 MHz ( period = 13.007 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.740 ns               ;
; N/A                                     ; 76.98 MHz ( period = 12.991 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 76.98 MHz ( period = 12.991 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 76.98 MHz ( period = 12.991 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 76.98 MHz ( period = 12.991 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.322 ns               ;
; N/A                                     ; 77.06 MHz ( period = 12.977 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 77.06 MHz ( period = 12.977 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 77.06 MHz ( period = 12.977 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 77.06 MHz ( period = 12.977 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.491 ns               ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 77.08 MHz ( period = 12.974 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.308 ns               ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 77.18 MHz ( period = 12.956 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[13]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.340 ns               ;
; N/A                                     ; 77.23 MHz ( period = 12.949 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 77.23 MHz ( period = 12.949 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 77.23 MHz ( period = 12.949 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 77.23 MHz ( period = 12.949 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.244 ns               ;
; N/A                                     ; 77.24 MHz ( period = 12.947 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.890 ns               ;
; N/A                                     ; 77.24 MHz ( period = 12.947 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.890 ns               ;
; N/A                                     ; 77.24 MHz ( period = 12.947 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.890 ns               ;
; N/A                                     ; 77.24 MHz ( period = 12.947 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.890 ns               ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 77.46 MHz ( period = 12.910 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 77.55 MHz ( period = 12.895 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 77.55 MHz ( period = 12.895 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 77.55 MHz ( period = 12.895 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 77.55 MHz ( period = 12.895 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.575 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.889 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.889 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.889 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 77.59 MHz ( period = 12.889 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.403 ns               ;
; N/A                                     ; 77.65 MHz ( period = 12.879 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 77.65 MHz ( period = 12.879 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 77.65 MHz ( period = 12.879 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 77.65 MHz ( period = 12.879 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.612 ns               ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 77.68 MHz ( period = 12.874 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.490 ns               ;
; N/A                                     ; 77.69 MHz ( period = 12.871 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.551 ns               ;
; N/A                                     ; 77.69 MHz ( period = 12.871 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.551 ns               ;
; N/A                                     ; 77.69 MHz ( period = 12.871 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.551 ns               ;
; N/A                                     ; 77.69 MHz ( period = 12.871 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.551 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.591 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.591 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.591 ns               ;
; N/A                                     ; 77.77 MHz ( period = 12.858 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.591 ns               ;
; N/A                                     ; 77.85 MHz ( period = 12.846 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.180 ns               ;
; N/A                                     ; 77.85 MHz ( period = 12.846 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.180 ns               ;
; N/A                                     ; 77.85 MHz ( period = 12.846 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.180 ns               ;
; N/A                                     ; 77.85 MHz ( period = 12.846 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.180 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.829 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.829 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.829 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.829 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.124 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 77.95 MHz ( period = 12.828 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[15]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.212 ns               ;
; N/A                                     ; 78.08 MHz ( period = 12.807 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 78.08 MHz ( period = 12.807 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 78.08 MHz ( period = 12.807 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 78.08 MHz ( period = 12.807 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[11]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.191 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.803 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.803 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.803 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.803 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.746 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.136 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 78.11 MHz ( period = 12.802 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.097 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.781 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.781 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.781 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 78.24 MHz ( period = 12.781 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.526 ns               ;
; N/A                                     ; 78.27 MHz ( period = 12.777 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.108 ns               ;
; N/A                                     ; 78.27 MHz ( period = 12.777 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.108 ns               ;
; N/A                                     ; 78.27 MHz ( period = 12.777 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.108 ns               ;
; N/A                                     ; 78.27 MHz ( period = 12.777 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.108 ns               ;
; N/A                                     ; 78.33 MHz ( period = 12.767 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 78.33 MHz ( period = 12.767 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 78.33 MHz ( period = 12.767 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 78.33 MHz ( period = 12.767 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.710 ns               ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 78.36 MHz ( period = 12.761 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.275 ns               ;
; N/A                                     ; 78.63 MHz ( period = 12.717 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 78.63 MHz ( period = 12.717 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 78.63 MHz ( period = 12.717 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 78.63 MHz ( period = 12.717 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3       ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.231 ns               ;
; N/A                                     ; 78.65 MHz ( period = 12.715 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.65 MHz ( period = 12.715 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.65 MHz ( period = 12.715 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.65 MHz ( period = 12.715 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[13] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.460 ns               ;
; N/A                                     ; 78.88 MHz ( period = 12.677 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 78.88 MHz ( period = 12.677 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 78.88 MHz ( period = 12.677 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 78.88 MHz ( period = 12.677 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.293 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 79.01 MHz ( period = 12.657 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.337 ns               ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.11 MHz ( period = 12.640 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_16|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.373 ns               ;
; N/A                                     ; 79.25 MHz ( period = 12.618 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 79.25 MHz ( period = 12.618 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 79.25 MHz ( period = 12.618 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 79.25 MHz ( period = 12.618 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.949 ns               ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.946 ns               ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.946 ns               ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.946 ns               ;
; N/A                                     ; 79.29 MHz ( period = 12.612 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_i2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.946 ns               ;
; N/A                                     ; 79.41 MHz ( period = 12.593 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 79.41 MHz ( period = 12.593 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 79.41 MHz ( period = 12.593 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 79.41 MHz ( period = 12.593 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_12|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3 ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.888 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.589 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.589 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.589 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 79.43 MHz ( period = 12.589 ns )                    ; halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_i|ram16_2sum:ram16_even|sum[12]  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 11.973 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0       ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1       ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2       ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 79.49 MHz ( period = 12.580 ns )                    ; halfband_decim:hb_i2|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_13|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3       ; halfband_decim:hb_q2|ram16_2sum:ram16_even|sum[14] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.055 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 79.55 MHz ( period = 12.570 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_7|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3        ; halfband_decim:hb_q3|ram16_2sum:ram16_even|sum[12] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.513 ns               ;
; N/A                                     ; 79.57 MHz ( period = 12.567 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.312 ns               ;
; N/A                                     ; 79.57 MHz ( period = 12.567 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.312 ns               ;
; N/A                                     ; 79.57 MHz ( period = 12.567 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.312 ns               ;
; N/A                                     ; 79.57 MHz ( period = 12.567 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[15] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.312 ns               ;
; N/A                                     ; 79.62 MHz ( period = 12.559 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 79.62 MHz ( period = 12.559 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg1  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 79.62 MHz ( period = 12.559 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg2  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.304 ns               ;
; N/A                                     ; 79.62 MHz ( period = 12.559 ns )                    ; halfband_decim:hb_i3|ram16_2sum:ram16_even|altsyncram:ram_array__dual_rtl_6|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg3  ; halfband_decim:hb_i3|ram16_2sum:ram16_even|sum[11] ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 12.304 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                             ;                                                    ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                       ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 325.20 MHz ( period = 3.075 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.838 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 327.44 MHz ( period = 3.054 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.822 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[30] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[22] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[21] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[20] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[19] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[18] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[17] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[16] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[15] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[13] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[12] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[10] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 344.95 MHz ( period = 2.899 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[8]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.662 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[1]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[0]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; 347.46 MHz ( period = 2.878 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[30]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.646 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 348.80 MHz ( period = 2.867 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.631 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 351.62 MHz ( period = 2.844 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.608 ns                ;
; N/A   ; 352.73 MHz ( period = 2.835 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.598 ns                ;
; N/A   ; 352.73 MHz ( period = 2.835 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.598 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 357.14 MHz ( period = 2.800 ns )               ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.563 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[29]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[31]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[28]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[27]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[26]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[25]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[24]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 371.61 MHz ( period = 2.691 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[23]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.455 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[29] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[31] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[28] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[27] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[26] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[25] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[24] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 374.81 MHz ( period = 2.668 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[23] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.432 ns                ;
; N/A   ; 376.08 MHz ( period = 2.659 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[14] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; 376.08 MHz ( period = 2.659 ns )               ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[11] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.422 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[22]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[21]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[20]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[19]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[18]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[17]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[16]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[15]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[14]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[13]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[12]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[11]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[10]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[8]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.387 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.276 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[9]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[7]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[6]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[5]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[4]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[3]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:optionreg|OUT[2]   ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.113 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[9]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2]  ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 2.100 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2     ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.009 ns                ;
+-------+------------------------------------------------+--------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                             ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.27 MHz ( period = 6.399 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 6.012 ns                ;
; N/A                                     ; 156.96 MHz ( period = 6.371 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.640 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 157.51 MHz ( period = 6.349 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.962 ns                ;
; N/A                                     ; 158.20 MHz ( period = 6.321 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.590 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.81 MHz ( period = 6.297 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 6.009 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 158.83 MHz ( period = 6.296 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.909 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.11 MHz ( period = 6.285 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.898 ns                ;
; N/A                                     ; 159.54 MHz ( period = 6.268 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.537 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.80 MHz ( period = 6.258 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.871 ns                ;
; N/A                                     ; 159.82 MHz ( period = 6.257 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.526 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 159.87 MHz ( period = 6.255 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.08 MHz ( period = 6.247 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.959 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.44 MHz ( period = 6.233 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.846 ns                ;
; N/A                                     ; 160.51 MHz ( period = 6.230 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.499 ns                ;
; N/A                                     ; 160.59 MHz ( period = 6.227 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.496 ns                ;
; N/A                                     ; 161.16 MHz ( period = 6.205 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.474 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.45 MHz ( period = 6.194 ns )                    ; SPI_REGS:spi_regs|BitCounter[23] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.906 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 161.73 MHz ( period = 6.183 ns )                    ; SPI_REGS:spi_regs|BitCounter[29] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.895 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.44 MHz ( period = 6.156 ns )                    ; SPI_REGS:spi_regs|BitCounter[24] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.868 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.52 MHz ( period = 6.153 ns )                    ; SPI_REGS:spi_regs|BitCounter[30] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.865 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 162.97 MHz ( period = 6.136 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.800 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[10] ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[9]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[8]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[7]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.11 MHz ( period = 6.131 ns )                    ; SPI_REGS:spi_regs|BitCounter[27] ; SPI_REGS:spi_regs|sdata[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.843 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[30] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[29] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[28] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[27] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[26] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 163.48 MHz ( period = 6.117 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[20] ; SCK        ; SCK      ; None                        ; None                      ; 5.714 ns                ;
; N/A                                     ; 164.23 MHz ( period = 6.089 ns )                    ; SPI_REGS:spi_regs|BitCounter[14] ; SPI_REGS:spi_regs|sdata[11] ; SCK        ; SCK      ; None                        ; None                      ; 5.342 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[0]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[1]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[6]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[2]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[4]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[3]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.31 MHz ( period = 6.086 ns )                    ; SPI_REGS:spi_regs|BitCounter[26] ; SPI_REGS:spi_regs|saddr[5]  ; SCK        ; SCK      ; None                        ; None                      ; 5.750 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[19] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[18] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[17] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[16] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[15] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[14] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[13] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 164.64 MHz ( period = 6.074 ns )                    ; SPI_REGS:spi_regs|BitCounter[31] ; SPI_REGS:spi_regs|sdata[12] ; SCK        ; SCK      ; None                        ; None                      ; 5.586 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[25] ; SCK        ; SCK      ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[24] ; SCK        ; SCK      ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[23] ; SCK        ; SCK      ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[22] ; SCK        ; SCK      ; None                        ; None                      ; 5.670 ns                ;
; N/A                                     ; 165.10 MHz ( period = 6.057 ns )                    ; SPI_REGS:spi_regs|BitCounter[21] ; SPI_REGS:spi_regs|sdata[21] ; SCK        ; SCK      ; None                        ; None                      ; 5.670 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                  ;                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 6.425 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.425 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.425 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 5.929 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 4.997 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 4.506 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 4.279 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.227 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.152 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 4.151 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 4.097 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.036 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.035 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.001 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.982 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.962 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.892 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.831 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.692 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 3.656 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.569 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.511 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.415 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.328 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.258 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.203 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.041 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 12.005 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.974 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.838 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.662 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.456 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.454 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.422 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.400 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.362 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.359 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.262 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.239 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.227 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.061 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.043 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.009 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.000 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.904 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.867 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.724 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.663 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.633 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.622 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.548 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.470 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.455 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.443 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.409 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.389 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.333 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.247 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.223 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.182 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.150 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.143 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.105 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.102 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.079 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.033 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.029 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.995 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.992 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.983 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.965 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.937 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.917 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.914 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.914 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.903 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.839 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.825 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.811 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.789 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.750 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.740 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.730 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.716 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.711 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.644 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.632 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.629 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.610 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 9.604 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.529 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.514 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.489 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.479 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.459 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.417 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.392 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.375 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.321 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.219 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.209 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.107 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.076 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.058 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.902 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.752 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 8.011 ns   ; SPI_REGS:spi_regs|sdata[31]                                                                                                      ; SO     ; SCK        ;
; N/A   ; None         ; 7.871 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.674 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 7.660 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 7.344 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 7.335 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 7.265 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
; N/A   ; None         ; 7.208 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 7.200 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 7.157 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.001 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 6.993 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 6.986 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 6.973 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
; N/A   ; None         ; 6.950 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 6.715 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 6.706 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 6.705 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 6.698 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.136 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.946 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.867 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -2.955 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.010 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.080 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.167 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.263 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.321 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.408 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.444 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -3.583 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.644 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.714 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.734 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.753 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.787 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -3.788 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.849 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.903 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -3.904 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -3.979 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.031 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -4.258 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.749 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -5.681 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.177 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.177 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.177 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Sun Oct 01 14:19:26 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 180.08 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]" and destination register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]" (period= 5.553 ns)
    Info: + Longest register to register delay is 5.319 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y11_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
        Info: 2: + IC(0.623 ns) + CELL(0.545 ns) = 1.168 ns; Loc. = LCCOMB_X3_Y11_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~70'
        Info: 3: + IC(0.289 ns) + CELL(0.178 ns) = 1.635 ns; Loc. = LCCOMB_X3_Y11_N26; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~71'
        Info: 4: + IC(0.291 ns) + CELL(0.178 ns) = 2.104 ns; Loc. = LCCOMB_X3_Y11_N0; Fanout = 7; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 5: + IC(0.326 ns) + CELL(0.178 ns) = 2.608 ns; Loc. = LCCOMB_X3_Y11_N20; Fanout = 22; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdcnt_addr_ena'
        Info: 6: + IC(0.826 ns) + CELL(0.517 ns) = 3.951 ns; Loc. = LCCOMB_X7_Y11_N0; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|parity~COUT'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.031 ns; Loc. = LCCOMB_X7_Y11_N2; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera0~COUT'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.111 ns; Loc. = LCCOMB_X7_Y11_N4; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera1~COUT'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.191 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera2~COUT'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.271 ns; Loc. = LCCOMB_X7_Y11_N8; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera3~COUT'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 4.351 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera4~COUT'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 4.431 ns; Loc. = LCCOMB_X7_Y11_N12; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera5~COUT'
        Info: 13: + IC(0.000 ns) + CELL(0.174 ns) = 4.605 ns; Loc. = LCCOMB_X7_Y11_N14; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera6~COUT'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 4.685 ns; Loc. = LCCOMB_X7_Y11_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera7~COUT'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 4.765 ns; Loc. = LCCOMB_X7_Y11_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera8~COUT'
        Info: 16: + IC(0.000 ns) + CELL(0.458 ns) = 5.223 ns; Loc. = LCCOMB_X7_Y11_N20; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|countera9'
        Info: 17: + IC(0.000 ns) + CELL(0.096 ns) = 5.319 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]'
        Info: Total cell delay = 2.964 ns ( 55.72 % )
        Info: Total interconnect delay = 2.355 ns ( 44.28 % )
    Info: - Smallest clock skew is 0.005 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.567 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.779 ns) + CELL(0.602 ns) = 2.567 ns; Loc. = LCFF_X7_Y11_N21; Fanout = 3; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_o96:rdptr_g1p|power_modified_counter_values[9]'
            Info: Total cell delay = 1.658 ns ( 64.59 % )
            Info: Total interconnect delay = 0.909 ns ( 35.41 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.562 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X2_Y11_N11; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]'
            Info: Total cell delay = 1.658 ns ( 64.72 % )
            Info: Total interconnect delay = 0.904 ns ( 35.28 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 75.58 MHz between source memory "halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0" and destination register "halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]" (period= 13.231 ns)
    Info: + Longest memory to register delay is 12.562 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X23_Y7; Fanout = 32; MEM Node = 'halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0'
        Info: 2: + IC(0.000 ns) + CELL(3.374 ns) = 3.374 ns; Loc. = M4K_X23_Y7; Fanout = 2; MEM Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_15|altsyncram_7pi1:auto_generated|q_b[4]'
        Info: 3: + IC(1.187 ns) + CELL(0.517 ns) = 5.078 ns; Loc. = LCCOMB_X22_Y10_N24; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[4]~43'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 5.158 ns; Loc. = LCCOMB_X22_Y10_N26; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[5]~45'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.238 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[6]~47'
        Info: 6: + IC(0.000 ns) + CELL(0.161 ns) = 5.399 ns; Loc. = LCCOMB_X22_Y10_N30; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[7]~49'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.479 ns; Loc. = LCCOMB_X22_Y9_N0; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[8]~51'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.559 ns; Loc. = LCCOMB_X22_Y9_N2; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[9]~53'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.639 ns; Loc. = LCCOMB_X22_Y9_N4; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[10]~55'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.719 ns; Loc. = LCCOMB_X22_Y9_N6; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[11]~57'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.799 ns; Loc. = LCCOMB_X22_Y9_N8; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[12]~59'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 5.879 ns; Loc. = LCCOMB_X22_Y9_N10; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[13]~61'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 5.959 ns; Loc. = LCCOMB_X22_Y9_N12; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[14]~63'
        Info: 14: + IC(0.000 ns) + CELL(0.174 ns) = 6.133 ns; Loc. = LCCOMB_X22_Y9_N14; Fanout = 1; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[15]~65'
        Info: 15: + IC(0.000 ns) + CELL(0.458 ns) = 6.591 ns; Loc. = LCCOMB_X22_Y9_N16; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum_int[16]~66'
        Info: 16: + IC(0.300 ns) + CELL(0.319 ns) = 7.210 ns; Loc. = LCCOMB_X22_Y9_N20; Fanout = 31; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum~0'
        Info: 17: + IC(1.270 ns) + CELL(0.495 ns) = 8.975 ns; Loc. = LCCOMB_X17_Y11_N0; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[0]~88'
        Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 9.055 ns; Loc. = LCCOMB_X17_Y11_N2; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[1]~89'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 9.135 ns; Loc. = LCCOMB_X17_Y11_N4; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[2]~90'
        Info: 20: + IC(0.000 ns) + CELL(0.080 ns) = 9.215 ns; Loc. = LCCOMB_X17_Y11_N6; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[3]~91'
        Info: 21: + IC(0.000 ns) + CELL(0.080 ns) = 9.295 ns; Loc. = LCCOMB_X17_Y11_N8; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[4]~92'
        Info: 22: + IC(0.000 ns) + CELL(0.080 ns) = 9.375 ns; Loc. = LCCOMB_X17_Y11_N10; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[5]~93'
        Info: 23: + IC(0.000 ns) + CELL(0.080 ns) = 9.455 ns; Loc. = LCCOMB_X17_Y11_N12; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[6]~94'
        Info: 24: + IC(0.000 ns) + CELL(0.174 ns) = 9.629 ns; Loc. = LCCOMB_X17_Y11_N14; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[7]~95'
        Info: 25: + IC(0.000 ns) + CELL(0.080 ns) = 9.709 ns; Loc. = LCCOMB_X17_Y11_N16; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[8]~96'
        Info: 26: + IC(0.000 ns) + CELL(0.080 ns) = 9.789 ns; Loc. = LCCOMB_X17_Y11_N18; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[9]~97'
        Info: 27: + IC(0.000 ns) + CELL(0.080 ns) = 9.869 ns; Loc. = LCCOMB_X17_Y11_N20; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[10]~98'
        Info: 28: + IC(0.000 ns) + CELL(0.080 ns) = 9.949 ns; Loc. = LCCOMB_X17_Y11_N22; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[11]~99'
        Info: 29: + IC(0.000 ns) + CELL(0.080 ns) = 10.029 ns; Loc. = LCCOMB_X17_Y11_N24; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[12]~100'
        Info: 30: + IC(0.000 ns) + CELL(0.080 ns) = 10.109 ns; Loc. = LCCOMB_X17_Y11_N26; Fanout = 2; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[13]~101'
        Info: 31: + IC(0.000 ns) + CELL(0.458 ns) = 10.567 ns; Loc. = LCCOMB_X17_Y11_N28; Fanout = 1; COMB Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]~66'
        Info: 32: + IC(0.810 ns) + CELL(1.185 ns) = 12.562 ns; Loc. = DSPMULT_X16_Y11_N0; Fanout = 18; REG Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]'
        Info: Total cell delay = 8.995 ns ( 71.60 % )
        Info: Total interconnect delay = 3.567 ns ( 28.40 % )
    Info: - Smallest clock skew is -0.381 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 3.645 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.839 ns) + CELL(0.872 ns) = 3.645 ns; Loc. = DSPMULT_X16_Y11_N0; Fanout = 18; REG Node = 'halfband_decim:hb_q|ram16_2sum:ram16_even|sum[14]'
            Info: Total cell delay = 1.806 ns ( 49.55 % )
            Info: Total interconnect delay = 1.839 ns ( 50.45 % )
        Info: - Longest clock path from clock "ENC_CLK" to source memory is 4.026 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'
            Info: 2: + IC(2.309 ns) + CELL(0.783 ns) = 4.026 ns; Loc. = M4K_X23_Y7; Fanout = 32; MEM Node = 'halfband_decim:hb_i|ram16_2sum:ram16_even|altsyncram:ram_array_rtl_17|altsyncram_7pi1:auto_generated|ram_block1a0~portb_address_reg0'
            Info: Total cell delay = 1.717 ns ( 42.65 % )
            Info: Total interconnect delay = 2.309 ns ( 57.35 % )
    Info: + Micro clock to output delay of source is 0.234 ns
    Info: + Micro setup delay of destination is 0.054 ns
Info: Clock "FX2_CLK" has Internal fmax of 325.2 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:freqsetreg|OUT[1]" (period= 3.075 ns)
    Info: + Longest register to register delay is 2.838 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y3_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
        Info: 2: + IC(0.357 ns) + CELL(0.177 ns) = 0.534 ns; Loc. = LCCOMB_X2_Y3_N22; Fanout = 2; COMB Node = 'RegisterX:optionreg|always0~57'
        Info: 3: + IC(0.301 ns) + CELL(0.178 ns) = 1.013 ns; Loc. = LCCOMB_X2_Y3_N20; Fanout = 32; COMB Node = 'RegisterX:freqsetreg|always0~17'
        Info: 4: + IC(1.067 ns) + CELL(0.758 ns) = 2.838 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[1]'
        Info: Total cell delay = 1.113 ns ( 39.22 % )
        Info: Total interconnect delay = 1.725 ns ( 60.78 % )
    Info: - Smallest clock skew is 0.002 ns
        Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.566 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.766 ns) + CELL(0.602 ns) = 2.566 ns; Loc. = LCFF_X1_Y2_N9; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[1]'
            Info: Total cell delay = 1.668 ns ( 65.00 % )
            Info: Total interconnect delay = 0.898 ns ( 35.00 % )
        Info: - Longest clock path from clock "FX2_CLK" to source register is 2.564 ns
            Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
            Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 66; COMB Node = 'FX2_CLK~clkctrl'
            Info: 3: + IC(0.764 ns) + CELL(0.602 ns) = 2.564 ns; Loc. = LCFF_X2_Y3_N11; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: Total cell delay = 1.668 ns ( 65.05 % )
            Info: Total interconnect delay = 0.896 ns ( 34.95 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 156.27 MHz between source register "SPI_REGS:spi_regs|BitCounter[31]" and destination register "SPI_REGS:spi_regs|sdata[30]" (period= 6.399 ns)
    Info: + Longest register to register delay is 6.012 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|BitCounter[31]'
        Info: 2: + IC(0.866 ns) + CELL(0.322 ns) = 1.188 ns; Loc. = LCCOMB_X1_Y4_N6; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~316'
        Info: 3: + IC(0.312 ns) + CELL(0.512 ns) = 2.012 ns; Loc. = LCCOMB_X1_Y4_N4; Fanout = 1; COMB Node = 'SPI_REGS:spi_regs|Equal0~320'
        Info: 4: + IC(0.295 ns) + CELL(0.491 ns) = 2.798 ns; Loc. = LCCOMB_X1_Y4_N26; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~324'
        Info: 5: + IC(0.314 ns) + CELL(0.178 ns) = 3.290 ns; Loc. = LCCOMB_X1_Y4_N16; Fanout = 34; COMB Node = 'SPI_REGS:spi_regs|always2~0'
        Info: 6: + IC(0.836 ns) + CELL(0.177 ns) = 4.303 ns; Loc. = LCCOMB_X2_Y3_N0; Fanout = 31; COMB Node = 'SPI_REGS:spi_regs|sdata[7]~9864'
        Info: 7: + IC(1.129 ns) + CELL(0.580 ns) = 6.012 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[30]'
        Info: Total cell delay = 2.260 ns ( 37.59 % )
        Info: Total interconnect delay = 3.752 ns ( 62.41 % )
    Info: - Smallest clock skew is -0.148 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.300 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.774 ns) + CELL(0.602 ns) = 3.300 ns; Loc. = LCFF_X1_Y1_N1; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|sdata[30]'
            Info: Total cell delay = 1.526 ns ( 46.24 % )
            Info: Total interconnect delay = 1.774 ns ( 53.76 % )
        Info: - Longest clock path from clock "SCK" to source register is 3.448 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 72; CLK Node = 'SCK'
            Info: 2: + IC(1.922 ns) + CELL(0.602 ns) = 3.448 ns; Loc. = LCFF_X2_Y4_N31; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|BitCounter[31]'
            Info: Total cell delay = 1.526 ns ( 44.26 % )
            Info: Total interconnect delay = 1.922 ns ( 55.74 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[4]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 6.425 ns
    Info: + Longest pin to register delay is 9.025 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 4; PIN Node = 'FLAGB'
        Info: 2: + IC(5.555 ns) + CELL(0.322 ns) = 6.780 ns; Loc. = LCCOMB_X3_Y11_N10; Fanout = 2; COMB Node = 'FD[8]~599'
        Info: 3: + IC(0.545 ns) + CELL(0.178 ns) = 7.503 ns; Loc. = LCCOMB_X4_Y11_N20; Fanout = 16; COMB Node = 'FD[8]~600'
        Info: 4: + IC(0.764 ns) + CELL(0.758 ns) = 9.025 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 1; REG Node = 'FD[4]~reg0'
        Info: Total cell delay = 2.161 ns ( 23.94 % )
        Info: Total interconnect delay = 6.864 ns ( 76.06 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.562 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.562 ns; Loc. = LCFF_X1_Y11_N1; Fanout = 1; REG Node = 'FD[4]~reg0'
        Info: Total cell delay = 1.658 ns ( 64.72 % )
        Info: Total interconnect delay = 0.904 ns ( 35.28 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO2" through register "tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]" is 12.041 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.397 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.861 ns) + CELL(0.602 ns) = 3.397 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]'
        Info: Total cell delay = 1.536 ns ( 45.22 % )
        Info: Total interconnect delay = 1.861 ns ( 54.78 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.367 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y13_N21; Fanout = 4; REG Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]'
        Info: 2: + IC(0.404 ns) + CELL(0.541 ns) = 0.945 ns; Loc. = LCCOMB_X6_Y13_N30; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~60'
        Info: 3: + IC(0.473 ns) + CELL(0.516 ns) = 1.934 ns; Loc. = LCCOMB_X5_Y13_N18; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~61'
        Info: 4: + IC(0.815 ns) + CELL(0.491 ns) = 3.240 ns; Loc. = LCCOMB_X4_Y12_N16; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 5: + IC(2.061 ns) + CELL(3.066 ns) = 8.367 ns; Loc. = PIN_68; Fanout = 0; PIN Node = 'GPIO2'
        Info: Total cell delay = 4.614 ns ( 55.15 % )
        Info: Total interconnect delay = 3.753 ns ( 44.85 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.136 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 4; PIN Node = 'FLAGB'
    Info: 2: + IC(6.197 ns) + CELL(3.036 ns) = 10.136 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 38.86 % )
    Info: Total interconnect delay = 6.197 ns ( 61.14 % )
Info: th for register "ADC[4]" (data pin = "DA[4]", clock pin = "ENC_CLK") is -2.955 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 3.680 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 3317; CLK Node = 'ENC_CLK'
        Info: 2: + IC(2.144 ns) + CELL(0.602 ns) = 3.680 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'ADC[4]'
        Info: Total cell delay = 1.536 ns ( 41.74 % )
        Info: Total interconnect delay = 2.144 ns ( 58.26 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.921 ns
        Info: 1: + IC(0.000 ns) + CELL(0.893 ns) = 0.893 ns; Loc. = PIN_173; Fanout = 1; PIN Node = 'DA[4]'
        Info: 2: + IC(5.615 ns) + CELL(0.413 ns) = 6.921 ns; Loc. = LCFF_X19_Y7_N29; Fanout = 3; REG Node = 'ADC[4]'
        Info: Total cell delay = 1.306 ns ( 18.87 % )
        Info: Total interconnect delay = 5.615 ns ( 81.13 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Sun Oct 01 14:19:31 2006
    Info: Elapsed time: 00:00:05


