<profile>

<section name = "Vitis HLS Report for 'cabac_top_Pipeline_VITIS_LOOP_40_1'" level="0">
<item name = "Date">Thu Mar 30 10:45:19 2023
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)</item>
<item name = "Project">cabac_top</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.151 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">11, 11, 0.110 us, 0.110 us, 11, 11, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_40_1">9, 9, 6, 1, 1, 5, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 147, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 33, -</column>
<column name="Memory">0, -, 24, 3, -</column>
<column name="Multiplexer">-, -, -, 45, -</column>
<column name="Register">-, -, 62, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_7s_6ns_13_1_1_U4">mul_7s_6ns_13_1_1, 0, 0, 0, 33, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="B_FRAME_INIT_VALS_U">cabac_top_Pipeline_VITIS_LOOP_40_1_B_FRAME_INIT_VALS_ROM_AUTO_1R, 0, 8, 1, 0, 5, 8, 1, 40</column>
<column name="I_FRAME_INIT_VALS_U">cabac_top_Pipeline_VITIS_LOOP_40_1_I_FRAME_INIT_VALS_ROM_AUTO_1R, 0, 8, 1, 0, 5, 8, 1, 40</column>
<column name="P_FRAME_INIT_VALS_U">cabac_top_Pipeline_VITIS_LOOP_40_1_P_FRAME_INIT_VALS_ROM_AUTO_1R, 0, 8, 1, 0, 5, 8, 1, 40</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln11_fu_232_p2">+, 0, 0, 10, 7, 7</column>
<column name="add_ln14_1_fu_286_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln14_fu_280_p2">+, 0, 0, 10, 10, 6</column>
<column name="add_ln40_fu_174_p2">+, 0, 0, 11, 3, 1</column>
<column name="slope_fu_238_p2">+, 0, 0, 10, 7, 7</column>
<column name="sub_ln16_fu_335_p2">-, 0, 0, 14, 6, 7</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln14_fu_308_p2">icmp, 0, 0, 11, 10, 7</column>
<column name="icmp_ln40_fu_168_p2">icmp, 0, 0, 8, 3, 3</column>
<column name="icmp_ln8_fu_292_p2">icmp, 0, 0, 11, 10, 1</column>
<column name="initState_fu_314_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln16_fu_340_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln41_1_fu_199_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln41_fu_192_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln8_fu_297_p3">select, 0, 0, 10, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln16_fu_330_p2">xor, 0, 0, 8, 7, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 3, 6</column>
<column name="i_1_fu_88">9, 2, 3, 6</column>
<column name="streamCtxRAM_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln14_1_reg_411">10, 0, 10, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="i_1_fu_88">3, 0, 3, 0</column>
<column name="initState_reg_417">7, 0, 7, 0</column>
<column name="slope_reg_396">7, 0, 7, 0</column>
<column name="tmp_reg_423">1, 0, 1, 0</column>
<column name="trunc_ln12_reg_401">4, 0, 4, 0</column>
<column name="trunc_ln12_reg_401_pp0_iter2_reg">4, 0, 4, 0</column>
<column name="trunc_ln2_reg_406">9, 0, 9, 0</column>
<column name="zext_ln40_cast_reg_372">6, 0, 13, 7</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, cabac_top_Pipeline_VITIS_LOOP_40_1, return value</column>
<column name="streamCtxRAM_din">out, 8, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_full_n">in, 1, ap_fifo, streamCtxRAM, pointer</column>
<column name="streamCtxRAM_write">out, 1, ap_fifo, streamCtxRAM, pointer</column>
<column name="icmp_ln79">in, 1, ap_none, icmp_ln79, scalar</column>
<column name="icmp_ln79_1">in, 1, ap_none, icmp_ln79_1, scalar</column>
<column name="zext_ln40">in, 6, ap_none, zext_ln40, scalar</column>
</table>
</item>
</section>
</profile>
