
---------- Begin Simulation Statistics ----------
final_tick                                80896999500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 345220                       # Simulator instruction rate (inst/s)
host_mem_usage                                 700356                       # Number of bytes of host memory used
host_op_rate                                   345898                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   289.67                       # Real time elapsed on the host
host_tick_rate                              279272386                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.080897                       # Number of seconds simulated
sim_ticks                                 80896999500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.617940                       # CPI: cycles per instruction
system.cpu.discardedOps                        189354                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        29286783                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.618070                       # IPC: instructions per cycle
system.cpu.numCycles                        161793999                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132507216                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       115556                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        296947                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           63                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       525070                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1614                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1052624                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1614                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              53677                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        63561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51990                       # Transaction distribution
system.membus.trans_dist::ReadExReq            127719                       # Transaction distribution
system.membus.trans_dist::ReadExResp           127719                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         53677                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       478343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 478343                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     15677248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                15677248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            181396                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  181396    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              181396                       # Request fanout histogram
system.membus.reqLayer0.occupancy           584873500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          975124250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            284056                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       532983                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          333                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          107751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243500                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243500                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           773                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       283283                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1578301                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1580180                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        70784                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     63757120                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               63827904                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          115999                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4067904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           643555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002609                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.051011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 641876     99.74%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1679      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             643555                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          996067000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         790177494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1159999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               346052                       # number of demand (read+write) hits
system.l2.demand_hits::total                   346154                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data              346052                       # number of overall hits
system.l2.overall_hits::total                  346154                       # number of overall hits
system.l2.demand_misses::.cpu.inst                671                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             180731                       # number of demand (read+write) misses
system.l2.demand_misses::total                 181402                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               671                       # number of overall misses
system.l2.overall_misses::.cpu.data            180731                       # number of overall misses
system.l2.overall_misses::total                181402                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52024500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  14861439500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14913464000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52024500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  14861439500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14913464000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           526783                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               527556                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          526783                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              527556                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.868047                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.343084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.343854                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.868047                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.343084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.343854                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77532.786885                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82229.609198                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 82212.235808                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77532.786885                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82229.609198                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 82212.235808                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               63561                       # number of writebacks
system.l2.writebacks::total                     63561                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        180725                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            181396                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       180725                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           181396                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45314500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13053812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13099126500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45314500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13053812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13099126500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.343073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.343842                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.343073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.343842                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67532.786885                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72230.250380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 72212.874044                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67532.786885                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72230.250380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 72212.874044                       # average overall mshr miss latency
system.l2.replacements                         115999                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       469422                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           469422                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       469422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       469422                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          324                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              324                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          324                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          324                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1166                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1166                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            115781                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                115781                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          127719                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              127719                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  10792637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   10792637000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243500                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.524513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.524513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 84502.987026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 84502.987026                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       127719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         127719                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   9515447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   9515447000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.524513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.524513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 74502.987026                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74502.987026                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52024500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.868047                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77532.786885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77532.786885                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          671                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45314500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.868047                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67532.786885                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67532.786885                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        230271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            230271                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        53012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           53012                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4068802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4068802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       283283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        283283                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.187134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.187134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 76752.480570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76752.480570                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        53006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        53006                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   3538365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   3538365000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.187113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.187113                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66754.046712                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66754.046712                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 63131.889985                       # Cycle average of tags in use
system.l2.tags.total_refs                     1051389                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    181535                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.791660                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      84.119267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       128.802723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     62918.967995                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001284                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001965                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960067                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.963316                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5732                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        59791                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4391779                       # Number of tag accesses
system.l2.tags.data_accesses                  4391779                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     63561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       671.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    180708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.007979952250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3829                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3829                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              440414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              59792                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      181396                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      63561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    181396                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    63561                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     17                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.74                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                181396                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                63561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   56678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     431                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2896                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3921                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3864                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3847                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3859                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3861                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3855                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         3829                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.369548                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.228739                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    101.617098                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          3559     92.95%     92.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          259      6.76%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767           10      0.26%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3829                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3829                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.595717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.570265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.936066                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2708     70.72%     70.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                4      0.10%     70.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1084     28.31%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               26      0.68%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.10%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3829                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1088                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                11609344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4067904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    143.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     50.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   80817044000                       # Total gap between requests
system.mem_ctrls.avgGap                     329923.39                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     11565312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      4066880                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 530847.871557955630                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 142963423.507444173098                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 50272321.904843948781                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          671                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       180725                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        63561                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17824250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5604294000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1907143089500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26563.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31010.07                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30004925.81                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     11566400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      11609344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42944                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4067904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4067904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       180725                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         181396                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        63561                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         63561                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       530848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    142976873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        143507721                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       530848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       530848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     50284980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        50284980                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     50284980                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       530848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    142976873                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       193792701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               181379                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               63545                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        11450                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11424                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11275                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11159                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        11344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11106                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11323                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11309                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        11177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3956                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4134                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4122                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4072                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4086                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4038                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3944                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3963                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         3899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         3881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3881                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2221262000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             906895000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5622118250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12246.52                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30996.52                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              132511                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              49906                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.06                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        62507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   250.774089                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   137.718531                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   302.649936                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        35989     57.58%     57.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8138     13.02%     70.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1358      2.17%     72.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1079      1.73%     74.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8473     13.56%     88.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1288      2.06%     90.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          373      0.60%     90.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          360      0.58%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         5449      8.72%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        62507                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              11608256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4066880                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              143.494271                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               50.272322                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.51                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       219226560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       116521680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      644906220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     162441180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6385494960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18608035890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  15394523040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   41531149530                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   513.383065                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  39829901000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2701140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  38365958500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       227073420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       120692385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      650139840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     169263720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6385494960.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19151290920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  14937045120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   41641000365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   514.740975                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  38637300500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2701140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  39558559000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.thread-8087.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread-8087.numOps               100196356                       # Number of Ops committed
system.cpu.thread-8087.numMemRefs                   0                       # Number of Memory References
system.cpu.icache.demand_hits::.cpu.inst     10277647                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277647                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277647                       # number of overall hits
system.cpu.icache.overall_hits::total        10277647                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          773                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            773                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          773                       # number of overall misses
system.cpu.icache.overall_misses::total           773                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     55047000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55047000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     55047000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55047000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278420                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278420                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278420                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278420                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000075                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000075                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 71212.160414                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 71212.160414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 71212.160414                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 71212.160414                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          333                       # number of writebacks
system.cpu.icache.writebacks::total               333                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          773                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          773                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          773                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54274000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54274000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54274000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000075                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000075                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70212.160414                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70212.160414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70212.160414                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70212.160414                       # average overall mshr miss latency
system.cpu.icache.replacements                    333                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277647                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277647                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          773                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           773                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     55047000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55047000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278420                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 71212.160414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 71212.160414                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          773                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54274000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70212.160414                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70212.160414                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           355.117705                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278420                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               773                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13296.791721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   355.117705                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.693589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.693589                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          440                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          333                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.859375                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20557613                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20557613                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51487636                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51487636                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51488146                       # number of overall hits
system.cpu.dcache.overall_hits::total        51488146                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       580978                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         580978                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       588887                       # number of overall misses
system.cpu.dcache.overall_misses::total        588887                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20676857000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20676857000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20676857000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20676857000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52068614                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52068614                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52077033                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52077033                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011158                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011158                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.011308                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.011308                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 35589.741780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 35589.741780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 35111.756585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 35111.756585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       219799                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3199                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.708659                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       469422                       # number of writebacks
system.cpu.dcache.writebacks::total            469422                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62100                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62100                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62100                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       518878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       518878                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       526783                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       526783                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  18611261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18611261500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  19287166499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  19287166499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009965                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009965                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.010115                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010115                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35868.280212                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35868.280212                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36613.114886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36613.114886                       # average overall mshr miss latency
system.cpu.dcache.replacements                 524735                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40843857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40843857                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       275675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        275675                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6523663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6523663500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41119532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41119532                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23664.327560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23664.327560                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       275378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       275378                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6236810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6236810000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006697                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 22648.178141                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22648.178141                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10643779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10643779                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       305303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       305303                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  14153193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14153193500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.027884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.027884                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 46357.859241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 46357.859241                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61803                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61803                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243500                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12374451500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12374451500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022239                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 50819.102669                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50819.102669                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    675904999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    675904999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85503.478684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85503.478684                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2011.430299                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52015005                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            526783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             98.740857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2011.430299                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982144                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          668                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1189                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104681001                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104681001                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485879                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735575                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81005                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103795                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101793                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65379                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              404                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685700                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474855                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024770                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  80896999500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
