Classic Timing Analyzer report for control_unit
Mon Jun 27 16:43:10 2022
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                    ; To                      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 8.196 ns                                       ; instr[10]               ; pres_state.fetch_only   ; --         ; clk_in   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.330 ns                                      ; pres_state.fetch_dec_ex ; rd_en                   ; clk_in     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 14.785 ns                                      ; instr[10]               ; wr_w_reg_en             ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.219 ns                                      ; instr[12]               ; pres_state.fetch_dec_ex ; --         ; clk_in   ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_dec_ex ; pres_state.fetch_only   ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                         ;                         ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------+-------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                                                  ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                    ; To                      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_dec_ex ; pres_state.fetch_only   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.223 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.fetch_dec_ex ; pres_state.fetch_dec_ex ; clk_in     ; clk_in   ; None                        ; None                      ; 1.094 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.rst          ; pres_state.fetch_only   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.081 ns                ;
; N/A   ; Restricted to 420.17 MHz ( period = 2.380 ns ) ; pres_state.rst          ; pres_state.fetch_dec_ex ; clk_in     ; clk_in   ; None                        ; None                      ; 0.952 ns                ;
+-------+------------------------------------------------+-------------------------+-------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+-----------+-------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From      ; To                      ; To Clock ;
+-------+--------------+------------+-----------+-------------------------+----------+
; N/A   ; None         ; 8.196 ns   ; instr[10] ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 8.038 ns   ; instr[7]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.543 ns   ; instr[9]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.465 ns   ; instr[10] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 7.344 ns   ; instr[8]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.307 ns   ; instr[7]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 7.240 ns   ; instr[6]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.089 ns   ; instr[2]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.068 ns   ; instr[3]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 7.014 ns   ; instr[1]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 6.903 ns   ; instr[4]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 6.864 ns   ; instr[0]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 6.812 ns   ; instr[9]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.631 ns   ; instr[5]  ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 6.613 ns   ; instr[8]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.509 ns   ; instr[6]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.358 ns   ; instr[2]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.337 ns   ; instr[3]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.283 ns   ; instr[1]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.172 ns   ; instr[4]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 6.133 ns   ; instr[0]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 5.900 ns   ; instr[5]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 5.418 ns   ; instr[13] ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 5.412 ns   ; alu_z     ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 5.344 ns   ; alu_z     ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 5.253 ns   ; instr[13] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 3.206 ns   ; instr[11] ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 2.767 ns   ; instr[12] ; pres_state.fetch_only   ; clk_in   ;
; N/A   ; None         ; 2.475 ns   ; instr[11] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A   ; None         ; 2.036 ns   ; instr[12] ; pres_state.fetch_dec_ex ; clk_in   ;
+-------+--------------+------------+-----------+-------------------------+----------+


+----------------------------------------------------------------------------------------+
; tco                                                                                    ;
+-------+--------------+------------+-------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                    ; To          ; From Clock ;
+-------+--------------+------------+-------------------------+-------------+------------+
; N/A   ; None         ; 11.330 ns  ; pres_state.fetch_dec_ex ; rd_en       ; clk_in     ;
; N/A   ; None         ; 11.026 ns  ; pres_state.fetch_dec_ex ; wr_c_en     ; clk_in     ;
; N/A   ; None         ; 10.908 ns  ; pres_state.fetch_dec_ex ; wr_w_reg_en ; clk_in     ;
; N/A   ; None         ; 9.842 ns   ; pres_state.fetch_only   ; stack_push  ; clk_in     ;
; N/A   ; None         ; 9.389 ns   ; pres_state.rst          ; stack_push  ; clk_in     ;
; N/A   ; None         ; 9.377 ns   ; pres_state.fetch_dec_ex ; wr_z_en     ; clk_in     ;
; N/A   ; None         ; 9.182 ns   ; pres_state.fetch_dec_ex ; load_pc     ; clk_in     ;
; N/A   ; None         ; 9.072 ns   ; pres_state.fetch_dec_ex ; wr_dc_en    ; clk_in     ;
; N/A   ; None         ; 8.755 ns   ; pres_state.fetch_only   ; lit_sel     ; clk_in     ;
; N/A   ; None         ; 8.674 ns   ; pres_state.fetch_dec_ex ; wr_en       ; clk_in     ;
; N/A   ; None         ; 8.297 ns   ; pres_state.rst          ; inc_pc      ; clk_in     ;
; N/A   ; None         ; 8.265 ns   ; pres_state.rst          ; lit_sel     ; clk_in     ;
; N/A   ; None         ; 8.117 ns   ; pres_state.fetch_only   ; inc_pc      ; clk_in     ;
; N/A   ; None         ; 7.488 ns   ; pres_state.fetch_dec_ex ; stack_pop   ; clk_in     ;
+-------+--------------+------------+-------------------------+-------------+------------+


+-----------------------------------------------------------------------+
; tpd                                                                   ;
+-------+-------------------+-----------------+-----------+-------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From      ; To          ;
+-------+-------------------+-----------------+-----------+-------------+
; N/A   ; None              ; 14.785 ns       ; instr[10] ; wr_w_reg_en ;
; N/A   ; None              ; 14.668 ns       ; instr[10] ; rd_en       ;
; N/A   ; None              ; 14.414 ns       ; instr[13] ; rd_en       ;
; N/A   ; None              ; 14.242 ns       ; instr[9]  ; wr_w_reg_en ;
; N/A   ; None              ; 14.050 ns       ; instr[7]  ; wr_w_reg_en ;
; N/A   ; None              ; 14.049 ns       ; instr[10] ; wr_c_en     ;
; N/A   ; None              ; 14.018 ns       ; instr[9]  ; rd_en       ;
; N/A   ; None              ; 13.940 ns       ; instr[8]  ; wr_w_reg_en ;
; N/A   ; None              ; 13.823 ns       ; instr[8]  ; rd_en       ;
; N/A   ; None              ; 13.524 ns       ; instr[10] ; wr_en       ;
; N/A   ; None              ; 13.519 ns       ; instr[10] ; wr_z_en     ;
; N/A   ; None              ; 13.441 ns       ; instr[9]  ; wr_c_en     ;
; N/A   ; None              ; 13.365 ns       ; instr[10] ; op_sel[1]   ;
; N/A   ; None              ; 13.351 ns       ; instr[10] ; stack_pop   ;
; N/A   ; None              ; 13.278 ns       ; instr[10] ; inc_pc      ;
; N/A   ; None              ; 13.195 ns       ; instr[8]  ; wr_c_en     ;
; N/A   ; None              ; 13.193 ns       ; instr[7]  ; stack_pop   ;
; N/A   ; None              ; 13.193 ns       ; instr[13] ; wr_c_en     ;
; N/A   ; None              ; 13.075 ns       ; instr[13] ; wr_w_reg_en ;
; N/A   ; None              ; 12.996 ns       ; instr[10] ; lit_sel     ;
; N/A   ; None              ; 12.950 ns       ; instr[10] ; op_sel[2]   ;
; N/A   ; None              ; 12.923 ns       ; instr[9]  ; wr_z_en     ;
; N/A   ; None              ; 12.916 ns       ; instr[7]  ; inc_pc      ;
; N/A   ; None              ; 12.872 ns       ; instr[9]  ; wr_en       ;
; N/A   ; None              ; 12.846 ns       ; instr[13] ; stack_push  ;
; N/A   ; None              ; 12.801 ns       ; instr[10] ; op_sel[3]   ;
; N/A   ; None              ; 12.783 ns       ; instr[10] ; op_sel[0]   ;
; N/A   ; None              ; 12.762 ns       ; instr[9]  ; op_sel[1]   ;
; N/A   ; None              ; 12.698 ns       ; instr[9]  ; stack_pop   ;
; N/A   ; None              ; 12.680 ns       ; instr[9]  ; inc_pc      ;
; N/A   ; None              ; 12.679 ns       ; instr[8]  ; wr_z_en     ;
; N/A   ; None              ; 12.672 ns       ; instr[8]  ; wr_en       ;
; N/A   ; None              ; 12.644 ns       ; instr[10] ; wr_dc_en    ;
; N/A   ; None              ; 12.515 ns       ; instr[8]  ; op_sel[1]   ;
; N/A   ; None              ; 12.499 ns       ; instr[8]  ; stack_pop   ;
; N/A   ; None              ; 12.436 ns       ; instr[8]  ; inc_pc      ;
; N/A   ; None              ; 12.398 ns       ; instr[9]  ; lit_sel     ;
; N/A   ; None              ; 12.395 ns       ; instr[6]  ; stack_pop   ;
; N/A   ; None              ; 12.355 ns       ; instr[9]  ; op_sel[2]   ;
; N/A   ; None              ; 12.297 ns       ; instr[13] ; op_sel[2]   ;
; N/A   ; None              ; 12.244 ns       ; instr[2]  ; stack_pop   ;
; N/A   ; None              ; 12.223 ns       ; instr[3]  ; stack_pop   ;
; N/A   ; None              ; 12.198 ns       ; instr[9]  ; op_sel[3]   ;
; N/A   ; None              ; 12.169 ns       ; instr[1]  ; stack_pop   ;
; N/A   ; None              ; 12.160 ns       ; instr[13] ; op_sel[3]   ;
; N/A   ; None              ; 12.154 ns       ; instr[8]  ; lit_sel     ;
; N/A   ; None              ; 12.153 ns       ; instr[13] ; op_sel[1]   ;
; N/A   ; None              ; 12.133 ns       ; instr[9]  ; op_sel[0]   ;
; N/A   ; None              ; 12.114 ns       ; instr[8]  ; op_sel[2]   ;
; N/A   ; None              ; 12.058 ns       ; instr[4]  ; stack_pop   ;
; N/A   ; None              ; 12.035 ns       ; instr[9]  ; wr_dc_en    ;
; N/A   ; None              ; 12.019 ns       ; instr[0]  ; stack_pop   ;
; N/A   ; None              ; 11.954 ns       ; instr[8]  ; op_sel[3]   ;
; N/A   ; None              ; 11.938 ns       ; instr[8]  ; op_sel[0]   ;
; N/A   ; None              ; 11.909 ns       ; instr[13] ; op_sel[0]   ;
; N/A   ; None              ; 11.797 ns       ; instr[7]  ; wr_en       ;
; N/A   ; None              ; 11.790 ns       ; instr[8]  ; wr_dc_en    ;
; N/A   ; None              ; 11.786 ns       ; instr[5]  ; stack_pop   ;
; N/A   ; None              ; 11.759 ns       ; instr[13] ; lit_sel     ;
; N/A   ; None              ; 11.536 ns       ; instr[13] ; wr_z_en     ;
; N/A   ; None              ; 11.355 ns       ; instr[13] ; load_pc     ;
; N/A   ; None              ; 11.239 ns       ; instr[13] ; wr_dc_en    ;
; N/A   ; None              ; 10.900 ns       ; instr[13] ; inc_pc      ;
; N/A   ; None              ; 10.830 ns       ; instr[13] ; wr_en       ;
; N/A   ; None              ; 10.571 ns       ; instr[13] ; stack_pop   ;
; N/A   ; None              ; 9.659 ns        ; instr[11] ; wr_w_reg_en ;
; N/A   ; None              ; 9.588 ns        ; instr[12] ; rd_en       ;
; N/A   ; None              ; 9.502 ns        ; instr[11] ; wr_c_en     ;
; N/A   ; None              ; 9.495 ns        ; instr[9]  ; bit_sel[2]  ;
; N/A   ; None              ; 9.429 ns        ; instr[12] ; wr_c_en     ;
; N/A   ; None              ; 9.381 ns        ; instr[8]  ; bit_sel[1]  ;
; N/A   ; None              ; 9.345 ns        ; instr[11] ; rd_en       ;
; N/A   ; None              ; 9.311 ns        ; instr[12] ; wr_w_reg_en ;
; N/A   ; None              ; 8.986 ns        ; instr[11] ; wr_z_en     ;
; N/A   ; None              ; 8.862 ns        ; instr[7]  ; bit_sel[0]  ;
; N/A   ; None              ; 8.823 ns        ; instr[11] ; op_sel[1]   ;
; N/A   ; None              ; 8.753 ns        ; instr[12] ; op_sel[1]   ;
; N/A   ; None              ; 8.745 ns        ; instr[11] ; inc_pc      ;
; N/A   ; None              ; 8.463 ns        ; instr[11] ; lit_sel     ;
; N/A   ; None              ; 8.460 ns        ; instr[11] ; op_sel[2]   ;
; N/A   ; None              ; 8.422 ns        ; instr[12] ; op_sel[2]   ;
; N/A   ; None              ; 8.361 ns        ; instr[11] ; stack_pop   ;
; N/A   ; None              ; 8.308 ns        ; instr[11] ; stack_push  ;
; N/A   ; None              ; 8.261 ns        ; instr[11] ; op_sel[3]   ;
; N/A   ; None              ; 8.130 ns        ; instr[12] ; stack_push  ;
; N/A   ; None              ; 8.056 ns        ; instr[11] ; wr_dc_en    ;
; N/A   ; None              ; 7.922 ns        ; instr[12] ; stack_pop   ;
; N/A   ; None              ; 7.912 ns        ; instr[11] ; op_sel[0]   ;
; N/A   ; None              ; 7.765 ns        ; instr[12] ; wr_z_en     ;
; N/A   ; None              ; 7.749 ns        ; instr[12] ; inc_pc      ;
; N/A   ; None              ; 7.676 ns        ; instr[11] ; wr_en       ;
; N/A   ; None              ; 7.565 ns        ; instr[12] ; load_pc     ;
; N/A   ; None              ; 7.529 ns        ; instr[12] ; wr_en       ;
; N/A   ; None              ; 7.475 ns        ; instr[12] ; wr_dc_en    ;
; N/A   ; None              ; 7.305 ns        ; instr[12] ; op_sel[3]   ;
; N/A   ; None              ; 7.073 ns        ; instr[12] ; op_sel[0]   ;
; N/A   ; None              ; 7.034 ns        ; instr[12] ; lit_sel     ;
+-------+-------------------+-----------------+-----------+-------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From      ; To                      ; To Clock ;
+---------------+-------------+-----------+-----------+-------------------------+----------+
; N/A           ; None        ; -0.219 ns ; instr[12] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -0.255 ns ; instr[12] ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -1.198 ns ; instr[11] ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -1.413 ns ; instr[11] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -4.407 ns ; alu_z     ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -4.443 ns ; instr[13] ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -4.457 ns ; instr[13] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.138 ns ; alu_z     ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -5.145 ns ; instr[10] ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.247 ns ; instr[10] ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -5.665 ns ; instr[8]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.670 ns ; instr[5]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.823 ns ; instr[9]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.903 ns ; instr[0]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -5.942 ns ; instr[4]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -6.053 ns ; instr[1]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -6.107 ns ; instr[3]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -6.128 ns ; instr[2]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -6.279 ns ; instr[6]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -6.396 ns ; instr[8]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.401 ns ; instr[5]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.554 ns ; instr[9]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.634 ns ; instr[0]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.673 ns ; instr[4]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.784 ns ; instr[1]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.838 ns ; instr[3]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -6.859 ns ; instr[2]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -7.010 ns ; instr[6]  ; pres_state.fetch_only   ; clk_in   ;
; N/A           ; None        ; -7.077 ns ; instr[7]  ; pres_state.fetch_dec_ex ; clk_in   ;
; N/A           ; None        ; -7.808 ns ; instr[7]  ; pres_state.fetch_only   ; clk_in   ;
+---------------+-------------+-----------+-----------+-------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 27 16:43:10 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off control_unit -c control_unit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" Internal fmax is restricted to 420.17 MHz between source register "pres_state.fetch_dec_ex" and destination register "pres_state.fetch_only"
    Info: fmax restricted to clock pin edge rate 2.38 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.223 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
            Info: 2: + IC(0.342 ns) + CELL(0.275 ns) = 0.617 ns; Loc. = LCCOMB_X31_Y27_N14; Fanout = 1; COMB Node = 'next_state.fetch_only~1'
            Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.139 ns; Loc. = LCCOMB_X31_Y27_N30; Fanout = 1; COMB Node = 'next_state.fetch_only~2'
            Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.223 ns; Loc. = LCFF_X31_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
            Info: Total cell delay = 0.634 ns ( 51.84 % )
            Info: Total interconnect delay = 0.589 ns ( 48.16 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk_in" to destination register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
                Info: Total cell delay = 1.536 ns ( 57.81 % )
                Info: Total interconnect delay = 1.121 ns ( 42.19 % )
            Info: - Longest clock path from clock "clk_in" to source register is 2.657 ns
                Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_in~clkctrl'
                Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
                Info: Total cell delay = 1.536 ns ( 57.81 % )
                Info: Total interconnect delay = 1.121 ns ( 42.19 % )
        Info: + Micro clock to output delay of source is 0.250 ns
        Info: + Micro setup delay of destination is -0.036 ns
Info: tsu for register "pres_state.fetch_only" (data pin = "instr[10]", clock pin = "clk_in") is 8.196 ns
    Info: + Longest pin to register delay is 10.889 ns
        Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L21; Fanout = 19; PIN Node = 'instr[10]'
        Info: 2: + IC(6.025 ns) + CELL(0.275 ns) = 7.132 ns; Loc. = LCCOMB_X36_Y30_N14; Fanout = 2; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.997 ns) + CELL(0.150 ns) = 8.279 ns; Loc. = LCCOMB_X34_Y27_N10; Fanout = 2; COMB Node = 'Equal0~3'
        Info: 4: + IC(0.693 ns) + CELL(0.420 ns) = 9.392 ns; Loc. = LCCOMB_X31_Y27_N26; Fanout = 2; COMB Node = 'next_state.fetch_dec_ex~3'
        Info: 5: + IC(0.453 ns) + CELL(0.438 ns) = 10.283 ns; Loc. = LCCOMB_X31_Y27_N14; Fanout = 1; COMB Node = 'next_state.fetch_only~1'
        Info: 6: + IC(0.247 ns) + CELL(0.275 ns) = 10.805 ns; Loc. = LCCOMB_X31_Y27_N30; Fanout = 1; COMB Node = 'next_state.fetch_only~2'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 10.889 ns; Loc. = LCFF_X31_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 2.474 ns ( 22.72 % )
        Info: Total interconnect delay = 8.415 ns ( 77.28 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk_in" to destination register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N31; Fanout = 2; REG Node = 'pres_state.fetch_only'
        Info: Total cell delay = 1.536 ns ( 57.81 % )
        Info: Total interconnect delay = 1.121 ns ( 42.19 % )
Info: tco from clock "clk_in" to destination pin "rd_en" through register "pres_state.fetch_dec_ex" is 11.330 ns
    Info: + Longest clock path from clock "clk_in" to source register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
        Info: Total cell delay = 1.536 ns ( 57.81 % )
        Info: Total interconnect delay = 1.121 ns ( 42.19 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 8.423 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
        Info: 2: + IC(1.252 ns) + CELL(0.410 ns) = 1.662 ns; Loc. = LCCOMB_X32_Y27_N30; Fanout = 1; COMB Node = 'rd_en~1'
        Info: 3: + IC(0.440 ns) + CELL(0.438 ns) = 2.540 ns; Loc. = LCCOMB_X32_Y27_N8; Fanout = 1; COMB Node = 'rd_en~2'
        Info: 4: + IC(3.241 ns) + CELL(2.642 ns) = 8.423 ns; Loc. = PIN_K2; Fanout = 0; PIN Node = 'rd_en'
        Info: Total cell delay = 3.490 ns ( 41.43 % )
        Info: Total interconnect delay = 4.933 ns ( 58.57 % )
Info: Longest tpd from source pin "instr[10]" to destination pin "wr_w_reg_en" is 14.785 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_L21; Fanout = 19; PIN Node = 'instr[10]'
    Info: 2: + IC(6.020 ns) + CELL(0.275 ns) = 7.127 ns; Loc. = LCCOMB_X36_Y30_N8; Fanout = 3; COMB Node = 'Equal3~0'
    Info: 3: + IC(1.009 ns) + CELL(0.150 ns) = 8.286 ns; Loc. = LCCOMB_X32_Y27_N12; Fanout = 1; COMB Node = 'wr_w_reg_en~1'
    Info: 4: + IC(0.267 ns) + CELL(0.437 ns) = 8.990 ns; Loc. = LCCOMB_X32_Y27_N14; Fanout = 1; COMB Node = 'wr_w_reg_en~2'
    Info: 5: + IC(3.027 ns) + CELL(2.768 ns) = 14.785 ns; Loc. = PIN_Y15; Fanout = 0; PIN Node = 'wr_w_reg_en'
    Info: Total cell delay = 4.462 ns ( 30.18 % )
    Info: Total interconnect delay = 10.323 ns ( 69.82 % )
Info: th for register "pres_state.fetch_dec_ex" (data pin = "instr[12]", clock pin = "clk_in") is -0.219 ns
    Info: + Longest clock path from clock "clk_in" to destination register is 2.657 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk_in'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 3; COMB Node = 'clk_in~clkctrl'
        Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.657 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
        Info: Total cell delay = 1.536 ns ( 57.81 % )
        Info: Total interconnect delay = 1.121 ns ( 42.19 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.142 ns
        Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 21; PIN Node = 'instr[12]'
        Info: 2: + IC(1.666 ns) + CELL(0.413 ns) = 3.058 ns; Loc. = LCCOMB_X31_Y27_N16; Fanout = 1; COMB Node = 'next_state.fetch_dec_ex~4'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.142 ns; Loc. = LCFF_X31_Y27_N17; Fanout = 10; REG Node = 'pres_state.fetch_dec_ex'
        Info: Total cell delay = 1.476 ns ( 46.98 % )
        Info: Total interconnect delay = 1.666 ns ( 53.02 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 173 megabytes
    Info: Processing ended: Mon Jun 27 16:43:10 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


