--------------------------------------------------------------------------------
Release 14.2 Trace  (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml hdmi2usb.twx hdmi2usb.ncd -o hdmi2usb.twr hdmi2usb.pcf

Design file:              hdmi2usb.ncd
Physical constraint file: hdmi2usb.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2090 paths analyzed, 509 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.854ns.
--------------------------------------------------------------------------------

Paths for end point edid_master_slave_hack/edidslave/state_FSM_FFd1 (SLICE_X47Y45.A5), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.146ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/dvi_only (FF)
  Destination:          edid_master_slave_hack/edidslave/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.550 - 0.604)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/dvi_only to edid_master_slave_hack/edidslave/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y75.CQ      Tcko                  0.391   edid_master_slave_hack/dvi_only
                                                       edid_master_slave_hack/dvi_only
    SLICE_X41Y45.C1      net (fanout=3)        2.378   edid_master_slave_hack/dvi_only
    SLICE_X41Y45.C       Tilo                  0.259   edid_master_slave_hack/edidslave/N4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B4      net (fanout=2)        0.969   edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B       Tilo                  0.259   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.A5      net (fanout=1)        0.187   edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.CLK     Tas                   0.322   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.765ns (1.231ns logic, 3.534ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.677ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/edidslave/adr_4 (FF)
  Destination:          edid_master_slave_hack/edidslave/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 4)
  Clock Path Skew:      -0.013ns (0.242 - 0.255)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/edidslave/adr_4 to edid_master_slave_hack/edidslave/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y44.AQ      Tcko                  0.408   edid_master_slave_hack/edidslave/adr<7>
                                                       edid_master_slave_hack/edidslave/adr_4
    SLICE_X41Y45.D3      net (fanout=4)        0.494   edid_master_slave_hack/edidslave/adr<4>
    SLICE_X41Y45.D       Tilo                  0.259   edid_master_slave_hack/edidslave/N4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd3-In1_SW0
    SLICE_X41Y45.C6      net (fanout=1)        0.118   edid_master_slave_hack/edidslave/N4
    SLICE_X41Y45.C       Tilo                  0.259   edid_master_slave_hack/edidslave/N4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B4      net (fanout=2)        0.969   edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B       Tilo                  0.259   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.A5      net (fanout=1)        0.187   edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.CLK     Tas                   0.322   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.507ns logic, 1.768ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/edidslave/adr_2 (FF)
  Destination:          edid_master_slave_hack/edidslave/state_FSM_FFd1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.204ns (Levels of Logic = 4)
  Clock Path Skew:      -0.011ns (0.242 - 0.253)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/edidslave/adr_2 to edid_master_slave_hack/edidslave/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y43.CQ      Tcko                  0.408   edid_master_slave_hack/edidslave/adr<3>
                                                       edid_master_slave_hack/edidslave/adr_2
    SLICE_X41Y45.D5      net (fanout=4)        0.423   edid_master_slave_hack/edidslave/adr<2>
    SLICE_X41Y45.D       Tilo                  0.259   edid_master_slave_hack/edidslave/N4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd3-In1_SW0
    SLICE_X41Y45.C6      net (fanout=1)        0.118   edid_master_slave_hack/edidslave/N4
    SLICE_X41Y45.C       Tilo                  0.259   edid_master_slave_hack/edidslave/N4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B4      net (fanout=2)        0.969   edid_master_slave_hack/edidslave/state_FSM_FFd3-In1
    SLICE_X47Y45.B       Tilo                  0.259   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.A5      net (fanout=1)        0.187   edid_master_slave_hack/edidslave/state_FSM_FFd1-In3
    SLICE_X47Y45.CLK     Tas                   0.322   edid_master_slave_hack/edidslave/state_FSM_FFd3
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1-In4
                                                       edid_master_slave_hack/edidslave/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.204ns (1.507ns logic, 1.697ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------

Paths for end point edid_master_slave_hack/edidmaster/state_FSM_FFd5 (SLICE_X35Y88.C5), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/hpda_stable (FF)
  Destination:          edid_master_slave_hack/edidmaster/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.736ns (Levels of Logic = 4)
  Clock Path Skew:      -0.052ns (0.448 - 0.500)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/hpda_stable to edid_master_slave_hack/edidmaster/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y70.CQ      Tcko                  0.447   edid_master_slave_hack/hpda_stable
                                                       edid_master_slave_hack/hpda_stable
    SLICE_X39Y79.A3      net (fanout=4)        1.427   edid_master_slave_hack/hpda_stable
    SLICE_X39Y79.A       Tilo                  0.259   edid_master_slave_hack/start_reading
                                                       edid_master_slave_hack/start_reading1
    SLICE_X37Y88.D2      net (fanout=3)        1.295   edid_master_slave_hack/start_reading
    SLICE_X37Y88.D       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1
    SLICE_X37Y88.C6      net (fanout=1)        0.118   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X37Y88.C       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X35Y88.C5      net (fanout=1)        0.350   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3
    SLICE_X35Y88.CLK     Tas                   0.322   edid_master_slave_hack/edidmaster/state_FSM_FFd5
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      4.736ns (1.546ns logic, 3.190ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/hpda_stable_q (FF)
  Destination:          edid_master_slave_hack/edidmaster/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.838ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.448 - 0.510)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/hpda_stable_q to edid_master_slave_hack/edidmaster/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y77.AQ      Tcko                  0.408   edid_master_slave_hack/hpda_stable_q
                                                       edid_master_slave_hack/hpda_stable_q
    SLICE_X39Y79.A5      net (fanout=2)        0.568   edid_master_slave_hack/hpda_stable_q
    SLICE_X39Y79.A       Tilo                  0.259   edid_master_slave_hack/start_reading
                                                       edid_master_slave_hack/start_reading1
    SLICE_X37Y88.D2      net (fanout=3)        1.295   edid_master_slave_hack/start_reading
    SLICE_X37Y88.D       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1
    SLICE_X37Y88.C6      net (fanout=1)        0.118   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X37Y88.C       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X35Y88.C5      net (fanout=1)        0.350   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3
    SLICE_X35Y88.CLK     Tas                   0.322   edid_master_slave_hack/edidmaster/state_FSM_FFd5
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (1.507ns logic, 2.331ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.577ns (requirement - (data path - clock path skew + uncertainty))
  Source:               edid_master_slave_hack/edidmaster/bitcount_2 (FF)
  Destination:          edid_master_slave_hack/edidmaster/state_FSM_FFd5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.374ns (Levels of Logic = 4)
  Clock Path Skew:      -0.014ns (0.142 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: edid_master_slave_hack/edidmaster/bitcount_2 to edid_master_slave_hack/edidmaster/state_FSM_FFd5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y90.BQ      Tcko                  0.447   edid_master_slave_hack/edidmaster/bitcount<2>
                                                       edid_master_slave_hack/edidmaster/bitcount_2
    SLICE_X35Y87.B3      net (fanout=12)       0.870   edid_master_slave_hack/edidmaster/bitcount<2>
    SLICE_X35Y87.B       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd4-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In11
    SLICE_X37Y88.D4      net (fanout=7)        0.490   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1
    SLICE_X37Y88.D       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In1
    SLICE_X37Y88.C6      net (fanout=1)        0.118   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X37Y88.C       Tilo                  0.259   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In2
    SLICE_X35Y88.C5      net (fanout=1)        0.350   edid_master_slave_hack/edidmaster/state_FSM_FFd5-In3
    SLICE_X35Y88.CLK     Tas                   0.322   edid_master_slave_hack/edidmaster/state_FSM_FFd5
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5-In9
                                                       edid_master_slave_hack/edidmaster/state_FSM_FFd5
    -------------------------------------------------  ---------------------------
    Total                                      3.374ns (1.546ns logic, 1.828ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------

Paths for end point dpimref/regData7_2 (SLICE_X5Y93.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.337ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpimref/stEppCur_FSM_FFd4 (FF)
  Destination:          dpimref/regData7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.615ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.479 - 0.492)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dpimref/stEppCur_FSM_FFd4 to dpimref/regData7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y117.BQ     Tcko                  0.447   dpimref/stEppCur_FSM_FFd8
                                                       dpimref/stEppCur_FSM_FFd4
    SLICE_X4Y95.A5       net (fanout=2)        3.178   dpimref/stEppCur_FSM_FFd4
    SLICE_X4Y95.A        Tilo                  0.205   dpimref/regEppAdr<3>
                                                       dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X5Y93.CE       net (fanout=2)        0.445   dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X5Y93.CLK      Tceck                 0.340   dpimref/regData7<3>
                                                       dpimref/regData7_2
    -------------------------------------------------  ---------------------------
    Total                                      4.615ns (0.992ns logic, 3.623ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpimref/regEppAdr_3 (FF)
  Destination:          dpimref/regData7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dpimref/regEppAdr_3 to dpimref/regData7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y95.DQ       Tcko                  0.408   dpimref/regEppAdr<3>
                                                       dpimref/regEppAdr_3
    SLICE_X4Y95.A2       net (fanout=5)        0.585   dpimref/regEppAdr<3>
    SLICE_X4Y95.A        Tilo                  0.205   dpimref/regEppAdr<3>
                                                       dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X5Y93.CE       net (fanout=2)        0.445   dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X5Y93.CLK      Tceck                 0.340   dpimref/regData7<3>
                                                       dpimref/regData7_2
    -------------------------------------------------  ---------------------------
    Total                                      1.983ns (0.953ns logic, 1.030ns route)
                                                       (48.1% logic, 51.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     8.093ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dpimref/regEppAdr_1 (FF)
  Destination:          dpimref/regData7_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.862ns (Levels of Logic = 1)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dpimref/regEppAdr_1 to dpimref/regData7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y95.BQ       Tcko                  0.408   dpimref/regEppAdr<3>
                                                       dpimref/regEppAdr_1
    SLICE_X4Y95.A3       net (fanout=18)       0.464   dpimref/regEppAdr<1>
    SLICE_X4Y95.A        Tilo                  0.205   dpimref/regEppAdr<3>
                                                       dpimref/stEppCur_ctlEppDwr_regEppAdr[3]_AND_460_o1
    SLICE_X5Y93.CE       net (fanout=2)        0.445   dpimref/ctlEppDwr_regEppAdr[3]_AND_460_o
    SLICE_X5Y93.CLK      Tceck                 0.340   dpimref/regData7<3>
                                                       dpimref/regData7_2
    -------------------------------------------------  ---------------------------
    Total                                      1.862ns (0.953ns logic, 0.909ns route)
                                                       (51.2% logic, 48.8% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAMB8_X2Y22.ADDRAWRADDR7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.366ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid_master_slave_hack/edidslave/adr_4 (FF)
  Destination:          edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.005ns (0.076 - 0.071)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid_master_slave_hack/edidslave/adr_4 to edid_master_slave_hack/edidslave/edidrom/Mram__n0391
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y44.AQ          Tcko                  0.200   edid_master_slave_hack/edidslave/adr<7>
                                                           edid_master_slave_hack/edidslave/adr_4
    RAMB8_X2Y22.ADDRAWRADDR7 net (fanout=4)        0.237   edid_master_slave_hack/edidslave/adr<4>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   edid_master_slave_hack/edidslave/edidrom/Mram__n0391
                                                           edid_master_slave_hack/edidslave/edidrom/Mram__n0391
    -----------------------------------------------------  ---------------------------
    Total                                          0.371ns (0.134ns logic, 0.237ns route)
                                                           (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Paths for end point edid_master_slave_hack/debounce_hpd_3 (SLICE_X42Y79.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid_master_slave_hack/debounce_hpd_2 (FF)
  Destination:          edid_master_slave_hack/debounce_hpd_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid_master_slave_hack/debounce_hpd_2 to edid_master_slave_hack/debounce_hpd_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y79.CQ      Tcko                  0.200   edid_master_slave_hack/debounce_hpd<3>
                                                       edid_master_slave_hack/debounce_hpd_2
    SLICE_X42Y79.DX      net (fanout=2)        0.137   edid_master_slave_hack/debounce_hpd<2>
    SLICE_X42Y79.CLK     Tckdi       (-Th)    -0.048   edid_master_slave_hack/debounce_hpd<3>
                                                       edid_master_slave_hack/debounce_hpd_3
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAMB8_X2Y22.ADDRAWRADDR3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.391ns (requirement - (clock path skew + uncertainty - data path))
  Source:               edid_master_slave_hack/edidslave/adr_0 (FF)
  Destination:          edid_master_slave_hack/edidslave/edidrom/Mram__n0391 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.398ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.076 - 0.069)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: edid_master_slave_hack/edidslave/adr_0 to edid_master_slave_hack/edidslave/edidrom/Mram__n0391
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X40Y43.AQ          Tcko                  0.200   edid_master_slave_hack/edidslave/adr<3>
                                                           edid_master_slave_hack/edidslave/adr_0
    RAMB8_X2Y22.ADDRAWRADDR3 net (fanout=4)        0.264   edid_master_slave_hack/edidslave/adr<0>
    RAMB8_X2Y22.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   edid_master_slave_hack/edidslave/edidrom/Mram__n0391
                                                           edid_master_slave_hack/edidslave/edidrom/Mram__n0391
    -----------------------------------------------------  ---------------------------
    Total                                          0.398ns (0.134ns logic, 0.264ns route)
                                                           (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_master_slave_hack/edidslave/edidrom/Mram__n0391/CLKAWRCLK
  Logical resource: edid_master_slave_hack/edidslave/edidrom/Mram__n0391/CLKAWRCLK
  Location pin: RAMB8_X2Y22.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: edid_master_slave_hack/edidslave/hdmirom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK
  Logical resource: edid_master_slave_hack/edidslave/hdmirom/Mram_adr[7]_PWR_8_o_wide_mux_1_OUT/CLKAWRCLK
  Location pin: RAMB8_X2Y20.CLKAWRCLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DVI_CLOCK0 = PERIOD TIMEGRP "DVI_CLOCK0" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Logical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dvi_demo0/dvi_rx0/rxclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Logical resource: dvi_demo0/dvi_rx0/PLL_ISERDES/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dvi_demo0/dvi_rx0/rxclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 30 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.157ns.
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db1 (SLICE_X6Y111.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.706ns (Levels of Logic = 0)
  Clock Path Skew:      -0.055ns (1.176 - 1.231)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y97.BMUX    Tshcko                0.920   dvi_demo0/dvi_tx0/pixel2x/dataint<0>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[1].i_RAM16X1D_U/DP
    SLICE_X6Y111.BX      net (fanout=1)        1.700   dvi_demo0/dvi_tx0/pixel2x/dataint<1>
    SLICE_X6Y111.CLK     Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db1
    -------------------------------------------------  ---------------------------
    Total                                      2.706ns (1.006ns logic, 1.700ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db15 (SLICE_X24Y114.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db15 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.725ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (1.203 - 1.232)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.AMUX    Tshcko                0.910   dvi_demo0/dvi_tx0/pixel2x/dataint<12>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[15].i_RAM16X1D_U/DP
    SLICE_X24Y114.DX     net (fanout=1)        1.679   dvi_demo0/dvi_tx0/pixel2x/dataint<15>
    SLICE_X24Y114.CLK    Tdick                 0.136   dvi_demo0/dvi_tx0/pixel2x/db<15>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db15
    -------------------------------------------------  ---------------------------
    Total                                      2.725ns (1.046ns logic, 1.679ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db13 (SLICE_X24Y114.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db13 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.696ns (Levels of Logic = 0)
  Clock Path Skew:      -0.029ns (1.203 - 1.232)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y97.BMUX    Tshcko                0.920   dvi_demo0/dvi_tx0/pixel2x/dataint<12>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[13].i_RAM16X1D_U/DP
    SLICE_X24Y114.BX     net (fanout=1)        1.640   dvi_demo0/dvi_tx0/pixel2x/dataint<13>
    SLICE_X24Y114.CLK    Tdick                 0.136   dvi_demo0/dvi_tx0/pixel2x/db<15>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db13
    -------------------------------------------------  ---------------------------
    Total                                      2.696ns (1.056ns logic, 1.640ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramdo_0 = MAXDELAY FROM TIMEGRP "bramgrp_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db6 (SLICE_X26Y111.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.399ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.786ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.009ns (0.704 - 0.713)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.A      Tshcko                0.441   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[6].i_RAM16X1D_U/DP
    SLICE_X26Y111.CX     net (fanout=1)        0.304   dvi_demo0/dvi_tx0/pixel2x/dataint<6>
    SLICE_X26Y111.CLK    Tckdi       (-Th)    -0.041   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db6
    -------------------------------------------------  ---------------------------
    Total                                      0.786ns (0.482ns logic, 0.304ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db21 (SLICE_X7Y117.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.844ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.015ns (0.725 - 0.710)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y115.BMUX    Tshcko                0.495   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y117.BX      net (fanout=1)        0.290   dvi_demo0/dvi_tx0/pixel2x/dataint<21>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      0.844ns (0.554ns logic, 0.290ns route)
                                                       (65.6% logic, 34.4% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db7 (SLICE_X26Y111.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP (RAM)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.843ns (Levels of Logic = 0)
  Positive Clock Path Skew: -0.009ns (0.704 - 0.713)
  Source Clock:         dvi_demo0/tx0_pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.396ns

  Clock Uncertainty:          0.396ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.226ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP to dvi_demo0/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y113.AMUX   Tshcko                0.490   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.312   dvi_demo0/dvi_tx0/pixel2x/dataint<7>
    SLICE_X26Y111.CLK    Tckdi       (-Th)    -0.041   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      0.843ns (0.531ns logic, 0.312ns route)
                                                       (63.0% logic, 37.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP 
"fddbgrp_0"         TS_DVI_CLOCK0;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 120 paths analyzed, 30 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.355ns.
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db4 (SLICE_X26Y111.AX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.176ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 to dvi_demo0/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.AQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y113.B2     net (fanout=19)       3.642   dvi_demo0/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y113.B      Tilo                  0.203   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X26Y111.AX     net (fanout=1)        0.854   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      5.176ns (0.680ns logic, 4.496ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.669ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.152ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 to dvi_demo0/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CMUX   Tshcko                0.461   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X26Y113.B4     net (fanout=17)       3.548   dvi_demo0/dvi_tx0/pixel2x/ra<2>
    SLICE_X26Y113.B      Tilo                  0.203   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X26Y111.AX     net (fanout=1)        0.854   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      5.152ns (0.750ns logic, 4.402ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.703ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.118ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X26Y113.B3     net (fanout=18)       3.584   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X26Y113.B      Tilo                  0.203   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[4].i_RAM16X1D_U/DP
    SLICE_X26Y111.AX     net (fanout=1)        0.854   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db4
    -------------------------------------------------  ---------------------------
    Total                                      5.118ns (0.680ns logic, 4.438ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db7 (SLICE_X26Y111.DX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 to dvi_demo0/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.AQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X26Y113.A2     net (fanout=19)       3.786   dvi_demo0/dvi_tx0/pixel2x/ra<0>
    SLICE_X26Y113.AMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.590   dvi_demo0/dvi_tx0/pixel2x/dataint<7>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      5.114ns (0.738ns logic, 4.376ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.969ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.852ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X26Y113.A3     net (fanout=18)       3.524   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X26Y113.AMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.590   dvi_demo0/dvi_tx0/pixel2x/dataint<7>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.852ns (0.738ns logic, 4.114ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.809ns (Levels of Logic = 1)
  Clock Path Skew:      -0.009ns (0.242 - 0.251)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 to dvi_demo0/dvi_tx0/pixel2x/fd_db7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X26Y113.A5     net (fanout=17)       3.481   dvi_demo0/dvi_tx0/pixel2x/ra<3>
    SLICE_X26Y113.AMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<4>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[7].i_RAM16X1D_U/DP
    SLICE_X26Y111.DX     net (fanout=1)        0.590   dvi_demo0/dvi_tx0/pixel2x/dataint<7>
    SLICE_X26Y111.CLK    Tdick                 0.086   dvi_demo0/dvi_tx0/pixel2x/db<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db7
    -------------------------------------------------  ---------------------------
    Total                                      4.809ns (0.738ns logic, 4.071ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db25 (SLICE_X24Y117.BX), 4 paths
--------------------------------------------------------------------------------
Slack (setup paths):    4.747ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.084ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.488 - 0.487)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 to dvi_demo0/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.AQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra0
    SLICE_X22Y106.B2     net (fanout=19)       3.043   dvi_demo0/dvi_tx0/pixel2x/ra<0>
    SLICE_X22Y106.BMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<24>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X24Y117.BX     net (fanout=1)        1.253   dvi_demo0/dvi_tx0/pixel2x/dataint<25>
    SLICE_X24Y117.CLK    Tdick                 0.136   dvi_demo0/dvi_tx0/pixel2x/db<27>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      5.084ns (0.788ns logic, 4.296ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    4.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.488 - 0.487)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 to dvi_demo0/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CMUX   Tshcko                0.461   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X22Y106.B4     net (fanout=17)       2.748   dvi_demo0/dvi_tx0/pixel2x/ra<2>
    SLICE_X22Y106.BMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<24>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X24Y117.BX     net (fanout=1)        1.253   dvi_demo0/dvi_tx0/pixel2x/dataint<25>
    SLICE_X24Y117.CLK    Tdick                 0.136   dvi_demo0/dvi_tx0/pixel2x/db<27>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (0.858ns logic, 4.001ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    5.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.803ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.488 - 0.487)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.391   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X22Y106.B3     net (fanout=18)       2.762   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X22Y106.BMUX   Tilo                  0.261   dvi_demo0/dvi_tx0/pixel2x/dataint<24>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[25].i_RAM16X1D_U/DP
    SLICE_X24Y117.BX     net (fanout=1)        1.253   dvi_demo0/dvi_tx0/pixel2x/dataint<25>
    SLICE_X24Y117.CLK    Tdick                 0.136   dvi_demo0/dvi_tx0/pixel2x/db<27>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db25
    -------------------------------------------------  ---------------------------
    Total                                      4.803ns (0.788ns logic, 4.015ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_ramra_0 = MAXDELAY FROM TIMEGRP "bramra_0" TO TIMEGRP "fddbgrp_0"         TS_DVI_CLOCK0;
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db21 (SLICE_X7Y117.BX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.407ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 to dvi_demo0/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y115.B5      net (fanout=17)       0.704   dvi_demo0/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y115.BMUX    Tilo                  0.191   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y117.BX      net (fanout=1)        0.290   dvi_demo0/dvi_tx0/pixel2x/dataint<21>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.448ns logic, 0.994ns route)
                                                       (31.1% logic, 68.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.515ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 to dvi_demo0/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CMUX   Tshcko                0.244   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y115.B4      net (fanout=17)       0.766   dvi_demo0/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y115.BMUX    Tilo                  0.191   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y117.BX      net (fanout=1)        0.290   dvi_demo0/dvi_tx0/pixel2x/dataint<21>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.494ns logic, 1.056ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y115.B3      net (fanout=18)       0.831   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y115.BMUX    Tilo                  0.191   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[21].i_RAM16X1D_U/DP
    SLICE_X7Y117.BX      net (fanout=1)        0.290   dvi_demo0/dvi_tx0/pixel2x/dataint<21>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db21
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.448ns logic, 1.121ns route)
                                                       (28.6% logic, 71.4% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db22 (SLICE_X7Y117.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.457ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 to dvi_demo0/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y115.A5      net (fanout=17)       0.633   dvi_demo0/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y115.A       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y117.CX      net (fanout=1)        0.411   dvi_demo0/dvi_tx0/pixel2x/dataint<22>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.457ns (0.413ns logic, 1.044ns route)
                                                       (28.3% logic, 71.7% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db22 (SLICE_X7Y117.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.551ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y115.A3      net (fanout=18)       0.727   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y115.A       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y117.CX      net (fanout=1)        0.411   dvi_demo0/dvi_tx0/pixel2x/dataint<22>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.551ns (0.413ns logic, 1.138ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db22 (SLICE_X7Y117.CX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.598ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db22 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.633ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 to dvi_demo0/dvi_tx0/pixel2x/fd_db22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CMUX   Tshcko                0.244   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y115.A4      net (fanout=17)       0.763   dvi_demo0/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y115.A       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[22].i_RAM16X1D_U/DP
    SLICE_X7Y117.CX      net (fanout=1)        0.411   dvi_demo0/dvi_tx0/pixel2x/dataint<22>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db22
    -------------------------------------------------  ---------------------------
    Total                                      1.633ns (0.459ns logic, 1.174ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db20 (SLICE_X7Y117.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.505ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.540ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra3 to dvi_demo0/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra3
    SLICE_X6Y115.B5      net (fanout=17)       0.704   dvi_demo0/dvi_tx0/pixel2x/ra<3>
    SLICE_X6Y115.B       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y117.AX      net (fanout=1)        0.423   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.540ns (0.413ns logic, 1.127ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db20 (SLICE_X7Y117.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.613ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.648ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 to dvi_demo0/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.CMUX   Tshcko                0.244   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    SLICE_X6Y115.B4      net (fanout=17)       0.766   dvi_demo0/dvi_tx0/pixel2x/ra<2>
    SLICE_X6Y115.B       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y117.AX      net (fanout=1)        0.423   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.648ns (0.459ns logic, 1.189ns route)
                                                       (27.9% logic, 72.1% route)
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fd_db20 (SLICE_X7Y117.AX), 4 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.632ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fd_db20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.667ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.035ns (0.224 - 0.189)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 to dvi_demo0/dvi_tx0/pixel2x/fd_db20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y107.BQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    SLICE_X6Y115.B3      net (fanout=18)       0.831   dvi_demo0/dvi_tx0/pixel2x/ra<1>
    SLICE_X6Y115.B       Tilo                  0.156   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
                                                       dvi_demo0/dvi_tx0/pixel2x/fifo_u/dram16s[20].i_RAM16X1D_U/DP
    SLICE_X7Y117.AX      net (fanout=1)        0.423   dvi_demo0/dvi_tx0/pixel2x/dataint<20>
    SLICE_X7Y117.CLK     Tckdi       (-Th)    -0.059   dvi_demo0/dvi_tx0/pixel2x/db<22>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_db20
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.413ns logic, 1.254ns route)
                                                       (24.8% logic, 75.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 14346833 paths analyzed, 1988 endpoints analyzed, 93 failing endpoints
 93 timing errors detected. (93 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.117ns.
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/encr/n1d_1 (SLICE_X2Y69.B3), 379245 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.879ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CMUX     Tcinc                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C15      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<15>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y68.A3       net (fanout=9)        0.771   rgb<16>
    SLICE_X2Y68.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<0>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21_SW1
    SLICE_X2Y69.B3       net (fanout=1)        0.526   dvi_demo0/dvi_tx0/encr/N14
    SLICE_X2Y69.CLK      Tas                   0.289   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_demo0/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (6.928ns logic, 4.951ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.879ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y68.A3       net (fanout=9)        0.771   rgb<16>
    SLICE_X2Y68.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<0>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21_SW1
    SLICE_X2Y69.B3       net (fanout=1)        0.526   dvi_demo0/dvi_tx0/encr/N14
    SLICE_X2Y69.CLK      Tas                   0.289   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_demo0/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (6.928ns logic, 4.951ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.879ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT0   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN0    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y68.A3       net (fanout=9)        0.771   rgb<16>
    SLICE_X2Y68.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<0>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21_SW1
    SLICE_X2Y69.B3       net (fanout=1)        0.526   dvi_demo0/dvi_tx0/encr/N14
    SLICE_X2Y69.CLK      Tas                   0.289   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>21
                                                       dvi_demo0/dvi_tx0/encr/n1d_1
    -------------------------------------------------  ---------------------------
    Total                                     11.879ns (6.928ns logic, 4.951ns route)
                                                       (58.3% logic, 41.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/encr/n1d_2 (SLICE_X1Y69.A1), 455094 paths
--------------------------------------------------------------------------------
Slack (setup path):     -2.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.856ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CMUX     Tcinc                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C15      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<15>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P11      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X3Y68.C3       net (fanout=3)        0.981   dvi_demo0/n0027<11>
    SLICE_X3Y68.C        Tilo                  0.259   rgb<22>
                                                       dvi_demo0/Mmux_tx0_red21
    SLICE_X2Y69.A1       net (fanout=9)        0.676   rgb<17>
    SLICE_X2Y69.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X1Y69.A1       net (fanout=1)        0.621   dvi_demo0/dvi_tx0/encr/N23
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (6.961ns logic, 4.895ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.856ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P11      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X3Y68.C3       net (fanout=3)        0.981   dvi_demo0/n0027<11>
    SLICE_X3Y68.C        Tilo                  0.259   rgb<22>
                                                       dvi_demo0/Mmux_tx0_red21
    SLICE_X2Y69.A1       net (fanout=9)        0.676   rgb<17>
    SLICE_X2Y69.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X1Y69.A1       net (fanout=1)        0.621   dvi_demo0/dvi_tx0/encr/N23
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (6.961ns logic, 4.895ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.856ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT0   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN0    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y17.P11      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X3Y68.C3       net (fanout=3)        0.981   dvi_demo0/n0027<11>
    SLICE_X3Y68.C        Tilo                  0.259   rgb<22>
                                                       dvi_demo0/Mmux_tx0_red21
    SLICE_X2Y69.A1       net (fanout=9)        0.676   rgb<17>
    SLICE_X2Y69.A        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31_SW6
    SLICE_X1Y69.A1       net (fanout=1)        0.621   dvi_demo0/dvi_tx0/encr/N23
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_xor<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_2
    -------------------------------------------------  ---------------------------
    Total                                     11.856ns (6.961ns logic, 4.895ns route)
                                                       (58.7% logic, 41.3% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/encr/n1d_3 (SLICE_X1Y69.C3), 303396 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CMUX     Tcinc                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C15      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<15>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y69.D3       net (fanout=9)        0.540   rgb<16>
    SLICE_X2Y69.D        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31_SW0
    SLICE_X1Y69.C3       net (fanout=1)        0.476   dvi_demo0/dvi_tx0/encr/N11
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                     11.631ns (6.961ns logic, 4.670ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT9   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN9    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_9
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y69.D3       net (fanout=9)        0.540   rgb<16>
    SLICE_X2Y69.D        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31_SW0
    SLICE_X1Y69.C3       net (fanout=1)        0.476   dvi_demo0/dvi_tx0/encr/N11
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                     11.631ns (6.961ns logic, 4.670ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.869ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/dout_3 (FF)
  Destination:          dvi_demo0/dvi_tx0/encr/n1d_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      11.631ns (Levels of Logic = 9)
  Clock Path Skew:      -0.143ns (1.998 - 2.141)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclk rising at 10.000ns
  Clock Uncertainty:    0.095ns

  Clock Uncertainty:          0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/dout_3 to dvi_demo0/dvi_tx0/encr/n1d_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y61.DQ       Tcko                  0.391   dvi_demo0/rx0_red<3>
                                                       dvi_demo0/dvi_rx0/dec_r/dout_3
    SLICE_X4Y61.D3       net (fanout=18)       0.517   dvi_demo0/rx0_red<3>
    SLICE_X4Y61.D        Tilo                  0.205   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>61
    SLICE_X7Y62.A1       net (fanout=2)        0.754   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd2
    SLICE_X7Y62.A        Tilo                  0.259   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd1_cy<11>_bdd0
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_1211
    SLICE_X8Y62.DX       net (fanout=2)        0.766   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd_121
    SLICE_X8Y62.COUT     Tdxcy                 0.097   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.CIN      net (fanout=1)        0.003   dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_cy<12>
    SLICE_X8Y63.DMUX     Tcind                 0.272   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
                                                       dvi_demo0/Mmult_PWR_9_o_rx0_red[7]_MuLt_2_OUT_Madd2_xor<16>
    DSP48_X0Y16.C16      net (fanout=1)        0.575   dvi_demo0/PWR_9_o_rx0_red[7]_MuLt_2_OUT<16>
    DSP48_X0Y16.PCOUT0   Tdspdo_C_PCOUT        2.689   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
                                                       dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT
    DSP48_X0Y17.PCIN0    net (fanout=1)        0.002   dvi_demo0/Maddsub_PWR_9_o_rx0_blue[7]_MuLt_1_OUT_PCOUT_to_Maddsub_n0043_PCIN_0
    DSP48_X0Y17.P10      Tdspdo_PCIN_P         2.264   dvi_demo0/Maddsub_n0043
                                                       dvi_demo0/Maddsub_n0043
    SLICE_X1Y70.A6       net (fanout=3)        1.037   dvi_demo0/n0027<10>
    SLICE_X1Y70.A        Tilo                  0.259   rgb<16>
                                                       dvi_demo0/Mmux_tx0_red11
    SLICE_X2Y69.D3       net (fanout=9)        0.540   rgb<16>
    SLICE_X2Y69.D        Tilo                  0.203   dvi_demo0/dvi_tx0/encr/n1d<1>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31_SW0
    SLICE_X1Y69.C3       net (fanout=1)        0.476   dvi_demo0/dvi_tx0/encr/N11
    SLICE_X1Y69.CLK      Tas                   0.322   dvi_demo0/dvi_tx0/encr/n1d<3>
                                                       dvi_demo0/dvi_tx0/encr/ADDERTREE_INTERNAL_Madd4_cy<0>31
                                                       dvi_demo0/dvi_tx0/encr/n1d_3
    -------------------------------------------------  ---------------------------
    Total                                     11.631ns (6.961ns logic, 4.670ns route)
                                                       (59.8% logic, 40.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (SLICE_X34Y68.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.200ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_r/rawword_9 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 0)
  Clock Path Skew:      0.048ns (1.067 - 1.019)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_r/rawword_9 to dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y67.DQ      Tcko                  0.198   dvi_demo0/dvi_rx0/dec_r/rawword<9>
                                                       dvi_demo0/dvi_rx0/dec_r/rawword_9
    SLICE_X34Y68.AX      net (fanout=2)        0.385   dvi_demo0/dvi_rx0/dec_r/rawword<9>
    SLICE_X34Y68.CLK     Tdh         (-Th)     0.120   dvi_demo0/dvi_rx0/dec_r/cbnd/dpfo_dout<8>
                                                       dvi_demo0/dvi_rx0/dec_r/cbnd/cbfifo_i/dram16s[9].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.078ns logic, 0.385ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (SLICE_X30Y59.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_g/rawword_0 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.068 - 1.017)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_g/rawword_0 to dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.AQ      Tcko                  0.200   dvi_demo0/dvi_rx0/dec_g/rawword<3>
                                                       dvi_demo0/dvi_rx0/dec_g/rawword_0
    SLICE_X30Y59.BI      net (fanout=3)        0.298   dvi_demo0/dvi_rx0/dec_g/rawword<0>
    SLICE_X30Y59.CLK     Tdh         (-Th)     0.000   dvi_demo0/dvi_rx0/dec_g/cbnd/dpfo_dout<0>
                                                       dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.200ns logic, 0.298ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (SLICE_X30Y59.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.241ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_g/rawword_0 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 0)
  Clock Path Skew:      0.051ns (1.068 - 1.017)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 10.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclk rising at 10.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_g/rawword_0 to dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y59.AQ      Tcko                  0.200   dvi_demo0/dvi_rx0/dec_g/rawword<3>
                                                       dvi_demo0/dvi_rx0/dec_g/rawword_0
    SLICE_X30Y59.DI      net (fanout=3)        0.309   dvi_demo0/dvi_rx0/dec_g/rawword<0>
    SLICE_X30Y59.CLK     Tdh         (-Th)     0.002   dvi_demo0/dvi_rx0/dec_g/cbnd/dpfo_dout<0>
                                                       dvi_demo0/dvi_rx0/dec_g/cbnd/cbfifo_i/dram16s[0].i_RAM16X1D_U/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.198ns logic, 0.309ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_LED_3_OBUF = PERIOD TIMEGRP "LED_3_OBUF" TS_DVI_CLOCK0 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.075ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Logical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y1.CLKOUT0
  Clock network: dvi_demo0/tx0_pllclk0
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: dvi_demo0/tx0_pclk
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Logical resource: dvi_demo0/PLL_OSERDES_0/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: dvi_demo0/tx0_pclk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 851 paths analyzed, 299 endpoints analyzed, 294 failing endpoints
 294 timing errors detected. (294 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.076ns.
--------------------------------------------------------------------------------

Paths for end point calc_res/resX_q_12 (SLICE_X8Y31.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/c0 (FF)
  Destination:          calc_res/resX_q_12 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.390ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.471ns (0.641 - 2.112)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/c0 to calc_res/resX_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BMUX     Tshcko                0.461   vsync
                                                       dvi_demo0/dvi_rx0/dec_b/c0
    SLICE_X9Y30.C5       net (fanout=4)        0.811   hsync
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y31.CE       net (fanout=4)        0.470   calc_res/_n0069_inv
    SLICE_X8Y31.CLK      Tceck                 0.335   calc_res/resX_q<15>
                                                       calc_res/resX_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (1.109ns logic, 1.281ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.726ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/de (FF)
  Destination:          calc_res/resX_q_12 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.034ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.477ns (0.641 - 2.118)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/de to calc_res/resX_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   rgb_de
                                                       dvi_demo0/dvi_rx0/dec_b/de
    SLICE_X9Y30.C3       net (fanout=32)       0.525   rgb_de
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y31.CE       net (fanout=4)        0.470   calc_res/_n0069_inv
    SLICE_X8Y31.CLK      Tceck                 0.335   calc_res/resX_q<15>
                                                       calc_res/resX_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.034ns (1.039ns logic, 0.995ns route)
                                                       (51.1% logic, 48.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_res/hsync_q (FF)
  Destination:          calc_res/resX_q_12 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.332ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      0.000ns
  Source Clock:         clk10x rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_res/hsync_q to calc_res/resX_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.408   calc_res/hsync_q
                                                       calc_res/hsync_q
    SLICE_X9Y30.C4       net (fanout=1)        0.806   calc_res/hsync_q
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y31.CE       net (fanout=4)        0.470   calc_res/_n0069_inv
    SLICE_X8Y31.CLK      Tceck                 0.335   calc_res/resX_q<15>
                                                       calc_res/resX_q_12
    -------------------------------------------------  ---------------------------
    Total                                      2.332ns (1.056ns logic, 1.276ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------

Paths for end point calc_res/resX_q_0 (SLICE_X8Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/c0 (FF)
  Destination:          calc_res/resX_q_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.383ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.637 - 2.112)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/c0 to calc_res/resX_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BMUX     Tshcko                0.461   vsync
                                                       dvi_demo0/dvi_rx0/dec_b/c0
    SLICE_X9Y30.C5       net (fanout=4)        0.811   hsync
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y28.CE       net (fanout=4)        0.463   calc_res/_n0069_inv
    SLICE_X8Y28.CLK      Tceck                 0.335   calc_res/resX_q<3>
                                                       calc_res/resX_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.109ns logic, 1.274ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.723ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/de (FF)
  Destination:          calc_res/resX_q_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.027ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.481ns (0.637 - 2.118)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/de to calc_res/resX_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   rgb_de
                                                       dvi_demo0/dvi_rx0/dec_b/de
    SLICE_X9Y30.C3       net (fanout=32)       0.525   rgb_de
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y28.CE       net (fanout=4)        0.463   calc_res/_n0069_inv
    SLICE_X8Y28.CLK      Tceck                 0.335   calc_res/resX_q<3>
                                                       calc_res/resX_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.027ns (1.039ns logic, 0.988ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_res/hsync_q (FF)
  Destination:          calc_res/resX_q_0 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.325ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk10x rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_res/hsync_q to calc_res/resX_q_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y26.DQ       Tcko                  0.408   calc_res/hsync_q
                                                       calc_res/hsync_q
    SLICE_X9Y30.C4       net (fanout=1)        0.806   calc_res/hsync_q
    SLICE_X9Y30.CMUX     Tilo                  0.313   reX_1_OBUF
                                                       calc_res/_n0069_inv11
    SLICE_X8Y28.CE       net (fanout=4)        0.463   calc_res/_n0069_inv
    SLICE_X8Y28.CLK      Tceck                 0.335   calc_res/resX_q<3>
                                                       calc_res/resX_q_0
    -------------------------------------------------  ---------------------------
    Total                                      2.325ns (1.056ns logic, 1.269ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------

Paths for end point calc_res/resY_q_9 (SLICE_X7Y28.CE), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -3.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/de (FF)
  Destination:          calc_res/resY_q_9 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.373ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.481ns (0.637 - 2.118)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/de to calc_res/resY_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y29.AQ       Tcko                  0.391   rgb_de
                                                       dvi_demo0/dvi_rx0/dec_b/de
    SLICE_X7Y28.A3       net (fanout=32)       0.788   rgb_de
    SLICE_X7Y28.A        Tilo                  0.259   calc_res/resY_q<10>
                                                       calc_res/_n0066_inv2
    SLICE_X7Y28.CE       net (fanout=3)        0.572   calc_res/_n0066_inv
    SLICE_X7Y28.CLK      Tceck                 0.363   calc_res/resY_q<10>
                                                       calc_res/resY_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.373ns (1.013ns logic, 1.360ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.692ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/c1 (FF)
  Destination:          calc_res/resY_q_9 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.002ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.475ns (0.637 - 2.112)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/c1 to calc_res/resY_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y26.BQ       Tcko                  0.391   vsync
                                                       dvi_demo0/dvi_rx0/dec_b/c1
    SLICE_X7Y28.A5       net (fanout=13)       0.417   vsync
    SLICE_X7Y28.A        Tilo                  0.259   calc_res/resY_q<10>
                                                       calc_res/_n0066_inv2
    SLICE_X7Y28.CE       net (fanout=3)        0.572   calc_res/_n0066_inv
    SLICE_X7Y28.CLK      Tceck                 0.363   calc_res/resY_q<10>
                                                       calc_res/resY_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.002ns (1.013ns logic, 0.989ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               calc_res/de_q (FF)
  Destination:          calc_res/resY_q_9 (FF)
  Requirement:          1.000ns
  Data Path Delay:      2.445ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk10x rising at 0.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.067ns

  Clock Uncertainty:          0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.114ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: calc_res/de_q to calc_res/resY_q_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y29.DQ       Tcko                  0.447   calc_res/de_q
                                                       calc_res/de_q
    SLICE_X7Y28.A1       net (fanout=9)        0.804   calc_res/de_q
    SLICE_X7Y28.A        Tilo                  0.259   calc_res/resY_q<10>
                                                       calc_res/_n0066_inv2
    SLICE_X7Y28.CE       net (fanout=3)        0.572   calc_res/_n0066_inv
    SLICE_X7Y28.CLK      Tceck                 0.363   calc_res/resY_q<10>
                                                       calc_res/resY_q_9
    -------------------------------------------------  ---------------------------
    Total                                      2.445ns (1.069ns logic, 1.376ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point calc_res/resX_7 (SLICE_X9Y30.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_res/resX_q_7 (FF)
  Destination:          calc_res/resX_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.455ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.044 - 0.041)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_res/resX_q_7 to calc_res/resX_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y29.DQ       Tcko                  0.200   calc_res/resX_q<7>
                                                       calc_res/resX_q_7
    SLICE_X9Y30.BX       net (fanout=2)        0.196   calc_res/resX_q<7>
    SLICE_X9Y30.CLK      Tckdi       (-Th)    -0.059   reX_1_OBUF
                                                       calc_res/resX_7
    -------------------------------------------------  ---------------------------
    Total                                      0.455ns (0.259ns logic, 0.196ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point calc_res/resY_6 (SLICE_X6Y26.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_res/resY_q_6 (FF)
  Destination:          calc_res/resY_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 0)
  Clock Path Skew:      -0.001ns (0.036 - 0.037)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_res/resY_q_6 to calc_res/resY_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y27.AQ       Tcko                  0.198   calc_res/resY_q<2>
                                                       calc_res/resY_q_6
    SLICE_X6Y26.AX       net (fanout=2)        0.221   calc_res/resY_q<6>
    SLICE_X6Y26.CLK      Tckdi       (-Th)    -0.041   reY_6_OBUF
                                                       calc_res/resY_6
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.239ns logic, 0.221ns route)
                                                       (52.0% logic, 48.0% route)

--------------------------------------------------------------------------------

Paths for end point calc_res/resX_9 (SLICE_X11Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.461ns (requirement - (clock path skew + uncertainty - data path))
  Source:               calc_res/resX_q_9 (FF)
  Destination:          calc_res/resX_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.464ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk10x rising at 1.000ns
  Destination Clock:    clk10x rising at 1.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: calc_res/resX_q_9 to calc_res/resX_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y30.BQ       Tcko                  0.200   calc_res/resX_q<11>
                                                       calc_res/resX_q_9
    SLICE_X11Y30.AX      net (fanout=2)        0.205   calc_res/resX_q<9>
    SLICE_X11Y30.CLK     Tckdi       (-Th)    -0.059   reX_13_OBUF
                                                       calc_res/resX_9
    -------------------------------------------------  ---------------------------
    Total                                      0.464ns (0.259ns logic, 0.205ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk10x = PERIOD TIMEGRP "clk10x" TS_DVI_CLOCK0 * 10 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calc_res/resX_q<3>/CLK
  Logical resource: calc_res/resX_q_0/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calc_res/resX_q<3>/CLK
  Logical resource: calc_res/resX_q_1/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------
Slack: 0.570ns (period - min period limit)
  Period: 1.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: calc_res/resX_q<3>/CLK
  Logical resource: calc_res/resX_q_2/CK
  Location pin: SLICE_X8Y28.CLK
  Clock network: clk10x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP 
"dvi_demo0_dvi_rx0_pllclk2"         TS_DVI_CLOCK0 * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1548 paths analyzed, 542 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.859ns.
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2 (SLICE_X54Y93.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.769ns (Levels of Logic = 3)
  Clock Path Skew:      -0.005ns (0.154 - 0.159)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3 to dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y91.AMUX    Tshcko                0.461   dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd2
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3
    SLICE_X55Y93.B2      net (fanout=20)       1.082   dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd3
    SLICE_X55Y93.BMUX    Tilo                  0.313   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<0>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X54Y93.C2      net (fanout=2)        0.421   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X54Y93.C       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X54Y93.D5      net (fanout=1)        0.204   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X54Y93.D       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X54Y93.CE      net (fanout=5)        0.543   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X54Y93.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.769ns (1.519ns logic, 2.250ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.242 - 0.244)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d to dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y87.AQ      Tcko                  0.391   dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d
    SLICE_X54Y91.C3      net (fanout=3)        0.865   dvi_demo0/dvi_rx0/dec_r/des_0/valid_data_d
    SLICE_X54Y91.C       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv14
    SLICE_X54Y93.C5      net (fanout=1)        0.744   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv13
    SLICE_X54Y93.C       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X54Y93.D5      net (fanout=1)        0.204   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X54Y93.D       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X54Y93.CE      net (fanout=5)        0.543   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X54Y93.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.341ns logic, 2.356ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.216ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.154 - 0.151)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4 to dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y88.BQ      Tcko                  0.391   dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4
    SLICE_X55Y93.B4      net (fanout=19)       1.085   dvi_demo0/dvi_rx0/dec_r/des_0/state_FSM_FFd4
    SLICE_X55Y93.BMUX    Tilo                  0.313   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<0>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X54Y93.C2      net (fanout=2)        0.421   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>2
    SLICE_X54Y93.C       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv18
    SLICE_X54Y93.D5      net (fanout=1)        0.204   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv17
    SLICE_X54Y93.D       Tilo                  0.205   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv19
    SLICE_X54Y93.CE      net (fanout=5)        0.543   dvi_demo0/dvi_rx0/dec_r/des_0/_n0276_inv
    SLICE_X54Y93.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<2>
                                                       dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_2
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.449ns logic, 2.253ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0 (SLICE_X58Y60.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.209ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d to dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y58.AQ      Tcko                  0.391   dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d
    SLICE_X59Y58.A1      net (fanout=17)       1.078   dvi_demo0/dvi_rx0/dec_b/des_0/incdec_data_d
    SLICE_X59Y58.A       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv14
    SLICE_X56Y59.C6      net (fanout=1)        0.488   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv13
    SLICE_X56Y59.C       Tilo                  0.204   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18
    SLICE_X56Y59.D5      net (fanout=1)        0.195   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17
    SLICE_X56Y59.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19
    SLICE_X58Y60.CE      net (fanout=3)        0.549   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv
    SLICE_X58Y60.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.702ns (1.392ns logic, 2.310ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.470ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.445ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1 to dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y60.CQ      Tcko                  0.408   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1
    SLICE_X59Y58.A2      net (fanout=22)       0.804   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
    SLICE_X59Y58.A       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_b/des_0/busy_data_d
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv14
    SLICE_X56Y59.C6      net (fanout=1)        0.488   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv13
    SLICE_X56Y59.C       Tilo                  0.204   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18
    SLICE_X56Y59.D5      net (fanout=1)        0.195   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17
    SLICE_X56Y59.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19
    SLICE_X58Y60.CE      net (fanout=3)        0.549   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv
    SLICE_X58Y60.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.445ns (1.409ns logic, 2.036ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.437ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1 to dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y60.CQ      Tcko                  0.408   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_1
    SLICE_X56Y58.A5      net (fanout=22)       0.787   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
    SLICE_X56Y58.AMUX    Tilo                  0.261   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter[4]_PWR_17_o_mux_63_OUT<4>3
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18_SW0
    SLICE_X56Y59.C3      net (fanout=1)        0.495   dvi_demo0/dvi_rx0/dec_b/des_0/N14
    SLICE_X56Y59.C       Tilo                  0.204   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv18
    SLICE_X56Y59.D5      net (fanout=1)        0.195   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv17
    SLICE_X56Y59.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv19
    SLICE_X58Y60.CE      net (fanout=3)        0.549   dvi_demo0/dvi_rx0/dec_b/des_0/_n0276_inv
    SLICE_X58Y60.CLK     Tceck                 0.335   dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/pdcounter_0
    -------------------------------------------------  ---------------------------
    Total                                      3.437ns (1.411ns logic, 2.026ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4 (SLICE_X57Y44.CE), 31 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.220ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.643ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.457 - 0.509)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d to dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y50.AQ      Tcko                  0.447   dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d
    SLICE_X56Y45.D5      net (fanout=17)       0.772   dvi_demo0/dvi_rx0/dec_g/des_0/incdec_data_d
    SLICE_X56Y45.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14
    SLICE_X57Y44.C4      net (fanout=1)        0.564   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
    SLICE_X57Y44.C       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18
    SLICE_X57Y44.D5      net (fanout=1)        0.209   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17
    SLICE_X57Y44.D       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19
    SLICE_X57Y44.CE      net (fanout=4)        0.606   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv
    SLICE_X57Y44.CLK     Tceck                 0.324   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.643ns (1.492ns logic, 2.151ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.601ns (Levels of Logic = 3)
  Clock Path Skew:      -0.013ns (0.241 - 0.254)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3 to dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y44.CQ      Tcko                  0.408   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<3>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_3
    SLICE_X56Y45.D3      net (fanout=19)       0.769   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<3>
    SLICE_X56Y45.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14
    SLICE_X57Y44.C4      net (fanout=1)        0.564   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
    SLICE_X57Y44.C       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18
    SLICE_X57Y44.D5      net (fanout=1)        0.209   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17
    SLICE_X57Y44.D       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19
    SLICE_X57Y44.CE      net (fanout=4)        0.606   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv
    SLICE_X57Y44.CLK     Tceck                 0.324   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.601ns (1.453ns logic, 2.148ns route)
                                                       (40.3% logic, 59.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.317ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.588ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.152 - 0.162)
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.085ns

  Clock Uncertainty:          0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.155ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1 to dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y45.CQ      Tcko                  0.391   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<1>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_1
    SLICE_X56Y45.D2      net (fanout=22)       0.773   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<1>
    SLICE_X56Y45.D       Tilo                  0.203   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv14
    SLICE_X57Y44.C4      net (fanout=1)        0.564   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv13
    SLICE_X57Y44.C       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv18
    SLICE_X57Y44.D5      net (fanout=1)        0.209   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv17
    SLICE_X57Y44.D       Tilo                  0.259   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv19
    SLICE_X57Y44.CE      net (fanout=4)        0.606   dvi_demo0/dvi_rx0/dec_g/des_0/_n0276_inv
    SLICE_X57Y44.CLK     Tceck                 0.324   dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter<4>
                                                       dvi_demo0/dvi_rx0/dec_g/des_0/pdcounter_4
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (1.436ns logic, 2.152ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_demo0_dvi_rx0_pllclk2"
        TS_DVI_CLOCK0 * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_r/flipgearx2 (SLICE_X44Y67.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_r/flipgearx2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.499ns (Levels of Logic = 0)
  Clock Path Skew:      0.049ns (1.068 - 1.019)
  Source Clock:         dvi_demo0/dvi_rx0/pclk rising at 0.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 0.000ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear to dvi_demo0/dvi_rx0/dec_r/flipgearx2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y66.DQ      Tcko                  0.200   dvi_demo0/dvi_rx0/dec_r/flipgear
                                                       dvi_demo0/dvi_rx0/dec_r/phsalgn_0/flipgear
    SLICE_X44Y67.CX      net (fanout=2)        0.258   dvi_demo0/dvi_rx0/dec_r/flipgear
    SLICE_X44Y67.CLK     Tckdi       (-Th)    -0.041   dvi_demo0/dvi_rx0/dec_r/flipgearx2
                                                       dvi_demo0/dvi_rx0/dec_r/flipgearx2
    -------------------------------------------------  ---------------------------
    Total                                      0.499ns (0.241ns logic, 0.258ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3 (SLICE_X58Y61.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2 (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2 to dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y61.CQ      Tcko                  0.200   dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd4
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y61.C5      net (fanout=20)       0.085   dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd2
    SLICE_X58Y61.CLK     Tah         (-Th)    -0.121   dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd4
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3-In1
                                                       dvi_demo0/dvi_rx0/dec_b/des_0/state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.321ns logic, 0.085ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_rx0/dec_g/toggle (SLICE_X40Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_rx0/dec_g/toggle (FF)
  Destination:          dvi_demo0/dvi_rx0/dec_g/toggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/dvi_rx0/pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_rx0/dec_g/toggle to dvi_demo0/dvi_rx0/dec_g/toggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y62.AQ      Tcko                  0.200   dvi_demo0/dvi_rx0/dec_g/toggle
                                                       dvi_demo0/dvi_rx0/dec_g/toggle
    SLICE_X40Y62.A6      net (fanout=2)        0.023   dvi_demo0/dvi_rx0/dec_g/toggle
    SLICE_X40Y62.CLK     Tah         (-Th)    -0.190   dvi_demo0/dvi_rx0/dec_g/toggle
                                                       dvi_demo0/dvi_rx0/dec_g/toggle_INV_26_o1_INV_0
                                                       dvi_demo0/dvi_rx0/dec_g/toggle
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_demo0_dvi_rx0_pllclk2 = PERIOD TIMEGRP "dvi_demo0_dvi_rx0_pllclk2"
        TS_DVI_CLOCK0 * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dvi_demo0/dvi_rx0/pclkx2bufg/I0
  Logical resource: dvi_demo0/dvi_rx0/pclkx2bufg/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: dvi_demo0/dvi_rx0/pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_demo0/dvi_rx0/dec_r/des_0/incdec_data_d/CLK
  Logical resource: dvi_demo0/dvi_rx0/dec_r/des_0/incdec_data_d/CK
  Location pin: SLICE_X54Y87.CLK
  Clock network: dvi_demo0/dvi_rx0/pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter<4>/CLK
  Logical resource: dvi_demo0/dvi_rx0/dec_r/des_0/pdcounter_4/CK
  Location pin: SLICE_X54Y91.CLK
  Clock network: dvi_demo0/dvi_rx0/pclkx2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_demo0_tx0_pllclk0 = PERIOD TIMEGRP 
"dvi_demo0_tx0_pllclk0"         TS_LED_3_OBUF * 10 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP 
"dvi_demo0_tx0_pllclk2"         TS_LED_3_OBUF * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 119 paths analyzed, 119 endpoints analyzed, 3 failing endpoints
 3 timing errors detected. (3 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.069ns.
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_m (OLOGIC_X12Y119.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_out4 (FF)
  Destination:          dvi_demo0/dvi_tx0/oserdes0/oserdes_m (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.896ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_out4 to dvi_demo0/dvi_tx0/oserdes0/oserdes_m
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y121.CMUX    Tshcko                0.488   dvi_demo0/dvi_tx0/n0011<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_out4
    OLOGIC_X12Y119.D1    net (fanout=1)        4.432   dvi_demo0/dvi_tx0/n0011<4>
    OLOGIC_X12Y119.CLKDIVTosdck_D             -0.024   dvi_demo0/dvi_tx0/oserdes0/oserdes_m
                                                       dvi_demo0/dvi_tx0/oserdes0/oserdes_m
    -------------------------------------------------  ---------------------------
    Total                                      4.896ns (0.464ns logic, 4.432ns route)
                                                       (9.5% logic, 90.5% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_out1 (FF)
  Destination:          dvi_demo0/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_out1 to dvi_demo0/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y121.AMUX    Tshcko                0.488   dvi_demo0/dvi_tx0/n0011<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_out1
    OLOGIC_X12Y118.D2    net (fanout=1)        4.438   dvi_demo0/dvi_tx0/n0011<1>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.036   dvi_demo0/dvi_tx0/oserdes0/oserdes_s
                                                       dvi_demo0/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (0.452ns logic, 4.438ns route)
                                                       (9.2% logic, 90.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/oserdes0/oserdes_s (OLOGIC_X12Y118.D3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -0.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_out2 (FF)
  Destination:          dvi_demo0/dvi_tx0/oserdes0/oserdes_s (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.890ns (Levels of Logic = 0)
  Clock Path Skew:      -0.003ns (0.243 - 0.246)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 0.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.170ns

  Clock Uncertainty:          0.170ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.332ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_out2 to dvi_demo0/dvi_tx0/oserdes0/oserdes_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y121.AQ      Tcko                  0.447   dvi_demo0/dvi_tx0/n0011<7>
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_out2
    OLOGIC_X12Y118.D3    net (fanout=1)        4.476   dvi_demo0/dvi_tx0/n0011<2>
    OLOGIC_X12Y118.CLKDIVTosdck_D             -0.033   dvi_demo0/dvi_tx0/oserdes0/oserdes_s
                                                       dvi_demo0/dvi_tx0/oserdes0/oserdes_s
    -------------------------------------------------  ---------------------------
    Total                                      4.890ns (0.414ns logic, 4.476ns route)
                                                       (8.5% logic, 91.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP "dvi_demo0_tx0_pllclk2"
        TS_LED_3_OBUF * 2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (SLICE_X13Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_rstp (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fdc_ra2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_rstp to dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.AQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/rstp
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_rstp
    SLICE_X13Y107.SR     net (fanout=2)        0.219   dvi_demo0/dvi_tx0/pixel2x/rstp
    SLICE_X13Y107.CLK    Tcksr       (-Th)     0.132   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra2
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.066ns logic, 0.219ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (SLICE_X13Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_rstp (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fdc_ra0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.286ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_rstp to dvi_demo0/dvi_tx0/pixel2x/fdc_ra0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.AQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/rstp
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_rstp
    SLICE_X13Y107.SR     net (fanout=2)        0.219   dvi_demo0/dvi_tx0/pixel2x/rstp
    SLICE_X13Y107.CLK    Tcksr       (-Th)     0.131   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra0
    -------------------------------------------------  ---------------------------
    Total                                      0.286ns (0.067ns logic, 0.219ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------

Paths for end point dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (SLICE_X13Y107.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.291ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dvi_demo0/dvi_tx0/pixel2x/fd_rstp (FF)
  Destination:          dvi_demo0/dvi_tx0/pixel2x/fdc_ra1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.289ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.038 - 0.040)
  Source Clock:         dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Destination Clock:    dvi_demo0/tx0_pclkx2 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dvi_demo0/dvi_tx0/pixel2x/fd_rstp to dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y109.AQ     Tcko                  0.198   dvi_demo0/dvi_tx0/pixel2x/rstp
                                                       dvi_demo0/dvi_tx0/pixel2x/fd_rstp
    SLICE_X13Y107.SR     net (fanout=2)        0.219   dvi_demo0/dvi_tx0/pixel2x/rstp
    SLICE_X13Y107.CLK    Tcksr       (-Th)     0.128   dvi_demo0/dvi_tx0/pixel2x/ra<3>
                                                       dvi_demo0/dvi_tx0/pixel2x/fdc_ra1
    -------------------------------------------------  ---------------------------
    Total                                      0.289ns (0.070ns logic, 0.219ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dvi_demo0_tx0_pllclk2 = PERIOD TIMEGRP "dvi_demo0_tx0_pllclk2"
        TS_LED_3_OBUF * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dvi_demo0/tx0_pclkx2_buf/I0
  Logical resource: dvi_demo0/tx0_pclkx2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dvi_demo0/tx0_pllclk2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_demo0/dvi_tx0/pixel2x/db<15>/CLK
  Logical resource: dvi_demo0/dvi_tx0/pixel2x/fd_db12/CK
  Location pin: SLICE_X24Y114.CLK
  Clock network: dvi_demo0/tx0_pclkx2
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dvi_demo0/dvi_tx0/pixel2x/db<15>/CLK
  Logical resource: dvi_demo0/dvi_tx0/pixel2x/fd_db13/CK
  Location pin: SLICE_X24Y114.CLK
  Clock network: dvi_demo0/tx0_pclkx2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DVI_CLOCK0
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DVI_CLOCK0                  |     10.000ns|      3.334ns|     40.760ns|            0|          390|            0|     14349501|
| TS_ramdo_0                    |     10.000ns|      3.157ns|          N/A|            0|            0|           30|            0|
| TS_ramra_0                    |     10.000ns|      5.355ns|          N/A|            0|            0|          120|            0|
| TS_LED_3_OBUF                 |     10.000ns|     12.117ns|     10.138ns|           93|            3|     14346833|          119|
|  TS_dvi_demo0_tx0_pllclk0     |      1.000ns|          N/A|          N/A|            0|            0|            0|            0|
|  TS_dvi_demo0_tx0_pllclk2     |      5.000ns|      5.069ns|          N/A|            3|            0|          119|            0|
| TS_clk10x                     |      1.000ns|      4.076ns|          N/A|          294|            0|          851|            0|
| TS_dvi_demo0_dvi_rx0_pllclk2  |      5.000ns|      3.859ns|          N/A|            0|            0|         1548|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock RX0_TMDS<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |   12.117|         |         |         |
RX0_TMDSB<3>   |   12.117|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RX0_TMDSB<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
RX0_TMDS<3>    |   12.117|         |         |         |
RX0_TMDSB<3>   |   12.117|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.854|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 390  Score: 558283  (Setup/Max: 558283, Hold: 0)

Constraints cover 14351591 paths, 0 nets, and 5021 connections

Design statistics:
   Minimum period:  12.117ns{1}   (Maximum frequency:  82.529MHz)
   Maximum path delay from/to any node:   5.355ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 12 22:55:14 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



