// Seed: 679846791
module module_0 (
    input  tri1  id_0
    , id_15,
    output tri0  id_1,
    output uwire id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wire  id_5,
    output wor   id_6,
    input  wand  id_7,
    input  tri0  id_8,
    input  tri0  id_9,
    input  tri0  id_10,
    input  wor   id_11,
    input  tri   id_12,
    output tri0  id_13
);
  id_16(
      .id_0(1'b0), .id_1(id_3)
  );
endmodule
module module_1 (
    input  tri0 id_0,
    input  wire id_1,
    output wor  id_2,
    output wire id_3,
    output tri0 id_4,
    input  tri1 id_5,
    output wor  id_6,
    output tri0 id_7,
    input  wire id_8,
    input  tri1 id_9
);
  assign id_7 = id_8;
  module_0(
      id_1, id_6, id_6, id_7, id_5, id_0, id_7, id_1, id_1, id_1, id_1, id_0, id_9, id_3
  );
endmodule
