<?xml version="1.0"?>
<arch>
<primitives>
<primitive name="INPAD">
    <output name="DO"  width="1"/>
    <input name="DI"  width="1"/>
    <input name="SR"  width="1" type="RESET"/>
    <input name="CE"  width="1" type="ENABLE"/>
    <input name="CLK"  width="1" type="CLOCK"/>
</primitive>
       
<primitive name="OUTPAD">
    <output name="DO"  width="1"/>
    <input name="DI"  width="1"/>
    <input name="SR"  width="1" type="RESET"/>
    <input name="CE"  width="1" type="ENABLE"/>
    <input name="CLK"  width="1" type="CLOCK"/>
</primitive>

<primitive name="GCU0">
    <input name="CLK"  width="1" type="CLOCK"/>
    <input name="I"  width="330"/>
    <output name="O"  width="207"/>
</primitive>

<primitive name="HRAM">
    <output name="DOUT"  width="72"/>
    <input name="CLK"  width="1" type="CLOCK"/>
    <input name="REN"  width="1" type="ENABLE"/>
    <input name="WEN"  width="1" type="ENABLE"/>
    <input name="AR"  width="11"/>
    <input name="AW"  width="11"/>
    <input name="DIN"  width="72"/>
    <input name="ERRINS"  width="1"/>
    <input name="ERRIND"  width="1"/>
    <input name="RST_N"  width="1" type="RESET"/>
    <output name="ERRFLAGS"  width="1"/>
    <output name="ERRFLAGD"  width="1"/>
    <output name="ERRADDR"  width="11"/>
</primitive>

<primitive name="BRAM36K">
    <output name="SUB_DOUT"  width="36"/>
    <output name="DOUT"  width="36"/>
    <input name="DIN"  width="36"/>
    <input name="AW"  width="11"/>
    <input name="WEN"  width="1" type="ENABLE"/>
    <input name="AR"  width="11"/>
    <input name="REN"  width="1" type="ENABLE"/>
    <input name="SUB_DIN"  width="36"/>
    <input name="SUB_AW"  width="11"/>
    <input name="SUB_WEN"  width="1"/>
    <input name="SUB_AR"  width="11"/>
    <input name="SUB_REN"  width="1"/>
    <input name="TP_U0_LS"  width="1"/>
    <input name="TP_U1_LS"  width="1"/>
    <input name="CLR_INNER_BP0_FIFO"  width="1"/>
    <input name="CLR_INNER_BP1_FIFO"  width="1"/>
    <input name="FIFO_CLR"  width="1"/>
    <input name="FIFO_D_R_RDY"  width="1"/>
    <input name="ERRINS"  width="1"/>
    <input name="ERRIND"  width="1"/>
    <input name="CLK_USER0_W"  width="1" type="CLOCK"/>
    <input name="CLK_USER0_R"  width="1" type="CLOCK"/>
    <input name="CLK_USER1_W"  width="1" type="CLOCK"/>
    <input name="CLK_USER1_R"  width="1" type="CLOCK"/>
    <input name="RST_BRAM_N"  width="1" type="RESET"/>
    <input name="RAM0_MBIST_WM0"  width="1"/>
    <input name="RAM0_MBIST_WM1"  width="1"/>
    <input name="RAM1_MBIST_WM0"  width="1"/>
    <input name="RAM1_MBIST_WM1"  width="1"/>
    <output name="SDP0_RD_VLD"  width="1"/>
    <output name="SDP1_RD_VLD"  width="1"/>
    <output name="D_R_AEMPTY"  width="1"/>
    <output name="D_R_EMPTY"  width="1"/>
    <output name="ECC_AR"  width="9"/>
    <output name="ERRFLAGS"  width="1"/>
    <output name="ERRFLAGD"  width="1"/>
    <output name="FIFO_D_W_RDY"  width="1"/>
    <output name="D_DOUT_VLD"  width="1"/>
    <output name="D_W_AFULL"  width="1"/>
    <output name="D_W_FULL"  width="1"/>
</primitive>

<primitive name="DFF">
    <output name="Q"  width="1"/>
    <input name="D"  width="1"/>
    <input name="SR"  width="1" type="RESET"/>
    <input name="CE"  width="1" type="ENABLE"/>
    <input name="C"  width="1" type="CLOCK"/>
</primitive>

<primitive name="LUT5">
    <output name="OUT"  width="1"/>
    <input name="IN"  width="6"/>
    <input name="LCAS_IN"  width="1"/>
    <input name="CCAS_IN"  width="1"/>
</primitive>

<primitive name="LUT6">
    <output name="OUT"  width="2"/>
    <input name="IN"  width="6"/>
    <input name="LCAS_IN"  width="1"/>
    <input name="CCAS_IN"  width="1"/>
    <output name="P"  width="1"/>
    <output name="G"  width="1"/>
</primitive>

<primitive name="MUX2">
    <input name="IN"  width="2"/>
    <input name="SEL"  width="1"/>
    <output name="OUT"  width="1"/>
</primitive>

<primitive name="LRAM">
    <output name="O"  width="2"/>
    <input name="CE"  width="1" type="ENABLE"/>
    <input name="A"  width="6"/>
    <input name="WA"  width="6"/>
    <input name="D"  width="2"/>
    <input name="CLK"  width="1" type="CLOCK"/>
</primitive>

<primitive name="GLOBAL_CLK">
    <output name="IN"  width="1"/>
    <input name="VIN"  width="1"/>
</primitive>

<primitive name="GCLK_BUF">
    <output name="OUT"  width="1"/>
    <input name="IN"  width="1"/>
</primitive>

<primitive name="SHIFT">
    <input name="A"  width="6"/>
    <input name="SFTIN"  width="1"/>
    <input name="CE"  width="1" type="ENABLE"/>
    <input name="CLK"  width="1" type="CLOCK"/>
    <output name="SO"  width="1"/>
    <output name="Q"  width="1"/>
</primitive>

<primitive name="DUMMY"/>
</primitives>

<global_sw name="GSW_A">
    <input name="i_clk" width="8" type="clock"/>
    <input name="o_clk" width="8" type="clock"/>

    <input  name="i_el1" width="8" direction="east" length="1" output="o_wl1"/>
    <input  name="i_el2" width="8" direction="east" length="2" output="o_wl2"/>
    <input  name="i_el6" width="8" direction="east" length="6" output="o_wl6"/>

    <input  name="i_nl1" width="8" direction="north" length="1" output="o_sl1"/>
    <input  name="i_nl2" width="8" direction="north" length="2" output="o_sl2"/>
    <input  name="i_nl6" width="8" direction="north" length="6" output="o_sl6"/>

    <input  name="i_wl1" width="8" direction="west" length="1" output="o_el1"/>
    <input  name="i_wl2" width="8" direction="west" length="2" output="o_el2"/>
    <input  name="i_wl6" width="8" direction="west" length="6" output="o_el6"/>

    <input  name="i_sl1" width="8" direction="south" length="1" output="o_nl1"/>
    <input  name="i_sl2" width="8" direction="south" length="2" output="o_nl2"/>
    <input  name="i_sl6" width="8" direction="south" length="6" output="o_nl6"/>


    <input  name="i_lsw_direct" width="32"/>
    <input  name="i_lsw_switch" width="16"/>
    <input  name="i_lsw_special" width="164"/>

    <output name="o_lsw" width="96"/>

    <interconnect>
        <direct name="clk_byp" inputs="i_clk" outputs="o_clk" />

        <direct name="gsw_to_lsw" inputs="i_el1,i_el2,i_el6,i_nl1,i_nl2,i_nl6,i_wl1,i_wl2,i_wl6,i_sl1,i_sl2,i_sl6" outputs="o_lsw" />

        <connect name="o_el1_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_el1[0]" />
        <connect name="o_el1_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_el1[1]" />
        <connect name="o_el1_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_el1[2]" />
        <connect name="o_el1_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_el1[3]" />
        <connect name="o_el1_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_el1[4]" />
        <connect name="o_el1_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_el1[5]" />
        <connect name="o_el1_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_el1[6]" />
        <connect name="o_el1_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_el1[7]" />

        <connect name="o_nl1_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_nl1[0]" />
        <connect name="o_nl1_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_nl1[1]" />
        <connect name="o_nl1_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_nl1[2]" />
        <connect name="o_nl1_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_nl1[3]" />
        <connect name="o_nl1_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_nl1[4]" />
        <connect name="o_nl1_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_nl1[5]" />
        <connect name="o_nl1_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_nl1[6]" />
        <connect name="o_nl1_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_nl1[7]" />

        <connect name="o_wl1_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_wl1[0]" />
        <connect name="o_wl1_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_wl1[1]" />
        <connect name="o_wl1_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_wl1[2]" />
        <connect name="o_wl1_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_wl1[3]" />
        <connect name="o_wl1_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_wl1[4]" />
        <connect name="o_wl1_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_wl1[5]" />
        <connect name="o_wl1_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_wl1[6]" />
        <connect name="o_wl1_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_wl1[7]" />

        <connect name="o_sl1_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_sl1[0]" />
        <connect name="o_sl1_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_sl1[1]" />
        <connect name="o_sl1_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_sl1[2]" />
        <connect name="o_sl1_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_sl1[3]" />
        <connect name="o_sl1_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_sl1[4]" />
        <connect name="o_sl1_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_sl1[5]" />
        <connect name="o_sl1_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_sl1[6]" />
        <connect name="o_sl1_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_sl1[7]" />

        <connect name="o_el2_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_el2[0]" />
        <connect name="o_el2_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_el2[1]" />
        <connect name="o_el2_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_el2[2]" />
        <connect name="o_el2_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_el2[3]" />
        <connect name="o_el2_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_el2[4]" />
        <connect name="o_el2_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_el2[5]" />
        <connect name="o_el2_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_el2[6]" />
        <connect name="o_el2_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_el2[7]" />

        <connect name="o_nl2_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_nl2[0]" />
        <connect name="o_nl2_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_nl2[1]" />
        <connect name="o_nl2_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_nl2[2]" />
        <connect name="o_nl2_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_nl2[3]" />
        <connect name="o_nl2_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_nl2[4]" />
        <connect name="o_nl2_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_nl2[5]" />
        <connect name="o_nl2_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_nl2[6]" />
        <connect name="o_nl2_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_nl2[7]" />

        <connect name="o_wl2_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_wl2[0]" />
        <connect name="o_wl2_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_wl2[1]" />
        <connect name="o_wl2_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_wl2[2]" />
        <connect name="o_wl2_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_wl2[3]" />
        <connect name="o_wl2_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_wl2[4]" />
        <connect name="o_wl2_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_wl2[5]" />
        <connect name="o_wl2_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_wl2[6]" />
        <connect name="o_wl2_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_wl2[7]" />

        <connect name="o_sl2_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_sl2[0]" />
        <connect name="o_sl2_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_sl2[1]" />
        <connect name="o_sl2_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_sl2[2]" />
        <connect name="o_sl2_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_sl2[3]" />
        <connect name="o_sl2_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_sl2[4]" />
        <connect name="o_sl2_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_sl2[5]" />
        <connect name="o_sl2_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_sl2[6]" />
        <connect name="o_sl2_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_sl2[7]" />

        <connect name="o_el6_0" inputs="i_nl1[0],i_wl1[0],i_sl1[0],i_nl2[0],i_wl2[0],i_sl2[0],i_nl6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_el6[0]" />
        <connect name="o_el6_1" inputs="i_nl1[1],i_wl1[1],i_sl1[1],i_nl2[1],i_wl2[1],i_sl2[1],i_nl6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_el6[1]" />
        <connect name="o_el6_2" inputs="i_nl1[2],i_wl1[2],i_sl1[2],i_nl2[2],i_wl2[2],i_sl2[2],i_nl6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_el6[2]" />
        <connect name="o_el6_3" inputs="i_nl1[3],i_wl1[3],i_sl1[3],i_nl2[3],i_wl2[3],i_sl2[3],i_nl6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_el6[3]" />
        <connect name="o_el6_4" inputs="i_nl1[4],i_wl1[4],i_sl1[4],i_nl2[4],i_wl2[4],i_sl2[4],i_nl6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_el6[4]" />
        <connect name="o_el6_5" inputs="i_nl1[5],i_wl1[5],i_sl1[5],i_nl2[5],i_wl2[5],i_sl2[5],i_nl6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_el6[5]" />
        <connect name="o_el6_6" inputs="i_nl1[6],i_wl1[6],i_sl1[6],i_nl2[6],i_wl2[6],i_sl2[6],i_nl6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_el6[6]" />
        <connect name="o_el6_7" inputs="i_nl1[7],i_wl1[7],i_sl1[7],i_nl2[7],i_wl2[7],i_sl2[7],i_nl6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_el6[7]" />

        <connect name="o_nl6_0" inputs="i_el1[0],i_wl1[0],i_sl1[0],i_el2[0],i_wl2[0],i_sl2[0],i_el6[0],i_wl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_nl6[0]" />
        <connect name="o_nl6_1" inputs="i_el1[1],i_wl1[1],i_sl1[1],i_el2[1],i_wl2[1],i_sl2[1],i_el6[1],i_wl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_nl6[1]" />
        <connect name="o_nl6_2" inputs="i_el1[2],i_wl1[2],i_sl1[2],i_el2[2],i_wl2[2],i_sl2[2],i_el6[2],i_wl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_nl6[2]" />
        <connect name="o_nl6_3" inputs="i_el1[3],i_wl1[3],i_sl1[3],i_el2[3],i_wl2[3],i_sl2[3],i_el6[3],i_wl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_nl6[3]" />
        <connect name="o_nl6_4" inputs="i_el1[4],i_wl1[4],i_sl1[4],i_el2[4],i_wl2[4],i_sl2[4],i_el6[4],i_wl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_nl6[4]" />
        <connect name="o_nl6_5" inputs="i_el1[5],i_wl1[5],i_sl1[5],i_el2[5],i_wl2[5],i_sl2[5],i_el6[5],i_wl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_nl6[5]" />
        <connect name="o_nl6_6" inputs="i_el1[6],i_wl1[6],i_sl1[6],i_el2[6],i_wl2[6],i_sl2[6],i_el6[6],i_wl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_nl6[6]" />
        <connect name="o_nl6_7" inputs="i_el1[7],i_wl1[7],i_sl1[7],i_el2[7],i_wl2[7],i_sl2[7],i_el6[7],i_wl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_nl6[7]" />

        <connect name="o_wl6_0" inputs="i_el1[0],i_nl1[0],i_sl1[0],i_el2[0],i_nl2[0],i_sl2[0],i_el6[0],i_nl6[0],i_sl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[0],i_lsw_direct[1]" outputs="o_wl6[0]" />
        <connect name="o_wl6_1" inputs="i_el1[1],i_nl1[1],i_sl1[1],i_el2[1],i_nl2[1],i_sl2[1],i_el6[1],i_nl6[1],i_sl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[2],i_lsw_direct[3]" outputs="o_wl6[1]" />
        <connect name="o_wl6_2" inputs="i_el1[2],i_nl1[2],i_sl1[2],i_el2[2],i_nl2[2],i_sl2[2],i_el6[2],i_nl6[2],i_sl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[4],i_lsw_direct[5]" outputs="o_wl6[2]" />
        <connect name="o_wl6_3" inputs="i_el1[3],i_nl1[3],i_sl1[3],i_el2[3],i_nl2[3],i_sl2[3],i_el6[3],i_nl6[3],i_sl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[6],i_lsw_direct[7]" outputs="o_wl6[3]" />
        <connect name="o_wl6_4" inputs="i_el1[4],i_nl1[4],i_sl1[4],i_el2[4],i_nl2[4],i_sl2[4],i_el6[4],i_nl6[4],i_sl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[8],i_lsw_direct[9]" outputs="o_wl6[4]" />
        <connect name="o_wl6_5" inputs="i_el1[5],i_nl1[5],i_sl1[5],i_el2[5],i_nl2[5],i_sl2[5],i_el6[5],i_nl6[5],i_sl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[10],i_lsw_direct[11]" outputs="o_wl6[5]" />
        <connect name="o_wl6_6" inputs="i_el1[6],i_nl1[6],i_sl1[6],i_el2[6],i_nl2[6],i_sl2[6],i_el6[6],i_nl6[6],i_sl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[12],i_lsw_direct[13]" outputs="o_wl6[6]" />
        <connect name="o_wl6_7" inputs="i_el1[7],i_nl1[7],i_sl1[7],i_el2[7],i_nl2[7],i_sl2[7],i_el6[7],i_nl6[7],i_sl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[14],i_lsw_direct[15]" outputs="o_wl6[7]" />

        <connect name="o_sl6_0" inputs="i_el1[0],i_nl1[0],i_wl1[0],i_el2[0],i_nl2[0],i_wl2[0],i_el6[0],i_nl6[0],i_wl6[0],i_lsw_switch[0],i_lsw_switch[1],i_lsw_direct[16],i_lsw_direct[17]" outputs="o_sl6[0]" />
        <connect name="o_sl6_1" inputs="i_el1[1],i_nl1[1],i_wl1[1],i_el2[1],i_nl2[1],i_wl2[1],i_el6[1],i_nl6[1],i_wl6[1],i_lsw_switch[2],i_lsw_switch[3],i_lsw_direct[18],i_lsw_direct[19]" outputs="o_sl6[1]" />
        <connect name="o_sl6_2" inputs="i_el1[2],i_nl1[2],i_wl1[2],i_el2[2],i_nl2[2],i_wl2[2],i_el6[2],i_nl6[2],i_wl6[2],i_lsw_switch[4],i_lsw_switch[5],i_lsw_direct[20],i_lsw_direct[21]" outputs="o_sl6[2]" />
        <connect name="o_sl6_3" inputs="i_el1[3],i_nl1[3],i_wl1[3],i_el2[3],i_nl2[3],i_wl2[3],i_el6[3],i_nl6[3],i_wl6[3],i_lsw_switch[6],i_lsw_switch[7],i_lsw_direct[22],i_lsw_direct[23]" outputs="o_sl6[3]" />
        <connect name="o_sl6_4" inputs="i_el1[4],i_nl1[4],i_wl1[4],i_el2[4],i_nl2[4],i_wl2[4],i_el6[4],i_nl6[4],i_wl6[4],i_lsw_switch[8],i_lsw_switch[9],i_lsw_direct[24],i_lsw_direct[25]" outputs="o_sl6[4]" />
        <connect name="o_sl6_5" inputs="i_el1[5],i_nl1[5],i_wl1[5],i_el2[5],i_nl2[5],i_wl2[5],i_el6[5],i_nl6[5],i_wl6[5],i_lsw_switch[10],i_lsw_switch[11],i_lsw_direct[26],i_lsw_direct[27]" outputs="o_sl6[5]" />
        <connect name="o_sl6_6" inputs="i_el1[6],i_nl1[6],i_wl1[6],i_el2[6],i_nl2[6],i_wl2[6],i_el6[6],i_nl6[6],i_wl6[6],i_lsw_switch[12],i_lsw_switch[13],i_lsw_direct[28],i_lsw_direct[29]" outputs="o_sl6[6]" />
        <connect name="o_sl6_7" inputs="i_el1[7],i_nl1[7],i_wl1[7],i_el2[7],i_nl2[7],i_wl2[7],i_el6[7],i_nl6[7],i_wl6[7],i_lsw_switch[14],i_lsw_switch[15],i_lsw_direct[30],i_lsw_direct[31]" outputs="o_sl6[7]" />


    </interconnect>
</global_sw>

<tile_blocks>
    <tile type="DUMMY" width="1" height="1">
        <inst name="DUMMY" type="DUMMY" num="1"/> 
    </tile>
    <tile type="IO" width="1" height="1">
        <input name="i_clk" width="8" type="clock"/>
        <input name="o_clk" width="8" type="clock"/>

        <input  name="i_el1" width="8" />
        <output name="o_el1" width="8" />
        <input  name="i_nl1" width="8" />
        <output name="o_nl1" width="8" />
        <input  name="i_wl1" width="8" />
        <output name="o_wl1" width="8" />
        <input  name="i_sl1" width="8" />
        <output name="o_sl1" width="8" />
        <input  name="i_el2" width="8" />
        <output name="o_el2" width="8" />
        <input  name="i_nl2" width="8" />
        <output name="o_nl2" width="8" />
        <input  name="i_wl2" width="8" />
        <output name="o_wl2" width="8" />
        <input  name="i_sl2" width="8" />
        <output name="o_sl2" width="8" />
        <input  name="i_el6" width="8" />
        <output name="o_el6" width="8" />
        <input  name="i_nl6" width="8" />
        <output name="o_nl6" width="8" />
        <input  name="i_wl6" width="8" />
        <output name="o_wl6" width="8" />
        <input  name="i_sl6" width="8" />
        <output name="o_sl6" width="8" />


        <input name="IN"  width="24"/>
        <output name="OUT" width="24"/>

        <inst name="inpad" type="INPAD" num="24"/>
        <inst name="outpad" type="OUTPAD" num="24"/>

        <inst name="gsw" type="GSW_A" num="1"/>

        <interconnect>
            <broadcast name="CLK_0" inputs="lsw[0].o_fu_ctrl[0]" outputs="inpad.CLK"/>
            <broadcast name="CLK_1" inputs="lsw[0].o_fu_ctrl[1]" outputs="outpad.CLK"/>
            <broadcast name="SR_0" inputs="lsw[0].o_fu_ctrl[2]" outputs="inpad.SR"/>
            <broadcast name="SR_1" inputs="lsw[0].o_fu_ctrl[3]" outputs="outpad.SR"/>
            <broadcast name="CE_0" inputs="lsw[0].o_fu_ctrl[4]" outputs="inpad.CE"/>
            <broadcast name="CE_1" inputs="lsw[0].o_fu_ctrl[5]" outputs="outpad.CE"/>

            <direct name="do_to_top" inputs="outpad.DO" outputs="OUT"/>
            <direct name="top_to_di" inputs="IN" outputs="inpad.DI"/>

            <direct name="inpad_to_lsw" inputs="inpad.DO" outputs="lsw[0].i_fu"/>
            <direct name="lsw_to_ouptpad" inputs="lsw[0].o_fu" outputs="outpad.DI"/>

            <!-- common connection -->
            <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>

            <direct name="i_clk" inputs="i_clk" outputs="gsw[0].i_clk"/>
            <direct name="o_clk" inputs="gsw[0].o_clk" outputs="o_clk"/>

            <direct name="i_el1" inputs="i_el1" outputs="gsw[0].i_el1"/>
            <direct name="o_el1" inputs="gsw[0].o_el1" outputs="o_el1"/>
            <direct name="i_nl1" inputs="i_nl1" outputs="gsw[0].i_nl1"/>
            <direct name="o_nl1" inputs="gsw[0].o_nl1" outputs="o_nl1"/>
            <direct name="i_wl1" inputs="i_wl1" outputs="gsw[0].i_wl1"/>
            <direct name="o_wl1" inputs="gsw[0].o_wl1" outputs="o_wl1"/>
            <direct name="i_sl1" inputs="i_sl1" outputs="gsw[0].i_sl1"/>
            <direct name="o_sl1" inputs="gsw[0].o_sl1" outputs="o_sl1"/>
            <direct name="i_el2" inputs="i_el2" outputs="gsw[0].i_el2"/>
            <direct name="o_el2" inputs="gsw[0].o_el2" outputs="o_el2"/>
            <direct name="i_nl2" inputs="i_nl2" outputs="gsw[0].i_nl2"/>
            <direct name="o_nl2" inputs="gsw[0].o_nl2" outputs="o_nl2"/>
            <direct name="i_wl2" inputs="i_wl2" outputs="gsw[0].i_wl2"/>
            <direct name="o_wl2" inputs="gsw[0].o_wl2" outputs="o_wl2"/>
            <direct name="i_sl2" inputs="i_sl2" outputs="gsw[0].i_sl2"/>
            <direct name="o_sl2" inputs="gsw[0].o_sl2" outputs="o_sl2"/>
            <direct name="i_el6" inputs="i_el6" outputs="gsw[0].i_el6"/>
            <direct name="o_el6" inputs="gsw[0].o_el6" outputs="o_el6"/>
            <direct name="i_nl6" inputs="i_nl6" outputs="gsw[0].i_nl6"/>
            <direct name="o_nl6" inputs="gsw[0].o_nl6" outputs="o_nl6"/>
            <direct name="i_wl6" inputs="i_wl6" outputs="gsw[0].i_wl6"/>
            <direct name="o_wl6" inputs="gsw[0].o_wl6" outputs="o_wl6"/>
            <direct name="i_sl6" inputs="i_sl6" outputs="gsw[0].i_sl6"/>
            <direct name="o_sl6" inputs="gsw[0].o_sl6" outputs="o_sl6"/>

        </interconnect>

        <local_sw name="lsw" num="1">
            <input  name="i_gsw" width="96"/>
            <input  name="i_gsw_special" width="2"/>
            <input  name="i_gsw_clk" width="8"/>

            <output  name="o_gsw_direct" width="32"/>
            <output  name="o_gsw_switch" width="16"/>
            <output  name="o_gsw_special" width="164"/>

            <input name="i_fu" width="24"/>
            <output name="o_fu" width="24"/>

            <output name="o_fu_ctrl" width="6"/>

            <interconnect>
                <!-- IO to gsw -->
                <direct name="o_gsw_direct_15_8" inputs="i_fu[3],i_fu[7],i_fu[11],i_fu[9],i_fu[13],i_fu[15],i_fu[19],i_fu[23]" outputs="o_gsw_direct[15:8]"/>
                <direct name="o_gsw_direct_23_16" inputs="i_fu[3],i_fu[7],i_fu[11],i_fu[9],i_fu[13],i_fu[15],i_fu[19],i_fu[23]" outputs="o_gsw_direct[23:16]"/>

                <connect name="o_gsw_switch"  inputs="i_fu" outputs="o_gsw_switch"/>
                
                <connect name="o_gsw_direct"  inputs="i_fu" outputs="o_gsw_direct[7:0]"/>

                <!-- gsw to IO -->
                <connect name="i_gsw_0" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[0]" />
                <connect name="i_gsw_1" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[1]" />
                <connect name="i_gsw_2" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[2]" />
                <connect name="i_gsw_3" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[3]" />
                <connect name="i_gsw_4" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[4]" />
                <connect name="i_gsw_5" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[5]" />
                <connect name="i_gsw_6" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[6]" />
                <connect name="i_gsw_7" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[7]" />
                <connect name="i_gsw_8" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[8]" />
                <connect name="i_gsw_9" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[9]" />
                <connect name="i_gsw_10" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[10]" />
                <connect name="i_gsw_11" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[11]" />
                <connect name="i_gsw_12" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[12]" />
                <connect name="i_gsw_13" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[13]" />
                <connect name="i_gsw_14" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[14]" />
                <connect name="i_gsw_15" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[15]" />
                <connect name="i_gsw_16" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[16]" />
                <connect name="i_gsw_17" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[17]" />
                <connect name="i_gsw_18" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[18]" />
                <connect name="i_gsw_19" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[19]" />
                <connect name="i_gsw_20" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95]" outputs="o_fu[20]" />
                <connect name="i_gsw_21" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94]" outputs="o_fu[21]" />
                <connect name="i_gsw_22" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93]" outputs="o_fu[22]" />
                <connect name="i_gsw_23" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92]" outputs="o_fu[23]" />

                <connect name="o_fu_ctrl" inputs="i_gsw[2],i_gsw[10],i_gsw[18],i_gsw[26],i_gsw[34],i_gsw[42],i_gsw[50],i_gsw[58],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl" />

            </interconnect>
        </local_sw>
    </tile>

    <tile type="FUAT" width="1" height="1">
        <input name="i_clk" width="8" type="clock"/>
        <input name="o_clk" width="8" type="clock"/>

        <input  name="i_el1" width="8" />
        <output name="o_el1" width="8" />
        <input  name="i_nl1" width="8" />
        <output name="o_nl1" width="8" />
        <input  name="i_wl1" width="8" />
        <output name="o_wl1" width="8" />
        <input  name="i_sl1" width="8" />
        <output name="o_sl1" width="8" />
        <input  name="i_el2" width="8" />
        <output name="o_el2" width="8" />
        <input  name="i_nl2" width="8" />
        <output name="o_nl2" width="8" />
        <input  name="i_wl2" width="8" />
        <output name="o_wl2" width="8" />
        <input  name="i_sl2" width="8" />
        <output name="o_sl2" width="8" />
        <input  name="i_el6" width="8" />
        <output name="o_el6" width="8" />
        <input  name="i_nl6" width="8" />
        <output name="o_nl6" width="8" />
        <input  name="i_wl6" width="8" />
        <output name="o_wl6" width="8" />
        <input  name="i_sl6" width="8" />
        <output name="o_sl6" width="8" />

        <module name="FUA" num="1">
            <input name="clk"  width="2" type="clock"/>
            <input name="ce"  width="4" type="enable"/>
            <input name="sr"  width="2" type="reset"/>

            <input name="in0"  width="6"/>
            <input name="in1"  width="6"/>
            <input name="in2"  width="6"/>
            <input name="in3"  width="6"/>
            <input name="in4"  width="6"/>
            <input name="in5"  width="6"/>
            <input name="in6"  width="6"/>
            <input name="in7"  width="6"/>
            <input name="byp0"  width="8"/>
            <input name="byp1"  width="8"/>

            <output name="O" width="8"/>
            <output name="Q0" width="8"/>
            <output name="Q1" width="8"/>
            <output name="O1" width="8"/>
            

            <module name="BLE" num="8">
                <input name="clk"  width="1" type="clock"/>
                <input name="sr"  width="1" type="reset"/>
                <input name="ce"  width="2" type="enable"/>

                <input name="in"  width="6"/>
                <input name="byp0"  width="1"/>
                <input name="byp1"  width="1"/>

                <output name="O" width="1"/>
                <output name="Q0" width="1"/>
                <output name="Q1" width="1"/>
                <output name="O1" width="1"/>
            

                <wire name="dp0_mux" />
                <wire name="dp1_mux" />

                <module name="LUT" num="1">
                    <input name="in"  width="6"/>
                    <output name="out" width="2"/>

                    <mode name="TWO_LUT5">
                        <inst name="LUT5" type="LUT5" num="2"/>
                        <inst name="MUX2" type="MUX2" num="1"/>

                        <interconnect>
                            <broadcast name="in0" inputs="in[0]" outputs="LUT5.IN[0]"/>
                            <broadcast name="in1" inputs="in[1]" outputs="LUT5.IN[1]"/>
                            <broadcast name="in2" inputs="in[2]" outputs="LUT5.IN[2]"/>
                            <broadcast name="in3" inputs="in[3]" outputs="LUT5.IN[3]"/>
                            <broadcast name="in4" inputs="in[4]" outputs="LUT5.IN[4]"/>
                            <broadcast name="in5" inputs="in[5]" outputs="LUT5.IN[5]"/>

                            <direct name="lut5_out0" inputs="LUT5[0].OUT" outputs="OUT[0]"/>
                            <direct name="lut5_mux_out" inputs="LUT5.OUT" outputs="MUX2.IN"/>
                            <direct name="lut5_mux_sel" inputs="in[5]" outputs="MUX2.SEL"/>
                            <direct name="lut5_out1" inputs="MUX2.OUT" outputs="OUT[1]"/>

                        </interconnect>
                    </mode>
                    <mode name="LUT6">
                        <inst type="LUT6" num="1"/>

                        <interconnect>
                            <direct name="in" inputs="in" outputs="LUT6[0].IN"/>
                            <direct name="out" inputs="LUT6.OUT" outputs="OUT"/>
                        </interconnect>
                    </mode>
                </module>

                <inst name="DFF" type="DFF" num="2"/>

                <!-- Connection intra BLE -->
                <interconnect>
                    <broadcast name="clk"   inputs="clk"  outputs="DFF.C" />
                    <broadcast name="sr"    inputs="sr"   outputs="DFF.SR"  />

                    <broadcast name="ce0"    inputs="ce[0]"   outputs="DFF[0].CE"  />
                    <broadcast name="ce1"    inputs="ce[1]"   outputs="DFF[1].CE"  />
                    
                    <direct name="in"    inputs="in"   outputs="LUT[0].in"  />

                    <connect name="dp0_mux" inputs="byp0,LUT[0].out[0],LUT[0].out[1]" outputs="dp0_mux"/>
                    <connect name="dp1_mux" inputs="byp1,LUT[0].out[0],LUT[0].out[1]" outputs="dp1_mux"/>

                    <direct name="dff0" inputs="dp0_mux" outputs="DFF[0].D"/>
                    <direct name="dff1" inputs="dp1_mux" outputs="DFF[1].D"/>

                    <direct name="Q0" inputs="DFF[0].Q" outputs="Q0"/>
                    <direct name="Q1" inputs="DFF[1].Q" outputs="Q1"/>
                    <connect name="O1" inputs="LUT[0].out[1],LUT[0].out[0],DFF[1].Q" outputs="O1"/>

                    <broadcast name="LUT_OUT" inputs="LUT[0].out[1]" outputs="O"/>

                </interconnect>
            </module>

            <!-- TOP <-> BLE -->
            <interconnect>
                <broadcast name="clk0"   inputs="clk[0]"  outputs="BLE[3:0].clk" />
                <broadcast name="clk1"   inputs="clk[1]"  outputs="BLE[7:4].clk" />
                <broadcast name="sr0"    inputs="sr[0]"   outputs="BLE[3:0].sr"  />
                <broadcast name="sr1"    inputs="sr[1]"   outputs="BLE[7:4].sr"  />

                <broadcast name="ce0"    inputs="ce[0]"   outputs="BLE[3:0].ce[0]"  />
                <broadcast name="ce1"    inputs="ce[1]"   outputs="BLE[3:0].ce[1]"  />
                <broadcast name="ce2"    inputs="ce[2]"   outputs="BLE[7:4].ce[0]"  />
                <broadcast name="ce3"    inputs="ce[3]"   outputs="BLE[7:4].ce[1]"  />

                <direct name="in0"    inputs="in0"   outputs="BLE[0].in"  />
                <direct name="in1"    inputs="in1"   outputs="BLE[1].in"  />
                <direct name="in2"    inputs="in2"   outputs="BLE[2].in"  />
                <direct name="in3"    inputs="in3"   outputs="BLE[3].in"  />
                <direct name="in4"    inputs="in4"   outputs="BLE[4].in"  />
                <direct name="in5"    inputs="in5"   outputs="BLE[5].in"  />
                <direct name="in6"    inputs="in6"   outputs="BLE[6].in"  />
                <direct name="in7"    inputs="in7"   outputs="BLE[7].in"  />

                <direct name="byp0"    inputs="byp0"   outputs="BLE.byp0"  />
                <direct name="byp1"    inputs="byp1"   outputs="BLE.byp1"  />

                <direct name="out0"    inputs="BLE[0].O,BLE[0].Q0,BLE[0].Q1"   outputs="O[0],Q0[0],Q1[0]"  />
                <direct name="out1"    inputs="BLE[1].O,BLE[1].Q0,BLE[1].Q1"   outputs="O[1],Q0[1],Q1[1]"  />
                <direct name="out2"    inputs="BLE[2].O,BLE[2].Q0,BLE[2].Q1"   outputs="O[2],Q0[2],Q1[2]"  />
                <direct name="out3"    inputs="BLE[3].O,BLE[3].Q0,BLE[3].Q1"   outputs="O[3],Q0[3],Q1[3]"  />
                <direct name="out4"    inputs="BLE[4].O,BLE[4].Q0,BLE[4].Q1"   outputs="O[4],Q0[4],Q1[4]"  />
                <direct name="out5"    inputs="BLE[5].O,BLE[5].Q0,BLE[5].Q1"   outputs="O[5],Q0[5],Q1[5]"  />
                <direct name="out6"    inputs="BLE[6].O,BLE[6].Q0,BLE[6].Q1"   outputs="O[6],Q0[6],Q1[6]"  />
                <direct name="out7"    inputs="BLE[7].O,BLE[7].Q0,BLE[7].Q1"   outputs="O[7],Q0[7],Q1[7]"  />

            </interconnect>
        </module>

        <inst name="gsw" type="GSW_A" num="1"/>

        <interconnect>
            <direct name="gsw_to_lsw" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw"/>
            <direct name="gsw_special_to_lsw" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special"/>

            <direct name="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw" inputs="lsw[0].o_gsw_switch" outputs="gsw[0].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw" inputs="lsw[0].o_gsw_special" outputs="gsw[0].i_lsw_special"/>

            <direct name ="fua_to_lsw" inputs="FUA.Q1,FUA.Q0,FUA.O" outputs="lsw[0].i_fu"/>
            <direct name ="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>

            <direct name ="lsw_to_fua_in" inputs="lsw[0].o_fu" outputs="FUA.in7,FUA.in6,FUA.in5,FUA.in4,FUA.in3,FUA.in2,FUA.in1,FUA.in0"/>

            <direct name="byp" inputs="lsw[0].o_fu_byp" outputs="FUA.byp1,FUA.byp0"/>

            <!-- ctrl signals -->
            <direct name="CLK" inputs="lsw[0].o_fu_ctrl[1:0]" outputs="FUA.clk"/>
            <direct name="SR" inputs="lsw[0].o_fu_ctrl[3:2]" outputs="FUA.sr"/>
            <direct name="CE" inputs="lsw[0].o_fu_ctrl[7:4]" outputs="FUA.ce"/>

            <!-- common connection -->
            <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>

            <direct name="i_clk" inputs="i_clk" outputs="gsw[0].i_clk"/>
            <direct name="o_clk" inputs="gsw[0].o_clk" outputs="o_clk"/>

            <direct name="i_el1" inputs="i_el1" outputs="gsw[0].i_el1"/>
            <direct name="o_el1" inputs="gsw[0].o_el1" outputs="o_el1"/>
            <direct name="i_nl1" inputs="i_nl1" outputs="gsw[0].i_nl1"/>
            <direct name="o_nl1" inputs="gsw[0].o_nl1" outputs="o_nl1"/>
            <direct name="i_wl1" inputs="i_wl1" outputs="gsw[0].i_wl1"/>
            <direct name="o_wl1" inputs="gsw[0].o_wl1" outputs="o_wl1"/>
            <direct name="i_sl1" inputs="i_sl1" outputs="gsw[0].i_sl1"/>
            <direct name="o_sl1" inputs="gsw[0].o_sl1" outputs="o_sl1"/>
            <direct name="i_el2" inputs="i_el2" outputs="gsw[0].i_el2"/>
            <direct name="o_el2" inputs="gsw[0].o_el2" outputs="o_el2"/>
            <direct name="i_nl2" inputs="i_nl2" outputs="gsw[0].i_nl2"/>
            <direct name="o_nl2" inputs="gsw[0].o_nl2" outputs="o_nl2"/>
            <direct name="i_wl2" inputs="i_wl2" outputs="gsw[0].i_wl2"/>
            <direct name="o_wl2" inputs="gsw[0].o_wl2" outputs="o_wl2"/>
            <direct name="i_sl2" inputs="i_sl2" outputs="gsw[0].i_sl2"/>
            <direct name="o_sl2" inputs="gsw[0].o_sl2" outputs="o_sl2"/>
            <direct name="i_el6" inputs="i_el6" outputs="gsw[0].i_el6"/>
            <direct name="o_el6" inputs="gsw[0].o_el6" outputs="o_el6"/>
            <direct name="i_nl6" inputs="i_nl6" outputs="gsw[0].i_nl6"/>
            <direct name="o_nl6" inputs="gsw[0].o_nl6" outputs="o_nl6"/>
            <direct name="i_wl6" inputs="i_wl6" outputs="gsw[0].i_wl6"/>
            <direct name="o_wl6" inputs="gsw[0].o_wl6" outputs="o_wl6"/>
            <direct name="i_sl6" inputs="i_sl6" outputs="gsw[0].i_sl6"/>
            <direct name="o_sl6" inputs="gsw[0].o_sl6" outputs="o_sl6"/>
        
        </interconnect>

        <local_sw name="lsw" num="1">
            <input  name="i_gsw" width="96"/>
            <input  name="i_gsw_special" width="2"/>
            <input  name="i_gsw_clk" width="8"/>

            <output  name="o_gsw_direct" width="32"/>
            <output  name="o_gsw_switch" width="32"/>
            <output  name="o_gsw_special" width="164"/>

            <input name="i_fu" width="32"/>

            <output name="o_fu" width="48"/>
            <output name="o_fu_ctrl" width="8"/>
            <output name="o_fu_byp" width="16"/>

            <wire name="hfan" width="2"/>

            <interconnect>
                <!-- internal signals -->
                <connect name="hfan" inputs="i_gsw[1],i_gsw[9],i_gsw[17],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan"/>

                <!-- gsw to FUA -->
                <connect name="o_fu_byp_0" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_gsw_switch[6]" outputs="o_fu_byp[0]" />
                <connect name="o_fu_byp_1" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_gsw_switch[2]" outputs="o_fu_byp[1]" />
                <connect name="o_fu_byp_2" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_gsw_switch[5]" outputs="o_fu_byp[2]" />
                <connect name="o_fu_byp_3" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_gsw_switch[1]" outputs="o_fu_byp[3]" />
                <connect name="o_fu_byp_4" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[15]" outputs="o_fu_byp[4]" />
                <connect name="o_fu_byp_5" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[11]" outputs="o_fu_byp[5]" />
                <connect name="o_fu_byp_6" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu_byp[6]" />
                <connect name="o_fu_byp_7" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu_byp[7]" />
                <connect name="o_fu_byp_8" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_gsw_switch[7]" outputs="o_fu_byp[8]" />
                <connect name="o_fu_byp_9" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_gsw_switch[3]" outputs="o_fu_byp[9]" />
                <connect name="o_fu_byp_10" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_gsw_switch[4]" outputs="o_fu_byp[10]" />
                <connect name="o_fu_byp_11" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_gsw_switch[0]" outputs="o_fu_byp[11]" />
                <connect name="o_fu_byp_12" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[14]" outputs="o_fu_byp[12]" />
                <connect name="o_fu_byp_13" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[10]" outputs="o_fu_byp[13]" />
                <connect name="o_fu_byp_14" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu_byp[14]" />
                <connect name="o_fu_byp_15" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu_byp[15]" />


                <connect name="i_gsw_0" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[0]" />
                <connect name="i_gsw_1" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[1]" />
                <connect name="i_gsw_2" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[1]" outputs="o_fu[2]" />
                <connect name="i_gsw_3" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[3]" outputs="o_fu[3]" />
                <connect name="i_gsw_4" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[4]" />
                <connect name="i_gsw_5" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[5]" />
                <connect name="i_gsw_6" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[6]" />
                <connect name="i_gsw_7" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[7]" />
                <connect name="i_gsw_8" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[0]" outputs="o_fu[8]" />
                <connect name="i_gsw_9" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[2]" outputs="o_fu[9]" />
                <connect name="i_gsw_10" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[10]" />
                <connect name="i_gsw_11" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[11]" />
                <connect name="i_gsw_12" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[12]" />
                <connect name="i_gsw_13" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[13]" />
                <connect name="i_gsw_14" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[1]" outputs="o_fu[14]" />
                <connect name="i_gsw_15" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[3]" outputs="o_fu[15]" />
                <connect name="i_gsw_16" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[16]" />
                <connect name="i_gsw_17" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[17]" />
                <connect name="i_gsw_18" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[18]" />
                <connect name="i_gsw_19" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[19]" />
                <connect name="i_gsw_20" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[0]" outputs="o_fu[20]" />
                <connect name="i_gsw_21" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[2]" outputs="o_fu[21]" />
                <connect name="i_gsw_22" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[22]" />
                <connect name="i_gsw_23" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[23]" />
                <connect name="i_gsw_24" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[24]" />
                <connect name="i_gsw_25" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[25]" />
                <connect name="i_gsw_26" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[5]" outputs="o_fu[26]" />
                <connect name="i_gsw_27" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[7]" outputs="o_fu[27]" />
                <connect name="i_gsw_28" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[28]" />
                <connect name="i_gsw_29" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[29]" />
                <connect name="i_gsw_30" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[30]" />
                <connect name="i_gsw_31" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[31]" />
                <connect name="i_gsw_32" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[4]" outputs="o_fu[32]" />
                <connect name="i_gsw_33" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[6]" outputs="o_fu[33]" />
                <connect name="i_gsw_34" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[34]" />
                <connect name="i_gsw_35" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[35]" />
                <connect name="i_gsw_36" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[36]" />
                <connect name="i_gsw_37" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[37]" />
                <connect name="i_gsw_38" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[5]" outputs="o_fu[38]" />
                <connect name="i_gsw_39" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[7]" outputs="o_fu[39]" />
                <connect name="i_gsw_40" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[40]" />
                <connect name="i_gsw_41" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[41]" />
                <connect name="i_gsw_42" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[42]" />
                <connect name="i_gsw_43" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[43]" />
                <connect name="i_gsw_44" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[4]" outputs="o_fu[44]" />
                <connect name="i_gsw_45" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[6]" outputs="o_fu[45]" />
                <connect name="i_gsw_46" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[46]" />
                <connect name="i_gsw_47" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[47]" />

                <!-- gsw to FUA: ctrl signals -->
                <connect name="o_fu_ctrl_clk" inputs="i_gsw[7],i_gsw[15],i_gsw[23],i_gsw[31],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[1:0]" />
                <connect name="o_fu_ctrl_ce_sr" inputs="i_gsw[7],i_gsw[15],i_gsw[23],i_gsw[31],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],hfan[0],hfan[1]" outputs="o_fu_ctrl[7:2]" />

                <!-- FUA to gsw-->
                <connect name="o_gsw_switch_0" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[0]" />
                <connect name="o_gsw_switch_1" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[1]" />
                <connect name="o_gsw_switch_2" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[2]" />
                <connect name="o_gsw_switch_3" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[3]" />
                <connect name="o_gsw_switch_4" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[4]" />
                <connect name="o_gsw_switch_5" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[5]" />
                <connect name="o_gsw_switch_6" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[6]" />
                <connect name="o_gsw_switch_7" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[7]" />
                <connect name="o_gsw_switch_8" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[8]" />
                <connect name="o_gsw_switch_9" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[9]" />
                <connect name="o_gsw_switch_10" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[10]" />
                <connect name="o_gsw_switch_11" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[11]" />
                <connect name="o_gsw_switch_12" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[12]" />
                <connect name="o_gsw_switch_13" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[13]" />
                <connect name="o_gsw_switch_14" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[14]" />
                <connect name="o_gsw_switch_15" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[15]" />


                <direct name ="o_gsw_direct" inputs="i_fu" outputs="o_gsw_direct"/>
            </interconnect>
        </local_sw>
    </tile>

    <tile type="FUBT" width="1" height="1">
        <input name="i_clk" width="8" type="clock"/>
        <input name="o_clk" width="8" type="clock"/>

        <input  name="i_el1" width="8" />
        <output name="o_el1" width="8" />
        <input  name="i_nl1" width="8" />
        <output name="o_nl1" width="8" />
        <input  name="i_wl1" width="8" />
        <output name="o_wl1" width="8" />
        <input  name="i_sl1" width="8" />
        <output name="o_sl1" width="8" />
        <input  name="i_el2" width="8" />
        <output name="o_el2" width="8" />
        <input  name="i_nl2" width="8" />
        <output name="o_nl2" width="8" />
        <input  name="i_wl2" width="8" />
        <output name="o_wl2" width="8" />
        <input  name="i_sl2" width="8" />
        <output name="o_sl2" width="8" />
        <input  name="i_el6" width="8" />
        <output name="o_el6" width="8" />
        <input  name="i_nl6" width="8" />
        <output name="o_nl6" width="8" />
        <input  name="i_wl6" width="8" />
        <output name="o_wl6" width="8" />
        <input  name="i_sl6" width="8" />
        <output name="o_sl6" width="8" />

        <module name="FUB" num="1">
            <input name="clk"  width="2" type="clock"/>
            <input name="ce"  width="4" type="enable"/>
            <input name="sr"  width="2" type="reset"/>

            <input name="in0"  width="6"/>
            <input name="in1"  width="6"/>
            <input name="in2"  width="6"/>
            <input name="in3"  width="6"/>
            <input name="in4"  width="6"/>
            <input name="in5"  width="6"/>
            <input name="in6"  width="6"/>
            <input name="in7"  width="6"/>
            <input name="byp0"  width="8"/>
            <input name="byp1"  width="8"/>

            <output name="O" width="8"/>
            <output name="Q0" width="8"/>
            <output name="Q1" width="8"/>
            <output name="O1" width="8"/>


            <module name="BLE" num="8">
                <input name="clk"  width="1" type="clock"/>
                <input name="sr"  width="1" type="reset"/>
                <input name="ce"  width="2" type="enable"/>

                <input name="in"  width="6"/>
                <input name="byp0"  width="1"/>
                <input name="byp1"  width="1"/>

                <output name="O" width="1"/>
                <output name="Q0" width="1"/>
                <output name="Q1" width="1"/>
                <output name="O1" width="1"/>


                <wire name="dp0_mux" />
                <wire name="dp1_mux" />

                <module name="LUT" num="1">
                    <input name="in"  width="6"/>
                    <output name="out" width="2"/>

                    <mode name="TWO_LUT5">
                        <inst name="LUT5" type="LUT5" num="2"/>
                        <inst name="MUX2" type="MUX2" num="1"/>

                        <interconnect>
                            <broadcast name="in0" inputs="in[0]" outputs="LUT5.IN[0]"/>
                            <broadcast name="in1" inputs="in[1]" outputs="LUT5.IN[1]"/>
                            <broadcast name="in2" inputs="in[2]" outputs="LUT5.IN[2]"/>
                            <broadcast name="in3" inputs="in[3]" outputs="LUT5.IN[3]"/>
                            <broadcast name="in4" inputs="in[4]" outputs="LUT5.IN[4]"/>
                            <broadcast name="in5" inputs="in[5]" outputs="LUT5.IN[5]"/>

                            <direct name="lut5_out0" inputs="LUT5[0].OUT" outputs="OUT[0]"/>
                            <direct name="lut5_mux_out" inputs="LUT5.OUT" outputs="MUX2.IN"/>
                            <direct name="lut5_mux_sel" inputs="in[5]" outputs="MUX2.SEL"/>
                            <direct name="lut5_out1" inputs="MUX2.OUT" outputs="OUT[1]"/>

                        </interconnect>
                    </mode>
                    <mode name="LUT6">
                        <inst type="LUT6" num="1"/>

                        <interconnect>
                            <direct name="in" inputs="in" outputs="LUT6[0].IN"/>
                            <direct name="out" inputs="LUT6.OUT" outputs="OUT"/>
                        </interconnect>
                    </mode>
                </module>

                <inst name="DFF" type="DFF" num="2"/>

                <!-- Connection intra BLE -->
                <interconnect>
                    <broadcast name="clk"   inputs="clk"  outputs="DFF.C" />
                    <broadcast name="sr"    inputs="sr"   outputs="DFF.SR"  />

                    <broadcast name="ce0"    inputs="ce[0]"   outputs="DFF[0].CE"  />
                    <broadcast name="ce1"    inputs="ce[1]"   outputs="DFF[1].CE"  />
                    
                    <direct name="in"    inputs="in"   outputs="LUT[0].in"  />

                    <connect name="dp0_mux" inputs="byp0,LUT[0].OUT[0],LUT[0].OUT[1]" outputs="dp0_mux"/>
                    <connect name="dp1_mux" inputs="byp1,LUT[0].OUT[0],LUT[0].OUT[1]" outputs="dp1_mux"/>

                    <direct name="dff0" inputs="dp0_mux" outputs="DFF[0].D"/>
                    <direct name="dff1" inputs="dp1_mux" outputs="DFF[1].D"/>

                    <direct name="Q0" inputs="DFF[0].Q" outputs="Q0"/>
                    <direct name="Q1" inputs="DFF[1].Q" outputs="Q1"/>
                    <connect name="O1" inputs="LUT[0].out[1],LUT[0].out[0],DFF[1].Q" outputs="O1"/>


                    <broadcast name="LUT_OUT" inputs="LUT[0].OUT[1]" outputs="O"/>

                </interconnect>
            </module>

            <!-- TOP <-> BLE -->
            <interconnect>
                <broadcast name="clk0"   inputs="clk[0]"  outputs="BLE[3:0].clk" />
                <broadcast name="clk1"   inputs="clk[1]"  outputs="BLE[7:4].clk" />
                <broadcast name="sr0"    inputs="sr[0]"   outputs="BLE[3:0].sr"  />
                <broadcast name="sr1"    inputs="sr[1]"   outputs="BLE[7:4].sr"  />

                <broadcast name="ce0"    inputs="ce[0]"   outputs="BLE[3:0].ce[0]"  />
                <broadcast name="ce1"    inputs="ce[1]"   outputs="BLE[3:0].ce[1]"  />
                <broadcast name="ce2"    inputs="ce[2]"   outputs="BLE[7:4].ce[0]"  />
                <broadcast name="ce3"    inputs="ce[3]"   outputs="BLE[7:4].ce[1]"  />

                <direct name="in0"    inputs="in0"   outputs="BLE[0].in"  />
                <direct name="in1"    inputs="in1"   outputs="BLE[1].in"  />
                <direct name="in2"    inputs="in2"   outputs="BLE[2].in"  />
                <direct name="in3"    inputs="in3"   outputs="BLE[3].in"  />
                <direct name="in4"    inputs="in4"   outputs="BLE[4].in"  />
                <direct name="in5"    inputs="in5"   outputs="BLE[5].in"  />
                <direct name="in6"    inputs="in6"   outputs="BLE[6].in"  />
                <direct name="in7"    inputs="in7"   outputs="BLE[7].in"  />

                <direct name="byp0"    inputs="byp0"   outputs="BLE.byp0"  />
                <direct name="byp1"    inputs="byp1"   outputs="BLE.byp1"  />

                <direct name="out0"    inputs="BLE[0].O,BLE[0].Q0,BLE[0].Q1"   outputs="O[0],Q0[0],Q1[0]"  />
                <direct name="out1"    inputs="BLE[1].O,BLE[1].Q0,BLE[1].Q1"   outputs="O[1],Q0[1],Q1[1]"  />
                <direct name="out2"    inputs="BLE[2].O,BLE[2].Q0,BLE[2].Q1"   outputs="O[2],Q0[2],Q1[2]"  />
                <direct name="out3"    inputs="BLE[3].O,BLE[3].Q0,BLE[3].Q1"   outputs="O[3],Q0[3],Q1[3]"  />
                <direct name="out4"    inputs="BLE[4].O,BLE[4].Q0,BLE[4].Q1"   outputs="O[4],Q0[4],Q1[4]"  />
                <direct name="out5"    inputs="BLE[5].O,BLE[5].Q0,BLE[5].Q1"   outputs="O[5],Q0[5],Q1[5]"  />
                <direct name="out6"    inputs="BLE[6].O,BLE[6].Q0,BLE[6].Q1"   outputs="O[6],Q0[6],Q1[6]"  />
                <direct name="out7"    inputs="BLE[7].O,BLE[7].Q0,BLE[7].Q1"   outputs="O[7],Q0[7],Q1[7]"  />

            </interconnect>
        </module>

        <inst name="gsw" type="GSW_A" num="1"/>

        <interconnect>
            <direct name="gsw_to_lsw" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw"/>
            <direct name="gsw_special_to_lsw" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special"/>

            <direct name="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw" inputs="lsw[0].o_gsw_switch" outputs="gsw[0].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw" inputs="lsw[0].o_gsw_special" outputs="gsw[0].i_lsw_special"/>

            <direct name ="fua_to_lsw" inputs="FUB[0].Q1,FUB[0].Q0,FUB[0].O" outputs="lsw[0].i_fu"/>
            <direct name ="lsw_direct_to_gsw" inputs="lsw[0].o_gsw_direct" outputs="gsw[0].i_lsw_direct"/>

            <direct name ="lsw_to_fua_in" inputs="lsw[0].o_fu" outputs="FUB[0].in7,FUB[0].in6,FUB[0].in5,FUB[0].in4,FUB[0].in3,FUB[0].in2,FUB[0].in1,FUB[0].in0"/>

            <direct name="byp" inputs="lsw[0].o_fu_byp" outputs="FUB[0].byp1,FUB[0].byp0"/>

            <!-- ctrl signals -->
            <direct name="CLK" inputs="lsw[0].o_fu_ctrl[1:0]" outputs="FUB[0].clk"/>
            <direct name="SR" inputs="lsw[0].o_fu_ctrl[3:2]" outputs="FUB[0].sr"/>
            <direct name="CE" inputs="lsw[0].o_fu_ctrl[7:4]" outputs="FUB[0].ce"/>
            <direct name="WE" inputs="lsw[0].o_fu_ctrl[8]" outputs="FUB[0].we"/>
            <direct name="MCLK" inputs="lsw[0].o_fu_ctrl[9]" outputs="FUB[0].mclk"/>

            <!-- common connection -->
            <direct name="clk_gsw_to_lsw" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk"/>

            <direct name="i_clk" inputs="i_clk" outputs="gsw[0].i_clk"/>
            <direct name="o_clk" inputs="gsw[0].o_clk" outputs="o_clk"/>

            <direct name="i_el1" inputs="i_el1" outputs="gsw[0].i_el1"/>
            <direct name="o_el1" inputs="gsw[0].o_el1" outputs="o_el1"/>
            <direct name="i_nl1" inputs="i_nl1" outputs="gsw[0].i_nl1"/>
            <direct name="o_nl1" inputs="gsw[0].o_nl1" outputs="o_nl1"/>
            <direct name="i_wl1" inputs="i_wl1" outputs="gsw[0].i_wl1"/>
            <direct name="o_wl1" inputs="gsw[0].o_wl1" outputs="o_wl1"/>
            <direct name="i_sl1" inputs="i_sl1" outputs="gsw[0].i_sl1"/>
            <direct name="o_sl1" inputs="gsw[0].o_sl1" outputs="o_sl1"/>
            <direct name="i_el2" inputs="i_el2" outputs="gsw[0].i_el2"/>
            <direct name="o_el2" inputs="gsw[0].o_el2" outputs="o_el2"/>
            <direct name="i_nl2" inputs="i_nl2" outputs="gsw[0].i_nl2"/>
            <direct name="o_nl2" inputs="gsw[0].o_nl2" outputs="o_nl2"/>
            <direct name="i_wl2" inputs="i_wl2" outputs="gsw[0].i_wl2"/>
            <direct name="o_wl2" inputs="gsw[0].o_wl2" outputs="o_wl2"/>
            <direct name="i_sl2" inputs="i_sl2" outputs="gsw[0].i_sl2"/>
            <direct name="o_sl2" inputs="gsw[0].o_sl2" outputs="o_sl2"/>
            <direct name="i_el6" inputs="i_el6" outputs="gsw[0].i_el6"/>
            <direct name="o_el6" inputs="gsw[0].o_el6" outputs="o_el6"/>
            <direct name="i_nl6" inputs="i_nl6" outputs="gsw[0].i_nl6"/>
            <direct name="o_nl6" inputs="gsw[0].o_nl6" outputs="o_nl6"/>
            <direct name="i_wl6" inputs="i_wl6" outputs="gsw[0].i_wl6"/>
            <direct name="o_wl6" inputs="gsw[0].o_wl6" outputs="o_wl6"/>
            <direct name="i_sl6" inputs="i_sl6" outputs="gsw[0].i_sl6"/>
            <direct name="o_sl6" inputs="gsw[0].o_sl6" outputs="o_sl6"/>
        
        </interconnect>

        <local_sw name="lsw" num="1">
            <input  name="i_gsw" width="96"/>
            <input  name="i_gsw_special" width="2"/>
            <input  name="i_gsw_clk" width="8"/>

            <output  name="o_gsw_direct" width="24"/>
            <output  name="o_gsw_switch" width="32"/>
            <output  name="o_gsw_special" width="164"/>

            <input name="i_fu" width="32"/>

            <output name="o_fu" width="48"/>
            <output name="o_fu_ctrl" width="10"/>
            <output name="o_fu_byp" width="16"/>

            <wire name="hfan" width="2"/>

            <interconnect>
                <!-- internal signals -->
                <connect name="hfan" inputs="i_gsw[1],i_gsw[9],i_gsw[17],i_gsw[25],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],o_fu_byp[1],o_fu_byp[4],o_fu_byp[6]" outputs="hfan"/>

                <!-- gsw to FUB -->
                <connect name="o_fu_byp_0" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_gsw_switch[6]" outputs="o_fu_byp[0]" />
                <connect name="o_fu_byp_1" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_gsw_switch[2]" outputs="o_fu_byp[1]" />
                <connect name="o_fu_byp_2" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_gsw_switch[5]" outputs="o_fu_byp[2]" />
                <connect name="o_fu_byp_3" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_gsw_switch[1]" outputs="o_fu_byp[3]" />
                <connect name="o_fu_byp_4" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[15]" outputs="o_fu_byp[4]" />
                <connect name="o_fu_byp_5" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[11]" outputs="o_fu_byp[5]" />
                <connect name="o_fu_byp_6" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu_byp[6]" />
                <connect name="o_fu_byp_7" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu_byp[7]" />
                <connect name="o_fu_byp_8" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_gsw_switch[7]" outputs="o_fu_byp[8]" />
                <connect name="o_fu_byp_9" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_gsw_switch[3]" outputs="o_fu_byp[9]" />
                <connect name="o_fu_byp_10" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_gsw_switch[4]" outputs="o_fu_byp[10]" />
                <connect name="o_fu_byp_11" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_gsw_switch[0]" outputs="o_fu_byp[11]" />
                <connect name="o_fu_byp_12" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[14]" outputs="o_fu_byp[12]" />
                <connect name="o_fu_byp_13" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[10]" outputs="o_fu_byp[13]" />
                <connect name="o_fu_byp_14" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu_byp[14]" />
                <connect name="o_fu_byp_15" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu_byp[15]" />


                <connect name="i_gsw_0" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[0]" />
                <connect name="i_gsw_1" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[1]" />
                <connect name="i_gsw_2" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[1]" outputs="o_fu[2]" />
                <connect name="i_gsw_3" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[3]" outputs="o_fu[3]" />
                <connect name="i_gsw_4" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[4]" />
                <connect name="i_gsw_5" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[5]" />
                <connect name="i_gsw_6" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[6]" />
                <connect name="i_gsw_7" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[7]" />
                <connect name="i_gsw_8" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[0]" outputs="o_fu[8]" />
                <connect name="i_gsw_9" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[2]" outputs="o_fu[9]" />
                <connect name="i_gsw_10" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[10]" />
                <connect name="i_gsw_11" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[11]" />
                <connect name="i_gsw_12" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[0]" outputs="o_fu[12]" />
                <connect name="i_gsw_13" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[1]" outputs="o_fu[13]" />
                <connect name="i_gsw_14" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[1]" outputs="o_fu[14]" />
                <connect name="i_gsw_15" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[3]" outputs="o_fu[15]" />
                <connect name="i_gsw_16" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[2]" outputs="o_fu[16]" />
                <connect name="i_gsw_17" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[3]" outputs="o_fu[17]" />
                <connect name="i_gsw_18" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[4]" outputs="o_fu[18]" />
                <connect name="i_gsw_19" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[5]" outputs="o_fu[19]" />
                <connect name="i_gsw_20" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[0]" outputs="o_fu[20]" />
                <connect name="i_gsw_21" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[2]" outputs="o_fu[21]" />
                <connect name="i_gsw_22" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[6]" outputs="o_fu[22]" />
                <connect name="i_gsw_23" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[7]" outputs="o_fu[23]" />
                <connect name="i_gsw_24" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[24]" />
                <connect name="i_gsw_25" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[25]" />
                <connect name="i_gsw_26" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[5]" outputs="o_fu[26]" />
                <connect name="i_gsw_27" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[7]" outputs="o_fu[27]" />
                <connect name="i_gsw_28" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[28]" />
                <connect name="i_gsw_29" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[29]" />
                <connect name="i_gsw_30" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[30]" />
                <connect name="i_gsw_31" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[31]" />
                <connect name="i_gsw_32" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[4]" outputs="o_fu[32]" />
                <connect name="i_gsw_33" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[6]" outputs="o_fu[33]" />
                <connect name="i_gsw_34" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[34]" />
                <connect name="i_gsw_35" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[35]" />
                <connect name="i_gsw_36" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_switch[8]" outputs="o_fu[36]" />
                <connect name="i_gsw_37" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_switch[9]" outputs="o_fu[37]" />
                <connect name="i_gsw_38" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_direct[5]" outputs="o_fu[38]" />
                <connect name="i_gsw_39" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_direct[7]" outputs="o_fu[39]" />
                <connect name="i_gsw_40" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],hfan[0],o_gsw_switch[10]" outputs="o_fu[40]" />
                <connect name="i_gsw_41" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],hfan[1],o_gsw_switch[11]" outputs="o_fu[41]" />
                <connect name="i_gsw_42" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],o_fu_byp[14],o_gsw_switch[12]" outputs="o_fu[42]" />
                <connect name="i_gsw_43" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],o_fu_byp[15],o_gsw_switch[13]" outputs="o_fu[43]" />
                <connect name="i_gsw_44" inputs="i_gsw[3],i_gsw[7],i_gsw[11],i_gsw[15],i_gsw[19],i_gsw[23],i_gsw[27],i_gsw[31],i_gsw[35],i_gsw[39],i_gsw[43],i_gsw[47],i_gsw[51],i_gsw[55],i_gsw[59],i_gsw[63],i_gsw[67],i_gsw[71],i_gsw[75],i_gsw[79],i_gsw[83],i_gsw[87],i_gsw[91],i_gsw[95],o_fu_byp[0],o_fu_byp[4],o_fu_byp[9],o_fu_byp[12],o_gsw_direct[4]" outputs="o_fu[44]" />
                <connect name="i_gsw_45" inputs="i_gsw[2],i_gsw[6],i_gsw[10],i_gsw[14],i_gsw[18],i_gsw[22],i_gsw[26],i_gsw[30],i_gsw[34],i_gsw[38],i_gsw[42],i_gsw[46],i_gsw[50],i_gsw[54],i_gsw[58],i_gsw[62],i_gsw[66],i_gsw[70],i_gsw[74],i_gsw[78],i_gsw[82],i_gsw[86],i_gsw[90],i_gsw[94],o_fu_byp[8],o_fu_byp[10],o_fu_byp[11],o_fu_byp[13],o_gsw_direct[6]" outputs="o_fu[45]" />
                <connect name="i_gsw_46" inputs="i_gsw[1],i_gsw[5],i_gsw[9],i_gsw[13],i_gsw[17],i_gsw[21],i_gsw[25],i_gsw[29],i_gsw[33],i_gsw[37],i_gsw[41],i_gsw[45],i_gsw[49],i_gsw[53],i_gsw[57],i_gsw[61],i_gsw[65],i_gsw[69],i_gsw[73],i_gsw[77],i_gsw[81],i_gsw[85],i_gsw[89],i_gsw[93],o_fu_byp[1],o_fu_byp[2],o_fu_byp[3],hfan[0],o_gsw_switch[14]" outputs="o_fu[46]" />
                <connect name="i_gsw_47" inputs="i_gsw[0],i_gsw[4],i_gsw[8],i_gsw[12],i_gsw[16],i_gsw[20],i_gsw[24],i_gsw[28],i_gsw[32],i_gsw[36],i_gsw[40],i_gsw[44],i_gsw[48],i_gsw[52],i_gsw[56],i_gsw[60],i_gsw[64],i_gsw[68],i_gsw[72],i_gsw[76],i_gsw[80],i_gsw[84],i_gsw[88],i_gsw[92],o_fu_byp[5],o_fu_byp[6],o_fu_byp[7],hfan[1],o_gsw_switch[15]" outputs="o_fu[47]" />

                <!-- gsw to FUB: ctrl signals -->
                <connect name="o_fu_ctrl_clk" inputs="i_gsw[7],i_gsw[15],i_gsw[23],i_gsw[31],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7]" outputs="o_fu_ctrl[1:0]" />
                <connect name="o_fu_ctrl_ce_sr" inputs="i_gsw[7],i_gsw[15],i_gsw[23],i_gsw[31],i_gsw_clk[0],i_gsw_clk[1],i_gsw_clk[2],i_gsw_clk[3],i_gsw_clk[4],i_gsw_clk[5],i_gsw_clk[6],i_gsw_clk[7],hfan[0],hfan[1]" outputs="o_fu_ctrl[7:2]" />
                <connect name="o_fu_ctrl_we" inputs="i_gsw_clk[3],i_gsw_clk[2],i_gsw_clk[1],i_gsw_clk[0],i_gsw[1],i_gsw[9],i_gsw[17],i_gsw[25]" outputs="o_fu_ctrl[8]" />
                <connect name="o_fu_ctrl_mclk" inputs="i_gsw_clk[3],i_gsw_clk[2],i_gsw_clk[1],i_gsw_clk[0],i_gsw[1],i_gsw[9],i_gsw[17],i_gsw[25]" outputs="o_fu_ctrl[9]" />

                <!-- FUB to gsw-->
                <connect name="o_gsw_switch_0" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[0]" />
                <connect name="o_gsw_switch_1" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[1]" />
                <connect name="o_gsw_switch_2" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[2]" />
                <connect name="o_gsw_switch_3" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[3]" />
                <connect name="o_gsw_switch_4" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[4]" />
                <connect name="o_gsw_switch_5" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[5]" />
                <connect name="o_gsw_switch_6" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[6]" />
                <connect name="o_gsw_switch_7" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[7]" />
                <connect name="o_gsw_switch_8" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[8]" />
                <connect name="o_gsw_switch_9" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[9]" />
                <connect name="o_gsw_switch_10" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[10]" />
                <connect name="o_gsw_switch_11" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[11]" />
                <connect name="o_gsw_switch_12" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[12]" />
                <connect name="o_gsw_switch_13" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[13]" />
                <connect name="o_gsw_switch_14" inputs="i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[8],i_fu[9],i_fu[10],i_fu[11],i_fu[16],i_fu[17],i_fu[18],i_fu[19],i_fu[20],i_fu[21],i_fu[22],i_fu[23]" outputs="o_gsw_switch[14]" />
                <connect name="o_gsw_switch_15" inputs="i_fu[0],i_fu[1],i_fu[2],i_fu[3],i_fu[4],i_fu[5],i_fu[6],i_fu[7],i_fu[12],i_fu[13],i_fu[14],i_fu[15],i_fu[16],i_fu[17],i_fu[18],i_fu[19]" outputs="o_gsw_switch[15]" />


                <direct name ="o_gsw_direct" inputs="i_fu" outputs="o_gsw_direct"/>
                <direct name ="o_gsw_direct" inputs="i_fu" outputs="o_gsw_direct"/>
            </interconnect>
        </local_sw>
    </tile>

    <tile type="RAMAT" width="1" height="4">
        <input name="i_clk_0" width="8" type="clock"/>
        <input name="o_clk_0" width="8" type="clock"/>

        <input  name="i_el1_0" width="8" />
        <output name="o_el1_0" width="8" />
        <input  name="i_nl1_0" width="8" />
        <output name="o_nl1_0" width="8" />
        <input  name="i_wl1_0" width="8" />
        <output name="o_wl1_0" width="8" />
        <input  name="i_sl1_0" width="8" />
        <output name="o_sl1_0" width="8" />
        <input  name="i_el2_0" width="8" />
        <output name="o_el2_0" width="8" />
        <input  name="i_nl2_0" width="8" />
        <output name="o_nl2_0" width="8" />
        <input  name="i_wl2_0" width="8" />
        <output name="o_wl2_0" width="8" />
        <input  name="i_sl2_0" width="8" />
        <output name="o_sl2_0" width="8" />
        <input  name="i_el6_0" width="8" />
        <output name="o_el6_0" width="8" />
        <input  name="i_nl6_0" width="8" />
        <output name="o_nl6_0" width="8" />
        <input  name="i_wl6_0" width="8" />
        <output name="o_wl6_0" width="8" />
        <input  name="i_sl6_0" width="8" />
        <output name="o_sl6_0" width="8" />

        <input name="i_clk_1" width="8" type="clock"/>
        <input name="o_clk_1" width="8" type="clock"/>

        <input  name="i_el1_1" width="8" />
        <output name="o_el1_1" width="8" />
        <input  name="i_nl1_1" width="8" />
        <output name="o_nl1_1" width="8" />
        <input  name="i_wl1_1" width="8" />
        <output name="o_wl1_1" width="8" />
        <input  name="i_sl1_1" width="8" />
        <output name="o_sl1_1" width="8" />
        <input  name="i_el2_1" width="8" />
        <output name="o_el2_1" width="8" />
        <input  name="i_nl2_1" width="8" />
        <output name="o_nl2_1" width="8" />
        <input  name="i_wl2_1" width="8" />
        <output name="o_wl2_1" width="8" />
        <input  name="i_sl2_1" width="8" />
        <output name="o_sl2_1" width="8" />
        <input  name="i_el6_1" width="8" />
        <output name="o_el6_1" width="8" />
        <input  name="i_nl6_1" width="8" />
        <output name="o_nl6_1" width="8" />
        <input  name="i_wl6_1" width="8" />
        <output name="o_wl6_1" width="8" />
        <input  name="i_sl6_1" width="8" />
        <output name="o_sl6_1" width="8" />

        <input name="i_clk_2" width="8" type="clock"/>
        <input name="o_clk_2" width="8" type="clock"/>

        <input  name="i_el1_2" width="8" />
        <output name="o_el1_2" width="8" />
        <input  name="i_nl1_2" width="8" />
        <output name="o_nl1_2" width="8" />
        <input  name="i_wl1_2" width="8" />
        <output name="o_wl1_2" width="8" />
        <input  name="i_sl1_2" width="8" />
        <output name="o_sl1_2" width="8" />
        <input  name="i_el2_2" width="8" />
        <output name="o_el2_2" width="8" />
        <input  name="i_nl2_2" width="8" />
        <output name="o_nl2_2" width="8" />
        <input  name="i_wl2_2" width="8" />
        <output name="o_wl2_2" width="8" />
        <input  name="i_sl2_2" width="8" />
        <output name="o_sl2_2" width="8" />
        <input  name="i_el6_2" width="8" />
        <output name="o_el6_2" width="8" />
        <input  name="i_nl6_2" width="8" />
        <output name="o_nl6_2" width="8" />
        <input  name="i_wl6_2" width="8" />
        <output name="o_wl6_2" width="8" />
        <input  name="i_sl6_2" width="8" />
        <output name="o_sl6_2" width="8" />

        <input name="i_clk_3" width="8" type="clock"/>
        <input name="o_clk_3" width="8" type="clock"/>

        <input  name="i_el1_3" width="8" />
        <output name="o_el1_3" width="8" />
        <input  name="i_nl1_3" width="8" />
        <output name="o_nl1_3" width="8" />
        <input  name="i_wl1_3" width="8" />
        <output name="o_wl1_3" width="8" />
        <input  name="i_sl1_3" width="8" />
        <output name="o_sl1_3" width="8" />
        <input  name="i_el2_3" width="8" />
        <output name="o_el2_3" width="8" />
        <input  name="i_nl2_3" width="8" />
        <output name="o_nl2_3" width="8" />
        <input  name="i_wl2_3" width="8" />
        <output name="o_wl2_3" width="8" />
        <input  name="i_sl2_3" width="8" />
        <output name="o_sl2_3" width="8" />
        <input  name="i_el6_3" width="8" />
        <output name="o_el6_3" width="8" />
        <input  name="i_nl6_3" width="8" />
        <output name="o_nl6_3" width="8" />
        <input  name="i_wl6_3" width="8" />
        <output name="o_wl6_3" width="8" />
        <input  name="i_sl6_3" width="8" />
        <output name="o_sl6_3" width="8" />


        <module name="RAMA" num="1">
            <output name="SUB_DOUT"  width="36"/>
            <output name="DOUT"  width="36"/>
            <output name="D_DOUT_VLD"  width="1"/>
            <output name="D_W_AFULL"  width="1"/>
            <output name="D_W_FULL"  width="1"/>

            <output name="SDP0_RD_VLD"  width="1"/>
            <output name="SDP1_RD_VLD"  width="1"/>

            <input name="DIN"  width="36"/>
            <input name="AW"  width="11"/>
            <input name="WEN"  width="1" type="ENABLE"/>
            <input name="AR"  width="11"/>
            <input name="REN"  width="1" type="ENABLE"/>
            <input name="SUB_DIN"  width="36"/>
            <input name="SUB_AW"  width="11"/>
            <input name="SUB_WEN"  width="1"/>
            <input name="SUB_AR"  width="11"/>
            <input name="SUB_REN"  width="1"/>
            <input name="TP_U0_LS"  width="1"/>
            <input name="TP_U1_LS"  width="1"/>
            <input name="CLR_INNER_BP0_FIFO"  width="1"/>
            <input name="CLR_INNER_BP1_FIFO"  width="1"/>
            <input name="FIFO_CLR"  width="1"/>
            <input name="FIFO_D_R_RDY"  width="1"/>
            <input name="ERRINS"  width="1"/>
            <input name="ERRIND"  width="1"/>
            <input name="CLK_USER0_W"  width="1" type="CLOCK"/>
            <input name="CLK_USER0_R"  width="1" type="CLOCK"/>
            <input name="CLK_USER1_W"  width="1" type="CLOCK"/>
            <input name="CLK_USER1_R"  width="1" type="CLOCK"/>
            <input name="RST_BRAM_N"  width="1" type="RESET"/>
            <input name="RAM0_MBIST_WM0"  width="1"/>
            <input name="RAM0_MBIST_WM1"  width="1"/>
            <input name="RAM1_MBIST_WM0"  width="1"/>
            <input name="RAM1_MBIST_WM1"  width="1"/>
            <output name="D_R_AEMPTY"  width="1"/>
            <output name="D_R_EMPTY"  width="1"/>
            <output name="ECC_AR"  width="9"/>
            <output name="ERRFLAGS"  width="1"/>
            <output name="ERRFLAGD"  width="1"/>
            <output name="FIFO_D_W_RDY"  width="1"/>

            <mode name="BRAM36K">
                <inst type="BRAM36K" num="1"/>
                <interconnect>
                </interconnect>
            </mode>
        </module>

        <inst name="gsw" type="GSW_A" num="4"/>

        <!-- connection between GSW and LSW; connection between LSW and RAMA; -->
        <interconnect>
            <!-- gsw connect to lsw -->
            <direct name="clk_gsw_to_lsw0" inputs="gsw[0].o_clk" outputs="lsw[0].i_gsw_clk_0"/>
            <direct name="gsw_to_lsw0" inputs="gsw[0].o_lsw" outputs="lsw[0].i_gsw_0"/>
            <direct name="gsw_special_to_lsw0" inputs="gsw[0].o_lsw_special" outputs="lsw[0].i_gsw_special_0"/>

            <direct name="lsw_direct_to_gsw0" inputs="lsw[0].o_gsw_direct_0" outputs="gsw[0].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw0" inputs="lsw[0].o_gsw_switch_0" outputs="gsw[0].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw0" inputs="lsw[0].o_gsw_special_0" outputs="gsw[0].i_lsw_special"/>


            <direct name="clk_gsw_to_lsw1" inputs="gsw[1].o_clk" outputs="lsw[0].i_gsw_clk_1"/>
            <direct name="gsw_to_lsw1" inputs="gsw[1].o_lsw" outputs="lsw[0].i_gsw_1"/>
            <direct name="gsw_special_to_lsw1" inputs="gsw[1].o_lsw_special" outputs="lsw[0].i_gsw_special_1"/>

            <direct name="lsw_direct_to_gsw1" inputs="lsw[0].o_gsw_direct_1" outputs="gsw[1].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw1" inputs="lsw[0].o_gsw_switch_1" outputs="gsw[1].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw1" inputs="lsw[0].o_gsw_special_1" outputs="gsw[1].i_lsw_special"/>


            <direct name="clk_gsw_to_lsw2" inputs="gsw[2].o_clk" outputs="lsw[0].i_gsw_clk_2"/>
            <direct name="gsw_to_lsw2" inputs="gsw[2].o_lsw" outputs="lsw[0].i_gsw_2"/>
            <direct name="gsw_special_to_lsw2" inputs="gsw[2].o_lsw_special" outputs="lsw[0].i_gsw_special_2"/>

            <direct name="lsw_direct_to_gsw2" inputs="lsw[0].o_gsw_direct_2" outputs="gsw[2].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw2" inputs="lsw[0].o_gsw_switch_2" outputs="gsw[2].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw2" inputs="lsw[0].o_gsw_special_2" outputs="gsw[2].i_lsw_special"/>


            <direct name="clk_gsw_to_lsw3" inputs="gsw[3].o_clk" outputs="lsw[0].i_gsw_clk_3"/>
            <direct name="gsw_to_lsw3" inputs="gsw[3].o_lsw" outputs="lsw[0].i_gsw_3"/>
            <direct name="gsw_special_to_lsw3" inputs="gsw[3].o_lsw_special" outputs="lsw[0].i_gsw_special_3"/>

            <direct name="lsw_direct_to_gsw3" inputs="lsw[0].o_gsw_direct_3" outputs="gsw[3].i_lsw_direct"/>
            <direct name="lsw_switch_to_gsw3" inputs="lsw[0].o_gsw_switch_3" outputs="gsw[3].i_lsw_switch"/>
            <direct name="lsw_special_to_gsw3" inputs="lsw[0].o_gsw_special_3" outputs="gsw[3].i_lsw_special"/>




            <!-- lsw connect to RAMA -->
            <direct name ="rama_to_lsw_0" inputs="RAMA[0].DOUT[2:0],RAMA[0].SUB_DOUT[2:0],RAMA[0].SDP0_RD_VLD,RAMA[0].SDP1_RD_VLD,RAMA[0].DOUT[5:3],RAMA[0].SUB_DOUT[5:3],RAMA[0].D_R_AEMPTY,RAMA[0].D_R_AFULL,RAMA[0].DOUT[8:6],RAMA[0].SUB_DOUT[8:6],RAMA[0].D_R_FULL,RAMA[0].D_R_EMPTY" outputs="lsw[0].i_fu_0"/>
            <direct name ="lsw_to_rama_0" inputs="lsw[0].o_fu_0" outputs="RAMA[0].RAM0_MBIST_WM0,RAMA[0].FIFO_CLR,RAMA[0].TP_U0_LS,RAMA[0].SUB_AR[2:0],RAMA[0].SUB_AW[2:0],RAMA[0].SUB_DIN[8:0],RAMA[0].AR[2:0],RAMA[0].AW[2:0],RAMA[0].DIN[8:0]"/>

            <direct name="RST_BRAM_N" inputs="lsw[0].o_fu_ctrl_0[0]" outputs="RAMA[0].RST_BRAM_N"/>
            <direct name="CLK_USER0_W" inputs="lsw[0].o_fu_ctrl_0[1]" outputs="RAMA[0].CLK_USER0_W"/>
            <direct name="CLK_USER0_R" inputs="lsw[0].o_fu_ctrl_0[2]" outputs="RAMA[0].CLK_USER0_R"/>

             <direct name ="rama_to_lsw_1" inputs="RAMA[0].DOUT[11:9],RAMA[0].SUB_DOUT[11:9],RAMA[0].ERR_AR[8],RAMA[0].ERRFLAGS,RAMA[0].DOUT[14:12],RAMA[0].SUB_DOUT[14:12],RAMA[0].ERR_AR[1:0],RAMA[0].DOUT[17:15],RAMA[0].SUB_DOUT[17:15],RAMA[0].ERR_AR[3:2]" outputs="lsw[0].i_fu_1"/>
            <direct name ="lsw_to_rama_1" inputs="lsw[0].o_fu_1" outputs="RAMA[0].RAM0_MBIST_WM1,RAMA[0].FIFO_D_R_RDY,RAMA[0].TP_U1_LS,RAMA[0].SUB_AR[5:3],RAMA[0].SUB_AW[5:3],RAMA[0].SUB_DIN[17:9],RAMA[0].AR[5:3],RAMA[0].AW[5:3],RAMA[0].DIN[17:9]"/>

            <direct name="CLK_USER1_W" inputs="lsw[0].o_fu_ctrl_1[0]" outputs="RAMA[0].CLK_USER1_W"/>
            <direct name="CLK_USER1_R" inputs="lsw[0].o_fu_ctrl_1[1]" outputs="RAMA[0].CLK_USER1_R"/>

             <direct name ="rama_to_lsw_2" inputs="RAMA[0].DOUT[20:18],RAMA[0].SUB_DOUT[20:18],RAMA[0].ERRFLAGD,RAMA[0].FIFO_D_W_RDY,RAMA[0].DOUT[23:21],RAMA[0].SUB_DOUT[23:21],RAMA[0].ERR_AR[5:4],RAMA[0].DOUT[26:24],RAMA[0].SUB_DOUT[26:24],RAMA[0].ERR_AR[7:6]" outputs="lsw[0].i_fu_2"/>
            <direct name ="lsw_to_rama_2" inputs="lsw[0].o_fu_2" outputs="RAM1_MBIST_WM0,ERRINS,CLR_INNER_BP0_FIFO,SUB_AR[8:6],SUB_AW[8:6],SUB_DIN[26:18],AR[8:6],AW[8:6],DIN[26:18]"/>

             <direct name ="rama_to_lsw_3" inputs="RAMA[0].DOUT[29:27],RAMA[0].SUB_DOUT[29:27],RAMA[0].D_DOUT_VLD,RAMA[0].D_W_AFULL,RAMA[0].DOUT[32:30],RAMA[0].SUB_DOUT[32:30],RAMA[0].D_W_AEMPTY,RAMA[0].D_W_EMPTY,RAMA[0].DOUT[35:33],RAMA[0].SUB_DOUT[35:33],RAMA[0].D_W_FULL" outputs="lsw[0].i_fu_3"/>
            <direct name ="lsw_to_rama_3" inputs="lsw[0].o_fu_3" outputs="RAM1_MBIST_WM1,ERRIND,CLR_INNER_BP1_FIFO,SUB_REN,SUB_AR[10:9],SUB_WEN,SUB_AW[10:9],SUB_DIN[35:27],REN,AR[10:9],WEN,AW[10:9],DIN[35:27]"/>



            <!-- common connection  -->
            <direct name="i_clk0" inputs="i_clk_0" outputs="gsw[0].i_clk"/>
            <direct name="o_clk0" inputs="gsw[0].o_clk" outputs="o_clk_0"/>

            <direct name="i_el1_0" inputs="i_el1_0" outputs="gsw[0].i_el1_0"/>
            <direct name="o_el1_0" inputs="gsw[0].o_el1_0" outputs="o_el1_0"/>
            <direct name="i_nl1_0" inputs="i_nl1_0" outputs="gsw[0].i_nl1_0"/>
            <direct name="o_nl1_0" inputs="gsw[0].o_nl1_0" outputs="o_nl1_0"/>
            <direct name="i_wl1_0" inputs="i_wl1_0" outputs="gsw[0].i_wl1_0"/>
            <direct name="o_wl1_0" inputs="gsw[0].o_wl1_0" outputs="o_wl1_0"/>
            <direct name="i_sl1_0" inputs="i_sl1_0" outputs="gsw[0].i_sl1_0"/>
            <direct name="o_sl1_0" inputs="gsw[0].o_sl1_0" outputs="o_sl1_0"/>
            <direct name="i_el2_0" inputs="i_el2_0" outputs="gsw[0].i_el2_0"/>
            <direct name="o_el2_0" inputs="gsw[0].o_el2_0" outputs="o_el2_0"/>
            <direct name="i_nl2_0" inputs="i_nl2_0" outputs="gsw[0].i_nl2_0"/>
            <direct name="o_nl2_0" inputs="gsw[0].o_nl2_0" outputs="o_nl2_0"/>
            <direct name="i_wl2_0" inputs="i_wl2_0" outputs="gsw[0].i_wl2_0"/>
            <direct name="o_wl2_0" inputs="gsw[0].o_wl2_0" outputs="o_wl2_0"/>
            <direct name="i_sl2_0" inputs="i_sl2_0" outputs="gsw[0].i_sl2_0"/>
            <direct name="o_sl2_0" inputs="gsw[0].o_sl2_0" outputs="o_sl2_0"/>
            <direct name="i_el6_0" inputs="i_el6_0" outputs="gsw[0].i_el6_0"/>
            <direct name="o_el6_0" inputs="gsw[0].o_el6_0" outputs="o_el6_0"/>
            <direct name="i_nl6_0" inputs="i_nl6_0" outputs="gsw[0].i_nl6_0"/>
            <direct name="o_nl6_0" inputs="gsw[0].o_nl6_0" outputs="o_nl6_0"/>
            <direct name="i_wl6_0" inputs="i_wl6_0" outputs="gsw[0].i_wl6_0"/>
            <direct name="o_wl6_0" inputs="gsw[0].o_wl6_0" outputs="o_wl6_0"/>
            <direct name="i_sl6_0" inputs="i_sl6_0" outputs="gsw[0].i_sl6_0"/>
            <direct name="o_sl6_0" inputs="gsw[0].o_sl6_0" outputs="o_sl6_0"/>

            <direct name="i_clk1" inputs="i_clk_1" outputs="gsw[1].i_clk"/>
            <direct name="o_clk1" inputs="gsw[1].o_clk" outputs="o_clk_1"/>

            <direct name="i_el1_1" inputs="i_el1_1" outputs="gsw[1].i_el1_1"/>
            <direct name="o_el1_1" inputs="gsw[1].o_el1_1" outputs="o_el1_1"/>
            <direct name="i_nl1_1" inputs="i_nl1_1" outputs="gsw[1].i_nl1_1"/>
            <direct name="o_nl1_1" inputs="gsw[1].o_nl1_1" outputs="o_nl1_1"/>
            <direct name="i_wl1_1" inputs="i_wl1_1" outputs="gsw[1].i_wl1_1"/>
            <direct name="o_wl1_1" inputs="gsw[1].o_wl1_1" outputs="o_wl1_1"/>
            <direct name="i_sl1_1" inputs="i_sl1_1" outputs="gsw[1].i_sl1_1"/>
            <direct name="o_sl1_1" inputs="gsw[1].o_sl1_1" outputs="o_sl1_1"/>
            <direct name="i_el2_1" inputs="i_el2_1" outputs="gsw[1].i_el2_1"/>
            <direct name="o_el2_1" inputs="gsw[1].o_el2_1" outputs="o_el2_1"/>
            <direct name="i_nl2_1" inputs="i_nl2_1" outputs="gsw[1].i_nl2_1"/>
            <direct name="o_nl2_1" inputs="gsw[1].o_nl2_1" outputs="o_nl2_1"/>
            <direct name="i_wl2_1" inputs="i_wl2_1" outputs="gsw[1].i_wl2_1"/>
            <direct name="o_wl2_1" inputs="gsw[1].o_wl2_1" outputs="o_wl2_1"/>
            <direct name="i_sl2_1" inputs="i_sl2_1" outputs="gsw[1].i_sl2_1"/>
            <direct name="o_sl2_1" inputs="gsw[1].o_sl2_1" outputs="o_sl2_1"/>
            <direct name="i_el6_1" inputs="i_el6_1" outputs="gsw[1].i_el6_1"/>
            <direct name="o_el6_1" inputs="gsw[1].o_el6_1" outputs="o_el6_1"/>
            <direct name="i_nl6_1" inputs="i_nl6_1" outputs="gsw[1].i_nl6_1"/>
            <direct name="o_nl6_1" inputs="gsw[1].o_nl6_1" outputs="o_nl6_1"/>
            <direct name="i_wl6_1" inputs="i_wl6_1" outputs="gsw[1].i_wl6_1"/>
            <direct name="o_wl6_1" inputs="gsw[1].o_wl6_1" outputs="o_wl6_1"/>
            <direct name="i_sl6_1" inputs="i_sl6_1" outputs="gsw[1].i_sl6_1"/>
            <direct name="o_sl6_1" inputs="gsw[1].o_sl6_1" outputs="o_sl6_1"/>

            <direct name="i_clk2" inputs="i_clk_2" outputs="gsw[2].i_clk"/>
            <direct name="o_clk2" inputs="gsw[2].o_clk" outputs="o_clk_2"/>

            <direct name="i_el1_2" inputs="i_el1_2" outputs="gsw[2].i_el1_2"/>
            <direct name="o_el1_2" inputs="gsw[2].o_el1_2" outputs="o_el1_2"/>
            <direct name="i_nl1_2" inputs="i_nl1_2" outputs="gsw[2].i_nl1_2"/>
            <direct name="o_nl1_2" inputs="gsw[2].o_nl1_2" outputs="o_nl1_2"/>
            <direct name="i_wl1_2" inputs="i_wl1_2" outputs="gsw[2].i_wl1_2"/>
            <direct name="o_wl1_2" inputs="gsw[2].o_wl1_2" outputs="o_wl1_2"/>
            <direct name="i_sl1_2" inputs="i_sl1_2" outputs="gsw[2].i_sl1_2"/>
            <direct name="o_sl1_2" inputs="gsw[2].o_sl1_2" outputs="o_sl1_2"/>
            <direct name="i_el2_2" inputs="i_el2_2" outputs="gsw[2].i_el2_2"/>
            <direct name="o_el2_2" inputs="gsw[2].o_el2_2" outputs="o_el2_2"/>
            <direct name="i_nl2_2" inputs="i_nl2_2" outputs="gsw[2].i_nl2_2"/>
            <direct name="o_nl2_2" inputs="gsw[2].o_nl2_2" outputs="o_nl2_2"/>
            <direct name="i_wl2_2" inputs="i_wl2_2" outputs="gsw[2].i_wl2_2"/>
            <direct name="o_wl2_2" inputs="gsw[2].o_wl2_2" outputs="o_wl2_2"/>
            <direct name="i_sl2_2" inputs="i_sl2_2" outputs="gsw[2].i_sl2_2"/>
            <direct name="o_sl2_2" inputs="gsw[2].o_sl2_2" outputs="o_sl2_2"/>
            <direct name="i_el6_2" inputs="i_el6_2" outputs="gsw[2].i_el6_2"/>
            <direct name="o_el6_2" inputs="gsw[2].o_el6_2" outputs="o_el6_2"/>
            <direct name="i_nl6_2" inputs="i_nl6_2" outputs="gsw[2].i_nl6_2"/>
            <direct name="o_nl6_2" inputs="gsw[2].o_nl6_2" outputs="o_nl6_2"/>
            <direct name="i_wl6_2" inputs="i_wl6_2" outputs="gsw[2].i_wl6_2"/>
            <direct name="o_wl6_2" inputs="gsw[2].o_wl6_2" outputs="o_wl6_2"/>
            <direct name="i_sl6_2" inputs="i_sl6_2" outputs="gsw[2].i_sl6_2"/>
            <direct name="o_sl6_2" inputs="gsw[2].o_sl6_2" outputs="o_sl6_2"/>

            <direct name="i_clk3" inputs="i_clk_3" outputs="gsw[3].i_clk"/>
            <direct name="o_clk3" inputs="gsw[3].o_clk" outputs="o_clk_3"/>

            <direct name="i_el1_3" inputs="i_el1_3" outputs="gsw[3].i_el1_3"/>
            <direct name="o_el1_3" inputs="gsw[3].o_el1_3" outputs="o_el1_3"/>
            <direct name="i_nl1_3" inputs="i_nl1_3" outputs="gsw[3].i_nl1_3"/>
            <direct name="o_nl1_3" inputs="gsw[3].o_nl1_3" outputs="o_nl1_3"/>
            <direct name="i_wl1_3" inputs="i_wl1_3" outputs="gsw[3].i_wl1_3"/>
            <direct name="o_wl1_3" inputs="gsw[3].o_wl1_3" outputs="o_wl1_3"/>
            <direct name="i_sl1_3" inputs="i_sl1_3" outputs="gsw[3].i_sl1_3"/>
            <direct name="o_sl1_3" inputs="gsw[3].o_sl1_3" outputs="o_sl1_3"/>
            <direct name="i_el2_3" inputs="i_el2_3" outputs="gsw[3].i_el2_3"/>
            <direct name="o_el2_3" inputs="gsw[3].o_el2_3" outputs="o_el2_3"/>
            <direct name="i_nl2_3" inputs="i_nl2_3" outputs="gsw[3].i_nl2_3"/>
            <direct name="o_nl2_3" inputs="gsw[3].o_nl2_3" outputs="o_nl2_3"/>
            <direct name="i_wl2_3" inputs="i_wl2_3" outputs="gsw[3].i_wl2_3"/>
            <direct name="o_wl2_3" inputs="gsw[3].o_wl2_3" outputs="o_wl2_3"/>
            <direct name="i_sl2_3" inputs="i_sl2_3" outputs="gsw[3].i_sl2_3"/>
            <direct name="o_sl2_3" inputs="gsw[3].o_sl2_3" outputs="o_sl2_3"/>
            <direct name="i_el6_3" inputs="i_el6_3" outputs="gsw[3].i_el6_3"/>
            <direct name="o_el6_3" inputs="gsw[3].o_el6_3" outputs="o_el6_3"/>
            <direct name="i_nl6_3" inputs="i_nl6_3" outputs="gsw[3].i_nl6_3"/>
            <direct name="o_nl6_3" inputs="gsw[3].o_nl6_3" outputs="o_nl6_3"/>
            <direct name="i_wl6_3" inputs="i_wl6_3" outputs="gsw[3].i_wl6_3"/>
            <direct name="o_wl6_3" inputs="gsw[3].o_wl6_3" outputs="o_wl6_3"/>
            <direct name="i_sl6_3" inputs="i_sl6_3" outputs="gsw[3].i_sl6_3"/>
            <direct name="o_sl6_3" inputs="gsw[3].o_sl6_3" outputs="o_sl6_3"/>


        </interconnect>

        <!-- connection in LSW -->
        <local_sw name="lsw" num="1">
            <input  name="i_gsw0" width="96"/>
            <input  name="i_gsw_special0" width="2"/>

            <output  name="o_gsw_direct0" width="24"/>
            <output  name="o_gsw_switch0" width="16"/>
            <output  name="o_gsw_special0" width="164"/>

            <input name="i_fu0" width="33"/>

            <output name="o_fu0" width="33"/>
            <output name="o_fu_ctrl0" width="10"/>
            <output name="o_fu_byp0" width="16"/>

            <wire name="hfan0" width="2"/>
            <input  name="i_gsw1" width="96"/>
            <input  name="i_gsw_special1" width="2"/>

            <output  name="o_gsw_direct1" width="24"/>
            <output  name="o_gsw_switch1" width="16"/>
            <output  name="o_gsw_special1" width="164"/>

            <input name="i_fu1" width="33"/>

            <output name="o_fu1" width="33"/>
            <output name="o_fu_ctrl1" width="10"/>
            <output name="o_fu_byp1" width="16"/>

            <wire name="hfan1" width="2"/>
            <input  name="i_gsw2" width="96"/>
            <input  name="i_gsw_special2" width="2"/>

            <output  name="o_gsw_direct2" width="24"/>
            <output  name="o_gsw_switch2" width="16"/>
            <output  name="o_gsw_special2" width="164"/>

            <input name="i_fu2" width="33"/>

            <output name="o_fu2" width="33"/>
            <output name="o_fu_ctrl2" width="10"/>
            <output name="o_fu_byp2" width="16"/>

            <wire name="hfan2" width="2"/>
            <input  name="i_gsw3" width="96"/>
            <input  name="i_gsw_special3" width="2"/>

            <output  name="o_gsw_direct3" width="24"/>
            <output  name="o_gsw_switch3" width="16"/>
            <output  name="o_gsw_special3" width="164"/>

            <input name="i_fu3" width="33"/>

            <output name="o_fu3" width="33"/>
            <output name="o_fu_ctrl3" width="10"/>
            <output name="o_fu_byp3" width="16"/>

            <wire name="hfan3" width="2"/>

            <interconnect>
                <!-- internal signals -->
                <connect name="hfan0" inputs="i_gsw0[1],i_gsw0[9],i_gsw0[17],i_gsw0[25],i_gsw_clk0[0],i_gsw_clk0[1],i_gsw_clk0[2],i_gsw_clk0[3],i_gsw_clk0[4],i_gsw_clk0[5],i_gsw_clk0[6],i_gsw_clk0[7],o_fu_byp0[1],o_fu_byp0[4],o_fu_byp0[6]" outputs="hfan0"/>
                <connect name="hfan1" inputs="i_gsw1[1],i_gsw1[9],i_gsw1[17],i_gsw1[25],i_gsw_clk1[0],i_gsw_clk1[1],i_gsw_clk1[2],i_gsw_clk1[3],i_gsw_clk1[4],i_gsw_clk1[5],i_gsw_clk1[6],i_gsw_clk1[7],o_fu_byp1[1],o_fu_byp1[4],o_fu_byp1[6]" outputs="hfan1"/>
                <connect name="hfan2" inputs="i_gsw2[1],i_gsw2[9],i_gsw2[17],i_gsw2[25],i_gsw_clk2[0],i_gsw_clk2[1],i_gsw_clk2[2],i_gsw_clk2[3],i_gsw_clk2[4],i_gsw_clk2[5],i_gsw_clk2[6],i_gsw_clk2[7],o_fu_byp2[1],o_fu_byp2[4],o_fu_byp2[6]" outputs="hfan2"/>
                <connect name="hfan3" inputs="i_gsw3[1],i_gsw3[9],i_gsw3[17],i_gsw3[25],i_gsw_clk3[0],i_gsw_clk3[1],i_gsw_clk3[2],i_gsw_clk3[3],i_gsw_clk3[4],i_gsw_clk3[5],i_gsw_clk3[6],i_gsw_clk3[7],o_fu_byp3[1],o_fu_byp3[4],o_fu_byp3[6]" outputs="hfan3"/>

                <!-- gsw to RAMA -->
                <connect name="o_fu_ctrl0_rst_n" inputs="i_gsw0[2],i_gsw0[10],i_gsw0[18],i_gsw0[26],i_gsw0[2],i_gsw0[10],i_gsw0[18],i_gsw0[26],i_gsw0[2],i_gsw0[10],i_gsw0[18],i_gsw0[26],o_fu_byp_0[9],o_fu_byp_0[10],hfan0[0],hfan0[1]" outputs="o_fu_ctrl0[0]" />
                <connect name="o_fu_ctrl0_clk_0" inputs="i_gsw0[7],i_gsw0[15],i_gsw0[23],i_gsw0[31],i_gsw0[7],i_gsw0[15],i_gsw0[23],i_gsw0[31],i_gsw_clk0[0],i_gsw_clk0[1],i_gsw_clk0[2],i_gsw_clk0[3],i_gsw_clk0[4],i_gsw_clk0[5],i_gsw_clk0[6],i_gsw_clk0[7]," outputs="o_fu_ctrl0[1]" />
                <connect name="o_fu_ctrl0_clk_1" inputs="i_gsw0[7],i_gsw0[15],i_gsw0[23],i_gsw0[31],i_gsw0[7],i_gsw0[15],i_gsw0[23],i_gsw0[31],i_gsw_clk0[0],i_gsw_clk0[1],i_gsw_clk0[2],i_gsw_clk0[3],i_gsw_clk0[4],i_gsw_clk0[5],i_gsw_clk0[6],i_gsw_clk0[7]," outputs="o_fu_ctrl0[2]" />
                <connect name="o_fu_ctrl1_clk_0" inputs="i_gsw1[7],i_gsw1[15],i_gsw1[23],i_gsw1[31],i_gsw1[7],i_gsw1[15],i_gsw1[23],i_gsw1[31],i_gsw_clk1[0],i_gsw_clk1[1],i_gsw_clk1[2],i_gsw_clk1[3],i_gsw_clk1[4],i_gsw_clk1[5],i_gsw_clk1[6],i_gsw_clk1[7]," outputs="o_fu_ctrl1[0]" />
                <connect name="o_fu_ctrl1_clk_1" inputs="i_gsw1[7],i_gsw1[15],i_gsw1[23],i_gsw1[31],i_gsw1[7],i_gsw1[15],i_gsw1[23],i_gsw1[31],i_gsw_clk1[0],i_gsw_clk1[1],i_gsw_clk1[2],i_gsw_clk1[3],i_gsw_clk1[4],i_gsw_clk1[5],i_gsw_clk1[6],i_gsw_clk1[7]," outputs="o_fu_ctrl1[1]" />
                <connect name="o_fu_byp_0_0" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_gsw_switch0[6]" outputs="o_fu_byp0[0]" />
                <connect name="o_fu_byp_0_1" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_gsw_switch0[2]" outputs="o_fu_byp0[1]" />
                <connect name="o_fu_byp_0_2" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_gsw_switch0[5]" outputs="o_fu_byp0[2]" />
                <connect name="o_fu_byp_0_3" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_gsw_switch0[1]" outputs="o_fu_byp0[3]" />
                <connect name="o_fu_byp_0_4" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[7],o_fu_byp0[15],o_gsw_switch0[15]" outputs="o_fu_byp0[4]" />
                <connect name="o_fu_byp_0_5" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[11],o_fu_byp0[13],o_gsw_switch0[11]" outputs="o_fu_byp0[5]" />
                <connect name="o_fu_byp_0_6" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[3],o_fu_byp0[14],o_gsw_switch0[12]" outputs="o_fu_byp0[6]" />
                <connect name="o_fu_byp_0_7" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[9],o_fu_byp0[12],o_gsw_switch0[8]" outputs="o_fu_byp0[7]" />
                <connect name="o_fu_byp_0_8" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_gsw_switch0[7]" outputs="o_fu_byp0[8]" />
                <connect name="o_fu_byp_0_9" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_gsw_switch0[3]" outputs="o_fu_byp0[9]" />
                <connect name="o_fu_byp_0_10" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_gsw_switch0[4]" outputs="o_fu_byp0[10]" />
                <connect name="o_fu_byp_0_11" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_gsw_switch0[0]" outputs="o_fu_byp0[11]" />
                <connect name="o_fu_byp_0_12" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[3],o_fu_byp0[14],o_gsw_switch0[14]" outputs="o_fu_byp0[12]" />
                <connect name="o_fu_byp_0_13" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[9],o_fu_byp0[12],o_gsw_switch0[10]" outputs="o_fu_byp0[13]" />
                <connect name="o_fu_byp_0_14" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[7],o_fu_byp0[15],o_gsw_switch0[13]" outputs="o_fu_byp0[14]" />
                <connect name="o_fu_byp_0_15" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[11],o_fu_byp0[13],o_gsw_switch0[9]" outputs="o_fu_byp0[15]" />
                <connect name="o_fu_byp_1_0" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_gsw_switch1[6]" outputs="o_fu_byp1[0]" />
                <connect name="o_fu_byp_1_1" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_gsw_switch1[2]" outputs="o_fu_byp1[1]" />
                <connect name="o_fu_byp_1_2" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_gsw_switch1[5]" outputs="o_fu_byp1[2]" />
                <connect name="o_fu_byp_1_3" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_gsw_switch1[1]" outputs="o_fu_byp1[3]" />
                <connect name="o_fu_byp_1_4" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[7],o_fu_byp1[15],o_gsw_switch1[15]" outputs="o_fu_byp1[4]" />
                <connect name="o_fu_byp_1_5" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[11],o_fu_byp1[13],o_gsw_switch1[11]" outputs="o_fu_byp1[5]" />
                <connect name="o_fu_byp_1_6" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[3],o_fu_byp1[14],o_gsw_switch1[12]" outputs="o_fu_byp1[6]" />
                <connect name="o_fu_byp_1_7" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[9],o_fu_byp1[12],o_gsw_switch1[8]" outputs="o_fu_byp1[7]" />
                <connect name="o_fu_byp_1_8" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_gsw_switch1[7]" outputs="o_fu_byp1[8]" />
                <connect name="o_fu_byp_1_9" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_gsw_switch1[3]" outputs="o_fu_byp1[9]" />
                <connect name="o_fu_byp_1_10" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_gsw_switch1[4]" outputs="o_fu_byp1[10]" />
                <connect name="o_fu_byp_1_11" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_gsw_switch1[0]" outputs="o_fu_byp1[11]" />
                <connect name="o_fu_byp_1_12" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[3],o_fu_byp1[14],o_gsw_switch1[14]" outputs="o_fu_byp1[12]" />
                <connect name="o_fu_byp_1_13" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[9],o_fu_byp1[12],o_gsw_switch1[10]" outputs="o_fu_byp1[13]" />
                <connect name="o_fu_byp_1_14" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[7],o_fu_byp1[15],o_gsw_switch1[13]" outputs="o_fu_byp1[14]" />
                <connect name="o_fu_byp_1_15" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[11],o_fu_byp1[13],o_gsw_switch1[9]" outputs="o_fu_byp1[15]" />
                <connect name="o_fu_byp_2_0" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_gsw_switch2[6]" outputs="o_fu_byp2[0]" />
                <connect name="o_fu_byp_2_1" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_gsw_switch2[2]" outputs="o_fu_byp2[1]" />
                <connect name="o_fu_byp_2_2" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_gsw_switch2[5]" outputs="o_fu_byp2[2]" />
                <connect name="o_fu_byp_2_3" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_gsw_switch2[1]" outputs="o_fu_byp2[3]" />
                <connect name="o_fu_byp_2_4" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[7],o_fu_byp2[15],o_gsw_switch2[15]" outputs="o_fu_byp2[4]" />
                <connect name="o_fu_byp_2_5" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[11],o_fu_byp2[13],o_gsw_switch2[11]" outputs="o_fu_byp2[5]" />
                <connect name="o_fu_byp_2_6" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[3],o_fu_byp2[14],o_gsw_switch2[12]" outputs="o_fu_byp2[6]" />
                <connect name="o_fu_byp_2_7" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[9],o_fu_byp2[12],o_gsw_switch2[8]" outputs="o_fu_byp2[7]" />
                <connect name="o_fu_byp_2_8" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_gsw_switch2[7]" outputs="o_fu_byp2[8]" />
                <connect name="o_fu_byp_2_9" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_gsw_switch2[3]" outputs="o_fu_byp2[9]" />
                <connect name="o_fu_byp_2_10" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_gsw_switch2[4]" outputs="o_fu_byp2[10]" />
                <connect name="o_fu_byp_2_11" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_gsw_switch2[0]" outputs="o_fu_byp2[11]" />
                <connect name="o_fu_byp_2_12" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[3],o_fu_byp2[14],o_gsw_switch2[14]" outputs="o_fu_byp2[12]" />
                <connect name="o_fu_byp_2_13" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[9],o_fu_byp2[12],o_gsw_switch2[10]" outputs="o_fu_byp2[13]" />
                <connect name="o_fu_byp_2_14" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[7],o_fu_byp2[15],o_gsw_switch2[13]" outputs="o_fu_byp2[14]" />
                <connect name="o_fu_byp_2_15" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[11],o_fu_byp2[13],o_gsw_switch2[9]" outputs="o_fu_byp2[15]" />
                <connect name="o_fu_byp_3_0" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_gsw_switch3[6]" outputs="o_fu_byp3[0]" />
                <connect name="o_fu_byp_3_1" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_gsw_switch3[2]" outputs="o_fu_byp3[1]" />
                <connect name="o_fu_byp_3_2" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_gsw_switch3[5]" outputs="o_fu_byp3[2]" />
                <connect name="o_fu_byp_3_3" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_gsw_switch3[1]" outputs="o_fu_byp3[3]" />
                <connect name="o_fu_byp_3_4" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[7],o_fu_byp3[15],o_gsw_switch3[15]" outputs="o_fu_byp3[4]" />
                <connect name="o_fu_byp_3_5" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[11],o_fu_byp3[13],o_gsw_switch3[11]" outputs="o_fu_byp3[5]" />
                <connect name="o_fu_byp_3_6" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[3],o_fu_byp3[14],o_gsw_switch3[12]" outputs="o_fu_byp3[6]" />
                <connect name="o_fu_byp_3_7" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[9],o_fu_byp3[12],o_gsw_switch3[8]" outputs="o_fu_byp3[7]" />
                <connect name="o_fu_byp_3_8" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_gsw_switch3[7]" outputs="o_fu_byp3[8]" />
                <connect name="o_fu_byp_3_9" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_gsw_switch3[3]" outputs="o_fu_byp3[9]" />
                <connect name="o_fu_byp_3_10" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_gsw_switch3[4]" outputs="o_fu_byp3[10]" />
                <connect name="o_fu_byp_3_11" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_gsw_switch3[0]" outputs="o_fu_byp3[11]" />
                <connect name="o_fu_byp_3_12" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[3],o_fu_byp3[14],o_gsw_switch3[14]" outputs="o_fu_byp3[12]" />
                <connect name="o_fu_byp_3_13" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[9],o_fu_byp3[12],o_gsw_switch3[10]" outputs="o_fu_byp3[13]" />
                <connect name="o_fu_byp_3_14" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[7],o_fu_byp3[15],o_gsw_switch3[13]" outputs="o_fu_byp3[14]" />
                <connect name="o_fu_byp_3_15" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[11],o_fu_byp3[13],o_gsw_switch3[9]" outputs="o_fu_byp3[15]" />
                <connect name="i_gsw_0_0" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_switch0[0]" outputs="o_fu0[0]" />
                <connect name="i_gsw_0_1" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],o_fu_byp0[13],o_gsw_switch0[1]" outputs="o_fu0[1]" />
                <connect name="i_gsw_0_2" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_direct0[1]" outputs="o_fu0[2]" />
                <connect name="i_gsw_0_3" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_direct0[3]" outputs="o_fu0[3]" />
                <connect name="i_gsw_0_4" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],hfan0[0],o_gsw_switch0[2]" outputs="o_fu0[4]" />
                <connect name="i_gsw_0_5" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],hfan0[1],o_gsw_switch0[3]" outputs="o_fu0[5]" />
                <connect name="i_gsw_0_6" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_switch0[4]" outputs="o_fu0[6]" />
                <connect name="i_gsw_0_7" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_switch0[5]" outputs="o_fu0[7]" />
                <connect name="i_gsw_0_8" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_direct0[0]" outputs="o_fu0[8]" />
                <connect name="i_gsw_0_9" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],o_fu_byp0[13],o_gsw_direct0[2]" outputs="o_fu0[9]" />
                <connect name="i_gsw_0_10" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],hfan0[0],o_gsw_switch0[6]" outputs="o_fu0[10]" />
                <connect name="i_gsw_0_11" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],hfan0[1],o_gsw_switch0[7]" outputs="o_fu0[11]" />
                <connect name="i_gsw_0_12" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_switch0[0]" outputs="o_fu0[12]" />
                <connect name="i_gsw_0_13" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],o_fu_byp0[13],o_gsw_switch0[1]" outputs="o_fu0[13]" />
                <connect name="i_gsw_0_14" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_direct0[1]" outputs="o_fu0[14]" />
                <connect name="i_gsw_0_15" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_direct0[3]" outputs="o_fu0[15]" />
                <connect name="i_gsw_0_16" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],hfan0[0],o_gsw_switch0[2]" outputs="o_fu0[16]" />
                <connect name="i_gsw_0_17" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],hfan0[1],o_gsw_switch0[3]" outputs="o_fu0[17]" />
                <connect name="i_gsw_0_18" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_switch0[4]" outputs="o_fu0[18]" />
                <connect name="i_gsw_0_19" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_switch0[5]" outputs="o_fu0[19]" />
                <connect name="i_gsw_0_20" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_direct0[0]" outputs="o_fu0[20]" />
                <connect name="i_gsw_0_21" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],o_fu_byp0[13],o_gsw_direct0[2]" outputs="o_fu0[21]" />
                <connect name="i_gsw_0_22" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],hfan0[0],o_gsw_switch0[6]" outputs="o_fu0[22]" />
                <connect name="i_gsw_0_23" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],hfan0[1],o_gsw_switch0[7]" outputs="o_fu0[23]" />
                <connect name="i_gsw_0_24" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_switch0[8]" outputs="o_fu0[24]" />
                <connect name="i_gsw_0_25" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],o_fu_byp0[13],o_gsw_switch0[9]" outputs="o_fu0[25]" />
                <connect name="i_gsw_0_26" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_direct0[1]" outputs="o_fu0[26]" />
                <connect name="i_gsw_0_27" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_direct0[3]" outputs="o_fu0[27]" />
                <connect name="i_gsw_0_28" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],hfan0[0],o_gsw_switch0[10]" outputs="o_fu0[28]" />
                <connect name="i_gsw_0_29" inputs="i_gsw0[2],i_gsw0[6],i_gsw0[10],i_gsw0[14],i_gsw0[18],i_gsw0[22],i_gsw0[26],i_gsw0[30],i_gsw0[34],i_gsw0[38],i_gsw0[42],i_gsw0[46],i_gsw0[50],i_gsw0[54],i_gsw0[58],i_gsw0[62],i_gsw0[66],i_gsw0[70],i_gsw0[74],i_gsw0[78],i_gsw0[82],i_gsw0[86],i_gsw0[90],i_gsw0[94],o_fu_byp0[8],o_fu_byp0[10],o_fu_byp0[11],hfan0[1],o_gsw_switch0[11]" outputs="o_fu0[29]" />
                <connect name="i_gsw_0_30" inputs="i_gsw0[1],i_gsw0[5],i_gsw0[9],i_gsw0[13],i_gsw0[17],i_gsw0[21],i_gsw0[25],i_gsw0[29],i_gsw0[33],i_gsw0[37],i_gsw0[41],i_gsw0[45],i_gsw0[49],i_gsw0[53],i_gsw0[57],i_gsw0[61],i_gsw0[65],i_gsw0[69],i_gsw0[73],i_gsw0[77],i_gsw0[81],i_gsw0[85],i_gsw0[89],i_gsw0[93],o_fu_byp0[1],o_fu_byp0[2],o_fu_byp0[3],o_fu_byp0[14],o_gsw_switch0[12]" outputs="o_fu0[30]" />
                <connect name="i_gsw_0_31" inputs="i_gsw0[0],i_gsw0[4],i_gsw0[8],i_gsw0[12],i_gsw0[16],i_gsw0[20],i_gsw0[24],i_gsw0[28],i_gsw0[32],i_gsw0[36],i_gsw0[40],i_gsw0[44],i_gsw0[48],i_gsw0[52],i_gsw0[56],i_gsw0[60],i_gsw0[64],i_gsw0[68],i_gsw0[72],i_gsw0[76],i_gsw0[80],i_gsw0[84],i_gsw0[88],i_gsw0[92],o_fu_byp0[5],o_fu_byp0[6],o_fu_byp0[7],o_fu_byp0[15],o_gsw_switch0[13]" outputs="o_fu0[31]" />
                <connect name="i_gsw_0_32" inputs="i_gsw0[3],i_gsw0[7],i_gsw0[11],i_gsw0[15],i_gsw0[19],i_gsw0[23],i_gsw0[27],i_gsw0[31],i_gsw0[35],i_gsw0[39],i_gsw0[43],i_gsw0[47],i_gsw0[51],i_gsw0[55],i_gsw0[59],i_gsw0[63],i_gsw0[67],i_gsw0[71],i_gsw0[75],i_gsw0[79],i_gsw0[83],i_gsw0[87],i_gsw0[91],i_gsw0[95],o_fu_byp0[0],o_fu_byp0[4],o_fu_byp0[9],o_fu_byp0[12],o_gsw_direct0[0]" outputs="o_fu0[32]" />

                <connect name="i_gsw_1_0" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_switch1[0]" outputs="o_fu1[0]" />
                <connect name="i_gsw_1_1" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],o_fu_byp1[13],o_gsw_switch1[1]" outputs="o_fu1[1]" />
                <connect name="i_gsw_1_2" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_direct1[1]" outputs="o_fu1[2]" />
                <connect name="i_gsw_1_3" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_direct1[3]" outputs="o_fu1[3]" />
                <connect name="i_gsw_1_4" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],hfan1[0],o_gsw_switch1[2]" outputs="o_fu1[4]" />
                <connect name="i_gsw_1_5" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],hfan1[1],o_gsw_switch1[3]" outputs="o_fu1[5]" />
                <connect name="i_gsw_1_6" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_switch1[4]" outputs="o_fu1[6]" />
                <connect name="i_gsw_1_7" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_switch1[5]" outputs="o_fu1[7]" />
                <connect name="i_gsw_1_8" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_direct1[0]" outputs="o_fu1[8]" />
                <connect name="i_gsw_1_9" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],o_fu_byp1[13],o_gsw_direct1[2]" outputs="o_fu1[9]" />
                <connect name="i_gsw_1_10" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],hfan1[0],o_gsw_switch1[6]" outputs="o_fu1[10]" />
                <connect name="i_gsw_1_11" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],hfan1[1],o_gsw_switch1[7]" outputs="o_fu1[11]" />
                <connect name="i_gsw_1_12" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_switch1[0]" outputs="o_fu1[12]" />
                <connect name="i_gsw_1_13" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],o_fu_byp1[13],o_gsw_switch1[1]" outputs="o_fu1[13]" />
                <connect name="i_gsw_1_14" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_direct1[1]" outputs="o_fu1[14]" />
                <connect name="i_gsw_1_15" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_direct1[3]" outputs="o_fu1[15]" />
                <connect name="i_gsw_1_16" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],hfan1[0],o_gsw_switch1[2]" outputs="o_fu1[16]" />
                <connect name="i_gsw_1_17" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],hfan1[1],o_gsw_switch1[3]" outputs="o_fu1[17]" />
                <connect name="i_gsw_1_18" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_switch1[4]" outputs="o_fu1[18]" />
                <connect name="i_gsw_1_19" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_switch1[5]" outputs="o_fu1[19]" />
                <connect name="i_gsw_1_20" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_direct1[0]" outputs="o_fu1[20]" />
                <connect name="i_gsw_1_21" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],o_fu_byp1[13],o_gsw_direct1[2]" outputs="o_fu1[21]" />
                <connect name="i_gsw_1_22" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],hfan1[0],o_gsw_switch1[6]" outputs="o_fu1[22]" />
                <connect name="i_gsw_1_23" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],hfan1[1],o_gsw_switch1[7]" outputs="o_fu1[23]" />
                <connect name="i_gsw_1_24" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_switch1[8]" outputs="o_fu1[24]" />
                <connect name="i_gsw_1_25" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],o_fu_byp1[13],o_gsw_switch1[9]" outputs="o_fu1[25]" />
                <connect name="i_gsw_1_26" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_direct1[1]" outputs="o_fu1[26]" />
                <connect name="i_gsw_1_27" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_direct1[3]" outputs="o_fu1[27]" />
                <connect name="i_gsw_1_28" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],hfan1[0],o_gsw_switch1[10]" outputs="o_fu1[28]" />
                <connect name="i_gsw_1_29" inputs="i_gsw1[2],i_gsw1[6],i_gsw1[10],i_gsw1[14],i_gsw1[18],i_gsw1[22],i_gsw1[26],i_gsw1[30],i_gsw1[34],i_gsw1[38],i_gsw1[42],i_gsw1[46],i_gsw1[50],i_gsw1[54],i_gsw1[58],i_gsw1[62],i_gsw1[66],i_gsw1[70],i_gsw1[74],i_gsw1[78],i_gsw1[82],i_gsw1[86],i_gsw1[90],i_gsw1[94],o_fu_byp1[8],o_fu_byp1[10],o_fu_byp1[11],hfan1[1],o_gsw_switch1[11]" outputs="o_fu1[29]" />
                <connect name="i_gsw_1_30" inputs="i_gsw1[1],i_gsw1[5],i_gsw1[9],i_gsw1[13],i_gsw1[17],i_gsw1[21],i_gsw1[25],i_gsw1[29],i_gsw1[33],i_gsw1[37],i_gsw1[41],i_gsw1[45],i_gsw1[49],i_gsw1[53],i_gsw1[57],i_gsw1[61],i_gsw1[65],i_gsw1[69],i_gsw1[73],i_gsw1[77],i_gsw1[81],i_gsw1[85],i_gsw1[89],i_gsw1[93],o_fu_byp1[1],o_fu_byp1[2],o_fu_byp1[3],o_fu_byp1[14],o_gsw_switch1[12]" outputs="o_fu1[30]" />
                <connect name="i_gsw_1_31" inputs="i_gsw1[0],i_gsw1[4],i_gsw1[8],i_gsw1[12],i_gsw1[16],i_gsw1[20],i_gsw1[24],i_gsw1[28],i_gsw1[32],i_gsw1[36],i_gsw1[40],i_gsw1[44],i_gsw1[48],i_gsw1[52],i_gsw1[56],i_gsw1[60],i_gsw1[64],i_gsw1[68],i_gsw1[72],i_gsw1[76],i_gsw1[80],i_gsw1[84],i_gsw1[88],i_gsw1[92],o_fu_byp1[5],o_fu_byp1[6],o_fu_byp1[7],o_fu_byp1[15],o_gsw_switch1[13]" outputs="o_fu1[31]" />
                <connect name="i_gsw_1_32" inputs="i_gsw1[3],i_gsw1[7],i_gsw1[11],i_gsw1[15],i_gsw1[19],i_gsw1[23],i_gsw1[27],i_gsw1[31],i_gsw1[35],i_gsw1[39],i_gsw1[43],i_gsw1[47],i_gsw1[51],i_gsw1[55],i_gsw1[59],i_gsw1[63],i_gsw1[67],i_gsw1[71],i_gsw1[75],i_gsw1[79],i_gsw1[83],i_gsw1[87],i_gsw1[91],i_gsw1[95],o_fu_byp1[0],o_fu_byp1[4],o_fu_byp1[9],o_fu_byp1[12],o_gsw_direct1[0]" outputs="o_fu1[32]" />

                <connect name="i_gsw_2_0" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_switch2[0]" outputs="o_fu2[0]" />
                <connect name="i_gsw_2_1" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],o_fu_byp2[13],o_gsw_switch2[1]" outputs="o_fu2[1]" />
                <connect name="i_gsw_2_2" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_direct2[1]" outputs="o_fu2[2]" />
                <connect name="i_gsw_2_3" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_direct2[3]" outputs="o_fu2[3]" />
                <connect name="i_gsw_2_4" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],hfan2[0],o_gsw_switch2[2]" outputs="o_fu2[4]" />
                <connect name="i_gsw_2_5" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],hfan2[1],o_gsw_switch2[3]" outputs="o_fu2[5]" />
                <connect name="i_gsw_2_6" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_switch2[4]" outputs="o_fu2[6]" />
                <connect name="i_gsw_2_7" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_switch2[5]" outputs="o_fu2[7]" />
                <connect name="i_gsw_2_8" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_direct2[0]" outputs="o_fu2[8]" />
                <connect name="i_gsw_2_9" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],o_fu_byp2[13],o_gsw_direct2[2]" outputs="o_fu2[9]" />
                <connect name="i_gsw_2_10" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],hfan2[0],o_gsw_switch2[6]" outputs="o_fu2[10]" />
                <connect name="i_gsw_2_11" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],hfan2[1],o_gsw_switch2[7]" outputs="o_fu2[11]" />
                <connect name="i_gsw_2_12" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_switch2[0]" outputs="o_fu2[12]" />
                <connect name="i_gsw_2_13" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],o_fu_byp2[13],o_gsw_switch2[1]" outputs="o_fu2[13]" />
                <connect name="i_gsw_2_14" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_direct2[1]" outputs="o_fu2[14]" />
                <connect name="i_gsw_2_15" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_direct2[3]" outputs="o_fu2[15]" />
                <connect name="i_gsw_2_16" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],hfan2[0],o_gsw_switch2[2]" outputs="o_fu2[16]" />
                <connect name="i_gsw_2_17" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],hfan2[1],o_gsw_switch2[3]" outputs="o_fu2[17]" />
                <connect name="i_gsw_2_18" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_switch2[4]" outputs="o_fu2[18]" />
                <connect name="i_gsw_2_19" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_switch2[5]" outputs="o_fu2[19]" />
                <connect name="i_gsw_2_20" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_direct2[0]" outputs="o_fu2[20]" />
                <connect name="i_gsw_2_21" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],o_fu_byp2[13],o_gsw_direct2[2]" outputs="o_fu2[21]" />
                <connect name="i_gsw_2_22" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],hfan2[0],o_gsw_switch2[6]" outputs="o_fu2[22]" />
                <connect name="i_gsw_2_23" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],hfan2[1],o_gsw_switch2[7]" outputs="o_fu2[23]" />
                <connect name="i_gsw_2_24" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_switch2[8]" outputs="o_fu2[24]" />
                <connect name="i_gsw_2_25" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],o_fu_byp2[13],o_gsw_switch2[9]" outputs="o_fu2[25]" />
                <connect name="i_gsw_2_26" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_direct2[1]" outputs="o_fu2[26]" />
                <connect name="i_gsw_2_27" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_direct2[3]" outputs="o_fu2[27]" />
                <connect name="i_gsw_2_28" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],hfan2[0],o_gsw_switch2[10]" outputs="o_fu2[28]" />
                <connect name="i_gsw_2_29" inputs="i_gsw2[2],i_gsw2[6],i_gsw2[10],i_gsw2[14],i_gsw2[18],i_gsw2[22],i_gsw2[26],i_gsw2[30],i_gsw2[34],i_gsw2[38],i_gsw2[42],i_gsw2[46],i_gsw2[50],i_gsw2[54],i_gsw2[58],i_gsw2[62],i_gsw2[66],i_gsw2[70],i_gsw2[74],i_gsw2[78],i_gsw2[82],i_gsw2[86],i_gsw2[90],i_gsw2[94],o_fu_byp2[8],o_fu_byp2[10],o_fu_byp2[11],hfan2[1],o_gsw_switch2[11]" outputs="o_fu2[29]" />
                <connect name="i_gsw_2_30" inputs="i_gsw2[1],i_gsw2[5],i_gsw2[9],i_gsw2[13],i_gsw2[17],i_gsw2[21],i_gsw2[25],i_gsw2[29],i_gsw2[33],i_gsw2[37],i_gsw2[41],i_gsw2[45],i_gsw2[49],i_gsw2[53],i_gsw2[57],i_gsw2[61],i_gsw2[65],i_gsw2[69],i_gsw2[73],i_gsw2[77],i_gsw2[81],i_gsw2[85],i_gsw2[89],i_gsw2[93],o_fu_byp2[1],o_fu_byp2[2],o_fu_byp2[3],o_fu_byp2[14],o_gsw_switch2[12]" outputs="o_fu2[30]" />
                <connect name="i_gsw_2_31" inputs="i_gsw2[0],i_gsw2[4],i_gsw2[8],i_gsw2[12],i_gsw2[16],i_gsw2[20],i_gsw2[24],i_gsw2[28],i_gsw2[32],i_gsw2[36],i_gsw2[40],i_gsw2[44],i_gsw2[48],i_gsw2[52],i_gsw2[56],i_gsw2[60],i_gsw2[64],i_gsw2[68],i_gsw2[72],i_gsw2[76],i_gsw2[80],i_gsw2[84],i_gsw2[88],i_gsw2[92],o_fu_byp2[5],o_fu_byp2[6],o_fu_byp2[7],o_fu_byp2[15],o_gsw_switch2[13]" outputs="o_fu2[31]" />
                <connect name="i_gsw_2_32" inputs="i_gsw2[3],i_gsw2[7],i_gsw2[11],i_gsw2[15],i_gsw2[19],i_gsw2[23],i_gsw2[27],i_gsw2[31],i_gsw2[35],i_gsw2[39],i_gsw2[43],i_gsw2[47],i_gsw2[51],i_gsw2[55],i_gsw2[59],i_gsw2[63],i_gsw2[67],i_gsw2[71],i_gsw2[75],i_gsw2[79],i_gsw2[83],i_gsw2[87],i_gsw2[91],i_gsw2[95],o_fu_byp2[0],o_fu_byp2[4],o_fu_byp2[9],o_fu_byp2[12],o_gsw_direct2[0]" outputs="o_fu2[32]" />

                <connect name="i_gsw_3_0" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_switch3[0]" outputs="o_fu3[0]" />
                <connect name="i_gsw_3_1" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],o_fu_byp3[13],o_gsw_switch3[1]" outputs="o_fu3[1]" />
                <connect name="i_gsw_3_2" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_direct3[1]" outputs="o_fu3[2]" />
                <connect name="i_gsw_3_3" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_direct3[3]" outputs="o_fu3[3]" />
                <connect name="i_gsw_3_4" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],hfan3[0],o_gsw_switch3[2]" outputs="o_fu3[4]" />
                <connect name="i_gsw_3_5" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],hfan3[1],o_gsw_switch3[3]" outputs="o_fu3[5]" />
                <connect name="i_gsw_3_6" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_switch3[4]" outputs="o_fu3[6]" />
                <connect name="i_gsw_3_7" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_switch3[5]" outputs="o_fu3[7]" />
                <connect name="i_gsw_3_8" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_direct3[0]" outputs="o_fu3[8]" />
                <connect name="i_gsw_3_9" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],o_fu_byp3[13],o_gsw_direct3[2]" outputs="o_fu3[9]" />
                <connect name="i_gsw_3_10" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],hfan3[0],o_gsw_switch3[6]" outputs="o_fu3[10]" />
                <connect name="i_gsw_3_11" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],hfan3[1],o_gsw_switch3[7]" outputs="o_fu3[11]" />
                <connect name="i_gsw_3_12" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_switch3[0]" outputs="o_fu3[12]" />
                <connect name="i_gsw_3_13" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],o_fu_byp3[13],o_gsw_switch3[1]" outputs="o_fu3[13]" />
                <connect name="i_gsw_3_14" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_direct3[1]" outputs="o_fu3[14]" />
                <connect name="i_gsw_3_15" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_direct3[3]" outputs="o_fu3[15]" />
                <connect name="i_gsw_3_16" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],hfan3[0],o_gsw_switch3[2]" outputs="o_fu3[16]" />
                <connect name="i_gsw_3_17" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],hfan3[1],o_gsw_switch3[3]" outputs="o_fu3[17]" />
                <connect name="i_gsw_3_18" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_switch3[4]" outputs="o_fu3[18]" />
                <connect name="i_gsw_3_19" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_switch3[5]" outputs="o_fu3[19]" />
                <connect name="i_gsw_3_20" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_direct3[0]" outputs="o_fu3[20]" />
                <connect name="i_gsw_3_21" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],o_fu_byp3[13],o_gsw_direct3[2]" outputs="o_fu3[21]" />
                <connect name="i_gsw_3_22" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],hfan3[0],o_gsw_switch3[6]" outputs="o_fu3[22]" />
                <connect name="i_gsw_3_23" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],hfan3[1],o_gsw_switch3[7]" outputs="o_fu3[23]" />
                <connect name="i_gsw_3_24" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_switch3[8]" outputs="o_fu3[24]" />
                <connect name="i_gsw_3_25" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],o_fu_byp3[13],o_gsw_switch3[9]" outputs="o_fu3[25]" />
                <connect name="i_gsw_3_26" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_direct3[1]" outputs="o_fu3[26]" />
                <connect name="i_gsw_3_27" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_direct3[3]" outputs="o_fu3[27]" />
                <connect name="i_gsw_3_28" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],hfan3[0],o_gsw_switch3[10]" outputs="o_fu3[28]" />
                <connect name="i_gsw_3_29" inputs="i_gsw3[2],i_gsw3[6],i_gsw3[10],i_gsw3[14],i_gsw3[18],i_gsw3[22],i_gsw3[26],i_gsw3[30],i_gsw3[34],i_gsw3[38],i_gsw3[42],i_gsw3[46],i_gsw3[50],i_gsw3[54],i_gsw3[58],i_gsw3[62],i_gsw3[66],i_gsw3[70],i_gsw3[74],i_gsw3[78],i_gsw3[82],i_gsw3[86],i_gsw3[90],i_gsw3[94],o_fu_byp3[8],o_fu_byp3[10],o_fu_byp3[11],hfan3[1],o_gsw_switch3[11]" outputs="o_fu3[29]" />
                <connect name="i_gsw_3_30" inputs="i_gsw3[1],i_gsw3[5],i_gsw3[9],i_gsw3[13],i_gsw3[17],i_gsw3[21],i_gsw3[25],i_gsw3[29],i_gsw3[33],i_gsw3[37],i_gsw3[41],i_gsw3[45],i_gsw3[49],i_gsw3[53],i_gsw3[57],i_gsw3[61],i_gsw3[65],i_gsw3[69],i_gsw3[73],i_gsw3[77],i_gsw3[81],i_gsw3[85],i_gsw3[89],i_gsw3[93],o_fu_byp3[1],o_fu_byp3[2],o_fu_byp3[3],o_fu_byp3[14],o_gsw_switch3[12]" outputs="o_fu3[30]" />
                <connect name="i_gsw_3_31" inputs="i_gsw3[0],i_gsw3[4],i_gsw3[8],i_gsw3[12],i_gsw3[16],i_gsw3[20],i_gsw3[24],i_gsw3[28],i_gsw3[32],i_gsw3[36],i_gsw3[40],i_gsw3[44],i_gsw3[48],i_gsw3[52],i_gsw3[56],i_gsw3[60],i_gsw3[64],i_gsw3[68],i_gsw3[72],i_gsw3[76],i_gsw3[80],i_gsw3[84],i_gsw3[88],i_gsw3[92],o_fu_byp3[5],o_fu_byp3[6],o_fu_byp3[7],o_fu_byp3[15],o_gsw_switch3[13]" outputs="o_fu3[31]" />
                <connect name="i_gsw_3_32" inputs="i_gsw3[3],i_gsw3[7],i_gsw3[11],i_gsw3[15],i_gsw3[19],i_gsw3[23],i_gsw3[27],i_gsw3[31],i_gsw3[35],i_gsw3[39],i_gsw3[43],i_gsw3[47],i_gsw3[51],i_gsw3[55],i_gsw3[59],i_gsw3[63],i_gsw3[67],i_gsw3[71],i_gsw3[75],i_gsw3[79],i_gsw3[83],i_gsw3[87],i_gsw3[91],i_gsw3[95],o_fu_byp3[0],o_fu_byp3[4],o_fu_byp3[9],o_fu_byp3[12],o_gsw_direct3[0]" outputs="o_fu3[32]" />


                <!-- RAMA to gsw-->
                <direct name ="o_gsw_direct_0" inputs="i_fu_0" outputs="o_gsw_direct_0"/>

                <direct name ="o_gsw_direct_1" inputs="i_fu_1" outputs="o_gsw_direct_1"/>

                <direct name ="o_gsw_direct_2" inputs="i_fu_2" outputs="o_gsw_direct_2"/>

                <direct name ="o_gsw_direct_3" inputs="i_fu_3" outputs="o_gsw_direct_3"/>

                <connect name="o_gsw_switch_0"  inputs="i_fu_0" outputs="o_gsw_switch_0"/>
                <connect name="o_gsw_switch_1"  inputs="i_fu_1" outputs="o_gsw_switch_1"/>
                <connect name="o_gsw_switch_2"  inputs="i_fu_2" outputs="o_gsw_switch_2"/>
                <connect name="o_gsw_switch_3"  inputs="i_fu_3" outputs="o_gsw_switch_3"/>

            </interconnect>
        </local_sw>
    </tile>
</tile_blocks>

<core name="CORE_A">
    <input name="i_east" width="2352"/>
    <input name="i_north" width="2352"/>
    <input name="i_west" width="2352"/>
    <input name="i_south" width="2352"/>

    <output name="o_east" width="2352"/>
    <output name="o_north" width="2352"/>
    <output name="o_west" width="2352"/>
    <output name="o_south" width="2352"/>

    <input name="clk" width="24" type="clock"/>

    <clock_region>
        <region start_x="0" end_x="49" start_y="0" end_y="49"/>
        <region start_x="0" end_x="49" start_y="50" end_y="99"/>
        <region start_x="50" end_x="99" start_y="0" end_y="49"/>
        <region start_x="50" end_x="99" start_y="50" end_y="99"/>
    </clock_region>

    <grid type="CLOCK_GRID" width="100" height="100">
    </grid>

    <grid name="TILE_GRID" type="TILE" width="100" height="100">
        <default type="FUAT" pri="0"/>    

        <region name="east_io"  type="IO" start_x="99" end_x="99" start_y="1"  end_y="98" pri="100"/>
        <region name="north_io" type="IO" start_x="1"  end_x="98" start_y="99" end_y="99" pri="100"/>
        <region name="west_io"  type="IO" start_x="0"  end_x="0"  start_y="1"  end_y="98" pri="100"/>
        <region name="south_io" type="IO" start_x="1"  end_x="98" start_y="0"  end_y="0"  pri="100"/>

        <inst type="DUMMY" start_x="0"  end_x="0"  pri="200"/>
        <inst type="DUMMY" start_x="99" end_x="99" pri="200"/>
        <inst type="DUMMY" start_x="0"  end_x="0"  pri="200"/>
        <inst type="DUMMY" start_x="99" end_x="99" pri="200"/>
    </grid>

    <interconnect name="int_conn_core">
        <direct name="east_top_to_io" inputs="i_east" outputs="east_io.IN"/>
        <direct name="east_io_to_top" inputs="east_io.OUT" outputs="o_east"/>
        <direct name="north_top_to_io" inputs="i_north" outputs="north_io.IN"/>
        <direct name="north_io_to_top" inputs="north_io.OUT" outputs="o_north"/>
        <direct name="west_top_to_io" inputs="i_west" outputs="west_io.IN"/>
        <direct name="west_io_to_top" inputs="west_io.OUT" outputs="o_west"/>
        <direct name="south_top_to_io" inputs="i_south" outputs="south_io.IN"/>
        <direct name="south_io_to_top" inputs="south_io.OUT" outputs="o_south"/>
        
    </interconnect>
</core>

<chip name="demo_chip">
    <input name="i_east" width="2352"/>
    <input name="i_north" width="2352"/>
    <input name="i_west" width="2352"/>
    <input name="i_south" width="2352"/>

    <output name="o_east" width="2352"/>
    <output name="o_north" width="2352"/>
    <output name="o_west" width="2352"/>
    <output name="o_south" width="2352"/>

    <grid name="chip_grid" height="1" width="1">
        <inst name="CORE_A0" type="CORE_A" x="0" y="0"/>
    </grid>

    <interconnect name="int_conn_chip">
        <direct name="CORE_A0_south_to_top" inputs="CORE_A0.o_south" outputs="o_south"/>
        <direct name="CORE_A0_north_to_top" inputs="CORE_A0.o_north" outputs="o_north"/>
        <direct name="CORE_A0_east_to_top"  inputs="CORE_A0.o_east"  outputs="o_east"/>
        <direct name="CORE_A0_west_to_top"  inputs="CORE_A0.o_west"  outputs="o_west"/>

        <direct name="top_to_CORE_A0_south" inputs="i_south" outputs="CORE_A0.i_south"/>
        <direct name="top_to_CORE_A0_north" inputs="i_north" outputs="CORE_A0.i_north"/>
        <direct name="top_to_CORE_A0_east"  inputs="i_east"  outputs="CORE_A0.i_east" />
        <direct name="top_to_CORE_A0_west"  inputs="i_west"  outputs="CORE_A0.i_west" />

    </interconnect>
</chip>
</arch>
