{
 "awd_id": "9113268",
 "agcy_id": "NSF",
 "tran_type": "Grant",
 "awd_istr_txt": "Standard Grant",
 "awd_titl_txt": "A Quantitative Approach to Hybrid von Neumann - Dataflow    Architectures",
 "cfda_num": "47.070",
 "org_code": "05010300",
 "po_phone": null,
 "po_email": "",
 "po_sign_block_name": "John R. Lehmann",
 "awd_eff_date": "1991-12-15",
 "awd_exp_date": "1995-11-30",
 "tot_intn_awd_amt": 240122.0,
 "awd_amount": 240122.0,
 "awd_min_amd_letter_date": "1991-12-05",
 "awd_max_amd_letter_date": "1991-12-05",
 "awd_abstract_narration": "Hybrid von Neumann-dataflow architectures are an attempt to combine             hardware support for synchronization and latency hiding with von                Neumann features such as register files, instruction and data                   caches, RISC style instruction pipelining and vector data                       structures.                                                                                                                                                     The success of a hybrid architecture design lies in its ability to              provide a balance between the dataflow and von Neumann features                 that will optimize its performance.  This research provides both                quantitative and qualitative analysis of these features to                      determine such a balance.  In the first step, a quantitative                    evaluation of the relative extent of the various forms of locality              is performed.  Secondly, the architectural features, pertaining to              processor design and storage model, that can exploit these forms                of locality are determined.  The impact of these features on                    performance, code generation strategies and instruction set design              is evaluated.  Based on a given processor and machine architecture,             code partitioning and structure allocation strategies are                       determined and evaluated.  The hybrid dataflow model is evaluated               using a parameterizable, discrete event driven, register transfer               level dataflow machine simulator.",
 "awd_arra_amount": 0.0,
 "dir_abbr": "CSE",
 "org_dir_long_name": "Directorate for Computer and Information Science and Engineering",
 "div_abbr": "CCF",
 "org_div_long_name": "Division of Computing and Communication Foundations",
 "awd_agcy_code": "4900",
 "fund_agcy_code": "4900",
 "pi": [
  {
   "pi_role": "Principal Investigator",
   "pi_first_name": "Anton",
   "pi_last_name": "Bohm",
   "pi_mid_init": "P",
   "pi_sufx_name": "",
   "pi_full_name": "Anton P Bohm",
   "pi_email_addr": "bohm@cs.colostate.edu",
   "nsf_id": "000418482",
   "pi_start_date": "1991-12-15",
   "pi_end_date": null
  },
  {
   "pi_role": "Co-Principal Investigator",
   "pi_first_name": "Walid",
   "pi_last_name": "Najjar",
   "pi_mid_init": "A",
   "pi_sufx_name": "",
   "pi_full_name": "Walid A Najjar",
   "pi_email_addr": "najjar@cs.ucr.edu",
   "nsf_id": "000439876",
   "pi_start_date": "1991-12-15",
   "pi_end_date": null
  }
 ],
 "inst": {
  "inst_name": "Colorado State University",
  "inst_street_address": "601 S HOWES ST",
  "inst_street_address_2": "",
  "inst_city_name": "FORT COLLINS",
  "inst_state_code": "CO",
  "inst_state_name": "Colorado",
  "inst_phone_num": "9704916355",
  "inst_zip_code": "805212807",
  "inst_country_name": "United States",
  "cong_dist_code": "02",
  "st_cong_dist_code": "CO02",
  "org_lgl_bus_name": "COLORADO STATE UNIVERSITY",
  "org_prnt_uei_num": "",
  "org_uei_num": "LT9CXX8L19G1"
 },
 "perf_inst": {
  "perf_inst_name": "DATA NOT AVAILABLE",
  "perf_str_addr": "",
  "perf_city_name": "",
  "perf_st_code": "",
  "perf_st_name": "RI REQUIRED",
  "perf_zip_code": "",
  "perf_ctry_code": "",
  "perf_cong_dist": "",
  "perf_st_cong_dist": "",
  "perf_ctry_name": "",
  "perf_ctry_flag": "0"
 },
 "pgm_ele": [
  {
   "pgm_ele_code": "289000",
   "pgm_ele_name": "CISE Research Resources"
  },
  {
   "pgm_ele_code": "471500",
   "pgm_ele_name": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "pgm_ref": [
  {
   "pgm_ref_code": "4715",
   "pgm_ref_txt": "COMPUTER SYSTEMS ARCHITECTURE"
  }
 ],
 "app_fund": [
  {
   "app_code": "",
   "app_name": "",
   "app_symb_id": "",
   "fund_code": "",
   "fund_name": "",
   "fund_symb_id": ""
  }
 ],
 "oblg_fy": [
  {
   "fund_oblg_fiscal_yr": 1992,
   "fund_oblg_amt": 240122.0
  }
 ],
 "por": null
}