<profile>

<section name = "Vivado HLS Report for 'up_sampling2d_fix16'" level="0">
<item name = "Date">Tue Dec 31 16:01:07 2019
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">HLS</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">7.69, 6.380, 3.08</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">3143, 25095, 3143, 25095, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">3140, 25092, 7, 2, 1, 1568 ~ 12544, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 3, -, -, -</column>
<column name="Expression">-, 0, 0, 378, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 141, -</column>
<column name="Register">0, -, 327, 32, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 1, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="network_mac_muladd_8ns_5ns_4ns_12_1_1_U98">network_mac_muladd_8ns_5ns_4ns_12_1_1, i0 + i1 * i2</column>
<column name="network_mac_muladd_9ns_6ns_5ns_14_1_1_U99">network_mac_muladd_9ns_6ns_5ns_14_1_1, i0 + i1 * i2</column>
<column name="network_mul_mul_10ns_5ns_15_1_1_U97">network_mul_mul_10ns_5ns_15_1_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="mul_ln18_1_fu_319_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln18_2_fu_280_p2">*, 0, 0, 17, 5, 5</column>
<column name="mul_ln18_3_fu_285_p2">*, 0, 0, 26, 5, 6</column>
<column name="mul_ln18_fu_230_p2">*, 0, 0, 17, 5, 5</column>
<column name="mul_ln6_fu_190_p2">*, 0, 0, 17, 5, 5</column>
<column name="add_ln14_fu_261_p2">+, 0, 0, 21, 15, 1</column>
<column name="add_ln15_1_fu_302_p2">+, 0, 0, 14, 10, 1</column>
<column name="out_d_fu_240_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_h_fu_296_p2">+, 0, 0, 15, 5, 1</column>
<column name="out_w_fu_452_p2">+, 0, 0, 15, 5, 1</column>
<column name="tmp2_fu_391_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp2_mid1_fu_425_p2">+, 0, 0, 15, 9, 9</column>
<column name="tmp_fu_327_p2">+, 0, 0, 15, 8, 8</column>
<column name="tmp_mid1_fu_367_p2">+, 0, 0, 15, 8, 8</column>
<column name="icmp_ln14_fu_235_p2">icmp, 0, 0, 13, 15, 15</column>
<column name="icmp_ln15_fu_246_p2">icmp, 0, 0, 13, 10, 10</column>
<column name="icmp_ln16_1_fu_343_p2">icmp, 0, 0, 11, 5, 5</column>
<column name="icmp_ln16_fu_221_p2">icmp, 0, 0, 11, 5, 1</column>
<column name="or_ln18_fu_407_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln14_fu_290_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln15_1_fu_308_p3">select, 0, 0, 10, 1, 1</column>
<column name="select_ln15_fu_381_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln18_1_fu_332_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_2_fu_396_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_3_fu_337_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_4_fu_401_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_5_fu_348_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln18_6_fu_411_p3">select, 0, 0, 5, 1, 1</column>
<column name="select_ln18_7_fu_373_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln18_8_fu_431_p3">select, 0, 0, 9, 1, 9</column>
<column name="select_ln18_fu_267_p3">select, 0, 0, 5, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter3">9, 2, 1, 2</column>
<column name="ap_phi_mux_indvar_flatten31_phi_fu_118_p4">9, 2, 15, 30</column>
<column name="ap_phi_mux_indvar_flatten_phi_fu_142_p4">9, 2, 10, 20</column>
<column name="ap_phi_mux_out_d_0_phi_fu_130_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_h_0_phi_fu_154_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_out_w_0_phi_fu_166_p4">9, 2, 5, 10</column>
<column name="indvar_flatten31_reg_114">9, 2, 15, 30</column>
<column name="indvar_flatten_reg_138">9, 2, 10, 20</column>
<column name="out_d_0_reg_126">9, 2, 5, 10</column>
<column name="out_h_0_reg_150">9, 2, 5, 10</column>
<column name="out_w_0_reg_162">9, 2, 5, 10</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln14_reg_581">15, 0, 15, 0</column>
<column name="add_ln18_1_reg_667">14, 0, 14, 0</column>
<column name="add_ln18_reg_652">12, 0, 12, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="empty_11_reg_531">5, 0, 12, 7</column>
<column name="empty_reg_502">5, 0, 5, 0</column>
<column name="icmp_ln14_reg_552">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_563">1, 0, 1, 0</column>
<column name="icmp_ln15_reg_563_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln16_reg_541">1, 0, 1, 0</column>
<column name="indvar_flatten31_reg_114">15, 0, 15, 0</column>
<column name="indvar_flatten_reg_138">10, 0, 10, 0</column>
<column name="input_load_reg_672">16, 0, 16, 0</column>
<column name="lshr_ln_reg_576">4, 0, 4, 0</column>
<column name="mul_ln18_1_reg_620">9, 0, 9, 0</column>
<column name="mul_ln18_2_reg_591">8, 0, 8, 0</column>
<column name="mul_ln18_3_reg_597">9, 0, 9, 0</column>
<column name="mul_ln18_reg_546">8, 0, 8, 0</column>
<column name="mul_ln6_1_reg_536">15, 0, 15, 0</column>
<column name="mul_ln6_reg_508">10, 0, 10, 0</column>
<column name="out_d_0_reg_126">5, 0, 5, 0</column>
<column name="out_d_reg_556">5, 0, 5, 0</column>
<column name="out_h_0_reg_150">5, 0, 5, 0</column>
<column name="out_h_reg_608">5, 0, 5, 0</column>
<column name="out_w_0_reg_162">5, 0, 5, 0</column>
<column name="out_w_reg_657">5, 0, 5, 0</column>
<column name="select_ln14_reg_603">5, 0, 5, 0</column>
<column name="select_ln15_1_reg_615">10, 0, 10, 0</column>
<column name="select_ln15_reg_637">5, 0, 5, 0</column>
<column name="select_ln18_5_reg_626">1, 0, 1, 0</column>
<column name="select_ln18_6_reg_642">5, 0, 5, 0</column>
<column name="select_ln18_7_reg_632">8, 0, 8, 0</column>
<column name="select_ln18_8_reg_647">9, 0, 9, 0</column>
<column name="select_ln18_reg_586">5, 0, 5, 0</column>
<column name="zext_ln18_1_reg_520">6, 0, 9, 3</column>
<column name="zext_ln18_3_cast_reg_526">6, 0, 14, 8</column>
<column name="zext_ln18_reg_514">5, 0, 8, 3</column>
<column name="icmp_ln14_reg_552">64, 32, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, up_sampling2d_fix16, return value</column>
<column name="input_height">in, 5, ap_none, input_height, scalar</column>
<column name="input_width">in, 5, ap_none, input_width, scalar</column>
<column name="input_r_address0">out, 14, ap_memory, input_r, array</column>
<column name="input_r_ce0">out, 1, ap_memory, input_r, array</column>
<column name="input_r_q0">in, 16, ap_memory, input_r, array</column>
<column name="output_depth">in, 6, ap_none, output_depth, scalar</column>
<column name="output_height">in, 6, ap_none, output_height, scalar</column>
<column name="output_width">in, 6, ap_none, output_width, scalar</column>
<column name="output_r_address0">out, 14, ap_memory, output_r, array</column>
<column name="output_r_ce0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_we0">out, 1, ap_memory, output_r, array</column>
<column name="output_r_d0">out, 16, ap_memory, output_r, array</column>
</table>
</item>
</section>
</profile>
