

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Wed Nov 27 19:31:33 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.082|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  51105|  51105|  51105|  51105|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |                 |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1         |  51104|  51104|      3194|          -|          -|    16|    no    |
        | + Loop 1.1      |   3192|   3192|       114|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1  |    112|    112|         4|          -|          -|    28|    no    |
        +-----------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      -|       0|    158|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     77|
|Register         |        -|      -|     133|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      1|     133|    235|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-----------------------------------+--------------------------------+-----------+
    |              Instance             |             Module             | Expression|
    +-----------------------------------+--------------------------------+-----------+
    |network_mul_mul_12s_16s_28_1_1_U8  |network_mul_mul_12s_16s_28_1_1  |  i0 * i1  |
    +-----------------------------------+--------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |next_mul_fu_114_p2   |     +    |      0|  0|  19|          14|          10|
    |out_d_1_fu_126_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_1_fu_138_p2    |     +    |      0|  0|  15|           5|           1|
    |out_w_1_fu_180_p2    |     +    |      0|  0|  15|           5|           1|
    |tmp1_fu_190_p2       |     +    |      0|  0|  13|          11|          11|
    |tmp_8_fu_199_p2      |     +    |      0|  0|  21|          15|          15|
    |tmp_4_fu_168_p2      |     -    |      0|  0|  13|          11|          11|
    |exitcond1_fu_174_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond2_fu_132_p2  |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_120_p2  |   icmp   |      0|  0|  11|           5|           6|
    |p_tmp_s_fu_232_p3    |  select  |      0|  0|  14|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 158|          82|          65|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  41|          8|    1|          8|
    |out_d_reg_66    |   9|          2|    5|         10|
    |out_h_reg_88    |   9|          2|    5|         10|
    |out_w_reg_99    |   9|          2|    5|         10|
    |phi_mul_reg_77  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           |  77|         16|   30|         66|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   7|   0|    7|          0|
    |input_load_reg_313    |  16|   0|   16|          0|
    |next_mul_reg_269      |  14|   0|   14|          0|
    |out_d_1_reg_277       |   5|   0|    5|          0|
    |out_d_reg_66          |   5|   0|    5|          0|
    |out_h_1_reg_285       |   5|   0|    5|          0|
    |out_h_reg_88          |   5|   0|    5|          0|
    |out_w_1_reg_298       |   5|   0|    5|          0|
    |out_w_reg_99          |   5|   0|    5|          0|
    |p_tmp_s_reg_318       |  14|   0|   14|          0|
    |phi_mul_cast_reg_264  |  14|   0|   15|          1|
    |phi_mul_reg_77        |  14|   0|   14|          0|
    |tmp_4_reg_290         |   9|   0|   11|          2|
    |tmp_8_reg_303         |  15|   0|   15|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 133|   0|  136|          3|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

