{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "dual_digital_error_correction"}, {"score": 0.0037336520904376687, "phrase": "fast_digital_correction"}, {"score": 0.003593812067062062, "phrase": "dac_errors"}, {"score": 0.003503497128638099, "phrase": "mash_mismatch_errors"}, {"score": 0.00337224813954299, "phrase": "digital_correction_techniques"}, {"score": 0.0030847461428168614, "phrase": "analog_circuits"}, {"score": 0.0029691377785333872, "phrase": "dual-path_structure"}, {"score": 0.002421726275597666, "phrase": "prototype_chip"}], "paper_keywords": ["ADC", " Delta-sigma", " Mash", " Dual-path", " Digital correction"], "paper_abstract": "A dual-path 2-0 cascaded delta-sigma (MASH) ADC was implemented with fast digital correction of both DAC errors and MASH mismatch errors. The digital correction techniques greatly reduced the requirements on the analog circuits. The dual-path structure allows fast convergence and improved accuracy for the correction. Using a 20 MHz clock, the prototype chip achieved an 84 dB dynamic range in a 1.25 MHz signal band, when fabricated in CMOS 0.18 mu m process.", "paper_title": "A 14-bit dual-path 2-0 MASH ADC with dual digital error correction", "paper_id": "WOS:000263975800003"}