#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Jul 18 22:27:22 2023
# Process ID: 9296
# Current directory: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23392 C:\Users\Jihoon Lee\Desktop\commento\commento_fpga_material\Reference\Week1\week1\week1.xpr
# Log file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/vivado.log
# Journal file: C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1\vivado.jou
# Running On: DESKTOP-FG0QD84, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 17109 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1'
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at F:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/Users/Jihoon Lee/Desktop/h264v2/rtl'.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_practice.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_assign.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/Jihoon Lee/Desktop/h264v2/rtl'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 1154.324 ; gain = 324.598
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gray'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gray' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xvlog --incr --relax -L uvm -prj tb_gray_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gray
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property top tb_adder [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'result' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = ff, b = 0, cin=0, sum=0, cout=0
a = 45, b = 23, cin=1, sum=ff, cout=0
a = 1, b = ff, cin=0, sum=69, cout=0
a = 2, b = ff, cin=1, sum=0, cout=1
a = 45, b = 11, cin=0, sum=2, cout=1
a = ff, b = 42, cin=1, sum=56, cout=0
a = 23, b = 52, cin=0, sum=42, cout=1
a = 1, b = aa, cin=1, sum=75, cout=0
a = 92, b = b1, cin=0, sum=ac, cout=0
a = 48, b = c2, cin=1, sum=43, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.977 ; gain = 40.746
export_ip_user_files -of_objects  [get_files {{C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_assign.sv}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_practice.sv}}] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files {{C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_assign.sv} {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_practice.sv} {C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/testbench.sv}}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'result' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0x0, cout=0
a = 0x23, b = 0x45, cin=1, sum=0xff, cout=0
a = 0xff, b = 0x1, cin=0, sum=0x69, cout=0
a = 0xff, b = 0x2, cin=1, sum=0x0, cout=1
a = 0x11, b = 0x45, cin=0, sum=0x2, cout=1
a = 0x42, b = 0xff, cin=1, sum=0x56, cout=0
a = 0x52, b = 0x23, cin=0, sum=0x42, cout=1
a = 0xaa, b = 0x1, cin=1, sum=0x75, cout=0
a = 0xb1, b = 0x92, cin=0, sum=0xac, cout=0
a = 0xc2, b = 0x48, cin=1, sum=0x43, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.273 ; gain = 2.297
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'result' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1213.273 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'result' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
ERROR: [VRFC 10-845] illegal operand for operator == [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:63]
ERROR: [VRFC 10-8530] module 'tb_adder' is ignored due to previous errors [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
ERROR: [VRFC 10-3596] non-static variable 'i' cannot be used in initial expression for static variable 'added' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
ERROR: [VRFC 10-845] illegal operand for operator == [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:63]
ERROR: [VRFC 10-8530] module 'tb_adder' is ignored due to previous errors [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1
Success:           5
 Fail:          5

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 70
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.355 ; gain = 3.082
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
Expected Sum: 0xff, Expected cout: 0x0
a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
Expected Sum: 0x68, Expected cout: 0x0
a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
Expected Sum: 0x0, Expected cout: 0x1
a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
Expected Sum: 0x1, Expected cout: 0x1
a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
Expected Sum: 0x56, Expected cout: 0x0
a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
Expected Sum: 0x41, Expected cout: 0x1
a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
Expected Sum: 0x75, Expected cout: 0x0
a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
Expected Sum: 0xab, Expected cout: 0x0
a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
Expected Sum: 0x43, Expected cout: 0x1
a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1
Expected Sum: 0xa, Expected cout: 0x1
Success:           5
 Fail:          5

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.355 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
Expected Sum: 0xff, Expected cout: 0x0
a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
Expected Sum: 0x69, Expected cout: 0x0
a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
Expected Sum: 0x0, Expected cout: 0x1
a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
Expected Sum: 0x2, Expected cout: 0x1
a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
Expected Sum: 0x56, Expected cout: 0x0
a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
Expected Sum: 0x42, Expected cout: 0x1
a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
Expected Sum: 0x75, Expected cout: 0x0
a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
Expected Sum: 0xac, Expected cout: 0x0
a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
Expected Sum: 0x43, Expected cout: 0x1
a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1
Expected Sum: 0xb, Expected cout: 0x1
Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 71
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1219.250 ; gain = 2.895
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:66]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:66]
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
ERROR: [VRFC 10-8530] module 'tb_adder' is ignored due to previous errors [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:66]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:66]
ERROR: [VRFC 10-4982] syntax error near '$display' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:74]
ERROR: [VRFC 10-4982] syntax error near '$finish' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:75]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:76]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'end' used in incorrect context [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:76]
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
ERROR: [VRFC 10-2989] 'i' is not declared [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:68]
ERROR: [VRFC 10-8530] module 'tb_adder' is ignored due to previous errors [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:4]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0



a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0



a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1



a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1



a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0



a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1



a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0



a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0



a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1



a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1





Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.562 ; gain = 2.312
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:50]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0



a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0



a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1



a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1



a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0



a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1



a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0



a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0



a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1



a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1





Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 75
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1223.414 ; gain = 1.852
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xxx, cout=x


a = 0x23, b = 0x45, cin=1, sum=0xff, cout=0


a = 0xff, b = 0x1, cin=0, sum=0x69, cout=0


a = 0xff, b = 0x2, cin=1, sum=0x0, cout=1


a = 0x11, b = 0x45, cin=0, sum=0x2, cout=1


a = 0x42, b = 0xff, cin=1, sum=0x56, cout=0


a = 0x52, b = 0x23, cin=0, sum=0x42, cout=1


a = 0xaa, b = 0x1, cin=1, sum=0x75, cout=0


a = 0xb1, b = 0x92, cin=0, sum=0xac, cout=0


a = 0xc2, b = 0x48, cin=1, sum=0x43, cout=1



Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 84
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1225.238 ; gain = 1.824
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0


a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0


a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1


a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1


a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0


a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1


a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0


a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0


a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1


a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1



Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 5.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[          0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0


[          1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0


[          2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1


[          3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1


[          4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0


[          5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1


[          6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0


[          7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0


[          8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1


[          9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1



Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:75]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0


[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0


[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1


[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1


[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0


[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1


[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0


[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0


[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1


[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1



Success:          10
 Fail:          0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:75]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0


[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0


[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1


[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1


[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0


[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1


[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0


[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0


[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1


[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1



Success: 10
 Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:77]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0


[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0


[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1


[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1


[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0


[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1


[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0


[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0


[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1


[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1



Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:77]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1

Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 100
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:79]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns


*************     **************
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1

 : 10
 :0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 102
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1230.496 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder
WARNING: [VRFC 10-3824] variable 'added' must explicitly be declared as automatic or static [C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv:78]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.tb_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*************  Starting Test  **************
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1

Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1231.730 ; gain = 1.234
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_adder'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_adder_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_adder_behav xil_defaultlib.tb_adder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_adder_behav -key {Behavioral:sim_1:Functional:tb_adder} -tclbatch {tb_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*************  Starting Test  **************
[0] a = 0x0, b = 0xff, cin=0, sum=0xff, cout=0
[1] a = 0x23, b = 0x45, cin=1, sum=0x69, cout=0
[2] a = 0xff, b = 0x1, cin=0, sum=0x0, cout=1
[3] a = 0xff, b = 0x2, cin=1, sum=0x2, cout=1
[4] a = 0x11, b = 0x45, cin=0, sum=0x56, cout=0
[5] a = 0x42, b = 0xff, cin=1, sum=0x42, cout=1
[6] a = 0x52, b = 0x23, cin=0, sum=0x75, cout=0
[7] a = 0xaa, b = 0x1, cin=1, sum=0xac, cout=0
[8] a = 0xb1, b = 0x92, cin=0, sum=0x43, cout=1
[9] a = 0xc2, b = 0x48, cin=1, sum=0xb, cout=1

Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_adder.sv" Line 104
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1234.957 ; gain = 3.227
set_property top tb_gray [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gray'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove:           : "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gray'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gray' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_gray_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gray
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gray_behav xil_defaultlib.tb_gray xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gray_behav xil_defaultlib.tb_gray xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" Line 1. Module gray_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" Line 1. Module gray_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" Line 1. Module gray_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" Line 1. Module gray_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray_encoder
Compiling module xil_defaultlib.gray_decoder
Compiling module xil_defaultlib.tb_gray
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gray_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gray_behav -key {Behavioral:sim_1:Functional:tb_gray} -tclbatch {tb_gray.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gray.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*************  Starting Test  **************
[0], BIN:0   GRAY:0
[1], BIN:1   GRAY:1
[2], BIN:10   GRAY:11
[3], BIN:11   GRAY:10
[4], BIN:100   GRAY:110
[5], BIN:101   GRAY:111
[6], BIN:110   GRAY:101
[7], BIN:111   GRAY:100
[8], BIN:1000   GRAY:1100
[9], BIN:1001   GRAY:1101

Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_gray.sv" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gray_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1236.461 ; gain = 1.504
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_gray'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_gray' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_gray_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_gray.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gray
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gray_behav xil_defaultlib.tb_gray xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_gray_behav xil_defaultlib.tb_gray xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" Line 1. Module gray_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" Line 1. Module gray_decoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_encoder.sv" Line 1. Module gray_encoder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/gray_decoder.sv" Line 1. Module gray_decoder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.gray_encoder
Compiling module xil_defaultlib.gray_decoder
Compiling module xil_defaultlib.tb_gray
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_gray_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_gray_behav -key {Behavioral:sim_1:Functional:tb_gray} -tclbatch {tb_gray.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_gray.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
*************  Starting Test  **************
[0], BIN:00000000   GRAY:00000000
[1], BIN:00000001   GRAY:00000001
[2], BIN:00000010   GRAY:00000011
[3], BIN:00000011   GRAY:00000010
[4], BIN:00000100   GRAY:00000110
[5], BIN:00000101   GRAY:00000111
[6], BIN:00000110   GRAY:00000101
[7], BIN:00000111   GRAY:00000100
[8], BIN:00001000   GRAY:00001100
[9], BIN:00001001   GRAY:00001101

Success: 10
Fail:0

$finish called at time : 50 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_gray.sv" Line 81
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_gray_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1236.461 ; gain = 0.000
set_property top tb_multiplier [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove:           : "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_chain
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_chain_default
Compiling module xil_defaultlib.multiplier_default
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1236.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[PASS] a =   1, b =   1, product =     1
[PASS] a =   1, b =   2, product =     2
[PASS] a =   1, b =   3, product =     3
[PASS] a =   1, b =   4, product =     4
[PASS] a =   1, b =   5, product =     5
[PASS] a =   1, b =   6, product =     6
[PASS] a =   1, b =   7, product =     7
[PASS] a =   1, b =   8, product =     8
[PASS] a =   1, b =   9, product =     9
[PASS] a =   2, b =   1, product =     2
[PASS] a =   2, b =   2, product =     4
[PASS] a =   2, b =   3, product =     6
[PASS] a =   2, b =   4, product =     8
[PASS] a =   2, b =   5, product =    10
[PASS] a =   2, b =   6, product =    12
[PASS] a =   2, b =   7, product =    14
[PASS] a =   2, b =   8, product =    16
[PASS] a =   2, b =   9, product =    18
[PASS] a =   3, b =   1, product =     3
[PASS] a =   3, b =   2, product =     6
[PASS] a =   3, b =   3, product =     9
[PASS] a =   3, b =   4, product =    12
[PASS] a =   3, b =   5, product =    15
[PASS] a =   3, b =   6, product =    18
[PASS] a =   3, b =   7, product =    21
[PASS] a =   3, b =   8, product =    24
[PASS] a =   3, b =   9, product =    27
[PASS] a =   4, b =   1, product =     4
[PASS] a =   4, b =   2, product =     8
[PASS] a =   4, b =   3, product =    12
[PASS] a =   4, b =   4, product =    16
[PASS] a =   4, b =   5, product =    20
[PASS] a =   4, b =   6, product =    24
[PASS] a =   4, b =   7, product =    28
[PASS] a =   4, b =   8, product =    32
[PASS] a =   4, b =   9, product =    36
[PASS] a =   5, b =   1, product =     5
[PASS] a =   5, b =   2, product =    10
[PASS] a =   5, b =   3, product =    15
[PASS] a =   5, b =   4, product =    20
[PASS] a =   5, b =   5, product =    25
[PASS] a =   5, b =   6, product =    30
[PASS] a =   5, b =   7, product =    35
[PASS] a =   5, b =   8, product =    40
[PASS] a =   5, b =   9, product =    45
[PASS] a =   6, b =   1, product =     6
[PASS] a =   6, b =   2, product =    12
[PASS] a =   6, b =   3, product =    18
[PASS] a =   6, b =   4, product =    24
[PASS] a =   6, b =   5, product =    30
[PASS] a =   6, b =   6, product =    36
[PASS] a =   6, b =   7, product =    42
[PASS] a =   6, b =   8, product =    48
[PASS] a =   6, b =   9, product =    54
[PASS] a =   7, b =   1, product =     7
[PASS] a =   7, b =   2, product =    14
[PASS] a =   7, b =   3, product =    21
[PASS] a =   7, b =   4, product =    28
[PASS] a =   7, b =   5, product =    35
[PASS] a =   7, b =   6, product =    42
[PASS] a =   7, b =   7, product =    49
[PASS] a =   7, b =   8, product =    56
[PASS] a =   7, b =   9, product =    63
[PASS] a =   8, b =   1, product =     8
[PASS] a =   8, b =   2, product =    16
[PASS] a =   8, b =   3, product =    24
[PASS] a =   8, b =   4, product =    32
[PASS] a =   8, b =   5, product =    40
[PASS] a =   8, b =   6, product =    48
[PASS] a =   8, b =   7, product =    56
[PASS] a =   8, b =   8, product =    64
[PASS] a =   8, b =   9, product =    72
[PASS] a =   9, b =   1, product =     9
[PASS] a =   9, b =   2, product =    18
[PASS] a =   9, b =   3, product =    27
[PASS] a =   9, b =   4, product =    36
[PASS] a =   9, b =   5, product =    45
[PASS] a =   9, b =   6, product =    54
[PASS] a =   9, b =   7, product =    63
[PASS] a =   9, b =   8, product =    72
[PASS] a =   9, b =   9, product =    81

Success: 81
Fail:0

$finish called at time : 405 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1236.461 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_chain
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 7. Module adder_chain_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.adder_chain_default
Compiling module xil_defaultlib.multiplier_default
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1236.461 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[PASS] a =   1, b =   1, product =     1
[PASS] a =   1, b =   2, product =     2
[PASS] a =   1, b =   3, product =     3
[PASS] a =   1, b =   4, product =     4
[PASS] a =   1, b =   5, product =     5
[PASS] a =   1, b =   6, product =     6
[PASS] a =   1, b =   7, product =     7
[PASS] a =   1, b =   8, product =     8
[PASS] a =   1, b =   9, product =     9
[PASS] a =   1, b =  10, product =    10
[PASS] a =   2, b =   1, product =     2
[PASS] a =   2, b =   2, product =     4
[PASS] a =   2, b =   3, product =     6
[PASS] a =   2, b =   4, product =     8
[PASS] a =   2, b =   5, product =    10
[PASS] a =   2, b =   6, product =    12
[PASS] a =   2, b =   7, product =    14
[PASS] a =   2, b =   8, product =    16
[PASS] a =   2, b =   9, product =    18
[PASS] a =   2, b =  10, product =    20
[PASS] a =   3, b =   1, product =     3
[PASS] a =   3, b =   2, product =     6
[PASS] a =   3, b =   3, product =     9
[PASS] a =   3, b =   4, product =    12
[PASS] a =   3, b =   5, product =    15
[PASS] a =   3, b =   6, product =    18
[PASS] a =   3, b =   7, product =    21
[PASS] a =   3, b =   8, product =    24
[PASS] a =   3, b =   9, product =    27
[PASS] a =   3, b =  10, product =    30
[PASS] a =   4, b =   1, product =     4
[PASS] a =   4, b =   2, product =     8
[PASS] a =   4, b =   3, product =    12
[PASS] a =   4, b =   4, product =    16
[PASS] a =   4, b =   5, product =    20
[PASS] a =   4, b =   6, product =    24
[PASS] a =   4, b =   7, product =    28
[PASS] a =   4, b =   8, product =    32
[PASS] a =   4, b =   9, product =    36
[PASS] a =   4, b =  10, product =    40
[PASS] a =   5, b =   1, product =     5
[PASS] a =   5, b =   2, product =    10
[PASS] a =   5, b =   3, product =    15
[PASS] a =   5, b =   4, product =    20
[PASS] a =   5, b =   5, product =    25
[PASS] a =   5, b =   6, product =    30
[PASS] a =   5, b =   7, product =    35
[PASS] a =   5, b =   8, product =    40
[PASS] a =   5, b =   9, product =    45
[PASS] a =   5, b =  10, product =    50
[PASS] a =   6, b =   1, product =     6
[PASS] a =   6, b =   2, product =    12
[PASS] a =   6, b =   3, product =    18
[PASS] a =   6, b =   4, product =    24
[PASS] a =   6, b =   5, product =    30
[PASS] a =   6, b =   6, product =    36
[PASS] a =   6, b =   7, product =    42
[PASS] a =   6, b =   8, product =    48
[PASS] a =   6, b =   9, product =    54
[PASS] a =   6, b =  10, product =    60
[PASS] a =   7, b =   1, product =     7
[PASS] a =   7, b =   2, product =    14
[PASS] a =   7, b =   3, product =    21
[PASS] a =   7, b =   4, product =    28
[PASS] a =   7, b =   5, product =    35
[PASS] a =   7, b =   6, product =    42
[PASS] a =   7, b =   7, product =    49
[PASS] a =   7, b =   8, product =    56
[PASS] a =   7, b =   9, product =    63
[PASS] a =   7, b =  10, product =    70
[PASS] a =   8, b =   1, product =     8
[PASS] a =   8, b =   2, product =    16
[PASS] a =   8, b =   3, product =    24
[PASS] a =   8, b =   4, product =    32
[PASS] a =   8, b =   5, product =    40
[PASS] a =   8, b =   6, product =    48
[PASS] a =   8, b =   7, product =    56
[PASS] a =   8, b =   8, product =    64
[PASS] a =   8, b =   9, product =    72
[PASS] a =   8, b =  10, product =    80
[PASS] a =   9, b =   1, product =     9
[PASS] a =   9, b =   2, product =    18
[PASS] a =   9, b =   3, product =    27
[PASS] a =   9, b =   4, product =    36
[PASS] a =   9, b =   5, product =    45
[PASS] a =   9, b =   6, product =    54
[PASS] a =   9, b =   7, product =    63
[PASS] a =   9, b =   8, product =    72
[PASS] a =   9, b =   9, product =    81
[PASS] a =   9, b =  10, product =    90
[PASS] a =  10, b =   1, product =    10
[PASS] a =  10, b =   2, product =    20
[PASS] a =  10, b =   3, product =    30
[PASS] a =  10, b =   4, product =    40
[PASS] a =  10, b =   5, product =    50
[PASS] a =  10, b =   6, product =    60
[PASS] a =  10, b =   7, product =    70
[PASS] a =  10, b =   8, product =    80
[PASS] a =  10, b =   9, product =    90
[PASS] a =  10, b =  10, product =   100

Success: 100
Fail:0

$finish called at time : 500 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1238.871 ; gain = 2.410
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_chain
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 34. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.multiplier_default
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1238.871 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[PASS] a =   1, b =   1, product =     1
[PASS] a =   1, b =   2, product =     2
[PASS] a =   1, b =   3, product =     3
[PASS] a =   1, b =   4, product =     4
[PASS] a =   1, b =   5, product =     5
[PASS] a =   1, b =   6, product =     6
[PASS] a =   1, b =   7, product =     7
[PASS] a =   1, b =   8, product =     8
[PASS] a =   1, b =   9, product =     9
[PASS] a =   1, b =  10, product =    10
[PASS] a =   2, b =   1, product =     2
[PASS] a =   2, b =   2, product =     4
[PASS] a =   2, b =   3, product =     6
[PASS] a =   2, b =   4, product =     8
[PASS] a =   2, b =   5, product =    10
[PASS] a =   2, b =   6, product =    12
[PASS] a =   2, b =   7, product =    14
[PASS] a =   2, b =   8, product =    16
[PASS] a =   2, b =   9, product =    18
[PASS] a =   2, b =  10, product =    20
[PASS] a =   3, b =   1, product =     3
[PASS] a =   3, b =   2, product =     6
[PASS] a =   3, b =   3, product =     9
[PASS] a =   3, b =   4, product =    12
[PASS] a =   3, b =   5, product =    15
[PASS] a =   3, b =   6, product =    18
[PASS] a =   3, b =   7, product =    21
[PASS] a =   3, b =   8, product =    24
[PASS] a =   3, b =   9, product =    27
[PASS] a =   3, b =  10, product =    30
[PASS] a =   4, b =   1, product =     4
[PASS] a =   4, b =   2, product =     8
[PASS] a =   4, b =   3, product =    12
[PASS] a =   4, b =   4, product =    16
[PASS] a =   4, b =   5, product =    20
[PASS] a =   4, b =   6, product =    24
[PASS] a =   4, b =   7, product =    28
[PASS] a =   4, b =   8, product =    32
[PASS] a =   4, b =   9, product =    36
[PASS] a =   4, b =  10, product =    40
[PASS] a =   5, b =   1, product =     5
[PASS] a =   5, b =   2, product =    10
[PASS] a =   5, b =   3, product =    15
[PASS] a =   5, b =   4, product =    20
[PASS] a =   5, b =   5, product =    25
[PASS] a =   5, b =   6, product =    30
[PASS] a =   5, b =   7, product =    35
[PASS] a =   5, b =   8, product =    40
[PASS] a =   5, b =   9, product =    45
[PASS] a =   5, b =  10, product =    50
[PASS] a =   6, b =   1, product =     6
[PASS] a =   6, b =   2, product =    12
[PASS] a =   6, b =   3, product =    18
[PASS] a =   6, b =   4, product =    24
[PASS] a =   6, b =   5, product =    30
[PASS] a =   6, b =   6, product =    36
[PASS] a =   6, b =   7, product =    42
[PASS] a =   6, b =   8, product =    48
[PASS] a =   6, b =   9, product =    54
[PASS] a =   6, b =  10, product =    60
[PASS] a =   7, b =   1, product =     7
[PASS] a =   7, b =   2, product =    14
[PASS] a =   7, b =   3, product =    21
[PASS] a =   7, b =   4, product =    28
[PASS] a =   7, b =   5, product =    35
[PASS] a =   7, b =   6, product =    42
[PASS] a =   7, b =   7, product =    49
[PASS] a =   7, b =   8, product =    56
[PASS] a =   7, b =   9, product =    63
[PASS] a =   7, b =  10, product =    70
[PASS] a =   8, b =   1, product =     8
[PASS] a =   8, b =   2, product =    16
[PASS] a =   8, b =   3, product =    24
[PASS] a =   8, b =   4, product =    32
[PASS] a =   8, b =   5, product =    40
[PASS] a =   8, b =   6, product =    48
[PASS] a =   8, b =   7, product =    56
[PASS] a =   8, b =   8, product =    64
[PASS] a =   8, b =   9, product =    72
[PASS] a =   8, b =  10, product =    80
[PASS] a =   9, b =   1, product =     9
[PASS] a =   9, b =   2, product =    18
[PASS] a =   9, b =   3, product =    27
[PASS] a =   9, b =   4, product =    36
[PASS] a =   9, b =   5, product =    45
[PASS] a =   9, b =   6, product =    54
[PASS] a =   9, b =   7, product =    63
[PASS] a =   9, b =   8, product =    72
[PASS] a =   9, b =   9, product =    81
[PASS] a =   9, b =  10, product =    90
[PASS] a =  10, b =   1, product =    10
[PASS] a =  10, b =   2, product =    20
[PASS] a =  10, b =   3, product =    30
[PASS] a =  10, b =   4, product =    40
[PASS] a =  10, b =   5, product =    50
[PASS] a =  10, b =   6, product =    60
[PASS] a =  10, b =   7, product =    70
[PASS] a =  10, b =   8, product =    80
[PASS] a =  10, b =   9, product =    90
[PASS] a =  10, b =  10, product =   100

Success: 100
Fail:0

$finish called at time : 500 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 1239.215 ; gain = 0.344
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 8. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 8. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
INFO: [Common 17-14] Message 'XSIM 43-4099' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.full_adder
Compiling module xil_defaultlib.carry_ripple_adder_default
Compiling module xil_defaultlib.multiplier_default
Compiling module xil_defaultlib.tb_multiplier
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_multiplier_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1239.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_multiplier_behav -key {Behavioral:sim_1:Functional:tb_multiplier} -tclbatch {tb_multiplier.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_multiplier.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[PASS] a =   1, b =   1, product =     1
[PASS] a =   1, b =   2, product =     2
[PASS] a =   1, b =   3, product =     3
[PASS] a =   1, b =   4, product =     4
[PASS] a =   1, b =   5, product =     5
[PASS] a =   1, b =   6, product =     6
[PASS] a =   1, b =   7, product =     7
[PASS] a =   1, b =   8, product =     8
[PASS] a =   1, b =   9, product =     9
[PASS] a =   1, b =  10, product =    10
[PASS] a =   2, b =   1, product =     2
[PASS] a =   2, b =   2, product =     4
[PASS] a =   2, b =   3, product =     6
[PASS] a =   2, b =   4, product =     8
[PASS] a =   2, b =   5, product =    10
[PASS] a =   2, b =   6, product =    12
[PASS] a =   2, b =   7, product =    14
[PASS] a =   2, b =   8, product =    16
[PASS] a =   2, b =   9, product =    18
[PASS] a =   2, b =  10, product =    20
[PASS] a =   3, b =   1, product =     3
[PASS] a =   3, b =   2, product =     6
[PASS] a =   3, b =   3, product =     9
[PASS] a =   3, b =   4, product =    12
[PASS] a =   3, b =   5, product =    15
[PASS] a =   3, b =   6, product =    18
[PASS] a =   3, b =   7, product =    21
[PASS] a =   3, b =   8, product =    24
[PASS] a =   3, b =   9, product =    27
[PASS] a =   3, b =  10, product =    30
[PASS] a =   4, b =   1, product =     4
[PASS] a =   4, b =   2, product =     8
[PASS] a =   4, b =   3, product =    12
[PASS] a =   4, b =   4, product =    16
[PASS] a =   4, b =   5, product =    20
[PASS] a =   4, b =   6, product =    24
[PASS] a =   4, b =   7, product =    28
[PASS] a =   4, b =   8, product =    32
[PASS] a =   4, b =   9, product =    36
[PASS] a =   4, b =  10, product =    40
[PASS] a =   5, b =   1, product =     5
[PASS] a =   5, b =   2, product =    10
[PASS] a =   5, b =   3, product =    15
[PASS] a =   5, b =   4, product =    20
[PASS] a =   5, b =   5, product =    25
[PASS] a =   5, b =   6, product =    30
[PASS] a =   5, b =   7, product =    35
[PASS] a =   5, b =   8, product =    40
[PASS] a =   5, b =   9, product =    45
[PASS] a =   5, b =  10, product =    50
[PASS] a =   6, b =   1, product =     6
[PASS] a =   6, b =   2, product =    12
[PASS] a =   6, b =   3, product =    18
[PASS] a =   6, b =   4, product =    24
[PASS] a =   6, b =   5, product =    30
[PASS] a =   6, b =   6, product =    36
[PASS] a =   6, b =   7, product =    42
[PASS] a =   6, b =   8, product =    48
[PASS] a =   6, b =   9, product =    54
[PASS] a =   6, b =  10, product =    60
[PASS] a =   7, b =   1, product =     7
[PASS] a =   7, b =   2, product =    14
[PASS] a =   7, b =   3, product =    21
[PASS] a =   7, b =   4, product =    28
[PASS] a =   7, b =   5, product =    35
[PASS] a =   7, b =   6, product =    42
[PASS] a =   7, b =   7, product =    49
[PASS] a =   7, b =   8, product =    56
[PASS] a =   7, b =   9, product =    63
[PASS] a =   7, b =  10, product =    70
[PASS] a =   8, b =   1, product =     8
[PASS] a =   8, b =   2, product =    16
[PASS] a =   8, b =   3, product =    24
[PASS] a =   8, b =   4, product =    32
[PASS] a =   8, b =   5, product =    40
[PASS] a =   8, b =   6, product =    48
[PASS] a =   8, b =   7, product =    56
[PASS] a =   8, b =   8, product =    64
[PASS] a =   8, b =   9, product =    72
[PASS] a =   8, b =  10, product =    80
[PASS] a =   9, b =   1, product =     9
[PASS] a =   9, b =   2, product =    18
[PASS] a =   9, b =   3, product =    27
[PASS] a =   9, b =   4, product =    36
[PASS] a =   9, b =   5, product =    45
[PASS] a =   9, b =   6, product =    54
[PASS] a =   9, b =   7, product =    63
[PASS] a =   9, b =   8, product =    72
[PASS] a =   9, b =   9, product =    81
[PASS] a =   9, b =  10, product =    90
[PASS] a =  10, b =   1, product =    10
[PASS] a =  10, b =   2, product =    20
[PASS] a =  10, b =   3, product =    30
[PASS] a =  10, b =   4, product =    40
[PASS] a =  10, b =   5, product =    50
[PASS] a =  10, b =   6, product =    60
[PASS] a =  10, b =   7, product =    70
[PASS] a =  10, b =   8, product =    80
[PASS] a =  10, b =   9, product =    90
[PASS] a =  10, b =  10, product =   100

Success: 100
Fail:0

$finish called at time : 500 ns : File "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" Line 46
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_multiplier_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1239.215 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_multiplier'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'F:/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_multiplier' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_multiplier_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module carry_ripple_adder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_multiplier
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: F:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_multiplier_behav xil_defaultlib.tb_multiplier xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 8. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/multiplier.sv" Line 8. Module multiplier_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 12. Module carry_ripple_adder_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Jihoon Lee/Desktop/commento/commento_fpga_material/Reference/Week1/week1/week1.srcs/sources_1/new/carry_ripple_adder.sv" Line 1. Module full_adder doesn't have a timescale but at least one module in design has a timescale.
