# Info: [9569]: Logging project transcript to file /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/precision.log
# Info: [9569]: Logging suppressed messages transcript to file /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/precision.log.suppressed
# Info: [9552]: Activated implementation MEDIAN in project /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.psp.
# Info: [15300]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [579]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15326]: Setting Part to: "EP2C35F672C".
# Info: [15327]: Setting Process to: "8".
# Info: [3022]: Reading file: /comelec/softs/opt/mentor/precision/current/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [638]: Loading library initialization file /comelec/softs/opt/mentor/precision/current/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [623]: Vendor library directory /comelec/softs/opt/altera/altera13.0sp1/quartus/eda/synthesis was not found. Vendor library directory /comelec/softs/opt/altera/altera13.0sp1/quartus/eda/sim_lib contains simulation RTL constructs that cannot be processed by Precision. Reading the pre-compiled version
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2017a.11
# Info: [42003]: Starting analysis of files in library "work"
# Info: [41002]: Analyzing input file "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MCE.sv" ...
# Info: [41002]: Analyzing input file "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MED.sv" ...
# Info: [41002]: Analyzing input file "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv" ...
# Info: [661]: Current working directory: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 12:39:55
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2017a.11
# Info: [40000]: Last compiled on Sep 15 2017 06:47:50
# Info: [44512]: Initializing...
# Info: [44506]: Module MCE{width=>8}: Pre-processing...
# Info: [44506]: Module MED{width=>8}: Pre-processing...
# Info: [44522]: Root Module MEDIAN: Pre-processing...
# Info: [45144]: Extracted FSM in module MEDIAN, with state variable = state[3:0], async set/reset state(s) = 0000 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	     State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	        ATTENTE	                               0000	                       0000001
# Info: [40000]: FSM:	    1	     CHARGEMENT	                               0001	                       0000010
# Info: [40000]: FSM:	    2	             S1	                               0010	                       0000100
# Info: [40000]: FSM:	    3	             S2	                               0011	                       0001000
# Info: [40000]: FSM:	    4	             S3	                               0100	                       0010000
# Info: [40000]: FSM:	    5	             S4	                               0101	                       0100000
# Info: [40000]: FSM:	    6	             S5	                               0110	                       1000000
# Info: [40000]: The default branch of this FSM is being ignored to allow a more optimal implementation. To preserve it, please specify the attribute safe_fsm_type on the state variable
# Info: [44508]: Module MCE{width=>8}: Compiling...
# Info: [44508]: Module MED{width=>8}: Compiling...
# Info: [44523]: Root Module MEDIAN: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 155.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [661]: Current working directory: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.
# Info: [15332]: Doing rtl optimizations.
# Info: [664]: Finished compiling design.
# Info: [661]: Current working directory: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.
# Info: [4558]: instance:med0.mce0 Instance is flattened in hierarchical block view:.work.MED_width_8.INTERFACE.
# Info: [4558]: instance:med0 Instance is flattened in hierarchical block view:.work.MEDIAN.INTERFACE.
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_0' of type 'cell:shiftregister_med0_reg_R(7)(7)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_1' of type 'cell:shiftregister_med0_reg_R(7)(6)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_2' of type 'cell:shiftregister_med0_reg_R(7)(5)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_3' of type 'cell:shiftregister_med0_reg_R(7)(4)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_4' of type 'cell:shiftregister_med0_reg_R(7)(3)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_5' of type 'cell:shiftregister_med0_reg_R(7)(2)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_6' of type 'cell:shiftregister_med0_reg_R(7)(1)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9032]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register Instance 'instance:MEDIAN_sr_7' of type 'cell:shiftregister_med0_reg_R(7)(0)_clk_reset_set_0_1_1_1_0_8_0'
# Info: [9033]: "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/../src/MEDIAN.sv", line 16: : Inferred shift register with taps Instance 'instance:MEDIAN_sr_tap_0' of type 'cell:shiftregister_with_taps_8_8_1'
# Info: [20013]: Precision will use 11 processor(s).
# Info: [9033]:  : Inferred shift register with taps Instance 'instance:MEDIAN_sr_tap_0.shiftregister_with_taps_8_8_1_sr_tap_0' of type 'cell:shiftregister_with_taps_8_8_1_0'
# Info: [15002]: Optimizing design view:.work.MEDIAN.INTERFACE
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.edf.
# Info: Info, Writing xrf file '/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.xrf'
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.xrf.
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.v.
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.xrf.
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.vqm.
# Info: [3027]: Writing file: /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.xrf.
# Info: -- Writing file /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: exq_pr_compile_project gen_vcf MEDIAN 1
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12048]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [664]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.9 s secs.
# Info: [11020]: Overall running time for synthesis: 2.5 s secs.
# Info: [9565]: Saved implementation MEDIAN in project /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.psp.
# Info: [9565]: Saved implementation MEDIAN in project /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN.psp.
dofile synthesis.tcl
# COMMAND: place_and_route cl
# Info: -- Writing file /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: exq_pr_compile_project cl MEDIAN 1
# Info: -- starting QUARTUS II ...
# Info: Running /comelec/softs/opt/altera/altera13.0sp1/quartus/bin/quartus_sh --64bit -t /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: -chdir /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN /comelec/softs/opt/altera/altera13.0sp1/quartus/bin/quartus_sh --64bit -t /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: PNR COMMAND: /comelec/softs/opt/altera/altera13.0sp1/quartus/bin/quartus_sh --64bit -t /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit Shell
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Copyright (C) 1991-2013 Altera Corporation. All rights reserved.
# Info: [715]:     Info: Your use of Altera Corporation's design tools, logic functions 
# Info: [715]:     Info: and other software and tools, and its AMPP partner logic 
# Info: [715]:     Info: functions, and any output files from any of the foregoing 
# Info: [715]:     Info: (including device programming or simulation files), and any 
# Info: [715]:     Info: associated documentation or information are expressly subject 
# Info: [715]:     Info: to the terms and conditions of the Altera Program License 
# Info: [715]:     Info: Subscription Agreement, Altera MegaCore Function License 
# Info: [715]:     Info: Agreement, or other applicable license agreement, including, 
# Info: [715]:     Info: without limitation, that your use is for the sole purpose of 
# Info: [715]:     Info: programming logic devices manufactured by Altera and sold by 
# Info: [715]:     Info: Altera or its authorized distributors.  Please refer to the 
# Info: [715]:     Info: applicable agreement for further details.
# Info: [715]:     Info: Processing started: Mon Dec  9 12:22:56 2019
# Info: [715]: Info: Command: quartus_sh -t /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit Analysis & Synthesis
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Processing started: Mon Dec  9 12:23:02 2019
# Info: [715]: Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MEDIAN -c MEDIAN
# Info: [715]: Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
# Info: [715]: Info (12021): Found 1 design units, including 1 entities, in source file MEDIAN.vqm
# Info: [715]:     Info (12023): Found entity 1: MEDIAN
# Info: [715]: Info (12127): Elaborating entity "MEDIAN" for the top level hierarchy
# Info: [715]: Info (12128): Elaborating entity "altshift_taps" for hierarchy "ix60131z49990"
# Info: [715]: Info (12130): Elaborated megafunction instantiation "ix60131z49990"
# Info: [715]: Info (12133): Instantiated megafunction "ix60131z49990" with the following parameter:
# Info: [715]:     Info (12134): Parameter "power_up_state" = "DONT_CARE"
# Info: [715]:     Info (12134): Parameter "lpm_type" = "altshift_taps"
# Info: [715]:     Info (12134): Parameter "width" = "8"
# Info: [715]:     Info (12134): Parameter "number_of_taps" = "1"
# Info: [715]:     Info (12134): Parameter "tap_distance" = "8"
# Info: [715]: Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_f0p.tdf
# Info: [715]:     Info (12023): Found entity 1: shift_taps_f0p
# Info: [715]: Info (12128): Elaborating entity "shift_taps_f0p" for hierarchy "ix60131z49990|auto_generated"
# Info: [715]: Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vd31.tdf
# Info: [715]:     Info (12023): Found entity 1: altsyncram_vd31
# Info: [715]: Info (12128): Elaborating entity "altsyncram_vd31" for hierarchy "ix60131z49990|auto_generated|altsyncram4"
# Info: [715]: Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_qkf.tdf
# Info: [715]:     Info (12023): Found entity 1: cntr_qkf
# Info: [715]: Info (12128): Elaborating entity "cntr_qkf" for hierarchy "ix60131z49990|auto_generated|cntr1"
# Info: [715]: Info (16010): Generating hard_block partition "auto_generated_inst"
# Info: [715]:     Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
# Info: [715]: Info (21057): Implemented 109 device resources after synthesis - the final resource count might be different
# Info: [715]:     Info (21058): Implemented 11 input pins
# Info: [715]:     Info (21059): Implemented 9 output pins
# Info: [715]:     Info (21061): Implemented 81 logic cells
# Info: [715]:     Info (21064): Implemented 8 RAM segments
# Info: [715]: Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
# Info: [715]:     Info: Peak virtual memory: 635 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:06 2019
# Info: [715]:     Info: Elapsed time: 00:00:04
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:01
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit Fitter
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Processing started: Mon Dec  9 12:23:08 2019
# Info: [715]: Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off MEDIAN -c MEDIAN
# Info: [715]: Info: qfit2_default_script.tcl version: #1
# Info: [715]: Info: Project  = MEDIAN
# Info: [715]: Info: Revision = MEDIAN
# Info: [715]: Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
# Info: [715]: Info (119006): Selected device EP2C35F672C8 for design "MEDIAN"
# Info: [715]: Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
# Info: [715]: Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
# Info: [715]:     Info (176445): Device EP2C35F672I8 is compatible
# Info: [715]:     Info (176445): Device EP2C50F672C8 is compatible
# Info: [715]:     Info (176445): Device EP2C50F672I8 is compatible
# Info: [715]:     Info (176445): Device EP2C70F672C8 is compatible
# Info: [715]:     Info (176445): Device EP2C70F672I8 is compatible
# Info: [715]: Info (169124): Fitter converted 3 user pins into dedicated programming pins
# Info: [715]:     Info (169125): Pin ~ASDO~ is reserved at location E3
# Info: [715]:     Info (169125): Pin ~nCSO~ is reserved at location D3
# Info: [715]:     Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
# Info: [715]: Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
# Info: [715]: Critical Warning (169085): No exact pin location assignment(s) for 20 pins of 20 total pins
# Info: [715]:     Info (169086): Pin DO[0] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[1] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[2] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[3] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[4] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[5] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[6] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DO[7] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DSO not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin CLK not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin nRST not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DSI not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[0] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[7] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[6] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[5] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[4] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[3] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[2] not assigned to an exact location on the device
# Info: [715]:     Info (169086): Pin DI[1] not assigned to an exact location on the device
# Info: [715]: Info (332104): Reading SDC File: 'MEDIAN_pnr_constraints.sdc'
# Info: [715]: Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
# Info: [715]: Info (332111): Found 1 clocks
# Info: [715]:     Info (332111):   Period   Clock Name
# Info: [715]:     Info (332111): ======== ============
# Info: [715]:     Info (332111):   20.000          CLK
# Info: [715]: Info (176353): Automatically promoted node CLK (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
# Info: [715]:     Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
# Info: [715]: Info (176353): Automatically promoted node nRST (placed in PIN P1 (CLK3, LVDSCLK1n, Input))
# Info: [715]:     Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
# Info: [715]: Info (176233): Starting register packing
# Info: [715]: Info (176235): Finished register packing
# Info: [715]:     Extra Info (176219): No registers were packed into other blocks
# Info: [715]: Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
# Info: [715]:     Info (176211): Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 9 input, 9 output, 0 bidirectional)
# Info: [715]:         Info (176212): I/O standards used: 3.3-V LVTTL.
# Info: [715]: Info (176215): I/O bank details before I/O pin placement
# Info: [715]:     Info (176214): Statistics of I/O banks
# Info: [715]:         Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  62 pins available
# Info: [715]:         Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
# Info: [715]:         Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
# Info: [715]:         Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
# Info: [715]:         Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
# Info: [715]:         Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
# Info: [715]:         Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
# Info: [715]:         Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
# Info: [715]: Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
# Info: [715]: Info (170189): Fitter placement preparation operations beginning
# Info: [715]: Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
# Info: [715]: Info (170191): Fitter placement operations beginning
# Info: [715]: Info (170137): Fitter placement was successful
# Info: [715]: Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
# Info: [715]: Info (170193): Fitter routing operations beginning
# Info: [715]: Info (170195): Router estimated average interconnect usage is 0% of the available device resources
# Info: [715]:     Info (170196): Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y11
# Info: [715]: Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
# Info: [715]: Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
# Info: [715]:     Info (170201): Optimizations that may affect the design's routability were skipped
# Info: [715]:     Info (170200): Optimizations that may affect the design's timing were skipped
# Info: [715]: Info (11888): Total time spent on timing analysis during the Fitter is 0.13 seconds.
# Info: [715]: Info (306004): Started post-fitting delay annotation
# Info: [715]: Warning (306006): Found 9 output pins without output pin load capacitance assignment
# Info: [715]:     Info (306007): Pin "DO[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DO[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]:     Info (306007): Pin "DSO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
# Info: [715]: Info (306005): Delay annotation completed successfully
# Info: [715]: Info (306004): Started post-fitting delay annotation
# Info: [715]: Info (306005): Delay annotation completed successfully
# Info: [715]: Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
# Info: [715]: Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
# Info: [715]: Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
# Info: [715]: Info (144001): Generated suppressed messages file /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.fit.smsg
# Info: [715]: Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
# Info: [715]:     Info: Peak virtual memory: 809 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:13 2019
# Info: [715]:     Info: Elapsed time: 00:00:05
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:05
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Processing started: Mon Dec  9 12:23:15 2019
# Info: [715]: Info: Command: quartus_sta MEDIAN -c MEDIAN --do_report_timing
# Info: [715]: Info: qsta_default_script.tcl version: #1
# Info: [715]: Info (11104): Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead.
# Info: [715]: Info (332104): Reading SDC File: 'MEDIAN_pnr_constraints.sdc'
# Info: [715]: Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
# Info: [715]: Info: Analyzing Slow Model
# Info: [715]: Info (332146): Worst-case setup slack is 12.809
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):    12.809         0.000 CLK 
# Info: [715]: Info (332146): Worst-case hold slack is 0.499
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):     0.499         0.000 CLK 
# Info: [715]: Info (332140): No Recovery paths to report
# Info: [715]: Info (332140): No Removal paths to report
# Info: [715]: Info (332146): Worst-case minimum pulse width slack is 6.933
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):     6.933         0.000 CLK 
# Info: [715]: Info (332001): The selected device family is not supported by the report_metastability command.
# Info: [715]: Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 12.809
# Info: [715]:     Info (332115): -to_clock [get_clocks {CLK}]
# Info: [715]:     Info (332115): -setup
# Info: [715]:     Info (332115): -stdout
# Info: [715]: Info (332115): Path #1: Setup slack is 12.809 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]:     Info (332115): From Node    : ix60131z49990|auto_generated|altsyncram4|q_b[6]
# Info: [715]:     Info (332115): To Node      : ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_datain_reg2
# Info: [715]:     Info (332115): Launch Clock : CLK
# Info: [715]:     Info (332115): Latch Clock  : CLK
# Info: [715]:     Info (332115): Data Arrival Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           launch edge time
# Info: [715]:     Info (332115):      3.304      3.304  R        clock network delay
# Info: [715]:     Info (332115):      3.564      0.260     uTco  ix60131z49990|auto_generated|altsyncram4|q_b[6]
# Info: [715]:     Info (332115):      3.673      0.109 FF  CELL  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|portbdataout[6]
# Info: [715]:     Info (332115):      4.798      1.125 FF    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52934|dataa
# Info: [715]:     Info (332115):      5.419      0.621 FR  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52934|cout
# Info: [715]:     Info (332115):      5.419      0.000 RR    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52933|cin
# Info: [715]:     Info (332115):      5.505      0.086 RF  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52933|cout
# Info: [715]:     Info (332115):      5.505      0.000 FF    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52932|cin
# Info: [715]:     Info (332115):      5.591      0.086 FR  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52932|cout
# Info: [715]:     Info (332115):      5.591      0.000 RR    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52931|cin
# Info: [715]:     Info (332115):      5.677      0.086 RF  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52931|cout
# Info: [715]:     Info (332115):      5.677      0.000 FF    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52930|cin
# Info: [715]:     Info (332115):      5.763      0.086 FR  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52930|cout
# Info: [715]:     Info (332115):      5.763      0.000 RR    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52929|cin
# Info: [715]:     Info (332115):      5.849      0.086 RF  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52929|cout
# Info: [715]:     Info (332115):      5.849      0.000 FF    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52928|cin
# Info: [715]:     Info (332115):      5.935      0.086 FR  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52928|cout
# Info: [715]:     Info (332115):      5.935      0.000 RR    IC  med0_mce0_rtlc0_27_gt_0_ix60131z52926|cin
# Info: [715]:     Info (332115):      6.441      0.506 RR  CELL  med0_mce0_rtlc0_27_gt_0_ix60131z52926|combout
# Info: [715]:     Info (332115):      7.528      1.087 RR    IC  ix60131z52944|datab
# Info: [715]:     Info (332115):      8.152      0.624 RR  CELL  ix60131z52944|combout
# Info: [715]:     Info (332115):      8.510      0.358 RR    IC  ix60131z52943|datab
# Info: [715]:     Info (332115):      9.134      0.624 RR  CELL  ix60131z52943|combout
# Info: [715]:     Info (332115):     10.334      1.200 RR    IC  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|portadatain[2]
# Info: [715]:     Info (332115):     10.462      0.128 RR  CELL  ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_datain_reg2
# Info: [715]:     Info (332115): Data Required Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):     20.000     20.000           latch edge time
# Info: [715]:     Info (332115):     23.317      3.317  R        clock network delay
# Info: [715]:     Info (332115):     23.271     -0.046     uTsu  ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_datain_reg2
# Info: [715]:     Info (332115): Data Arrival Time  :    10.462
# Info: [715]:     Info (332115): Data Required Time :    23.271
# Info: [715]:     Info (332115): Slack              :    12.809 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]: Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.499
# Info: [715]:     Info (332115): -to_clock [get_clocks {CLK}]
# Info: [715]:     Info (332115): -hold
# Info: [715]:     Info (332115): -stdout
# Info: [715]: Info (332115): Path #1: Hold slack is 0.499 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]:     Info (332115): From Node    : cpt[0]
# Info: [715]:     Info (332115): To Node      : cpt[0]
# Info: [715]:     Info (332115): Launch Clock : CLK
# Info: [715]:     Info (332115): Latch Clock  : CLK
# Info: [715]:     Info (332115): Data Arrival Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           launch edge time
# Info: [715]:     Info (332115):      3.209      3.209  R        clock network delay
# Info: [715]:     Info (332115):      3.513      0.304     uTco  cpt[0]
# Info: [715]:     Info (332115):      3.513      0.000 FF  CELL  reg_q_0_|regout
# Info: [715]:     Info (332115):      3.513      0.000 FF    IC  ix51271z52923|datac
# Info: [715]:     Info (332115):      3.906      0.393 FR  CELL  ix51271z52923|combout
# Info: [715]:     Info (332115):      3.906      0.000 RR    IC  reg_q_0_|datain
# Info: [715]:     Info (332115):      4.014      0.108 RR  CELL  cpt[0]
# Info: [715]:     Info (332115): Data Required Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           latch edge time
# Info: [715]:     Info (332115):      3.209      3.209  R        clock network delay
# Info: [715]:     Info (332115):      3.515      0.306      uTh  cpt[0]
# Info: [715]:     Info (332115): Data Arrival Time  :     4.014
# Info: [715]:     Info (332115): Data Required Time :     3.515
# Info: [715]:     Info (332115): Slack              :     0.499 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]: Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 6.933
# Info: [715]:     Info (332113): Targets: [get_clocks {CLK}]
# Info: [715]:     Info (332113): -nworst: 1
# Info: [715]:     Info (332113): -detail: full_path
# Info: [715]: Info (332113): Path #1: slack is 6.933 
# Info: [715]:     Info (332113): ===================================================================
# Info: [715]:     Info (332113): Node             : ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Clock            : CLK
# Info: [715]:     Info (332113): Type             : High Pulse Width
# Info: [715]:     Info (332113): Late Clock Arrival Path:
# Info: [715]:     Info (332113): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332113): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332113):      0.000      0.000           launch edge time
# Info: [715]:     Info (332113):      0.000      0.000           source latency
# Info: [715]:     Info (332113):      0.000      0.000           CLK
# Info: [715]:     Info (332113):      1.110      1.110 RR  CELL  CLK|combout
# Info: [715]:     Info (332113):      1.349      0.239 RR    IC  CLK~clkctrl|inclk[0]
# Info: [715]:     Info (332113):      1.349      0.000 RR  CELL  CLK~clkctrl|outclk
# Info: [715]:     Info (332113):      2.483      1.134 RR    IC  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|clk1
# Info: [715]:     Info (332113):      3.304      0.821 RR  CELL  ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Early Clock Arrival Path:
# Info: [715]:     Info (332113): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332113): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332113):     10.000     10.000           launch edge time
# Info: [715]:     Info (332113):     10.000      0.000           source latency
# Info: [715]:     Info (332113):     10.000      0.000           CLK
# Info: [715]:     Info (332113):     11.110      1.110 FF  CELL  CLK|combout
# Info: [715]:     Info (332113):     11.349      0.239 FF    IC  CLK~clkctrl|inclk[0]
# Info: [715]:     Info (332113):     11.349      0.000 FF  CELL  CLK~clkctrl|outclk
# Info: [715]:     Info (332113):     12.483      1.134 FF    IC  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|clk1
# Info: [715]:     Info (332113):     13.304      0.821 FF  CELL  ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Required Width   :     3.067
# Info: [715]:     Info (332113): Actual Width     :    10.000
# Info: [715]:     Info (332113): Slack            :     6.933
# Info: [715]:     Info (332113): ===================================================================
# Info: [715]: Info: Analyzing Fast Model
# Info: [715]: Info (332146): Worst-case setup slack is 17.540
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):    17.540         0.000 CLK 
# Info: [715]: Info (332146): Worst-case hold slack is 0.215
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):     0.215         0.000 CLK 
# Info: [715]: Info (332140): No Recovery paths to report
# Info: [715]: Info (332140): No Removal paths to report
# Info: [715]: Info (332146): Worst-case minimum pulse width slack is 7.873
# Info: [715]:     Info (332119):     Slack End Point TNS Clock 
# Info: [715]:     Info (332119): ========= ============= =====================
# Info: [715]:     Info (332119):     7.873         0.000 CLK 
# Info: [715]: Info (332001): The selected device family is not supported by the report_metastability command.
# Info: [715]: Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 17.540
# Info: [715]:     Info (332115): -to_clock [get_clocks {CLK}]
# Info: [715]:     Info (332115): -setup
# Info: [715]:     Info (332115): -stdout
# Info: [715]: Info (332115): Path #1: Setup slack is 17.540 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]:     Info (332115): From Node    : ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_datain_reg0
# Info: [715]:     Info (332115): To Node      : ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_memory_reg0
# Info: [715]:     Info (332115): Launch Clock : CLK
# Info: [715]:     Info (332115): Latch Clock  : CLK
# Info: [715]:     Info (332115): Data Arrival Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           launch edge time
# Info: [715]:     Info (332115):      1.729      1.729  R        clock network delay
# Info: [715]:     Info (332115):      1.851      0.122     uTco  ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_datain_reg0
# Info: [715]:     Info (332115):      4.171      2.320 RR  CELL  ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_memory_reg0
# Info: [715]:     Info (332115): Data Required Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):     20.000     20.000           latch edge time
# Info: [715]:     Info (332115):     21.712      1.712  R        clock network delay
# Info: [715]:     Info (332115):     21.711     -0.001     uTsu  ix60131z49990|auto_generated|altsyncram4|ram_block5a0~porta_memory_reg0
# Info: [715]:     Info (332115): Data Arrival Time  :     4.171
# Info: [715]:     Info (332115): Data Required Time :    21.711
# Info: [715]:     Info (332115): Slack              :    17.540 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]: Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.215
# Info: [715]:     Info (332115): -to_clock [get_clocks {CLK}]
# Info: [715]:     Info (332115): -hold
# Info: [715]:     Info (332115): -stdout
# Info: [715]: Info (332115): Path #1: Hold slack is 0.215 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]:     Info (332115): From Node    : cpt[0]
# Info: [715]:     Info (332115): To Node      : cpt[0]
# Info: [715]:     Info (332115): Launch Clock : CLK
# Info: [715]:     Info (332115): Latch Clock  : CLK
# Info: [715]:     Info (332115): Data Arrival Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           launch edge time
# Info: [715]:     Info (332115):      1.655      1.655  R        clock network delay
# Info: [715]:     Info (332115):      1.796      0.141     uTco  cpt[0]
# Info: [715]:     Info (332115):      1.796      0.000 FF  CELL  reg_q_0_|regout
# Info: [715]:     Info (332115):      1.796      0.000 FF    IC  ix51271z52923|datac
# Info: [715]:     Info (332115):      1.980      0.184 FR  CELL  ix51271z52923|combout
# Info: [715]:     Info (332115):      1.980      0.000 RR    IC  reg_q_0_|datain
# Info: [715]:     Info (332115):      2.022      0.042 RR  CELL  cpt[0]
# Info: [715]:     Info (332115): Data Required Path:
# Info: [715]:     Info (332115): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332115): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332115):      0.000      0.000           latch edge time
# Info: [715]:     Info (332115):      1.655      1.655  R        clock network delay
# Info: [715]:     Info (332115):      1.807      0.152      uTh  cpt[0]
# Info: [715]:     Info (332115): Data Arrival Time  :     2.022
# Info: [715]:     Info (332115): Data Required Time :     1.807
# Info: [715]:     Info (332115): Slack              :     0.215 
# Info: [715]:     Info (332115): ===================================================================
# Info: [715]: Info (332113): Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 7.873
# Info: [715]:     Info (332113): Targets: [get_clocks {CLK}]
# Info: [715]:     Info (332113): -nworst: 1
# Info: [715]:     Info (332113): -detail: full_path
# Info: [715]: Info (332113): Path #1: slack is 7.873 
# Info: [715]:     Info (332113): ===================================================================
# Info: [715]:     Info (332113): Node             : ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Clock            : CLK
# Info: [715]:     Info (332113): Type             : High Pulse Width
# Info: [715]:     Info (332113): Late Clock Arrival Path:
# Info: [715]:     Info (332113): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332113): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332113):      0.000      0.000           launch edge time
# Info: [715]:     Info (332113):      0.000      0.000           source latency
# Info: [715]:     Info (332113):      0.000      0.000           CLK
# Info: [715]:     Info (332113):      0.581      0.581 RR  CELL  CLK|combout
# Info: [715]:     Info (332113):      0.652      0.071 RR    IC  CLK~clkctrl|inclk[0]
# Info: [715]:     Info (332113):      0.652      0.000 RR  CELL  CLK~clkctrl|outclk
# Info: [715]:     Info (332113):      1.303      0.651 RR    IC  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|clk1
# Info: [715]:     Info (332113):      1.714      0.411 RR  CELL  ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Early Clock Arrival Path:
# Info: [715]:     Info (332113): Total (ns)  Incr (ns)     Type  Element
# Info: [715]:     Info (332113): ==========  ========= ==  ====  ===================================
# Info: [715]:     Info (332113):     10.000     10.000           launch edge time
# Info: [715]:     Info (332113):     10.000      0.000           source latency
# Info: [715]:     Info (332113):     10.000      0.000           CLK
# Info: [715]:     Info (332113):     10.581      0.581 FF  CELL  CLK|combout
# Info: [715]:     Info (332113):     10.652      0.071 FF    IC  CLK~clkctrl|inclk[0]
# Info: [715]:     Info (332113):     10.652      0.000 FF  CELL  CLK~clkctrl|outclk
# Info: [715]:     Info (332113):     11.303      0.651 FF    IC  ix60131z49990|auto_generated|altsyncram4|ram_block5a0|clk1
# Info: [715]:     Info (332113):     11.714      0.411 FF  CELL  ix60131z49990|auto_generated|altsyncram4|q_b[0]
# Info: [715]:     Info (332113): Required Width   :     2.127
# Info: [715]:     Info (332113): Actual Width     :    10.000
# Info: [715]:     Info (332113): Slack            :     7.873
# Info: [715]:     Info (332113): ===================================================================
# Info: [715]: Info (332102): Design is not fully constrained for setup requirements
# Info: [715]: Info (332102): Design is not fully constrained for hold requirements
# Info: [715]: Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings
# Info: [715]:     Info: Peak virtual memory: 532 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:16 2019
# Info: [715]:     Info: Elapsed time: 00:00:01
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:01
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit Assembler
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Processing started: Mon Dec  9 12:23:18 2019
# Info: [715]: Info: Command: quartus_asm --read_settings_files=on --write_settings_files=off MEDIAN -c MEDIAN
# Info: [715]: Info (115031): Writing out detailed assembly data for power analysis
# Info: [715]: Info (115030): Assembler is generating device programming files
# Info: [715]: Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
# Info: [715]:     Info: Peak virtual memory: 550 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:20 2019
# Info: [715]:     Info: Elapsed time: 00:00:02
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:01
# Info: [715]: Info: *******************************************************************
# Info: [715]: Info: Running Quartus II 64-Bit EDA Netlist Writer
# Info: [715]:     Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
# Info: [715]:     Info: Processing started: Mon Dec  9 12:23:22 2019
# Info: [715]: Info: Command: quartus_eda --read_settings_files=on --write_settings_files=off MEDIAN -c MEDIAN
# Info: [715]: Info (204026): Generated files "MEDIAN.vo", "MEDIAN_fast.vo", "MEDIAN_v.sdo" and "MEDIAN_v_fast.sdo" in directory "/cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/simulation/modelsim/" for EDA simulation tool
# Info: [715]: Info: Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings
# Info: [715]:     Info: Peak virtual memory: 792 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:22 2019
# Info: [715]:     Info: Elapsed time: 00:00:00
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:00
# Info: [715]: Info (23030): Evaluation of Tcl script /cal/homes/gmateu/Projet_SE204/geoffroy-mateu/median/synthese/MEDIAN/MEDIAN.tcl was successful
# Info: [715]: Info: Quartus II 64-Bit Shell was successful. 0 errors, 3 warnings
# Info: [715]:     Info: Peak virtual memory: 191 megabytes
# Info: [715]:     Info: Processing ended: Mon Dec  9 12:23:23 2019
# Info: [715]:     Info: Elapsed time: 00:00:27
# Info: [715]:     Info: Total CPU time (on all processors): 00:00:15
place_and_route cl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation MEDIAN.
