Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 22:04:22 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_seidel_2d_optimized_timing_summary_routed.rpt -pb kernel_seidel_2d_optimized_timing_summary_routed.pb -rpx kernel_seidel_2d_optimized_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_seidel_2d_optimized
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 110 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.455       -1.932                     11                 4213        0.067        0.000                      0                 4213        0.470        0.000                       0                  3021  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 1.250}        2.500           400.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -0.455       -1.932                     11                 4213        0.067        0.000                      0                 4213        0.470        0.000                       0                  3021  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           11  Failing Endpoints,  Worst Slack       -0.455ns,  Total Violation       -1.932ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.455ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.921ns  (logic 0.573ns (19.617%)  route 2.348ns (80.383%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X22Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/Q
                         net (fo=7, routed)           0.872     1.852    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][1]
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.053     1.905 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46/O
                         net (fo=1, routed)           0.339     2.244    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46_n_2
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.297 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.421     2.718    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.135     2.906    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.959 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.581     3.540    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/sel[1]
    SLICE_X17Y95         LUT6 (Prop_lut6_I1_O)        0.053     3.593 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2/O
                         net (fo=1, routed)           0.000     3.593    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_2
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/ap_clk
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y95         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.593    
  -------------------------------------------------------------------
                         slack                                 -0.455    

Slack (VIOLATED) :        -0.375ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[25]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.877ns  (logic 0.534ns (18.558%)  route 2.343ns (81.442%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X17Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[25]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.269     0.941 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[25]_replica/Q
                         net (fo=1, routed)           0.547     1.488    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_state26_repN_alias
    SLICE_X18Y97         LUT3 (Prop_lut3_I0_O)        0.053     1.541 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_31/O
                         net (fo=3, routed)           0.394     1.935    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_3
    SLICE_X17Y97         LUT5 (Prop_lut5_I4_O)        0.053     1.988 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_11/O
                         net (fo=6, routed)           0.586     2.573    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/ap_CS_fsm_reg[23]
    SLICE_X16Y96         LUT6 (Prop_lut6_I4_O)        0.053     2.626 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8/O
                         net (fo=1, routed)           0.238     2.864    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8_n_2
    SLICE_X18Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.917 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1/O
                         net (fo=5, routed)           0.580     3.496    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/sel[0]
    SLICE_X14Y96         LUT6 (Prop_lut6_I0_O)        0.053     3.549 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1/O
                         net (fo=1, routed)           0.000     3.549    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_2
    SLICE_X14Y96         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/ap_clk
    SLICE_X14Y96         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X14Y96         FDRE (Setup_fdre_C_D)        0.071     3.174    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.174    
                         arrival time                          -3.549    
  -------------------------------------------------------------------
                         slack                                 -0.375    

Slack (VIOLATED) :        -0.362ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 0.573ns (19.999%)  route 2.292ns (80.001%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X22Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/Q
                         net (fo=7, routed)           0.872     1.852    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][1]
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.053     1.905 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46/O
                         net (fo=1, routed)           0.339     2.244    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46_n_2
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.297 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.421     2.718    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.135     2.906    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.959 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.525     3.484    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0]
    SLICE_X16Y95         LUT5 (Prop_lut5_I0_O)        0.053     3.537 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4/O
                         net (fo=1, routed)           0.000     3.537    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0__4_n_2
    SLICE_X16Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_clk
    SLICE_X16Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y95         FDRE (Setup_fdre_C_D)        0.072     3.175    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.175    
                         arrival time                          -3.537    
  -------------------------------------------------------------------
                         slack                                 -0.362    

Slack (VIOLATED) :        -0.251ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.717ns  (logic 0.573ns (21.086%)  route 2.144ns (78.914%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X22Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/Q
                         net (fo=7, routed)           0.872     1.852    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][1]
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.053     1.905 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46/O
                         net (fo=1, routed)           0.339     2.244    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46_n_2
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.297 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.421     2.718    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.135     2.906    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.959 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.377     3.336    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/sel[1]
    SLICE_X17Y95         LUT6 (Prop_lut6_I1_O)        0.053     3.389 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0/O
                         net (fo=1, routed)           0.000     3.389    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_2
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/ap_clk
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y95         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.389    
  -------------------------------------------------------------------
                         slack                                 -0.251    

Slack (VIOLATED) :        -0.247ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.713ns  (logic 0.573ns (21.117%)  route 2.140ns (78.883%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X22Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/Q
                         net (fo=7, routed)           0.872     1.852    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][1]
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.053     1.905 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46/O
                         net (fo=1, routed)           0.339     2.244    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46_n_2
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.297 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.421     2.718    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.135     2.906    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.959 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.373     3.332    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/sel[1]
    SLICE_X17Y95         LUT6 (Prop_lut6_I1_O)        0.053     3.385 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/g0_b0/O
                         net (fo=1, routed)           0.000     3.385    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/p_0_out
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/ap_clk
    SLICE_X17Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X17Y95         FDRE (Setup_fdre_C_D)        0.035     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.138    
                         arrival time                          -3.385    
  -------------------------------------------------------------------
                         slack                                 -0.247    

Slack (VIOLATED) :        -0.216ns  (required time - arrival time)
  Source:                 grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.720ns  (logic 0.573ns (21.062%)  route 2.147ns (78.938%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    grp_int_57_div9_fu_206/ap_clk
    SLICE_X22Y97         FDRE                                         r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y97         FDRE (Prop_fdre_C_Q)         0.308     0.980 r  grp_int_57_div9_fu_206/ap_CS_fsm_reg[5]/Q
                         net (fo=7, routed)           0.872     1.852    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/ap_CS_fsm_reg[57][1]
    SLICE_X14Y95         LUT4 (Prop_lut4_I1_O)        0.053     1.905 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46/O
                         net (fo=1, routed)           0.339     2.244    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_46_n_2
    SLICE_X15Y97         LUT6 (Prop_lut6_I5_O)        0.053     2.297 f  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28/O
                         net (fo=1, routed)           0.421     2.718    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_28_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I3_O)        0.053     2.771 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10/O
                         net (fo=1, routed)           0.135     2.906    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_10_n_2
    SLICE_X14Y96         LUT6 (Prop_lut6_I1_O)        0.053     2.959 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2/O
                         net (fo=6, routed)           0.380     3.339    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/d_chunk_V_27_reg_634_reg[1][0]
    SLICE_X16Y95         LUT6 (Prop_lut6_I1_O)        0.053     3.392 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3/O
                         net (fo=1, routed)           0.000     3.392    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0__3_n_2
    SLICE_X16Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/ap_clk
    SLICE_X16Y95         FDRE                                         r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X16Y95         FDRE (Setup_fdre_C_D)        0.073     3.176    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/q0_reg[0]
  -------------------------------------------------------------------
                         required time                          3.176    
                         arrival time                          -3.392    
  -------------------------------------------------------------------
                         slack                                 -0.216    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 i_reg_182_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            t_reg_171_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.543ns (26.245%)  route 1.526ns (73.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    ap_clk
    SLICE_X14Y81         FDRE                                         r  i_reg_182_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.282     0.954 f  i_reg_182_reg[9]/Q
                         net (fo=4, routed)           0.686     1.640    kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/Q[9]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.155     1.795 r  kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=3, routed)           0.367     2.162    kernel_seidel_2d_eOg_U13_n_24
    SLICE_X11Y81         LUT5 (Prop_lut5_I1_O)        0.053     2.215 f  ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           0.205     2.420    ap_CS_fsm[1]_i_2_n_2
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.053     2.473 r  t_reg_171[4]_i_1/O
                         net (fo=5, routed)           0.268     2.741    t_reg_171
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    ap_clk
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[0]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.367     2.736    t_reg_171_reg[0]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 i_reg_182_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            t_reg_171_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.543ns (26.245%)  route 1.526ns (73.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    ap_clk
    SLICE_X14Y81         FDRE                                         r  i_reg_182_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.282     0.954 f  i_reg_182_reg[9]/Q
                         net (fo=4, routed)           0.686     1.640    kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/Q[9]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.155     1.795 r  kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=3, routed)           0.367     2.162    kernel_seidel_2d_eOg_U13_n_24
    SLICE_X11Y81         LUT5 (Prop_lut5_I1_O)        0.053     2.215 f  ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           0.205     2.420    ap_CS_fsm[1]_i_2_n_2
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.053     2.473 r  t_reg_171[4]_i_1/O
                         net (fo=5, routed)           0.268     2.741    t_reg_171
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    ap_clk
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[1]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.367     2.736    t_reg_171_reg[1]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 i_reg_182_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            t_reg_171_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.543ns (26.245%)  route 1.526ns (73.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    ap_clk
    SLICE_X14Y81         FDRE                                         r  i_reg_182_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.282     0.954 f  i_reg_182_reg[9]/Q
                         net (fo=4, routed)           0.686     1.640    kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/Q[9]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.155     1.795 r  kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=3, routed)           0.367     2.162    kernel_seidel_2d_eOg_U13_n_24
    SLICE_X11Y81         LUT5 (Prop_lut5_I1_O)        0.053     2.215 f  ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           0.205     2.420    ap_CS_fsm[1]_i_2_n_2
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.053     2.473 r  t_reg_171[4]_i_1/O
                         net (fo=5, routed)           0.268     2.741    t_reg_171
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    ap_clk
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[2]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.367     2.736    t_reg_171_reg[2]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (VIOLATED) :        -0.005ns  (required time - arrival time)
  Source:                 i_reg_182_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            t_reg_171_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (ap_clk rise@2.500ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.069ns  (logic 0.543ns (26.245%)  route 1.526ns (73.755%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 3.138 - 2.500 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.672     0.672    ap_clk
    SLICE_X14Y81         FDRE                                         r  i_reg_182_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y81         FDRE (Prop_fdre_C_Q)         0.282     0.954 f  i_reg_182_reg[9]/Q
                         net (fo=4, routed)           0.686     1.640    kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/Q[9]
    SLICE_X14Y81         LUT4 (Prop_lut4_I2_O)        0.155     1.795 r  kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/ap_CS_fsm[3]_i_3/O
                         net (fo=3, routed)           0.367     2.162    kernel_seidel_2d_eOg_U13_n_24
    SLICE_X11Y81         LUT5 (Prop_lut5_I1_O)        0.053     2.215 f  ap_CS_fsm[1]_i_2/O
                         net (fo=2, routed)           0.205     2.420    ap_CS_fsm[1]_i_2_n_2
    SLICE_X11Y81         LUT4 (Prop_lut4_I0_O)        0.053     2.473 r  t_reg_171[4]_i_1/O
                         net (fo=5, routed)           0.268     2.741    t_reg_171
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     2.500     2.500 r  
                                                      0.000     2.500 r  ap_clk (IN)
                         net (fo=3020, unset)         0.638     3.138    ap_clk
    SLICE_X11Y82         FDRE                                         r  t_reg_171_reg[3]/C
                         clock pessimism              0.000     3.138    
                         clock uncertainty           -0.035     3.103    
    SLICE_X11Y82         FDRE (Setup_fdre_C_R)       -0.367     2.736    t_reg_171_reg[3]
  -------------------------------------------------------------------
                         required time                          2.736    
                         arrival time                          -2.741    
  -------------------------------------------------------------------
                         slack                                 -0.005    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (49.960%)  route 0.118ns (50.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/aclk
    SLICE_X2Y113         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y113         FDRE (Prop_fdre_C_Q)         0.118     0.401 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_ALIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=2, routed)           0.118     0.519    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/out[7]
    SLICE_X6Y113         SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X6Y113         SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X6Y113         SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][7]_srl6
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.519    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 shift_V_4_reg_895_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.750%)  route 0.145ns (59.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    ap_clk
    SLICE_X3Y100         FDRE                                         r  shift_V_4_reg_895_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  shift_V_4_reg_895_reg[1]/Q
                         net (fo=1, routed)           0.145     0.529    kernel_seidel_2d_dEe_U12/shift_V_4_reg_895_reg[10][1]
    SLICE_X2Y99          SRL16E                                       r  kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_dEe_U12/ap_clk
    SLICE_X2Y99          SRL16E                                       r  kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X2Y99          SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.529    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.804%)  route 0.101ns (50.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X3Y116         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y116         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=1, routed)           0.101     0.484    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/first_q
    SLICE_X2Y116         SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/aclk
    SLICE_X2Y116         SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X2Y116         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.400    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DET_SIGN_DELAY/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]_srl6
  -------------------------------------------------------------------
                         required time                         -0.400    
                         arrival time                           0.484    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[22]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][21]
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                         clock pessimism              0.000     0.298    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.049     0.347    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.347    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X5Y119         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y119         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[5]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][4]
    SLICE_X5Y119         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X5Y119         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[24]/C
                         clock pessimism              0.000     0.298    
    SLICE_X5Y119         FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 reg_234_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/din0_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.468%)  route 0.068ns (34.532%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    ap_clk
    SLICE_X11Y104        FDRE                                         r  reg_234_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y104        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_234_reg[17]/Q
                         net (fo=2, routed)           0.068     0.451    kernel_seidel_2d_bkb_U10/reg_234_reg[63][17]
    SLICE_X10Y104        LUT3 (Prop_lut3_I2_O)        0.028     0.479 r  kernel_seidel_2d_bkb_U10/din0_buf1[17]_i_1/O
                         net (fo=1, routed)           0.000     0.479    kernel_seidel_2d_bkb_U10/din0[17]
    SLICE_X10Y104        FDRE                                         r  kernel_seidel_2d_bkb_U10/din0_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/ap_clk
    SLICE_X10Y104        FDRE                                         r  kernel_seidel_2d_bkb_U10/din0_buf1_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X10Y104        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_seidel_2d_bkb_U10/din0_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.432%)  route 0.055ns (35.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/aclk
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y118         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[14]/Q
                         net (fo=1, routed)           0.055     0.438    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[29][13]
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/aclk
    SLICE_X5Y118         FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism              0.000     0.298    
    SLICE_X5Y118         FDRE (Hold_fdre_C_D)         0.044     0.342    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/MANT_RND2_DEL/i_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.342    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.523%)  route 0.153ns (56.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X12Y112        FDRE                                         r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y112        FDRE (Prop_fdre_C_Q)         0.118     0.401 r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.153     0.554    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.first_q_reg_n_2_[7]
    SLICE_X16Y113        SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/aclk
    SLICE_X16Y113        SRL16E                                       r  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2/CLK
                         clock pessimism              0.000     0.298    
    SLICE_X16Y113        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.452    kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][7]_srl2
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 grp_int_57_div9_fu_206/q_chunk_V_20_reg_744_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            grp_int_57_div9_fu_206/ap_return_preg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    grp_int_57_div9_fu_206/ap_clk
    SLICE_X19Y101        FDRE                                         r  grp_int_57_div9_fu_206/q_chunk_V_20_reg_744_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y101        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_57_div9_fu_206/q_chunk_V_20_reg_744_reg[1]/Q
                         net (fo=3, routed)           0.077     0.460    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q_chunk_V_20_reg_744[1]
    SLICE_X18Y101        LUT6 (Prop_lut6_I0_O)        0.028     0.488 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/ap_return_preg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.488    grp_int_57_div9_fu_206/ap_return[17]
    SLICE_X18Y101        FDRE                                         r  grp_int_57_div9_fu_206/ap_return_preg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    grp_int_57_div9_fu_206/ap_clk
    SLICE_X18Y101        FDRE                                         r  grp_int_57_div9_fu_206/ap_return_preg_reg[17]/C
                         clock pessimism              0.000     0.298    
    SLICE_X18Y101        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_int_57_div9_fu_206/ap_return_preg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 grp_int_57_div9_fu_206/q_chunk_V_5_reg_674_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            p_Repl2_s_reg_949_reg[44]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.421%)  route 0.077ns (37.579%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.283     0.283    grp_int_57_div9_fu_206/ap_clk
    SLICE_X17Y98         FDRE                                         r  grp_int_57_div9_fu_206/q_chunk_V_5_reg_674_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_int_57_div9_fu_206/q_chunk_V_5_reg_674_reg[0]/Q
                         net (fo=3, routed)           0.077     0.460    grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q_chunk_V_5_reg_674[0]
    SLICE_X16Y98         LUT6 (Prop_lut6_I2_O)        0.028     0.488 r  grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/p_Repl2_s_reg_949[44]_i_1/O
                         net (fo=1, routed)           0.000     0.488    p_Repl2_s_fu_598_p3[44]
    SLICE_X16Y98         FDRE                                         r  p_Repl2_s_reg_949_reg[44]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=3020, unset)         0.298     0.298    ap_clk
    SLICE_X16Y98         FDRE                                         r  p_Repl2_s_reg_949_reg[44]/C
                         clock pessimism              0.000     0.298    
    SLICE_X16Y98         FDRE (Hold_fdre_C_D)         0.087     0.385    p_Repl2_s_reg_949_reg[44]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.103    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y34    kernel_seidel_2d_eOg_U14/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X1Y32    kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         2.500       0.675      DSP48_X0Y32    kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg/CLK
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X9Y102   new_mant_V_1_reg_836_reg[24]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X12Y103  new_mant_V_1_reg_836_reg[34]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X9Y102   new_mant_V_1_reg_836_reg[36]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X9Y102   new_mant_V_1_reg_836_reg[39]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X9Y102   new_mant_V_1_reg_836_reg[41]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X12Y103  new_mant_V_1_reg_836_reg[8]/C
Min Period        n/a     FDRE/C       n/a            0.750         2.500       1.750      SLICE_X9Y119   kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/NORM_SHIFT/MUX_LOOP[0].DEL_SHIFT/i_pipe/opt_has_pipe.first_q_reg[46]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y108  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y101   kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_seidel_2d_dEe_U12_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y101   kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_seidel_2d_dEe_U12_dout_array_loop_r/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___kernel_seidel_2d_dEe_U12_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___kernel_seidel_2d_dEe_U12_dout_array_loop_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y113  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y115  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y115  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X12Y108  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ZEROS_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y101   kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][4]_srl2___kernel_seidel_2d_dEe_U12_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y101   kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][5]_srl2___kernel_seidel_2d_dEe_U12_dout_array_loop_r/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][2]_srl3___kernel_seidel_2d_dEe_U12_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][3]_srl3___kernel_seidel_2d_dEe_U12_dout_array_loop_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][0]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X2Y99    kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]_srl4___kernel_seidel_2d_dEe_U12_dout_array_loop_r_1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y113  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y115  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.780         1.250       0.470      SLICE_X16Y115  kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/LOGIC_ADD.FRAC_ADDSUB/LRG_RND1_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][11]_srl2/CLK



