{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1484100552933 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1484100552949 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 10 21:09:12 2017 " "Processing started: Tue Jan 10 21:09:12 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1484100552949 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100552949 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE423_C5G -c ECE423_C5G" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100552949 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100559027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1484100559293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sdc_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sdc_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdc_controller " "Found entity 1: sdc_controller" {  } { { "ip/sd_cont/sdc_controller.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_fifo_filler.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_fifo_filler.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_fifo_filler " "Found entity 1: sd_fifo_filler" {  } { { "ip/sd_cont/sd_fifo_filler.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_fifo_filler.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_xfer_trig.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_xfer_trig.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_xfer_trig " "Found entity 1: sd_data_xfer_trig" {  } { { "ip/sd_cont/sd_data_xfer_trig.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_xfer_trig.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_serial_host " "Found entity 1: sd_data_serial_host" {  } { { "ip/sd_cont/sd_data_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_serial_host.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_data_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_data_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_data_master " "Found entity 1: sd_data_master" {  } { { "ip/sd_cont/sd_data_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_16 " "Found entity 1: sd_crc_16" {  } { { "ip/sd_cont/sd_crc_16.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_crc_16.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_crc_7.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_crc_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_crc_7 " "Found entity 1: sd_crc_7" {  } { { "ip/sd_cont/sd_crc_7.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_crc_7.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_controller_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_controller_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_controller_wb " "Found entity 1: sd_controller_wb" {  } { { "ip/sd_cont/sd_controller_wb.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_controller_wb.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ip/sd_cont/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_serial_host.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_serial_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_serial_host " "Found entity 1: sd_cmd_serial_host" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_serial_host.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "busy_check BUSY_CHECK sd_cmd_master.v(80) " "Verilog HDL Declaration information at sd_cmd_master.v(80): object \"busy_check\" differs only in case from object \"BUSY_CHECK\" in the same scope" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_master.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100579789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_cmd_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_cmd_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cmd_master " "Found entity 1: sd_cmd_master" {  } { { "ip/sd_cont/sd_cmd_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_master.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/sd_clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/sd_clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_clock_divider " "Found entity 1: sd_clock_divider" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_clock_divider.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/monostable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/monostable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 monostable_domain_cross " "Found entity 1: monostable_domain_cross" {  } { { "ip/sd_cont/monostable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/monostable_domain_cross.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_fifo_dc_gray.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_fifo_dc_gray.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_fifo_dc_gray " "Found entity 1: generic_fifo_dc_gray" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579804 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "do generic_dpram.v(123) " "Verilog HDL Declaration warning at generic_dpram.v(123): \"do\" is SystemVerilog-2005 keyword" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_dpram.v" 123 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1484100579820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/generic_dpram.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/generic_dpram.v" { { "Info" "ISGN_ENTITY_NAME" "1 generic_dpram " "Found entity 1: generic_dpram" {  } { { "ip/sd_cont/generic_dpram.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_dpram.v" 102 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/edge_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/edge_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detect " "Found entity 1: edge_detect" {  } { { "ip/sd_cont/edge_detect.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/edge_detect.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/sd_cont/bistable_domain_cross.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/sd_cont/bistable_domain_cross.v" { { "Info" "ISGN_ENTITY_NAME" "1 bistable_domain_cross " "Found entity 1: bistable_domain_cross" {  } { { "ip/sd_cont/bistable_domain_cross.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/bistable_domain_cross.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/ece423_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/ece423_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS " "Found entity 1: ECE423_QSYS" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_001_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter " "Found entity 1: ECE423_QSYS_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0 " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_irq_mapper " "Found entity 1: ECE423_QSYS_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100579992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100579992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580086 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580179 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580179 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580179 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580179 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580179 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580195 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580226 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_017.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_017.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_017.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_017.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_017.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_017.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_017_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_017_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580242 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_017 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_017" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_008 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_008" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_007_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_007_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580258 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_007 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_007" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580258 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580273 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_004 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_004" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580273 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580273 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580289 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580289 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580304 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_pll " "Found entity 1: ECE423_QSYS_video_pll" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_fifo_dual_clock_fifo " "Found entity 1: ECE423_QSYS_video_fifo_dual_clock_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580320 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_video_fifo_dcfifo_with_controls " "Found entity 2: ECE423_QSYS_video_fifo_dcfifo_with_controls" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580320 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_video_fifo " "Found entity 3: ECE423_QSYS_video_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_video_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_video_dma " "Found entity 1: ECE423_QSYS_video_dma" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/mm_to_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/mm_to_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "ECE423_QSYS/synthesis/submodules/read_burst_control.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "ECE423_QSYS/synthesis/submodules/csr_block.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "ECE423_QSYS/synthesis/submodules/response_block.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_video_sync_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_video_sync_generator " "Found entity 1: altera_avalon_video_sync_generator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_1 " "Found entity 1: ECE423_QSYS_timer_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_timer_0 " "Found entity 1: ECE423_QSYS_timer_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sysid " "Found entity 1: ECE423_QSYS_sysid" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer " "Found entity 1: ECE423_QSYS_sram_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_std_arbitrator_core " "Found entity 1: altera_merlin_std_arbitrator_core" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580445 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_std_arb_adder " "Found entity 2: altera_merlin_std_arb_adder" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 211 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_arbiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_arbiter " "Found entity 1: ECE423_QSYS_sram_sharer_arbiter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_sharer_pin_sharer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_sharer_pin_sharer " "Found entity 1: ECE423_QSYS_sram_sharer_pin_sharer" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram_bridge " "Found entity 1: ECE423_QSYS_sram_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_bridge.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_sram " "Found entity 1: ECE423_QSYS_sram" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_aggregator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_aggregator " "Found entity 1: altera_tristate_controller_aggregator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_aggregator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_tristate_controller_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tristate_controller_translator " "Found entity 1: altera_tristate_controller_translator" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sd_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sd_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 sd_cont " "Found entity 1: sd_cont" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/pixel_conv.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/pixel_conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pixel_Conv " "Found entity 1: Pixel_Conv" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2 " "Found entity 1: ECE423_QSYS_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0 " "Found entity 1: ECE423_QSYS_lpddr2_s0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580586 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580586 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_irq_mapper " "Found entity 1: ECE423_QSYS_lpddr2_s0_irq_mapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580679 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580695 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580695 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580695 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580711 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580726 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580726 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580742 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1 " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580789 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580804 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580804 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1484100580804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580804 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 " "Found entity 2: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux " "Found entity 1: ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/sequencer_trk_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_trk_mgr " "Found entity 1: sequencer_trk_mgr" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100580914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100580914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_clock_pair_generator " "Found entity 1: ECE423_QSYS_lpddr2_p0_clock_pair_generator" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_memphy" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_ldc " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_ldc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_acv_hard_io_pads " "Found entity 1: ECE423_QSYS_lpddr2_p0_acv_hard_io_pads" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_generic_ddio " "Found entity 1: ECE423_QSYS_lpddr2_p0_generic_ddio" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_reset_sync " "Found entity 1: ECE423_QSYS_lpddr2_p0_reset_sync" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_phy_csr " "Found entity 1: ECE423_QSYS_lpddr2_p0_phy_csr" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_iss_probe " "Found entity 1: ECE423_QSYS_lpddr2_p0_iss_probe" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0 " "Found entity 1: ECE423_QSYS_lpddr2_p0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_p0_altdqdqs " "Found entity 1: ECE423_QSYS_lpddr2_p0_altdqdqs" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2" {  } { { "ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_lpddr2_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_lpddr2_pll0 " "Found entity 1: ECE423_QSYS_lpddr2_pll0" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_ledg " "Found entity 1: ECE423_QSYS_ledg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_key " "Found entity 1: ECE423_QSYS_key" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: ECE423_QSYS_jtag_uart_sim_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_jtag_uart_scfifo_w " "Found entity 2: ECE423_QSYS_jtag_uart_scfifo_w" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: ECE423_QSYS_jtag_uart_sim_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_jtag_uart_scfifo_r " "Found entity 4: ECE423_QSYS_jtag_uart_scfifo_r" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_jtag_uart " "Found entity 5: ECE423_QSYS_jtag_uart" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_sda " "Found entity 1: ECE423_QSYS_i2c_sda" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_i2c_scl " "Found entity 1: ECE423_QSYS_i2c_scl" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu " "Found entity 1: ECE423_QSYS_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100581179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100581179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_ic_data_module " "Found entity 1: ECE423_QSYS_cpu_cpu_ic_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE423_QSYS_cpu_cpu_ic_tag_module " "Found entity 2: ECE423_QSYS_cpu_cpu_ic_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "3 ECE423_QSYS_cpu_cpu_bht_module " "Found entity 3: ECE423_QSYS_cpu_cpu_bht_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "4 ECE423_QSYS_cpu_cpu_register_bank_a_module " "Found entity 4: ECE423_QSYS_cpu_cpu_register_bank_a_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 224 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "5 ECE423_QSYS_cpu_cpu_register_bank_b_module " "Found entity 5: ECE423_QSYS_cpu_cpu_register_bank_b_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 289 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "6 ECE423_QSYS_cpu_cpu_dc_tag_module " "Found entity 6: ECE423_QSYS_cpu_cpu_dc_tag_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 354 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "7 ECE423_QSYS_cpu_cpu_dc_data_module " "Found entity 7: ECE423_QSYS_cpu_cpu_dc_data_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "8 ECE423_QSYS_cpu_cpu_dc_victim_module " "Found entity 8: ECE423_QSYS_cpu_cpu_dc_victim_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 487 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "9 ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Found entity 9: ECE423_QSYS_cpu_cpu_nios2_oci_debug" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 554 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "10 ECE423_QSYS_cpu_cpu_nios2_oci_break " "Found entity 10: ECE423_QSYS_cpu_cpu_nios2_oci_break" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 699 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "11 ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Found entity 11: ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 991 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "12 ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Found entity 12: ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1251 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "13 ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Found entity 13: ECE423_QSYS_cpu_cpu_nios2_oci_itrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "14 ECE423_QSYS_cpu_cpu_nios2_oci_td_mode " "Found entity 14: ECE423_QSYS_cpu_cpu_nios2_oci_td_mode" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1803 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "15 ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Found entity 15: ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1870 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "16 ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1951 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "17 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2022 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "18 ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2064 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "19 ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Found entity 19: ECE423_QSYS_cpu_cpu_nios2_oci_fifo" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "20 ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Found entity 20: ECE423_QSYS_cpu_cpu_nios2_oci_pib" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "21 ECE423_QSYS_cpu_cpu_nios2_oci_im " "Found entity 21: ECE423_QSYS_cpu_cpu_nios2_oci_im" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2617 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "22 ECE423_QSYS_cpu_cpu_nios2_performance_monitors " "Found entity 22: ECE423_QSYS_cpu_cpu_nios2_performance_monitors" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "23 ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Found entity 23: ECE423_QSYS_cpu_cpu_nios2_avalon_reg" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "24 ECE423_QSYS_cpu_cpu_ociram_sp_ram_module " "Found entity 24: ECE423_QSYS_cpu_cpu_ociram_sp_ram_module" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2794 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "25 ECE423_QSYS_cpu_cpu_nios2_ocimem " "Found entity 25: ECE423_QSYS_cpu_cpu_nios2_ocimem" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "26 ECE423_QSYS_cpu_cpu_nios2_oci " "Found entity 26: ECE423_QSYS_cpu_cpu_nios2_oci" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""} { "Info" "ISGN_ENTITY_NAME" "27 ECE423_QSYS_cpu_cpu " "Found entity 27: ECE423_QSYS_cpu_cpu" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3580 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_sysclk" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_tck " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_tck" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Found entity 1: ECE423_QSYS_cpu_cpu_debug_slave_wrapper" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_mult_cell " "Found entity 1: ECE423_QSYS_cpu_cpu_mult_cell" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_qsys/synthesis/submodules/ece423_qsys_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_QSYS_cpu_cpu_test_bench " "Found entity 1: ECE423_QSYS_cpu_cpu_test_bench" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece423_c5g.v 1 1 " "Found 1 design units, including 1 entities, in source file ece423_c5g.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE423_C5G " "Found entity 1: ECE423_C5G" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100583087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100583087 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sram_addr_dummy ECE423_C5G.v(110) " "Verilog HDL Implicit Net warning at ECE423_C5G.v(110): created implicit net for \"sram_addr_dummy\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100583087 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE423_C5G " "Elaborating entity \"ECE423_C5G\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1484100583587 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 ECE423_C5G.v(27) " "Output port \"HEX0\" at ECE423_C5G.v(27) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100583587 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 ECE423_C5G.v(28) " "Output port \"HEX1\" at ECE423_C5G.v(28) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100583587 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 ECE423_C5G.v(29) " "Output port \"HEX2\" at ECE423_C5G.v(29) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100583587 "|ECE423_C5G"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 ECE423_C5G.v(30) " "Output port \"HEX3\" at ECE423_C5G.v(30) has no driver" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100583587 "|ECE423_C5G"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS ECE423_QSYS:u0 " "Elaborating entity \"ECE423_QSYS\" for hierarchy \"ECE423_QSYS:u0\"" {  } { { "ECE423_C5G.v" "u0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100583603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "cpu" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100583775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu " "Elaborating entity \"ECE423_QSYS_cpu_cpu\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" "cpu" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100583822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_test_bench ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench " "Elaborating entity \"ECE423_QSYS_cpu_cpu_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_test_bench:the_ECE423_QSYS_cpu_cpu_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_test_bench" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 6156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100584666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_data" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100584759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100584947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100584978 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100584978 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100584978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_spj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100585103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100585103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_data_module:ECE423_QSYS_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ic_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ic_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ic_tag" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585275 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 26 " "Parameter \"width_a\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 26 " "Parameter \"width_b\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585275 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 127 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100585275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_vgj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100585431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100585431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_ic_tag_module:ECE423_QSYS_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_bht_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht " "Elaborating entity \"ECE423_QSYS_cpu_cpu_bht_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_bht" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 7422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585541 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585556 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 195 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100585556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_pdj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100585681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100585681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_bht_module:ECE423_QSYS_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_a" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585838 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100585838 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 260 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100585838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_voi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100585963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100585963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_a_module:ECE423_QSYS_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100585963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b " "Elaborating entity \"ECE423_QSYS_cpu_cpu_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_register_bank_b_module:ECE423_QSYS_cpu_cpu_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_register_bank_b" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_mult_cell ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell " "Elaborating entity \"ECE423_QSYS_cpu_cpu_mult_cell\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_mult_cell" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 8964 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586150 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586181 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEV " "Parameter \"selected_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586181 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_mult_cell.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100586181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100586291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100586291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 364 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone V " "Parameter \"selected_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100586525 ""}  } { { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100586525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 803 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 838 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586619 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586666 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 846 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586838 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1388 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586884 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1451 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586947 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 882 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100586994 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2235 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587025 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587088 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587384 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 890 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587478 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2080 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587509 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2083 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 898 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1867 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1880 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587697 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_mult_cell:the_ECE423_QSYS_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 947 0 0 } } { "db/altera_mult_add_37p2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altera_mult_add_37p2.v" 113 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100587713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_tag_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_tag_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_tag" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589338 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 18 " "Parameter \"width_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 18 " "Parameter \"width_b\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589338 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 390 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100589338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsi1 " "Found entity 1: altsyncram_lsi1" {  } { { "db/altsyncram_lsi1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_lsi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100589447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100589447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsi1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated " "Elaborating entity \"altsyncram_lsi1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_tag_module:ECE423_QSYS_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_lsi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_data_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_data_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_data" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589619 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589619 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 458 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100589619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eql1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eql1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eql1 " "Found entity 1: altsyncram_eql1" {  } { { "db/altsyncram_eql1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_eql1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100589775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eql1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated " "Elaborating entity \"altsyncram_eql1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_data_module:ECE423_QSYS_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_eql1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_dc_victim_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim " "Elaborating entity \"ECE423_QSYS_cpu_cpu_dc_victim_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_dc_victim" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 9564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589947 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100589963 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100589963 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 526 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100589963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_baj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100590088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100590088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_dc_victim_module:ECE423_QSYS_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 10414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_debug ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_debug\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_debug" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590291 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_debug:the_ECE423_QSYS_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100590291 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 623 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100590291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_break ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_break\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_break:the_ECE423_QSYS_cpu_cpu_nios2_oci_break\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_break" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_xbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_xbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_xbrk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dbrk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dbrk:the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dbrk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_itrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_dtrace ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_td_mode ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_dtrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_dtrace\|ECE423_QSYS_cpu_cpu_nios2_oci_td_mode:ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 1919 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo\|ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc:the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_pib ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_pib\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_pib:the_ECE423_QSYS_cpu_cpu_nios2_oci_pib\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_pib" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_oci_im ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_oci_im\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_oci_im:the_ECE423_QSYS_cpu_cpu_nios2_oci_im\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_im" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100590978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_avalon_reg ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_avalon_reg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_avalon_reg:the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_avalon_reg" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_nios2_ocimem ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem " "Elaborating entity \"ECE423_QSYS_cpu_cpu_nios2_ocimem\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_ocimem" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_ociram_sp_ram_module ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram " "Elaborating entity \"ECE423_QSYS_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "ECE423_QSYS_cpu_cpu_ociram_sp_ram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591244 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591244 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 2833 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100591244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kg91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kg91 " "Found entity 1: altsyncram_kg91" {  } { { "db/altsyncram_kg91.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_kg91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100591369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100591369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kg91 ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated " "Elaborating entity \"altsyncram_kg91\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_nios2_ocimem:the_ECE423_QSYS_cpu_cpu_nios2_ocimem\|ECE423_QSYS_cpu_cpu_ociram_sp_ram_module:ECE423_QSYS_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kg91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_wrapper ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_tck ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_tck\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_tck:the_ECE423_QSYS_cpu_cpu_debug_slave_tck\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_tck" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_cpu_cpu_debug_slave_sysclk ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"ECE423_QSYS_cpu_cpu_debug_slave_sysclk\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|ECE423_QSYS_cpu_cpu_debug_slave_sysclk:the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "the_ECE423_QSYS_cpu_cpu_debug_slave_sysclk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "ECE423_QSYS_cpu_cpu_debug_slave_phy" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591572 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100591588 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100591588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu_debug_slave_wrapper.v" 206 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100591619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_cpu:cpu\|ECE423_QSYS_cpu_cpu:cpu\|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci\|ECE423_QSYS_cpu_cpu_debug_slave_wrapper:the_ECE423_QSYS_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:ECE423_QSYS_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_scl ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"ECE423_QSYS_i2c_scl\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_scl:i2c_scl\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "i2c_scl" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_i2c_sda ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"ECE423_QSYS_i2c_sda\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_i2c_sda:i2c_sda\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "i2c_sda" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"ECE423_QSYS_jtag_uart\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "jtag_uart" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_w ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_w\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_w" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100592947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "wfifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100593557 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100593557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100593666 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100593666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100593697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100593697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100593744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100593744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100593853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100593853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100593983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100593983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100593983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100594108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100594108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_w:the_ECE423_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_jtag_uart_scfifo_r ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"ECE423_QSYS_jtag_uart_scfifo_r\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|ECE423_QSYS_jtag_uart_scfifo_r:the_ECE423_QSYS_jtag_uart_scfifo_r\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "the_ECE423_QSYS_jtag_uart_scfifo_r" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "ECE423_QSYS_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100594717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100594717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100594717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100594717 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100594717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594827 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:ECE423_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_jtag_uart.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_key ECE423_QSYS:u0\|ECE423_QSYS_key:key " "Elaborating entity \"ECE423_QSYS_key\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_key:key\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "key" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_ledg ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg " "Elaborating entity \"ECE423_QSYS_ledg\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_ledg:ledg\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "ledg" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2 " "Elaborating entity \"ECE423_QSYS_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "lpddr2" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100594905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_pll0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0 " "Elaborating entity \"ECE423_QSYS_lpddr2_pll0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "pll0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595046 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models ECE423_QSYS_lpddr2_pll0.sv(157) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100595046 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0 " "Elaborating entity \"ECE423_QSYS_lpddr2_p0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "p0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595092 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models ECE423_QSYS_lpddr2_p0.sv(391) " "Verilog HDL Display System Task info at ECE423_QSYS_lpddr2_p0.sv(391): Using Regular core emif simulation models" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 391 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100595092 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_memphy ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_memphy\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" "umemphy" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0.sv" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595202 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434) " "Verilog HDL or VHDL warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(434): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 434 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484100595202 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555) " "Verilog HDL assignment warning at ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v(555): truncated value with size 4 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100595202 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "ureset" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_afi_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_afi_clk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_ctl_reset_clk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_addr_cmd_clk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595514 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_reset_sync ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_reset_sync\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_reset:ureset\|ECE423_QSYS_lpddr2_p0_reset_sync:ureset_avl_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" "ureset_avl_clk" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_ldc:memphy_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_io_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_io_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_memphy.v" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595624 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100595639 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100595639 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100595639 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1484100595639 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_p0:p0|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_acv_ldc ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_acv_ldc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_acv_ldc:address_gen\[0\].acv_ac_ldc\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "address_gen\[0\].acv_ac_ldc" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:uaddress_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ubank_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ucmd_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100595973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_generic_ddio ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_generic_ddio\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_generic_ddio:ureset_n_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596113 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596129 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100596129 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100596129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100596238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100596238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_clock_pair_generator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_clock_pair_generator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|ECE423_QSYS_lpddr2_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_p0_altdqdqs ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"ECE423_QSYS_lpddr2_p0_altdqdqs\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_p0:p0\|ECE423_QSYS_lpddr2_p0_acv_hard_memphy:umemphy\|ECE423_QSYS_lpddr2_p0_acv_hard_io_pads:uio_pads\|ECE423_QSYS_lpddr2_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev_lpddr2:altdq_dqs2_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "s0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_rst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "cpu_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100596817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597192 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597238 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100597238 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100597238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100597380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100597380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_scc_mgr_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100597973 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598005 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598005 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100598005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100598145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100598145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altdpram.tdf" 203 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100598348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100598348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100598458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100598458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_reg_file_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100598598 ""}  } { { "ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100598598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100598708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100598708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_avalon_mm_bridge:trk_mm_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "trk_mm_bridge" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "hphy_bridge" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_trk_mgr ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst " "Elaborating entity \"sequencer_trk_mgr\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|sequencer_trk_mgr:sequencer_trk_mgr_inst\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_trk_mgr_inst" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100598817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(373) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(373): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(374) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(374): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 6 sequencer_trk_mgr.sv(375) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(375): truncated value with size 8 to match size of target (6)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(442) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(442): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(456) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(456): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(480) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(480): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(524) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(524): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(556) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(556): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(587) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(587): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 587 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(621) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(621): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(651) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(651): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(682) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(682): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(696) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(696): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(719) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(719): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(747) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(747): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(761) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(761): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(775) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(775): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(789) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(789): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 sequencer_trk_mgr.sv(799) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(799): truncated value with size 32 to match size of target (5)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 799 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(981) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(981): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 981 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(859) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(859): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 859 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598848 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(902) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(902): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598864 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(916) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(916): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598864 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 sequencer_trk_mgr.sv(938) " "Verilog HDL assignment warning at sequencer_trk_mgr.sv(938): truncated value with size 32 to match size of target (20)" {  } { { "ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sequencer_trk_mgr.sv" 938 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100598864 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_s0:s0|sequencer_trk_mgr:sequencer_trk_mgr_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "sequencer_mem" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100599270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100599348 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100599364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 3584 " "Parameter \"maximum_depth\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3584 " "Parameter \"numwords_a\" = \"3584\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ECE423_QSYS_lpddr2_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"ECE423_QSYS_lpddr2_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100599364 ""}  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100599364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p8k1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p8k1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p8k1 " "Found entity 1: altsyncram_p8k1" {  } { { "db/altsyncram_p8k1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_p8k1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100599505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100599505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p8k1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated " "Elaborating entity \"altsyncram_p8k1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_p8k1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100599505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100599989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sequencer_trk_mgr_inst_trkm_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:trk_mm_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_trk_mgr_inst_trks_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trks_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sequencer_trk_mgr_inst_trkm_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "sequencer_trk_mgr_inst_trkm_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:trk_mm_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:trk_mm_bridge_s0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "trk_mm_bridge_s0_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1602 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100600989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_003" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1650 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_005" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005:router_005\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "router_006" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006:router_006\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1773 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601411 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 1980 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2003 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0.v" 2049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "mm_interconnect_1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100601848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:trk_mm_bridge_m0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_reg_file_inst_avl_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:trk_mm_bridge_m0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:sequencer_scc_mgr_inst_avl_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "sequencer_scc_mgr_inst_avl_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router:router\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001 ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "router_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001:router_001\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:trk_mm_bridge_m0_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "trk_mm_bridge_m0_limiter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 807 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1:mm_interconnect_1\|ECE423_QSYS_lpddr2_s0_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0_mm_interconnect_1.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_lpddr2_s0_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_lpddr2_s0_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_s0:s0\|ECE423_QSYS_lpddr2_s0_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" "irq_mapper" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_s0.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "c0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 853 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100602700 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602763 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602763 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602778 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602778 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602778 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100602778 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "oct0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 861 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "dll0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pixel_Conv ECE423_QSYS:u0\|Pixel_Conv:pixel_conv " "Elaborating entity \"Pixel_Conv\" for hierarchy \"ECE423_QSYS:u0\|Pixel_Conv:pixel_conv\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "pixel_conv" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603716 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 Pixel_Conv.v(113) " "Verilog HDL assignment warning at Pixel_Conv.v(113): truncated value with size 2 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/Pixel_Conv.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100603716 "|ECE423_C5G|ECE423_QSYS:u0|Pixel_Conv:pixel_conv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cont ECE423_QSYS:u0\|sd_cont:sd_cont " "Elaborating entity \"sd_cont\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sd_cont" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdc_controller ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller " "Elaborating entity \"sdc_controller\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\"" {  } { { "ECE423_QSYS/synthesis/submodules/sd_cont.v" "u_sdc_controller" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/sd_cont.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_clock_divider ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0 " "Elaborating entity \"sd_clock_divider\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_master ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0 " "Elaborating entity \"sd_cmd_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_master:sd_cmd_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_cmd_master0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_cmd_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0 " "Elaborating entity \"sd_cmd_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_serial_host0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100603919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_7 ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7 " "Elaborating entity \"sd_crc_7\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_cmd_serial_host:cmd_serial_host0\|sd_crc_7:CRC_7\"" {  } { { "ip/sd_cont/sd_cmd_serial_host.v" "CRC_7" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_cmd_serial_host.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_master ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0 " "Elaborating entity \"sd_data_master\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_master:sd_data_master0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_master0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_serial_host ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0 " "Elaborating entity \"sd_data_serial_host\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_serial_host0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_crc_16 ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i " "Elaborating entity \"sd_crc_16\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_serial_host:sd_data_serial_host0\|sd_crc_16:CRC_16_gen\[0\].CRC_16_i\"" {  } { { "ip/sd_cont/sd_data_serial_host.v" "CRC_16_gen\[0\].CRC_16_i" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_data_serial_host.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_fifo_filler ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0 " "Elaborating entity \"sd_fifo_filler\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_fifo_filler0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_fifo_filler.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_fifo_dc_gray ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1 " "Elaborating entity \"generic_fifo_dc_gray\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\"" {  } { { "ip/sd_cont/sd_fifo_filler.v" "generic_fifo_dc_gray1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_fifo_filler.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_dpram ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0 " "Elaborating entity \"generic_dpram\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\"" {  } { { "ip/sd_cont/generic_fifo_dc_gray.v" "u0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/generic_fifo_dc_gray.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_data_xfer_trig ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0 " "Elaborating entity \"sd_data_xfer_trig\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_data_xfer_trig:sd_data_xfer_trig0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_data_xfer_trig0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sd_controller_wb ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0 " "Elaborating entity \"sd_controller_wb\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_controller_wb:sd_controller_wb0\"" {  } { { "ip/sd_cont/sdc_controller.v" "sd_controller_wb0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detect ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge " "Elaborating entity \"edge_detect\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|edge_detect:cmd_start_edge\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_edge" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monostable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross " "Elaborating entity \"monostable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|monostable_domain_cross:cmd_start_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_start_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:argument_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "argument_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:command_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "command_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:software_reset_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "software_reset_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:timeout_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "timeout_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:block_size_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "block_size_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:cmd_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "cmd_int_status_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:clock_divider_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "clock_divider_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bistable_domain_cross ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross " "Elaborating entity \"bistable_domain_cross\" for hierarchy \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|bistable_domain_cross:data_int_status_reg_cross\"" {  } { { "ip/sd_cont/sdc_controller.v" "data_int_status_reg_cross" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sdc_controller.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram ECE423_QSYS:u0\|ECE423_QSYS_sram:sram " "Elaborating entity \"ECE423_QSYS_sram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 511 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt " "Elaborating entity \"altera_tristate_controller_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_translator:tdt\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tdt" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 altera_tristate_controller_translator.sv(127) " "Verilog HDL assignment warning at altera_tristate_controller_translator.sv(127): truncated value with size 32 to match size of target (2)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_tristate_controller_translator.sv" 127 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100604825 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram:sram|altera_tristate_controller_translator:tdt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_merlin_slave_translator:slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tristate_controller_aggregator ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda " "Elaborating entity \"altera_tristate_controller_aggregator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram:sram\|altera_tristate_controller_aggregator:tda\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" "tda" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_bridge ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge " "Elaborating entity \"ECE423_QSYS_sram_bridge\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_bridge:sram_bridge\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram_bridge" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sram_sharer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 557 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_pin_sharer ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer " "Elaborating entity \"ECE423_QSYS_sram_sharer_pin_sharer\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "pin_sharer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100604997 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ECE423_QSYS_sram_sharer_pin_sharer.sv(82) " "Verilog HDL assignment warning at ECE423_QSYS_sram_sharer_pin_sharer.sv(82): truncated value with size 32 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_pin_sharer.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100604997 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_sram_sharer:sram_sharer|ECE423_QSYS_sram_sharer_pin_sharer:pin_sharer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sram_sharer_arbiter ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter " "Elaborating entity \"ECE423_QSYS_sram_sharer_arbiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" "arbiter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arbitrator_core ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb " "Elaborating entity \"altera_merlin_std_arbitrator_core\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_sram_sharer_arbiter.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_std_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder " "Elaborating entity \"altera_merlin_std_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sram_sharer:sram_sharer\|ECE423_QSYS_sram_sharer_arbiter:arbiter\|altera_merlin_std_arbitrator_core:arb\|altera_merlin_std_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" "adder" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_std_arbitrator_core.sv" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_sysid ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid " "Elaborating entity \"ECE423_QSYS_sysid\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_sysid:sysid\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "sysid" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_0 ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0 " "Elaborating entity \"ECE423_QSYS_timer_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_0:timer_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "timer_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_timer_1 ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1 " "Elaborating entity \"ECE423_QSYS_timer_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_timer_1:timer_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "timer_1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_video_sync_generator ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video " "Elaborating entity \"altera_avalon_video_sync_generator\" for hierarchy \"ECE423_QSYS:u0\|altera_avalon_video_sync_generator:video\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605247 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 altera_avalon_video_sync_generator.v(342) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(342): truncated value with size 32 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100605247 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(376) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(376): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100605247 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_avalon_video_sync_generator.v(409) " "Verilog HDL assignment warning at altera_avalon_video_sync_generator.v(409): truncated value with size 32 to match size of target (10)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_video_sync_generator.v" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100605247 "|ECE423_C5G|ECE423_QSYS:u0|altera_avalon_video_sync_generator:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_dma ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma " "Elaborating entity \"ECE423_QSYS_video_dma\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_dma" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispatcher ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal " "Elaborating entity \"dispatcher\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "dispatcher_internal" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_buffers ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers " "Elaborating entity \"descriptor_buffers\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_descriptor_buffers" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout " "Elaborating entity \"write_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|write_signal_breakout:the_write_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_write_signal_breakout" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_signal_breakout ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout " "Elaborating entity \"read_signal_breakout\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|read_signal_breakout:the_read_signal_breakout\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_signal_breakout" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo_with_byteenables ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO " "Elaborating entity \"fifo_with_byteenables\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\"" {  } { { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "the_read_command_FIFO" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100605825 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "fifo_with_byteenables.v(168) " "Verilog HDL Case Statement information at fifo_with_byteenables.v(168): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 168 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1484100605825 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "the_dp_ram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\"" {  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 128 " "Parameter \"width_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 16 " "Parameter \"width_byteena_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100606075 ""}  } { { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100606075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n5j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n5j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n5j1 " "Found entity 1: altsyncram_n5j1" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100606247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100606247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n5j1 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated " "Elaborating entity \"altsyncram_n5j1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "csr_block ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|csr_block:the_csr_block " "Elaborating entity \"csr_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|csr_block:the_csr_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_csr_block" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "response_block ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block " "Elaborating entity \"response_block\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|response_block:the_response_block\"" {  } { { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "the_response_block" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal " "Elaborating entity \"read_master\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "read_mstr_internal" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606544 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "read_master.v(719) " "Verilog HDL Case Statement information at read_master.v(719): all case item expressions in this case statement are onehot" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 719 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1484100606575 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MM_to_ST_Adapter ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter " "Elaborating entity \"MM_to_ST_Adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|MM_to_ST_Adapter:the_MM_to_ST_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_MM_to_ST_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 548 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100606638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborating entity \"scfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_master_to_st_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 52 " "Parameter \"lpm_width\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100607263 ""}  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100607263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_8d71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_8d71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_8d71 " "Found entity 1: scfifo_8d71" {  } { { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100607372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100607372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_8d71 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated " "Elaborating entity \"scfifo_8d71\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_r471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_r471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_r471 " "Found entity 1: a_dpfifo_r471" {  } { { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100607419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100607419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_r471 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo " "Elaborating entity \"a_dpfifo_r471\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\"" {  } { { "db/scfifo_8d71.tdf" "dpfifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rpn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rpn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rpn1 " "Found entity 1: altsyncram_rpn1" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100607606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100607606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rpn1 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram " "Elaborating entity \"altsyncram_rpn1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\"" {  } { { "db/a_dpfifo_r471.tdf" "FIFOram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cmpr_gm8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100607794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100607794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_r471.tdf" "almost_full_comparer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_r471.tdf" "three_comparison" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cntr_mgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100607950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100607950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_mgb:rd_ptr_msb " "Elaborating entity \"cntr_mgb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_mgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_r471.tdf" "rd_ptr_msb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100607950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cntr_ai7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100608091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100608091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_r471.tdf" "usedw_counter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cntr_uhb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100608231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100608231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_r471.tdf" "wr_ptr" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_burst_control ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control " "Elaborating entity \"read_burst_control\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|read_burst_control:the_read_burst_control\"" {  } { { "ECE423_QSYS/synthesis/submodules/read_master.v" "the_read_burst_control" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo " "Elaborating entity \"ECE423_QSYS_video_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dcfifo_with_controls ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls " "Elaborating entity \"ECE423_QSYS_video_fifo_dcfifo_with_controls\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo_with_controls" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_fifo_dual_clock_fifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo " "Elaborating entity \"ECE423_QSYS_video_fifo_dual_clock_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "the_dcfifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100608325 ""}
{ "Warning" "WCBX_DCFIFO_CBX_DCFIFO_NO_SYNCHRO_REGISTERS" "" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "dual_clock_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 272007 "Warning message" 0 0 "Analysis & Synthesis" 0 -1 1484100609122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "dual_clock_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609153 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 36 " "Parameter \"lpm_width\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100609153 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100609153 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 142 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_f4p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_f4p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_f4p1 " "Found entity 1: dcfifo_f4p1" {  } { { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_f4p1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated " "Elaborating entity \"dcfifo_f4p1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_g9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_g9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_g9b " "Found entity 1: a_gray2bin_g9b" {  } { { "db/a_gray2bin_g9b.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_gray2bin_g9b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_g9b ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_g9b\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_gray2bin_g9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_fu6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_fu6 " "Found entity 1: a_graycounter_fu6" {  } { { "db/a_graycounter_fu6.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_graycounter_fu6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_fu6 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p " "Elaborating entity \"a_graycounter_fu6\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_fu6:rdptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "rdptr_g1p" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_bcc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_bcc " "Found entity 1: a_graycounter_bcc" {  } { { "db/a_graycounter_bcc.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_graycounter_bcc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_bcc ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p " "Elaborating entity \"a_graycounter_bcc\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|a_graycounter_bcc:wrptr_g1p\"" {  } { { "db/dcfifo_f4p1.tdf" "wrptr_g1p" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a6d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a6d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a6d1 " "Found entity 1: altsyncram_a6d1" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a6d1 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram " "Elaborating entity \"altsyncram_a6d1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\"" {  } { { "db/dcfifo_f4p1.tdf" "fifo_ram" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_0ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_0ol " "Found entity 1: alt_synch_pipe_0ol" {  } { { "db/alt_synch_pipe_0ol.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/alt_synch_pipe_0ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_0ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp " "Elaborating entity \"alt_synch_pipe_0ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\"" {  } { { "db/dcfifo_f4p1.tdf" "rs_dgwp" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_hd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_hd9 " "Found entity 1: dffpipe_hd9" {  } { { "db/dffpipe_hd9.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dffpipe_hd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_hd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12 " "Elaborating entity \"dffpipe_hd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_0ol:rs_dgwp\|dffpipe_hd9:dffpipe12\"" {  } { { "db/alt_synch_pipe_0ol.tdf" "dffpipe12" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/alt_synch_pipe_0ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_gd9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_gd9 " "Found entity 1: dffpipe_gd9" {  } { { "db/dffpipe_gd9.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dffpipe_gd9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_gd9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp " "Elaborating entity \"dffpipe_gd9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|dffpipe_gd9:ws_brp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_brp" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_1ol.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_1ol " "Found entity 1: alt_synch_pipe_1ol" {  } { { "db/alt_synch_pipe_1ol.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/alt_synch_pipe_1ol.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_1ol ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp " "Elaborating entity \"alt_synch_pipe_1ol\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\"" {  } { { "db/dcfifo_f4p1.tdf" "ws_dgrp" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_id9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_id9 " "Found entity 1: dffpipe_id9" {  } { { "db/dffpipe_id9.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dffpipe_id9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100609981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100609981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_id9 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16 " "Elaborating entity \"dffpipe_id9\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|alt_synch_pipe_1ol:ws_dgrp\|dffpipe_id9:dffpipe16\"" {  } { { "db/alt_synch_pipe_1ol.tdf" "dffpipe16" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/alt_synch_pipe_1ol.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100609981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_1v5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_1v5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_1v5 " "Found entity 1: cmpr_1v5" {  } { { "db/cmpr_1v5.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/cmpr_1v5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100610106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100610106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_1v5 ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp " "Elaborating entity \"cmpr_1v5\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|cmpr_1v5:rdempty_eq_comp\"" {  } { { "db/dcfifo_f4p1.tdf" "rdempty_eq_comp" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100610122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_video_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll " "Elaborating entity \"ECE423_QSYS_video_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "video_pll" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100610138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "altera_pll_i" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100610231 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1484100610263 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100610278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100610278 ""}  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_pll.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100610278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mm_interconnect_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100610278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 1769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 1829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sd_cont_master_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_master_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 1889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:lpddr2_avl_0_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_csr_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_csr_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_debug_mem_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:video_dma_descriptor_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_0_s1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2401 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_1_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "timer_1_s1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledg_s1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "ledg_s1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sd_cont_slave_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_slave_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_uas_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100612982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sd_cont_master_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sd_cont_master_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:lpddr2_avl_0_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100613466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "lpddr2_avl_0_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100614794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100614935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:video_dma_descriptor_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4047 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:video_dma_descriptor_slave_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 4088 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sram_uas_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rsp_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rsp_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sram_uas_agent_rdata_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_agent_rdata_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router:router\|ECE423_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_001_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_001:router_001\|ECE423_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100615957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_002_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_002:router_002\|ECE423_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_003" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_003_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_003_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_003:router_003\|ECE423_QSYS_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_004" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_004_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_004:router_004\|ECE423_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_007 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_007:router_007 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_007\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_007:router_007\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_007" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_007_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_007:router_007\|ECE423_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_007_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_007:router_007\|ECE423_QSYS_mm_interconnect_0_router_007_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_007.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_008 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_008\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_008" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_008_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_008:router_008\|ECE423_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_008:router_008\|ECE423_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_008.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_017 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_017:router_017 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_017\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_017:router_017\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "router_017" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5870 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_router_017_default_decode ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_017:router_017\|ECE423_QSYS_mm_interconnect_0_router_017_default_decode:the_default_decode " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_router_017_default_decode\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_router_017:router_017\|ECE423_QSYS_mm_interconnect_0_router_017_default_decode:the_default_decode\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" "the_default_decode" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_router_017.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_data_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_data_master_limiter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616395 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 15 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100616395 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_data_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:cpu_instruction_master_limiter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_instruction_master_limiter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 5970 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616442 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "15 1 altera_merlin_traffic_limiter.sv(721) " "Verilog HDL assignment warning at altera_merlin_traffic_limiter.sv(721): truncated value with size 15 to match size of target (1)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100616457 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:cpu_instruction_master_limiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6020 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616520 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100616535 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cpu_debug_mem_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100616973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100616988 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:cpu_debug_mem_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100617145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100617176 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(798) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(798): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100617207 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:video_dma_descriptor_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100617317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618145 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 3 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 10 to match size of target (3)" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1484100618160 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sram_uas_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sram_uas_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_demux_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_demux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_cmd_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_cmd_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 6851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_demux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_rsp_mux.sv" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux_001 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100618988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_rsp_mux_002 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_rsp_mux_002\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_rsp_width_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_rsp_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_rsp_width_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484100619238 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484100619238 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484100619238 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sram_uas_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "video_dma_descriptor_slave_cmd_width_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619332 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1484100619348 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:video_dma_descriptor_slave_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sram_uas_cmd_width_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "sram_uas_cmd_width_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "crosser" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "limiter_pipeline" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 7929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:limiter_pipeline\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_001\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100619926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_010 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_010\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_010" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_010\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_010\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_011 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_011\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_011" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_011\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_011\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_028 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_028\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_028" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_028\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_028\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_stage ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_029 " "Elaborating entity \"altera_avalon_st_pipeline_stage\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_029\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "agent_pipeline_029" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 8952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_029\|altera_avalon_st_pipeline_base:core " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_pipeline_stage:agent_pipeline_029\|altera_avalon_st_pipeline_base:core\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "core" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100620645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_005" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005:avalon_st_adapter_005\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_005.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" "avalon_st_adapter_014" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0.v" 10503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014:avalon_st_adapter_014\|ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014_error_adapter_0:error_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" "error_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_0_avalon_st_adapter_014.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_mm_interconnect_1 ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"ECE423_QSYS_mm_interconnect_1\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "mm_interconnect_1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:video_dma_mm_read_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "video_dma_mm_read_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:lpddr2_avl_1_translator\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" "lpddr2_avl_1_translator" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_irq_mapper ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"ECE423_QSYS_irq_mapper\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_irq_mapper:irq_mapper\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "irq_mapper" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "avalon_st_adapter" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 859 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" "timing_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" "ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_timing_adapter_0.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "avalon_st_adapter_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 893 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0 ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0\" for hierarchy \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter_001:avalon_st_adapter_001\|ECE423_QSYS_avalon_st_adapter_001_timing_adapter_0:timing_adapter_0\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" "timing_adapter_0" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_avalon_st_adapter_001.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "rst_controller" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 956 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ECE423_QSYS:u0\|altera_reset_controller:rst_controller_001\"" {  } { { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "rst_controller_001" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100621739 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" "the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_cpu_cpu.v" 3370 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1484100636669 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_cpu:cpu|ECE423_QSYS_cpu_cpu:cpu|ECE423_QSYS_cpu_cpu_nios2_oci:the_ECE423_QSYS_cpu_cpu_nios2_oci|ECE423_QSYS_cpu_cpu_nios2_oci_itrace:the_ECE423_QSYS_cpu_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1484100639341 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.01.10.21:10:48 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl " "2017.01.10.21:10:48 Progress: Loading sld318fdce4/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100648170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100652388 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100652685 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653689 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653735 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653798 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653892 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653907 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100653939 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1484100654689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld318fdce4/alt_sld_fab.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655360 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/ip/sld318fdce4/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100655439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100655439 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 42 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 74 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 106 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 138 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 170 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 202 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 234 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 266 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[32\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 1066 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[33\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 1098 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_fifo:video_fifo\|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls\|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo\|dcfifo:dual_clock_fifo\|dcfifo_f4p1:auto_generated\|altsyncram_a6d1:fifo_ram\|q_b\[34\]\"" {  } { { "db/altsyncram_a6d1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_a6d1.tdf" 1130 2 0 } } { "db/dcfifo_f4p1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/dcfifo_f4p1.tdf" 59 2 0 } } { "dcfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 67 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 142 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_fifo.v" 236 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 664 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_fifo:video_fifo|ECE423_QSYS_video_fifo_dcfifo_with_controls:the_dcfifo_with_controls|ECE423_QSYS_video_fifo_dual_clock_fifo:the_dcfifo|dcfifo:dual_clock_fifo|dcfifo_f4p1:auto_generated|altsyncram_a6d1:fifo_ram|ram_block11a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 808 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 840 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 872 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 904 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 936 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 968 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1000 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1032 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1064 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1096 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1128 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1192 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1224 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1256 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1288 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1320 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1352 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1384 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1416 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1448 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1480 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1512 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1544 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1576 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1608 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1640 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|read_master:read_mstr_internal\|scfifo:the_master_to_st_fifo\|scfifo_8d71:auto_generated\|a_dpfifo_r471:dpfifo\|altsyncram_rpn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_rpn1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_rpn1.tdf" 1672 2 0 } } { "db/a_dpfifo_r471.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/a_dpfifo_r471.tdf" 47 2 0 } } { "db/scfifo_8d71.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/scfifo_8d71.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "ECE423_QSYS/synthesis/submodules/read_master.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/read_master.v" 572 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 142 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|read_master:read_mstr_internal|scfifo:the_master_to_st_fifo|scfifo_8d71:auto_generated|a_dpfifo_r471:dpfifo|altsyncram_rpn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[2\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[3\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 179 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 249 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 284 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 319 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 354 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 389 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 424 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 459 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 494 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 529 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 564 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 599 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 669 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 704 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 739 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 774 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 809 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[23\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 844 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 879 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 914 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 949 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 984 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1019 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[64\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2279 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a64"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[65\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2314 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a65"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[66\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2349 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a66"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[67\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2384 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a67"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[68\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2419 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a68"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[69\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2454 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a69"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[70\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2489 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a70"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[71\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2524 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a71"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[72\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2559 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a72"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[73\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2594 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a73"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[74\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2629 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a74"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[75\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2664 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a75"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[76\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2699 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a76"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[77\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2734 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a77"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[78\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2769 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a78"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[79\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2804 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a79"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[80\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2839 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[81\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2874 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[82\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2909 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[83\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2944 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[84\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2979 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[85\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3014 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[86\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3049 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[87\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3084 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[88\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3119 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[104\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3679 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a104"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[106\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3749 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a106"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[110\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3889 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a110"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_write_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 318 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_write_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1054 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1089 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[32\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1159 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1194 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1229 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1264 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1299 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1334 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[38\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1369 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[39\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1404 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[40\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1439 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[41\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1474 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[42\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1509 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[43\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1544 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[44\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1579 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[45\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1614 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1649 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1684 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1719 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1754 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1789 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1824 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[52\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1859 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[53\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1894 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[54\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1929 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[55\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1964 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[56\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 1999 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[57\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2034 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[58\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2069 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[59\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2104 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[60\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2139 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[61\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2174 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[62\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2209 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[63\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 2244 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[89\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3154 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[90\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3189 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[91\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3224 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[92\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3259 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[93\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3294 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[94\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3329 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[95\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3364 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[105\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3714 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a105"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[107\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3784 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a107"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[108\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3819 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a108"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[109\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3854 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a109"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[111\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3924 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a111"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[120\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4239 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a120"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[121\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4274 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a121"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[122\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4309 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a122"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[123\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4344 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a123"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[124\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4379 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a124"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[125\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4414 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a125"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[126\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4449 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a126"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[127\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4484 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a127"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1484100667065 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|afi_phy_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 200 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 155 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 408 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll1_phy"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_mem_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 233 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 155 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 408 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_lpddr2:lpddr2\|ECE423_QSYS_lpddr2_pll0:pll0\|pll_addr_cmd_clk\"" {  } { { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2_pll0.sv" 329 -1 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_lpddr2.v" 155 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 408 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667065 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_lpddr2:lpddr2|ECE423_QSYS_lpddr2_pll0:pll0|pll4"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1484100667065 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1484100667065 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[96\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3399 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[97\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3434 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[98\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3469 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a98"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[99\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3504 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[100\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3539 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[101\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3574 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[102\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3609 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[103\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3644 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[112\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3959 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a112"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[113\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 3994 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a113"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[114\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4029 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a114"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[115\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4064 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a115"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[116\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4099 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a116"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[117\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4134 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a117"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[118\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4169 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a118"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[119\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 4204 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100667221 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a119"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1484100667221 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1484100667221 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK " "Found clock multiplexer ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_clock_divider:clock_divider0\|SD_CLK" {  } { { "ip/sd_cont/sd_clock_divider.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ip/sd_cont/sd_clock_divider.v" 54 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1484100670478 "|ECE423_C5G|ECE423_QSYS:u0|sd_cont:sd_cont|sdc_controller:u_sdc_controller|sd_clock_divider:clock_divider0|SD_CLK"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1484100670478 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1484100684469 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred dual-clock RAM node \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1484100684469 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[1\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1484100726535 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\] " "Synthesized away node \"ECE423_QSYS:u0\|ECE423_QSYS_video_dma:video_dma\|dispatcher:dispatcher_internal\|descriptor_buffers:the_descriptor_buffers\|fifo_with_byteenables:the_read_command_FIFO\|altsyncram:the_dp_ram\|altsyncram_n5j1:auto_generated\|q_b\[0\]\"" {  } { { "db/altsyncram_n5j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_n5j1.tdf" 39 2 0 } } { "altsyncram.tdf" "" { Text "c:/software/altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/fifo_with_byteenables.v" 136 0 0 } } { "ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/descriptor_buffers.v" 296 0 0 } } { "ECE423_QSYS/synthesis/submodules/dispatcher.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/dispatcher.v" 306 0 0 } } { "ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/submodules/ECE423_QSYS_video_dma.v" 90 0 0 } } { "ECE423_QSYS/synthesis/ECE423_QSYS.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_QSYS/synthesis/ECE423_QSYS.v" 645 0 0 } } { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 0 1484100726535 "|ECE423_C5G|ECE423_QSYS:u0|ECE423_QSYS_video_dma:video_dma|dispatcher:dispatcher_internal|descriptor_buffers:the_descriptor_buffers|fifo_with_byteenables:the_read_command_FIFO|altsyncram:the_dp_ram|altsyncram_n5j1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 0 1484100726535 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 0 1484100726535 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 512 " "Parameter NUMWORDS_A set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 9 " "Parameter WIDTHAD_B set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 512 " "Parameter NUMWORDS_B set to 512" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 2 " "Parameter WIDTHAD_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4 " "Parameter NUMWORDS_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 2 " "Parameter WIDTHAD_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4 " "Parameter NUMWORDS_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 7 " "Parameter WIDTHAD_A set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 128 " "Parameter NUMWORDS_A set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 7 " "Parameter WIDTHAD_B set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 128 " "Parameter NUMWORDS_B set to 128" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1484100728653 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1484100728653 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1484100728653 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100728810 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray1\|generic_dpram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 2 " "Parameter \"WIDTHAD_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4 " "Parameter \"NUMWORDS_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 2 " "Parameter \"WIDTHAD_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4 " "Parameter \"NUMWORDS_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100728810 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100728810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s2j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s2j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s2j1 " "Found entity 1: altsyncram_s2j1" {  } { { "db/altsyncram_s2j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_s2j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100728935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100728935 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100729075 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|sd_cont:sd_cont\|sdc_controller:u_sdc_controller\|sd_fifo_filler:sd_fifo_filler0\|generic_fifo_dc_gray:generic_fifo_dc_gray0\|generic_dpram:u0\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 7 " "Parameter \"WIDTHAD_A\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 128 " "Parameter \"NUMWORDS_A\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 7 " "Parameter \"WIDTHAD_B\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 128 " "Parameter \"NUMWORDS_B\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729075 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100729075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9j1 " "Found entity 1: altsyncram_k9j1" {  } { { "db/altsyncram_k9j1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_k9j1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100729200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100729200 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100729357 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:lpddr2_avl_0_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 512 " "Parameter \"NUMWORDS_A\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 9 " "Parameter \"WIDTHAD_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 512 " "Parameter \"NUMWORDS_B\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729357 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100729357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c6n1 " "Found entity 1: altsyncram_c6n1" {  } { { "db/altsyncram_c6n1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_c6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100729497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100729497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100729622 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ECE423_QSYS:u0\|ECE423_QSYS_avalon_st_adapter:avalon_st_adapter\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo:ECE423_QSYS_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1484100729622 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1484100729622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1484100729747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100729747 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "31 " "31 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1484100731513 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CKE\[1\] GND " "Pin \"DDR2LP_CKE\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 62 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|DDR2LP_CKE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DDR2LP_CS_n\[1\] GND " "Pin \"DDR2LP_CS_n\[1\]\" is stuck at GND" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 63 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1484100768151 "|ECE423_C5G|DDR2LP_CS_n[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1484100768151 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100771042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3253 " "3253 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1484100796575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100799274 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.map.smsg " "Generated suppressed messages file C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100803003 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1043 241 7 0 4 " "Adding 1043 node(s), including 241 DDIO, 7 PLL, 0 transceiver and 4 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1484100814474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1484100814474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "13 " "Design contains 13 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "HDMI_TX_INT " "No output dependent on input pin \"HDMI_TX_INT\"" {  } { { "ECE423_C5G.v" "" { Text "C:/Users/ggowripa/Documents/GIT/ece423/ece423_prefab_w2017/ece423_prefab/ECE423_C5G.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1484100820357 "|ECE423_C5G|HDMI_TX_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1484100820357 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21816 " "Implemented 21816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_OPINS" "120 " "Implemented 120 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "62 " "Implemented 62 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "20379 " "Implemented 20379 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_RAMS" "646 " "Implemented 646 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1484100820545 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1484100820545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1484100820545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 360 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 360 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1563 " "Peak virtual memory: 1563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1484100821404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 10 21:13:41 2017 " "Processing ended: Tue Jan 10 21:13:41 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1484100821404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:29 " "Elapsed time: 00:04:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1484100821404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:19 " "Total CPU time (on all processors): 00:06:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1484100821404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1484100821404 ""}
