Running: C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o F:/BloquesCombinacionales/Display7segmento/tes0_isim_beh.exe -prj F:/BloquesCombinacionales/Display7segmento/tes0_beh.prj work.tes0 
ISim O.87xd (signature 0x2f00eba5)
Number of CPUs detected in this system: 3
Turning on mult-threading, number of parallel sub-compilation jobs: 6 
Determining compilation order of HDL files
Parsing VHDL file "F:/BloquesCombinacionales/Display7segmento/ModuloDisplay.vhd" into library work
Parsing VHDL file "F:/BloquesCombinacionales/Display7segmento/tes0.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 116872 KB
Fuse CPU Usage: 249 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity ModuloDisplay [modulodisplay_default]
Compiling architecture behavior of entity tes0
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 VHDL Units
Built simulation executable F:/BloquesCombinacionales/Display7segmento/tes0_isim_beh.exe
Fuse Memory Usage: 125816 KB
Fuse CPU Usage: 281 ms
