IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.54   0.01    0.60     159 K   1306 K    0.88    0.12    0.00    0.02     2744        2        1     70
   1    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.19    0.22     1680     2528        1     58
   2    0     0.01   0.58   0.01    0.60     102 K    886 K    0.88    0.13    0.00    0.02      280        2        0     69
   3    1     0.08   0.07   1.20    1.20      29 M     39 M    0.24    0.34    0.04    0.05     2912     3049       80     58
   4    0     0.00   0.70   0.00    0.60      38 K    287 K    0.87    0.20    0.00    0.01     1288        2        0     70
   5    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.20    0.22     3472     4183       23     59
   6    0     0.00   0.46   0.00    0.60      12 K    105 K    0.88    0.20    0.00    0.01      168        4        0     70
   7    1     0.07   0.06   1.16    1.20      22 M     33 M    0.32    0.39    0.03    0.05     3416     2154      160     58
   8    0     0.00   0.50   0.00    0.60      20 K    182 K    0.89    0.25    0.00    0.01      392        1        0     69
   9    1     0.11   0.40   0.27    0.70    2724 K   4761 K    0.43    0.41    0.00    0.00      336       95       19     60
  10    0     0.00   0.56   0.00    0.60      38 K    221 K    0.83    0.32    0.00    0.01     1512        6        1     68
  11    1     0.10   0.09   1.20    1.20      26 M     36 M    0.27    0.39    0.03    0.04     2632     2392       17     58
  12    0     0.00   0.43   0.00    0.60      14 K    150 K    0.90    0.21    0.00    0.01      168        0        0     70
  13    1     0.04   0.03   1.20    1.20      38 M     44 M    0.15    0.22    0.11    0.12     1960     3100       48     57
  14    0     0.01   1.86   0.01    0.75      23 K    168 K    0.86    0.37    0.00    0.00     2744        5        0     69
  15    1     0.10   0.08   1.20    1.20      25 M     36 M    0.31    0.41    0.03    0.04     3136     2068       20     58
  16    0     0.06   1.73   0.03    1.06      41 K    614 K    0.93    0.59    0.00    0.00     7112       10        2     70
  17    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.19    0.12    0.13     1792     3445        8     58
  18    0     0.03   1.57   0.02    0.93      40 K    439 K    0.91    0.54    0.00    0.00     4312        8        2     70
  19    1     0.03   0.02   1.20    1.20      38 M     44 M    0.14    0.21    0.13    0.16      840     2449        8     59
  20    0     0.00   0.76   0.01    0.60      25 K    230 K    0.89    0.34    0.00    0.01      896        1        0     70
  21    1     0.08   0.07   1.18    1.20      23 M     33 M    0.31    0.36    0.03    0.04     2688     1958       14     59
  22    0     0.03   1.54   0.02    0.90      47 K    461 K    0.90    0.54    0.00    0.00     3640        7        2     71
  23    1     0.04   0.03   1.20    1.20      36 M     43 M    0.14    0.24    0.09    0.10     1064     2094       11     58
  24    0     0.01   0.53   0.01    0.60     141 K   1467 K    0.90    0.08    0.00    0.02      784        3        0     71
  25    1     0.08   0.07   1.17    1.20      22 M     34 M    0.34    0.36    0.03    0.04     3248     1804        0     59
  26    0     0.01   0.53   0.01    0.60     118 K   1210 K    0.90    0.08    0.00    0.02      336        2        0     70
  27    1     0.07   0.06   1.16    1.20      22 M     33 M    0.34    0.38    0.03    0.05     3304     1886        6     59
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.15   0.01    0.75     824 K   7735 K    0.89    0.28    0.00    0.00    26376       53        7     61
 SKT    1     0.06   0.06   1.12    1.19     408 M    521 M    0.22    0.30    0.05    0.06    32480    33205      415     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.57    1.18     408 M    529 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 48.06 %

 C1 core residency: 5.53 %; C3 core residency: 0.25 %; C6 core residency: 46.16 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6288 M   6230 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.46     0.22     207.81       8.93         223.22
 SKT   1    50.69    31.99     383.38      21.98         486.72
---------------------------------------------------------------------------------------------------------------
       *    51.16    32.21     591.19      30.91         486.52
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.29   0.02    0.83     110 K    952 K    0.88    0.35    0.00    0.00     7000       11        1     70
   1    1     0.03   0.03   1.20    1.20      40 M     45 M    0.13    0.20    0.13    0.15     2968     4590       64     57
   2    0     0.01   0.68   0.01    0.60      62 K    544 K    0.88    0.25    0.00    0.01      504        2        0     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.24    0.33    0.04    0.05     3640     3815       85     57
   4    0     0.00   0.48   0.01    0.60     131 K   1267 K    0.90    0.08    0.00    0.03      392        4        3     70
   5    1     0.03   0.03   1.20    1.20      39 M     46 M    0.14    0.20    0.12    0.13     1680     3883        7     57
   6    0     0.00   0.57   0.01    0.60      72 K    767 K    0.91    0.11    0.00    0.02      448       11        1     69
   7    1     0.07   0.06   1.15    1.20      23 M     34 M    0.32    0.40    0.03    0.05     1736     3087      154     56
   8    0     0.00   0.66   0.01    0.60      29 K    305 K    0.90    0.27    0.00    0.01      392        0        1     69
   9    1     0.06   0.38   0.16    0.60    1618 K   2662 K    0.39    0.33    0.00    0.00       56      259       10     58
  10    0     0.00   0.49   0.01    0.60      88 K    957 K    0.91    0.11    0.00    0.02      168        3        0     68
  11    1     0.07   0.06   1.16    1.20      23 M     34 M    0.30    0.38    0.03    0.05     2912     3335        5     56
  12    0     0.01   0.57   0.01    0.60      97 K    867 K    0.89    0.14    0.00    0.02     1344        5        0     70
  13    1     0.02   0.02   1.20    1.20      40 M     47 M    0.14    0.18    0.16    0.19     1680     3619        3     55
  14    0     0.00   0.52   0.01    0.60      48 K    383 K    0.87    0.25    0.00    0.01     1624        5        0     70
  15    1     0.10   0.08   1.20    1.20      25 M     35 M    0.26    0.40    0.03    0.03     3528     2980       25     56
  16    0     0.00   0.35   0.00    0.60      10 K    128 K    0.92    0.16    0.00    0.02      336        1        0     70
  17    1     0.04   0.04   1.20    1.20      38 M     44 M    0.14    0.24    0.09    0.10     1288     3129       14     56
  18    0     0.00   0.35   0.00    0.60      10 K    149 K    0.93    0.21    0.00    0.01      224        1        0     70
  19    1     0.07   0.06   1.20    1.20      35 M     42 M    0.16    0.28    0.05    0.06     1960     2684       29     57
  20    0     0.03   1.58   0.02    0.93      28 K    383 K    0.92    0.55    0.00    0.00     4480        7        3     71
  21    1     0.09   0.07   1.20    1.20      26 M     36 M    0.28    0.36    0.03    0.04     2464     3076        5     57
  22    0     0.03   1.54   0.02    0.92      37 K    429 K    0.91    0.53    0.00    0.00     5656        8        2     71
  23    1     0.05   0.04   1.20    1.20      37 M     44 M    0.15    0.26    0.08    0.09     1456     3017       93     57
  24    0     0.03   1.54   0.02    0.90      34 K    450 K    0.92    0.52    0.00    0.00     4704        8        1     71
  25    1     0.07   0.06   1.17    1.20      23 M     35 M    0.32    0.34    0.03    0.05     3304     3074        1     57
  26    0     0.00   0.68   0.01    0.60      23 K    256 K    0.91    0.32    0.00    0.01     1512        2        1     70
  27    1     0.06   0.05   1.13    1.20      23 M     33 M    0.30    0.33    0.04    0.06     3024     2987        0     58
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73     787 K   7844 K    0.90    0.28    0.00    0.01    28784       68       11     61
 SKT    1     0.06   0.05   1.11    1.19     412 M    524 M    0.21    0.30    0.05    0.06    31696    43535      495     52
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     412 M    532 M    0.22    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.34 %

 C1 core residency: 6.47 %; C3 core residency: 0.16 %; C6 core residency: 46.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.59 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6427 M   6366 M   |    6%     6%   
 SKT    1       21 G     21 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.26     212.56       9.15         226.47
 SKT   1    51.92    32.66     392.32      22.53         484.32
---------------------------------------------------------------------------------------------------------------
       *    52.48    32.91     604.88      31.68         485.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     136 K    800 K    0.83    0.09    0.00    0.02     6328        6        4     70
   1    1     0.03   0.02   1.20    1.20      39 M     45 M    0.13    0.19    0.13    0.15     2016     4455        0     56
   2    0     0.02   1.17   0.02    0.94      46 K    475 K    0.90    0.48    0.00    0.00     5152        6        0     69
   3    1     0.08   0.06   1.20    1.20      29 M     39 M    0.24    0.35    0.04    0.05     2576     4342       97     56
   4    0     0.07   1.80   0.04    0.99      51 K    754 K    0.93    0.57    0.00    0.00     8008       10        2     70
   5    1     0.04   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.10    0.12     1512     3274       56     56
   6    0     0.00   0.79   0.01    0.60      30 K    266 K    0.89    0.37    0.00    0.01     2016       25        0     70
   7    1     0.06   0.06   1.12    1.20      22 M     32 M    0.30    0.37    0.04    0.05     2856     3540      158     55
   8    0     0.00   0.59   0.00    0.60      22 K    226 K    0.90    0.29    0.00    0.01      168        0        1     69
   9    1     0.08   0.41   0.19    0.63    2126 K   3528 K    0.40    0.37    0.00    0.00       56      111       26     57
  10    0     0.00   0.63   0.01    0.60      66 K    641 K    0.90    0.18    0.00    0.01      448        5        1     68
  11    1     0.06   0.06   1.14    1.20      23 M     33 M    0.30    0.36    0.04    0.05     3472     3744        4     55
  12    0     0.00   0.63   0.00    0.60      23 K    233 K    0.90    0.30    0.00    0.01        0        0        0     70
  13    1     0.04   0.03   1.20    1.20      38 M     45 M    0.15    0.22    0.10    0.12     1792     4765       66     54
  14    0     0.00   0.70   0.00    0.60      19 K    188 K    0.90    0.32    0.00    0.01      336        0        1     70
  15    1     0.09   0.08   1.19    1.20      21 M     33 M    0.35    0.40    0.02    0.04     4032     3157       53     55
  16    0     0.00   0.52   0.01    0.60      62 K    612 K    0.90    0.15    0.00    0.02      168        2        0     70
  17    1     0.03   0.03   1.20    1.20      39 M     45 M    0.14    0.21    0.12    0.13     2744     4861       27     55
  18    0     0.00   0.56   0.01    0.60      98 K    948 K    0.90    0.08    0.00    0.02      840        3        1     71
  19    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.11    0.13     2128     4998       11     56
  20    0     0.00   0.47   0.01    0.60      72 K    727 K    0.90    0.09    0.00    0.02      280        1        1     70
  21    1     0.10   0.09   1.20    1.20      26 M     36 M    0.27    0.36    0.03    0.03     2856     3981        6     56
  22    0     0.00   0.43   0.01    0.60      54 K    548 K    0.90    0.09    0.00    0.02      560        2        0     71
  23    1     0.04   0.04   1.20    1.20      37 M     43 M    0.14    0.24    0.09    0.10     1344     3184       12     56
  24    0     0.00   0.43   0.00    0.60      22 K    261 K    0.91    0.11    0.00    0.02      504        1        0     71
  25    1     0.12   0.10   1.20    1.20      27 M     37 M    0.27    0.36    0.02    0.03     2352     3721        8     56
  26    0     0.03   1.58   0.02    0.97      34 K    419 K    0.92    0.53    0.00    0.00     5320        8        3     70
  27    1     0.07   0.06   1.10    1.20      18 M     31 M    0.39    0.41    0.03    0.05     2464     3048        1     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.75     740 K   7106 K    0.90    0.29    0.00    0.00    30128       69       14     61
 SKT    1     0.06   0.06   1.11    1.19     403 M    516 M    0.22    0.30    0.05    0.06    32200    51181      525     51
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     404 M    523 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.40 %

 C1 core residency: 6.47 %; C3 core residency: 0.17 %; C6 core residency: 45.96 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.64 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6310 M   6258 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     208.54       8.94         234.31
 SKT   1    50.74    32.09     386.47      22.15         484.78
---------------------------------------------------------------------------------------------------------------
       *    51.26    32.31     595.01      31.09         484.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.36   0.01    0.60      92 K    716 K    0.87    0.09    0.00    0.02     2688        2        1     70
   1    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.19    0.09    0.11     1680     3139        1     55
   2    0     0.03   1.44   0.02    0.86      69 K    690 K    0.90    0.41    0.00    0.00     5936        9        1     69
   3    1     0.08   0.07   1.20    1.20      29 M     39 M    0.25    0.32    0.04    0.05     2744     2958       83     55
   4    0     0.06   1.67   0.03    1.01      48 K    669 K    0.93    0.58    0.00    0.00     5824       11        2     70
   5    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.12    0.13     1736     2088        8     56
   6    0     0.02   1.25   0.02    0.90      39 K    446 K    0.91    0.52    0.00    0.00     4816       24        0     69
   7    1     0.08   0.07   1.20    1.20      24 M     36 M    0.31    0.38    0.03    0.04     2688     1887      160     55
   8    0     0.00   0.69   0.01    0.60      30 K    254 K    0.88    0.31    0.00    0.01     1680        3        0     69
   9    1     0.05   0.36   0.15    0.60    1503 K   2503 K    0.40    0.25    0.00    0.00      112      135       13     56
  10    0     0.01   0.50   0.01    0.60     137 K   1427 K    0.90    0.09    0.00    0.03       56        2        2     68
  11    1     0.06   0.05   1.13    1.20      22 M     32 M    0.30    0.35    0.04    0.06     3472     2064       52     54
  12    0     0.00   0.55   0.01    0.60      75 K    778 K    0.90    0.15    0.00    0.02      616        1        1     70
  13    1     0.06   0.05   1.20    1.20      36 M     43 M    0.16    0.25    0.06    0.07     1568     2991       18     54
  14    0     0.00   0.54   0.01    0.60      53 K    572 K    0.91    0.16    0.00    0.02      616        1        0     69
  15    1     0.07   0.06   1.17    1.20      23 M     33 M    0.30    0.38    0.03    0.05     2688     1725       11     54
  16    0     0.00   0.51   0.01    0.60      71 K    761 K    0.91    0.14    0.00    0.02      392        1        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     1568     3170        0     55
  18    0     0.01   1.45   0.01    0.69      77 K    395 K    0.80    0.28    0.00    0.00     3416        4        4     70
  19    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.10    0.12     1848     2951       12     56
  20    0     0.00   0.65   0.00    0.60      21 K    186 K    0.88    0.28    0.00    0.01     1232        1        1     71
  21    1     0.10   0.08   1.20    1.20      27 M     37 M    0.27    0.36    0.03    0.04     2576     2412       16     55
  22    0     0.00   0.45   0.00    0.60      13 K    142 K    0.91    0.21    0.00    0.01      224        0        1     70
  23    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.12    0.14     3416     4975       10     55
  24    0     0.00   0.33   0.01    0.60      14 K    176 K    0.92    0.21    0.00    0.01      560        1        0     71
  25    1     0.07   0.06   1.18    1.20      24 M     34 M    0.30    0.36    0.03    0.05     2520     1830        7     55
  26    0     0.00   0.38   0.00    0.60    9338      147 K    0.94    0.22    0.00    0.01      616        1        0     70
  27    1     0.10   0.08   1.20    1.20      21 M     33 M    0.35    0.42    0.02    0.03     3248     1781        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.73     755 K   7366 K    0.90    0.29    0.00    0.00    28672       61       13     61
 SKT    1     0.06   0.05   1.12    1.19     407 M    518 M    0.22    0.29    0.05    0.06    31864    34106      392     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     407 M    526 M    0.22    0.29    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  158 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.63 %

 C1 core residency: 5.87 %; C3 core residency: 0.24 %; C6 core residency: 46.27 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.58 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.89 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6256 M   6199 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.52     0.23     207.81       8.98         249.11
 SKT   1    50.76    32.11     386.73      22.18         483.86
---------------------------------------------------------------------------------------------------------------
       *    51.28    32.34     594.55      31.16         483.69
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.34   0.01    0.60      92 K    747 K    0.88    0.08    0.00    0.02     3080        1        1     70
   1    1     0.03   0.03   1.20    1.20      38 M     45 M    0.14    0.20    0.11    0.13     2408     4272        8     55
   2    0     0.00   0.39   0.01    0.60      53 K    408 K    0.87    0.11    0.00    0.02      616        0        1     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.24    0.33    0.04    0.05     2856     3441       86     55
   4    0     0.00   0.34   0.00    0.60      18 K    184 K    0.90    0.20    0.00    0.01      392        1        0     70
   5    1     0.03   0.03   1.20    1.20      39 M     45 M    0.13    0.19    0.12    0.14     1960     3355        1     55
   6    0     0.00   0.38   0.00    0.60      56 K    244 K    0.77    0.28    0.00    0.01     4872        8        1     70
   7    1     0.15   0.12   1.20    1.20      26 M     37 M    0.29    0.36    0.02    0.03     2856     2934      152     54
   8    0     0.06   1.67   0.03    1.04      49 K    684 K    0.93    0.57    0.00    0.00     4536        8        3     69
   9    1     0.08   0.41   0.20    0.63    2270 K   3779 K    0.40    0.37    0.00    0.00      168       92       39     56
  10    0     0.05   1.55   0.03    1.00      50 K    665 K    0.92    0.57    0.00    0.00     5208       14        1     68
  11    1     0.10   0.08   1.18    1.20      19 M     32 M    0.41    0.43    0.02    0.03     3416     2483       24     54
  12    0     0.03   1.42   0.02    0.88      82 K    829 K    0.90    0.43    0.00    0.00     4368        9        1     70
  13    1     0.02   0.02   1.20    1.20      39 M     46 M    0.14    0.18    0.16    0.19      224     1654        3     54
  14    0     0.01   0.68   0.01    0.60      59 K    592 K    0.90    0.23    0.00    0.01      728        1        1     70
  15    1     0.10   0.08   1.19    1.20      19 M     34 M    0.44    0.48    0.02    0.03     3024     2273       14     54
  16    0     0.00   0.58   0.01    0.60      74 K    745 K    0.90    0.17    0.00    0.02      224        1        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     2688     3617        0     54
  18    0     0.01   0.48   0.01    0.60     136 K   1465 K    0.91    0.06    0.00    0.03      504        3        2     71
  19    1     0.04   0.03   1.20    1.20      37 M     43 M    0.14    0.23    0.10    0.12     2296     3278       13     56
  20    0     0.00   0.52   0.01    0.60      77 K    803 K    0.90    0.12    0.00    0.02      616        2        0     70
  21    1     0.06   0.05   1.15    1.20      24 M     34 M    0.29    0.34    0.04    0.06     1904     2384        6     55
  22    0     0.00   0.55   0.01    0.60      69 K    733 K    0.90    0.15    0.00    0.02      448        3        0     71
  23    1     0.06   0.05   1.20    1.20      36 M     42 M    0.16    0.28    0.06    0.07     1624     3167      155     55
  24    0     0.00   0.54   0.00    0.60      21 K    259 K    0.92    0.22    0.00    0.01      784        0        1     71
  25    1     0.07   0.06   1.16    1.20      24 M     34 M    0.29    0.33    0.03    0.05     3696     2456        0     55
  26    0     0.00   0.71   0.00    0.60      19 K    180 K    0.89    0.30    0.00    0.01     1456        2        0     70
  27    1     0.07   0.06   1.13    1.20      22 M     32 M    0.30    0.35    0.03    0.05     3416     2125        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.07   0.01    0.76     862 K   8545 K    0.90    0.29    0.00    0.00    27832       53       12     62
 SKT    1     0.07   0.06   1.12    1.19     401 M    519 M    0.23    0.30    0.04    0.06    32536    37531      503     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     402 M    528 M    0.24    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   11 G ; Active cycles:  160 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.70 %

 C1 core residency: 6.82 %; C3 core residency: 0.28 %; C6 core residency: 45.20 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.72 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6347 M   6284 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.57     0.26     211.35       9.13         239.97
 SKT   1    51.10    32.74     392.04      22.42         484.15
---------------------------------------------------------------------------------------------------------------
       *    51.67    33.00     603.39      31.55         484.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.90   0.01    0.62     113 K    883 K    0.87    0.20    0.00    0.01     2128        2        1     71
   1    1     0.03   0.03   1.20    1.20      41 M     47 M    0.13    0.20    0.12    0.14     2632     4263        3     55
   2    0     0.00   0.64   0.01    0.60      73 K    451 K    0.84    0.23    0.00    0.01     1400        2        2     69
   3    1     0.09   0.07   1.20    1.20      30 M     40 M    0.25    0.35    0.03    0.05     2352     3530       86     55
   4    0     0.00   0.44   0.00    0.60    9653      130 K    0.93    0.26    0.00    0.01      336        0        1     70
   5    1     0.02   0.02   1.20    1.20      42 M     48 M    0.12    0.17    0.20    0.23     2016     4121        0     55
   6    0     0.01   0.51   0.01    0.60     171 K   1851 K    0.91    0.06    0.00    0.03      672        2        2     69
   7    1     0.11   0.09   1.20    1.20      26 M     36 M    0.29    0.42    0.02    0.03     3024     2747      159     54
   8    0     0.01   0.52   0.01    0.60     118 K   1328 K    0.91    0.09    0.00    0.03      336        1        1     69
   9    1     0.05   0.34   0.13    0.61    1204 K   2067 K    0.42    0.19    0.00    0.00       56      302       15     56
  10    0     0.01   0.60   0.01    0.60     100 K    997 K    0.90    0.13    0.00    0.02     1008        3        0     68
  11    1     0.10   0.09   1.19    1.20      24 M     35 M    0.31    0.39    0.02    0.03     2576     2831       11     53
  12    0     0.00   0.36   0.00    0.60      14 K    157 K    0.91    0.13    0.00    0.02      336        0        0     70
  13    1     0.03   0.02   1.20    1.20      40 M     47 M    0.14    0.19    0.16    0.18     1400     3335        2     54
  14    0     0.00   0.38   0.00    0.60      10 K    132 K    0.92    0.17    0.00    0.02      616        1        0     70
  15    1     0.10   0.09   1.17    1.20      22 M     35 M    0.36    0.44    0.02    0.03     3920     2533       20     54
  16    0     0.00   0.43   0.00    0.60      14 K    173 K    0.92    0.24    0.00    0.01      336        0        1     70
  17    1     0.04   0.03   1.20    1.20      40 M     47 M    0.15    0.19    0.10    0.12     1568     3420       57     54
  18    0     0.00   0.55   0.00    0.60      15 K    169 K    0.91    0.29    0.00    0.01     1176        4        1     71
  19    1     0.03   0.03   1.20    1.20      40 M     46 M    0.14    0.22    0.12    0.14     2296     3645       12     55
  20    0     0.05   1.62   0.03    1.01      45 K    634 K    0.93    0.58    0.00    0.00     9296       13        2     70
  21    1     0.11   0.09   1.20    1.20      27 M     38 M    0.29    0.38    0.02    0.03     3080     3047       14     55
  22    0     0.04   1.74   0.02    0.93      44 K    498 K    0.91    0.54    0.00    0.00     7728       11        3     70
  23    1     0.05   0.04   1.20    1.20      38 M     45 M    0.16    0.24    0.07    0.08     1680     3126       36     55
  24    0     0.03   1.55   0.02    0.90      40 K    472 K    0.92    0.54    0.00    0.00     4032        8        1     71
  25    1     0.07   0.06   1.15    1.20      26 M     36 M    0.28    0.34    0.03    0.05     2296     3044        8     55
  26    0     0.00   0.84   0.01    0.60      34 K    321 K    0.89    0.35    0.00    0.01     1120        2        1     70
  27    1     0.09   0.08   1.10    1.20      18 M     32 M    0.42    0.44    0.02    0.04     3472     2291       41     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.74     803 K   8204 K    0.90    0.28    0.00    0.00    30520       49       16     62
 SKT    1     0.07   0.06   1.11    1.19     421 M    540 M    0.22    0.31    0.05    0.06    32368    42235      464     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     422 M    548 M    0.23    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.30 %

 C1 core residency: 6.21 %; C3 core residency: 0.32 %; C6 core residency: 46.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.73 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.97 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6534 M   6471 M   |    6%     6%   
 SKT    1       21 G     21 G   |   22%    22%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   55 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.58     0.28     210.60       9.13         230.57
 SKT   1    50.84    32.00     385.34      22.02         486.75
---------------------------------------------------------------------------------------------------------------
       *    51.42    32.29     595.94      31.15         483.42
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.60   0.01    0.60     128 K    827 K    0.84    0.20    0.00    0.01     2800        1        1     70
   1    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.22     2352     4638        0     55
   2    0     0.00   0.69   0.01    0.60      56 K    469 K    0.88    0.23    0.00    0.01      560        0        0     69
   3    1     0.07   0.06   1.20    1.20      29 M     39 M    0.25    0.32    0.04    0.06     2688     2986       97     55
   4    0     0.00   0.64   0.00    0.60      27 K    267 K    0.90    0.27    0.00    0.01      280        1        0     70
   5    1     0.05   0.04   1.20    1.20      37 M     43 M    0.14    0.22    0.08    0.09     1568     2472       12     55
   6    0     0.00   0.56   0.00    0.60      18 K    184 K    0.90    0.31    0.00    0.01     1120        9        0     70
   7    1     0.10   0.08   1.20    1.20      26 M     38 M    0.30    0.39    0.03    0.04     2968     2349      143     54
   8    0     0.00   0.43   0.00    0.60      19 K    171 K    0.89    0.20    0.00    0.01      448        1        0     69
   9    1     0.08   0.42   0.20    0.62    2278 K   4153 K    0.45    0.36    0.00    0.00      112       83       25     56
  10    0     0.00   0.67   0.00    0.60      22 K    160 K    0.86    0.24    0.00    0.01     1120        2        1     68
  11    1     0.07   0.06   1.10    1.20      20 M     31 M    0.35    0.42    0.03    0.05     2632     2422        6     53
  12    0     0.00   0.35   0.00    0.60      15 K    127 K    0.88    0.17    0.00    0.02      504        0        0     70
  13    1     0.05   0.04   1.20    1.20      37 M     44 M    0.16    0.23    0.08    0.10     1568     1581        9     53
  14    0     0.00   0.33   0.00    0.60      14 K    151 K    0.90    0.19    0.00    0.02      616        1        0     70
  15    1     0.11   0.09   1.20    1.20      26 M     35 M    0.26    0.35    0.02    0.03     2520     2050       10     53
  16    0     0.00   0.44   0.00    0.60      46 K    194 K    0.76    0.20    0.00    0.01     2240        3        2     70
  17    1     0.02   0.02   1.20    1.20      41 M     47 M    0.13    0.17    0.20    0.23     2296     3418       35     54
  18    0     0.00   0.43   0.00    0.60      37 K    382 K    0.90    0.10    0.00    0.02      224        2        0     70
  19    1     0.04   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.10    0.12     2016     2850       12     55
  20    0     0.06   1.70   0.03    1.02      45 K    622 K    0.93    0.59    0.00    0.00     6328        9        2     70
  21    1     0.09   0.08   1.19    1.20      24 M     34 M    0.28    0.38    0.03    0.04     3640     2512       15     54
  22    0     0.02   1.18   0.01    0.67     117 K   1110 K    0.89    0.13    0.00    0.01     4424        7        2     71
  23    1     0.06   0.05   1.20    1.20      36 M     43 M    0.15    0.26    0.06    0.07     1232     2645      101     55
  24    0     0.02   1.11   0.02    0.81     104 K   1072 K    0.90    0.31    0.00    0.01     4816        8        2     71
  25    1     0.05   0.05   1.12    1.20      24 M     34 M    0.29    0.32    0.05    0.06     3360     2363        9     55
  26    0     0.03   1.47   0.02    0.90      71 K    695 K    0.90    0.44    0.00    0.00     5096        9        2     70
  27    1     0.09   0.08   1.18    1.20      21 M     33 M    0.35    0.41    0.02    0.04     3248     1884       39     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     726 K   6437 K    0.89    0.31    0.00    0.00    30576       53       10     62
 SKT    1     0.06   0.06   1.11    1.19     409 M    522 M    0.22    0.30    0.05    0.06    32200    34253      513     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     409 M    528 M    0.22    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.55 %

 C1 core residency: 5.36 %; C3 core residency: 0.20 %; C6 core residency: 46.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.93 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6323 M   6263 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.56     0.25     207.07       8.99         247.91
 SKT   1    50.83    32.02     386.93      22.07         484.68
---------------------------------------------------------------------------------------------------------------
       *    51.40    32.26     594.01      31.06         484.54
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     132 K   1132 K    0.88    0.09    0.00    0.02     3528        3        1     70
   1    1     0.04   0.03   1.20    1.20      39 M     45 M    0.14    0.22    0.10    0.12     1512     2862       21     55
   2    0     0.01   0.48   0.01    0.60     152 K   1474 K    0.90    0.08    0.00    0.02     1008        3        1     69
   3    1     0.08   0.07   1.20    1.20      30 M     40 M    0.25    0.34    0.04    0.05     3472     3376       86     54
   4    0     0.00   0.50   0.01    0.60      72 K    769 K    0.91    0.11    0.00    0.02     2072        4        0     70
   5    1     0.05   0.04   1.20    1.20      38 M     45 M    0.15    0.20    0.08    0.10     1568     2584       96     55
   6    0     0.03   1.55   0.02    0.89      43 K    462 K    0.91    0.51    0.00    0.00     6384       11        1     70
   7    1     0.08   0.07   1.17    1.20      24 M     34 M    0.28    0.37    0.03    0.04     3696     2562      160     54
   8    0     0.06   1.69   0.03    0.98      42 K    662 K    0.94    0.58    0.00    0.00     6440        8        3     69
   9    1     0.06   0.40   0.16    0.61    1805 K   2928 K    0.38    0.28    0.00    0.00       56      163       15     56
  10    0     0.03   1.54   0.02    0.87      45 K    497 K    0.91    0.52    0.00    0.00     3528       12        1     68
  11    1     0.07   0.06   1.15    1.20      22 M     34 M    0.33    0.39    0.03    0.05     2856     2912       38     54
  12    0     0.00   0.70   0.01    0.60      28 K    256 K    0.89    0.31    0.00    0.01      672        0        0     70
  13    1     0.05   0.04   1.20    1.20      38 M     44 M    0.15    0.24    0.08    0.09     1960     3398       10     54
  14    0     0.00   0.69   0.01    0.60      25 K    271 K    0.91    0.30    0.00    0.01      504        1        0     70
  15    1     0.10   0.09   1.20    1.20      26 M     37 M    0.29    0.40    0.03    0.04     3192     2475       70     53
  16    0     0.00   0.64   0.01    0.60      30 K    283 K    0.89    0.31    0.00    0.01     1288        2        1     70
  17    1     0.02   0.02   1.20    1.20      41 M     47 M    0.13    0.17    0.20    0.23     1960     3398        0     54
  18    0     0.00   0.52   0.00    0.60      15 K    191 K    0.92    0.26    0.00    0.01      672        0        1     70
  19    1     0.05   0.04   1.20    1.20      37 M     44 M    0.15    0.25    0.07    0.09     1736     3099       13     55
  20    0     0.00   0.54   0.00    0.60      16 K    185 K    0.91    0.23    0.00    0.01     1232        3        0     70
  21    1     0.07   0.06   1.15    1.20      21 M     33 M    0.34    0.38    0.03    0.05     2744     2818        9     55
  22    0     0.00   0.29   0.00    0.60    8167      108 K    0.92    0.14    0.00    0.02      448        1        0     71
  23    1     0.06   0.05   1.20    1.20      36 M     43 M    0.16    0.26    0.05    0.07     2240     3786       26     55
  24    0     0.00   0.33   0.00    0.60      14 K    210 K    0.93    0.15    0.00    0.02      840        1        1     71
  25    1     0.09   0.07   1.20    1.20      26 M     37 M    0.29    0.37    0.03    0.04     3024     2705        5     55
  26    0     0.00   0.48   0.01    0.60     113 K   1149 K    0.90    0.07    0.00    0.03      392        4        2     70
  27    1     0.05   0.05   1.08    1.20      23 M     33 M    0.28    0.31    0.05    0.07     2856     2286        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73     740 K   7655 K    0.90    0.27    0.00    0.00    29008       53       10     62
 SKT    1     0.06   0.06   1.11    1.19     410 M    523 M    0.22    0.30    0.05    0.06    32872    38424      551     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     411 M    531 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  159 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.23 %

 C1 core residency: 6.26 %; C3 core residency: 0.22 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.91 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6377 M   6320 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   54 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.53     0.24     211.32       9.14         230.21
 SKT   1    51.87    32.52     392.78      22.46         487.61
---------------------------------------------------------------------------------------------------------------
       *    52.40    32.76     604.10      31.61         488.05
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60      97 K    667 K    0.85    0.12    0.00    0.02     4088        4        0     69
   1    1     0.03   0.03   1.20    1.20      39 M     44 M    0.13    0.20    0.13    0.15     2912     4874        0     54
   2    0     0.04   1.68   0.02    0.96      56 K    643 K    0.91    0.46    0.00    0.00     6664        6        1     69
   3    1     0.13   0.11   1.20    1.20      27 M     37 M    0.27    0.36    0.02    0.03     1176     3230      124     54
   4    0     0.05   1.58   0.03    1.00      45 K    624 K    0.93    0.58    0.00    0.00     6384        9        2     70
   5    1     0.03   0.03   1.20    1.20      39 M     45 M    0.13    0.20    0.13    0.14     1680     2961       41     55
   6    0     0.03   1.57   0.02    0.90      34 K    458 K    0.92    0.53    0.00    0.00     5208       13        1     70
   7    1     0.08   0.07   1.17    1.20      22 M     33 M    0.32    0.40    0.03    0.04     3752     3189      251     54
   8    0     0.00   0.77   0.01    0.60      27 K    260 K    0.89    0.37    0.00    0.01      280        0        1     69
   9    1     0.06   0.39   0.16    0.61    1551 K   2567 K    0.40    0.34    0.00    0.00      168      146       13     56
  10    0     0.00   0.78   0.01    0.60      36 K    310 K    0.88    0.35    0.00    0.01     1232        7        3     68
  11    1     0.07   0.06   1.15    1.20      22 M     34 M    0.34    0.40    0.03    0.05     3080     3309        4     53
  12    0     0.00   0.51   0.01    0.60      74 K    773 K    0.90    0.14    0.00    0.02      392        1        1     70
  13    1     0.04   0.03   1.20    1.20      37 M     44 M    0.15    0.21    0.09    0.11     1736     3194        5     53
  14    0     0.00   0.53   0.01    0.60      79 K    794 K    0.90    0.16    0.00    0.02       56        2        0     70
  15    1     0.08   0.07   1.19    1.20      22 M     34 M    0.33    0.41    0.03    0.04     3864     2980       20     54
  16    0     0.01   0.54   0.01    0.60     104 K   1099 K    0.90    0.14    0.00    0.02      728        3        0     70
  17    1     0.02   0.02   1.20    1.20      40 M     46 M    0.12    0.17    0.20    0.23     1960     5243        0     54
  18    0     0.00   0.46   0.01    0.60      60 K    637 K    0.90    0.08    0.00    0.02      112        2        1     70
  19    1     0.06   0.05   1.20    1.20      35 M     42 M    0.16    0.28    0.06    0.07     2184     4428       21     55
  20    0     0.00   0.59   0.01    0.60      64 K    627 K    0.90    0.11    0.00    0.02     1568        3        1     70
  21    1     0.07   0.06   1.19    1.20      23 M     34 M    0.32    0.38    0.03    0.05     3304     3586        9     54
  22    0     0.00   0.38   0.00    0.60      21 K    253 K    0.91    0.09    0.00    0.02      224        0        1     70
  23    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.22    0.12    0.14     1232     2980       66     55
  24    0     0.00   0.32   0.00    0.60      12 K    162 K    0.93    0.16    0.00    0.02      616        0        0     71
  25    1     0.10   0.08   1.20    1.20      26 M     38 M    0.30    0.38    0.03    0.04     2520     3080       54     55
  26    0     0.00   0.46   0.00    0.60    9487      132 K    0.93    0.23    0.00    0.01      728        1        0     70
  27    1     0.06   0.05   1.12    1.20      22 M     32 M    0.32    0.34    0.04    0.06     2408     2983        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.74     726 K   7446 K    0.90    0.29    0.00    0.00    28280       51       11     62
 SKT    1     0.06   0.06   1.11    1.19     400 M    515 M    0.22    0.31    0.05    0.06    31976    46183      609     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.07   0.56    1.18     401 M    522 M    0.23    0.31    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.47 %

 C1 core residency: 5.82 %; C3 core residency: 0.20 %; C6 core residency: 46.51 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.07 => corresponds to 1.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.92 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6278 M   6215 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.55     0.24     207.25       8.99         224.05
 SKT   1    50.40    32.17     385.10      22.00         482.25
---------------------------------------------------------------------------------------------------------------
       *    50.95    32.41     592.36      30.99         481.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.38   0.01    0.60      88 K    751 K    0.88    0.10    0.00    0.02     2240        2        2     70
   1    1     0.02   0.02   1.20    1.20      40 M     45 M    0.12    0.17    0.19    0.21     1176     2832        0     54
   2    0     0.03   1.43   0.02    0.84      91 K    831 K    0.89    0.38    0.00    0.00     5040        8        2     69
   3    1     0.08   0.07   1.20    1.20      30 M     39 M    0.23    0.33    0.04    0.05     2240     3055       86     54
   4    0     0.00   0.52   0.01    0.60     101 K    948 K    0.89    0.09    0.00    0.02     1512        3        1     70
   5    1     0.06   0.05   1.20    1.20      36 M     42 M    0.16    0.25    0.06    0.07     2128     3292       56     55
   6    0     0.00   0.56   0.00    0.60      18 K    192 K    0.90    0.23    0.00    0.01     1008        7        0     70
   7    1     0.07   0.06   1.16    1.20      22 M     33 M    0.34    0.40    0.03    0.05     4088     1973      123     54
   8    0     0.05   1.47   0.03    0.92      93 K   1110 K    0.92    0.45    0.00    0.00     5880       10        0     69
   9    1     0.04   0.31   0.13    0.65    1102 K   1782 K    0.38    0.15    0.00    0.00       56      203       10     55
  10    0     0.00   0.67   0.01    0.60      32 K    325 K    0.90    0.27    0.00    0.01     1120        5        1     68
  11    1     0.08   0.07   1.18    1.20      22 M     34 M    0.35    0.41    0.03    0.04     2968     2213        5     53
  12    0     0.00   0.58   0.00    0.60      24 K    249 K    0.90    0.29    0.00    0.01     2184        2        1     70
  13    1     0.06   0.05   1.20    1.20      35 M     43 M    0.17    0.23    0.06    0.07     1288     2923       22     53
  14    0     0.01   1.62   0.01    0.71      20 K    228 K    0.91    0.39    0.00    0.00     3696        4        0     70
  15    1     0.11   0.09   1.20    1.20      26 M     38 M    0.29    0.39    0.02    0.03     1792     2283       83     53
  16    0     0.03   1.59   0.02    0.92      35 K    425 K    0.92    0.54    0.00    0.00     4144        7        1     70
  17    1     0.04   0.04   1.20    1.20      38 M     44 M    0.14    0.21    0.08    0.10     2744     2769       60     54
  18    0     0.00   0.70   0.00    0.60      28 K    225 K    0.87    0.29    0.00    0.01      896        2        0     70
  19    1     0.03   0.03   1.20    1.20      38 M     44 M    0.14    0.23    0.11    0.13     2408     3129       10     55
  20    0     0.00   0.52   0.00    0.60      14 K    167 K    0.92    0.28    0.00    0.01      224        0        1     70
  21    1     0.08   0.07   1.19    1.20      24 M     35 M    0.31    0.35    0.03    0.04     2968     2188        8     54
  22    0     0.00   0.54   0.00    0.60      16 K    190 K    0.91    0.29    0.00    0.01      672        0        1     71
  23    1     0.03   0.02   1.20    1.20      38 M     44 M    0.14    0.21    0.13    0.15     2296     3349        9     55
  24    0     0.00   0.61   0.00    0.60      18 K    201 K    0.91    0.31    0.00    0.01      616        0        1     71
  25    1     0.06   0.05   1.15    1.20      23 M     33 M    0.30    0.33    0.04    0.06     3696     2046        0     55
  26    0     0.01   0.50   0.01    0.60     126 K   1317 K    0.90    0.07    0.00    0.02     1400        5        2     70
  27    1     0.07   0.06   1.17    1.20      24 M     35 M    0.31    0.36    0.03    0.05     2576     2012        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.10   0.01    0.73     712 K   7164 K    0.90    0.29    0.00    0.00    30632       55       13     61
 SKT    1     0.06   0.05   1.11    1.19     402 M    517 M    0.22    0.30    0.05    0.06    32424    34267      481     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.04   0.06   0.56    1.18     403 M    524 M    0.23    0.30    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired:   10 G ; Active cycles:  157 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 47.40 %

 C1 core residency: 6.86 %; C3 core residency: 0.12 %; C6 core residency: 45.62 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.60 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.04 => corresponds to 0.90 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     6235 M   6178 M   |    6%     6%   
 SKT    1       20 G     20 G   |   21%    21%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   53 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.54     0.25     207.88       8.98         247.08
 SKT   1    50.61    31.99     385.54      22.04         486.27
---------------------------------------------------------------------------------------------------------------
       *    51.15    32.24     593.43      31.02         485.91
