;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMZ 3, @20
	SUB <0, @2
	SUB @0, @2
	ADD 230, 40
	SUB 3, @20
	DJN -1, @-20
	SLT 20, @12
	ADD 130, 0
	ADD 270, 60
	CMP -207, <-126
	ADD @127, 106
	SLT 20, @12
	SUB <700, @4
	SUB 3, @20
	SUB @13, 0
	SUB <0, @2
	SUB 0, 2
	SUB @13, 0
	MOV -7, <-22
	SPL 0, @-2
	SPL 0, @-2
	SLT 20, @12
	DJN -1, @-20
	SPL 0, @-2
	SPL -0, @-502
	SPL 0, @-2
	CMP @13, 0
	SUB @621, 106
	SUB @121, 106
	SUB @121, 106
	CMP -207, <-126
	ADD #270, <1
	DJN -1, @-20
	SUB @23, 4
	ADD #270, <1
	SPL 200, 90
	DJN -1, @-20
	DJN -1, @-20
	ADD 210, 30
	MOV @-127, 100
	SLT #270, <1
	MOV -1, <-20
	JMZ 3, @20
	CMP -207, <-120
	SUB 3, @20
	SUB 3, @20
	ADD 120, 9
	ADD 120, 9
