ncverilog: 15.20-s039: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s039: Started on Oct 25, 2020 at 22:59:36 CST
ncverilog
	testfixture.v
	../src/lcd_ctrl.v
	+define+tb2
	+notimingcheck
	+access+r
Recompiling... reason: file '../src/lcd_ctrl.v' is newer than expected.
	expected: Sun Oct 25 22:59:08 2020
	actual:   Sun Oct 25 22:59:34 2020
file: ../src/lcd_ctrl.v
	module worklib.LCD_CTRL:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.LCD_CTRL:v <0x35eef1e9>
			streams:  36, words: 21827
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  5       5
		Primitives:              42       1
		Timing outputs:          16       1
		Registers:              100     100
		Scalar wires:            30       -
		Expanded wires:          37       5
		Vectored wires:           7       -
		Always blocks:           12      12
		Initial blocks:           7       7
		Cont. assignments:        8      17
		Pseudo assignments:       1       1
		Timing checks:          102       -
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_Q-2020.03, Linux, 02/09/2020
(C) 1996 - 2020 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'LCD_CTRL.fsdb'
*Verdi* : Begin traversing the scopes, layer (0).
*Verdi* : End of traversing.
*Verdi* : Begin traversing the MDAs, layer (0).
*Verdi* : Enable +mda and +packedmda dumping.
*Verdi* : End of traversing the MDAs.
All data have been generated successfully!

-------------------PASS-------------------

Simulation complete via $finish(1) at time 22060 NS + 0
./testfixture.v:137 		    #10 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s039: Exiting on Oct 25, 2020 at 22:59:41 CST  (total: 00:00:05)
