#![allow(dead_code)]
use arcstr::ArcStr;
use rust_decimal::Decimal;
use rust_decimal_macros::dec;
use serde::{Deserialize, Serialize};
use sky130pdk::Sky130Pdk;
use spice::Spice;
use substrate::block::Block;
use substrate::context::{ContextBuilder, Installation, PdkContext};
use substrate::geometry::prelude::*;
use substrate::layout;
use substrate::layout::{element::Shape, Cell, ExportsLayoutData, Layout, LayoutData};
use substrate::pdk::layers::{DerivedLayerFamily, DerivedLayers, LayerFamily, Layers};
use substrate::pdk::{Pdk, PdkLayers};
use substrate::schematic::{
    CellBuilder, HasNestedView, InstancePath, NestedData, NestedView, Schematic,
};
use substrate::types::layout::{
    Builder, CustomHardwareType, HardwareType, HasHardwareType, IoShape, Port, PortGeometry,
    ShapePort,
};
use substrate::types::schematic::{IoBundle, Node};
use substrate::types::{Array, BundlePrimitive, Flipped, InOut, Input, Io, Output, Signal};

// begin-code-snippet pdk
pub struct ExamplePdk;

impl Installation for ExamplePdk {
    fn post_install(&self, ctx: &mut ContextBuilder) {
        ctx.install_pdk_layers::<Self>();
    }
}

impl Pdk for ExamplePdk {
    type Layers = ExamplePdkLayers;
    const LAYOUT_DB_UNITS: Decimal = dec!(1e-9);
}
// end-code-snippet pdk

#[derive(Clone)]
pub enum ExamplePrimitive {}

// begin-code-snippet layers
#[derive(Layers)]
pub struct ExamplePdkLayers {
    #[layer(gds = "66/20")]
    pub poly: Poly,
    #[layer_family]
    pub met1: Met1,
    #[layer(name = "met2", gds = "69/20")]
    pub met2: Met2,
}

#[derive(LayerFamily, Clone, Copy)]
pub struct Met1 {
    #[layer(gds = "68/20", primary)]
    pub met1_drawing: Met1Drawing,
    #[layer(gds = "68/16", pin)]
    pub met1_pin: Met1Pin,
    #[layer(gds = "68/5", label)]
    pub met1_label: Met1Label,
}
// end-code-snippet layers

// begin-code-snippet derive_corner
#[derive(Debug, Clone, Copy, Serialize, Deserialize)]
pub enum ExamplePdkCorner {
    Tt,
    Ss,
    Ff,
}
// end-code-snippet derive_corner

pub struct ExamplePdkA;

impl Installation for ExamplePdkA {
    fn post_install(&self, ctx: &mut ContextBuilder) {
        ctx.install_pdk_layers::<Self>();
    }
}

impl Pdk for ExamplePdkA {
    type Layers = ExamplePdkALayers;
    const LAYOUT_DB_UNITS: Decimal = dec!(1e-9);
}

pub struct ExamplePdkB;

impl Installation for ExamplePdkB {
    fn post_install(&self, ctx: &mut ContextBuilder) {
        ctx.install_pdk_layers::<Self>();
    }
}

impl Pdk for ExamplePdkB {
    type Layers = ExamplePdkBLayers;
    const LAYOUT_DB_UNITS: Decimal = dec!(1e-9);
}

#[derive(Debug, Clone, Copy, Serialize, Deserialize)]
pub struct ExampleCorner;

#[derive(Layers)]
pub struct ExamplePdkALayers {
    #[layer(gds = "66/20")]
    pub polya: PolyA,
    #[layer_family]
    pub met1a: Met1A,
    #[layer(name = "met2", gds = "69/20")]
    pub met2a: Met2A,
}

#[derive(LayerFamily, Clone, Copy)]
pub struct Met1A {
    #[layer(gds = "68/20", primary)]
    pub drawing: Met1ADrawing,
    #[layer(gds = "68/16", pin)]
    pub pin: Met1APin,
    #[layer(gds = "68/5", label)]
    pub label: Met1ALabel,
}

#[derive(Layers)]
pub struct ExamplePdkBLayers {
    #[layer(gds = "66/20")]
    pub polyb: PolyB,
    #[layer_family]
    pub met1b: Met1B,
    #[layer(name = "met2", gds = "69/20")]
    pub met2b: Met2B,
}

#[derive(LayerFamily, Clone, Copy)]
pub struct Met1B {
    #[layer(gds = "68/20", primary)]
    pub drawing: Met1BDrawing,
    #[layer(gds = "68/16", pin)]
    pub pin: Met1BPin,
    #[layer(gds = "68/5", label)]
    pub label: Met1BLabel,
}

#[allow(dead_code)]
// begin-code-snippet derived_layers
#[derive(DerivedLayers)]
pub struct DerivedLayers {
    #[layer_family]
    m1: M1,
    m2: M2,
}

#[derive(DerivedLayerFamily, Clone, Copy)]
pub struct M1 {
    #[layer(primary)]
    pub drawing: M1Drawing,
    #[layer(pin)]
    pub pin: M1Pin,
    #[layer(label)]
    pub label: M1Label,
}

impl From<&PdkLayers<ExamplePdkA>> for DerivedLayers {
    fn from(value: &PdkLayers<ExamplePdkA>) -> Self {
        Self {
            m1: M1 {
                drawing: M1Drawing::new(value.met1a.drawing),
                pin: M1Pin::new(value.met1a.pin),
                label: M1Label::new(value.met1a.label),
            },
            m2: M2::new(value.met2a),
        }
    }
}

impl From<&PdkLayers<ExamplePdkB>> for DerivedLayers {
    fn from(value: &PdkLayers<ExamplePdkB>) -> Self {
        Self {
            m1: M1 {
                drawing: M1Drawing::new(value.met1b.drawing),
                pin: M1Pin::new(value.met1b.pin),
                label: M1Label::new(value.met1b.label),
            },
            m2: M2::new(value.met2b),
        }
    }
}
// end-code-snippet derived_layers

// begin-code-snippet inverter
#[derive(Io, Clone, Default, Debug)]
pub struct InverterIo {
    pub vdd: InOut<Signal>,
    pub vss: InOut<Signal>,
    pub din: Input<Signal>,
    pub dout: Output<Signal>,
}

#[derive(Serialize, Deserialize, Debug, Clone, Hash, PartialEq, Eq)]
pub struct Inverter {
    strength: usize,
}

// begin-hidden-code
impl Inverter {
    pub fn new(strength: usize) -> Self {
        Self { strength }
    }
}

// end-hidden-code
impl Block for Inverter {
    type Io = InverterIo;

    fn name(&self) -> arcstr::ArcStr {
        arcstr::format!("inverter_{}", self.strength)
    }

    fn io(&self) -> Self::Io {
        Default::default()
    }
}
// end-code-snippet inverter

// begin-code-snippet inverter_layout
impl ExportsLayoutData for Inverter {
    type LayoutData = ();
}

impl Layout<ExamplePdk> for Inverter {
    fn layout(
        &self,
        io: &mut Builder<<Self as Block>::Io>,
        cell: &mut layout::CellBuilder<ExamplePdk>,
    ) -> substrate::error::Result<Self::LayoutData> {
        io.vss.push(IoShape::with_layers(
            cell.ctx.layers.met1,
            Rect::from_sides(25, 0, 75, 25),
        ));
        io.vdd.push(IoShape::with_layers(
            cell.ctx.layers.met1,
            Rect::from_sides(25, 175, 75, 200),
        ));
        io.din.push(IoShape::with_layers(
            cell.ctx.layers.met1,
            Rect::from_sides(0, 50, 25, 150),
        ));
        io.dout.push(IoShape::with_layers(
            cell.ctx.layers.met1,
            Rect::from_sides(75, 50, 100, 150),
        ));
        cell.draw(Shape::new(
            cell.ctx.layers.met1,
            Rect::from_sides(0, 0, 100, 200),
        ))?;
        Ok(())
    }
}
// end-code-snippet inverter_layout

// begin-code-snippet inverter_multiprocess
impl Layout<ExamplePdkA> for Inverter {
    // begin-ellipses inverter_multiprocess
    fn layout(
        &self,
        io: &mut Builder<<Self as Block>::Io>,
        cell: &mut layout::CellBuilder<ExamplePdkA>,
    ) -> substrate::error::Result<Self::LayoutData> {
        io.vss.push(IoShape::with_layers(
            cell.ctx.layers.met1a,
            Rect::from_sides(25, 0, 75, 25),
        ));
        io.vdd.push(IoShape::with_layers(
            cell.ctx.layers.met1a,
            Rect::from_sides(25, 175, 75, 200),
        ));
        io.din.push(IoShape::with_layers(
            cell.ctx.layers.met1a,
            Rect::from_sides(0, 50, 25, 150),
        ));
        io.dout.push(IoShape::with_layers(
            cell.ctx.layers.met1a,
            Rect::from_sides(75, 50, 100, 150),
        ));
        cell.draw(Shape::new(
            cell.ctx.layers.met1a,
            Rect::from_sides(0, 0, 100, 200),
        ))?;
        Ok(())
    }
    // end-ellipses inverter_multiprocess
}

impl Layout<ExamplePdkB> for Inverter {
    // begin-ellipses inverter_multiprocess
    fn layout(
        &self,
        io: &mut Builder<<Self as Block>::Io>,
        cell: &mut layout::CellBuilder<ExamplePdkB>,
    ) -> substrate::error::Result<Self::LayoutData> {
        io.vss.push(IoShape::with_layers(
            cell.ctx.layers.met1b,
            Rect::from_sides(50, 0, 150, 25),
        ));
        io.vdd.push(IoShape::with_layers(
            cell.ctx.layers.met1b,
            Rect::from_sides(50, 75, 150, 100),
        ));
        io.din.push(IoShape::with_layers(
            cell.ctx.layers.met1b,
            Rect::from_sides(0, 25, 25, 75),
        ));
        io.dout.push(IoShape::with_layers(
            cell.ctx.layers.met1b,
            Rect::from_sides(175, 25, 200, 75),
        ));
        cell.draw(Shape::new(
            cell.ctx.layers.met1b,
            Rect::from_sides(0, 0, 200, 100),
        ))?;
        Ok(())
    }
    // end-ellipses inverter_multiprocess
}
// end-code-snippet inverter_multiprocess

// begin-code-snippet buffer_io_simple
#[derive(Io, Clone, Copy, Default)]
pub struct BufferIo {
    vdd: InOut<Signal>,
    vss: InOut<Signal>,
    din: Input<Signal>,
    dout: Output<Signal>,
}
// end-code-snippet buffer_io_simple

#[allow(dead_code)]
mod __buffer_io_autogenerated {
    use super::*;

    // begin-code-snippet buffer_io_autogenerated
    // Autogenerated by `#[derive(Io)]`.
    pub struct BufferIoSchematic {
        vdd: Node,
        vss: Node,
        din: Node,
        dout: Node,
    }

    pub struct BufferIoLayout {
        vdd: PortGeometry,
        vss: PortGeometry,
        din: PortGeometry,
        dout: PortGeometry,
    }
    // end-code-snippet buffer_io_autogenerated
}

mod __buffer_io_signal_override {
    use super::*;

    // begin-code-snippet buffer_io
    #[derive(Io, Clone, Default)]
    pub struct BufferIo {
        vdd: InOut<Signal>,
        vss: InOut<Signal>,
        #[substrate(layout_type = "ShapePort")]
        din: Input<Signal>,
        #[substrate(layout_type = "ShapePort")]
        dout: Output<Signal>,
    }
    // end-code-snippet buffer_io
}

mod __buffer_io_custom_layout {
    use super::*;
    use substrate::types::{layout, Io};

    // begin-code-snippet buffer_io_custom_layout
    #[derive(Io, Clone, Default)]
    #[substrate(layout_type = "BufferIoLayout")]
    pub struct BufferIo {
        vdd: InOut<Signal>,
        vss: InOut<Signal>,
        din: Input<Signal>,
        dout: Output<Signal>,
    }

    #[derive(layout::HardwareType, Clone)]
    pub struct BufferIoLayout {
        vdd: Port,
        vss: Port,
        din: ShapePort,
        dout: ShapePort,
    }

    impl CustomHardwareType<BufferIo> for BufferIoLayout {
        fn from_layout_type(_other: &BufferIo) -> Self {
            Self {
                vdd: Port,
                vss: Port,
                din: ShapePort,
                dout: ShapePort,
            }
        }
    }
    // end-code-snippet buffer_io_custom_layout
}

#[derive(Serialize, Deserialize, Debug, Clone, Hash, PartialEq, Eq)]
pub struct Buffer {
    strength: usize,
}

impl Buffer {
    pub fn new(strength: usize) -> Self {
        Self { strength }
    }
}

impl Block for Buffer {
    type Io = BufferIo;

    fn name(&self) -> arcstr::ArcStr {
        arcstr::format!("buffer_{}", self.strength)
    }

    fn io(&self) -> Self::Io {
        Default::default()
    }
}

#[derive(LayoutData)]
pub struct BufferData {
    pub inv1: layout::Instance<Inverter>,
    pub inv2: layout::Instance<Inverter>,
}

impl ExportsLayoutData for Buffer {
    type LayoutData = BufferData;
}

mod single_process_buffer {
    use crate::{BufferData, BufferIo, ExamplePdk, Inverter};
    use serde::{Deserialize, Serialize};
    use substrate::block::Block;
    use substrate::geometry::align::{AlignBbox, AlignMode};
    use substrate::layout::{self, CellBuilder, ExportsLayoutData, Layout};
    use substrate::types::layout::Builder;

    #[derive(Serialize, Deserialize, Debug, Clone, Hash, PartialEq, Eq, Block)]
    #[substrate(io = "BufferIo")]
    pub struct Buffer {
        strength: usize,
    }

    // begin-code-snippet buffer_layout
    impl ExportsLayoutData for Buffer {
        type LayoutData = BufferData;
    }

    // begin-code-snippet cell_builder_generate
    impl Layout<ExamplePdk> for Buffer {
        fn layout(
            // begin-ellipses cell_builder_generate
            &self,
            io: &mut Builder<<Self as Block>::Io>,
            cell: &mut CellBuilder<ExamplePdk>,
            // end-ellipses cell_builder_generate
        ) -> substrate::error::Result<Self::LayoutData> {
            let inv1 = cell.generate(Inverter::new(self.strength));
            let inv2 = inv1.clone().align_bbox(AlignMode::ToTheRight, &inv1, 10);

            cell.draw(inv1.clone())?;
            cell.draw(inv2.clone())?;

            io.vdd.merge(inv1.io().vdd);
            io.vdd.merge(inv2.io().vdd);
            io.vss.merge(inv1.io().vss);
            io.vss.merge(inv2.io().vss);
            io.din.merge(inv1.io().din);
            io.dout.merge(inv2.io().dout);

            Ok(BufferData { inv1, inv2 })
        }
    }
    // end-code-snippet cell_builder_generate
    // end-code-snippet buffer_layout
}

// begin-code-snippet buffer_multiprocess
impl<PDK: Pdk> Layout<PDK> for Buffer
where
    Inverter: Layout<PDK>,
{
    fn layout(
        &self,
        io: &mut <<<Self as Block>::Io as HasHardwareType>::HardwareType as HardwareType>::Builder,
        cell: &mut layout::CellBuilder<PDK>,
    ) -> substrate::error::Result<<Self as ExportsLayoutData>::LayoutData> {
        let inv1 = cell.generate(Inverter::new(self.strength));
        let inv2 = inv1.clone().align_bbox(AlignMode::ToTheRight, &inv1, 10);

        cell.draw(inv1.clone())?;
        cell.draw(inv2.clone())?;

        io.vdd.merge(inv1.io().vdd);
        io.vdd.merge(inv2.io().vdd);
        io.vss.merge(inv1.io().vss);
        io.vss.merge(inv2.io().vss);
        io.din.merge(inv1.io().din);
        io.dout.merge(inv2.io().dout);

        Ok(BufferData { inv1, inv2 })
    }
}
// end-code-snippet buffer_multiprocess

// begin-code-snippet buffer_hard_macro
#[derive(Clone, Debug, Hash, Eq, PartialEq, Serialize, Deserialize, Block)]
#[substrate(io = "BufferIo")]
pub struct BufferInlineHardMacro;

impl Schematic for BufferInlineHardMacro {
    type Schema = Sky130Pdk;
    type NestedData = ();
    fn schematic(
        &self,
        io: &IoBundle<Self, Node>,
        cell: &mut CellBuilder<<Self as Schematic>::Schema>,
    ) -> substrate::error::Result<Self::NestedData> {
        let mut scir = Spice::scir_cell_from_str(
            r#"
                * CMOS buffer

                .subckt buffer din dout vdd vss
                X0 din dinb vdd vss inverter
                X1 dinb dout vdd vss inverter
                .ends

                .subckt inverter din dout vdd vss
                X0 dout din vss vss sky130_fd_pr__nfet_01v8 w=2 l=0.15
                X1 dout din vdd vdd sky130_fd_pr__pfet_01v8 w=4 l=0.15
                .ends
            "#,
            "buffer",
        )
        .convert_schema::<Sky130Pdk>()?;

        scir.connect("din", io.din);
        scir.connect("dout", io.dout);
        scir.connect("vss", io.vss);
        scir.connect("vdd", io.vdd);

        cell.set_scir(scir);
        Ok(())
    }
}
// end-code-snippet buffer_hard_macro

// begin-code-snippet buffern_data
#[derive(Default, LayoutData)]
pub struct BufferNData {
    pub buffers: Vec<layout::Instance<Buffer>>,
}
// end-code-snippet buffern_data

fn generate_layout() {
    // begin-code-snippet generate
    let ctx = PdkContext::new(ExamplePdk);
    let handle = ctx.generate_layout(Buffer::new(5));
    let cell: &Cell<Buffer> = handle.cell();

    assert_eq!(cell.block(), &Buffer::new(5));
    assert_eq!(cell.data().inv1.block(), &Inverter::new(5));
    assert_eq!(cell.data().inv2.block(), &Inverter::new(5));

    assert_eq!(
        cell.data().inv1.bbox(),
        Some(Rect::from_sides(0, 0, 100, 200))
    );

    assert_eq!(
        cell.data().inv2.bbox(),
        Some(Rect::from_sides(110, 0, 210, 200))
    );

    assert_eq!(cell.bbox(), Some(Rect::from_sides(0, 0, 210, 200)));
    // end-code-snippet generate
}

fn main() {
    generate_layout();
}

/// Demonstrates how to save simulator output.
mod sim {
    use substrate::simulation::data::{tran, FromSaved};

    // begin-code-snippet sim_from_saved
    #[derive(Debug, Clone, FromSaved)]
    #[allow(unused)]
    pub enum SavedEnum {
        Fields {
            vout: tran::Voltage,
            iout: tran::Current,
        },
        Tuple(tran::Voltage, tran::Current),
        Unit,
    }

    #[derive(Debug, Clone, FromSaved)]
    #[allow(unused)]
    pub struct NamedFields {
        vout: tran::Voltage,
        iout: tran::Current,
    }

    #[derive(Debug, Clone, FromSaved)]
    #[allow(unused)]
    pub struct NewType(NamedFields);

    #[derive(Debug, Clone, FromSaved)]
    #[allow(unused)]
    pub struct Tuple(NamedFields, SavedEnum);
    // end-code-snippet sim_from_saved
}

fn io() {
    // begin-code-snippet array-io
    #[derive(Io, Clone, Debug)]
    pub struct ArrayIo {
        pub in_bus: Input<Array<Signal>>,
        pub out_bus: Output<Array<Signal>>,
    }

    let io_type = ArrayIo {
        in_bus: Input(Array::new(5, Signal::new())),
        out_bus: Output(Array::new(5, Signal::new())),
    };
    // end-code-snippet array-io

    // begin-code-snippet array-io-constructor
    impl ArrayIo {
        pub fn new(in_size: usize, m: usize) -> Self {
            Self {
                in_bus: Input(Array::new(in_size, Signal::new())),
                out_bus: Output(Array::new(in_size * m, Signal::new())),
            }
        }
    }
    // end-code-snippet array-io-constructor

    // begin-code-snippet mos-io
    #[derive(Io, Clone, Default, Debug)]
    pub struct ThreePortMosIo {
        pub d: InOut<Signal>,
        pub g: Input<Signal>,
        pub s: InOut<Signal>,
    }

    #[derive(Io, Clone, Default, Debug)]
    pub struct FourPortMosIo {
        pub d: InOut<Signal>,
        pub g: Input<Signal>,
        pub s: InOut<Signal>,
        pub b: InOut<Signal>,
    }
    // end-code-snippet mos-io

    // begin-code-snippet mos-io-from
    impl<T: BundlePrimitive> From<ThreePortMosIoBundle<T>> for FourPortMosIoBundle<T> {
        fn from(value: ThreePortMosIoBundle<T>) -> Self {
            Self {
                d: value.d,
                g: value.g,
                s: value.s.clone(),
                b: value.s,
            }
        }
    }
    // end-code-snippet mos-io-from

    // begin-code-snippet mos-io-body
    impl<T: BundlePrimitive> ThreePortMosIoBundle<T> {
        fn with_body(&self, b: T) -> FourPortMosIoBundle<T> {
            FourPortMosIoBundle {
                d: self.d.clone(),
                g: self.g.clone(),
                s: self.s.clone(),
                b,
            }
        }
    }
    // end-code-snippet mos-io-body

    // begin-code-snippet sram-io
    #[derive(Io, Clone, Debug)]
    pub struct SramIo {
        pub clk: Input<Signal>,
        pub we: Input<Signal>,
        pub addr: Input<Array<Signal>>,
        pub din: Input<Array<Signal>>,
        pub dout: Output<Array<Signal>>,
    }

    pub type SramObserverIo = Input<SramIo>;
    // end-code-snippet sram-io

    // begin-code-snippet sram-driver-io
    pub type SramDriverIo = Flipped<SramIo>;
    // end-code-snippet sram-driver-io

    // begin-code-snippet sram-block
    #[derive(Serialize, Deserialize, Debug, Clone, Hash, PartialEq, Eq)]
    pub struct Sram {
        num_words: usize,
        data_width: usize,
    }

    impl Block for Sram {
        type Io = SramIo;

        fn name(&self) -> ArcStr {
            arcstr::format!("sram{}x{}", self.num_words, self.data_width)
        }

        fn io(&self) -> Self::Io {
            Self::Io {
                clk: Default::default(),
                we: Default::default(),
                addr: Input(Array::new(
                    (self.num_words - 1).ilog2() as usize + 1,
                    Signal::new(),
                )),
                din: Input(Array::new(self.data_width, Signal::new())),
                dout: Output(Array::new(self.data_width, Signal::new())),
            }
        }
    }
    // end-code-snippet sram-block

    let _ = io_type;
}

#[derive(Io, Clone, Default, Debug)]
pub struct VdividerIo {
    pub vdd: InOut<Signal>,
    pub vss: InOut<Signal>,
    pub dout: Output<Signal>,
}

#[allow(clippy::derived_hash_with_manual_eq)]
#[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, Eq)]
#[substrate(io = "()")]
pub struct Vdivider {
    /// The top resistance.
    pub r1: Decimal,
    /// The bottom resistance.
    pub r2: Decimal,
}

// begin-code-snippet vdivider-bad-eq
impl PartialEq<Self> for Vdivider {
    fn eq(&self, other: &Self) -> bool {
        self.r1 == other.r1
    }
}
// end-code-snippet vdivider-bad-eq

pub mod nested_data {
    use super::*;
    use substrate::schematic::Instance;

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "()")]
    pub struct Inverter;

    impl Schematic for Inverter {
        type Schema = Spice;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            Ok(())
        }
    }

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "()")]
    pub struct Buffer;

    // begin-code-snippet buffer-nested-data
    #[derive(NestedData)]
    pub struct BufferData {
        inv1: Instance<Inverter>,
        inv2: Instance<Inverter>,
        x: Node,
    }
    // end-code-snippet buffer-nested-data

    // begin-code-snippet custom-nested-view
    #[derive(Clone, Copy)]
    pub struct MyMetadata {
        my_calculated_value: i64,
    }

    impl HasNestedView for MyMetadata {
        type NestedView = Self;

        fn nested_view(&self, _parent: &InstancePath) -> Self::NestedView {
            *self
        }
    }

    #[derive(NestedData)]
    pub struct BufferDataWithMetadata {
        inv1: Instance<Inverter>,
        inv2: Instance<Inverter>,
        metadata: MyMetadata,
    }
    // end-code-snippet custom-nested-view

    // begin-code-snippet custom-nested-view-2
    pub struct BufferDataWithMetadataV2 {
        inv1: Instance<Inverter>,
        inv2: Instance<Inverter>,
        metadata: i64,
    }

    pub struct NestedBufferDataWithMetadataV2 {
        inv1: NestedView<Instance<Inverter>>,
        inv2: NestedView<Instance<Inverter>>,
        metadata: i64,
    }

    impl HasNestedView for BufferDataWithMetadataV2 {
        type NestedView = NestedBufferDataWithMetadataV2;

        fn nested_view(&self, parent: &InstancePath) -> Self::NestedView {
            Self::NestedView {
                inv1: self.inv1.nested_view(parent),
                inv2: self.inv2.nested_view(parent),
                metadata: self.metadata,
            }
        }
    }

    impl HasNestedView for NestedBufferDataWithMetadataV2 {
        type NestedView = NestedBufferDataWithMetadataV2;

        fn nested_view(&self, parent: &InstancePath) -> Self::NestedView {
            Self::NestedView {
                inv1: self.inv1.nested_view(parent),
                inv2: self.inv2.nested_view(parent),
                metadata: self.metadata,
            }
        }
    }
    // end-code-snippet custom-nested-view-2
}

mod try_data {
    use super::*;

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "super::VdividerIo")]
    pub struct Vdivider {
        /// The top resistance.
        pub r1: Decimal,
        /// The bottom resistance.
        pub r2: Decimal,
    }

    // begin-code-snippet vdivider-try-data-error-handling
    impl Schematic for Vdivider {
        type Schema = Spice;
        type NestedData = ();

        fn schematic(
            &self,
            io: &IoBundle<Self, substrate::types::schematic::Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            let r1 = cell.instantiate(Resistor::new(self.r1));
            let r2 = cell.instantiate(Resistor::new(self.r2));
            r1.try_data()?;
            r2.try_data()?;

            cell.connect(io.vdd, r1.io().p);
            cell.connect(io.dout, r1.io().n);
            cell.connect(io.dout, r2.io().p);
            cell.connect(io.vss, r2.io().n);

            Ok(())
        }
    }
    // end-code-snippet vdivider-try-data-error-handling
}

mod instantiate_blocking {
    use super::*;

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "super::VdividerIo")]
    pub struct Vdivider {
        /// The top resistance.
        pub r1: Decimal,
        /// The bottom resistance.
        pub r2: Decimal,
    }

    // begin-code-snippet vdivider-instantiate-blocking-error-handling
    impl Schematic for Vdivider {
        type Schema = Spice;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, substrate::types::schematic::Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            let r1 = cell.instantiate_blocking(Resistor::new(self.r1))?;
            let r2 = cell.instantiate_blocking(Resistor::new(self.r2))?;

            cell.connect(io.vdd, r1.io().p);
            cell.connect(io.dout, r1.io().n);
            cell.connect(io.dout, r2.io().p);
            cell.connect(io.vss, r2.io().n);

            Ok(())
        }
    }
    // end-code-snippet vdivider-instantiate-blocking-error-handling
}

mod instantiate_blocking_bad {
    use super::*;

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "super::VdividerIo")]
    pub struct Vdivider {
        /// The top resistance.
        pub r1: Decimal,
        /// The bottom resistance.
        pub r2: Decimal,
    }

    // begin-code-snippet vdivider-instantiate-blocking-bad
    impl Schematic for Vdivider {
        type Schema = Spice;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            if let Ok(r1) = cell.instantiate_blocking(Resistor::new(self.r1)) {
                cell.connect(io.vdd, r1.io().p);
                cell.connect(io.dout, r1.io().n);
            } else {
                cell.connect(io.vdd, io.dout);
            }
            let r2 = cell.instantiate_blocking(Resistor::new(self.r1))?;
            cell.connect(io.dout, r2.io().p);
            cell.connect(io.vss, r2.io().n);

            Ok(())
        }
    }
    // end-code-snippet vdivider-instantiate-blocking-bad
}

mod generate {
    use super::*;

    #[derive(Serialize, Deserialize, Block, Debug, Copy, Clone, Hash, PartialEq, Eq)]
    #[substrate(io = "super::VdividerIo")]
    pub struct Vdivider {
        /// The top resistance.
        pub r1: Decimal,
        /// The bottom resistance.
        pub r2: Decimal,
    }

    // begin-code-snippet vdivider-generate-add-error-handling
    impl Schematic for Vdivider {
        type Schema = Spice;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            let r1_cell = cell.generate(Resistor::new(self.r1));
            let r2 = cell.instantiate_blocking(Resistor::new(self.r2))?;

            // Block on generator to see if it succeeds.
            if r1_cell.try_cell().is_ok() {
                let r1 = cell.add(r1_cell);
                cell.connect(io.vdd, r1.io().p);
                cell.connect(io.dout, r1.io().n);
            } else {
                cell.connect(io.vdd, io.dout);
            }

            cell.connect(io.dout, r2.io().p);
            cell.connect(io.vss, r2.io().n);

            Ok(())
        }
    }
    // end-code-snippet vdivider-generate-add-error-handling
}

mod scir {
    use serde::{Deserialize, Serialize};
    use substrate::block::Block;
    use substrate::schematic::{CellBuilder, PrimitiveBinding, Schematic, ScirBinding};
    use substrate::scir::schema::{Schema, StringSchema};
    use substrate::scir::{Cell, Direction, Instance, LibraryBuilder};
    use substrate::types::schematic::IoBundle;
    use substrate::types::TwoTerminalIo;

    // begin-code-snippet scir-schema
    pub struct MySchema;

    #[derive(Debug, Copy, Clone)]
    pub enum MyPrimitive {
        Resistor(i64),
        Capacitor(i64),
    }

    impl Schema for MySchema {
        type Primitive = MyPrimitive;
    }
    // end-code-snippet scir-schema

    // begin-code-snippet scir-primitive-binding
    #[derive(Clone, Copy, Debug, Eq, PartialEq, Hash, Serialize, Deserialize, Block)]
    #[substrate(io = "TwoTerminalIo")]
    pub struct Resistor(i64);

    impl Schematic for Resistor {
        type Schema = MySchema;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, substrate::types::schematic::Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            let mut prim = PrimitiveBinding::new(MyPrimitive::Resistor(self.0));

            prim.connect("p", io.p);
            prim.connect("n", io.n);

            cell.set_primitive(prim);
            Ok(())
        }
    }
    // end-code-snippet scir-primitive-binding

    // begin-code-snippet scir-scir-binding
    #[derive(Clone, Copy, Debug, Eq, PartialEq, Hash, Serialize, Deserialize, Block)]
    #[substrate(io = "TwoTerminalIo")]
    pub struct ParallelResistors(i64, i64);

    impl Schematic for ParallelResistors {
        type Schema = MySchema;
        type NestedData = ();
        fn schematic(
            &self,
            io: &IoBundle<Self, substrate::types::schematic::Node>,
            cell: &mut CellBuilder<<Self as Schematic>::Schema>,
        ) -> substrate::error::Result<Self::NestedData> {
            // Creates a SCIR library containing the desired cell.
            let mut lib = LibraryBuilder::<MySchema>::new();
            let r1 = lib.add_primitive(MyPrimitive::Resistor(self.0));
            let r2 = lib.add_primitive(MyPrimitive::Resistor(self.1));
            let mut parallel_resistors = Cell::new("parallel_resistors");
            let p = parallel_resistors.add_node("p");
            let n = parallel_resistors.add_node("n");
            parallel_resistors.expose_port(p, Direction::InOut);
            parallel_resistors.expose_port(n, Direction::InOut);
            let mut r1 = Instance::new("r1", r1);
            r1.connect("p", p);
            r1.connect("n", n);
            parallel_resistors.add_instance(r1);
            let mut r2 = Instance::new("r2", r2);
            r2.connect("p", p);
            r2.connect("n", n);
            parallel_resistors.add_instance(r2);
            let cell_id = lib.add_cell(parallel_resistors);

            // Binds to the desired cell in the SCIR library.
            let mut scir = ScirBinding::new(lib.build().unwrap(), cell_id);

            scir.connect("p", io.p);
            scir.connect("n", io.n);

            cell.set_scir(scir);
            Ok(())
        }
    }
    // end-code-snippet scir-scir-binding

    #[allow(unused_variables)]
    fn library() {
        // begin-code-snippet scir-library-builder
        let mut lib = LibraryBuilder::<StringSchema>::new();
        // end-code-snippet scir-library-builder
        // begin-code-snippet scir-library-cell
        let empty_cell = Cell::new("empty");
        let empty_cell_id = lib.add_cell(empty_cell);
        // end-code-snippet scir-library-cell
        // begin-code-snippet scir-library-primitive
        let resistor_id = lib.add_primitive(arcstr::literal!("resistor"));
        // end-code-snippet scir-library-primitive
        // begin-code-snippet scir-library-signals
        let mut vdivider = Cell::new("vdivider");

        let vdd = vdivider.add_node("vdd");
        let vout = vdivider.add_node("vout");
        let vss = vdivider.add_node("vss");

        vdivider.expose_port(vdd, Direction::InOut);
        vdivider.expose_port(vout, Direction::Output);
        vdivider.expose_port(vss, Direction::InOut);
        // end-code-snippet scir-library-signals
        // begin-code-snippet scir-library-primitive-instances
        let mut r1 = Instance::new("r1", resistor_id);

        r1.connect("p", vdd);
        r1.connect("n", vout);

        vdivider.add_instance(r1);

        let mut r2 = Instance::new("r2", resistor_id);

        r2.connect("p", vout);
        r2.connect("n", vss);

        vdivider.add_instance(r2);

        let vdivider_id = lib.add_cell(vdivider);
        // end-code-snippet scir-library-primitive-instances
        // begin-code-snippet scir-library-instances
        let mut stacked_vdivider = Cell::new("stacked_vdivider");

        let vdd = stacked_vdivider.add_node("vdd");
        let v1 = stacked_vdivider.add_node("v1");
        let v2 = stacked_vdivider.add_node("v2");
        let v3 = stacked_vdivider.add_node("v3");
        let vss = stacked_vdivider.add_node("vss");

        let mut vdiv1 = Instance::new("vdiv1", vdivider_id);

        vdiv1.connect("vdd", vdd);
        vdiv1.connect("vout", v1);
        vdiv1.connect("vss", v2);

        stacked_vdivider.add_instance(vdiv1);

        let mut vdiv2 = Instance::new("vdiv2", vdivider_id);

        vdiv2.connect("vdd", v2);
        vdiv2.connect("vout", v3);
        vdiv2.connect("vss", vss);

        stacked_vdivider.add_instance(vdiv2);

        let stacked_vdivider_id = lib.add_cell(stacked_vdivider);
        // end-code-snippet scir-library-instances
    }
}
