/* Generated by Yosys 0.8+ (git sha1 UNKNOWN, clang 14.0.0-1ubuntu1.1 -fPIC -Os) */

module bug_eval(result);
  wire [3:0] a_num1;
  wire [3:0] a_num2;
  wire [4:0] a_sum;
  wire [3:0] b_num1;
  wire [3:0] b_num2;
  wire [4:0] b_sum;
  wire [2:0] in_shiftandmult;
  output [4:0] result;
  wire y1;
  wire y2;
  assign result[3] = ~y1;
  top_1 eval_top_1 (
    .w(3'h4),
    .y(y1)
  );
  assign a_num1 = 4'h2;
  assign a_num2 = 4'h1;
  assign a_sum = 5'hxx;
  assign b_num1 = 4'h8;
  assign b_num2 = 4'h4;
  assign b_sum = 5'hxx;
  assign in_shiftandmult = 3'h4;
  assign { result[4], result[2:0] } = { 1'h0, result[3], y1, y1 };
  assign y2 = 1'hx;
  endmodule

module top_1(y, w);
  wire _0_;
  input [2:0] w;
  output y;
  assign _0_ = ~(w[0] | w[1]);
  assign y = _0_ & ~(w[2]);
endmodule
