Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Oct 22 20:31:59 2025
| Host         : dorn_pc running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file project_top_control_sets_placed.rpt
| Design       : project_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    48 |
| Unused register locations in slices containing registers |   118 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            2 |
|     10 |            1 |
|     12 |            9 |
|    16+ |           36 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             130 |           41 |
| No           | No                    | Yes                    |              82 |           15 |
| No           | Yes                   | No                     |             424 |           71 |
| Yes          | No                    | No                     |             208 |           30 |
| Yes          | No                    | Yes                    |             462 |          126 |
| Yes          | Yes                   | No                     |             408 |           84 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+---------------------------------------------------+---------------------------------+------------------+----------------+
|          Clock Signal          |                   Enable Signal                   |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------------+---------------------------------------------------+---------------------------------+------------------+----------------+
| ~freq625m_BUFG                 |                                                   |                                 |                4 |              8 |
|  clk_IBUF_BUFG                 | f1/keypad_inst/btnC_edge_filtered                 | f1/equation_input_inst/SR[0]    |                1 |              8 |
|  clk_IBUF_BUFG                 |                                                   | c0/ctr[4]_i_1_n_0               |                1 |             10 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g2_sin_coeff_a[7]_i_1_n_0  | f1/equation_input_inst/SR[0]    |                2 |             12 |
|  screen_1_data_reg[15]_i_2_n_0 |                                                   |                                 |                2 |             12 |
|  clk_IBUF_BUFG                 | f1/keypad_inst/E[0]                               | f1/equation_input_inst/SR[0]    |                3 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/temp_coeff124_out          | f1/equation_input_inst/SR[0]    |                3 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g2_cos_coeff_a[7]_i_1_n_0  | f1/equation_input_inst/SR[0]    |                3 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g2_poly_coeff_c[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |                4 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g1_sin_coeff_a[7]_i_1_n_0  | f1/equation_input_inst/SR[0]    |                2 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g1_cos_coeff_a[7]_i_1_n_0  | f1/equation_input_inst/SR[0]    |                2 |             12 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g1_poly_coeff_c[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |                2 |             12 |
|  clk_IBUF_BUFG                 | b0/d2/debounce_counter[7]_i_2__1_n_0              | b0/d2/debounce_counter          |                3 |             16 |
|  clk_IBUF_BUFG                 | b0/d0/pulse_counter                               | b0/d0/debounce_counter          |                3 |             16 |
|  clk_IBUF_BUFG                 | b0/d0/debounce_counter[7]_i_2_n_0                 | b0/d0/debounce_counter          |                3 |             16 |
|  clk_IBUF_BUFG                 | b0/d1/pulse_counter                               | b0/d1/debounce_counter          |                3 |             16 |
|  clk_IBUF_BUFG                 | b0/d1/debounce_counter[7]_i_2__0_n_0              | b0/d1/debounce_counter          |                2 |             16 |
|  clk_IBUF_BUFG                 | b0/d2/pulse_counter                               | b0/d2/debounce_counter          |                2 |             16 |
|  clk_IBUF_BUFG                 | b0/d3/pulse_counter                               | b0/d3/debounce_counter          |                3 |             16 |
|  clk_IBUF_BUFG                 | b0/d3/debounce_counter[7]_i_2__2_n_0              | b0/d3/debounce_counter          |                2 |             16 |
|  clk_IBUF_BUFG                 | b0/d4/debounce_counter[7]_i_2__3_n_0              | b0/d4/debounce_counter          |                2 |             16 |
|  clk_IBUF_BUFG                 | b0/d4/pulse_counter                               | b0/d4/debounce_counter          |                3 |             16 |
| ~state[0]                      |                                                   |                                 |                7 |             28 |
|  clk_IBUF_BUFG                 | g0/sol_x_reg[0][0][0]                             | f1/equation_input_inst/SR[0]    |                4 |             30 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/sol_y_reg[1][0]_3[0]       | f1/equation_input_inst/SR[0]    |                7 |             30 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/sol_y_reg[1][0]_4[0]       | f1/equation_input_inst/SR[0]    |                5 |             30 |
|  clk_IBUF_BUFG                 | g1/sol_x_reg[0][0][0]                             | f1/equation_input_inst/SR[0]    |                6 |             30 |
| ~freq625m_BUFG                 |                                                   | g0/frame_counter[16]_i_1_n_0    |                4 |             32 |
| ~freq625m_BUFG                 |                                                   | g1/frame_counter[16]_i_1__0_n_0 |                4 |             32 |
|  clk_IBUF_BUFG                 |                                                   | b0/d0/clear                     |                5 |             34 |
|  clk_IBUF_BUFG                 |                                                   | b0/d4/tick_1ms_i_1__3_n_0       |                5 |             34 |
|  clk_IBUF_BUFG                 |                                                   | b0/d3/tick_1ms_i_1__2_n_0       |                5 |             34 |
|  clk_IBUF_BUFG                 |                                                   | b0/d2/tick_1ms_i_1__1_n_0       |                5 |             34 |
|  clk_IBUF_BUFG                 |                                                   | b0/d1/tick_1ms_i_1__0_n_0       |                5 |             34 |
| ~freq625m_BUFG                 | g0/delay[0]_i_1_n_0                               |                                 |                5 |             40 |
| ~freq625m_BUFG                 | g1/delay[0]_i_1__0_n_0                            |                                 |                5 |             40 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g2_poly_coeff_b[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |               19 |             56 |
|  clk_IBUF_BUFG                 | g1/E[0]                                           | f1/equation_input_inst/SR[0]    |               17 |             64 |
| ~freq625m_BUFG                 | g0/FSM_onehot_state[31]_i_1_n_0                   |                                 |               10 |             64 |
| ~freq625m_BUFG                 | g1/FSM_onehot_state[31]_i_1__0_n_0                |                                 |               10 |             64 |
|  clk_IBUF_BUFG                 | g0/sol_cnt_prev_reg[1]_0[0]                       | f1/equation_input_inst/SR[0]    |               19 |             64 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g2_poly_coeff_a[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |               21 |             80 |
|  clk_IBUF_BUFG                 |                                                   |                                 |               28 |             82 |
|  clk_IBUF_BUFG                 |                                                   | f1/equation_input_inst/SR[0]    |               15 |             82 |
| ~freq625m_BUFG                 |                                                   | g1/spi_word[39]_i_1__0_n_0      |               18 |             90 |
| ~freq625m_BUFG                 |                                                   | g0/spi_word[39]_i_1_n_0         |               19 |             90 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g1_poly_coeff_b[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |               28 |             98 |
|  clk_IBUF_BUFG                 | f1/equation_input_inst/g1_poly_coeff_a[7]_i_1_n_0 | f1/equation_input_inst/SR[0]    |               36 |            124 |
+--------------------------------+---------------------------------------------------+---------------------------------+------------------+----------------+


