// Seed: 2200686859
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  wire id_7;
  id_8(
      .id_0(1), .id_1(1), .id_2(1), .id_3(1), .id_4(id_5)
  );
  wire id_9;
endmodule
module module_1 (
    input tri   id_0,
    input wire  id_1
    , id_4,
    input uwire id_2
);
  wire id_5;
  assign id_4 = id_1;
  tri0 id_6 = 1;
  module_0(
      id_5, id_6, id_6, id_6, id_6
  );
  wire id_7;
endmodule
