\* The_Asset_Allocation_Model *\
Minimize
OBJ: 0.3 nnp_0_0 + 0.02625 nnp_0_0_0 + 0.0030625 nnp_0_0_0_0
 + 0.0030625 nnp_0_0_0_1 + 0.0030625 nnp_0_0_0_2 + 0.0030625 nnp_0_0_0_3
 + 0.0030625 nnp_0_0_0_4 + 0.0030625 nnp_0_0_0_5 + 0.02625 nnp_0_0_1
 + 0.0030625 nnp_0_0_1_0 + 0.0030625 nnp_0_0_1_1 + 0.0030625 nnp_0_0_1_2
 + 0.0030625 nnp_0_0_1_3 + 0.0030625 nnp_0_0_1_4 + 0.0030625 nnp_0_0_1_5
 + 0.02625 nnp_0_0_2 + 0.0030625 nnp_0_0_2_0 + 0.0030625 nnp_0_0_2_1
 + 0.0030625 nnp_0_0_2_2 + 0.0030625 nnp_0_0_2_3 + 0.0030625 nnp_0_0_2_4
 + 0.0030625 nnp_0_0_2_5 + 0.02625 nnp_0_0_3 + 0.0030625 nnp_0_0_3_0
 + 0.0030625 nnp_0_0_3_1 + 0.0030625 nnp_0_0_3_2 + 0.0030625 nnp_0_0_3_3
 + 0.0030625 nnp_0_0_3_4 + 0.0030625 nnp_0_0_3_5 + 0.02625 nnp_0_0_4
 + 0.0030625 nnp_0_0_4_0 + 0.0030625 nnp_0_0_4_1 + 0.0030625 nnp_0_0_4_2
 + 0.0030625 nnp_0_0_4_3 + 0.0030625 nnp_0_0_4_4 + 0.0030625 nnp_0_0_4_5
 + 0.02625 nnp_0_0_5 + 0.0030625 nnp_0_0_5_0 + 0.0030625 nnp_0_0_5_1
 + 0.0030625 nnp_0_0_5_2 + 0.0030625 nnp_0_0_5_3 + 0.0030625 nnp_0_0_5_4
 + 0.0030625 nnp_0_0_5_5 + 0.02625 nnp_0_0_6 + 0.0030625 nnp_0_0_6_0
 + 0.0030625 nnp_0_0_6_1 + 0.0030625 nnp_0_0_6_2 + 0.0030625 nnp_0_0_6_3
 + 0.0030625 nnp_0_0_6_4 + 0.0030625 nnp_0_0_6_5 + 0.02625 nnp_0_0_7
 + 0.0030625 nnp_0_0_7_0 + 0.0030625 nnp_0_0_7_1 + 0.0030625 nnp_0_0_7_2
 + 0.0030625 nnp_0_0_7_3 + 0.0030625 nnp_0_0_7_4 + 0.0030625 nnp_0_0_7_5
 + 0.3 nnp_0_1 + 0.02625 nnp_0_1_0 + 0.0030625 nnp_0_1_0_0
 + 0.0030625 nnp_0_1_0_1 + 0.0030625 nnp_0_1_0_2 + 0.0030625 nnp_0_1_0_3
 + 0.0030625 nnp_0_1_0_4 + 0.0030625 nnp_0_1_0_5 + 0.02625 nnp_0_1_1
 + 0.0030625 nnp_0_1_1_0 + 0.0030625 nnp_0_1_1_1 + 0.0030625 nnp_0_1_1_2
 + 0.0030625 nnp_0_1_1_3 + 0.0030625 nnp_0_1_1_4 + 0.0030625 nnp_0_1_1_5
 + 0.02625 nnp_0_1_2 + 0.0030625 nnp_0_1_2_0 + 0.0030625 nnp_0_1_2_1
 + 0.0030625 nnp_0_1_2_2 + 0.0030625 nnp_0_1_2_3 + 0.0030625 nnp_0_1_2_4
 + 0.0030625 nnp_0_1_2_5 + 0.02625 nnp_0_1_3 + 0.0030625 nnp_0_1_3_0
 + 0.0030625 nnp_0_1_3_1 + 0.0030625 nnp_0_1_3_2 + 0.0030625 nnp_0_1_3_3
 + 0.0030625 nnp_0_1_3_4 + 0.0030625 nnp_0_1_3_5 + 0.02625 nnp_0_1_4
 + 0.0030625 nnp_0_1_4_0 + 0.0030625 nnp_0_1_4_1 + 0.0030625 nnp_0_1_4_2
 + 0.0030625 nnp_0_1_4_3 + 0.0030625 nnp_0_1_4_4 + 0.0030625 nnp_0_1_4_5
 + 0.02625 nnp_0_1_5 + 0.0030625 nnp_0_1_5_0 + 0.0030625 nnp_0_1_5_1
 + 0.0030625 nnp_0_1_5_2 + 0.0030625 nnp_0_1_5_3 + 0.0030625 nnp_0_1_5_4
 + 0.0030625 nnp_0_1_5_5 + 0.02625 nnp_0_1_6 + 0.0030625 nnp_0_1_6_0
 + 0.0030625 nnp_0_1_6_1 + 0.0030625 nnp_0_1_6_2 + 0.0030625 nnp_0_1_6_3
 + 0.0030625 nnp_0_1_6_4 + 0.0030625 nnp_0_1_6_5 + 0.02625 nnp_0_1_7
 + 0.0030625 nnp_0_1_7_0 + 0.0030625 nnp_0_1_7_1 + 0.0030625 nnp_0_1_7_2
 + 0.0030625 nnp_0_1_7_3 + 0.0030625 nnp_0_1_7_4 + 0.0030625 nnp_0_1_7_5
 + 0.3 nnp_0_2 + 0.02625 nnp_0_2_0 + 0.0030625 nnp_0_2_0_0
 + 0.0030625 nnp_0_2_0_1 + 0.0030625 nnp_0_2_0_2 + 0.0030625 nnp_0_2_0_3
 + 0.0030625 nnp_0_2_0_4 + 0.0030625 nnp_0_2_0_5 + 0.02625 nnp_0_2_1
 + 0.0030625 nnp_0_2_1_0 + 0.0030625 nnp_0_2_1_1 + 0.0030625 nnp_0_2_1_2
 + 0.0030625 nnp_0_2_1_3 + 0.0030625 nnp_0_2_1_4 + 0.0030625 nnp_0_2_1_5
 + 0.02625 nnp_0_2_2 + 0.0030625 nnp_0_2_2_0 + 0.0030625 nnp_0_2_2_1
 + 0.0030625 nnp_0_2_2_2 + 0.0030625 nnp_0_2_2_3 + 0.0030625 nnp_0_2_2_4
 + 0.0030625 nnp_0_2_2_5 + 0.02625 nnp_0_2_3 + 0.0030625 nnp_0_2_3_0
 + 0.0030625 nnp_0_2_3_1 + 0.0030625 nnp_0_2_3_2 + 0.0030625 nnp_0_2_3_3
 + 0.0030625 nnp_0_2_3_4 + 0.0030625 nnp_0_2_3_5 + 0.02625 nnp_0_2_4
 + 0.0030625 nnp_0_2_4_0 + 0.0030625 nnp_0_2_4_1 + 0.0030625 nnp_0_2_4_2
 + 0.0030625 nnp_0_2_4_3 + 0.0030625 nnp_0_2_4_4 + 0.0030625 nnp_0_2_4_5
 + 0.02625 nnp_0_2_5 + 0.0030625 nnp_0_2_5_0 + 0.0030625 nnp_0_2_5_1
 + 0.0030625 nnp_0_2_5_2 + 0.0030625 nnp_0_2_5_3 + 0.0030625 nnp_0_2_5_4
 + 0.0030625 nnp_0_2_5_5 + 0.02625 nnp_0_2_6 + 0.0030625 nnp_0_2_6_0
 + 0.0030625 nnp_0_2_6_1 + 0.0030625 nnp_0_2_6_2 + 0.0030625 nnp_0_2_6_3
 + 0.0030625 nnp_0_2_6_4 + 0.0030625 nnp_0_2_6_5 + 0.02625 nnp_0_2_7
 + 0.0030625 nnp_0_2_7_0 + 0.0030625 nnp_0_2_7_1 + 0.0030625 nnp_0_2_7_2
 + 0.0030625 nnp_0_2_7_3 + 0.0030625 nnp_0_2_7_4 + 0.0030625 nnp_0_2_7_5
 + 0.3 nnp_0_3 + 0.02625 nnp_0_3_0 + 0.0030625 nnp_0_3_0_0
 + 0.0030625 nnp_0_3_0_1 + 0.0030625 nnp_0_3_0_2 + 0.0030625 nnp_0_3_0_3
 + 0.0030625 nnp_0_3_0_4 + 0.0030625 nnp_0_3_0_5 + 0.02625 nnp_0_3_1
 + 0.0030625 nnp_0_3_1_0 + 0.0030625 nnp_0_3_1_1 + 0.0030625 nnp_0_3_1_2
 + 0.0030625 nnp_0_3_1_3 + 0.0030625 nnp_0_3_1_4 + 0.0030625 nnp_0_3_1_5
 + 0.02625 nnp_0_3_2 + 0.0030625 nnp_0_3_2_0 + 0.0030625 nnp_0_3_2_1
 + 0.0030625 nnp_0_3_2_2 + 0.0030625 nnp_0_3_2_3 + 0.0030625 nnp_0_3_2_4
 + 0.0030625 nnp_0_3_2_5 + 0.02625 nnp_0_3_3 + 0.0030625 nnp_0_3_3_0
 + 0.0030625 nnp_0_3_3_1 + 0.0030625 nnp_0_3_3_2 + 0.0030625 nnp_0_3_3_3
 + 0.0030625 nnp_0_3_3_4 + 0.0030625 nnp_0_3_3_5 + 0.02625 nnp_0_3_4
 + 0.0030625 nnp_0_3_4_0 + 0.0030625 nnp_0_3_4_1 + 0.0030625 nnp_0_3_4_2
 + 0.0030625 nnp_0_3_4_3 + 0.0030625 nnp_0_3_4_4 + 0.0030625 nnp_0_3_4_5
 + 0.02625 nnp_0_3_5 + 0.0030625 nnp_0_3_5_0 + 0.0030625 nnp_0_3_5_1
 + 0.0030625 nnp_0_3_5_2 + 0.0030625 nnp_0_3_5_3 + 0.0030625 nnp_0_3_5_4
 + 0.0030625 nnp_0_3_5_5 + 0.02625 nnp_0_3_6 + 0.0030625 nnp_0_3_6_0
 + 0.0030625 nnp_0_3_6_1 + 0.0030625 nnp_0_3_6_2 + 0.0030625 nnp_0_3_6_3
 + 0.0030625 nnp_0_3_6_4 + 0.0030625 nnp_0_3_6_5 + 0.02625 nnp_0_3_7
 + 0.0030625 nnp_0_3_7_0 + 0.0030625 nnp_0_3_7_1 + 0.0030625 nnp_0_3_7_2
 + 0.0030625 nnp_0_3_7_3 + 0.0030625 nnp_0_3_7_4 + 0.0030625 nnp_0_3_7_5
 + 0.3 nnp_0_4 + 0.02625 nnp_0_4_0 + 0.0030625 nnp_0_4_0_0
 + 0.0030625 nnp_0_4_0_1 + 0.0030625 nnp_0_4_0_2 + 0.0030625 nnp_0_4_0_3
 + 0.0030625 nnp_0_4_0_4 + 0.0030625 nnp_0_4_0_5 + 0.02625 nnp_0_4_1
 + 0.0030625 nnp_0_4_1_0 + 0.0030625 nnp_0_4_1_1 + 0.0030625 nnp_0_4_1_2
 + 0.0030625 nnp_0_4_1_3 + 0.0030625 nnp_0_4_1_4 + 0.0030625 nnp_0_4_1_5
 + 0.02625 nnp_0_4_2 + 0.0030625 nnp_0_4_2_0 + 0.0030625 nnp_0_4_2_1
 + 0.0030625 nnp_0_4_2_2 + 0.0030625 nnp_0_4_2_3 + 0.0030625 nnp_0_4_2_4
 + 0.0030625 nnp_0_4_2_5 + 0.02625 nnp_0_4_3 + 0.0030625 nnp_0_4_3_0
 + 0.0030625 nnp_0_4_3_1 + 0.0030625 nnp_0_4_3_2 + 0.0030625 nnp_0_4_3_3
 + 0.0030625 nnp_0_4_3_4 + 0.0030625 nnp_0_4_3_5 + 0.02625 nnp_0_4_4
 + 0.0030625 nnp_0_4_4_0 + 0.0030625 nnp_0_4_4_1 + 0.0030625 nnp_0_4_4_2
 + 0.0030625 nnp_0_4_4_3 + 0.0030625 nnp_0_4_4_4 + 0.0030625 nnp_0_4_4_5
 + 0.02625 nnp_0_4_5 + 0.0030625 nnp_0_4_5_0 + 0.0030625 nnp_0_4_5_1
 + 0.0030625 nnp_0_4_5_2 + 0.0030625 nnp_0_4_5_3 + 0.0030625 nnp_0_4_5_4
 + 0.0030625 nnp_0_4_5_5 + 0.02625 nnp_0_4_6 + 0.0030625 nnp_0_4_6_0
 + 0.0030625 nnp_0_4_6_1 + 0.0030625 nnp_0_4_6_2 + 0.0030625 nnp_0_4_6_3
 + 0.0030625 nnp_0_4_6_4 + 0.0030625 nnp_0_4_6_5 + 0.02625 nnp_0_4_7
 + 0.0030625 nnp_0_4_7_0 + 0.0030625 nnp_0_4_7_1 + 0.0030625 nnp_0_4_7_2
 + 0.0030625 nnp_0_4_7_3 + 0.0030625 nnp_0_4_7_4 + 0.0030625 nnp_0_4_7_5
 + 0.3 nnp_0_5 + 0.02625 nnp_0_5_0 + 0.0030625 nnp_0_5_0_0
 + 0.0030625 nnp_0_5_0_1 + 0.0030625 nnp_0_5_0_2 + 0.0030625 nnp_0_5_0_3
 + 0.0030625 nnp_0_5_0_4 + 0.0030625 nnp_0_5_0_5 + 0.02625 nnp_0_5_1
 + 0.0030625 nnp_0_5_1_0 + 0.0030625 nnp_0_5_1_1 + 0.0030625 nnp_0_5_1_2
 + 0.0030625 nnp_0_5_1_3 + 0.0030625 nnp_0_5_1_4 + 0.0030625 nnp_0_5_1_5
 + 0.02625 nnp_0_5_2 + 0.0030625 nnp_0_5_2_0 + 0.0030625 nnp_0_5_2_1
 + 0.0030625 nnp_0_5_2_2 + 0.0030625 nnp_0_5_2_3 + 0.0030625 nnp_0_5_2_4
 + 0.0030625 nnp_0_5_2_5 + 0.02625 nnp_0_5_3 + 0.0030625 nnp_0_5_3_0
 + 0.0030625 nnp_0_5_3_1 + 0.0030625 nnp_0_5_3_2 + 0.0030625 nnp_0_5_3_3
 + 0.0030625 nnp_0_5_3_4 + 0.0030625 nnp_0_5_3_5 + 0.02625 nnp_0_5_4
 + 0.0030625 nnp_0_5_4_0 + 0.0030625 nnp_0_5_4_1 + 0.0030625 nnp_0_5_4_2
 + 0.0030625 nnp_0_5_4_3 + 0.0030625 nnp_0_5_4_4 + 0.0030625 nnp_0_5_4_5
 + 0.02625 nnp_0_5_5 + 0.0030625 nnp_0_5_5_0 + 0.0030625 nnp_0_5_5_1
 + 0.0030625 nnp_0_5_5_2 + 0.0030625 nnp_0_5_5_3 + 0.0030625 nnp_0_5_5_4
 + 0.0030625 nnp_0_5_5_5 + 0.02625 nnp_0_5_6 + 0.0030625 nnp_0_5_6_0
 + 0.0030625 nnp_0_5_6_1 + 0.0030625 nnp_0_5_6_2 + 0.0030625 nnp_0_5_6_3
 + 0.0030625 nnp_0_5_6_4 + 0.0030625 nnp_0_5_6_5 + 0.02625 nnp_0_5_7
 + 0.0030625 nnp_0_5_7_0 + 0.0030625 nnp_0_5_7_1 + 0.0030625 nnp_0_5_7_2
 + 0.0030625 nnp_0_5_7_3 + 0.0030625 nnp_0_5_7_4 + 0.0030625 nnp_0_5_7_5
 + 0.3 nnp_0_6 + 0.02625 nnp_0_6_0 + 0.0030625 nnp_0_6_0_0
 + 0.0030625 nnp_0_6_0_1 + 0.0030625 nnp_0_6_0_2 + 0.0030625 nnp_0_6_0_3
 + 0.0030625 nnp_0_6_0_4 + 0.0030625 nnp_0_6_0_5 + 0.02625 nnp_0_6_1
 + 0.0030625 nnp_0_6_1_0 + 0.0030625 nnp_0_6_1_1 + 0.0030625 nnp_0_6_1_2
 + 0.0030625 nnp_0_6_1_3 + 0.0030625 nnp_0_6_1_4 + 0.0030625 nnp_0_6_1_5
 + 0.02625 nnp_0_6_2 + 0.0030625 nnp_0_6_2_0 + 0.0030625 nnp_0_6_2_1
 + 0.0030625 nnp_0_6_2_2 + 0.0030625 nnp_0_6_2_3 + 0.0030625 nnp_0_6_2_4
 + 0.0030625 nnp_0_6_2_5 + 0.02625 nnp_0_6_3 + 0.0030625 nnp_0_6_3_0
 + 0.0030625 nnp_0_6_3_1 + 0.0030625 nnp_0_6_3_2 + 0.0030625 nnp_0_6_3_3
 + 0.0030625 nnp_0_6_3_4 + 0.0030625 nnp_0_6_3_5 + 0.02625 nnp_0_6_4
 + 0.0030625 nnp_0_6_4_0 + 0.0030625 nnp_0_6_4_1 + 0.0030625 nnp_0_6_4_2
 + 0.0030625 nnp_0_6_4_3 + 0.0030625 nnp_0_6_4_4 + 0.0030625 nnp_0_6_4_5
 + 0.02625 nnp_0_6_5 + 0.0030625 nnp_0_6_5_0 + 0.0030625 nnp_0_6_5_1
 + 0.0030625 nnp_0_6_5_2 + 0.0030625 nnp_0_6_5_3 + 0.0030625 nnp_0_6_5_4
 + 0.0030625 nnp_0_6_5_5 + 0.02625 nnp_0_6_6 + 0.0030625 nnp_0_6_6_0
 + 0.0030625 nnp_0_6_6_1 + 0.0030625 nnp_0_6_6_2 + 0.0030625 nnp_0_6_6_3
 + 0.0030625 nnp_0_6_6_4 + 0.0030625 nnp_0_6_6_5 + 0.02625 nnp_0_6_7
 + 0.0030625 nnp_0_6_7_0 + 0.0030625 nnp_0_6_7_1 + 0.0030625 nnp_0_6_7_2
 + 0.0030625 nnp_0_6_7_3 + 0.0030625 nnp_0_6_7_4 + 0.0030625 nnp_0_6_7_5
 + 0.3 nnp_0_7 + 0.02625 nnp_0_7_0 + 0.0030625 nnp_0_7_0_0
 + 0.0030625 nnp_0_7_0_1 + 0.0030625 nnp_0_7_0_2 + 0.0030625 nnp_0_7_0_3
 + 0.0030625 nnp_0_7_0_4 + 0.0030625 nnp_0_7_0_5 + 0.02625 nnp_0_7_1
 + 0.0030625 nnp_0_7_1_0 + 0.0030625 nnp_0_7_1_1 + 0.0030625 nnp_0_7_1_2
 + 0.0030625 nnp_0_7_1_3 + 0.0030625 nnp_0_7_1_4 + 0.0030625 nnp_0_7_1_5
 + 0.02625 nnp_0_7_2 + 0.0030625 nnp_0_7_2_0 + 0.0030625 nnp_0_7_2_1
 + 0.0030625 nnp_0_7_2_2 + 0.0030625 nnp_0_7_2_3 + 0.0030625 nnp_0_7_2_4
 + 0.0030625 nnp_0_7_2_5 + 0.02625 nnp_0_7_3 + 0.0030625 nnp_0_7_3_0
 + 0.0030625 nnp_0_7_3_1 + 0.0030625 nnp_0_7_3_2 + 0.0030625 nnp_0_7_3_3
 + 0.0030625 nnp_0_7_3_4 + 0.0030625 nnp_0_7_3_5 + 0.02625 nnp_0_7_4
 + 0.0030625 nnp_0_7_4_0 + 0.0030625 nnp_0_7_4_1 + 0.0030625 nnp_0_7_4_2
 + 0.0030625 nnp_0_7_4_3 + 0.0030625 nnp_0_7_4_4 + 0.0030625 nnp_0_7_4_5
 + 0.02625 nnp_0_7_5 + 0.0030625 nnp_0_7_5_0 + 0.0030625 nnp_0_7_5_1
 + 0.0030625 nnp_0_7_5_2 + 0.0030625 nnp_0_7_5_3 + 0.0030625 nnp_0_7_5_4
 + 0.0030625 nnp_0_7_5_5 + 0.02625 nnp_0_7_6 + 0.0030625 nnp_0_7_6_0
 + 0.0030625 nnp_0_7_6_1 + 0.0030625 nnp_0_7_6_2 + 0.0030625 nnp_0_7_6_3
 + 0.0030625 nnp_0_7_6_4 + 0.0030625 nnp_0_7_6_5 + 0.02625 nnp_0_7_7
 + 0.0030625 nnp_0_7_7_0 + 0.0030625 nnp_0_7_7_1 + 0.0030625 nnp_0_7_7_2
 + 0.0030625 nnp_0_7_7_3 + 0.0030625 nnp_0_7_7_4 + 0.0030625 nnp_0_7_7_5
 + 0.3 nnp_0_8 + 0.02625 nnp_0_8_0 + 0.0030625 nnp_0_8_0_0
 + 0.0030625 nnp_0_8_0_1 + 0.0030625 nnp_0_8_0_2 + 0.0030625 nnp_0_8_0_3
 + 0.0030625 nnp_0_8_0_4 + 0.0030625 nnp_0_8_0_5 + 0.02625 nnp_0_8_1
 + 0.0030625 nnp_0_8_1_0 + 0.0030625 nnp_0_8_1_1 + 0.0030625 nnp_0_8_1_2
 + 0.0030625 nnp_0_8_1_3 + 0.0030625 nnp_0_8_1_4 + 0.0030625 nnp_0_8_1_5
 + 0.02625 nnp_0_8_2 + 0.0030625 nnp_0_8_2_0 + 0.0030625 nnp_0_8_2_1
 + 0.0030625 nnp_0_8_2_2 + 0.0030625 nnp_0_8_2_3 + 0.0030625 nnp_0_8_2_4
 + 0.0030625 nnp_0_8_2_5 + 0.02625 nnp_0_8_3 + 0.0030625 nnp_0_8_3_0
 + 0.0030625 nnp_0_8_3_1 + 0.0030625 nnp_0_8_3_2 + 0.0030625 nnp_0_8_3_3
 + 0.0030625 nnp_0_8_3_4 + 0.0030625 nnp_0_8_3_5 + 0.02625 nnp_0_8_4
 + 0.0030625 nnp_0_8_4_0 + 0.0030625 nnp_0_8_4_1 + 0.0030625 nnp_0_8_4_2
 + 0.0030625 nnp_0_8_4_3 + 0.0030625 nnp_0_8_4_4 + 0.0030625 nnp_0_8_4_5
 + 0.02625 nnp_0_8_5 + 0.0030625 nnp_0_8_5_0 + 0.0030625 nnp_0_8_5_1
 + 0.0030625 nnp_0_8_5_2 + 0.0030625 nnp_0_8_5_3 + 0.0030625 nnp_0_8_5_4
 + 0.0030625 nnp_0_8_5_5 + 0.02625 nnp_0_8_6 + 0.0030625 nnp_0_8_6_0
 + 0.0030625 nnp_0_8_6_1 + 0.0030625 nnp_0_8_6_2 + 0.0030625 nnp_0_8_6_3
 + 0.0030625 nnp_0_8_6_4 + 0.0030625 nnp_0_8_6_5 + 0.02625 nnp_0_8_7
 + 0.0030625 nnp_0_8_7_0 + 0.0030625 nnp_0_8_7_1 + 0.0030625 nnp_0_8_7_2
 + 0.0030625 nnp_0_8_7_3 + 0.0030625 nnp_0_8_7_4 + 0.0030625 nnp_0_8_7_5
 + 0.3 nnp_0_9 + 0.02625 nnp_0_9_0 + 0.0030625 nnp_0_9_0_0
 + 0.0030625 nnp_0_9_0_1 + 0.0030625 nnp_0_9_0_2 + 0.0030625 nnp_0_9_0_3
 + 0.0030625 nnp_0_9_0_4 + 0.0030625 nnp_0_9_0_5 + 0.02625 nnp_0_9_1
 + 0.0030625 nnp_0_9_1_0 + 0.0030625 nnp_0_9_1_1 + 0.0030625 nnp_0_9_1_2
 + 0.0030625 nnp_0_9_1_3 + 0.0030625 nnp_0_9_1_4 + 0.0030625 nnp_0_9_1_5
 + 0.02625 nnp_0_9_2 + 0.0030625 nnp_0_9_2_0 + 0.0030625 nnp_0_9_2_1
 + 0.0030625 nnp_0_9_2_2 + 0.0030625 nnp_0_9_2_3 + 0.0030625 nnp_0_9_2_4
 + 0.0030625 nnp_0_9_2_5 + 0.02625 nnp_0_9_3 + 0.0030625 nnp_0_9_3_0
 + 0.0030625 nnp_0_9_3_1 + 0.0030625 nnp_0_9_3_2 + 0.0030625 nnp_0_9_3_3
 + 0.0030625 nnp_0_9_3_4 + 0.0030625 nnp_0_9_3_5 + 0.02625 nnp_0_9_4
 + 0.0030625 nnp_0_9_4_0 + 0.0030625 nnp_0_9_4_1 + 0.0030625 nnp_0_9_4_2
 + 0.0030625 nnp_0_9_4_3 + 0.0030625 nnp_0_9_4_4 + 0.0030625 nnp_0_9_4_5
 + 0.02625 nnp_0_9_5 + 0.0030625 nnp_0_9_5_0 + 0.0030625 nnp_0_9_5_1
 + 0.0030625 nnp_0_9_5_2 + 0.0030625 nnp_0_9_5_3 + 0.0030625 nnp_0_9_5_4
 + 0.0030625 nnp_0_9_5_5 + 0.02625 nnp_0_9_6 + 0.0030625 nnp_0_9_6_0
 + 0.0030625 nnp_0_9_6_1 + 0.0030625 nnp_0_9_6_2 + 0.0030625 nnp_0_9_6_3
 + 0.0030625 nnp_0_9_6_4 + 0.0030625 nnp_0_9_6_5 + 0.02625 nnp_0_9_7
 + 0.0030625 nnp_0_9_7_0 + 0.0030625 nnp_0_9_7_1 + 0.0030625 nnp_0_9_7_2
 + 0.0030625 nnp_0_9_7_3 + 0.0030625 nnp_0_9_7_4 + 0.0030625 nnp_0_9_7_5
 + 0.3 u_0 + 0.021 u_0_0 + 0.0018375 u_0_0_0 + 0.0018375 u_0_0_1
 + 0.0018375 u_0_0_2 + 0.0018375 u_0_0_3 + 0.0018375 u_0_0_4
 + 0.0018375 u_0_0_5 + 0.0018375 u_0_0_6 + 0.0018375 u_0_0_7 + 0.021 u_0_1
 + 0.0018375 u_0_1_0 + 0.0018375 u_0_1_1 + 0.0018375 u_0_1_2
 + 0.0018375 u_0_1_3 + 0.0018375 u_0_1_4 + 0.0018375 u_0_1_5
 + 0.0018375 u_0_1_6 + 0.0018375 u_0_1_7 + 0.021 u_0_2 + 0.0018375 u_0_2_0
 + 0.0018375 u_0_2_1 + 0.0018375 u_0_2_2 + 0.0018375 u_0_2_3
 + 0.0018375 u_0_2_4 + 0.0018375 u_0_2_5 + 0.0018375 u_0_2_6
 + 0.0018375 u_0_2_7 + 0.021 u_0_3 + 0.0018375 u_0_3_0 + 0.0018375 u_0_3_1
 + 0.0018375 u_0_3_2 + 0.0018375 u_0_3_3 + 0.0018375 u_0_3_4
 + 0.0018375 u_0_3_5 + 0.0018375 u_0_3_6 + 0.0018375 u_0_3_7 + 0.021 u_0_4
 + 0.0018375 u_0_4_0 + 0.0018375 u_0_4_1 + 0.0018375 u_0_4_2
 + 0.0018375 u_0_4_3 + 0.0018375 u_0_4_4 + 0.0018375 u_0_4_5
 + 0.0018375 u_0_4_6 + 0.0018375 u_0_4_7 + 0.021 u_0_5 + 0.0018375 u_0_5_0
 + 0.0018375 u_0_5_1 + 0.0018375 u_0_5_2 + 0.0018375 u_0_5_3
 + 0.0018375 u_0_5_4 + 0.0018375 u_0_5_5 + 0.0018375 u_0_5_6
 + 0.0018375 u_0_5_7 + 0.021 u_0_6 + 0.0018375 u_0_6_0 + 0.0018375 u_0_6_1
 + 0.0018375 u_0_6_2 + 0.0018375 u_0_6_3 + 0.0018375 u_0_6_4
 + 0.0018375 u_0_6_5 + 0.0018375 u_0_6_6 + 0.0018375 u_0_6_7 + 0.021 u_0_7
 + 0.0018375 u_0_7_0 + 0.0018375 u_0_7_1 + 0.0018375 u_0_7_2
 + 0.0018375 u_0_7_3 + 0.0018375 u_0_7_4 + 0.0018375 u_0_7_5
 + 0.0018375 u_0_7_6 + 0.0018375 u_0_7_7 + 0.021 u_0_8 + 0.0018375 u_0_8_0
 + 0.0018375 u_0_8_1 + 0.0018375 u_0_8_2 + 0.0018375 u_0_8_3
 + 0.0018375 u_0_8_4 + 0.0018375 u_0_8_5 + 0.0018375 u_0_8_6
 + 0.0018375 u_0_8_7 + 0.021 u_0_9 + 0.0018375 u_0_9_0 + 0.0018375 u_0_9_1
 + 0.0018375 u_0_9_2 + 0.0018375 u_0_9_3 + 0.0018375 u_0_9_4
 + 0.0018375 u_0_9_5 + 0.0018375 u_0_9_6 + 0.0018375 u_0_9_7
 - 0.000714583333333 x_0_0_0_0_AMD - 0.000714583333333 x_0_0_0_0_AMGN
 - 0.000714583333333 x_0_0_0_0_ASML - 0.000714583333333 x_0_0_0_0_DLTR
 - 0.000714583333333 x_0_0_0_0_MTCH - 0.000714583333333 x_0_0_0_0_NFLX
 - 0.000714583333333 x_0_0_0_0_QCOM - 0.000714583333333 x_0_0_0_0_SBUX
 - 0.000714583333333 x_0_0_0_0_TSLA - 0.000714583333333 x_0_0_0_0_VRTX
 - 0.000714583333333 x_0_0_0_1_AMD - 0.000714583333333 x_0_0_0_1_AMGN
 - 0.000714583333333 x_0_0_0_1_ASML - 0.000714583333333 x_0_0_0_1_DLTR
 - 0.000714583333333 x_0_0_0_1_MTCH - 0.000714583333333 x_0_0_0_1_NFLX
 - 0.000714583333333 x_0_0_0_1_QCOM - 0.000714583333333 x_0_0_0_1_SBUX
 - 0.000714583333333 x_0_0_0_1_TSLA - 0.000714583333333 x_0_0_0_1_VRTX
 - 0.000714583333333 x_0_0_0_2_AMD - 0.000714583333333 x_0_0_0_2_AMGN
 - 0.000714583333333 x_0_0_0_2_ASML - 0.000714583333333 x_0_0_0_2_DLTR
 - 0.000714583333333 x_0_0_0_2_MTCH - 0.000714583333333 x_0_0_0_2_NFLX
 - 0.000714583333333 x_0_0_0_2_QCOM - 0.000714583333333 x_0_0_0_2_SBUX
 - 0.000714583333333 x_0_0_0_2_TSLA - 0.000714583333333 x_0_0_0_2_VRTX
 - 0.000714583333333 x_0_0_0_3_AMD - 0.000714583333333 x_0_0_0_3_AMGN
 - 0.000714583333333 x_0_0_0_3_ASML - 0.000714583333333 x_0_0_0_3_DLTR
 - 0.000714583333333 x_0_0_0_3_MTCH - 0.000714583333333 x_0_0_0_3_NFLX
 - 0.000714583333333 x_0_0_0_3_QCOM - 0.000714583333333 x_0_0_0_3_SBUX
 - 0.000714583333333 x_0_0_0_3_TSLA - 0.000714583333333 x_0_0_0_3_VRTX
 - 0.000714583333333 x_0_0_0_4_AMD - 0.000714583333333 x_0_0_0_4_AMGN
 - 0.000714583333333 x_0_0_0_4_ASML - 0.000714583333333 x_0_0_0_4_DLTR
 - 0.000714583333333 x_0_0_0_4_MTCH - 0.000714583333333 x_0_0_0_4_NFLX
 - 0.000714583333333 x_0_0_0_4_QCOM - 0.000714583333333 x_0_0_0_4_SBUX
 - 0.000714583333333 x_0_0_0_4_TSLA - 0.000714583333333 x_0_0_0_4_VRTX
 - 0.000714583333333 x_0_0_0_5_AMD - 0.000714583333333 x_0_0_0_5_AMGN
 - 0.000714583333333 x_0_0_0_5_ASML - 0.000714583333333 x_0_0_0_5_DLTR
 - 0.000714583333333 x_0_0_0_5_MTCH - 0.000714583333333 x_0_0_0_5_NFLX
 - 0.000714583333333 x_0_0_0_5_QCOM - 0.000714583333333 x_0_0_0_5_SBUX
 - 0.000714583333333 x_0_0_0_5_TSLA - 0.000714583333333 x_0_0_0_5_VRTX
 - 0.006125 x_0_0_0_AMD - 0.006125 x_0_0_0_AMGN - 0.006125 x_0_0_0_ASML
 - 0.006125 x_0_0_0_DLTR - 0.006125 x_0_0_0_MTCH - 0.006125 x_0_0_0_NFLX
 - 0.006125 x_0_0_0_QCOM - 0.006125 x_0_0_0_SBUX - 0.006125 x_0_0_0_TSLA
 - 0.006125 x_0_0_0_VRTX - 0.000714583333333 x_0_0_1_0_AMD
 - 0.000714583333333 x_0_0_1_0_AMGN - 0.000714583333333 x_0_0_1_0_ASML
 - 0.000714583333333 x_0_0_1_0_DLTR - 0.000714583333333 x_0_0_1_0_MTCH
 - 0.000714583333333 x_0_0_1_0_NFLX - 0.000714583333333 x_0_0_1_0_QCOM
 - 0.000714583333333 x_0_0_1_0_SBUX - 0.000714583333333 x_0_0_1_0_TSLA
 - 0.000714583333333 x_0_0_1_0_VRTX - 0.000714583333333 x_0_0_1_1_AMD
 - 0.000714583333333 x_0_0_1_1_AMGN - 0.000714583333333 x_0_0_1_1_ASML
 - 0.000714583333333 x_0_0_1_1_DLTR - 0.000714583333333 x_0_0_1_1_MTCH
 - 0.000714583333333 x_0_0_1_1_NFLX - 0.000714583333333 x_0_0_1_1_QCOM
 - 0.000714583333333 x_0_0_1_1_SBUX - 0.000714583333333 x_0_0_1_1_TSLA
 - 0.000714583333333 x_0_0_1_1_VRTX - 0.000714583333333 x_0_0_1_2_AMD
 - 0.000714583333333 x_0_0_1_2_AMGN - 0.000714583333333 x_0_0_1_2_ASML
 - 0.000714583333333 x_0_0_1_2_DLTR - 0.000714583333333 x_0_0_1_2_MTCH
 - 0.000714583333333 x_0_0_1_2_NFLX - 0.000714583333333 x_0_0_1_2_QCOM
 - 0.000714583333333 x_0_0_1_2_SBUX - 0.000714583333333 x_0_0_1_2_TSLA
 - 0.000714583333333 x_0_0_1_2_VRTX - 0.000714583333333 x_0_0_1_3_AMD
 - 0.000714583333333 x_0_0_1_3_AMGN - 0.000714583333333 x_0_0_1_3_ASML
 - 0.000714583333333 x_0_0_1_3_DLTR - 0.000714583333333 x_0_0_1_3_MTCH
 - 0.000714583333333 x_0_0_1_3_NFLX - 0.000714583333333 x_0_0_1_3_QCOM
 - 0.000714583333333 x_0_0_1_3_SBUX - 0.000714583333333 x_0_0_1_3_TSLA
 - 0.000714583333333 x_0_0_1_3_VRTX - 0.000714583333333 x_0_0_1_4_AMD
 - 0.000714583333333 x_0_0_1_4_AMGN - 0.000714583333333 x_0_0_1_4_ASML
 - 0.000714583333333 x_0_0_1_4_DLTR - 0.000714583333333 x_0_0_1_4_MTCH
 - 0.000714583333333 x_0_0_1_4_NFLX - 0.000714583333333 x_0_0_1_4_QCOM
 - 0.000714583333333 x_0_0_1_4_SBUX - 0.000714583333333 x_0_0_1_4_TSLA
 - 0.000714583333333 x_0_0_1_4_VRTX - 0.000714583333333 x_0_0_1_5_AMD
 - 0.000714583333333 x_0_0_1_5_AMGN - 0.000714583333333 x_0_0_1_5_ASML
 - 0.000714583333333 x_0_0_1_5_DLTR - 0.000714583333333 x_0_0_1_5_MTCH
 - 0.000714583333333 x_0_0_1_5_NFLX - 0.000714583333333 x_0_0_1_5_QCOM
 - 0.000714583333333 x_0_0_1_5_SBUX - 0.000714583333333 x_0_0_1_5_TSLA
 - 0.000714583333333 x_0_0_1_5_VRTX - 0.006125 x_0_0_1_AMD
 - 0.006125 x_0_0_1_AMGN - 0.006125 x_0_0_1_ASML - 0.006125 x_0_0_1_DLTR
 - 0.006125 x_0_0_1_MTCH - 0.006125 x_0_0_1_NFLX - 0.006125 x_0_0_1_QCOM
 - 0.006125 x_0_0_1_SBUX - 0.006125 x_0_0_1_TSLA - 0.006125 x_0_0_1_VRTX
 - 0.000714583333333 x_0_0_2_0_AMD - 0.000714583333333 x_0_0_2_0_AMGN
 - 0.000714583333333 x_0_0_2_0_ASML - 0.000714583333333 x_0_0_2_0_DLTR
 - 0.000714583333333 x_0_0_2_0_MTCH - 0.000714583333333 x_0_0_2_0_NFLX
 - 0.000714583333333 x_0_0_2_0_QCOM - 0.000714583333333 x_0_0_2_0_SBUX
 - 0.000714583333333 x_0_0_2_0_TSLA - 0.000714583333333 x_0_0_2_0_VRTX
 - 0.000714583333333 x_0_0_2_1_AMD - 0.000714583333333 x_0_0_2_1_AMGN
 - 0.000714583333333 x_0_0_2_1_ASML - 0.000714583333333 x_0_0_2_1_DLTR
 - 0.000714583333333 x_0_0_2_1_MTCH - 0.000714583333333 x_0_0_2_1_NFLX
 - 0.000714583333333 x_0_0_2_1_QCOM - 0.000714583333333 x_0_0_2_1_SBUX
 - 0.000714583333333 x_0_0_2_1_TSLA - 0.000714583333333 x_0_0_2_1_VRTX
 - 0.000714583333333 x_0_0_2_2_AMD - 0.000714583333333 x_0_0_2_2_AMGN
 - 0.000714583333333 x_0_0_2_2_ASML - 0.000714583333333 x_0_0_2_2_DLTR
 - 0.000714583333333 x_0_0_2_2_MTCH - 0.000714583333333 x_0_0_2_2_NFLX
 - 0.000714583333333 x_0_0_2_2_QCOM - 0.000714583333333 x_0_0_2_2_SBUX
 - 0.000714583333333 x_0_0_2_2_TSLA - 0.000714583333333 x_0_0_2_2_VRTX
 - 0.000714583333333 x_0_0_2_3_AMD - 0.000714583333333 x_0_0_2_3_AMGN
 - 0.000714583333333 x_0_0_2_3_ASML - 0.000714583333333 x_0_0_2_3_DLTR
 - 0.000714583333333 x_0_0_2_3_MTCH - 0.000714583333333 x_0_0_2_3_NFLX
 - 0.000714583333333 x_0_0_2_3_QCOM - 0.000714583333333 x_0_0_2_3_SBUX
 - 0.000714583333333 x_0_0_2_3_TSLA - 0.000714583333333 x_0_0_2_3_VRTX
 - 0.000714583333333 x_0_0_2_4_AMD - 0.000714583333333 x_0_0_2_4_AMGN
 - 0.000714583333333 x_0_0_2_4_ASML - 0.000714583333333 x_0_0_2_4_DLTR
 - 0.000714583333333 x_0_0_2_4_MTCH - 0.000714583333333 x_0_0_2_4_NFLX
 - 0.000714583333333 x_0_0_2_4_QCOM - 0.000714583333333 x_0_0_2_4_SBUX
 - 0.000714583333333 x_0_0_2_4_TSLA - 0.000714583333333 x_0_0_2_4_VRTX
 - 0.000714583333333 x_0_0_2_5_AMD - 0.000714583333333 x_0_0_2_5_AMGN
 - 0.000714583333333 x_0_0_2_5_ASML - 0.000714583333333 x_0_0_2_5_DLTR
 - 0.000714583333333 x_0_0_2_5_MTCH - 0.000714583333333 x_0_0_2_5_NFLX
 - 0.000714583333333 x_0_0_2_5_QCOM - 0.000714583333333 x_0_0_2_5_SBUX
 - 0.000714583333333 x_0_0_2_5_TSLA - 0.000714583333333 x_0_0_2_5_VRTX
 - 0.006125 x_0_0_2_AMD - 0.006125 x_0_0_2_AMGN - 0.006125 x_0_0_2_ASML
 - 0.006125 x_0_0_2_DLTR - 0.006125 x_0_0_2_MTCH - 0.006125 x_0_0_2_NFLX
 - 0.006125 x_0_0_2_QCOM - 0.006125 x_0_0_2_SBUX - 0.006125 x_0_0_2_TSLA
 - 0.006125 x_0_0_2_VRTX - 0.000714583333333 x_0_0_3_0_AMD
 - 0.000714583333333 x_0_0_3_0_AMGN - 0.000714583333333 x_0_0_3_0_ASML
 - 0.000714583333333 x_0_0_3_0_DLTR - 0.000714583333333 x_0_0_3_0_MTCH
 - 0.000714583333333 x_0_0_3_0_NFLX - 0.000714583333333 x_0_0_3_0_QCOM
 - 0.000714583333333 x_0_0_3_0_SBUX - 0.000714583333333 x_0_0_3_0_TSLA
 - 0.000714583333333 x_0_0_3_0_VRTX - 0.000714583333333 x_0_0_3_1_AMD
 - 0.000714583333333 x_0_0_3_1_AMGN - 0.000714583333333 x_0_0_3_1_ASML
 - 0.000714583333333 x_0_0_3_1_DLTR - 0.000714583333333 x_0_0_3_1_MTCH
 - 0.000714583333333 x_0_0_3_1_NFLX - 0.000714583333333 x_0_0_3_1_QCOM
 - 0.000714583333333 x_0_0_3_1_SBUX - 0.000714583333333 x_0_0_3_1_TSLA
 - 0.000714583333333 x_0_0_3_1_VRTX - 0.000714583333333 x_0_0_3_2_AMD
 - 0.000714583333333 x_0_0_3_2_AMGN - 0.000714583333333 x_0_0_3_2_ASML
 - 0.000714583333333 x_0_0_3_2_DLTR - 0.000714583333333 x_0_0_3_2_MTCH
 - 0.000714583333333 x_0_0_3_2_NFLX - 0.000714583333333 x_0_0_3_2_QCOM
 - 0.000714583333333 x_0_0_3_2_SBUX - 0.000714583333333 x_0_0_3_2_TSLA
 - 0.000714583333333 x_0_0_3_2_VRTX - 0.000714583333333 x_0_0_3_3_AMD
 - 0.000714583333333 x_0_0_3_3_AMGN - 0.000714583333333 x_0_0_3_3_ASML
 - 0.000714583333333 x_0_0_3_3_DLTR - 0.000714583333333 x_0_0_3_3_MTCH
 - 0.000714583333333 x_0_0_3_3_NFLX - 0.000714583333333 x_0_0_3_3_QCOM
 - 0.000714583333333 x_0_0_3_3_SBUX - 0.000714583333333 x_0_0_3_3_TSLA
 - 0.000714583333333 x_0_0_3_3_VRTX - 0.000714583333333 x_0_0_3_4_AMD
 - 0.000714583333333 x_0_0_3_4_AMGN - 0.000714583333333 x_0_0_3_4_ASML
 - 0.000714583333333 x_0_0_3_4_DLTR - 0.000714583333333 x_0_0_3_4_MTCH
 - 0.000714583333333 x_0_0_3_4_NFLX - 0.000714583333333 x_0_0_3_4_QCOM
 - 0.000714583333333 x_0_0_3_4_SBUX - 0.000714583333333 x_0_0_3_4_TSLA
 - 0.000714583333333 x_0_0_3_4_VRTX - 0.000714583333333 x_0_0_3_5_AMD
 - 0.000714583333333 x_0_0_3_5_AMGN - 0.000714583333333 x_0_0_3_5_ASML
 - 0.000714583333333 x_0_0_3_5_DLTR - 0.000714583333333 x_0_0_3_5_MTCH
 - 0.000714583333333 x_0_0_3_5_NFLX - 0.000714583333333 x_0_0_3_5_QCOM
 - 0.000714583333333 x_0_0_3_5_SBUX - 0.000714583333333 x_0_0_3_5_TSLA
 - 0.000714583333333 x_0_0_3_5_VRTX - 0.006125 x_0_0_3_AMD
 - 0.006125 x_0_0_3_AMGN - 0.006125 x_0_0_3_ASML - 0.006125 x_0_0_3_DLTR
 - 0.006125 x_0_0_3_MTCH - 0.006125 x_0_0_3_NFLX - 0.006125 x_0_0_3_QCOM
 - 0.006125 x_0_0_3_SBUX - 0.006125 x_0_0_3_TSLA - 0.006125 x_0_0_3_VRTX
 - 0.000714583333333 x_0_0_4_0_AMD - 0.000714583333333 x_0_0_4_0_AMGN
 - 0.000714583333333 x_0_0_4_0_ASML - 0.000714583333333 x_0_0_4_0_DLTR
 - 0.000714583333333 x_0_0_4_0_MTCH - 0.000714583333333 x_0_0_4_0_NFLX
 - 0.000714583333333 x_0_0_4_0_QCOM - 0.000714583333333 x_0_0_4_0_SBUX
 - 0.000714583333333 x_0_0_4_0_TSLA - 0.000714583333333 x_0_0_4_0_VRTX
 - 0.000714583333333 x_0_0_4_1_AMD - 0.000714583333333 x_0_0_4_1_AMGN
 - 0.000714583333333 x_0_0_4_1_ASML - 0.000714583333333 x_0_0_4_1_DLTR
 - 0.000714583333333 x_0_0_4_1_MTCH - 0.000714583333333 x_0_0_4_1_NFLX
 - 0.000714583333333 x_0_0_4_1_QCOM - 0.000714583333333 x_0_0_4_1_SBUX
 - 0.000714583333333 x_0_0_4_1_TSLA - 0.000714583333333 x_0_0_4_1_VRTX
 - 0.000714583333333 x_0_0_4_2_AMD - 0.000714583333333 x_0_0_4_2_AMGN
 - 0.000714583333333 x_0_0_4_2_ASML - 0.000714583333333 x_0_0_4_2_DLTR
 - 0.000714583333333 x_0_0_4_2_MTCH - 0.000714583333333 x_0_0_4_2_NFLX
 - 0.000714583333333 x_0_0_4_2_QCOM - 0.000714583333333 x_0_0_4_2_SBUX
 - 0.000714583333333 x_0_0_4_2_TSLA - 0.000714583333333 x_0_0_4_2_VRTX
 - 0.000714583333333 x_0_0_4_3_AMD - 0.000714583333333 x_0_0_4_3_AMGN
 - 0.000714583333333 x_0_0_4_3_ASML - 0.000714583333333 x_0_0_4_3_DLTR
 - 0.000714583333333 x_0_0_4_3_MTCH - 0.000714583333333 x_0_0_4_3_NFLX
 - 0.000714583333333 x_0_0_4_3_QCOM - 0.000714583333333 x_0_0_4_3_SBUX
 - 0.000714583333333 x_0_0_4_3_TSLA - 0.000714583333333 x_0_0_4_3_VRTX
 - 0.000714583333333 x_0_0_4_4_AMD - 0.000714583333333 x_0_0_4_4_AMGN
 - 0.000714583333333 x_0_0_4_4_ASML - 0.000714583333333 x_0_0_4_4_DLTR
 - 0.000714583333333 x_0_0_4_4_MTCH - 0.000714583333333 x_0_0_4_4_NFLX
 - 0.000714583333333 x_0_0_4_4_QCOM - 0.000714583333333 x_0_0_4_4_SBUX
 - 0.000714583333333 x_0_0_4_4_TSLA - 0.000714583333333 x_0_0_4_4_VRTX
 - 0.000714583333333 x_0_0_4_5_AMD - 0.000714583333333 x_0_0_4_5_AMGN
 - 0.000714583333333 x_0_0_4_5_ASML - 0.000714583333333 x_0_0_4_5_DLTR
 - 0.000714583333333 x_0_0_4_5_MTCH - 0.000714583333333 x_0_0_4_5_NFLX
 - 0.000714583333333 x_0_0_4_5_QCOM - 0.000714583333333 x_0_0_4_5_SBUX
 - 0.000714583333333 x_0_0_4_5_TSLA - 0.000714583333333 x_0_0_4_5_VRTX
 - 0.006125 x_0_0_4_AMD - 0.006125 x_0_0_4_AMGN - 0.006125 x_0_0_4_ASML
 - 0.006125 x_0_0_4_DLTR - 0.006125 x_0_0_4_MTCH - 0.006125 x_0_0_4_NFLX
 - 0.006125 x_0_0_4_QCOM - 0.006125 x_0_0_4_SBUX - 0.006125 x_0_0_4_TSLA
 - 0.006125 x_0_0_4_VRTX - 0.000714583333333 x_0_0_5_0_AMD
 - 0.000714583333333 x_0_0_5_0_AMGN - 0.000714583333333 x_0_0_5_0_ASML
 - 0.000714583333333 x_0_0_5_0_DLTR - 0.000714583333333 x_0_0_5_0_MTCH
 - 0.000714583333333 x_0_0_5_0_NFLX - 0.000714583333333 x_0_0_5_0_QCOM
 - 0.000714583333333 x_0_0_5_0_SBUX - 0.000714583333333 x_0_0_5_0_TSLA
 - 0.000714583333333 x_0_0_5_0_VRTX - 0.000714583333333 x_0_0_5_1_AMD
 - 0.000714583333333 x_0_0_5_1_AMGN - 0.000714583333333 x_0_0_5_1_ASML
 - 0.000714583333333 x_0_0_5_1_DLTR - 0.000714583333333 x_0_0_5_1_MTCH
 - 0.000714583333333 x_0_0_5_1_NFLX - 0.000714583333333 x_0_0_5_1_QCOM
 - 0.000714583333333 x_0_0_5_1_SBUX - 0.000714583333333 x_0_0_5_1_TSLA
 - 0.000714583333333 x_0_0_5_1_VRTX - 0.000714583333333 x_0_0_5_2_AMD
 - 0.000714583333333 x_0_0_5_2_AMGN - 0.000714583333333 x_0_0_5_2_ASML
 - 0.000714583333333 x_0_0_5_2_DLTR - 0.000714583333333 x_0_0_5_2_MTCH
 - 0.000714583333333 x_0_0_5_2_NFLX - 0.000714583333333 x_0_0_5_2_QCOM
 - 0.000714583333333 x_0_0_5_2_SBUX - 0.000714583333333 x_0_0_5_2_TSLA
 - 0.000714583333333 x_0_0_5_2_VRTX - 0.000714583333333 x_0_0_5_3_AMD
 - 0.000714583333333 x_0_0_5_3_AMGN - 0.000714583333333 x_0_0_5_3_ASML
 - 0.000714583333333 x_0_0_5_3_DLTR - 0.000714583333333 x_0_0_5_3_MTCH
 - 0.000714583333333 x_0_0_5_3_NFLX - 0.000714583333333 x_0_0_5_3_QCOM
 - 0.000714583333333 x_0_0_5_3_SBUX - 0.000714583333333 x_0_0_5_3_TSLA
 - 0.000714583333333 x_0_0_5_3_VRTX - 0.000714583333333 x_0_0_5_4_AMD
 - 0.000714583333333 x_0_0_5_4_AMGN - 0.000714583333333 x_0_0_5_4_ASML
 - 0.000714583333333 x_0_0_5_4_DLTR - 0.000714583333333 x_0_0_5_4_MTCH
 - 0.000714583333333 x_0_0_5_4_NFLX - 0.000714583333333 x_0_0_5_4_QCOM
 - 0.000714583333333 x_0_0_5_4_SBUX - 0.000714583333333 x_0_0_5_4_TSLA
 - 0.000714583333333 x_0_0_5_4_VRTX - 0.000714583333333 x_0_0_5_5_AMD
 - 0.000714583333333 x_0_0_5_5_AMGN - 0.000714583333333 x_0_0_5_5_ASML
 - 0.000714583333333 x_0_0_5_5_DLTR - 0.000714583333333 x_0_0_5_5_MTCH
 - 0.000714583333333 x_0_0_5_5_NFLX - 0.000714583333333 x_0_0_5_5_QCOM
 - 0.000714583333333 x_0_0_5_5_SBUX - 0.000714583333333 x_0_0_5_5_TSLA
 - 0.000714583333333 x_0_0_5_5_VRTX - 0.006125 x_0_0_5_AMD
 - 0.006125 x_0_0_5_AMGN - 0.006125 x_0_0_5_ASML - 0.006125 x_0_0_5_DLTR
 - 0.006125 x_0_0_5_MTCH - 0.006125 x_0_0_5_NFLX - 0.006125 x_0_0_5_QCOM
 - 0.006125 x_0_0_5_SBUX - 0.006125 x_0_0_5_TSLA - 0.006125 x_0_0_5_VRTX
 - 0.000714583333333 x_0_0_6_0_AMD - 0.000714583333333 x_0_0_6_0_AMGN
 - 0.000714583333333 x_0_0_6_0_ASML - 0.000714583333333 x_0_0_6_0_DLTR
 - 0.000714583333333 x_0_0_6_0_MTCH - 0.000714583333333 x_0_0_6_0_NFLX
 - 0.000714583333333 x_0_0_6_0_QCOM - 0.000714583333333 x_0_0_6_0_SBUX
 - 0.000714583333333 x_0_0_6_0_TSLA - 0.000714583333333 x_0_0_6_0_VRTX
 - 0.000714583333333 x_0_0_6_1_AMD - 0.000714583333333 x_0_0_6_1_AMGN
 - 0.000714583333333 x_0_0_6_1_ASML - 0.000714583333333 x_0_0_6_1_DLTR
 - 0.000714583333333 x_0_0_6_1_MTCH - 0.000714583333333 x_0_0_6_1_NFLX
 - 0.000714583333333 x_0_0_6_1_QCOM - 0.000714583333333 x_0_0_6_1_SBUX
 - 0.000714583333333 x_0_0_6_1_TSLA - 0.000714583333333 x_0_0_6_1_VRTX
 - 0.000714583333333 x_0_0_6_2_AMD - 0.000714583333333 x_0_0_6_2_AMGN
 - 0.000714583333333 x_0_0_6_2_ASML - 0.000714583333333 x_0_0_6_2_DLTR
 - 0.000714583333333 x_0_0_6_2_MTCH - 0.000714583333333 x_0_0_6_2_NFLX
 - 0.000714583333333 x_0_0_6_2_QCOM - 0.000714583333333 x_0_0_6_2_SBUX
 - 0.000714583333333 x_0_0_6_2_TSLA - 0.000714583333333 x_0_0_6_2_VRTX
 - 0.000714583333333 x_0_0_6_3_AMD - 0.000714583333333 x_0_0_6_3_AMGN
 - 0.000714583333333 x_0_0_6_3_ASML - 0.000714583333333 x_0_0_6_3_DLTR
 - 0.000714583333333 x_0_0_6_3_MTCH - 0.000714583333333 x_0_0_6_3_NFLX
 - 0.000714583333333 x_0_0_6_3_QCOM - 0.000714583333333 x_0_0_6_3_SBUX
 - 0.000714583333333 x_0_0_6_3_TSLA - 0.000714583333333 x_0_0_6_3_VRTX
 - 0.000714583333333 x_0_0_6_4_AMD - 0.000714583333333 x_0_0_6_4_AMGN
 - 0.000714583333333 x_0_0_6_4_ASML - 0.000714583333333 x_0_0_6_4_DLTR
 - 0.000714583333333 x_0_0_6_4_MTCH - 0.000714583333333 x_0_0_6_4_NFLX
 - 0.000714583333333 x_0_0_6_4_QCOM - 0.000714583333333 x_0_0_6_4_SBUX
 - 0.000714583333333 x_0_0_6_4_TSLA - 0.000714583333333 x_0_0_6_4_VRTX
 - 0.000714583333333 x_0_0_6_5_AMD - 0.000714583333333 x_0_0_6_5_AMGN
 - 0.000714583333333 x_0_0_6_5_ASML - 0.000714583333333 x_0_0_6_5_DLTR
 - 0.000714583333333 x_0_0_6_5_MTCH - 0.000714583333333 x_0_0_6_5_NFLX
 - 0.000714583333333 x_0_0_6_5_QCOM - 0.000714583333333 x_0_0_6_5_SBUX
 - 0.000714583333333 x_0_0_6_5_TSLA - 0.000714583333333 x_0_0_6_5_VRTX
 - 0.006125 x_0_0_6_AMD - 0.006125 x_0_0_6_AMGN - 0.006125 x_0_0_6_ASML
 - 0.006125 x_0_0_6_DLTR - 0.006125 x_0_0_6_MTCH - 0.006125 x_0_0_6_NFLX
 - 0.006125 x_0_0_6_QCOM - 0.006125 x_0_0_6_SBUX - 0.006125 x_0_0_6_TSLA
 - 0.006125 x_0_0_6_VRTX - 0.000714583333333 x_0_0_7_0_AMD
 - 0.000714583333333 x_0_0_7_0_AMGN - 0.000714583333333 x_0_0_7_0_ASML
 - 0.000714583333333 x_0_0_7_0_DLTR - 0.000714583333333 x_0_0_7_0_MTCH
 - 0.000714583333333 x_0_0_7_0_NFLX - 0.000714583333333 x_0_0_7_0_QCOM
 - 0.000714583333333 x_0_0_7_0_SBUX - 0.000714583333333 x_0_0_7_0_TSLA
 - 0.000714583333333 x_0_0_7_0_VRTX - 0.000714583333333 x_0_0_7_1_AMD
 - 0.000714583333333 x_0_0_7_1_AMGN - 0.000714583333333 x_0_0_7_1_ASML
 - 0.000714583333333 x_0_0_7_1_DLTR - 0.000714583333333 x_0_0_7_1_MTCH
 - 0.000714583333333 x_0_0_7_1_NFLX - 0.000714583333333 x_0_0_7_1_QCOM
 - 0.000714583333333 x_0_0_7_1_SBUX - 0.000714583333333 x_0_0_7_1_TSLA
 - 0.000714583333333 x_0_0_7_1_VRTX - 0.000714583333333 x_0_0_7_2_AMD
 - 0.000714583333333 x_0_0_7_2_AMGN - 0.000714583333333 x_0_0_7_2_ASML
 - 0.000714583333333 x_0_0_7_2_DLTR - 0.000714583333333 x_0_0_7_2_MTCH
 - 0.000714583333333 x_0_0_7_2_NFLX - 0.000714583333333 x_0_0_7_2_QCOM
 - 0.000714583333333 x_0_0_7_2_SBUX - 0.000714583333333 x_0_0_7_2_TSLA
 - 0.000714583333333 x_0_0_7_2_VRTX - 0.000714583333333 x_0_0_7_3_AMD
 - 0.000714583333333 x_0_0_7_3_AMGN - 0.000714583333333 x_0_0_7_3_ASML
 - 0.000714583333333 x_0_0_7_3_DLTR - 0.000714583333333 x_0_0_7_3_MTCH
 - 0.000714583333333 x_0_0_7_3_NFLX - 0.000714583333333 x_0_0_7_3_QCOM
 - 0.000714583333333 x_0_0_7_3_SBUX - 0.000714583333333 x_0_0_7_3_TSLA
 - 0.000714583333333 x_0_0_7_3_VRTX - 0.000714583333333 x_0_0_7_4_AMD
 - 0.000714583333333 x_0_0_7_4_AMGN - 0.000714583333333 x_0_0_7_4_ASML
 - 0.000714583333333 x_0_0_7_4_DLTR - 0.000714583333333 x_0_0_7_4_MTCH
 - 0.000714583333333 x_0_0_7_4_NFLX - 0.000714583333333 x_0_0_7_4_QCOM
 - 0.000714583333333 x_0_0_7_4_SBUX - 0.000714583333333 x_0_0_7_4_TSLA
 - 0.000714583333333 x_0_0_7_4_VRTX - 0.000714583333333 x_0_0_7_5_AMD
 - 0.000714583333333 x_0_0_7_5_AMGN - 0.000714583333333 x_0_0_7_5_ASML
 - 0.000714583333333 x_0_0_7_5_DLTR - 0.000714583333333 x_0_0_7_5_MTCH
 - 0.000714583333333 x_0_0_7_5_NFLX - 0.000714583333333 x_0_0_7_5_QCOM
 - 0.000714583333333 x_0_0_7_5_SBUX - 0.000714583333333 x_0_0_7_5_TSLA
 - 0.000714583333333 x_0_0_7_5_VRTX - 0.006125 x_0_0_7_AMD
 - 0.006125 x_0_0_7_AMGN - 0.006125 x_0_0_7_ASML - 0.006125 x_0_0_7_DLTR
 - 0.006125 x_0_0_7_MTCH - 0.006125 x_0_0_7_NFLX - 0.006125 x_0_0_7_QCOM
 - 0.006125 x_0_0_7_SBUX - 0.006125 x_0_0_7_TSLA - 0.006125 x_0_0_7_VRTX
 - 0.07 x_0_0_AMD - 0.07 x_0_0_AMGN - 0.07 x_0_0_ASML - 0.07 x_0_0_DLTR
 - 0.07 x_0_0_MTCH - 0.07 x_0_0_NFLX - 0.07 x_0_0_QCOM - 0.07 x_0_0_SBUX
 - 0.07 x_0_0_TSLA - 0.07 x_0_0_VRTX - 0.000714583333333 x_0_1_0_0_AMD
 - 0.000714583333333 x_0_1_0_0_AMGN - 0.000714583333333 x_0_1_0_0_ASML
 - 0.000714583333333 x_0_1_0_0_DLTR - 0.000714583333333 x_0_1_0_0_MTCH
 - 0.000714583333333 x_0_1_0_0_NFLX - 0.000714583333333 x_0_1_0_0_QCOM
 - 0.000714583333333 x_0_1_0_0_SBUX - 0.000714583333333 x_0_1_0_0_TSLA
 - 0.000714583333333 x_0_1_0_0_VRTX - 0.000714583333333 x_0_1_0_1_AMD
 - 0.000714583333333 x_0_1_0_1_AMGN - 0.000714583333333 x_0_1_0_1_ASML
 - 0.000714583333333 x_0_1_0_1_DLTR - 0.000714583333333 x_0_1_0_1_MTCH
 - 0.000714583333333 x_0_1_0_1_NFLX - 0.000714583333333 x_0_1_0_1_QCOM
 - 0.000714583333333 x_0_1_0_1_SBUX - 0.000714583333333 x_0_1_0_1_TSLA
 - 0.000714583333333 x_0_1_0_1_VRTX - 0.000714583333333 x_0_1_0_2_AMD
 - 0.000714583333333 x_0_1_0_2_AMGN - 0.000714583333333 x_0_1_0_2_ASML
 - 0.000714583333333 x_0_1_0_2_DLTR - 0.000714583333333 x_0_1_0_2_MTCH
 - 0.000714583333333 x_0_1_0_2_NFLX - 0.000714583333333 x_0_1_0_2_QCOM
 - 0.000714583333333 x_0_1_0_2_SBUX - 0.000714583333333 x_0_1_0_2_TSLA
 - 0.000714583333333 x_0_1_0_2_VRTX - 0.000714583333333 x_0_1_0_3_AMD
 - 0.000714583333333 x_0_1_0_3_AMGN - 0.000714583333333 x_0_1_0_3_ASML
 - 0.000714583333333 x_0_1_0_3_DLTR - 0.000714583333333 x_0_1_0_3_MTCH
 - 0.000714583333333 x_0_1_0_3_NFLX - 0.000714583333333 x_0_1_0_3_QCOM
 - 0.000714583333333 x_0_1_0_3_SBUX - 0.000714583333333 x_0_1_0_3_TSLA
 - 0.000714583333333 x_0_1_0_3_VRTX - 0.000714583333333 x_0_1_0_4_AMD
 - 0.000714583333333 x_0_1_0_4_AMGN - 0.000714583333333 x_0_1_0_4_ASML
 - 0.000714583333333 x_0_1_0_4_DLTR - 0.000714583333333 x_0_1_0_4_MTCH
 - 0.000714583333333 x_0_1_0_4_NFLX - 0.000714583333333 x_0_1_0_4_QCOM
 - 0.000714583333333 x_0_1_0_4_SBUX - 0.000714583333333 x_0_1_0_4_TSLA
 - 0.000714583333333 x_0_1_0_4_VRTX - 0.000714583333333 x_0_1_0_5_AMD
 - 0.000714583333333 x_0_1_0_5_AMGN - 0.000714583333333 x_0_1_0_5_ASML
 - 0.000714583333333 x_0_1_0_5_DLTR - 0.000714583333333 x_0_1_0_5_MTCH
 - 0.000714583333333 x_0_1_0_5_NFLX - 0.000714583333333 x_0_1_0_5_QCOM
 - 0.000714583333333 x_0_1_0_5_SBUX - 0.000714583333333 x_0_1_0_5_TSLA
 - 0.000714583333333 x_0_1_0_5_VRTX - 0.006125 x_0_1_0_AMD
 - 0.006125 x_0_1_0_AMGN - 0.006125 x_0_1_0_ASML - 0.006125 x_0_1_0_DLTR
 - 0.006125 x_0_1_0_MTCH - 0.006125 x_0_1_0_NFLX - 0.006125 x_0_1_0_QCOM
 - 0.006125 x_0_1_0_SBUX - 0.006125 x_0_1_0_TSLA - 0.006125 x_0_1_0_VRTX
 - 0.000714583333333 x_0_1_1_0_AMD - 0.000714583333333 x_0_1_1_0_AMGN
 - 0.000714583333333 x_0_1_1_0_ASML - 0.000714583333333 x_0_1_1_0_DLTR
 - 0.000714583333333 x_0_1_1_0_MTCH - 0.000714583333333 x_0_1_1_0_NFLX
 - 0.000714583333333 x_0_1_1_0_QCOM - 0.000714583333333 x_0_1_1_0_SBUX
 - 0.000714583333333 x_0_1_1_0_TSLA - 0.000714583333333 x_0_1_1_0_VRTX
 - 0.000714583333333 x_0_1_1_1_AMD - 0.000714583333333 x_0_1_1_1_AMGN
 - 0.000714583333333 x_0_1_1_1_ASML - 0.000714583333333 x_0_1_1_1_DLTR
 - 0.000714583333333 x_0_1_1_1_MTCH - 0.000714583333333 x_0_1_1_1_NFLX
 - 0.000714583333333 x_0_1_1_1_QCOM - 0.000714583333333 x_0_1_1_1_SBUX
 - 0.000714583333333 x_0_1_1_1_TSLA - 0.000714583333333 x_0_1_1_1_VRTX
 - 0.000714583333333 x_0_1_1_2_AMD - 0.000714583333333 x_0_1_1_2_AMGN
 - 0.000714583333333 x_0_1_1_2_ASML - 0.000714583333333 x_0_1_1_2_DLTR
 - 0.000714583333333 x_0_1_1_2_MTCH - 0.000714583333333 x_0_1_1_2_NFLX
 - 0.000714583333333 x_0_1_1_2_QCOM - 0.000714583333333 x_0_1_1_2_SBUX
 - 0.000714583333333 x_0_1_1_2_TSLA - 0.000714583333333 x_0_1_1_2_VRTX
 - 0.000714583333333 x_0_1_1_3_AMD - 0.000714583333333 x_0_1_1_3_AMGN
 - 0.000714583333333 x_0_1_1_3_ASML - 0.000714583333333 x_0_1_1_3_DLTR
 - 0.000714583333333 x_0_1_1_3_MTCH - 0.000714583333333 x_0_1_1_3_NFLX
 - 0.000714583333333 x_0_1_1_3_QCOM - 0.000714583333333 x_0_1_1_3_SBUX
 - 0.000714583333333 x_0_1_1_3_TSLA - 0.000714583333333 x_0_1_1_3_VRTX
 - 0.000714583333333 x_0_1_1_4_AMD - 0.000714583333333 x_0_1_1_4_AMGN
 - 0.000714583333333 x_0_1_1_4_ASML - 0.000714583333333 x_0_1_1_4_DLTR
 - 0.000714583333333 x_0_1_1_4_MTCH - 0.000714583333333 x_0_1_1_4_NFLX
 - 0.000714583333333 x_0_1_1_4_QCOM - 0.000714583333333 x_0_1_1_4_SBUX
 - 0.000714583333333 x_0_1_1_4_TSLA - 0.000714583333333 x_0_1_1_4_VRTX
 - 0.000714583333333 x_0_1_1_5_AMD - 0.000714583333333 x_0_1_1_5_AMGN
 - 0.000714583333333 x_0_1_1_5_ASML - 0.000714583333333 x_0_1_1_5_DLTR
 - 0.000714583333333 x_0_1_1_5_MTCH - 0.000714583333333 x_0_1_1_5_NFLX
 - 0.000714583333333 x_0_1_1_5_QCOM - 0.000714583333333 x_0_1_1_5_SBUX
 - 0.000714583333333 x_0_1_1_5_TSLA - 0.000714583333333 x_0_1_1_5_VRTX
 - 0.006125 x_0_1_1_AMD - 0.006125 x_0_1_1_AMGN - 0.006125 x_0_1_1_ASML
 - 0.006125 x_0_1_1_DLTR - 0.006125 x_0_1_1_MTCH - 0.006125 x_0_1_1_NFLX
 - 0.006125 x_0_1_1_QCOM - 0.006125 x_0_1_1_SBUX - 0.006125 x_0_1_1_TSLA
 - 0.006125 x_0_1_1_VRTX - 0.000714583333333 x_0_1_2_0_AMD
 - 0.000714583333333 x_0_1_2_0_AMGN - 0.000714583333333 x_0_1_2_0_ASML
 - 0.000714583333333 x_0_1_2_0_DLTR - 0.000714583333333 x_0_1_2_0_MTCH
 - 0.000714583333333 x_0_1_2_0_NFLX - 0.000714583333333 x_0_1_2_0_QCOM
 - 0.000714583333333 x_0_1_2_0_SBUX - 0.000714583333333 x_0_1_2_0_TSLA
 - 0.000714583333333 x_0_1_2_0_VRTX - 0.000714583333333 x_0_1_2_1_AMD
 - 0.000714583333333 x_0_1_2_1_AMGN - 0.000714583333333 x_0_1_2_1_ASML
 - 0.000714583333333 x_0_1_2_1_DLTR - 0.000714583333333 x_0_1_2_1_MTCH
 - 0.000714583333333 x_0_1_2_1_NFLX - 0.000714583333333 x_0_1_2_1_QCOM
 - 0.000714583333333 x_0_1_2_1_SBUX - 0.000714583333333 x_0_1_2_1_TSLA
 - 0.000714583333333 x_0_1_2_1_VRTX - 0.000714583333333 x_0_1_2_2_AMD
 - 0.000714583333333 x_0_1_2_2_AMGN - 0.000714583333333 x_0_1_2_2_ASML
 - 0.000714583333333 x_0_1_2_2_DLTR - 0.000714583333333 x_0_1_2_2_MTCH
 - 0.000714583333333 x_0_1_2_2_NFLX - 0.000714583333333 x_0_1_2_2_QCOM
 - 0.000714583333333 x_0_1_2_2_SBUX - 0.000714583333333 x_0_1_2_2_TSLA
 - 0.000714583333333 x_0_1_2_2_VRTX - 0.000714583333333 x_0_1_2_3_AMD
 - 0.000714583333333 x_0_1_2_3_AMGN - 0.000714583333333 x_0_1_2_3_ASML
 - 0.000714583333333 x_0_1_2_3_DLTR - 0.000714583333333 x_0_1_2_3_MTCH
 - 0.000714583333333 x_0_1_2_3_NFLX - 0.000714583333333 x_0_1_2_3_QCOM
 - 0.000714583333333 x_0_1_2_3_SBUX - 0.000714583333333 x_0_1_2_3_TSLA
 - 0.000714583333333 x_0_1_2_3_VRTX - 0.000714583333333 x_0_1_2_4_AMD
 - 0.000714583333333 x_0_1_2_4_AMGN - 0.000714583333333 x_0_1_2_4_ASML
 - 0.000714583333333 x_0_1_2_4_DLTR - 0.000714583333333 x_0_1_2_4_MTCH
 - 0.000714583333333 x_0_1_2_4_NFLX - 0.000714583333333 x_0_1_2_4_QCOM
 - 0.000714583333333 x_0_1_2_4_SBUX - 0.000714583333333 x_0_1_2_4_TSLA
 - 0.000714583333333 x_0_1_2_4_VRTX - 0.000714583333333 x_0_1_2_5_AMD
 - 0.000714583333333 x_0_1_2_5_AMGN - 0.000714583333333 x_0_1_2_5_ASML
 - 0.000714583333333 x_0_1_2_5_DLTR - 0.000714583333333 x_0_1_2_5_MTCH
 - 0.000714583333333 x_0_1_2_5_NFLX - 0.000714583333333 x_0_1_2_5_QCOM
 - 0.000714583333333 x_0_1_2_5_SBUX - 0.000714583333333 x_0_1_2_5_TSLA
 - 0.000714583333333 x_0_1_2_5_VRTX - 0.006125 x_0_1_2_AMD
 - 0.006125 x_0_1_2_AMGN - 0.006125 x_0_1_2_ASML - 0.006125 x_0_1_2_DLTR
 - 0.006125 x_0_1_2_MTCH - 0.006125 x_0_1_2_NFLX - 0.006125 x_0_1_2_QCOM
 - 0.006125 x_0_1_2_SBUX - 0.006125 x_0_1_2_TSLA - 0.006125 x_0_1_2_VRTX
 - 0.000714583333333 x_0_1_3_0_AMD - 0.000714583333333 x_0_1_3_0_AMGN
 - 0.000714583333333 x_0_1_3_0_ASML - 0.000714583333333 x_0_1_3_0_DLTR
 - 0.000714583333333 x_0_1_3_0_MTCH - 0.000714583333333 x_0_1_3_0_NFLX
 - 0.000714583333333 x_0_1_3_0_QCOM - 0.000714583333333 x_0_1_3_0_SBUX
 - 0.000714583333333 x_0_1_3_0_TSLA - 0.000714583333333 x_0_1_3_0_VRTX
 - 0.000714583333333 x_0_1_3_1_AMD - 0.000714583333333 x_0_1_3_1_AMGN
 - 0.000714583333333 x_0_1_3_1_ASML - 0.000714583333333 x_0_1_3_1_DLTR
 - 0.000714583333333 x_0_1_3_1_MTCH - 0.000714583333333 x_0_1_3_1_NFLX
 - 0.000714583333333 x_0_1_3_1_QCOM - 0.000714583333333 x_0_1_3_1_SBUX
 - 0.000714583333333 x_0_1_3_1_TSLA - 0.000714583333333 x_0_1_3_1_VRTX
 - 0.000714583333333 x_0_1_3_2_AMD - 0.000714583333333 x_0_1_3_2_AMGN
 - 0.000714583333333 x_0_1_3_2_ASML - 0.000714583333333 x_0_1_3_2_DLTR
 - 0.000714583333333 x_0_1_3_2_MTCH - 0.000714583333333 x_0_1_3_2_NFLX
 - 0.000714583333333 x_0_1_3_2_QCOM - 0.000714583333333 x_0_1_3_2_SBUX
 - 0.000714583333333 x_0_1_3_2_TSLA - 0.000714583333333 x_0_1_3_2_VRTX
 - 0.000714583333333 x_0_1_3_3_AMD - 0.000714583333333 x_0_1_3_3_AMGN
 - 0.000714583333333 x_0_1_3_3_ASML - 0.000714583333333 x_0_1_3_3_DLTR
 - 0.000714583333333 x_0_1_3_3_MTCH - 0.000714583333333 x_0_1_3_3_NFLX
 - 0.000714583333333 x_0_1_3_3_QCOM - 0.000714583333333 x_0_1_3_3_SBUX
 - 0.000714583333333 x_0_1_3_3_TSLA - 0.000714583333333 x_0_1_3_3_VRTX
 - 0.000714583333333 x_0_1_3_4_AMD - 0.000714583333333 x_0_1_3_4_AMGN
 - 0.000714583333333 x_0_1_3_4_ASML - 0.000714583333333 x_0_1_3_4_DLTR
 - 0.000714583333333 x_0_1_3_4_MTCH - 0.000714583333333 x_0_1_3_4_NFLX
 - 0.000714583333333 x_0_1_3_4_QCOM - 0.000714583333333 x_0_1_3_4_SBUX
 - 0.000714583333333 x_0_1_3_4_TSLA - 0.000714583333333 x_0_1_3_4_VRTX
 - 0.000714583333333 x_0_1_3_5_AMD - 0.000714583333333 x_0_1_3_5_AMGN
 - 0.000714583333333 x_0_1_3_5_ASML - 0.000714583333333 x_0_1_3_5_DLTR
 - 0.000714583333333 x_0_1_3_5_MTCH - 0.000714583333333 x_0_1_3_5_NFLX
 - 0.000714583333333 x_0_1_3_5_QCOM - 0.000714583333333 x_0_1_3_5_SBUX
 - 0.000714583333333 x_0_1_3_5_TSLA - 0.000714583333333 x_0_1_3_5_VRTX
 - 0.006125 x_0_1_3_AMD - 0.006125 x_0_1_3_AMGN - 0.006125 x_0_1_3_ASML
 - 0.006125 x_0_1_3_DLTR - 0.006125 x_0_1_3_MTCH - 0.006125 x_0_1_3_NFLX
 - 0.006125 x_0_1_3_QCOM - 0.006125 x_0_1_3_SBUX - 0.006125 x_0_1_3_TSLA
 - 0.006125 x_0_1_3_VRTX - 0.000714583333333 x_0_1_4_0_AMD
 - 0.000714583333333 x_0_1_4_0_AMGN - 0.000714583333333 x_0_1_4_0_ASML
 - 0.000714583333333 x_0_1_4_0_DLTR - 0.000714583333333 x_0_1_4_0_MTCH
 - 0.000714583333333 x_0_1_4_0_NFLX - 0.000714583333333 x_0_1_4_0_QCOM
 - 0.000714583333333 x_0_1_4_0_SBUX - 0.000714583333333 x_0_1_4_0_TSLA
 - 0.000714583333333 x_0_1_4_0_VRTX - 0.000714583333333 x_0_1_4_1_AMD
 - 0.000714583333333 x_0_1_4_1_AMGN - 0.000714583333333 x_0_1_4_1_ASML
 - 0.000714583333333 x_0_1_4_1_DLTR - 0.000714583333333 x_0_1_4_1_MTCH
 - 0.000714583333333 x_0_1_4_1_NFLX - 0.000714583333333 x_0_1_4_1_QCOM
 - 0.000714583333333 x_0_1_4_1_SBUX - 0.000714583333333 x_0_1_4_1_TSLA
 - 0.000714583333333 x_0_1_4_1_VRTX - 0.000714583333333 x_0_1_4_2_AMD
 - 0.000714583333333 x_0_1_4_2_AMGN - 0.000714583333333 x_0_1_4_2_ASML
 - 0.000714583333333 x_0_1_4_2_DLTR - 0.000714583333333 x_0_1_4_2_MTCH
 - 0.000714583333333 x_0_1_4_2_NFLX - 0.000714583333333 x_0_1_4_2_QCOM
 - 0.000714583333333 x_0_1_4_2_SBUX - 0.000714583333333 x_0_1_4_2_TSLA
 - 0.000714583333333 x_0_1_4_2_VRTX - 0.000714583333333 x_0_1_4_3_AMD
 - 0.000714583333333 x_0_1_4_3_AMGN - 0.000714583333333 x_0_1_4_3_ASML
 - 0.000714583333333 x_0_1_4_3_DLTR - 0.000714583333333 x_0_1_4_3_MTCH
 - 0.000714583333333 x_0_1_4_3_NFLX - 0.000714583333333 x_0_1_4_3_QCOM
 - 0.000714583333333 x_0_1_4_3_SBUX - 0.000714583333333 x_0_1_4_3_TSLA
 - 0.000714583333333 x_0_1_4_3_VRTX - 0.000714583333333 x_0_1_4_4_AMD
 - 0.000714583333333 x_0_1_4_4_AMGN - 0.000714583333333 x_0_1_4_4_ASML
 - 0.000714583333333 x_0_1_4_4_DLTR - 0.000714583333333 x_0_1_4_4_MTCH
 - 0.000714583333333 x_0_1_4_4_NFLX - 0.000714583333333 x_0_1_4_4_QCOM
 - 0.000714583333333 x_0_1_4_4_SBUX - 0.000714583333333 x_0_1_4_4_TSLA
 - 0.000714583333333 x_0_1_4_4_VRTX - 0.000714583333333 x_0_1_4_5_AMD
 - 0.000714583333333 x_0_1_4_5_AMGN - 0.000714583333333 x_0_1_4_5_ASML
 - 0.000714583333333 x_0_1_4_5_DLTR - 0.000714583333333 x_0_1_4_5_MTCH
 - 0.000714583333333 x_0_1_4_5_NFLX - 0.000714583333333 x_0_1_4_5_QCOM
 - 0.000714583333333 x_0_1_4_5_SBUX - 0.000714583333333 x_0_1_4_5_TSLA
 - 0.000714583333333 x_0_1_4_5_VRTX - 0.006125 x_0_1_4_AMD
 - 0.006125 x_0_1_4_AMGN - 0.006125 x_0_1_4_ASML - 0.006125 x_0_1_4_DLTR
 - 0.006125 x_0_1_4_MTCH - 0.006125 x_0_1_4_NFLX - 0.006125 x_0_1_4_QCOM
 - 0.006125 x_0_1_4_SBUX - 0.006125 x_0_1_4_TSLA - 0.006125 x_0_1_4_VRTX
 - 0.000714583333333 x_0_1_5_0_AMD - 0.000714583333333 x_0_1_5_0_AMGN
 - 0.000714583333333 x_0_1_5_0_ASML - 0.000714583333333 x_0_1_5_0_DLTR
 - 0.000714583333333 x_0_1_5_0_MTCH - 0.000714583333333 x_0_1_5_0_NFLX
 - 0.000714583333333 x_0_1_5_0_QCOM - 0.000714583333333 x_0_1_5_0_SBUX
 - 0.000714583333333 x_0_1_5_0_TSLA - 0.000714583333333 x_0_1_5_0_VRTX
 - 0.000714583333333 x_0_1_5_1_AMD - 0.000714583333333 x_0_1_5_1_AMGN
 - 0.000714583333333 x_0_1_5_1_ASML - 0.000714583333333 x_0_1_5_1_DLTR
 - 0.000714583333333 x_0_1_5_1_MTCH - 0.000714583333333 x_0_1_5_1_NFLX
 - 0.000714583333333 x_0_1_5_1_QCOM - 0.000714583333333 x_0_1_5_1_SBUX
 - 0.000714583333333 x_0_1_5_1_TSLA - 0.000714583333333 x_0_1_5_1_VRTX
 - 0.000714583333333 x_0_1_5_2_AMD - 0.000714583333333 x_0_1_5_2_AMGN
 - 0.000714583333333 x_0_1_5_2_ASML - 0.000714583333333 x_0_1_5_2_DLTR
 - 0.000714583333333 x_0_1_5_2_MTCH - 0.000714583333333 x_0_1_5_2_NFLX
 - 0.000714583333333 x_0_1_5_2_QCOM - 0.000714583333333 x_0_1_5_2_SBUX
 - 0.000714583333333 x_0_1_5_2_TSLA - 0.000714583333333 x_0_1_5_2_VRTX
 - 0.000714583333333 x_0_1_5_3_AMD - 0.000714583333333 x_0_1_5_3_AMGN
 - 0.000714583333333 x_0_1_5_3_ASML - 0.000714583333333 x_0_1_5_3_DLTR
 - 0.000714583333333 x_0_1_5_3_MTCH - 0.000714583333333 x_0_1_5_3_NFLX
 - 0.000714583333333 x_0_1_5_3_QCOM - 0.000714583333333 x_0_1_5_3_SBUX
 - 0.000714583333333 x_0_1_5_3_TSLA - 0.000714583333333 x_0_1_5_3_VRTX
 - 0.000714583333333 x_0_1_5_4_AMD - 0.000714583333333 x_0_1_5_4_AMGN
 - 0.000714583333333 x_0_1_5_4_ASML - 0.000714583333333 x_0_1_5_4_DLTR
 - 0.000714583333333 x_0_1_5_4_MTCH - 0.000714583333333 x_0_1_5_4_NFLX
 - 0.000714583333333 x_0_1_5_4_QCOM - 0.000714583333333 x_0_1_5_4_SBUX
 - 0.000714583333333 x_0_1_5_4_TSLA - 0.000714583333333 x_0_1_5_4_VRTX
 - 0.000714583333333 x_0_1_5_5_AMD - 0.000714583333333 x_0_1_5_5_AMGN
 - 0.000714583333333 x_0_1_5_5_ASML - 0.000714583333333 x_0_1_5_5_DLTR
 - 0.000714583333333 x_0_1_5_5_MTCH - 0.000714583333333 x_0_1_5_5_NFLX
 - 0.000714583333333 x_0_1_5_5_QCOM - 0.000714583333333 x_0_1_5_5_SBUX
 - 0.000714583333333 x_0_1_5_5_TSLA - 0.000714583333333 x_0_1_5_5_VRTX
 - 0.006125 x_0_1_5_AMD - 0.006125 x_0_1_5_AMGN - 0.006125 x_0_1_5_ASML
 - 0.006125 x_0_1_5_DLTR - 0.006125 x_0_1_5_MTCH - 0.006125 x_0_1_5_NFLX
 - 0.006125 x_0_1_5_QCOM - 0.006125 x_0_1_5_SBUX - 0.006125 x_0_1_5_TSLA
 - 0.006125 x_0_1_5_VRTX - 0.000714583333333 x_0_1_6_0_AMD
 - 0.000714583333333 x_0_1_6_0_AMGN - 0.000714583333333 x_0_1_6_0_ASML
 - 0.000714583333333 x_0_1_6_0_DLTR - 0.000714583333333 x_0_1_6_0_MTCH
 - 0.000714583333333 x_0_1_6_0_NFLX - 0.000714583333333 x_0_1_6_0_QCOM
 - 0.000714583333333 x_0_1_6_0_SBUX - 0.000714583333333 x_0_1_6_0_TSLA
 - 0.000714583333333 x_0_1_6_0_VRTX - 0.000714583333333 x_0_1_6_1_AMD
 - 0.000714583333333 x_0_1_6_1_AMGN - 0.000714583333333 x_0_1_6_1_ASML
 - 0.000714583333333 x_0_1_6_1_DLTR - 0.000714583333333 x_0_1_6_1_MTCH
 - 0.000714583333333 x_0_1_6_1_NFLX - 0.000714583333333 x_0_1_6_1_QCOM
 - 0.000714583333333 x_0_1_6_1_SBUX - 0.000714583333333 x_0_1_6_1_TSLA
 - 0.000714583333333 x_0_1_6_1_VRTX - 0.000714583333333 x_0_1_6_2_AMD
 - 0.000714583333333 x_0_1_6_2_AMGN - 0.000714583333333 x_0_1_6_2_ASML
 - 0.000714583333333 x_0_1_6_2_DLTR - 0.000714583333333 x_0_1_6_2_MTCH
 - 0.000714583333333 x_0_1_6_2_NFLX - 0.000714583333333 x_0_1_6_2_QCOM
 - 0.000714583333333 x_0_1_6_2_SBUX - 0.000714583333333 x_0_1_6_2_TSLA
 - 0.000714583333333 x_0_1_6_2_VRTX - 0.000714583333333 x_0_1_6_3_AMD
 - 0.000714583333333 x_0_1_6_3_AMGN - 0.000714583333333 x_0_1_6_3_ASML
 - 0.000714583333333 x_0_1_6_3_DLTR - 0.000714583333333 x_0_1_6_3_MTCH
 - 0.000714583333333 x_0_1_6_3_NFLX - 0.000714583333333 x_0_1_6_3_QCOM
 - 0.000714583333333 x_0_1_6_3_SBUX - 0.000714583333333 x_0_1_6_3_TSLA
 - 0.000714583333333 x_0_1_6_3_VRTX - 0.000714583333333 x_0_1_6_4_AMD
 - 0.000714583333333 x_0_1_6_4_AMGN - 0.000714583333333 x_0_1_6_4_ASML
 - 0.000714583333333 x_0_1_6_4_DLTR - 0.000714583333333 x_0_1_6_4_MTCH
 - 0.000714583333333 x_0_1_6_4_NFLX - 0.000714583333333 x_0_1_6_4_QCOM
 - 0.000714583333333 x_0_1_6_4_SBUX - 0.000714583333333 x_0_1_6_4_TSLA
 - 0.000714583333333 x_0_1_6_4_VRTX - 0.000714583333333 x_0_1_6_5_AMD
 - 0.000714583333333 x_0_1_6_5_AMGN - 0.000714583333333 x_0_1_6_5_ASML
 - 0.000714583333333 x_0_1_6_5_DLTR - 0.000714583333333 x_0_1_6_5_MTCH
 - 0.000714583333333 x_0_1_6_5_NFLX - 0.000714583333333 x_0_1_6_5_QCOM
 - 0.000714583333333 x_0_1_6_5_SBUX - 0.000714583333333 x_0_1_6_5_TSLA
 - 0.000714583333333 x_0_1_6_5_VRTX - 0.006125 x_0_1_6_AMD
 - 0.006125 x_0_1_6_AMGN - 0.006125 x_0_1_6_ASML - 0.006125 x_0_1_6_DLTR
 - 0.006125 x_0_1_6_MTCH - 0.006125 x_0_1_6_NFLX - 0.006125 x_0_1_6_QCOM
 - 0.006125 x_0_1_6_SBUX - 0.006125 x_0_1_6_TSLA - 0.006125 x_0_1_6_VRTX
 - 0.000714583333333 x_0_1_7_0_AMD - 0.000714583333333 x_0_1_7_0_AMGN
 - 0.000714583333333 x_0_1_7_0_ASML - 0.000714583333333 x_0_1_7_0_DLTR
 - 0.000714583333333 x_0_1_7_0_MTCH - 0.000714583333333 x_0_1_7_0_NFLX
 - 0.000714583333333 x_0_1_7_0_QCOM - 0.000714583333333 x_0_1_7_0_SBUX
 - 0.000714583333333 x_0_1_7_0_TSLA - 0.000714583333333 x_0_1_7_0_VRTX
 - 0.000714583333333 x_0_1_7_1_AMD - 0.000714583333333 x_0_1_7_1_AMGN
 - 0.000714583333333 x_0_1_7_1_ASML - 0.000714583333333 x_0_1_7_1_DLTR
 - 0.000714583333333 x_0_1_7_1_MTCH - 0.000714583333333 x_0_1_7_1_NFLX
 - 0.000714583333333 x_0_1_7_1_QCOM - 0.000714583333333 x_0_1_7_1_SBUX
 - 0.000714583333333 x_0_1_7_1_TSLA - 0.000714583333333 x_0_1_7_1_VRTX
 - 0.000714583333333 x_0_1_7_2_AMD - 0.000714583333333 x_0_1_7_2_AMGN
 - 0.000714583333333 x_0_1_7_2_ASML - 0.000714583333333 x_0_1_7_2_DLTR
 - 0.000714583333333 x_0_1_7_2_MTCH - 0.000714583333333 x_0_1_7_2_NFLX
 - 0.000714583333333 x_0_1_7_2_QCOM - 0.000714583333333 x_0_1_7_2_SBUX
 - 0.000714583333333 x_0_1_7_2_TSLA - 0.000714583333333 x_0_1_7_2_VRTX
 - 0.000714583333333 x_0_1_7_3_AMD - 0.000714583333333 x_0_1_7_3_AMGN
 - 0.000714583333333 x_0_1_7_3_ASML - 0.000714583333333 x_0_1_7_3_DLTR
 - 0.000714583333333 x_0_1_7_3_MTCH - 0.000714583333333 x_0_1_7_3_NFLX
 - 0.000714583333333 x_0_1_7_3_QCOM - 0.000714583333333 x_0_1_7_3_SBUX
 - 0.000714583333333 x_0_1_7_3_TSLA - 0.000714583333333 x_0_1_7_3_VRTX
 - 0.000714583333333 x_0_1_7_4_AMD - 0.000714583333333 x_0_1_7_4_AMGN
 - 0.000714583333333 x_0_1_7_4_ASML - 0.000714583333333 x_0_1_7_4_DLTR
 - 0.000714583333333 x_0_1_7_4_MTCH - 0.000714583333333 x_0_1_7_4_NFLX
 - 0.000714583333333 x_0_1_7_4_QCOM - 0.000714583333333 x_0_1_7_4_SBUX
 - 0.000714583333333 x_0_1_7_4_TSLA - 0.000714583333333 x_0_1_7_4_VRTX
 - 0.000714583333333 x_0_1_7_5_AMD - 0.000714583333333 x_0_1_7_5_AMGN
 - 0.000714583333333 x_0_1_7_5_ASML - 0.000714583333333 x_0_1_7_5_DLTR
 - 0.000714583333333 x_0_1_7_5_MTCH - 0.000714583333333 x_0_1_7_5_NFLX
 - 0.000714583333333 x_0_1_7_5_QCOM - 0.000714583333333 x_0_1_7_5_SBUX
 - 0.000714583333333 x_0_1_7_5_TSLA - 0.000714583333333 x_0_1_7_5_VRTX
 - 0.006125 x_0_1_7_AMD - 0.006125 x_0_1_7_AMGN - 0.006125 x_0_1_7_ASML
 - 0.006125 x_0_1_7_DLTR - 0.006125 x_0_1_7_MTCH - 0.006125 x_0_1_7_NFLX
 - 0.006125 x_0_1_7_QCOM - 0.006125 x_0_1_7_SBUX - 0.006125 x_0_1_7_TSLA
 - 0.006125 x_0_1_7_VRTX - 0.07 x_0_1_AMD - 0.07 x_0_1_AMGN - 0.07 x_0_1_ASML
 - 0.07 x_0_1_DLTR - 0.07 x_0_1_MTCH - 0.07 x_0_1_NFLX - 0.07 x_0_1_QCOM
 - 0.07 x_0_1_SBUX - 0.07 x_0_1_TSLA - 0.07 x_0_1_VRTX
 - 0.000714583333333 x_0_2_0_0_AMD - 0.000714583333333 x_0_2_0_0_AMGN
 - 0.000714583333333 x_0_2_0_0_ASML - 0.000714583333333 x_0_2_0_0_DLTR
 - 0.000714583333333 x_0_2_0_0_MTCH - 0.000714583333333 x_0_2_0_0_NFLX
 - 0.000714583333333 x_0_2_0_0_QCOM - 0.000714583333333 x_0_2_0_0_SBUX
 - 0.000714583333333 x_0_2_0_0_TSLA - 0.000714583333333 x_0_2_0_0_VRTX
 - 0.000714583333333 x_0_2_0_1_AMD - 0.000714583333333 x_0_2_0_1_AMGN
 - 0.000714583333333 x_0_2_0_1_ASML - 0.000714583333333 x_0_2_0_1_DLTR
 - 0.000714583333333 x_0_2_0_1_MTCH - 0.000714583333333 x_0_2_0_1_NFLX
 - 0.000714583333333 x_0_2_0_1_QCOM - 0.000714583333333 x_0_2_0_1_SBUX
 - 0.000714583333333 x_0_2_0_1_TSLA - 0.000714583333333 x_0_2_0_1_VRTX
 - 0.000714583333333 x_0_2_0_2_AMD - 0.000714583333333 x_0_2_0_2_AMGN
 - 0.000714583333333 x_0_2_0_2_ASML - 0.000714583333333 x_0_2_0_2_DLTR
 - 0.000714583333333 x_0_2_0_2_MTCH - 0.000714583333333 x_0_2_0_2_NFLX
 - 0.000714583333333 x_0_2_0_2_QCOM - 0.000714583333333 x_0_2_0_2_SBUX
 - 0.000714583333333 x_0_2_0_2_TSLA - 0.000714583333333 x_0_2_0_2_VRTX
 - 0.000714583333333 x_0_2_0_3_AMD - 0.000714583333333 x_0_2_0_3_AMGN
 - 0.000714583333333 x_0_2_0_3_ASML - 0.000714583333333 x_0_2_0_3_DLTR
 - 0.000714583333333 x_0_2_0_3_MTCH - 0.000714583333333 x_0_2_0_3_NFLX
 - 0.000714583333333 x_0_2_0_3_QCOM - 0.000714583333333 x_0_2_0_3_SBUX
 - 0.000714583333333 x_0_2_0_3_TSLA - 0.000714583333333 x_0_2_0_3_VRTX
 - 0.000714583333333 x_0_2_0_4_AMD - 0.000714583333333 x_0_2_0_4_AMGN
 - 0.000714583333333 x_0_2_0_4_ASML - 0.000714583333333 x_0_2_0_4_DLTR
 - 0.000714583333333 x_0_2_0_4_MTCH - 0.000714583333333 x_0_2_0_4_NFLX
 - 0.000714583333333 x_0_2_0_4_QCOM - 0.000714583333333 x_0_2_0_4_SBUX
 - 0.000714583333333 x_0_2_0_4_TSLA - 0.000714583333333 x_0_2_0_4_VRTX
 - 0.000714583333333 x_0_2_0_5_AMD - 0.000714583333333 x_0_2_0_5_AMGN
 - 0.000714583333333 x_0_2_0_5_ASML - 0.000714583333333 x_0_2_0_5_DLTR
 - 0.000714583333333 x_0_2_0_5_MTCH - 0.000714583333333 x_0_2_0_5_NFLX
 - 0.000714583333333 x_0_2_0_5_QCOM - 0.000714583333333 x_0_2_0_5_SBUX
 - 0.000714583333333 x_0_2_0_5_TSLA - 0.000714583333333 x_0_2_0_5_VRTX
 - 0.006125 x_0_2_0_AMD - 0.006125 x_0_2_0_AMGN - 0.006125 x_0_2_0_ASML
 - 0.006125 x_0_2_0_DLTR - 0.006125 x_0_2_0_MTCH - 0.006125 x_0_2_0_NFLX
 - 0.006125 x_0_2_0_QCOM - 0.006125 x_0_2_0_SBUX - 0.006125 x_0_2_0_TSLA
 - 0.006125 x_0_2_0_VRTX - 0.000714583333333 x_0_2_1_0_AMD
 - 0.000714583333333 x_0_2_1_0_AMGN - 0.000714583333333 x_0_2_1_0_ASML
 - 0.000714583333333 x_0_2_1_0_DLTR - 0.000714583333333 x_0_2_1_0_MTCH
 - 0.000714583333333 x_0_2_1_0_NFLX - 0.000714583333333 x_0_2_1_0_QCOM
 - 0.000714583333333 x_0_2_1_0_SBUX - 0.000714583333333 x_0_2_1_0_TSLA
 - 0.000714583333333 x_0_2_1_0_VRTX - 0.000714583333333 x_0_2_1_1_AMD
 - 0.000714583333333 x_0_2_1_1_AMGN - 0.000714583333333 x_0_2_1_1_ASML
 - 0.000714583333333 x_0_2_1_1_DLTR - 0.000714583333333 x_0_2_1_1_MTCH
 - 0.000714583333333 x_0_2_1_1_NFLX - 0.000714583333333 x_0_2_1_1_QCOM
 - 0.000714583333333 x_0_2_1_1_SBUX - 0.000714583333333 x_0_2_1_1_TSLA
 - 0.000714583333333 x_0_2_1_1_VRTX - 0.000714583333333 x_0_2_1_2_AMD
 - 0.000714583333333 x_0_2_1_2_AMGN - 0.000714583333333 x_0_2_1_2_ASML
 - 0.000714583333333 x_0_2_1_2_DLTR - 0.000714583333333 x_0_2_1_2_MTCH
 - 0.000714583333333 x_0_2_1_2_NFLX - 0.000714583333333 x_0_2_1_2_QCOM
 - 0.000714583333333 x_0_2_1_2_SBUX - 0.000714583333333 x_0_2_1_2_TSLA
 - 0.000714583333333 x_0_2_1_2_VRTX - 0.000714583333333 x_0_2_1_3_AMD
 - 0.000714583333333 x_0_2_1_3_AMGN - 0.000714583333333 x_0_2_1_3_ASML
 - 0.000714583333333 x_0_2_1_3_DLTR - 0.000714583333333 x_0_2_1_3_MTCH
 - 0.000714583333333 x_0_2_1_3_NFLX - 0.000714583333333 x_0_2_1_3_QCOM
 - 0.000714583333333 x_0_2_1_3_SBUX - 0.000714583333333 x_0_2_1_3_TSLA
 - 0.000714583333333 x_0_2_1_3_VRTX - 0.000714583333333 x_0_2_1_4_AMD
 - 0.000714583333333 x_0_2_1_4_AMGN - 0.000714583333333 x_0_2_1_4_ASML
 - 0.000714583333333 x_0_2_1_4_DLTR - 0.000714583333333 x_0_2_1_4_MTCH
 - 0.000714583333333 x_0_2_1_4_NFLX - 0.000714583333333 x_0_2_1_4_QCOM
 - 0.000714583333333 x_0_2_1_4_SBUX - 0.000714583333333 x_0_2_1_4_TSLA
 - 0.000714583333333 x_0_2_1_4_VRTX - 0.000714583333333 x_0_2_1_5_AMD
 - 0.000714583333333 x_0_2_1_5_AMGN - 0.000714583333333 x_0_2_1_5_ASML
 - 0.000714583333333 x_0_2_1_5_DLTR - 0.000714583333333 x_0_2_1_5_MTCH
 - 0.000714583333333 x_0_2_1_5_NFLX - 0.000714583333333 x_0_2_1_5_QCOM
 - 0.000714583333333 x_0_2_1_5_SBUX - 0.000714583333333 x_0_2_1_5_TSLA
 - 0.000714583333333 x_0_2_1_5_VRTX - 0.006125 x_0_2_1_AMD
 - 0.006125 x_0_2_1_AMGN - 0.006125 x_0_2_1_ASML - 0.006125 x_0_2_1_DLTR
 - 0.006125 x_0_2_1_MTCH - 0.006125 x_0_2_1_NFLX - 0.006125 x_0_2_1_QCOM
 - 0.006125 x_0_2_1_SBUX - 0.006125 x_0_2_1_TSLA - 0.006125 x_0_2_1_VRTX
 - 0.000714583333333 x_0_2_2_0_AMD - 0.000714583333333 x_0_2_2_0_AMGN
 - 0.000714583333333 x_0_2_2_0_ASML - 0.000714583333333 x_0_2_2_0_DLTR
 - 0.000714583333333 x_0_2_2_0_MTCH - 0.000714583333333 x_0_2_2_0_NFLX
 - 0.000714583333333 x_0_2_2_0_QCOM - 0.000714583333333 x_0_2_2_0_SBUX
 - 0.000714583333333 x_0_2_2_0_TSLA - 0.000714583333333 x_0_2_2_0_VRTX
 - 0.000714583333333 x_0_2_2_1_AMD - 0.000714583333333 x_0_2_2_1_AMGN
 - 0.000714583333333 x_0_2_2_1_ASML - 0.000714583333333 x_0_2_2_1_DLTR
 - 0.000714583333333 x_0_2_2_1_MTCH - 0.000714583333333 x_0_2_2_1_NFLX
 - 0.000714583333333 x_0_2_2_1_QCOM - 0.000714583333333 x_0_2_2_1_SBUX
 - 0.000714583333333 x_0_2_2_1_TSLA - 0.000714583333333 x_0_2_2_1_VRTX
 - 0.000714583333333 x_0_2_2_2_AMD - 0.000714583333333 x_0_2_2_2_AMGN
 - 0.000714583333333 x_0_2_2_2_ASML - 0.000714583333333 x_0_2_2_2_DLTR
 - 0.000714583333333 x_0_2_2_2_MTCH - 0.000714583333333 x_0_2_2_2_NFLX
 - 0.000714583333333 x_0_2_2_2_QCOM - 0.000714583333333 x_0_2_2_2_SBUX
 - 0.000714583333333 x_0_2_2_2_TSLA - 0.000714583333333 x_0_2_2_2_VRTX
 - 0.000714583333333 x_0_2_2_3_AMD - 0.000714583333333 x_0_2_2_3_AMGN
 - 0.000714583333333 x_0_2_2_3_ASML - 0.000714583333333 x_0_2_2_3_DLTR
 - 0.000714583333333 x_0_2_2_3_MTCH - 0.000714583333333 x_0_2_2_3_NFLX
 - 0.000714583333333 x_0_2_2_3_QCOM - 0.000714583333333 x_0_2_2_3_SBUX
 - 0.000714583333333 x_0_2_2_3_TSLA - 0.000714583333333 x_0_2_2_3_VRTX
 - 0.000714583333333 x_0_2_2_4_AMD - 0.000714583333333 x_0_2_2_4_AMGN
 - 0.000714583333333 x_0_2_2_4_ASML - 0.000714583333333 x_0_2_2_4_DLTR
 - 0.000714583333333 x_0_2_2_4_MTCH - 0.000714583333333 x_0_2_2_4_NFLX
 - 0.000714583333333 x_0_2_2_4_QCOM - 0.000714583333333 x_0_2_2_4_SBUX
 - 0.000714583333333 x_0_2_2_4_TSLA - 0.000714583333333 x_0_2_2_4_VRTX
 - 0.000714583333333 x_0_2_2_5_AMD - 0.000714583333333 x_0_2_2_5_AMGN
 - 0.000714583333333 x_0_2_2_5_ASML - 0.000714583333333 x_0_2_2_5_DLTR
 - 0.000714583333333 x_0_2_2_5_MTCH - 0.000714583333333 x_0_2_2_5_NFLX
 - 0.000714583333333 x_0_2_2_5_QCOM - 0.000714583333333 x_0_2_2_5_SBUX
 - 0.000714583333333 x_0_2_2_5_TSLA - 0.000714583333333 x_0_2_2_5_VRTX
 - 0.006125 x_0_2_2_AMD - 0.006125 x_0_2_2_AMGN - 0.006125 x_0_2_2_ASML
 - 0.006125 x_0_2_2_DLTR - 0.006125 x_0_2_2_MTCH - 0.006125 x_0_2_2_NFLX
 - 0.006125 x_0_2_2_QCOM - 0.006125 x_0_2_2_SBUX - 0.006125 x_0_2_2_TSLA
 - 0.006125 x_0_2_2_VRTX - 0.000714583333333 x_0_2_3_0_AMD
 - 0.000714583333333 x_0_2_3_0_AMGN - 0.000714583333333 x_0_2_3_0_ASML
 - 0.000714583333333 x_0_2_3_0_DLTR - 0.000714583333333 x_0_2_3_0_MTCH
 - 0.000714583333333 x_0_2_3_0_NFLX - 0.000714583333333 x_0_2_3_0_QCOM
 - 0.000714583333333 x_0_2_3_0_SBUX - 0.000714583333333 x_0_2_3_0_TSLA
 - 0.000714583333333 x_0_2_3_0_VRTX - 0.000714583333333 x_0_2_3_1_AMD
 - 0.000714583333333 x_0_2_3_1_AMGN - 0.000714583333333 x_0_2_3_1_ASML
 - 0.000714583333333 x_0_2_3_1_DLTR - 0.000714583333333 x_0_2_3_1_MTCH
 - 0.000714583333333 x_0_2_3_1_NFLX - 0.000714583333333 x_0_2_3_1_QCOM
 - 0.000714583333333 x_0_2_3_1_SBUX - 0.000714583333333 x_0_2_3_1_TSLA
 - 0.000714583333333 x_0_2_3_1_VRTX - 0.000714583333333 x_0_2_3_2_AMD
 - 0.000714583333333 x_0_2_3_2_AMGN - 0.000714583333333 x_0_2_3_2_ASML
 - 0.000714583333333 x_0_2_3_2_DLTR - 0.000714583333333 x_0_2_3_2_MTCH
 - 0.000714583333333 x_0_2_3_2_NFLX - 0.000714583333333 x_0_2_3_2_QCOM
 - 0.000714583333333 x_0_2_3_2_SBUX - 0.000714583333333 x_0_2_3_2_TSLA
 - 0.000714583333333 x_0_2_3_2_VRTX - 0.000714583333333 x_0_2_3_3_AMD
 - 0.000714583333333 x_0_2_3_3_AMGN - 0.000714583333333 x_0_2_3_3_ASML
 - 0.000714583333333 x_0_2_3_3_DLTR - 0.000714583333333 x_0_2_3_3_MTCH
 - 0.000714583333333 x_0_2_3_3_NFLX - 0.000714583333333 x_0_2_3_3_QCOM
 - 0.000714583333333 x_0_2_3_3_SBUX - 0.000714583333333 x_0_2_3_3_TSLA
 - 0.000714583333333 x_0_2_3_3_VRTX - 0.000714583333333 x_0_2_3_4_AMD
 - 0.000714583333333 x_0_2_3_4_AMGN - 0.000714583333333 x_0_2_3_4_ASML
 - 0.000714583333333 x_0_2_3_4_DLTR - 0.000714583333333 x_0_2_3_4_MTCH
 - 0.000714583333333 x_0_2_3_4_NFLX - 0.000714583333333 x_0_2_3_4_QCOM
 - 0.000714583333333 x_0_2_3_4_SBUX - 0.000714583333333 x_0_2_3_4_TSLA
 - 0.000714583333333 x_0_2_3_4_VRTX - 0.000714583333333 x_0_2_3_5_AMD
 - 0.000714583333333 x_0_2_3_5_AMGN - 0.000714583333333 x_0_2_3_5_ASML
 - 0.000714583333333 x_0_2_3_5_DLTR - 0.000714583333333 x_0_2_3_5_MTCH
 - 0.000714583333333 x_0_2_3_5_NFLX - 0.000714583333333 x_0_2_3_5_QCOM
 - 0.000714583333333 x_0_2_3_5_SBUX - 0.000714583333333 x_0_2_3_5_TSLA
 - 0.000714583333333 x_0_2_3_5_VRTX - 0.006125 x_0_2_3_AMD
 - 0.006125 x_0_2_3_AMGN - 0.006125 x_0_2_3_ASML - 0.006125 x_0_2_3_DLTR
 - 0.006125 x_0_2_3_MTCH - 0.006125 x_0_2_3_NFLX - 0.006125 x_0_2_3_QCOM
 - 0.006125 x_0_2_3_SBUX - 0.006125 x_0_2_3_TSLA - 0.006125 x_0_2_3_VRTX
 - 0.000714583333333 x_0_2_4_0_AMD - 0.000714583333333 x_0_2_4_0_AMGN
 - 0.000714583333333 x_0_2_4_0_ASML - 0.000714583333333 x_0_2_4_0_DLTR
 - 0.000714583333333 x_0_2_4_0_MTCH - 0.000714583333333 x_0_2_4_0_NFLX
 - 0.000714583333333 x_0_2_4_0_QCOM - 0.000714583333333 x_0_2_4_0_SBUX
 - 0.000714583333333 x_0_2_4_0_TSLA - 0.000714583333333 x_0_2_4_0_VRTX
 - 0.000714583333333 x_0_2_4_1_AMD - 0.000714583333333 x_0_2_4_1_AMGN
 - 0.000714583333333 x_0_2_4_1_ASML - 0.000714583333333 x_0_2_4_1_DLTR
 - 0.000714583333333 x_0_2_4_1_MTCH - 0.000714583333333 x_0_2_4_1_NFLX
 - 0.000714583333333 x_0_2_4_1_QCOM - 0.000714583333333 x_0_2_4_1_SBUX
 - 0.000714583333333 x_0_2_4_1_TSLA - 0.000714583333333 x_0_2_4_1_VRTX
 - 0.000714583333333 x_0_2_4_2_AMD - 0.000714583333333 x_0_2_4_2_AMGN
 - 0.000714583333333 x_0_2_4_2_ASML - 0.000714583333333 x_0_2_4_2_DLTR
 - 0.000714583333333 x_0_2_4_2_MTCH - 0.000714583333333 x_0_2_4_2_NFLX
 - 0.000714583333333 x_0_2_4_2_QCOM - 0.000714583333333 x_0_2_4_2_SBUX
 - 0.000714583333333 x_0_2_4_2_TSLA - 0.000714583333333 x_0_2_4_2_VRTX
 - 0.000714583333333 x_0_2_4_3_AMD - 0.000714583333333 x_0_2_4_3_AMGN
 - 0.000714583333333 x_0_2_4_3_ASML - 0.000714583333333 x_0_2_4_3_DLTR
 - 0.000714583333333 x_0_2_4_3_MTCH - 0.000714583333333 x_0_2_4_3_NFLX
 - 0.000714583333333 x_0_2_4_3_QCOM - 0.000714583333333 x_0_2_4_3_SBUX
 - 0.000714583333333 x_0_2_4_3_TSLA - 0.000714583333333 x_0_2_4_3_VRTX
 - 0.000714583333333 x_0_2_4_4_AMD - 0.000714583333333 x_0_2_4_4_AMGN
 - 0.000714583333333 x_0_2_4_4_ASML - 0.000714583333333 x_0_2_4_4_DLTR
 - 0.000714583333333 x_0_2_4_4_MTCH - 0.000714583333333 x_0_2_4_4_NFLX
 - 0.000714583333333 x_0_2_4_4_QCOM - 0.000714583333333 x_0_2_4_4_SBUX
 - 0.000714583333333 x_0_2_4_4_TSLA - 0.000714583333333 x_0_2_4_4_VRTX
 - 0.000714583333333 x_0_2_4_5_AMD - 0.000714583333333 x_0_2_4_5_AMGN
 - 0.000714583333333 x_0_2_4_5_ASML - 0.000714583333333 x_0_2_4_5_DLTR
 - 0.000714583333333 x_0_2_4_5_MTCH - 0.000714583333333 x_0_2_4_5_NFLX
 - 0.000714583333333 x_0_2_4_5_QCOM - 0.000714583333333 x_0_2_4_5_SBUX
 - 0.000714583333333 x_0_2_4_5_TSLA - 0.000714583333333 x_0_2_4_5_VRTX
 - 0.006125 x_0_2_4_AMD - 0.006125 x_0_2_4_AMGN - 0.006125 x_0_2_4_ASML
 - 0.006125 x_0_2_4_DLTR - 0.006125 x_0_2_4_MTCH - 0.006125 x_0_2_4_NFLX
 - 0.006125 x_0_2_4_QCOM - 0.006125 x_0_2_4_SBUX - 0.006125 x_0_2_4_TSLA
 - 0.006125 x_0_2_4_VRTX - 0.000714583333333 x_0_2_5_0_AMD
 - 0.000714583333333 x_0_2_5_0_AMGN - 0.000714583333333 x_0_2_5_0_ASML
 - 0.000714583333333 x_0_2_5_0_DLTR - 0.000714583333333 x_0_2_5_0_MTCH
 - 0.000714583333333 x_0_2_5_0_NFLX - 0.000714583333333 x_0_2_5_0_QCOM
 - 0.000714583333333 x_0_2_5_0_SBUX - 0.000714583333333 x_0_2_5_0_TSLA
 - 0.000714583333333 x_0_2_5_0_VRTX - 0.000714583333333 x_0_2_5_1_AMD
 - 0.000714583333333 x_0_2_5_1_AMGN - 0.000714583333333 x_0_2_5_1_ASML
 - 0.000714583333333 x_0_2_5_1_DLTR - 0.000714583333333 x_0_2_5_1_MTCH
 - 0.000714583333333 x_0_2_5_1_NFLX - 0.000714583333333 x_0_2_5_1_QCOM
 - 0.000714583333333 x_0_2_5_1_SBUX - 0.000714583333333 x_0_2_5_1_TSLA
 - 0.000714583333333 x_0_2_5_1_VRTX - 0.000714583333333 x_0_2_5_2_AMD
 - 0.000714583333333 x_0_2_5_2_AMGN - 0.000714583333333 x_0_2_5_2_ASML
 - 0.000714583333333 x_0_2_5_2_DLTR - 0.000714583333333 x_0_2_5_2_MTCH
 - 0.000714583333333 x_0_2_5_2_NFLX - 0.000714583333333 x_0_2_5_2_QCOM
 - 0.000714583333333 x_0_2_5_2_SBUX - 0.000714583333333 x_0_2_5_2_TSLA
 - 0.000714583333333 x_0_2_5_2_VRTX - 0.000714583333333 x_0_2_5_3_AMD
 - 0.000714583333333 x_0_2_5_3_AMGN - 0.000714583333333 x_0_2_5_3_ASML
 - 0.000714583333333 x_0_2_5_3_DLTR - 0.000714583333333 x_0_2_5_3_MTCH
 - 0.000714583333333 x_0_2_5_3_NFLX - 0.000714583333333 x_0_2_5_3_QCOM
 - 0.000714583333333 x_0_2_5_3_SBUX - 0.000714583333333 x_0_2_5_3_TSLA
 - 0.000714583333333 x_0_2_5_3_VRTX - 0.000714583333333 x_0_2_5_4_AMD
 - 0.000714583333333 x_0_2_5_4_AMGN - 0.000714583333333 x_0_2_5_4_ASML
 - 0.000714583333333 x_0_2_5_4_DLTR - 0.000714583333333 x_0_2_5_4_MTCH
 - 0.000714583333333 x_0_2_5_4_NFLX - 0.000714583333333 x_0_2_5_4_QCOM
 - 0.000714583333333 x_0_2_5_4_SBUX - 0.000714583333333 x_0_2_5_4_TSLA
 - 0.000714583333333 x_0_2_5_4_VRTX - 0.000714583333333 x_0_2_5_5_AMD
 - 0.000714583333333 x_0_2_5_5_AMGN - 0.000714583333333 x_0_2_5_5_ASML
 - 0.000714583333333 x_0_2_5_5_DLTR - 0.000714583333333 x_0_2_5_5_MTCH
 - 0.000714583333333 x_0_2_5_5_NFLX - 0.000714583333333 x_0_2_5_5_QCOM
 - 0.000714583333333 x_0_2_5_5_SBUX - 0.000714583333333 x_0_2_5_5_TSLA
 - 0.000714583333333 x_0_2_5_5_VRTX - 0.006125 x_0_2_5_AMD
 - 0.006125 x_0_2_5_AMGN - 0.006125 x_0_2_5_ASML - 0.006125 x_0_2_5_DLTR
 - 0.006125 x_0_2_5_MTCH - 0.006125 x_0_2_5_NFLX - 0.006125 x_0_2_5_QCOM
 - 0.006125 x_0_2_5_SBUX - 0.006125 x_0_2_5_TSLA - 0.006125 x_0_2_5_VRTX
 - 0.000714583333333 x_0_2_6_0_AMD - 0.000714583333333 x_0_2_6_0_AMGN
 - 0.000714583333333 x_0_2_6_0_ASML - 0.000714583333333 x_0_2_6_0_DLTR
 - 0.000714583333333 x_0_2_6_0_MTCH - 0.000714583333333 x_0_2_6_0_NFLX
 - 0.000714583333333 x_0_2_6_0_QCOM - 0.000714583333333 x_0_2_6_0_SBUX
 - 0.000714583333333 x_0_2_6_0_TSLA - 0.000714583333333 x_0_2_6_0_VRTX
 - 0.000714583333333 x_0_2_6_1_AMD - 0.000714583333333 x_0_2_6_1_AMGN
 - 0.000714583333333 x_0_2_6_1_ASML - 0.000714583333333 x_0_2_6_1_DLTR
 - 0.000714583333333 x_0_2_6_1_MTCH - 0.000714583333333 x_0_2_6_1_NFLX
 - 0.000714583333333 x_0_2_6_1_QCOM - 0.000714583333333 x_0_2_6_1_SBUX
 - 0.000714583333333 x_0_2_6_1_TSLA - 0.000714583333333 x_0_2_6_1_VRTX
 - 0.000714583333333 x_0_2_6_2_AMD - 0.000714583333333 x_0_2_6_2_AMGN
 - 0.000714583333333 x_0_2_6_2_ASML - 0.000714583333333 x_0_2_6_2_DLTR
 - 0.000714583333333 x_0_2_6_2_MTCH - 0.000714583333333 x_0_2_6_2_NFLX
 - 0.000714583333333 x_0_2_6_2_QCOM - 0.000714583333333 x_0_2_6_2_SBUX
 - 0.000714583333333 x_0_2_6_2_TSLA - 0.000714583333333 x_0_2_6_2_VRTX
 - 0.000714583333333 x_0_2_6_3_AMD - 0.000714583333333 x_0_2_6_3_AMGN
 - 0.000714583333333 x_0_2_6_3_ASML - 0.000714583333333 x_0_2_6_3_DLTR
 - 0.000714583333333 x_0_2_6_3_MTCH - 0.000714583333333 x_0_2_6_3_NFLX
 - 0.000714583333333 x_0_2_6_3_QCOM - 0.000714583333333 x_0_2_6_3_SBUX
 - 0.000714583333333 x_0_2_6_3_TSLA - 0.000714583333333 x_0_2_6_3_VRTX
 - 0.000714583333333 x_0_2_6_4_AMD - 0.000714583333333 x_0_2_6_4_AMGN
 - 0.000714583333333 x_0_2_6_4_ASML - 0.000714583333333 x_0_2_6_4_DLTR
 - 0.000714583333333 x_0_2_6_4_MTCH - 0.000714583333333 x_0_2_6_4_NFLX
 - 0.000714583333333 x_0_2_6_4_QCOM - 0.000714583333333 x_0_2_6_4_SBUX
 - 0.000714583333333 x_0_2_6_4_TSLA - 0.000714583333333 x_0_2_6_4_VRTX
 - 0.000714583333333 x_0_2_6_5_AMD - 0.000714583333333 x_0_2_6_5_AMGN
 - 0.000714583333333 x_0_2_6_5_ASML - 0.000714583333333 x_0_2_6_5_DLTR
 - 0.000714583333333 x_0_2_6_5_MTCH - 0.000714583333333 x_0_2_6_5_NFLX
 - 0.000714583333333 x_0_2_6_5_QCOM - 0.000714583333333 x_0_2_6_5_SBUX
 - 0.000714583333333 x_0_2_6_5_TSLA - 0.000714583333333 x_0_2_6_5_VRTX
 - 0.006125 x_0_2_6_AMD - 0.006125 x_0_2_6_AMGN - 0.006125 x_0_2_6_ASML
 - 0.006125 x_0_2_6_DLTR - 0.006125 x_0_2_6_MTCH - 0.006125 x_0_2_6_NFLX
 - 0.006125 x_0_2_6_QCOM - 0.006125 x_0_2_6_SBUX - 0.006125 x_0_2_6_TSLA
 - 0.006125 x_0_2_6_VRTX - 0.000714583333333 x_0_2_7_0_AMD
 - 0.000714583333333 x_0_2_7_0_AMGN - 0.000714583333333 x_0_2_7_0_ASML
 - 0.000714583333333 x_0_2_7_0_DLTR - 0.000714583333333 x_0_2_7_0_MTCH
 - 0.000714583333333 x_0_2_7_0_NFLX - 0.000714583333333 x_0_2_7_0_QCOM
 - 0.000714583333333 x_0_2_7_0_SBUX - 0.000714583333333 x_0_2_7_0_TSLA
 - 0.000714583333333 x_0_2_7_0_VRTX - 0.000714583333333 x_0_2_7_1_AMD
 - 0.000714583333333 x_0_2_7_1_AMGN - 0.000714583333333 x_0_2_7_1_ASML
 - 0.000714583333333 x_0_2_7_1_DLTR - 0.000714583333333 x_0_2_7_1_MTCH
 - 0.000714583333333 x_0_2_7_1_NFLX - 0.000714583333333 x_0_2_7_1_QCOM
 - 0.000714583333333 x_0_2_7_1_SBUX - 0.000714583333333 x_0_2_7_1_TSLA
 - 0.000714583333333 x_0_2_7_1_VRTX - 0.000714583333333 x_0_2_7_2_AMD
 - 0.000714583333333 x_0_2_7_2_AMGN - 0.000714583333333 x_0_2_7_2_ASML
 - 0.000714583333333 x_0_2_7_2_DLTR - 0.000714583333333 x_0_2_7_2_MTCH
 - 0.000714583333333 x_0_2_7_2_NFLX - 0.000714583333333 x_0_2_7_2_QCOM
 - 0.000714583333333 x_0_2_7_2_SBUX - 0.000714583333333 x_0_2_7_2_TSLA
 - 0.000714583333333 x_0_2_7_2_VRTX - 0.000714583333333 x_0_2_7_3_AMD
 - 0.000714583333333 x_0_2_7_3_AMGN - 0.000714583333333 x_0_2_7_3_ASML
 - 0.000714583333333 x_0_2_7_3_DLTR - 0.000714583333333 x_0_2_7_3_MTCH
 - 0.000714583333333 x_0_2_7_3_NFLX - 0.000714583333333 x_0_2_7_3_QCOM
 - 0.000714583333333 x_0_2_7_3_SBUX - 0.000714583333333 x_0_2_7_3_TSLA
 - 0.000714583333333 x_0_2_7_3_VRTX - 0.000714583333333 x_0_2_7_4_AMD
 - 0.000714583333333 x_0_2_7_4_AMGN - 0.000714583333333 x_0_2_7_4_ASML
 - 0.000714583333333 x_0_2_7_4_DLTR - 0.000714583333333 x_0_2_7_4_MTCH
 - 0.000714583333333 x_0_2_7_4_NFLX - 0.000714583333333 x_0_2_7_4_QCOM
 - 0.000714583333333 x_0_2_7_4_SBUX - 0.000714583333333 x_0_2_7_4_TSLA
 - 0.000714583333333 x_0_2_7_4_VRTX - 0.000714583333333 x_0_2_7_5_AMD
 - 0.000714583333333 x_0_2_7_5_AMGN - 0.000714583333333 x_0_2_7_5_ASML
 - 0.000714583333333 x_0_2_7_5_DLTR - 0.000714583333333 x_0_2_7_5_MTCH
 - 0.000714583333333 x_0_2_7_5_NFLX - 0.000714583333333 x_0_2_7_5_QCOM
 - 0.000714583333333 x_0_2_7_5_SBUX - 0.000714583333333 x_0_2_7_5_TSLA
 - 0.000714583333333 x_0_2_7_5_VRTX - 0.006125 x_0_2_7_AMD
 - 0.006125 x_0_2_7_AMGN - 0.006125 x_0_2_7_ASML - 0.006125 x_0_2_7_DLTR
 - 0.006125 x_0_2_7_MTCH - 0.006125 x_0_2_7_NFLX - 0.006125 x_0_2_7_QCOM
 - 0.006125 x_0_2_7_SBUX - 0.006125 x_0_2_7_TSLA - 0.006125 x_0_2_7_VRTX
 - 0.07 x_0_2_AMD - 0.07 x_0_2_AMGN - 0.07 x_0_2_ASML - 0.07 x_0_2_DLTR
 - 0.07 x_0_2_MTCH - 0.07 x_0_2_NFLX - 0.07 x_0_2_QCOM - 0.07 x_0_2_SBUX
 - 0.07 x_0_2_TSLA - 0.07 x_0_2_VRTX - 0.000714583333333 x_0_3_0_0_AMD
 - 0.000714583333333 x_0_3_0_0_AMGN - 0.000714583333333 x_0_3_0_0_ASML
 - 0.000714583333333 x_0_3_0_0_DLTR - 0.000714583333333 x_0_3_0_0_MTCH
 - 0.000714583333333 x_0_3_0_0_NFLX - 0.000714583333333 x_0_3_0_0_QCOM
 - 0.000714583333333 x_0_3_0_0_SBUX - 0.000714583333333 x_0_3_0_0_TSLA
 - 0.000714583333333 x_0_3_0_0_VRTX - 0.000714583333333 x_0_3_0_1_AMD
 - 0.000714583333333 x_0_3_0_1_AMGN - 0.000714583333333 x_0_3_0_1_ASML
 - 0.000714583333333 x_0_3_0_1_DLTR - 0.000714583333333 x_0_3_0_1_MTCH
 - 0.000714583333333 x_0_3_0_1_NFLX - 0.000714583333333 x_0_3_0_1_QCOM
 - 0.000714583333333 x_0_3_0_1_SBUX - 0.000714583333333 x_0_3_0_1_TSLA
 - 0.000714583333333 x_0_3_0_1_VRTX - 0.000714583333333 x_0_3_0_2_AMD
 - 0.000714583333333 x_0_3_0_2_AMGN - 0.000714583333333 x_0_3_0_2_ASML
 - 0.000714583333333 x_0_3_0_2_DLTR - 0.000714583333333 x_0_3_0_2_MTCH
 - 0.000714583333333 x_0_3_0_2_NFLX - 0.000714583333333 x_0_3_0_2_QCOM
 - 0.000714583333333 x_0_3_0_2_SBUX - 0.000714583333333 x_0_3_0_2_TSLA
 - 0.000714583333333 x_0_3_0_2_VRTX - 0.000714583333333 x_0_3_0_3_AMD
 - 0.000714583333333 x_0_3_0_3_AMGN - 0.000714583333333 x_0_3_0_3_ASML
 - 0.000714583333333 x_0_3_0_3_DLTR - 0.000714583333333 x_0_3_0_3_MTCH
 - 0.000714583333333 x_0_3_0_3_NFLX - 0.000714583333333 x_0_3_0_3_QCOM
 - 0.000714583333333 x_0_3_0_3_SBUX - 0.000714583333333 x_0_3_0_3_TSLA
 - 0.000714583333333 x_0_3_0_3_VRTX - 0.000714583333333 x_0_3_0_4_AMD
 - 0.000714583333333 x_0_3_0_4_AMGN - 0.000714583333333 x_0_3_0_4_ASML
 - 0.000714583333333 x_0_3_0_4_DLTR - 0.000714583333333 x_0_3_0_4_MTCH
 - 0.000714583333333 x_0_3_0_4_NFLX - 0.000714583333333 x_0_3_0_4_QCOM
 - 0.000714583333333 x_0_3_0_4_SBUX - 0.000714583333333 x_0_3_0_4_TSLA
 - 0.000714583333333 x_0_3_0_4_VRTX - 0.000714583333333 x_0_3_0_5_AMD
 - 0.000714583333333 x_0_3_0_5_AMGN - 0.000714583333333 x_0_3_0_5_ASML
 - 0.000714583333333 x_0_3_0_5_DLTR - 0.000714583333333 x_0_3_0_5_MTCH
 - 0.000714583333333 x_0_3_0_5_NFLX - 0.000714583333333 x_0_3_0_5_QCOM
 - 0.000714583333333 x_0_3_0_5_SBUX - 0.000714583333333 x_0_3_0_5_TSLA
 - 0.000714583333333 x_0_3_0_5_VRTX - 0.006125 x_0_3_0_AMD
 - 0.006125 x_0_3_0_AMGN - 0.006125 x_0_3_0_ASML - 0.006125 x_0_3_0_DLTR
 - 0.006125 x_0_3_0_MTCH - 0.006125 x_0_3_0_NFLX - 0.006125 x_0_3_0_QCOM
 - 0.006125 x_0_3_0_SBUX - 0.006125 x_0_3_0_TSLA - 0.006125 x_0_3_0_VRTX
 - 0.000714583333333 x_0_3_1_0_AMD - 0.000714583333333 x_0_3_1_0_AMGN
 - 0.000714583333333 x_0_3_1_0_ASML - 0.000714583333333 x_0_3_1_0_DLTR
 - 0.000714583333333 x_0_3_1_0_MTCH - 0.000714583333333 x_0_3_1_0_NFLX
 - 0.000714583333333 x_0_3_1_0_QCOM - 0.000714583333333 x_0_3_1_0_SBUX
 - 0.000714583333333 x_0_3_1_0_TSLA - 0.000714583333333 x_0_3_1_0_VRTX
 - 0.000714583333333 x_0_3_1_1_AMD - 0.000714583333333 x_0_3_1_1_AMGN
 - 0.000714583333333 x_0_3_1_1_ASML - 0.000714583333333 x_0_3_1_1_DLTR
 - 0.000714583333333 x_0_3_1_1_MTCH - 0.000714583333333 x_0_3_1_1_NFLX
 - 0.000714583333333 x_0_3_1_1_QCOM - 0.000714583333333 x_0_3_1_1_SBUX
 - 0.000714583333333 x_0_3_1_1_TSLA - 0.000714583333333 x_0_3_1_1_VRTX
 - 0.000714583333333 x_0_3_1_2_AMD - 0.000714583333333 x_0_3_1_2_AMGN
 - 0.000714583333333 x_0_3_1_2_ASML - 0.000714583333333 x_0_3_1_2_DLTR
 - 0.000714583333333 x_0_3_1_2_MTCH - 0.000714583333333 x_0_3_1_2_NFLX
 - 0.000714583333333 x_0_3_1_2_QCOM - 0.000714583333333 x_0_3_1_2_SBUX
 - 0.000714583333333 x_0_3_1_2_TSLA - 0.000714583333333 x_0_3_1_2_VRTX
 - 0.000714583333333 x_0_3_1_3_AMD - 0.000714583333333 x_0_3_1_3_AMGN
 - 0.000714583333333 x_0_3_1_3_ASML - 0.000714583333333 x_0_3_1_3_DLTR
 - 0.000714583333333 x_0_3_1_3_MTCH - 0.000714583333333 x_0_3_1_3_NFLX
 - 0.000714583333333 x_0_3_1_3_QCOM - 0.000714583333333 x_0_3_1_3_SBUX
 - 0.000714583333333 x_0_3_1_3_TSLA - 0.000714583333333 x_0_3_1_3_VRTX
 - 0.000714583333333 x_0_3_1_4_AMD - 0.000714583333333 x_0_3_1_4_AMGN
 - 0.000714583333333 x_0_3_1_4_ASML - 0.000714583333333 x_0_3_1_4_DLTR
 - 0.000714583333333 x_0_3_1_4_MTCH - 0.000714583333333 x_0_3_1_4_NFLX
 - 0.000714583333333 x_0_3_1_4_QCOM - 0.000714583333333 x_0_3_1_4_SBUX
 - 0.000714583333333 x_0_3_1_4_TSLA - 0.000714583333333 x_0_3_1_4_VRTX
 - 0.000714583333333 x_0_3_1_5_AMD - 0.000714583333333 x_0_3_1_5_AMGN
 - 0.000714583333333 x_0_3_1_5_ASML - 0.000714583333333 x_0_3_1_5_DLTR
 - 0.000714583333333 x_0_3_1_5_MTCH - 0.000714583333333 x_0_3_1_5_NFLX
 - 0.000714583333333 x_0_3_1_5_QCOM - 0.000714583333333 x_0_3_1_5_SBUX
 - 0.000714583333333 x_0_3_1_5_TSLA - 0.000714583333333 x_0_3_1_5_VRTX
 - 0.006125 x_0_3_1_AMD - 0.006125 x_0_3_1_AMGN - 0.006125 x_0_3_1_ASML
 - 0.006125 x_0_3_1_DLTR - 0.006125 x_0_3_1_MTCH - 0.006125 x_0_3_1_NFLX
 - 0.006125 x_0_3_1_QCOM - 0.006125 x_0_3_1_SBUX - 0.006125 x_0_3_1_TSLA
 - 0.006125 x_0_3_1_VRTX - 0.000714583333333 x_0_3_2_0_AMD
 - 0.000714583333333 x_0_3_2_0_AMGN - 0.000714583333333 x_0_3_2_0_ASML
 - 0.000714583333333 x_0_3_2_0_DLTR - 0.000714583333333 x_0_3_2_0_MTCH
 - 0.000714583333333 x_0_3_2_0_NFLX - 0.000714583333333 x_0_3_2_0_QCOM
 - 0.000714583333333 x_0_3_2_0_SBUX - 0.000714583333333 x_0_3_2_0_TSLA
 - 0.000714583333333 x_0_3_2_0_VRTX - 0.000714583333333 x_0_3_2_1_AMD
 - 0.000714583333333 x_0_3_2_1_AMGN - 0.000714583333333 x_0_3_2_1_ASML
 - 0.000714583333333 x_0_3_2_1_DLTR - 0.000714583333333 x_0_3_2_1_MTCH
 - 0.000714583333333 x_0_3_2_1_NFLX - 0.000714583333333 x_0_3_2_1_QCOM
 - 0.000714583333333 x_0_3_2_1_SBUX - 0.000714583333333 x_0_3_2_1_TSLA
 - 0.000714583333333 x_0_3_2_1_VRTX - 0.000714583333333 x_0_3_2_2_AMD
 - 0.000714583333333 x_0_3_2_2_AMGN - 0.000714583333333 x_0_3_2_2_ASML
 - 0.000714583333333 x_0_3_2_2_DLTR - 0.000714583333333 x_0_3_2_2_MTCH
 - 0.000714583333333 x_0_3_2_2_NFLX - 0.000714583333333 x_0_3_2_2_QCOM
 - 0.000714583333333 x_0_3_2_2_SBUX - 0.000714583333333 x_0_3_2_2_TSLA
 - 0.000714583333333 x_0_3_2_2_VRTX - 0.000714583333333 x_0_3_2_3_AMD
 - 0.000714583333333 x_0_3_2_3_AMGN - 0.000714583333333 x_0_3_2_3_ASML
 - 0.000714583333333 x_0_3_2_3_DLTR - 0.000714583333333 x_0_3_2_3_MTCH
 - 0.000714583333333 x_0_3_2_3_NFLX - 0.000714583333333 x_0_3_2_3_QCOM
 - 0.000714583333333 x_0_3_2_3_SBUX - 0.000714583333333 x_0_3_2_3_TSLA
 - 0.000714583333333 x_0_3_2_3_VRTX - 0.000714583333333 x_0_3_2_4_AMD
 - 0.000714583333333 x_0_3_2_4_AMGN - 0.000714583333333 x_0_3_2_4_ASML
 - 0.000714583333333 x_0_3_2_4_DLTR - 0.000714583333333 x_0_3_2_4_MTCH
 - 0.000714583333333 x_0_3_2_4_NFLX - 0.000714583333333 x_0_3_2_4_QCOM
 - 0.000714583333333 x_0_3_2_4_SBUX - 0.000714583333333 x_0_3_2_4_TSLA
 - 0.000714583333333 x_0_3_2_4_VRTX - 0.000714583333333 x_0_3_2_5_AMD
 - 0.000714583333333 x_0_3_2_5_AMGN - 0.000714583333333 x_0_3_2_5_ASML
 - 0.000714583333333 x_0_3_2_5_DLTR - 0.000714583333333 x_0_3_2_5_MTCH
 - 0.000714583333333 x_0_3_2_5_NFLX - 0.000714583333333 x_0_3_2_5_QCOM
 - 0.000714583333333 x_0_3_2_5_SBUX - 0.000714583333333 x_0_3_2_5_TSLA
 - 0.000714583333333 x_0_3_2_5_VRTX - 0.006125 x_0_3_2_AMD
 - 0.006125 x_0_3_2_AMGN - 0.006125 x_0_3_2_ASML - 0.006125 x_0_3_2_DLTR
 - 0.006125 x_0_3_2_MTCH - 0.006125 x_0_3_2_NFLX - 0.006125 x_0_3_2_QCOM
 - 0.006125 x_0_3_2_SBUX - 0.006125 x_0_3_2_TSLA - 0.006125 x_0_3_2_VRTX
 - 0.000714583333333 x_0_3_3_0_AMD - 0.000714583333333 x_0_3_3_0_AMGN
 - 0.000714583333333 x_0_3_3_0_ASML - 0.000714583333333 x_0_3_3_0_DLTR
 - 0.000714583333333 x_0_3_3_0_MTCH - 0.000714583333333 x_0_3_3_0_NFLX
 - 0.000714583333333 x_0_3_3_0_QCOM - 0.000714583333333 x_0_3_3_0_SBUX
 - 0.000714583333333 x_0_3_3_0_TSLA - 0.000714583333333 x_0_3_3_0_VRTX
 - 0.000714583333333 x_0_3_3_1_AMD - 0.000714583333333 x_0_3_3_1_AMGN
 - 0.000714583333333 x_0_3_3_1_ASML - 0.000714583333333 x_0_3_3_1_DLTR
 - 0.000714583333333 x_0_3_3_1_MTCH - 0.000714583333333 x_0_3_3_1_NFLX
 - 0.000714583333333 x_0_3_3_1_QCOM - 0.000714583333333 x_0_3_3_1_SBUX
 - 0.000714583333333 x_0_3_3_1_TSLA - 0.000714583333333 x_0_3_3_1_VRTX
 - 0.000714583333333 x_0_3_3_2_AMD - 0.000714583333333 x_0_3_3_2_AMGN
 - 0.000714583333333 x_0_3_3_2_ASML - 0.000714583333333 x_0_3_3_2_DLTR
 - 0.000714583333333 x_0_3_3_2_MTCH - 0.000714583333333 x_0_3_3_2_NFLX
 - 0.000714583333333 x_0_3_3_2_QCOM - 0.000714583333333 x_0_3_3_2_SBUX
 - 0.000714583333333 x_0_3_3_2_TSLA - 0.000714583333333 x_0_3_3_2_VRTX
 - 0.000714583333333 x_0_3_3_3_AMD - 0.000714583333333 x_0_3_3_3_AMGN
 - 0.000714583333333 x_0_3_3_3_ASML - 0.000714583333333 x_0_3_3_3_DLTR
 - 0.000714583333333 x_0_3_3_3_MTCH - 0.000714583333333 x_0_3_3_3_NFLX
 - 0.000714583333333 x_0_3_3_3_QCOM - 0.000714583333333 x_0_3_3_3_SBUX
 - 0.000714583333333 x_0_3_3_3_TSLA - 0.000714583333333 x_0_3_3_3_VRTX
 - 0.000714583333333 x_0_3_3_4_AMD - 0.000714583333333 x_0_3_3_4_AMGN
 - 0.000714583333333 x_0_3_3_4_ASML - 0.000714583333333 x_0_3_3_4_DLTR
 - 0.000714583333333 x_0_3_3_4_MTCH - 0.000714583333333 x_0_3_3_4_NFLX
 - 0.000714583333333 x_0_3_3_4_QCOM - 0.000714583333333 x_0_3_3_4_SBUX
 - 0.000714583333333 x_0_3_3_4_TSLA - 0.000714583333333 x_0_3_3_4_VRTX
 - 0.000714583333333 x_0_3_3_5_AMD - 0.000714583333333 x_0_3_3_5_AMGN
 - 0.000714583333333 x_0_3_3_5_ASML - 0.000714583333333 x_0_3_3_5_DLTR
 - 0.000714583333333 x_0_3_3_5_MTCH - 0.000714583333333 x_0_3_3_5_NFLX
 - 0.000714583333333 x_0_3_3_5_QCOM - 0.000714583333333 x_0_3_3_5_SBUX
 - 0.000714583333333 x_0_3_3_5_TSLA - 0.000714583333333 x_0_3_3_5_VRTX
 - 0.006125 x_0_3_3_AMD - 0.006125 x_0_3_3_AMGN - 0.006125 x_0_3_3_ASML
 - 0.006125 x_0_3_3_DLTR - 0.006125 x_0_3_3_MTCH - 0.006125 x_0_3_3_NFLX
 - 0.006125 x_0_3_3_QCOM - 0.006125 x_0_3_3_SBUX - 0.006125 x_0_3_3_TSLA
 - 0.006125 x_0_3_3_VRTX - 0.000714583333333 x_0_3_4_0_AMD
 - 0.000714583333333 x_0_3_4_0_AMGN - 0.000714583333333 x_0_3_4_0_ASML
 - 0.000714583333333 x_0_3_4_0_DLTR - 0.000714583333333 x_0_3_4_0_MTCH
 - 0.000714583333333 x_0_3_4_0_NFLX - 0.000714583333333 x_0_3_4_0_QCOM
 - 0.000714583333333 x_0_3_4_0_SBUX - 0.000714583333333 x_0_3_4_0_TSLA
 - 0.000714583333333 x_0_3_4_0_VRTX - 0.000714583333333 x_0_3_4_1_AMD
 - 0.000714583333333 x_0_3_4_1_AMGN - 0.000714583333333 x_0_3_4_1_ASML
 - 0.000714583333333 x_0_3_4_1_DLTR - 0.000714583333333 x_0_3_4_1_MTCH
 - 0.000714583333333 x_0_3_4_1_NFLX - 0.000714583333333 x_0_3_4_1_QCOM
 - 0.000714583333333 x_0_3_4_1_SBUX - 0.000714583333333 x_0_3_4_1_TSLA
 - 0.000714583333333 x_0_3_4_1_VRTX - 0.000714583333333 x_0_3_4_2_AMD
 - 0.000714583333333 x_0_3_4_2_AMGN - 0.000714583333333 x_0_3_4_2_ASML
 - 0.000714583333333 x_0_3_4_2_DLTR - 0.000714583333333 x_0_3_4_2_MTCH
 - 0.000714583333333 x_0_3_4_2_NFLX - 0.000714583333333 x_0_3_4_2_QCOM
 - 0.000714583333333 x_0_3_4_2_SBUX - 0.000714583333333 x_0_3_4_2_TSLA
 - 0.000714583333333 x_0_3_4_2_VRTX - 0.000714583333333 x_0_3_4_3_AMD
 - 0.000714583333333 x_0_3_4_3_AMGN - 0.000714583333333 x_0_3_4_3_ASML
 - 0.000714583333333 x_0_3_4_3_DLTR - 0.000714583333333 x_0_3_4_3_MTCH
 - 0.000714583333333 x_0_3_4_3_NFLX - 0.000714583333333 x_0_3_4_3_QCOM
 - 0.000714583333333 x_0_3_4_3_SBUX - 0.000714583333333 x_0_3_4_3_TSLA
 - 0.000714583333333 x_0_3_4_3_VRTX - 0.000714583333333 x_0_3_4_4_AMD
 - 0.000714583333333 x_0_3_4_4_AMGN - 0.000714583333333 x_0_3_4_4_ASML
 - 0.000714583333333 x_0_3_4_4_DLTR - 0.000714583333333 x_0_3_4_4_MTCH
 - 0.000714583333333 x_0_3_4_4_NFLX - 0.000714583333333 x_0_3_4_4_QCOM
 - 0.000714583333333 x_0_3_4_4_SBUX - 0.000714583333333 x_0_3_4_4_TSLA
 - 0.000714583333333 x_0_3_4_4_VRTX - 0.000714583333333 x_0_3_4_5_AMD
 - 0.000714583333333 x_0_3_4_5_AMGN - 0.000714583333333 x_0_3_4_5_ASML
 - 0.000714583333333 x_0_3_4_5_DLTR - 0.000714583333333 x_0_3_4_5_MTCH
 - 0.000714583333333 x_0_3_4_5_NFLX - 0.000714583333333 x_0_3_4_5_QCOM
 - 0.000714583333333 x_0_3_4_5_SBUX - 0.000714583333333 x_0_3_4_5_TSLA
 - 0.000714583333333 x_0_3_4_5_VRTX - 0.006125 x_0_3_4_AMD
 - 0.006125 x_0_3_4_AMGN - 0.006125 x_0_3_4_ASML - 0.006125 x_0_3_4_DLTR
 - 0.006125 x_0_3_4_MTCH - 0.006125 x_0_3_4_NFLX - 0.006125 x_0_3_4_QCOM
 - 0.006125 x_0_3_4_SBUX - 0.006125 x_0_3_4_TSLA - 0.006125 x_0_3_4_VRTX
 - 0.000714583333333 x_0_3_5_0_AMD - 0.000714583333333 x_0_3_5_0_AMGN
 - 0.000714583333333 x_0_3_5_0_ASML - 0.000714583333333 x_0_3_5_0_DLTR
 - 0.000714583333333 x_0_3_5_0_MTCH - 0.000714583333333 x_0_3_5_0_NFLX
 - 0.000714583333333 x_0_3_5_0_QCOM - 0.000714583333333 x_0_3_5_0_SBUX
 - 0.000714583333333 x_0_3_5_0_TSLA - 0.000714583333333 x_0_3_5_0_VRTX
 - 0.000714583333333 x_0_3_5_1_AMD - 0.000714583333333 x_0_3_5_1_AMGN
 - 0.000714583333333 x_0_3_5_1_ASML - 0.000714583333333 x_0_3_5_1_DLTR
 - 0.000714583333333 x_0_3_5_1_MTCH - 0.000714583333333 x_0_3_5_1_NFLX
 - 0.000714583333333 x_0_3_5_1_QCOM - 0.000714583333333 x_0_3_5_1_SBUX
 - 0.000714583333333 x_0_3_5_1_TSLA - 0.000714583333333 x_0_3_5_1_VRTX
 - 0.000714583333333 x_0_3_5_2_AMD - 0.000714583333333 x_0_3_5_2_AMGN
 - 0.000714583333333 x_0_3_5_2_ASML - 0.000714583333333 x_0_3_5_2_DLTR
 - 0.000714583333333 x_0_3_5_2_MTCH - 0.000714583333333 x_0_3_5_2_NFLX
 - 0.000714583333333 x_0_3_5_2_QCOM - 0.000714583333333 x_0_3_5_2_SBUX
 - 0.000714583333333 x_0_3_5_2_TSLA - 0.000714583333333 x_0_3_5_2_VRTX
 - 0.000714583333333 x_0_3_5_3_AMD - 0.000714583333333 x_0_3_5_3_AMGN
 - 0.000714583333333 x_0_3_5_3_ASML - 0.000714583333333 x_0_3_5_3_DLTR
 - 0.000714583333333 x_0_3_5_3_MTCH - 0.000714583333333 x_0_3_5_3_NFLX
 - 0.000714583333333 x_0_3_5_3_QCOM - 0.000714583333333 x_0_3_5_3_SBUX
 - 0.000714583333333 x_0_3_5_3_TSLA - 0.000714583333333 x_0_3_5_3_VRTX
 - 0.000714583333333 x_0_3_5_4_AMD - 0.000714583333333 x_0_3_5_4_AMGN
 - 0.000714583333333 x_0_3_5_4_ASML - 0.000714583333333 x_0_3_5_4_DLTR
 - 0.000714583333333 x_0_3_5_4_MTCH - 0.000714583333333 x_0_3_5_4_NFLX
 - 0.000714583333333 x_0_3_5_4_QCOM - 0.000714583333333 x_0_3_5_4_SBUX
 - 0.000714583333333 x_0_3_5_4_TSLA - 0.000714583333333 x_0_3_5_4_VRTX
 - 0.000714583333333 x_0_3_5_5_AMD - 0.000714583333333 x_0_3_5_5_AMGN
 - 0.000714583333333 x_0_3_5_5_ASML - 0.000714583333333 x_0_3_5_5_DLTR
 - 0.000714583333333 x_0_3_5_5_MTCH - 0.000714583333333 x_0_3_5_5_NFLX
 - 0.000714583333333 x_0_3_5_5_QCOM - 0.000714583333333 x_0_3_5_5_SBUX
 - 0.000714583333333 x_0_3_5_5_TSLA - 0.000714583333333 x_0_3_5_5_VRTX
 - 0.006125 x_0_3_5_AMD - 0.006125 x_0_3_5_AMGN - 0.006125 x_0_3_5_ASML
 - 0.006125 x_0_3_5_DLTR - 0.006125 x_0_3_5_MTCH - 0.006125 x_0_3_5_NFLX
 - 0.006125 x_0_3_5_QCOM - 0.006125 x_0_3_5_SBUX - 0.006125 x_0_3_5_TSLA
 - 0.006125 x_0_3_5_VRTX - 0.000714583333333 x_0_3_6_0_AMD
 - 0.000714583333333 x_0_3_6_0_AMGN - 0.000714583333333 x_0_3_6_0_ASML
 - 0.000714583333333 x_0_3_6_0_DLTR - 0.000714583333333 x_0_3_6_0_MTCH
 - 0.000714583333333 x_0_3_6_0_NFLX - 0.000714583333333 x_0_3_6_0_QCOM
 - 0.000714583333333 x_0_3_6_0_SBUX - 0.000714583333333 x_0_3_6_0_TSLA
 - 0.000714583333333 x_0_3_6_0_VRTX - 0.000714583333333 x_0_3_6_1_AMD
 - 0.000714583333333 x_0_3_6_1_AMGN - 0.000714583333333 x_0_3_6_1_ASML
 - 0.000714583333333 x_0_3_6_1_DLTR - 0.000714583333333 x_0_3_6_1_MTCH
 - 0.000714583333333 x_0_3_6_1_NFLX - 0.000714583333333 x_0_3_6_1_QCOM
 - 0.000714583333333 x_0_3_6_1_SBUX - 0.000714583333333 x_0_3_6_1_TSLA
 - 0.000714583333333 x_0_3_6_1_VRTX - 0.000714583333333 x_0_3_6_2_AMD
 - 0.000714583333333 x_0_3_6_2_AMGN - 0.000714583333333 x_0_3_6_2_ASML
 - 0.000714583333333 x_0_3_6_2_DLTR - 0.000714583333333 x_0_3_6_2_MTCH
 - 0.000714583333333 x_0_3_6_2_NFLX - 0.000714583333333 x_0_3_6_2_QCOM
 - 0.000714583333333 x_0_3_6_2_SBUX - 0.000714583333333 x_0_3_6_2_TSLA
 - 0.000714583333333 x_0_3_6_2_VRTX - 0.000714583333333 x_0_3_6_3_AMD
 - 0.000714583333333 x_0_3_6_3_AMGN - 0.000714583333333 x_0_3_6_3_ASML
 - 0.000714583333333 x_0_3_6_3_DLTR - 0.000714583333333 x_0_3_6_3_MTCH
 - 0.000714583333333 x_0_3_6_3_NFLX - 0.000714583333333 x_0_3_6_3_QCOM
 - 0.000714583333333 x_0_3_6_3_SBUX - 0.000714583333333 x_0_3_6_3_TSLA
 - 0.000714583333333 x_0_3_6_3_VRTX - 0.000714583333333 x_0_3_6_4_AMD
 - 0.000714583333333 x_0_3_6_4_AMGN - 0.000714583333333 x_0_3_6_4_ASML
 - 0.000714583333333 x_0_3_6_4_DLTR - 0.000714583333333 x_0_3_6_4_MTCH
 - 0.000714583333333 x_0_3_6_4_NFLX - 0.000714583333333 x_0_3_6_4_QCOM
 - 0.000714583333333 x_0_3_6_4_SBUX - 0.000714583333333 x_0_3_6_4_TSLA
 - 0.000714583333333 x_0_3_6_4_VRTX - 0.000714583333333 x_0_3_6_5_AMD
 - 0.000714583333333 x_0_3_6_5_AMGN - 0.000714583333333 x_0_3_6_5_ASML
 - 0.000714583333333 x_0_3_6_5_DLTR - 0.000714583333333 x_0_3_6_5_MTCH
 - 0.000714583333333 x_0_3_6_5_NFLX - 0.000714583333333 x_0_3_6_5_QCOM
 - 0.000714583333333 x_0_3_6_5_SBUX - 0.000714583333333 x_0_3_6_5_TSLA
 - 0.000714583333333 x_0_3_6_5_VRTX - 0.006125 x_0_3_6_AMD
 - 0.006125 x_0_3_6_AMGN - 0.006125 x_0_3_6_ASML - 0.006125 x_0_3_6_DLTR
 - 0.006125 x_0_3_6_MTCH - 0.006125 x_0_3_6_NFLX - 0.006125 x_0_3_6_QCOM
 - 0.006125 x_0_3_6_SBUX - 0.006125 x_0_3_6_TSLA - 0.006125 x_0_3_6_VRTX
 - 0.000714583333333 x_0_3_7_0_AMD - 0.000714583333333 x_0_3_7_0_AMGN
 - 0.000714583333333 x_0_3_7_0_ASML - 0.000714583333333 x_0_3_7_0_DLTR
 - 0.000714583333333 x_0_3_7_0_MTCH - 0.000714583333333 x_0_3_7_0_NFLX
 - 0.000714583333333 x_0_3_7_0_QCOM - 0.000714583333333 x_0_3_7_0_SBUX
 - 0.000714583333333 x_0_3_7_0_TSLA - 0.000714583333333 x_0_3_7_0_VRTX
 - 0.000714583333333 x_0_3_7_1_AMD - 0.000714583333333 x_0_3_7_1_AMGN
 - 0.000714583333333 x_0_3_7_1_ASML - 0.000714583333333 x_0_3_7_1_DLTR
 - 0.000714583333333 x_0_3_7_1_MTCH - 0.000714583333333 x_0_3_7_1_NFLX
 - 0.000714583333333 x_0_3_7_1_QCOM - 0.000714583333333 x_0_3_7_1_SBUX
 - 0.000714583333333 x_0_3_7_1_TSLA - 0.000714583333333 x_0_3_7_1_VRTX
 - 0.000714583333333 x_0_3_7_2_AMD - 0.000714583333333 x_0_3_7_2_AMGN
 - 0.000714583333333 x_0_3_7_2_ASML - 0.000714583333333 x_0_3_7_2_DLTR
 - 0.000714583333333 x_0_3_7_2_MTCH - 0.000714583333333 x_0_3_7_2_NFLX
 - 0.000714583333333 x_0_3_7_2_QCOM - 0.000714583333333 x_0_3_7_2_SBUX
 - 0.000714583333333 x_0_3_7_2_TSLA - 0.000714583333333 x_0_3_7_2_VRTX
 - 0.000714583333333 x_0_3_7_3_AMD - 0.000714583333333 x_0_3_7_3_AMGN
 - 0.000714583333333 x_0_3_7_3_ASML - 0.000714583333333 x_0_3_7_3_DLTR
 - 0.000714583333333 x_0_3_7_3_MTCH - 0.000714583333333 x_0_3_7_3_NFLX
 - 0.000714583333333 x_0_3_7_3_QCOM - 0.000714583333333 x_0_3_7_3_SBUX
 - 0.000714583333333 x_0_3_7_3_TSLA - 0.000714583333333 x_0_3_7_3_VRTX
 - 0.000714583333333 x_0_3_7_4_AMD - 0.000714583333333 x_0_3_7_4_AMGN
 - 0.000714583333333 x_0_3_7_4_ASML - 0.000714583333333 x_0_3_7_4_DLTR
 - 0.000714583333333 x_0_3_7_4_MTCH - 0.000714583333333 x_0_3_7_4_NFLX
 - 0.000714583333333 x_0_3_7_4_QCOM - 0.000714583333333 x_0_3_7_4_SBUX
 - 0.000714583333333 x_0_3_7_4_TSLA - 0.000714583333333 x_0_3_7_4_VRTX
 - 0.000714583333333 x_0_3_7_5_AMD - 0.000714583333333 x_0_3_7_5_AMGN
 - 0.000714583333333 x_0_3_7_5_ASML - 0.000714583333333 x_0_3_7_5_DLTR
 - 0.000714583333333 x_0_3_7_5_MTCH - 0.000714583333333 x_0_3_7_5_NFLX
 - 0.000714583333333 x_0_3_7_5_QCOM - 0.000714583333333 x_0_3_7_5_SBUX
 - 0.000714583333333 x_0_3_7_5_TSLA - 0.000714583333333 x_0_3_7_5_VRTX
 - 0.006125 x_0_3_7_AMD - 0.006125 x_0_3_7_AMGN - 0.006125 x_0_3_7_ASML
 - 0.006125 x_0_3_7_DLTR - 0.006125 x_0_3_7_MTCH - 0.006125 x_0_3_7_NFLX
 - 0.006125 x_0_3_7_QCOM - 0.006125 x_0_3_7_SBUX - 0.006125 x_0_3_7_TSLA
 - 0.006125 x_0_3_7_VRTX - 0.07 x_0_3_AMD - 0.07 x_0_3_AMGN - 0.07 x_0_3_ASML
 - 0.07 x_0_3_DLTR - 0.07 x_0_3_MTCH - 0.07 x_0_3_NFLX - 0.07 x_0_3_QCOM
 - 0.07 x_0_3_SBUX - 0.07 x_0_3_TSLA - 0.07 x_0_3_VRTX
 - 0.000714583333333 x_0_4_0_0_AMD - 0.000714583333333 x_0_4_0_0_AMGN
 - 0.000714583333333 x_0_4_0_0_ASML - 0.000714583333333 x_0_4_0_0_DLTR
 - 0.000714583333333 x_0_4_0_0_MTCH - 0.000714583333333 x_0_4_0_0_NFLX
 - 0.000714583333333 x_0_4_0_0_QCOM - 0.000714583333333 x_0_4_0_0_SBUX
 - 0.000714583333333 x_0_4_0_0_TSLA - 0.000714583333333 x_0_4_0_0_VRTX
 - 0.000714583333333 x_0_4_0_1_AMD - 0.000714583333333 x_0_4_0_1_AMGN
 - 0.000714583333333 x_0_4_0_1_ASML - 0.000714583333333 x_0_4_0_1_DLTR
 - 0.000714583333333 x_0_4_0_1_MTCH - 0.000714583333333 x_0_4_0_1_NFLX
 - 0.000714583333333 x_0_4_0_1_QCOM - 0.000714583333333 x_0_4_0_1_SBUX
 - 0.000714583333333 x_0_4_0_1_TSLA - 0.000714583333333 x_0_4_0_1_VRTX
 - 0.000714583333333 x_0_4_0_2_AMD - 0.000714583333333 x_0_4_0_2_AMGN
 - 0.000714583333333 x_0_4_0_2_ASML - 0.000714583333333 x_0_4_0_2_DLTR
 - 0.000714583333333 x_0_4_0_2_MTCH - 0.000714583333333 x_0_4_0_2_NFLX
 - 0.000714583333333 x_0_4_0_2_QCOM - 0.000714583333333 x_0_4_0_2_SBUX
 - 0.000714583333333 x_0_4_0_2_TSLA - 0.000714583333333 x_0_4_0_2_VRTX
 - 0.000714583333333 x_0_4_0_3_AMD - 0.000714583333333 x_0_4_0_3_AMGN
 - 0.000714583333333 x_0_4_0_3_ASML - 0.000714583333333 x_0_4_0_3_DLTR
 - 0.000714583333333 x_0_4_0_3_MTCH - 0.000714583333333 x_0_4_0_3_NFLX
 - 0.000714583333333 x_0_4_0_3_QCOM - 0.000714583333333 x_0_4_0_3_SBUX
 - 0.000714583333333 x_0_4_0_3_TSLA - 0.000714583333333 x_0_4_0_3_VRTX
 - 0.000714583333333 x_0_4_0_4_AMD - 0.000714583333333 x_0_4_0_4_AMGN
 - 0.000714583333333 x_0_4_0_4_ASML - 0.000714583333333 x_0_4_0_4_DLTR
 - 0.000714583333333 x_0_4_0_4_MTCH - 0.000714583333333 x_0_4_0_4_NFLX
 - 0.000714583333333 x_0_4_0_4_QCOM - 0.000714583333333 x_0_4_0_4_SBUX
 - 0.000714583333333 x_0_4_0_4_TSLA - 0.000714583333333 x_0_4_0_4_VRTX
 - 0.000714583333333 x_0_4_0_5_AMD - 0.000714583333333 x_0_4_0_5_AMGN
 - 0.000714583333333 x_0_4_0_5_ASML - 0.000714583333333 x_0_4_0_5_DLTR
 - 0.000714583333333 x_0_4_0_5_MTCH - 0.000714583333333 x_0_4_0_5_NFLX
 - 0.000714583333333 x_0_4_0_5_QCOM - 0.000714583333333 x_0_4_0_5_SBUX
 - 0.000714583333333 x_0_4_0_5_TSLA - 0.000714583333333 x_0_4_0_5_VRTX
 - 0.006125 x_0_4_0_AMD - 0.006125 x_0_4_0_AMGN - 0.006125 x_0_4_0_ASML
 - 0.006125 x_0_4_0_DLTR - 0.006125 x_0_4_0_MTCH - 0.006125 x_0_4_0_NFLX
 - 0.006125 x_0_4_0_QCOM - 0.006125 x_0_4_0_SBUX - 0.006125 x_0_4_0_TSLA
 - 0.006125 x_0_4_0_VRTX - 0.000714583333333 x_0_4_1_0_AMD
 - 0.000714583333333 x_0_4_1_0_AMGN - 0.000714583333333 x_0_4_1_0_ASML
 - 0.000714583333333 x_0_4_1_0_DLTR - 0.000714583333333 x_0_4_1_0_MTCH
 - 0.000714583333333 x_0_4_1_0_NFLX - 0.000714583333333 x_0_4_1_0_QCOM
 - 0.000714583333333 x_0_4_1_0_SBUX - 0.000714583333333 x_0_4_1_0_TSLA
 - 0.000714583333333 x_0_4_1_0_VRTX - 0.000714583333333 x_0_4_1_1_AMD
 - 0.000714583333333 x_0_4_1_1_AMGN - 0.000714583333333 x_0_4_1_1_ASML
 - 0.000714583333333 x_0_4_1_1_DLTR - 0.000714583333333 x_0_4_1_1_MTCH
 - 0.000714583333333 x_0_4_1_1_NFLX - 0.000714583333333 x_0_4_1_1_QCOM
 - 0.000714583333333 x_0_4_1_1_SBUX - 0.000714583333333 x_0_4_1_1_TSLA
 - 0.000714583333333 x_0_4_1_1_VRTX - 0.000714583333333 x_0_4_1_2_AMD
 - 0.000714583333333 x_0_4_1_2_AMGN - 0.000714583333333 x_0_4_1_2_ASML
 - 0.000714583333333 x_0_4_1_2_DLTR - 0.000714583333333 x_0_4_1_2_MTCH
 - 0.000714583333333 x_0_4_1_2_NFLX - 0.000714583333333 x_0_4_1_2_QCOM
 - 0.000714583333333 x_0_4_1_2_SBUX - 0.000714583333333 x_0_4_1_2_TSLA
 - 0.000714583333333 x_0_4_1_2_VRTX - 0.000714583333333 x_0_4_1_3_AMD
 - 0.000714583333333 x_0_4_1_3_AMGN - 0.000714583333333 x_0_4_1_3_ASML
 - 0.000714583333333 x_0_4_1_3_DLTR - 0.000714583333333 x_0_4_1_3_MTCH
 - 0.000714583333333 x_0_4_1_3_NFLX - 0.000714583333333 x_0_4_1_3_QCOM
 - 0.000714583333333 x_0_4_1_3_SBUX - 0.000714583333333 x_0_4_1_3_TSLA
 - 0.000714583333333 x_0_4_1_3_VRTX - 0.000714583333333 x_0_4_1_4_AMD
 - 0.000714583333333 x_0_4_1_4_AMGN - 0.000714583333333 x_0_4_1_4_ASML
 - 0.000714583333333 x_0_4_1_4_DLTR - 0.000714583333333 x_0_4_1_4_MTCH
 - 0.000714583333333 x_0_4_1_4_NFLX - 0.000714583333333 x_0_4_1_4_QCOM
 - 0.000714583333333 x_0_4_1_4_SBUX - 0.000714583333333 x_0_4_1_4_TSLA
 - 0.000714583333333 x_0_4_1_4_VRTX - 0.000714583333333 x_0_4_1_5_AMD
 - 0.000714583333333 x_0_4_1_5_AMGN - 0.000714583333333 x_0_4_1_5_ASML
 - 0.000714583333333 x_0_4_1_5_DLTR - 0.000714583333333 x_0_4_1_5_MTCH
 - 0.000714583333333 x_0_4_1_5_NFLX - 0.000714583333333 x_0_4_1_5_QCOM
 - 0.000714583333333 x_0_4_1_5_SBUX - 0.000714583333333 x_0_4_1_5_TSLA
 - 0.000714583333333 x_0_4_1_5_VRTX - 0.006125 x_0_4_1_AMD
 - 0.006125 x_0_4_1_AMGN - 0.006125 x_0_4_1_ASML - 0.006125 x_0_4_1_DLTR
 - 0.006125 x_0_4_1_MTCH - 0.006125 x_0_4_1_NFLX - 0.006125 x_0_4_1_QCOM
 - 0.006125 x_0_4_1_SBUX - 0.006125 x_0_4_1_TSLA - 0.006125 x_0_4_1_VRTX
 - 0.000714583333333 x_0_4_2_0_AMD - 0.000714583333333 x_0_4_2_0_AMGN
 - 0.000714583333333 x_0_4_2_0_ASML - 0.000714583333333 x_0_4_2_0_DLTR
 - 0.000714583333333 x_0_4_2_0_MTCH - 0.000714583333333 x_0_4_2_0_NFLX
 - 0.000714583333333 x_0_4_2_0_QCOM - 0.000714583333333 x_0_4_2_0_SBUX
 - 0.000714583333333 x_0_4_2_0_TSLA - 0.000714583333333 x_0_4_2_0_VRTX
 - 0.000714583333333 x_0_4_2_1_AMD - 0.000714583333333 x_0_4_2_1_AMGN
 - 0.000714583333333 x_0_4_2_1_ASML - 0.000714583333333 x_0_4_2_1_DLTR
 - 0.000714583333333 x_0_4_2_1_MTCH - 0.000714583333333 x_0_4_2_1_NFLX
 - 0.000714583333333 x_0_4_2_1_QCOM - 0.000714583333333 x_0_4_2_1_SBUX
 - 0.000714583333333 x_0_4_2_1_TSLA - 0.000714583333333 x_0_4_2_1_VRTX
 - 0.000714583333333 x_0_4_2_2_AMD - 0.000714583333333 x_0_4_2_2_AMGN
 - 0.000714583333333 x_0_4_2_2_ASML - 0.000714583333333 x_0_4_2_2_DLTR
 - 0.000714583333333 x_0_4_2_2_MTCH - 0.000714583333333 x_0_4_2_2_NFLX
 - 0.000714583333333 x_0_4_2_2_QCOM - 0.000714583333333 x_0_4_2_2_SBUX
 - 0.000714583333333 x_0_4_2_2_TSLA - 0.000714583333333 x_0_4_2_2_VRTX
 - 0.000714583333333 x_0_4_2_3_AMD - 0.000714583333333 x_0_4_2_3_AMGN
 - 0.000714583333333 x_0_4_2_3_ASML - 0.000714583333333 x_0_4_2_3_DLTR
 - 0.000714583333333 x_0_4_2_3_MTCH - 0.000714583333333 x_0_4_2_3_NFLX
 - 0.000714583333333 x_0_4_2_3_QCOM - 0.000714583333333 x_0_4_2_3_SBUX
 - 0.000714583333333 x_0_4_2_3_TSLA - 0.000714583333333 x_0_4_2_3_VRTX
 - 0.000714583333333 x_0_4_2_4_AMD - 0.000714583333333 x_0_4_2_4_AMGN
 - 0.000714583333333 x_0_4_2_4_ASML - 0.000714583333333 x_0_4_2_4_DLTR
 - 0.000714583333333 x_0_4_2_4_MTCH - 0.000714583333333 x_0_4_2_4_NFLX
 - 0.000714583333333 x_0_4_2_4_QCOM - 0.000714583333333 x_0_4_2_4_SBUX
 - 0.000714583333333 x_0_4_2_4_TSLA - 0.000714583333333 x_0_4_2_4_VRTX
 - 0.000714583333333 x_0_4_2_5_AMD - 0.000714583333333 x_0_4_2_5_AMGN
 - 0.000714583333333 x_0_4_2_5_ASML - 0.000714583333333 x_0_4_2_5_DLTR
 - 0.000714583333333 x_0_4_2_5_MTCH - 0.000714583333333 x_0_4_2_5_NFLX
 - 0.000714583333333 x_0_4_2_5_QCOM - 0.000714583333333 x_0_4_2_5_SBUX
 - 0.000714583333333 x_0_4_2_5_TSLA - 0.000714583333333 x_0_4_2_5_VRTX
 - 0.006125 x_0_4_2_AMD - 0.006125 x_0_4_2_AMGN - 0.006125 x_0_4_2_ASML
 - 0.006125 x_0_4_2_DLTR - 0.006125 x_0_4_2_MTCH - 0.006125 x_0_4_2_NFLX
 - 0.006125 x_0_4_2_QCOM - 0.006125 x_0_4_2_SBUX - 0.006125 x_0_4_2_TSLA
 - 0.006125 x_0_4_2_VRTX - 0.000714583333333 x_0_4_3_0_AMD
 - 0.000714583333333 x_0_4_3_0_AMGN - 0.000714583333333 x_0_4_3_0_ASML
 - 0.000714583333333 x_0_4_3_0_DLTR - 0.000714583333333 x_0_4_3_0_MTCH
 - 0.000714583333333 x_0_4_3_0_NFLX - 0.000714583333333 x_0_4_3_0_QCOM
 - 0.000714583333333 x_0_4_3_0_SBUX - 0.000714583333333 x_0_4_3_0_TSLA
 - 0.000714583333333 x_0_4_3_0_VRTX - 0.000714583333333 x_0_4_3_1_AMD
 - 0.000714583333333 x_0_4_3_1_AMGN - 0.000714583333333 x_0_4_3_1_ASML
 - 0.000714583333333 x_0_4_3_1_DLTR - 0.000714583333333 x_0_4_3_1_MTCH
 - 0.000714583333333 x_0_4_3_1_NFLX - 0.000714583333333 x_0_4_3_1_QCOM
 - 0.000714583333333 x_0_4_3_1_SBUX - 0.000714583333333 x_0_4_3_1_TSLA
 - 0.000714583333333 x_0_4_3_1_VRTX - 0.000714583333333 x_0_4_3_2_AMD
 - 0.000714583333333 x_0_4_3_2_AMGN - 0.000714583333333 x_0_4_3_2_ASML
 - 0.000714583333333 x_0_4_3_2_DLTR - 0.000714583333333 x_0_4_3_2_MTCH
 - 0.000714583333333 x_0_4_3_2_NFLX - 0.000714583333333 x_0_4_3_2_QCOM
 - 0.000714583333333 x_0_4_3_2_SBUX - 0.000714583333333 x_0_4_3_2_TSLA
 - 0.000714583333333 x_0_4_3_2_VRTX - 0.000714583333333 x_0_4_3_3_AMD
 - 0.000714583333333 x_0_4_3_3_AMGN - 0.000714583333333 x_0_4_3_3_ASML
 - 0.000714583333333 x_0_4_3_3_DLTR - 0.000714583333333 x_0_4_3_3_MTCH
 - 0.000714583333333 x_0_4_3_3_NFLX - 0.000714583333333 x_0_4_3_3_QCOM
 - 0.000714583333333 x_0_4_3_3_SBUX - 0.000714583333333 x_0_4_3_3_TSLA
 - 0.000714583333333 x_0_4_3_3_VRTX - 0.000714583333333 x_0_4_3_4_AMD
 - 0.000714583333333 x_0_4_3_4_AMGN - 0.000714583333333 x_0_4_3_4_ASML
 - 0.000714583333333 x_0_4_3_4_DLTR - 0.000714583333333 x_0_4_3_4_MTCH
 - 0.000714583333333 x_0_4_3_4_NFLX - 0.000714583333333 x_0_4_3_4_QCOM
 - 0.000714583333333 x_0_4_3_4_SBUX - 0.000714583333333 x_0_4_3_4_TSLA
 - 0.000714583333333 x_0_4_3_4_VRTX - 0.000714583333333 x_0_4_3_5_AMD
 - 0.000714583333333 x_0_4_3_5_AMGN - 0.000714583333333 x_0_4_3_5_ASML
 - 0.000714583333333 x_0_4_3_5_DLTR - 0.000714583333333 x_0_4_3_5_MTCH
 - 0.000714583333333 x_0_4_3_5_NFLX - 0.000714583333333 x_0_4_3_5_QCOM
 - 0.000714583333333 x_0_4_3_5_SBUX - 0.000714583333333 x_0_4_3_5_TSLA
 - 0.000714583333333 x_0_4_3_5_VRTX - 0.006125 x_0_4_3_AMD
 - 0.006125 x_0_4_3_AMGN - 0.006125 x_0_4_3_ASML - 0.006125 x_0_4_3_DLTR
 - 0.006125 x_0_4_3_MTCH - 0.006125 x_0_4_3_NFLX - 0.006125 x_0_4_3_QCOM
 - 0.006125 x_0_4_3_SBUX - 0.006125 x_0_4_3_TSLA - 0.006125 x_0_4_3_VRTX
 - 0.000714583333333 x_0_4_4_0_AMD - 0.000714583333333 x_0_4_4_0_AMGN
 - 0.000714583333333 x_0_4_4_0_ASML - 0.000714583333333 x_0_4_4_0_DLTR
 - 0.000714583333333 x_0_4_4_0_MTCH - 0.000714583333333 x_0_4_4_0_NFLX
 - 0.000714583333333 x_0_4_4_0_QCOM - 0.000714583333333 x_0_4_4_0_SBUX
 - 0.000714583333333 x_0_4_4_0_TSLA - 0.000714583333333 x_0_4_4_0_VRTX
 - 0.000714583333333 x_0_4_4_1_AMD - 0.000714583333333 x_0_4_4_1_AMGN
 - 0.000714583333333 x_0_4_4_1_ASML - 0.000714583333333 x_0_4_4_1_DLTR
 - 0.000714583333333 x_0_4_4_1_MTCH - 0.000714583333333 x_0_4_4_1_NFLX
 - 0.000714583333333 x_0_4_4_1_QCOM - 0.000714583333333 x_0_4_4_1_SBUX
 - 0.000714583333333 x_0_4_4_1_TSLA - 0.000714583333333 x_0_4_4_1_VRTX
 - 0.000714583333333 x_0_4_4_2_AMD - 0.000714583333333 x_0_4_4_2_AMGN
 - 0.000714583333333 x_0_4_4_2_ASML - 0.000714583333333 x_0_4_4_2_DLTR
 - 0.000714583333333 x_0_4_4_2_MTCH - 0.000714583333333 x_0_4_4_2_NFLX
 - 0.000714583333333 x_0_4_4_2_QCOM - 0.000714583333333 x_0_4_4_2_SBUX
 - 0.000714583333333 x_0_4_4_2_TSLA - 0.000714583333333 x_0_4_4_2_VRTX
 - 0.000714583333333 x_0_4_4_3_AMD - 0.000714583333333 x_0_4_4_3_AMGN
 - 0.000714583333333 x_0_4_4_3_ASML - 0.000714583333333 x_0_4_4_3_DLTR
 - 0.000714583333333 x_0_4_4_3_MTCH - 0.000714583333333 x_0_4_4_3_NFLX
 - 0.000714583333333 x_0_4_4_3_QCOM - 0.000714583333333 x_0_4_4_3_SBUX
 - 0.000714583333333 x_0_4_4_3_TSLA - 0.000714583333333 x_0_4_4_3_VRTX
 - 0.000714583333333 x_0_4_4_4_AMD - 0.000714583333333 x_0_4_4_4_AMGN
 - 0.000714583333333 x_0_4_4_4_ASML - 0.000714583333333 x_0_4_4_4_DLTR
 - 0.000714583333333 x_0_4_4_4_MTCH - 0.000714583333333 x_0_4_4_4_NFLX
 - 0.000714583333333 x_0_4_4_4_QCOM - 0.000714583333333 x_0_4_4_4_SBUX
 - 0.000714583333333 x_0_4_4_4_TSLA - 0.000714583333333 x_0_4_4_4_VRTX
 - 0.000714583333333 x_0_4_4_5_AMD - 0.000714583333333 x_0_4_4_5_AMGN
 - 0.000714583333333 x_0_4_4_5_ASML - 0.000714583333333 x_0_4_4_5_DLTR
 - 0.000714583333333 x_0_4_4_5_MTCH - 0.000714583333333 x_0_4_4_5_NFLX
 - 0.000714583333333 x_0_4_4_5_QCOM - 0.000714583333333 x_0_4_4_5_SBUX
 - 0.000714583333333 x_0_4_4_5_TSLA - 0.000714583333333 x_0_4_4_5_VRTX
 - 0.006125 x_0_4_4_AMD - 0.006125 x_0_4_4_AMGN - 0.006125 x_0_4_4_ASML
 - 0.006125 x_0_4_4_DLTR - 0.006125 x_0_4_4_MTCH - 0.006125 x_0_4_4_NFLX
 - 0.006125 x_0_4_4_QCOM - 0.006125 x_0_4_4_SBUX - 0.006125 x_0_4_4_TSLA
 - 0.006125 x_0_4_4_VRTX - 0.000714583333333 x_0_4_5_0_AMD
 - 0.000714583333333 x_0_4_5_0_AMGN - 0.000714583333333 x_0_4_5_0_ASML
 - 0.000714583333333 x_0_4_5_0_DLTR - 0.000714583333333 x_0_4_5_0_MTCH
 - 0.000714583333333 x_0_4_5_0_NFLX - 0.000714583333333 x_0_4_5_0_QCOM
 - 0.000714583333333 x_0_4_5_0_SBUX - 0.000714583333333 x_0_4_5_0_TSLA
 - 0.000714583333333 x_0_4_5_0_VRTX - 0.000714583333333 x_0_4_5_1_AMD
 - 0.000714583333333 x_0_4_5_1_AMGN - 0.000714583333333 x_0_4_5_1_ASML
 - 0.000714583333333 x_0_4_5_1_DLTR - 0.000714583333333 x_0_4_5_1_MTCH
 - 0.000714583333333 x_0_4_5_1_NFLX - 0.000714583333333 x_0_4_5_1_QCOM
 - 0.000714583333333 x_0_4_5_1_SBUX - 0.000714583333333 x_0_4_5_1_TSLA
 - 0.000714583333333 x_0_4_5_1_VRTX - 0.000714583333333 x_0_4_5_2_AMD
 - 0.000714583333333 x_0_4_5_2_AMGN - 0.000714583333333 x_0_4_5_2_ASML
 - 0.000714583333333 x_0_4_5_2_DLTR - 0.000714583333333 x_0_4_5_2_MTCH
 - 0.000714583333333 x_0_4_5_2_NFLX - 0.000714583333333 x_0_4_5_2_QCOM
 - 0.000714583333333 x_0_4_5_2_SBUX - 0.000714583333333 x_0_4_5_2_TSLA
 - 0.000714583333333 x_0_4_5_2_VRTX - 0.000714583333333 x_0_4_5_3_AMD
 - 0.000714583333333 x_0_4_5_3_AMGN - 0.000714583333333 x_0_4_5_3_ASML
 - 0.000714583333333 x_0_4_5_3_DLTR - 0.000714583333333 x_0_4_5_3_MTCH
 - 0.000714583333333 x_0_4_5_3_NFLX - 0.000714583333333 x_0_4_5_3_QCOM
 - 0.000714583333333 x_0_4_5_3_SBUX - 0.000714583333333 x_0_4_5_3_TSLA
 - 0.000714583333333 x_0_4_5_3_VRTX - 0.000714583333333 x_0_4_5_4_AMD
 - 0.000714583333333 x_0_4_5_4_AMGN - 0.000714583333333 x_0_4_5_4_ASML
 - 0.000714583333333 x_0_4_5_4_DLTR - 0.000714583333333 x_0_4_5_4_MTCH
 - 0.000714583333333 x_0_4_5_4_NFLX - 0.000714583333333 x_0_4_5_4_QCOM
 - 0.000714583333333 x_0_4_5_4_SBUX - 0.000714583333333 x_0_4_5_4_TSLA
 - 0.000714583333333 x_0_4_5_4_VRTX - 0.000714583333333 x_0_4_5_5_AMD
 - 0.000714583333333 x_0_4_5_5_AMGN - 0.000714583333333 x_0_4_5_5_ASML
 - 0.000714583333333 x_0_4_5_5_DLTR - 0.000714583333333 x_0_4_5_5_MTCH
 - 0.000714583333333 x_0_4_5_5_NFLX - 0.000714583333333 x_0_4_5_5_QCOM
 - 0.000714583333333 x_0_4_5_5_SBUX - 0.000714583333333 x_0_4_5_5_TSLA
 - 0.000714583333333 x_0_4_5_5_VRTX - 0.006125 x_0_4_5_AMD
 - 0.006125 x_0_4_5_AMGN - 0.006125 x_0_4_5_ASML - 0.006125 x_0_4_5_DLTR
 - 0.006125 x_0_4_5_MTCH - 0.006125 x_0_4_5_NFLX - 0.006125 x_0_4_5_QCOM
 - 0.006125 x_0_4_5_SBUX - 0.006125 x_0_4_5_TSLA - 0.006125 x_0_4_5_VRTX
 - 0.000714583333333 x_0_4_6_0_AMD - 0.000714583333333 x_0_4_6_0_AMGN
 - 0.000714583333333 x_0_4_6_0_ASML - 0.000714583333333 x_0_4_6_0_DLTR
 - 0.000714583333333 x_0_4_6_0_MTCH - 0.000714583333333 x_0_4_6_0_NFLX
 - 0.000714583333333 x_0_4_6_0_QCOM - 0.000714583333333 x_0_4_6_0_SBUX
 - 0.000714583333333 x_0_4_6_0_TSLA - 0.000714583333333 x_0_4_6_0_VRTX
 - 0.000714583333333 x_0_4_6_1_AMD - 0.000714583333333 x_0_4_6_1_AMGN
 - 0.000714583333333 x_0_4_6_1_ASML - 0.000714583333333 x_0_4_6_1_DLTR
 - 0.000714583333333 x_0_4_6_1_MTCH - 0.000714583333333 x_0_4_6_1_NFLX
 - 0.000714583333333 x_0_4_6_1_QCOM - 0.000714583333333 x_0_4_6_1_SBUX
 - 0.000714583333333 x_0_4_6_1_TSLA - 0.000714583333333 x_0_4_6_1_VRTX
 - 0.000714583333333 x_0_4_6_2_AMD - 0.000714583333333 x_0_4_6_2_AMGN
 - 0.000714583333333 x_0_4_6_2_ASML - 0.000714583333333 x_0_4_6_2_DLTR
 - 0.000714583333333 x_0_4_6_2_MTCH - 0.000714583333333 x_0_4_6_2_NFLX
 - 0.000714583333333 x_0_4_6_2_QCOM - 0.000714583333333 x_0_4_6_2_SBUX
 - 0.000714583333333 x_0_4_6_2_TSLA - 0.000714583333333 x_0_4_6_2_VRTX
 - 0.000714583333333 x_0_4_6_3_AMD - 0.000714583333333 x_0_4_6_3_AMGN
 - 0.000714583333333 x_0_4_6_3_ASML - 0.000714583333333 x_0_4_6_3_DLTR
 - 0.000714583333333 x_0_4_6_3_MTCH - 0.000714583333333 x_0_4_6_3_NFLX
 - 0.000714583333333 x_0_4_6_3_QCOM - 0.000714583333333 x_0_4_6_3_SBUX
 - 0.000714583333333 x_0_4_6_3_TSLA - 0.000714583333333 x_0_4_6_3_VRTX
 - 0.000714583333333 x_0_4_6_4_AMD - 0.000714583333333 x_0_4_6_4_AMGN
 - 0.000714583333333 x_0_4_6_4_ASML - 0.000714583333333 x_0_4_6_4_DLTR
 - 0.000714583333333 x_0_4_6_4_MTCH - 0.000714583333333 x_0_4_6_4_NFLX
 - 0.000714583333333 x_0_4_6_4_QCOM - 0.000714583333333 x_0_4_6_4_SBUX
 - 0.000714583333333 x_0_4_6_4_TSLA - 0.000714583333333 x_0_4_6_4_VRTX
 - 0.000714583333333 x_0_4_6_5_AMD - 0.000714583333333 x_0_4_6_5_AMGN
 - 0.000714583333333 x_0_4_6_5_ASML - 0.000714583333333 x_0_4_6_5_DLTR
 - 0.000714583333333 x_0_4_6_5_MTCH - 0.000714583333333 x_0_4_6_5_NFLX
 - 0.000714583333333 x_0_4_6_5_QCOM - 0.000714583333333 x_0_4_6_5_SBUX
 - 0.000714583333333 x_0_4_6_5_TSLA - 0.000714583333333 x_0_4_6_5_VRTX
 - 0.006125 x_0_4_6_AMD - 0.006125 x_0_4_6_AMGN - 0.006125 x_0_4_6_ASML
 - 0.006125 x_0_4_6_DLTR - 0.006125 x_0_4_6_MTCH - 0.006125 x_0_4_6_NFLX
 - 0.006125 x_0_4_6_QCOM - 0.006125 x_0_4_6_SBUX - 0.006125 x_0_4_6_TSLA
 - 0.006125 x_0_4_6_VRTX - 0.000714583333333 x_0_4_7_0_AMD
 - 0.000714583333333 x_0_4_7_0_AMGN - 0.000714583333333 x_0_4_7_0_ASML
 - 0.000714583333333 x_0_4_7_0_DLTR - 0.000714583333333 x_0_4_7_0_MTCH
 - 0.000714583333333 x_0_4_7_0_NFLX - 0.000714583333333 x_0_4_7_0_QCOM
 - 0.000714583333333 x_0_4_7_0_SBUX - 0.000714583333333 x_0_4_7_0_TSLA
 - 0.000714583333333 x_0_4_7_0_VRTX - 0.000714583333333 x_0_4_7_1_AMD
 - 0.000714583333333 x_0_4_7_1_AMGN - 0.000714583333333 x_0_4_7_1_ASML
 - 0.000714583333333 x_0_4_7_1_DLTR - 0.000714583333333 x_0_4_7_1_MTCH
 - 0.000714583333333 x_0_4_7_1_NFLX - 0.000714583333333 x_0_4_7_1_QCOM
 - 0.000714583333333 x_0_4_7_1_SBUX - 0.000714583333333 x_0_4_7_1_TSLA
 - 0.000714583333333 x_0_4_7_1_VRTX - 0.000714583333333 x_0_4_7_2_AMD
 - 0.000714583333333 x_0_4_7_2_AMGN - 0.000714583333333 x_0_4_7_2_ASML
 - 0.000714583333333 x_0_4_7_2_DLTR - 0.000714583333333 x_0_4_7_2_MTCH
 - 0.000714583333333 x_0_4_7_2_NFLX - 0.000714583333333 x_0_4_7_2_QCOM
 - 0.000714583333333 x_0_4_7_2_SBUX - 0.000714583333333 x_0_4_7_2_TSLA
 - 0.000714583333333 x_0_4_7_2_VRTX - 0.000714583333333 x_0_4_7_3_AMD
 - 0.000714583333333 x_0_4_7_3_AMGN - 0.000714583333333 x_0_4_7_3_ASML
 - 0.000714583333333 x_0_4_7_3_DLTR - 0.000714583333333 x_0_4_7_3_MTCH
 - 0.000714583333333 x_0_4_7_3_NFLX - 0.000714583333333 x_0_4_7_3_QCOM
 - 0.000714583333333 x_0_4_7_3_SBUX - 0.000714583333333 x_0_4_7_3_TSLA
 - 0.000714583333333 x_0_4_7_3_VRTX - 0.000714583333333 x_0_4_7_4_AMD
 - 0.000714583333333 x_0_4_7_4_AMGN - 0.000714583333333 x_0_4_7_4_ASML
 - 0.000714583333333 x_0_4_7_4_DLTR - 0.000714583333333 x_0_4_7_4_MTCH
 - 0.000714583333333 x_0_4_7_4_NFLX - 0.000714583333333 x_0_4_7_4_QCOM
 - 0.000714583333333 x_0_4_7_4_SBUX - 0.000714583333333 x_0_4_7_4_TSLA
 - 0.000714583333333 x_0_4_7_4_VRTX - 0.000714583333333 x_0_4_7_5_AMD
 - 0.000714583333333 x_0_4_7_5_AMGN - 0.000714583333333 x_0_4_7_5_ASML
 - 0.000714583333333 x_0_4_7_5_DLTR - 0.000714583333333 x_0_4_7_5_MTCH
 - 0.000714583333333 x_0_4_7_5_NFLX - 0.000714583333333 x_0_4_7_5_QCOM
 - 0.000714583333333 x_0_4_7_5_SBUX - 0.000714583333333 x_0_4_7_5_TSLA
 - 0.000714583333333 x_0_4_7_5_VRTX - 0.006125 x_0_4_7_AMD
 - 0.006125 x_0_4_7_AMGN - 0.006125 x_0_4_7_ASML - 0.006125 x_0_4_7_DLTR
 - 0.006125 x_0_4_7_MTCH - 0.006125 x_0_4_7_NFLX - 0.006125 x_0_4_7_QCOM
 - 0.006125 x_0_4_7_SBUX - 0.006125 x_0_4_7_TSLA - 0.006125 x_0_4_7_VRTX
 - 0.07 x_0_4_AMD - 0.07 x_0_4_AMGN - 0.07 x_0_4_ASML - 0.07 x_0_4_DLTR
 - 0.07 x_0_4_MTCH - 0.07 x_0_4_NFLX - 0.07 x_0_4_QCOM - 0.07 x_0_4_SBUX
 - 0.07 x_0_4_TSLA - 0.07 x_0_4_VRTX - 0.000714583333333 x_0_5_0_0_AMD
 - 0.000714583333333 x_0_5_0_0_AMGN - 0.000714583333333 x_0_5_0_0_ASML
 - 0.000714583333333 x_0_5_0_0_DLTR - 0.000714583333333 x_0_5_0_0_MTCH
 - 0.000714583333333 x_0_5_0_0_NFLX - 0.000714583333333 x_0_5_0_0_QCOM
 - 0.000714583333333 x_0_5_0_0_SBUX - 0.000714583333333 x_0_5_0_0_TSLA
 - 0.000714583333333 x_0_5_0_0_VRTX - 0.000714583333333 x_0_5_0_1_AMD
 - 0.000714583333333 x_0_5_0_1_AMGN - 0.000714583333333 x_0_5_0_1_ASML
 - 0.000714583333333 x_0_5_0_1_DLTR - 0.000714583333333 x_0_5_0_1_MTCH
 - 0.000714583333333 x_0_5_0_1_NFLX - 0.000714583333333 x_0_5_0_1_QCOM
 - 0.000714583333333 x_0_5_0_1_SBUX - 0.000714583333333 x_0_5_0_1_TSLA
 - 0.000714583333333 x_0_5_0_1_VRTX - 0.000714583333333 x_0_5_0_2_AMD
 - 0.000714583333333 x_0_5_0_2_AMGN - 0.000714583333333 x_0_5_0_2_ASML
 - 0.000714583333333 x_0_5_0_2_DLTR - 0.000714583333333 x_0_5_0_2_MTCH
 - 0.000714583333333 x_0_5_0_2_NFLX - 0.000714583333333 x_0_5_0_2_QCOM
 - 0.000714583333333 x_0_5_0_2_SBUX - 0.000714583333333 x_0_5_0_2_TSLA
 - 0.000714583333333 x_0_5_0_2_VRTX - 0.000714583333333 x_0_5_0_3_AMD
 - 0.000714583333333 x_0_5_0_3_AMGN - 0.000714583333333 x_0_5_0_3_ASML
 - 0.000714583333333 x_0_5_0_3_DLTR - 0.000714583333333 x_0_5_0_3_MTCH
 - 0.000714583333333 x_0_5_0_3_NFLX - 0.000714583333333 x_0_5_0_3_QCOM
 - 0.000714583333333 x_0_5_0_3_SBUX - 0.000714583333333 x_0_5_0_3_TSLA
 - 0.000714583333333 x_0_5_0_3_VRTX - 0.000714583333333 x_0_5_0_4_AMD
 - 0.000714583333333 x_0_5_0_4_AMGN - 0.000714583333333 x_0_5_0_4_ASML
 - 0.000714583333333 x_0_5_0_4_DLTR - 0.000714583333333 x_0_5_0_4_MTCH
 - 0.000714583333333 x_0_5_0_4_NFLX - 0.000714583333333 x_0_5_0_4_QCOM
 - 0.000714583333333 x_0_5_0_4_SBUX - 0.000714583333333 x_0_5_0_4_TSLA
 - 0.000714583333333 x_0_5_0_4_VRTX - 0.000714583333333 x_0_5_0_5_AMD
 - 0.000714583333333 x_0_5_0_5_AMGN - 0.000714583333333 x_0_5_0_5_ASML
 - 0.000714583333333 x_0_5_0_5_DLTR - 0.000714583333333 x_0_5_0_5_MTCH
 - 0.000714583333333 x_0_5_0_5_NFLX - 0.000714583333333 x_0_5_0_5_QCOM
 - 0.000714583333333 x_0_5_0_5_SBUX - 0.000714583333333 x_0_5_0_5_TSLA
 - 0.000714583333333 x_0_5_0_5_VRTX - 0.006125 x_0_5_0_AMD
 - 0.006125 x_0_5_0_AMGN - 0.006125 x_0_5_0_ASML - 0.006125 x_0_5_0_DLTR
 - 0.006125 x_0_5_0_MTCH - 0.006125 x_0_5_0_NFLX - 0.006125 x_0_5_0_QCOM
 - 0.006125 x_0_5_0_SBUX - 0.006125 x_0_5_0_TSLA - 0.006125 x_0_5_0_VRTX
 - 0.000714583333333 x_0_5_1_0_AMD - 0.000714583333333 x_0_5_1_0_AMGN
 - 0.000714583333333 x_0_5_1_0_ASML - 0.000714583333333 x_0_5_1_0_DLTR
 - 0.000714583333333 x_0_5_1_0_MTCH - 0.000714583333333 x_0_5_1_0_NFLX
 - 0.000714583333333 x_0_5_1_0_QCOM - 0.000714583333333 x_0_5_1_0_SBUX
 - 0.000714583333333 x_0_5_1_0_TSLA - 0.000714583333333 x_0_5_1_0_VRTX
 - 0.000714583333333 x_0_5_1_1_AMD - 0.000714583333333 x_0_5_1_1_AMGN
 - 0.000714583333333 x_0_5_1_1_ASML - 0.000714583333333 x_0_5_1_1_DLTR
 - 0.000714583333333 x_0_5_1_1_MTCH - 0.000714583333333 x_0_5_1_1_NFLX
 - 0.000714583333333 x_0_5_1_1_QCOM - 0.000714583333333 x_0_5_1_1_SBUX
 - 0.000714583333333 x_0_5_1_1_TSLA - 0.000714583333333 x_0_5_1_1_VRTX
 - 0.000714583333333 x_0_5_1_2_AMD - 0.000714583333333 x_0_5_1_2_AMGN
 - 0.000714583333333 x_0_5_1_2_ASML - 0.000714583333333 x_0_5_1_2_DLTR
 - 0.000714583333333 x_0_5_1_2_MTCH - 0.000714583333333 x_0_5_1_2_NFLX
 - 0.000714583333333 x_0_5_1_2_QCOM - 0.000714583333333 x_0_5_1_2_SBUX
 - 0.000714583333333 x_0_5_1_2_TSLA - 0.000714583333333 x_0_5_1_2_VRTX
 - 0.000714583333333 x_0_5_1_3_AMD - 0.000714583333333 x_0_5_1_3_AMGN
 - 0.000714583333333 x_0_5_1_3_ASML - 0.000714583333333 x_0_5_1_3_DLTR
 - 0.000714583333333 x_0_5_1_3_MTCH - 0.000714583333333 x_0_5_1_3_NFLX
 - 0.000714583333333 x_0_5_1_3_QCOM - 0.000714583333333 x_0_5_1_3_SBUX
 - 0.000714583333333 x_0_5_1_3_TSLA - 0.000714583333333 x_0_5_1_3_VRTX
 - 0.000714583333333 x_0_5_1_4_AMD - 0.000714583333333 x_0_5_1_4_AMGN
 - 0.000714583333333 x_0_5_1_4_ASML - 0.000714583333333 x_0_5_1_4_DLTR
 - 0.000714583333333 x_0_5_1_4_MTCH - 0.000714583333333 x_0_5_1_4_NFLX
 - 0.000714583333333 x_0_5_1_4_QCOM - 0.000714583333333 x_0_5_1_4_SBUX
 - 0.000714583333333 x_0_5_1_4_TSLA - 0.000714583333333 x_0_5_1_4_VRTX
 - 0.000714583333333 x_0_5_1_5_AMD - 0.000714583333333 x_0_5_1_5_AMGN
 - 0.000714583333333 x_0_5_1_5_ASML - 0.000714583333333 x_0_5_1_5_DLTR
 - 0.000714583333333 x_0_5_1_5_MTCH - 0.000714583333333 x_0_5_1_5_NFLX
 - 0.000714583333333 x_0_5_1_5_QCOM - 0.000714583333333 x_0_5_1_5_SBUX
 - 0.000714583333333 x_0_5_1_5_TSLA - 0.000714583333333 x_0_5_1_5_VRTX
 - 0.006125 x_0_5_1_AMD - 0.006125 x_0_5_1_AMGN - 0.006125 x_0_5_1_ASML
 - 0.006125 x_0_5_1_DLTR - 0.006125 x_0_5_1_MTCH - 0.006125 x_0_5_1_NFLX
 - 0.006125 x_0_5_1_QCOM - 0.006125 x_0_5_1_SBUX - 0.006125 x_0_5_1_TSLA
 - 0.006125 x_0_5_1_VRTX - 0.000714583333333 x_0_5_2_0_AMD
 - 0.000714583333333 x_0_5_2_0_AMGN - 0.000714583333333 x_0_5_2_0_ASML
 - 0.000714583333333 x_0_5_2_0_DLTR - 0.000714583333333 x_0_5_2_0_MTCH
 - 0.000714583333333 x_0_5_2_0_NFLX - 0.000714583333333 x_0_5_2_0_QCOM
 - 0.000714583333333 x_0_5_2_0_SBUX - 0.000714583333333 x_0_5_2_0_TSLA
 - 0.000714583333333 x_0_5_2_0_VRTX - 0.000714583333333 x_0_5_2_1_AMD
 - 0.000714583333333 x_0_5_2_1_AMGN - 0.000714583333333 x_0_5_2_1_ASML
 - 0.000714583333333 x_0_5_2_1_DLTR - 0.000714583333333 x_0_5_2_1_MTCH
 - 0.000714583333333 x_0_5_2_1_NFLX - 0.000714583333333 x_0_5_2_1_QCOM
 - 0.000714583333333 x_0_5_2_1_SBUX - 0.000714583333333 x_0_5_2_1_TSLA
 - 0.000714583333333 x_0_5_2_1_VRTX - 0.000714583333333 x_0_5_2_2_AMD
 - 0.000714583333333 x_0_5_2_2_AMGN - 0.000714583333333 x_0_5_2_2_ASML
 - 0.000714583333333 x_0_5_2_2_DLTR - 0.000714583333333 x_0_5_2_2_MTCH
 - 0.000714583333333 x_0_5_2_2_NFLX - 0.000714583333333 x_0_5_2_2_QCOM
 - 0.000714583333333 x_0_5_2_2_SBUX - 0.000714583333333 x_0_5_2_2_TSLA
 - 0.000714583333333 x_0_5_2_2_VRTX - 0.000714583333333 x_0_5_2_3_AMD
 - 0.000714583333333 x_0_5_2_3_AMGN - 0.000714583333333 x_0_5_2_3_ASML
 - 0.000714583333333 x_0_5_2_3_DLTR - 0.000714583333333 x_0_5_2_3_MTCH
 - 0.000714583333333 x_0_5_2_3_NFLX - 0.000714583333333 x_0_5_2_3_QCOM
 - 0.000714583333333 x_0_5_2_3_SBUX - 0.000714583333333 x_0_5_2_3_TSLA
 - 0.000714583333333 x_0_5_2_3_VRTX - 0.000714583333333 x_0_5_2_4_AMD
 - 0.000714583333333 x_0_5_2_4_AMGN - 0.000714583333333 x_0_5_2_4_ASML
 - 0.000714583333333 x_0_5_2_4_DLTR - 0.000714583333333 x_0_5_2_4_MTCH
 - 0.000714583333333 x_0_5_2_4_NFLX - 0.000714583333333 x_0_5_2_4_QCOM
 - 0.000714583333333 x_0_5_2_4_SBUX - 0.000714583333333 x_0_5_2_4_TSLA
 - 0.000714583333333 x_0_5_2_4_VRTX - 0.000714583333333 x_0_5_2_5_AMD
 - 0.000714583333333 x_0_5_2_5_AMGN - 0.000714583333333 x_0_5_2_5_ASML
 - 0.000714583333333 x_0_5_2_5_DLTR - 0.000714583333333 x_0_5_2_5_MTCH
 - 0.000714583333333 x_0_5_2_5_NFLX - 0.000714583333333 x_0_5_2_5_QCOM
 - 0.000714583333333 x_0_5_2_5_SBUX - 0.000714583333333 x_0_5_2_5_TSLA
 - 0.000714583333333 x_0_5_2_5_VRTX - 0.006125 x_0_5_2_AMD
 - 0.006125 x_0_5_2_AMGN - 0.006125 x_0_5_2_ASML - 0.006125 x_0_5_2_DLTR
 - 0.006125 x_0_5_2_MTCH - 0.006125 x_0_5_2_NFLX - 0.006125 x_0_5_2_QCOM
 - 0.006125 x_0_5_2_SBUX - 0.006125 x_0_5_2_TSLA - 0.006125 x_0_5_2_VRTX
 - 0.000714583333333 x_0_5_3_0_AMD - 0.000714583333333 x_0_5_3_0_AMGN
 - 0.000714583333333 x_0_5_3_0_ASML - 0.000714583333333 x_0_5_3_0_DLTR
 - 0.000714583333333 x_0_5_3_0_MTCH - 0.000714583333333 x_0_5_3_0_NFLX
 - 0.000714583333333 x_0_5_3_0_QCOM - 0.000714583333333 x_0_5_3_0_SBUX
 - 0.000714583333333 x_0_5_3_0_TSLA - 0.000714583333333 x_0_5_3_0_VRTX
 - 0.000714583333333 x_0_5_3_1_AMD - 0.000714583333333 x_0_5_3_1_AMGN
 - 0.000714583333333 x_0_5_3_1_ASML - 0.000714583333333 x_0_5_3_1_DLTR
 - 0.000714583333333 x_0_5_3_1_MTCH - 0.000714583333333 x_0_5_3_1_NFLX
 - 0.000714583333333 x_0_5_3_1_QCOM - 0.000714583333333 x_0_5_3_1_SBUX
 - 0.000714583333333 x_0_5_3_1_TSLA - 0.000714583333333 x_0_5_3_1_VRTX
 - 0.000714583333333 x_0_5_3_2_AMD - 0.000714583333333 x_0_5_3_2_AMGN
 - 0.000714583333333 x_0_5_3_2_ASML - 0.000714583333333 x_0_5_3_2_DLTR
 - 0.000714583333333 x_0_5_3_2_MTCH - 0.000714583333333 x_0_5_3_2_NFLX
 - 0.000714583333333 x_0_5_3_2_QCOM - 0.000714583333333 x_0_5_3_2_SBUX
 - 0.000714583333333 x_0_5_3_2_TSLA - 0.000714583333333 x_0_5_3_2_VRTX
 - 0.000714583333333 x_0_5_3_3_AMD - 0.000714583333333 x_0_5_3_3_AMGN
 - 0.000714583333333 x_0_5_3_3_ASML - 0.000714583333333 x_0_5_3_3_DLTR
 - 0.000714583333333 x_0_5_3_3_MTCH - 0.000714583333333 x_0_5_3_3_NFLX
 - 0.000714583333333 x_0_5_3_3_QCOM - 0.000714583333333 x_0_5_3_3_SBUX
 - 0.000714583333333 x_0_5_3_3_TSLA - 0.000714583333333 x_0_5_3_3_VRTX
 - 0.000714583333333 x_0_5_3_4_AMD - 0.000714583333333 x_0_5_3_4_AMGN
 - 0.000714583333333 x_0_5_3_4_ASML - 0.000714583333333 x_0_5_3_4_DLTR
 - 0.000714583333333 x_0_5_3_4_MTCH - 0.000714583333333 x_0_5_3_4_NFLX
 - 0.000714583333333 x_0_5_3_4_QCOM - 0.000714583333333 x_0_5_3_4_SBUX
 - 0.000714583333333 x_0_5_3_4_TSLA - 0.000714583333333 x_0_5_3_4_VRTX
 - 0.000714583333333 x_0_5_3_5_AMD - 0.000714583333333 x_0_5_3_5_AMGN
 - 0.000714583333333 x_0_5_3_5_ASML - 0.000714583333333 x_0_5_3_5_DLTR
 - 0.000714583333333 x_0_5_3_5_MTCH - 0.000714583333333 x_0_5_3_5_NFLX
 - 0.000714583333333 x_0_5_3_5_QCOM - 0.000714583333333 x_0_5_3_5_SBUX
 - 0.000714583333333 x_0_5_3_5_TSLA - 0.000714583333333 x_0_5_3_5_VRTX
 - 0.006125 x_0_5_3_AMD - 0.006125 x_0_5_3_AMGN - 0.006125 x_0_5_3_ASML
 - 0.006125 x_0_5_3_DLTR - 0.006125 x_0_5_3_MTCH - 0.006125 x_0_5_3_NFLX
 - 0.006125 x_0_5_3_QCOM - 0.006125 x_0_5_3_SBUX - 0.006125 x_0_5_3_TSLA
 - 0.006125 x_0_5_3_VRTX - 0.000714583333333 x_0_5_4_0_AMD
 - 0.000714583333333 x_0_5_4_0_AMGN - 0.000714583333333 x_0_5_4_0_ASML
 - 0.000714583333333 x_0_5_4_0_DLTR - 0.000714583333333 x_0_5_4_0_MTCH
 - 0.000714583333333 x_0_5_4_0_NFLX - 0.000714583333333 x_0_5_4_0_QCOM
 - 0.000714583333333 x_0_5_4_0_SBUX - 0.000714583333333 x_0_5_4_0_TSLA
 - 0.000714583333333 x_0_5_4_0_VRTX - 0.000714583333333 x_0_5_4_1_AMD
 - 0.000714583333333 x_0_5_4_1_AMGN - 0.000714583333333 x_0_5_4_1_ASML
 - 0.000714583333333 x_0_5_4_1_DLTR - 0.000714583333333 x_0_5_4_1_MTCH
 - 0.000714583333333 x_0_5_4_1_NFLX - 0.000714583333333 x_0_5_4_1_QCOM
 - 0.000714583333333 x_0_5_4_1_SBUX - 0.000714583333333 x_0_5_4_1_TSLA
 - 0.000714583333333 x_0_5_4_1_VRTX - 0.000714583333333 x_0_5_4_2_AMD
 - 0.000714583333333 x_0_5_4_2_AMGN - 0.000714583333333 x_0_5_4_2_ASML
 - 0.000714583333333 x_0_5_4_2_DLTR - 0.000714583333333 x_0_5_4_2_MTCH
 - 0.000714583333333 x_0_5_4_2_NFLX - 0.000714583333333 x_0_5_4_2_QCOM
 - 0.000714583333333 x_0_5_4_2_SBUX - 0.000714583333333 x_0_5_4_2_TSLA
 - 0.000714583333333 x_0_5_4_2_VRTX - 0.000714583333333 x_0_5_4_3_AMD
 - 0.000714583333333 x_0_5_4_3_AMGN - 0.000714583333333 x_0_5_4_3_ASML
 - 0.000714583333333 x_0_5_4_3_DLTR - 0.000714583333333 x_0_5_4_3_MTCH
 - 0.000714583333333 x_0_5_4_3_NFLX - 0.000714583333333 x_0_5_4_3_QCOM
 - 0.000714583333333 x_0_5_4_3_SBUX - 0.000714583333333 x_0_5_4_3_TSLA
 - 0.000714583333333 x_0_5_4_3_VRTX - 0.000714583333333 x_0_5_4_4_AMD
 - 0.000714583333333 x_0_5_4_4_AMGN - 0.000714583333333 x_0_5_4_4_ASML
 - 0.000714583333333 x_0_5_4_4_DLTR - 0.000714583333333 x_0_5_4_4_MTCH
 - 0.000714583333333 x_0_5_4_4_NFLX - 0.000714583333333 x_0_5_4_4_QCOM
 - 0.000714583333333 x_0_5_4_4_SBUX - 0.000714583333333 x_0_5_4_4_TSLA
 - 0.000714583333333 x_0_5_4_4_VRTX - 0.000714583333333 x_0_5_4_5_AMD
 - 0.000714583333333 x_0_5_4_5_AMGN - 0.000714583333333 x_0_5_4_5_ASML
 - 0.000714583333333 x_0_5_4_5_DLTR - 0.000714583333333 x_0_5_4_5_MTCH
 - 0.000714583333333 x_0_5_4_5_NFLX - 0.000714583333333 x_0_5_4_5_QCOM
 - 0.000714583333333 x_0_5_4_5_SBUX - 0.000714583333333 x_0_5_4_5_TSLA
 - 0.000714583333333 x_0_5_4_5_VRTX - 0.006125 x_0_5_4_AMD
 - 0.006125 x_0_5_4_AMGN - 0.006125 x_0_5_4_ASML - 0.006125 x_0_5_4_DLTR
 - 0.006125 x_0_5_4_MTCH - 0.006125 x_0_5_4_NFLX - 0.006125 x_0_5_4_QCOM
 - 0.006125 x_0_5_4_SBUX - 0.006125 x_0_5_4_TSLA - 0.006125 x_0_5_4_VRTX
 - 0.000714583333333 x_0_5_5_0_AMD - 0.000714583333333 x_0_5_5_0_AMGN
 - 0.000714583333333 x_0_5_5_0_ASML - 0.000714583333333 x_0_5_5_0_DLTR
 - 0.000714583333333 x_0_5_5_0_MTCH - 0.000714583333333 x_0_5_5_0_NFLX
 - 0.000714583333333 x_0_5_5_0_QCOM - 0.000714583333333 x_0_5_5_0_SBUX
 - 0.000714583333333 x_0_5_5_0_TSLA - 0.000714583333333 x_0_5_5_0_VRTX
 - 0.000714583333333 x_0_5_5_1_AMD - 0.000714583333333 x_0_5_5_1_AMGN
 - 0.000714583333333 x_0_5_5_1_ASML - 0.000714583333333 x_0_5_5_1_DLTR
 - 0.000714583333333 x_0_5_5_1_MTCH - 0.000714583333333 x_0_5_5_1_NFLX
 - 0.000714583333333 x_0_5_5_1_QCOM - 0.000714583333333 x_0_5_5_1_SBUX
 - 0.000714583333333 x_0_5_5_1_TSLA - 0.000714583333333 x_0_5_5_1_VRTX
 - 0.000714583333333 x_0_5_5_2_AMD - 0.000714583333333 x_0_5_5_2_AMGN
 - 0.000714583333333 x_0_5_5_2_ASML - 0.000714583333333 x_0_5_5_2_DLTR
 - 0.000714583333333 x_0_5_5_2_MTCH - 0.000714583333333 x_0_5_5_2_NFLX
 - 0.000714583333333 x_0_5_5_2_QCOM - 0.000714583333333 x_0_5_5_2_SBUX
 - 0.000714583333333 x_0_5_5_2_TSLA - 0.000714583333333 x_0_5_5_2_VRTX
 - 0.000714583333333 x_0_5_5_3_AMD - 0.000714583333333 x_0_5_5_3_AMGN
 - 0.000714583333333 x_0_5_5_3_ASML - 0.000714583333333 x_0_5_5_3_DLTR
 - 0.000714583333333 x_0_5_5_3_MTCH - 0.000714583333333 x_0_5_5_3_NFLX
 - 0.000714583333333 x_0_5_5_3_QCOM - 0.000714583333333 x_0_5_5_3_SBUX
 - 0.000714583333333 x_0_5_5_3_TSLA - 0.000714583333333 x_0_5_5_3_VRTX
 - 0.000714583333333 x_0_5_5_4_AMD - 0.000714583333333 x_0_5_5_4_AMGN
 - 0.000714583333333 x_0_5_5_4_ASML - 0.000714583333333 x_0_5_5_4_DLTR
 - 0.000714583333333 x_0_5_5_4_MTCH - 0.000714583333333 x_0_5_5_4_NFLX
 - 0.000714583333333 x_0_5_5_4_QCOM - 0.000714583333333 x_0_5_5_4_SBUX
 - 0.000714583333333 x_0_5_5_4_TSLA - 0.000714583333333 x_0_5_5_4_VRTX
 - 0.000714583333333 x_0_5_5_5_AMD - 0.000714583333333 x_0_5_5_5_AMGN
 - 0.000714583333333 x_0_5_5_5_ASML - 0.000714583333333 x_0_5_5_5_DLTR
 - 0.000714583333333 x_0_5_5_5_MTCH - 0.000714583333333 x_0_5_5_5_NFLX
 - 0.000714583333333 x_0_5_5_5_QCOM - 0.000714583333333 x_0_5_5_5_SBUX
 - 0.000714583333333 x_0_5_5_5_TSLA - 0.000714583333333 x_0_5_5_5_VRTX
 - 0.006125 x_0_5_5_AMD - 0.006125 x_0_5_5_AMGN - 0.006125 x_0_5_5_ASML
 - 0.006125 x_0_5_5_DLTR - 0.006125 x_0_5_5_MTCH - 0.006125 x_0_5_5_NFLX
 - 0.006125 x_0_5_5_QCOM - 0.006125 x_0_5_5_SBUX - 0.006125 x_0_5_5_TSLA
 - 0.006125 x_0_5_5_VRTX - 0.000714583333333 x_0_5_6_0_AMD
 - 0.000714583333333 x_0_5_6_0_AMGN - 0.000714583333333 x_0_5_6_0_ASML
 - 0.000714583333333 x_0_5_6_0_DLTR - 0.000714583333333 x_0_5_6_0_MTCH
 - 0.000714583333333 x_0_5_6_0_NFLX - 0.000714583333333 x_0_5_6_0_QCOM
 - 0.000714583333333 x_0_5_6_0_SBUX - 0.000714583333333 x_0_5_6_0_TSLA
 - 0.000714583333333 x_0_5_6_0_VRTX - 0.000714583333333 x_0_5_6_1_AMD
 - 0.000714583333333 x_0_5_6_1_AMGN - 0.000714583333333 x_0_5_6_1_ASML
 - 0.000714583333333 x_0_5_6_1_DLTR - 0.000714583333333 x_0_5_6_1_MTCH
 - 0.000714583333333 x_0_5_6_1_NFLX - 0.000714583333333 x_0_5_6_1_QCOM
 - 0.000714583333333 x_0_5_6_1_SBUX - 0.000714583333333 x_0_5_6_1_TSLA
 - 0.000714583333333 x_0_5_6_1_VRTX - 0.000714583333333 x_0_5_6_2_AMD
 - 0.000714583333333 x_0_5_6_2_AMGN - 0.000714583333333 x_0_5_6_2_ASML
 - 0.000714583333333 x_0_5_6_2_DLTR - 0.000714583333333 x_0_5_6_2_MTCH
 - 0.000714583333333 x_0_5_6_2_NFLX - 0.000714583333333 x_0_5_6_2_QCOM
 - 0.000714583333333 x_0_5_6_2_SBUX - 0.000714583333333 x_0_5_6_2_TSLA
 - 0.000714583333333 x_0_5_6_2_VRTX - 0.000714583333333 x_0_5_6_3_AMD
 - 0.000714583333333 x_0_5_6_3_AMGN - 0.000714583333333 x_0_5_6_3_ASML
 - 0.000714583333333 x_0_5_6_3_DLTR - 0.000714583333333 x_0_5_6_3_MTCH
 - 0.000714583333333 x_0_5_6_3_NFLX - 0.000714583333333 x_0_5_6_3_QCOM
 - 0.000714583333333 x_0_5_6_3_SBUX - 0.000714583333333 x_0_5_6_3_TSLA
 - 0.000714583333333 x_0_5_6_3_VRTX - 0.000714583333333 x_0_5_6_4_AMD
 - 0.000714583333333 x_0_5_6_4_AMGN - 0.000714583333333 x_0_5_6_4_ASML
 - 0.000714583333333 x_0_5_6_4_DLTR - 0.000714583333333 x_0_5_6_4_MTCH
 - 0.000714583333333 x_0_5_6_4_NFLX - 0.000714583333333 x_0_5_6_4_QCOM
 - 0.000714583333333 x_0_5_6_4_SBUX - 0.000714583333333 x_0_5_6_4_TSLA
 - 0.000714583333333 x_0_5_6_4_VRTX - 0.000714583333333 x_0_5_6_5_AMD
 - 0.000714583333333 x_0_5_6_5_AMGN - 0.000714583333333 x_0_5_6_5_ASML
 - 0.000714583333333 x_0_5_6_5_DLTR - 0.000714583333333 x_0_5_6_5_MTCH
 - 0.000714583333333 x_0_5_6_5_NFLX - 0.000714583333333 x_0_5_6_5_QCOM
 - 0.000714583333333 x_0_5_6_5_SBUX - 0.000714583333333 x_0_5_6_5_TSLA
 - 0.000714583333333 x_0_5_6_5_VRTX - 0.006125 x_0_5_6_AMD
 - 0.006125 x_0_5_6_AMGN - 0.006125 x_0_5_6_ASML - 0.006125 x_0_5_6_DLTR
 - 0.006125 x_0_5_6_MTCH - 0.006125 x_0_5_6_NFLX - 0.006125 x_0_5_6_QCOM
 - 0.006125 x_0_5_6_SBUX - 0.006125 x_0_5_6_TSLA - 0.006125 x_0_5_6_VRTX
 - 0.000714583333333 x_0_5_7_0_AMD - 0.000714583333333 x_0_5_7_0_AMGN
 - 0.000714583333333 x_0_5_7_0_ASML - 0.000714583333333 x_0_5_7_0_DLTR
 - 0.000714583333333 x_0_5_7_0_MTCH - 0.000714583333333 x_0_5_7_0_NFLX
 - 0.000714583333333 x_0_5_7_0_QCOM - 0.000714583333333 x_0_5_7_0_SBUX
 - 0.000714583333333 x_0_5_7_0_TSLA - 0.000714583333333 x_0_5_7_0_VRTX
 - 0.000714583333333 x_0_5_7_1_AMD - 0.000714583333333 x_0_5_7_1_AMGN
 - 0.000714583333333 x_0_5_7_1_ASML - 0.000714583333333 x_0_5_7_1_DLTR
 - 0.000714583333333 x_0_5_7_1_MTCH - 0.000714583333333 x_0_5_7_1_NFLX
 - 0.000714583333333 x_0_5_7_1_QCOM - 0.000714583333333 x_0_5_7_1_SBUX
 - 0.000714583333333 x_0_5_7_1_TSLA - 0.000714583333333 x_0_5_7_1_VRTX
 - 0.000714583333333 x_0_5_7_2_AMD - 0.000714583333333 x_0_5_7_2_AMGN
 - 0.000714583333333 x_0_5_7_2_ASML - 0.000714583333333 x_0_5_7_2_DLTR
 - 0.000714583333333 x_0_5_7_2_MTCH - 0.000714583333333 x_0_5_7_2_NFLX
 - 0.000714583333333 x_0_5_7_2_QCOM - 0.000714583333333 x_0_5_7_2_SBUX
 - 0.000714583333333 x_0_5_7_2_TSLA - 0.000714583333333 x_0_5_7_2_VRTX
 - 0.000714583333333 x_0_5_7_3_AMD - 0.000714583333333 x_0_5_7_3_AMGN
 - 0.000714583333333 x_0_5_7_3_ASML - 0.000714583333333 x_0_5_7_3_DLTR
 - 0.000714583333333 x_0_5_7_3_MTCH - 0.000714583333333 x_0_5_7_3_NFLX
 - 0.000714583333333 x_0_5_7_3_QCOM - 0.000714583333333 x_0_5_7_3_SBUX
 - 0.000714583333333 x_0_5_7_3_TSLA - 0.000714583333333 x_0_5_7_3_VRTX
 - 0.000714583333333 x_0_5_7_4_AMD - 0.000714583333333 x_0_5_7_4_AMGN
 - 0.000714583333333 x_0_5_7_4_ASML - 0.000714583333333 x_0_5_7_4_DLTR
 - 0.000714583333333 x_0_5_7_4_MTCH - 0.000714583333333 x_0_5_7_4_NFLX
 - 0.000714583333333 x_0_5_7_4_QCOM - 0.000714583333333 x_0_5_7_4_SBUX
 - 0.000714583333333 x_0_5_7_4_TSLA - 0.000714583333333 x_0_5_7_4_VRTX
 - 0.000714583333333 x_0_5_7_5_AMD - 0.000714583333333 x_0_5_7_5_AMGN
 - 0.000714583333333 x_0_5_7_5_ASML - 0.000714583333333 x_0_5_7_5_DLTR
 - 0.000714583333333 x_0_5_7_5_MTCH - 0.000714583333333 x_0_5_7_5_NFLX
 - 0.000714583333333 x_0_5_7_5_QCOM - 0.000714583333333 x_0_5_7_5_SBUX
 - 0.000714583333333 x_0_5_7_5_TSLA - 0.000714583333333 x_0_5_7_5_VRTX
 - 0.006125 x_0_5_7_AMD - 0.006125 x_0_5_7_AMGN - 0.006125 x_0_5_7_ASML
 - 0.006125 x_0_5_7_DLTR - 0.006125 x_0_5_7_MTCH - 0.006125 x_0_5_7_NFLX
 - 0.006125 x_0_5_7_QCOM - 0.006125 x_0_5_7_SBUX - 0.006125 x_0_5_7_TSLA
 - 0.006125 x_0_5_7_VRTX - 0.07 x_0_5_AMD - 0.07 x_0_5_AMGN - 0.07 x_0_5_ASML
 - 0.07 x_0_5_DLTR - 0.07 x_0_5_MTCH - 0.07 x_0_5_NFLX - 0.07 x_0_5_QCOM
 - 0.07 x_0_5_SBUX - 0.07 x_0_5_TSLA - 0.07 x_0_5_VRTX
 - 0.000714583333333 x_0_6_0_0_AMD - 0.000714583333333 x_0_6_0_0_AMGN
 - 0.000714583333333 x_0_6_0_0_ASML - 0.000714583333333 x_0_6_0_0_DLTR
 - 0.000714583333333 x_0_6_0_0_MTCH - 0.000714583333333 x_0_6_0_0_NFLX
 - 0.000714583333333 x_0_6_0_0_QCOM - 0.000714583333333 x_0_6_0_0_SBUX
 - 0.000714583333333 x_0_6_0_0_TSLA - 0.000714583333333 x_0_6_0_0_VRTX
 - 0.000714583333333 x_0_6_0_1_AMD - 0.000714583333333 x_0_6_0_1_AMGN
 - 0.000714583333333 x_0_6_0_1_ASML - 0.000714583333333 x_0_6_0_1_DLTR
 - 0.000714583333333 x_0_6_0_1_MTCH - 0.000714583333333 x_0_6_0_1_NFLX
 - 0.000714583333333 x_0_6_0_1_QCOM - 0.000714583333333 x_0_6_0_1_SBUX
 - 0.000714583333333 x_0_6_0_1_TSLA - 0.000714583333333 x_0_6_0_1_VRTX
 - 0.000714583333333 x_0_6_0_2_AMD - 0.000714583333333 x_0_6_0_2_AMGN
 - 0.000714583333333 x_0_6_0_2_ASML - 0.000714583333333 x_0_6_0_2_DLTR
 - 0.000714583333333 x_0_6_0_2_MTCH - 0.000714583333333 x_0_6_0_2_NFLX
 - 0.000714583333333 x_0_6_0_2_QCOM - 0.000714583333333 x_0_6_0_2_SBUX
 - 0.000714583333333 x_0_6_0_2_TSLA - 0.000714583333333 x_0_6_0_2_VRTX
 - 0.000714583333333 x_0_6_0_3_AMD - 0.000714583333333 x_0_6_0_3_AMGN
 - 0.000714583333333 x_0_6_0_3_ASML - 0.000714583333333 x_0_6_0_3_DLTR
 - 0.000714583333333 x_0_6_0_3_MTCH - 0.000714583333333 x_0_6_0_3_NFLX
 - 0.000714583333333 x_0_6_0_3_QCOM - 0.000714583333333 x_0_6_0_3_SBUX
 - 0.000714583333333 x_0_6_0_3_TSLA - 0.000714583333333 x_0_6_0_3_VRTX
 - 0.000714583333333 x_0_6_0_4_AMD - 0.000714583333333 x_0_6_0_4_AMGN
 - 0.000714583333333 x_0_6_0_4_ASML - 0.000714583333333 x_0_6_0_4_DLTR
 - 0.000714583333333 x_0_6_0_4_MTCH - 0.000714583333333 x_0_6_0_4_NFLX
 - 0.000714583333333 x_0_6_0_4_QCOM - 0.000714583333333 x_0_6_0_4_SBUX
 - 0.000714583333333 x_0_6_0_4_TSLA - 0.000714583333333 x_0_6_0_4_VRTX
 - 0.000714583333333 x_0_6_0_5_AMD - 0.000714583333333 x_0_6_0_5_AMGN
 - 0.000714583333333 x_0_6_0_5_ASML - 0.000714583333333 x_0_6_0_5_DLTR
 - 0.000714583333333 x_0_6_0_5_MTCH - 0.000714583333333 x_0_6_0_5_NFLX
 - 0.000714583333333 x_0_6_0_5_QCOM - 0.000714583333333 x_0_6_0_5_SBUX
 - 0.000714583333333 x_0_6_0_5_TSLA - 0.000714583333333 x_0_6_0_5_VRTX
 - 0.006125 x_0_6_0_AMD - 0.006125 x_0_6_0_AMGN - 0.006125 x_0_6_0_ASML
 - 0.006125 x_0_6_0_DLTR - 0.006125 x_0_6_0_MTCH - 0.006125 x_0_6_0_NFLX
 - 0.006125 x_0_6_0_QCOM - 0.006125 x_0_6_0_SBUX - 0.006125 x_0_6_0_TSLA
 - 0.006125 x_0_6_0_VRTX - 0.000714583333333 x_0_6_1_0_AMD
 - 0.000714583333333 x_0_6_1_0_AMGN - 0.000714583333333 x_0_6_1_0_ASML
 - 0.000714583333333 x_0_6_1_0_DLTR - 0.000714583333333 x_0_6_1_0_MTCH
 - 0.000714583333333 x_0_6_1_0_NFLX - 0.000714583333333 x_0_6_1_0_QCOM
 - 0.000714583333333 x_0_6_1_0_SBUX - 0.000714583333333 x_0_6_1_0_TSLA
 - 0.000714583333333 x_0_6_1_0_VRTX - 0.000714583333333 x_0_6_1_1_AMD
 - 0.000714583333333 x_0_6_1_1_AMGN - 0.000714583333333 x_0_6_1_1_ASML
 - 0.000714583333333 x_0_6_1_1_DLTR - 0.000714583333333 x_0_6_1_1_MTCH
 - 0.000714583333333 x_0_6_1_1_NFLX - 0.000714583333333 x_0_6_1_1_QCOM
 - 0.000714583333333 x_0_6_1_1_SBUX - 0.000714583333333 x_0_6_1_1_TSLA
 - 0.000714583333333 x_0_6_1_1_VRTX - 0.000714583333333 x_0_6_1_2_AMD
 - 0.000714583333333 x_0_6_1_2_AMGN - 0.000714583333333 x_0_6_1_2_ASML
 - 0.000714583333333 x_0_6_1_2_DLTR - 0.000714583333333 x_0_6_1_2_MTCH
 - 0.000714583333333 x_0_6_1_2_NFLX - 0.000714583333333 x_0_6_1_2_QCOM
 - 0.000714583333333 x_0_6_1_2_SBUX - 0.000714583333333 x_0_6_1_2_TSLA
 - 0.000714583333333 x_0_6_1_2_VRTX - 0.000714583333333 x_0_6_1_3_AMD
 - 0.000714583333333 x_0_6_1_3_AMGN - 0.000714583333333 x_0_6_1_3_ASML
 - 0.000714583333333 x_0_6_1_3_DLTR - 0.000714583333333 x_0_6_1_3_MTCH
 - 0.000714583333333 x_0_6_1_3_NFLX - 0.000714583333333 x_0_6_1_3_QCOM
 - 0.000714583333333 x_0_6_1_3_SBUX - 0.000714583333333 x_0_6_1_3_TSLA
 - 0.000714583333333 x_0_6_1_3_VRTX - 0.000714583333333 x_0_6_1_4_AMD
 - 0.000714583333333 x_0_6_1_4_AMGN - 0.000714583333333 x_0_6_1_4_ASML
 - 0.000714583333333 x_0_6_1_4_DLTR - 0.000714583333333 x_0_6_1_4_MTCH
 - 0.000714583333333 x_0_6_1_4_NFLX - 0.000714583333333 x_0_6_1_4_QCOM
 - 0.000714583333333 x_0_6_1_4_SBUX - 0.000714583333333 x_0_6_1_4_TSLA
 - 0.000714583333333 x_0_6_1_4_VRTX - 0.000714583333333 x_0_6_1_5_AMD
 - 0.000714583333333 x_0_6_1_5_AMGN - 0.000714583333333 x_0_6_1_5_ASML
 - 0.000714583333333 x_0_6_1_5_DLTR - 0.000714583333333 x_0_6_1_5_MTCH
 - 0.000714583333333 x_0_6_1_5_NFLX - 0.000714583333333 x_0_6_1_5_QCOM
 - 0.000714583333333 x_0_6_1_5_SBUX - 0.000714583333333 x_0_6_1_5_TSLA
 - 0.000714583333333 x_0_6_1_5_VRTX - 0.006125 x_0_6_1_AMD
 - 0.006125 x_0_6_1_AMGN - 0.006125 x_0_6_1_ASML - 0.006125 x_0_6_1_DLTR
 - 0.006125 x_0_6_1_MTCH - 0.006125 x_0_6_1_NFLX - 0.006125 x_0_6_1_QCOM
 - 0.006125 x_0_6_1_SBUX - 0.006125 x_0_6_1_TSLA - 0.006125 x_0_6_1_VRTX
 - 0.000714583333333 x_0_6_2_0_AMD - 0.000714583333333 x_0_6_2_0_AMGN
 - 0.000714583333333 x_0_6_2_0_ASML - 0.000714583333333 x_0_6_2_0_DLTR
 - 0.000714583333333 x_0_6_2_0_MTCH - 0.000714583333333 x_0_6_2_0_NFLX
 - 0.000714583333333 x_0_6_2_0_QCOM - 0.000714583333333 x_0_6_2_0_SBUX
 - 0.000714583333333 x_0_6_2_0_TSLA - 0.000714583333333 x_0_6_2_0_VRTX
 - 0.000714583333333 x_0_6_2_1_AMD - 0.000714583333333 x_0_6_2_1_AMGN
 - 0.000714583333333 x_0_6_2_1_ASML - 0.000714583333333 x_0_6_2_1_DLTR
 - 0.000714583333333 x_0_6_2_1_MTCH - 0.000714583333333 x_0_6_2_1_NFLX
 - 0.000714583333333 x_0_6_2_1_QCOM - 0.000714583333333 x_0_6_2_1_SBUX
 - 0.000714583333333 x_0_6_2_1_TSLA - 0.000714583333333 x_0_6_2_1_VRTX
 - 0.000714583333333 x_0_6_2_2_AMD - 0.000714583333333 x_0_6_2_2_AMGN
 - 0.000714583333333 x_0_6_2_2_ASML - 0.000714583333333 x_0_6_2_2_DLTR
 - 0.000714583333333 x_0_6_2_2_MTCH - 0.000714583333333 x_0_6_2_2_NFLX
 - 0.000714583333333 x_0_6_2_2_QCOM - 0.000714583333333 x_0_6_2_2_SBUX
 - 0.000714583333333 x_0_6_2_2_TSLA - 0.000714583333333 x_0_6_2_2_VRTX
 - 0.000714583333333 x_0_6_2_3_AMD - 0.000714583333333 x_0_6_2_3_AMGN
 - 0.000714583333333 x_0_6_2_3_ASML - 0.000714583333333 x_0_6_2_3_DLTR
 - 0.000714583333333 x_0_6_2_3_MTCH - 0.000714583333333 x_0_6_2_3_NFLX
 - 0.000714583333333 x_0_6_2_3_QCOM - 0.000714583333333 x_0_6_2_3_SBUX
 - 0.000714583333333 x_0_6_2_3_TSLA - 0.000714583333333 x_0_6_2_3_VRTX
 - 0.000714583333333 x_0_6_2_4_AMD - 0.000714583333333 x_0_6_2_4_AMGN
 - 0.000714583333333 x_0_6_2_4_ASML - 0.000714583333333 x_0_6_2_4_DLTR
 - 0.000714583333333 x_0_6_2_4_MTCH - 0.000714583333333 x_0_6_2_4_NFLX
 - 0.000714583333333 x_0_6_2_4_QCOM - 0.000714583333333 x_0_6_2_4_SBUX
 - 0.000714583333333 x_0_6_2_4_TSLA - 0.000714583333333 x_0_6_2_4_VRTX
 - 0.000714583333333 x_0_6_2_5_AMD - 0.000714583333333 x_0_6_2_5_AMGN
 - 0.000714583333333 x_0_6_2_5_ASML - 0.000714583333333 x_0_6_2_5_DLTR
 - 0.000714583333333 x_0_6_2_5_MTCH - 0.000714583333333 x_0_6_2_5_NFLX
 - 0.000714583333333 x_0_6_2_5_QCOM - 0.000714583333333 x_0_6_2_5_SBUX
 - 0.000714583333333 x_0_6_2_5_TSLA - 0.000714583333333 x_0_6_2_5_VRTX
 - 0.006125 x_0_6_2_AMD - 0.006125 x_0_6_2_AMGN - 0.006125 x_0_6_2_ASML
 - 0.006125 x_0_6_2_DLTR - 0.006125 x_0_6_2_MTCH - 0.006125 x_0_6_2_NFLX
 - 0.006125 x_0_6_2_QCOM - 0.006125 x_0_6_2_SBUX - 0.006125 x_0_6_2_TSLA
 - 0.006125 x_0_6_2_VRTX - 0.000714583333333 x_0_6_3_0_AMD
 - 0.000714583333333 x_0_6_3_0_AMGN - 0.000714583333333 x_0_6_3_0_ASML
 - 0.000714583333333 x_0_6_3_0_DLTR - 0.000714583333333 x_0_6_3_0_MTCH
 - 0.000714583333333 x_0_6_3_0_NFLX - 0.000714583333333 x_0_6_3_0_QCOM
 - 0.000714583333333 x_0_6_3_0_SBUX - 0.000714583333333 x_0_6_3_0_TSLA
 - 0.000714583333333 x_0_6_3_0_VRTX - 0.000714583333333 x_0_6_3_1_AMD
 - 0.000714583333333 x_0_6_3_1_AMGN - 0.000714583333333 x_0_6_3_1_ASML
 - 0.000714583333333 x_0_6_3_1_DLTR - 0.000714583333333 x_0_6_3_1_MTCH
 - 0.000714583333333 x_0_6_3_1_NFLX - 0.000714583333333 x_0_6_3_1_QCOM
 - 0.000714583333333 x_0_6_3_1_SBUX - 0.000714583333333 x_0_6_3_1_TSLA
 - 0.000714583333333 x_0_6_3_1_VRTX - 0.000714583333333 x_0_6_3_2_AMD
 - 0.000714583333333 x_0_6_3_2_AMGN - 0.000714583333333 x_0_6_3_2_ASML
 - 0.000714583333333 x_0_6_3_2_DLTR - 0.000714583333333 x_0_6_3_2_MTCH
 - 0.000714583333333 x_0_6_3_2_NFLX - 0.000714583333333 x_0_6_3_2_QCOM
 - 0.000714583333333 x_0_6_3_2_SBUX - 0.000714583333333 x_0_6_3_2_TSLA
 - 0.000714583333333 x_0_6_3_2_VRTX - 0.000714583333333 x_0_6_3_3_AMD
 - 0.000714583333333 x_0_6_3_3_AMGN - 0.000714583333333 x_0_6_3_3_ASML
 - 0.000714583333333 x_0_6_3_3_DLTR - 0.000714583333333 x_0_6_3_3_MTCH
 - 0.000714583333333 x_0_6_3_3_NFLX - 0.000714583333333 x_0_6_3_3_QCOM
 - 0.000714583333333 x_0_6_3_3_SBUX - 0.000714583333333 x_0_6_3_3_TSLA
 - 0.000714583333333 x_0_6_3_3_VRTX - 0.000714583333333 x_0_6_3_4_AMD
 - 0.000714583333333 x_0_6_3_4_AMGN - 0.000714583333333 x_0_6_3_4_ASML
 - 0.000714583333333 x_0_6_3_4_DLTR - 0.000714583333333 x_0_6_3_4_MTCH
 - 0.000714583333333 x_0_6_3_4_NFLX - 0.000714583333333 x_0_6_3_4_QCOM
 - 0.000714583333333 x_0_6_3_4_SBUX - 0.000714583333333 x_0_6_3_4_TSLA
 - 0.000714583333333 x_0_6_3_4_VRTX - 0.000714583333333 x_0_6_3_5_AMD
 - 0.000714583333333 x_0_6_3_5_AMGN - 0.000714583333333 x_0_6_3_5_ASML
 - 0.000714583333333 x_0_6_3_5_DLTR - 0.000714583333333 x_0_6_3_5_MTCH
 - 0.000714583333333 x_0_6_3_5_NFLX - 0.000714583333333 x_0_6_3_5_QCOM
 - 0.000714583333333 x_0_6_3_5_SBUX - 0.000714583333333 x_0_6_3_5_TSLA
 - 0.000714583333333 x_0_6_3_5_VRTX - 0.006125 x_0_6_3_AMD
 - 0.006125 x_0_6_3_AMGN - 0.006125 x_0_6_3_ASML - 0.006125 x_0_6_3_DLTR
 - 0.006125 x_0_6_3_MTCH - 0.006125 x_0_6_3_NFLX - 0.006125 x_0_6_3_QCOM
 - 0.006125 x_0_6_3_SBUX - 0.006125 x_0_6_3_TSLA - 0.006125 x_0_6_3_VRTX
 - 0.000714583333333 x_0_6_4_0_AMD - 0.000714583333333 x_0_6_4_0_AMGN
 - 0.000714583333333 x_0_6_4_0_ASML - 0.000714583333333 x_0_6_4_0_DLTR
 - 0.000714583333333 x_0_6_4_0_MTCH - 0.000714583333333 x_0_6_4_0_NFLX
 - 0.000714583333333 x_0_6_4_0_QCOM - 0.000714583333333 x_0_6_4_0_SBUX
 - 0.000714583333333 x_0_6_4_0_TSLA - 0.000714583333333 x_0_6_4_0_VRTX
 - 0.000714583333333 x_0_6_4_1_AMD - 0.000714583333333 x_0_6_4_1_AMGN
 - 0.000714583333333 x_0_6_4_1_ASML - 0.000714583333333 x_0_6_4_1_DLTR
 - 0.000714583333333 x_0_6_4_1_MTCH - 0.000714583333333 x_0_6_4_1_NFLX
 - 0.000714583333333 x_0_6_4_1_QCOM - 0.000714583333333 x_0_6_4_1_SBUX
 - 0.000714583333333 x_0_6_4_1_TSLA - 0.000714583333333 x_0_6_4_1_VRTX
 - 0.000714583333333 x_0_6_4_2_AMD - 0.000714583333333 x_0_6_4_2_AMGN
 - 0.000714583333333 x_0_6_4_2_ASML - 0.000714583333333 x_0_6_4_2_DLTR
 - 0.000714583333333 x_0_6_4_2_MTCH - 0.000714583333333 x_0_6_4_2_NFLX
 - 0.000714583333333 x_0_6_4_2_QCOM - 0.000714583333333 x_0_6_4_2_SBUX
 - 0.000714583333333 x_0_6_4_2_TSLA - 0.000714583333333 x_0_6_4_2_VRTX
 - 0.000714583333333 x_0_6_4_3_AMD - 0.000714583333333 x_0_6_4_3_AMGN
 - 0.000714583333333 x_0_6_4_3_ASML - 0.000714583333333 x_0_6_4_3_DLTR
 - 0.000714583333333 x_0_6_4_3_MTCH - 0.000714583333333 x_0_6_4_3_NFLX
 - 0.000714583333333 x_0_6_4_3_QCOM - 0.000714583333333 x_0_6_4_3_SBUX
 - 0.000714583333333 x_0_6_4_3_TSLA - 0.000714583333333 x_0_6_4_3_VRTX
 - 0.000714583333333 x_0_6_4_4_AMD - 0.000714583333333 x_0_6_4_4_AMGN
 - 0.000714583333333 x_0_6_4_4_ASML - 0.000714583333333 x_0_6_4_4_DLTR
 - 0.000714583333333 x_0_6_4_4_MTCH - 0.000714583333333 x_0_6_4_4_NFLX
 - 0.000714583333333 x_0_6_4_4_QCOM - 0.000714583333333 x_0_6_4_4_SBUX
 - 0.000714583333333 x_0_6_4_4_TSLA - 0.000714583333333 x_0_6_4_4_VRTX
 - 0.000714583333333 x_0_6_4_5_AMD - 0.000714583333333 x_0_6_4_5_AMGN
 - 0.000714583333333 x_0_6_4_5_ASML - 0.000714583333333 x_0_6_4_5_DLTR
 - 0.000714583333333 x_0_6_4_5_MTCH - 0.000714583333333 x_0_6_4_5_NFLX
 - 0.000714583333333 x_0_6_4_5_QCOM - 0.000714583333333 x_0_6_4_5_SBUX
 - 0.000714583333333 x_0_6_4_5_TSLA - 0.000714583333333 x_0_6_4_5_VRTX
 - 0.006125 x_0_6_4_AMD - 0.006125 x_0_6_4_AMGN - 0.006125 x_0_6_4_ASML
 - 0.006125 x_0_6_4_DLTR - 0.006125 x_0_6_4_MTCH - 0.006125 x_0_6_4_NFLX
 - 0.006125 x_0_6_4_QCOM - 0.006125 x_0_6_4_SBUX - 0.006125 x_0_6_4_TSLA
 - 0.006125 x_0_6_4_VRTX - 0.000714583333333 x_0_6_5_0_AMD
 - 0.000714583333333 x_0_6_5_0_AMGN - 0.000714583333333 x_0_6_5_0_ASML
 - 0.000714583333333 x_0_6_5_0_DLTR - 0.000714583333333 x_0_6_5_0_MTCH
 - 0.000714583333333 x_0_6_5_0_NFLX - 0.000714583333333 x_0_6_5_0_QCOM
 - 0.000714583333333 x_0_6_5_0_SBUX - 0.000714583333333 x_0_6_5_0_TSLA
 - 0.000714583333333 x_0_6_5_0_VRTX - 0.000714583333333 x_0_6_5_1_AMD
 - 0.000714583333333 x_0_6_5_1_AMGN - 0.000714583333333 x_0_6_5_1_ASML
 - 0.000714583333333 x_0_6_5_1_DLTR - 0.000714583333333 x_0_6_5_1_MTCH
 - 0.000714583333333 x_0_6_5_1_NFLX - 0.000714583333333 x_0_6_5_1_QCOM
 - 0.000714583333333 x_0_6_5_1_SBUX - 0.000714583333333 x_0_6_5_1_TSLA
 - 0.000714583333333 x_0_6_5_1_VRTX - 0.000714583333333 x_0_6_5_2_AMD
 - 0.000714583333333 x_0_6_5_2_AMGN - 0.000714583333333 x_0_6_5_2_ASML
 - 0.000714583333333 x_0_6_5_2_DLTR - 0.000714583333333 x_0_6_5_2_MTCH
 - 0.000714583333333 x_0_6_5_2_NFLX - 0.000714583333333 x_0_6_5_2_QCOM
 - 0.000714583333333 x_0_6_5_2_SBUX - 0.000714583333333 x_0_6_5_2_TSLA
 - 0.000714583333333 x_0_6_5_2_VRTX - 0.000714583333333 x_0_6_5_3_AMD
 - 0.000714583333333 x_0_6_5_3_AMGN - 0.000714583333333 x_0_6_5_3_ASML
 - 0.000714583333333 x_0_6_5_3_DLTR - 0.000714583333333 x_0_6_5_3_MTCH
 - 0.000714583333333 x_0_6_5_3_NFLX - 0.000714583333333 x_0_6_5_3_QCOM
 - 0.000714583333333 x_0_6_5_3_SBUX - 0.000714583333333 x_0_6_5_3_TSLA
 - 0.000714583333333 x_0_6_5_3_VRTX - 0.000714583333333 x_0_6_5_4_AMD
 - 0.000714583333333 x_0_6_5_4_AMGN - 0.000714583333333 x_0_6_5_4_ASML
 - 0.000714583333333 x_0_6_5_4_DLTR - 0.000714583333333 x_0_6_5_4_MTCH
 - 0.000714583333333 x_0_6_5_4_NFLX - 0.000714583333333 x_0_6_5_4_QCOM
 - 0.000714583333333 x_0_6_5_4_SBUX - 0.000714583333333 x_0_6_5_4_TSLA
 - 0.000714583333333 x_0_6_5_4_VRTX - 0.000714583333333 x_0_6_5_5_AMD
 - 0.000714583333333 x_0_6_5_5_AMGN - 0.000714583333333 x_0_6_5_5_ASML
 - 0.000714583333333 x_0_6_5_5_DLTR - 0.000714583333333 x_0_6_5_5_MTCH
 - 0.000714583333333 x_0_6_5_5_NFLX - 0.000714583333333 x_0_6_5_5_QCOM
 - 0.000714583333333 x_0_6_5_5_SBUX - 0.000714583333333 x_0_6_5_5_TSLA
 - 0.000714583333333 x_0_6_5_5_VRTX - 0.006125 x_0_6_5_AMD
 - 0.006125 x_0_6_5_AMGN - 0.006125 x_0_6_5_ASML - 0.006125 x_0_6_5_DLTR
 - 0.006125 x_0_6_5_MTCH - 0.006125 x_0_6_5_NFLX - 0.006125 x_0_6_5_QCOM
 - 0.006125 x_0_6_5_SBUX - 0.006125 x_0_6_5_TSLA - 0.006125 x_0_6_5_VRTX
 - 0.000714583333333 x_0_6_6_0_AMD - 0.000714583333333 x_0_6_6_0_AMGN
 - 0.000714583333333 x_0_6_6_0_ASML - 0.000714583333333 x_0_6_6_0_DLTR
 - 0.000714583333333 x_0_6_6_0_MTCH - 0.000714583333333 x_0_6_6_0_NFLX
 - 0.000714583333333 x_0_6_6_0_QCOM - 0.000714583333333 x_0_6_6_0_SBUX
 - 0.000714583333333 x_0_6_6_0_TSLA - 0.000714583333333 x_0_6_6_0_VRTX
 - 0.000714583333333 x_0_6_6_1_AMD - 0.000714583333333 x_0_6_6_1_AMGN
 - 0.000714583333333 x_0_6_6_1_ASML - 0.000714583333333 x_0_6_6_1_DLTR
 - 0.000714583333333 x_0_6_6_1_MTCH - 0.000714583333333 x_0_6_6_1_NFLX
 - 0.000714583333333 x_0_6_6_1_QCOM - 0.000714583333333 x_0_6_6_1_SBUX
 - 0.000714583333333 x_0_6_6_1_TSLA - 0.000714583333333 x_0_6_6_1_VRTX
 - 0.000714583333333 x_0_6_6_2_AMD - 0.000714583333333 x_0_6_6_2_AMGN
 - 0.000714583333333 x_0_6_6_2_ASML - 0.000714583333333 x_0_6_6_2_DLTR
 - 0.000714583333333 x_0_6_6_2_MTCH - 0.000714583333333 x_0_6_6_2_NFLX
 - 0.000714583333333 x_0_6_6_2_QCOM - 0.000714583333333 x_0_6_6_2_SBUX
 - 0.000714583333333 x_0_6_6_2_TSLA - 0.000714583333333 x_0_6_6_2_VRTX
 - 0.000714583333333 x_0_6_6_3_AMD - 0.000714583333333 x_0_6_6_3_AMGN
 - 0.000714583333333 x_0_6_6_3_ASML - 0.000714583333333 x_0_6_6_3_DLTR
 - 0.000714583333333 x_0_6_6_3_MTCH - 0.000714583333333 x_0_6_6_3_NFLX
 - 0.000714583333333 x_0_6_6_3_QCOM - 0.000714583333333 x_0_6_6_3_SBUX
 - 0.000714583333333 x_0_6_6_3_TSLA - 0.000714583333333 x_0_6_6_3_VRTX
 - 0.000714583333333 x_0_6_6_4_AMD - 0.000714583333333 x_0_6_6_4_AMGN
 - 0.000714583333333 x_0_6_6_4_ASML - 0.000714583333333 x_0_6_6_4_DLTR
 - 0.000714583333333 x_0_6_6_4_MTCH - 0.000714583333333 x_0_6_6_4_NFLX
 - 0.000714583333333 x_0_6_6_4_QCOM - 0.000714583333333 x_0_6_6_4_SBUX
 - 0.000714583333333 x_0_6_6_4_TSLA - 0.000714583333333 x_0_6_6_4_VRTX
 - 0.000714583333333 x_0_6_6_5_AMD - 0.000714583333333 x_0_6_6_5_AMGN
 - 0.000714583333333 x_0_6_6_5_ASML - 0.000714583333333 x_0_6_6_5_DLTR
 - 0.000714583333333 x_0_6_6_5_MTCH - 0.000714583333333 x_0_6_6_5_NFLX
 - 0.000714583333333 x_0_6_6_5_QCOM - 0.000714583333333 x_0_6_6_5_SBUX
 - 0.000714583333333 x_0_6_6_5_TSLA - 0.000714583333333 x_0_6_6_5_VRTX
 - 0.006125 x_0_6_6_AMD - 0.006125 x_0_6_6_AMGN - 0.006125 x_0_6_6_ASML
 - 0.006125 x_0_6_6_DLTR - 0.006125 x_0_6_6_MTCH - 0.006125 x_0_6_6_NFLX
 - 0.006125 x_0_6_6_QCOM - 0.006125 x_0_6_6_SBUX - 0.006125 x_0_6_6_TSLA
 - 0.006125 x_0_6_6_VRTX - 0.000714583333333 x_0_6_7_0_AMD
 - 0.000714583333333 x_0_6_7_0_AMGN - 0.000714583333333 x_0_6_7_0_ASML
 - 0.000714583333333 x_0_6_7_0_DLTR - 0.000714583333333 x_0_6_7_0_MTCH
 - 0.000714583333333 x_0_6_7_0_NFLX - 0.000714583333333 x_0_6_7_0_QCOM
 - 0.000714583333333 x_0_6_7_0_SBUX - 0.000714583333333 x_0_6_7_0_TSLA
 - 0.000714583333333 x_0_6_7_0_VRTX - 0.000714583333333 x_0_6_7_1_AMD
 - 0.000714583333333 x_0_6_7_1_AMGN - 0.000714583333333 x_0_6_7_1_ASML
 - 0.000714583333333 x_0_6_7_1_DLTR - 0.000714583333333 x_0_6_7_1_MTCH
 - 0.000714583333333 x_0_6_7_1_NFLX - 0.000714583333333 x_0_6_7_1_QCOM
 - 0.000714583333333 x_0_6_7_1_SBUX - 0.000714583333333 x_0_6_7_1_TSLA
 - 0.000714583333333 x_0_6_7_1_VRTX - 0.000714583333333 x_0_6_7_2_AMD
 - 0.000714583333333 x_0_6_7_2_AMGN - 0.000714583333333 x_0_6_7_2_ASML
 - 0.000714583333333 x_0_6_7_2_DLTR - 0.000714583333333 x_0_6_7_2_MTCH
 - 0.000714583333333 x_0_6_7_2_NFLX - 0.000714583333333 x_0_6_7_2_QCOM
 - 0.000714583333333 x_0_6_7_2_SBUX - 0.000714583333333 x_0_6_7_2_TSLA
 - 0.000714583333333 x_0_6_7_2_VRTX - 0.000714583333333 x_0_6_7_3_AMD
 - 0.000714583333333 x_0_6_7_3_AMGN - 0.000714583333333 x_0_6_7_3_ASML
 - 0.000714583333333 x_0_6_7_3_DLTR - 0.000714583333333 x_0_6_7_3_MTCH
 - 0.000714583333333 x_0_6_7_3_NFLX - 0.000714583333333 x_0_6_7_3_QCOM
 - 0.000714583333333 x_0_6_7_3_SBUX - 0.000714583333333 x_0_6_7_3_TSLA
 - 0.000714583333333 x_0_6_7_3_VRTX - 0.000714583333333 x_0_6_7_4_AMD
 - 0.000714583333333 x_0_6_7_4_AMGN - 0.000714583333333 x_0_6_7_4_ASML
 - 0.000714583333333 x_0_6_7_4_DLTR - 0.000714583333333 x_0_6_7_4_MTCH
 - 0.000714583333333 x_0_6_7_4_NFLX - 0.000714583333333 x_0_6_7_4_QCOM
 - 0.000714583333333 x_0_6_7_4_SBUX - 0.000714583333333 x_0_6_7_4_TSLA
 - 0.000714583333333 x_0_6_7_4_VRTX - 0.000714583333333 x_0_6_7_5_AMD
 - 0.000714583333333 x_0_6_7_5_AMGN - 0.000714583333333 x_0_6_7_5_ASML
 - 0.000714583333333 x_0_6_7_5_DLTR - 0.000714583333333 x_0_6_7_5_MTCH
 - 0.000714583333333 x_0_6_7_5_NFLX - 0.000714583333333 x_0_6_7_5_QCOM
 - 0.000714583333333 x_0_6_7_5_SBUX - 0.000714583333333 x_0_6_7_5_TSLA
 - 0.000714583333333 x_0_6_7_5_VRTX - 0.006125 x_0_6_7_AMD
 - 0.006125 x_0_6_7_AMGN - 0.006125 x_0_6_7_ASML - 0.006125 x_0_6_7_DLTR
 - 0.006125 x_0_6_7_MTCH - 0.006125 x_0_6_7_NFLX - 0.006125 x_0_6_7_QCOM
 - 0.006125 x_0_6_7_SBUX - 0.006125 x_0_6_7_TSLA - 0.006125 x_0_6_7_VRTX
 - 0.07 x_0_6_AMD - 0.07 x_0_6_AMGN - 0.07 x_0_6_ASML - 0.07 x_0_6_DLTR
 - 0.07 x_0_6_MTCH - 0.07 x_0_6_NFLX - 0.07 x_0_6_QCOM - 0.07 x_0_6_SBUX
 - 0.07 x_0_6_TSLA - 0.07 x_0_6_VRTX - 0.000714583333333 x_0_7_0_0_AMD
 - 0.000714583333333 x_0_7_0_0_AMGN - 0.000714583333333 x_0_7_0_0_ASML
 - 0.000714583333333 x_0_7_0_0_DLTR - 0.000714583333333 x_0_7_0_0_MTCH
 - 0.000714583333333 x_0_7_0_0_NFLX - 0.000714583333333 x_0_7_0_0_QCOM
 - 0.000714583333333 x_0_7_0_0_SBUX - 0.000714583333333 x_0_7_0_0_TSLA
 - 0.000714583333333 x_0_7_0_0_VRTX - 0.000714583333333 x_0_7_0_1_AMD
 - 0.000714583333333 x_0_7_0_1_AMGN - 0.000714583333333 x_0_7_0_1_ASML
 - 0.000714583333333 x_0_7_0_1_DLTR - 0.000714583333333 x_0_7_0_1_MTCH
 - 0.000714583333333 x_0_7_0_1_NFLX - 0.000714583333333 x_0_7_0_1_QCOM
 - 0.000714583333333 x_0_7_0_1_SBUX - 0.000714583333333 x_0_7_0_1_TSLA
 - 0.000714583333333 x_0_7_0_1_VRTX - 0.000714583333333 x_0_7_0_2_AMD
 - 0.000714583333333 x_0_7_0_2_AMGN - 0.000714583333333 x_0_7_0_2_ASML
 - 0.000714583333333 x_0_7_0_2_DLTR - 0.000714583333333 x_0_7_0_2_MTCH
 - 0.000714583333333 x_0_7_0_2_NFLX - 0.000714583333333 x_0_7_0_2_QCOM
 - 0.000714583333333 x_0_7_0_2_SBUX - 0.000714583333333 x_0_7_0_2_TSLA
 - 0.000714583333333 x_0_7_0_2_VRTX - 0.000714583333333 x_0_7_0_3_AMD
 - 0.000714583333333 x_0_7_0_3_AMGN - 0.000714583333333 x_0_7_0_3_ASML
 - 0.000714583333333 x_0_7_0_3_DLTR - 0.000714583333333 x_0_7_0_3_MTCH
 - 0.000714583333333 x_0_7_0_3_NFLX - 0.000714583333333 x_0_7_0_3_QCOM
 - 0.000714583333333 x_0_7_0_3_SBUX - 0.000714583333333 x_0_7_0_3_TSLA
 - 0.000714583333333 x_0_7_0_3_VRTX - 0.000714583333333 x_0_7_0_4_AMD
 - 0.000714583333333 x_0_7_0_4_AMGN - 0.000714583333333 x_0_7_0_4_ASML
 - 0.000714583333333 x_0_7_0_4_DLTR - 0.000714583333333 x_0_7_0_4_MTCH
 - 0.000714583333333 x_0_7_0_4_NFLX - 0.000714583333333 x_0_7_0_4_QCOM
 - 0.000714583333333 x_0_7_0_4_SBUX - 0.000714583333333 x_0_7_0_4_TSLA
 - 0.000714583333333 x_0_7_0_4_VRTX - 0.000714583333333 x_0_7_0_5_AMD
 - 0.000714583333333 x_0_7_0_5_AMGN - 0.000714583333333 x_0_7_0_5_ASML
 - 0.000714583333333 x_0_7_0_5_DLTR - 0.000714583333333 x_0_7_0_5_MTCH
 - 0.000714583333333 x_0_7_0_5_NFLX - 0.000714583333333 x_0_7_0_5_QCOM
 - 0.000714583333333 x_0_7_0_5_SBUX - 0.000714583333333 x_0_7_0_5_TSLA
 - 0.000714583333333 x_0_7_0_5_VRTX - 0.006125 x_0_7_0_AMD
 - 0.006125 x_0_7_0_AMGN - 0.006125 x_0_7_0_ASML - 0.006125 x_0_7_0_DLTR
 - 0.006125 x_0_7_0_MTCH - 0.006125 x_0_7_0_NFLX - 0.006125 x_0_7_0_QCOM
 - 0.006125 x_0_7_0_SBUX - 0.006125 x_0_7_0_TSLA - 0.006125 x_0_7_0_VRTX
 - 0.000714583333333 x_0_7_1_0_AMD - 0.000714583333333 x_0_7_1_0_AMGN
 - 0.000714583333333 x_0_7_1_0_ASML - 0.000714583333333 x_0_7_1_0_DLTR
 - 0.000714583333333 x_0_7_1_0_MTCH - 0.000714583333333 x_0_7_1_0_NFLX
 - 0.000714583333333 x_0_7_1_0_QCOM - 0.000714583333333 x_0_7_1_0_SBUX
 - 0.000714583333333 x_0_7_1_0_TSLA - 0.000714583333333 x_0_7_1_0_VRTX
 - 0.000714583333333 x_0_7_1_1_AMD - 0.000714583333333 x_0_7_1_1_AMGN
 - 0.000714583333333 x_0_7_1_1_ASML - 0.000714583333333 x_0_7_1_1_DLTR
 - 0.000714583333333 x_0_7_1_1_MTCH - 0.000714583333333 x_0_7_1_1_NFLX
 - 0.000714583333333 x_0_7_1_1_QCOM - 0.000714583333333 x_0_7_1_1_SBUX
 - 0.000714583333333 x_0_7_1_1_TSLA - 0.000714583333333 x_0_7_1_1_VRTX
 - 0.000714583333333 x_0_7_1_2_AMD - 0.000714583333333 x_0_7_1_2_AMGN
 - 0.000714583333333 x_0_7_1_2_ASML - 0.000714583333333 x_0_7_1_2_DLTR
 - 0.000714583333333 x_0_7_1_2_MTCH - 0.000714583333333 x_0_7_1_2_NFLX
 - 0.000714583333333 x_0_7_1_2_QCOM - 0.000714583333333 x_0_7_1_2_SBUX
 - 0.000714583333333 x_0_7_1_2_TSLA - 0.000714583333333 x_0_7_1_2_VRTX
 - 0.000714583333333 x_0_7_1_3_AMD - 0.000714583333333 x_0_7_1_3_AMGN
 - 0.000714583333333 x_0_7_1_3_ASML - 0.000714583333333 x_0_7_1_3_DLTR
 - 0.000714583333333 x_0_7_1_3_MTCH - 0.000714583333333 x_0_7_1_3_NFLX
 - 0.000714583333333 x_0_7_1_3_QCOM - 0.000714583333333 x_0_7_1_3_SBUX
 - 0.000714583333333 x_0_7_1_3_TSLA - 0.000714583333333 x_0_7_1_3_VRTX
 - 0.000714583333333 x_0_7_1_4_AMD - 0.000714583333333 x_0_7_1_4_AMGN
 - 0.000714583333333 x_0_7_1_4_ASML - 0.000714583333333 x_0_7_1_4_DLTR
 - 0.000714583333333 x_0_7_1_4_MTCH - 0.000714583333333 x_0_7_1_4_NFLX
 - 0.000714583333333 x_0_7_1_4_QCOM - 0.000714583333333 x_0_7_1_4_SBUX
 - 0.000714583333333 x_0_7_1_4_TSLA - 0.000714583333333 x_0_7_1_4_VRTX
 - 0.000714583333333 x_0_7_1_5_AMD - 0.000714583333333 x_0_7_1_5_AMGN
 - 0.000714583333333 x_0_7_1_5_ASML - 0.000714583333333 x_0_7_1_5_DLTR
 - 0.000714583333333 x_0_7_1_5_MTCH - 0.000714583333333 x_0_7_1_5_NFLX
 - 0.000714583333333 x_0_7_1_5_QCOM - 0.000714583333333 x_0_7_1_5_SBUX
 - 0.000714583333333 x_0_7_1_5_TSLA - 0.000714583333333 x_0_7_1_5_VRTX
 - 0.006125 x_0_7_1_AMD - 0.006125 x_0_7_1_AMGN - 0.006125 x_0_7_1_ASML
 - 0.006125 x_0_7_1_DLTR - 0.006125 x_0_7_1_MTCH - 0.006125 x_0_7_1_NFLX
 - 0.006125 x_0_7_1_QCOM - 0.006125 x_0_7_1_SBUX - 0.006125 x_0_7_1_TSLA
 - 0.006125 x_0_7_1_VRTX - 0.000714583333333 x_0_7_2_0_AMD
 - 0.000714583333333 x_0_7_2_0_AMGN - 0.000714583333333 x_0_7_2_0_ASML
 - 0.000714583333333 x_0_7_2_0_DLTR - 0.000714583333333 x_0_7_2_0_MTCH
 - 0.000714583333333 x_0_7_2_0_NFLX - 0.000714583333333 x_0_7_2_0_QCOM
 - 0.000714583333333 x_0_7_2_0_SBUX - 0.000714583333333 x_0_7_2_0_TSLA
 - 0.000714583333333 x_0_7_2_0_VRTX - 0.000714583333333 x_0_7_2_1_AMD
 - 0.000714583333333 x_0_7_2_1_AMGN - 0.000714583333333 x_0_7_2_1_ASML
 - 0.000714583333333 x_0_7_2_1_DLTR - 0.000714583333333 x_0_7_2_1_MTCH
 - 0.000714583333333 x_0_7_2_1_NFLX - 0.000714583333333 x_0_7_2_1_QCOM
 - 0.000714583333333 x_0_7_2_1_SBUX - 0.000714583333333 x_0_7_2_1_TSLA
 - 0.000714583333333 x_0_7_2_1_VRTX - 0.000714583333333 x_0_7_2_2_AMD
 - 0.000714583333333 x_0_7_2_2_AMGN - 0.000714583333333 x_0_7_2_2_ASML
 - 0.000714583333333 x_0_7_2_2_DLTR - 0.000714583333333 x_0_7_2_2_MTCH
 - 0.000714583333333 x_0_7_2_2_NFLX - 0.000714583333333 x_0_7_2_2_QCOM
 - 0.000714583333333 x_0_7_2_2_SBUX - 0.000714583333333 x_0_7_2_2_TSLA
 - 0.000714583333333 x_0_7_2_2_VRTX - 0.000714583333333 x_0_7_2_3_AMD
 - 0.000714583333333 x_0_7_2_3_AMGN - 0.000714583333333 x_0_7_2_3_ASML
 - 0.000714583333333 x_0_7_2_3_DLTR - 0.000714583333333 x_0_7_2_3_MTCH
 - 0.000714583333333 x_0_7_2_3_NFLX - 0.000714583333333 x_0_7_2_3_QCOM
 - 0.000714583333333 x_0_7_2_3_SBUX - 0.000714583333333 x_0_7_2_3_TSLA
 - 0.000714583333333 x_0_7_2_3_VRTX - 0.000714583333333 x_0_7_2_4_AMD
 - 0.000714583333333 x_0_7_2_4_AMGN - 0.000714583333333 x_0_7_2_4_ASML
 - 0.000714583333333 x_0_7_2_4_DLTR - 0.000714583333333 x_0_7_2_4_MTCH
 - 0.000714583333333 x_0_7_2_4_NFLX - 0.000714583333333 x_0_7_2_4_QCOM
 - 0.000714583333333 x_0_7_2_4_SBUX - 0.000714583333333 x_0_7_2_4_TSLA
 - 0.000714583333333 x_0_7_2_4_VRTX - 0.000714583333333 x_0_7_2_5_AMD
 - 0.000714583333333 x_0_7_2_5_AMGN - 0.000714583333333 x_0_7_2_5_ASML
 - 0.000714583333333 x_0_7_2_5_DLTR - 0.000714583333333 x_0_7_2_5_MTCH
 - 0.000714583333333 x_0_7_2_5_NFLX - 0.000714583333333 x_0_7_2_5_QCOM
 - 0.000714583333333 x_0_7_2_5_SBUX - 0.000714583333333 x_0_7_2_5_TSLA
 - 0.000714583333333 x_0_7_2_5_VRTX - 0.006125 x_0_7_2_AMD
 - 0.006125 x_0_7_2_AMGN - 0.006125 x_0_7_2_ASML - 0.006125 x_0_7_2_DLTR
 - 0.006125 x_0_7_2_MTCH - 0.006125 x_0_7_2_NFLX - 0.006125 x_0_7_2_QCOM
 - 0.006125 x_0_7_2_SBUX - 0.006125 x_0_7_2_TSLA - 0.006125 x_0_7_2_VRTX
 - 0.000714583333333 x_0_7_3_0_AMD - 0.000714583333333 x_0_7_3_0_AMGN
 - 0.000714583333333 x_0_7_3_0_ASML - 0.000714583333333 x_0_7_3_0_DLTR
 - 0.000714583333333 x_0_7_3_0_MTCH - 0.000714583333333 x_0_7_3_0_NFLX
 - 0.000714583333333 x_0_7_3_0_QCOM - 0.000714583333333 x_0_7_3_0_SBUX
 - 0.000714583333333 x_0_7_3_0_TSLA - 0.000714583333333 x_0_7_3_0_VRTX
 - 0.000714583333333 x_0_7_3_1_AMD - 0.000714583333333 x_0_7_3_1_AMGN
 - 0.000714583333333 x_0_7_3_1_ASML - 0.000714583333333 x_0_7_3_1_DLTR
 - 0.000714583333333 x_0_7_3_1_MTCH - 0.000714583333333 x_0_7_3_1_NFLX
 - 0.000714583333333 x_0_7_3_1_QCOM - 0.000714583333333 x_0_7_3_1_SBUX
 - 0.000714583333333 x_0_7_3_1_TSLA - 0.000714583333333 x_0_7_3_1_VRTX
 - 0.000714583333333 x_0_7_3_2_AMD - 0.000714583333333 x_0_7_3_2_AMGN
 - 0.000714583333333 x_0_7_3_2_ASML - 0.000714583333333 x_0_7_3_2_DLTR
 - 0.000714583333333 x_0_7_3_2_MTCH - 0.000714583333333 x_0_7_3_2_NFLX
 - 0.000714583333333 x_0_7_3_2_QCOM - 0.000714583333333 x_0_7_3_2_SBUX
 - 0.000714583333333 x_0_7_3_2_TSLA - 0.000714583333333 x_0_7_3_2_VRTX
 - 0.000714583333333 x_0_7_3_3_AMD - 0.000714583333333 x_0_7_3_3_AMGN
 - 0.000714583333333 x_0_7_3_3_ASML - 0.000714583333333 x_0_7_3_3_DLTR
 - 0.000714583333333 x_0_7_3_3_MTCH - 0.000714583333333 x_0_7_3_3_NFLX
 - 0.000714583333333 x_0_7_3_3_QCOM - 0.000714583333333 x_0_7_3_3_SBUX
 - 0.000714583333333 x_0_7_3_3_TSLA - 0.000714583333333 x_0_7_3_3_VRTX
 - 0.000714583333333 x_0_7_3_4_AMD - 0.000714583333333 x_0_7_3_4_AMGN
 - 0.000714583333333 x_0_7_3_4_ASML - 0.000714583333333 x_0_7_3_4_DLTR
 - 0.000714583333333 x_0_7_3_4_MTCH - 0.000714583333333 x_0_7_3_4_NFLX
 - 0.000714583333333 x_0_7_3_4_QCOM - 0.000714583333333 x_0_7_3_4_SBUX
 - 0.000714583333333 x_0_7_3_4_TSLA - 0.000714583333333 x_0_7_3_4_VRTX
 - 0.000714583333333 x_0_7_3_5_AMD - 0.000714583333333 x_0_7_3_5_AMGN
 - 0.000714583333333 x_0_7_3_5_ASML - 0.000714583333333 x_0_7_3_5_DLTR
 - 0.000714583333333 x_0_7_3_5_MTCH - 0.000714583333333 x_0_7_3_5_NFLX
 - 0.000714583333333 x_0_7_3_5_QCOM - 0.000714583333333 x_0_7_3_5_SBUX
 - 0.000714583333333 x_0_7_3_5_TSLA - 0.000714583333333 x_0_7_3_5_VRTX
 - 0.006125 x_0_7_3_AMD - 0.006125 x_0_7_3_AMGN - 0.006125 x_0_7_3_ASML
 - 0.006125 x_0_7_3_DLTR - 0.006125 x_0_7_3_MTCH - 0.006125 x_0_7_3_NFLX
 - 0.006125 x_0_7_3_QCOM - 0.006125 x_0_7_3_SBUX - 0.006125 x_0_7_3_TSLA
 - 0.006125 x_0_7_3_VRTX - 0.000714583333333 x_0_7_4_0_AMD
 - 0.000714583333333 x_0_7_4_0_AMGN - 0.000714583333333 x_0_7_4_0_ASML
 - 0.000714583333333 x_0_7_4_0_DLTR - 0.000714583333333 x_0_7_4_0_MTCH
 - 0.000714583333333 x_0_7_4_0_NFLX - 0.000714583333333 x_0_7_4_0_QCOM
 - 0.000714583333333 x_0_7_4_0_SBUX - 0.000714583333333 x_0_7_4_0_TSLA
 - 0.000714583333333 x_0_7_4_0_VRTX - 0.000714583333333 x_0_7_4_1_AMD
 - 0.000714583333333 x_0_7_4_1_AMGN - 0.000714583333333 x_0_7_4_1_ASML
 - 0.000714583333333 x_0_7_4_1_DLTR - 0.000714583333333 x_0_7_4_1_MTCH
 - 0.000714583333333 x_0_7_4_1_NFLX - 0.000714583333333 x_0_7_4_1_QCOM
 - 0.000714583333333 x_0_7_4_1_SBUX - 0.000714583333333 x_0_7_4_1_TSLA
 - 0.000714583333333 x_0_7_4_1_VRTX - 0.000714583333333 x_0_7_4_2_AMD
 - 0.000714583333333 x_0_7_4_2_AMGN - 0.000714583333333 x_0_7_4_2_ASML
 - 0.000714583333333 x_0_7_4_2_DLTR - 0.000714583333333 x_0_7_4_2_MTCH
 - 0.000714583333333 x_0_7_4_2_NFLX - 0.000714583333333 x_0_7_4_2_QCOM
 - 0.000714583333333 x_0_7_4_2_SBUX - 0.000714583333333 x_0_7_4_2_TSLA
 - 0.000714583333333 x_0_7_4_2_VRTX - 0.000714583333333 x_0_7_4_3_AMD
 - 0.000714583333333 x_0_7_4_3_AMGN - 0.000714583333333 x_0_7_4_3_ASML
 - 0.000714583333333 x_0_7_4_3_DLTR - 0.000714583333333 x_0_7_4_3_MTCH
 - 0.000714583333333 x_0_7_4_3_NFLX - 0.000714583333333 x_0_7_4_3_QCOM
 - 0.000714583333333 x_0_7_4_3_SBUX - 0.000714583333333 x_0_7_4_3_TSLA
 - 0.000714583333333 x_0_7_4_3_VRTX - 0.000714583333333 x_0_7_4_4_AMD
 - 0.000714583333333 x_0_7_4_4_AMGN - 0.000714583333333 x_0_7_4_4_ASML
 - 0.000714583333333 x_0_7_4_4_DLTR - 0.000714583333333 x_0_7_4_4_MTCH
 - 0.000714583333333 x_0_7_4_4_NFLX - 0.000714583333333 x_0_7_4_4_QCOM
 - 0.000714583333333 x_0_7_4_4_SBUX - 0.000714583333333 x_0_7_4_4_TSLA
 - 0.000714583333333 x_0_7_4_4_VRTX - 0.000714583333333 x_0_7_4_5_AMD
 - 0.000714583333333 x_0_7_4_5_AMGN - 0.000714583333333 x_0_7_4_5_ASML
 - 0.000714583333333 x_0_7_4_5_DLTR - 0.000714583333333 x_0_7_4_5_MTCH
 - 0.000714583333333 x_0_7_4_5_NFLX - 0.000714583333333 x_0_7_4_5_QCOM
 - 0.000714583333333 x_0_7_4_5_SBUX - 0.000714583333333 x_0_7_4_5_TSLA
 - 0.000714583333333 x_0_7_4_5_VRTX - 0.006125 x_0_7_4_AMD
 - 0.006125 x_0_7_4_AMGN - 0.006125 x_0_7_4_ASML - 0.006125 x_0_7_4_DLTR
 - 0.006125 x_0_7_4_MTCH - 0.006125 x_0_7_4_NFLX - 0.006125 x_0_7_4_QCOM
 - 0.006125 x_0_7_4_SBUX - 0.006125 x_0_7_4_TSLA - 0.006125 x_0_7_4_VRTX
 - 0.000714583333333 x_0_7_5_0_AMD - 0.000714583333333 x_0_7_5_0_AMGN
 - 0.000714583333333 x_0_7_5_0_ASML - 0.000714583333333 x_0_7_5_0_DLTR
 - 0.000714583333333 x_0_7_5_0_MTCH - 0.000714583333333 x_0_7_5_0_NFLX
 - 0.000714583333333 x_0_7_5_0_QCOM - 0.000714583333333 x_0_7_5_0_SBUX
 - 0.000714583333333 x_0_7_5_0_TSLA - 0.000714583333333 x_0_7_5_0_VRTX
 - 0.000714583333333 x_0_7_5_1_AMD - 0.000714583333333 x_0_7_5_1_AMGN
 - 0.000714583333333 x_0_7_5_1_ASML - 0.000714583333333 x_0_7_5_1_DLTR
 - 0.000714583333333 x_0_7_5_1_MTCH - 0.000714583333333 x_0_7_5_1_NFLX
 - 0.000714583333333 x_0_7_5_1_QCOM - 0.000714583333333 x_0_7_5_1_SBUX
 - 0.000714583333333 x_0_7_5_1_TSLA - 0.000714583333333 x_0_7_5_1_VRTX
 - 0.000714583333333 x_0_7_5_2_AMD - 0.000714583333333 x_0_7_5_2_AMGN
 - 0.000714583333333 x_0_7_5_2_ASML - 0.000714583333333 x_0_7_5_2_DLTR
 - 0.000714583333333 x_0_7_5_2_MTCH - 0.000714583333333 x_0_7_5_2_NFLX
 - 0.000714583333333 x_0_7_5_2_QCOM - 0.000714583333333 x_0_7_5_2_SBUX
 - 0.000714583333333 x_0_7_5_2_TSLA - 0.000714583333333 x_0_7_5_2_VRTX
 - 0.000714583333333 x_0_7_5_3_AMD - 0.000714583333333 x_0_7_5_3_AMGN
 - 0.000714583333333 x_0_7_5_3_ASML - 0.000714583333333 x_0_7_5_3_DLTR
 - 0.000714583333333 x_0_7_5_3_MTCH - 0.000714583333333 x_0_7_5_3_NFLX
 - 0.000714583333333 x_0_7_5_3_QCOM - 0.000714583333333 x_0_7_5_3_SBUX
 - 0.000714583333333 x_0_7_5_3_TSLA - 0.000714583333333 x_0_7_5_3_VRTX
 - 0.000714583333333 x_0_7_5_4_AMD - 0.000714583333333 x_0_7_5_4_AMGN
 - 0.000714583333333 x_0_7_5_4_ASML - 0.000714583333333 x_0_7_5_4_DLTR
 - 0.000714583333333 x_0_7_5_4_MTCH - 0.000714583333333 x_0_7_5_4_NFLX
 - 0.000714583333333 x_0_7_5_4_QCOM - 0.000714583333333 x_0_7_5_4_SBUX
 - 0.000714583333333 x_0_7_5_4_TSLA - 0.000714583333333 x_0_7_5_4_VRTX
 - 0.000714583333333 x_0_7_5_5_AMD - 0.000714583333333 x_0_7_5_5_AMGN
 - 0.000714583333333 x_0_7_5_5_ASML - 0.000714583333333 x_0_7_5_5_DLTR
 - 0.000714583333333 x_0_7_5_5_MTCH - 0.000714583333333 x_0_7_5_5_NFLX
 - 0.000714583333333 x_0_7_5_5_QCOM - 0.000714583333333 x_0_7_5_5_SBUX
 - 0.000714583333333 x_0_7_5_5_TSLA - 0.000714583333333 x_0_7_5_5_VRTX
 - 0.006125 x_0_7_5_AMD - 0.006125 x_0_7_5_AMGN - 0.006125 x_0_7_5_ASML
 - 0.006125 x_0_7_5_DLTR - 0.006125 x_0_7_5_MTCH - 0.006125 x_0_7_5_NFLX
 - 0.006125 x_0_7_5_QCOM - 0.006125 x_0_7_5_SBUX - 0.006125 x_0_7_5_TSLA
 - 0.006125 x_0_7_5_VRTX - 0.000714583333333 x_0_7_6_0_AMD
 - 0.000714583333333 x_0_7_6_0_AMGN - 0.000714583333333 x_0_7_6_0_ASML
 - 0.000714583333333 x_0_7_6_0_DLTR - 0.000714583333333 x_0_7_6_0_MTCH
 - 0.000714583333333 x_0_7_6_0_NFLX - 0.000714583333333 x_0_7_6_0_QCOM
 - 0.000714583333333 x_0_7_6_0_SBUX - 0.000714583333333 x_0_7_6_0_TSLA
 - 0.000714583333333 x_0_7_6_0_VRTX - 0.000714583333333 x_0_7_6_1_AMD
 - 0.000714583333333 x_0_7_6_1_AMGN - 0.000714583333333 x_0_7_6_1_ASML
 - 0.000714583333333 x_0_7_6_1_DLTR - 0.000714583333333 x_0_7_6_1_MTCH
 - 0.000714583333333 x_0_7_6_1_NFLX - 0.000714583333333 x_0_7_6_1_QCOM
 - 0.000714583333333 x_0_7_6_1_SBUX - 0.000714583333333 x_0_7_6_1_TSLA
 - 0.000714583333333 x_0_7_6_1_VRTX - 0.000714583333333 x_0_7_6_2_AMD
 - 0.000714583333333 x_0_7_6_2_AMGN - 0.000714583333333 x_0_7_6_2_ASML
 - 0.000714583333333 x_0_7_6_2_DLTR - 0.000714583333333 x_0_7_6_2_MTCH
 - 0.000714583333333 x_0_7_6_2_NFLX - 0.000714583333333 x_0_7_6_2_QCOM
 - 0.000714583333333 x_0_7_6_2_SBUX - 0.000714583333333 x_0_7_6_2_TSLA
 - 0.000714583333333 x_0_7_6_2_VRTX - 0.000714583333333 x_0_7_6_3_AMD
 - 0.000714583333333 x_0_7_6_3_AMGN - 0.000714583333333 x_0_7_6_3_ASML
 - 0.000714583333333 x_0_7_6_3_DLTR - 0.000714583333333 x_0_7_6_3_MTCH
 - 0.000714583333333 x_0_7_6_3_NFLX - 0.000714583333333 x_0_7_6_3_QCOM
 - 0.000714583333333 x_0_7_6_3_SBUX - 0.000714583333333 x_0_7_6_3_TSLA
 - 0.000714583333333 x_0_7_6_3_VRTX - 0.000714583333333 x_0_7_6_4_AMD
 - 0.000714583333333 x_0_7_6_4_AMGN - 0.000714583333333 x_0_7_6_4_ASML
 - 0.000714583333333 x_0_7_6_4_DLTR - 0.000714583333333 x_0_7_6_4_MTCH
 - 0.000714583333333 x_0_7_6_4_NFLX - 0.000714583333333 x_0_7_6_4_QCOM
 - 0.000714583333333 x_0_7_6_4_SBUX - 0.000714583333333 x_0_7_6_4_TSLA
 - 0.000714583333333 x_0_7_6_4_VRTX - 0.000714583333333 x_0_7_6_5_AMD
 - 0.000714583333333 x_0_7_6_5_AMGN - 0.000714583333333 x_0_7_6_5_ASML
 - 0.000714583333333 x_0_7_6_5_DLTR - 0.000714583333333 x_0_7_6_5_MTCH
 - 0.000714583333333 x_0_7_6_5_NFLX - 0.000714583333333 x_0_7_6_5_QCOM
 - 0.000714583333333 x_0_7_6_5_SBUX - 0.000714583333333 x_0_7_6_5_TSLA
 - 0.000714583333333 x_0_7_6_5_VRTX - 0.006125 x_0_7_6_AMD
 - 0.006125 x_0_7_6_AMGN - 0.006125 x_0_7_6_ASML - 0.006125 x_0_7_6_DLTR
 - 0.006125 x_0_7_6_MTCH - 0.006125 x_0_7_6_NFLX - 0.006125 x_0_7_6_QCOM
 - 0.006125 x_0_7_6_SBUX - 0.006125 x_0_7_6_TSLA - 0.006125 x_0_7_6_VRTX
 - 0.000714583333333 x_0_7_7_0_AMD - 0.000714583333333 x_0_7_7_0_AMGN
 - 0.000714583333333 x_0_7_7_0_ASML - 0.000714583333333 x_0_7_7_0_DLTR
 - 0.000714583333333 x_0_7_7_0_MTCH - 0.000714583333333 x_0_7_7_0_NFLX
 - 0.000714583333333 x_0_7_7_0_QCOM - 0.000714583333333 x_0_7_7_0_SBUX
 - 0.000714583333333 x_0_7_7_0_TSLA - 0.000714583333333 x_0_7_7_0_VRTX
 - 0.000714583333333 x_0_7_7_1_AMD - 0.000714583333333 x_0_7_7_1_AMGN
 - 0.000714583333333 x_0_7_7_1_ASML - 0.000714583333333 x_0_7_7_1_DLTR
 - 0.000714583333333 x_0_7_7_1_MTCH - 0.000714583333333 x_0_7_7_1_NFLX
 - 0.000714583333333 x_0_7_7_1_QCOM - 0.000714583333333 x_0_7_7_1_SBUX
 - 0.000714583333333 x_0_7_7_1_TSLA - 0.000714583333333 x_0_7_7_1_VRTX
 - 0.000714583333333 x_0_7_7_2_AMD - 0.000714583333333 x_0_7_7_2_AMGN
 - 0.000714583333333 x_0_7_7_2_ASML - 0.000714583333333 x_0_7_7_2_DLTR
 - 0.000714583333333 x_0_7_7_2_MTCH - 0.000714583333333 x_0_7_7_2_NFLX
 - 0.000714583333333 x_0_7_7_2_QCOM - 0.000714583333333 x_0_7_7_2_SBUX
 - 0.000714583333333 x_0_7_7_2_TSLA - 0.000714583333333 x_0_7_7_2_VRTX
 - 0.000714583333333 x_0_7_7_3_AMD - 0.000714583333333 x_0_7_7_3_AMGN
 - 0.000714583333333 x_0_7_7_3_ASML - 0.000714583333333 x_0_7_7_3_DLTR
 - 0.000714583333333 x_0_7_7_3_MTCH - 0.000714583333333 x_0_7_7_3_NFLX
 - 0.000714583333333 x_0_7_7_3_QCOM - 0.000714583333333 x_0_7_7_3_SBUX
 - 0.000714583333333 x_0_7_7_3_TSLA - 0.000714583333333 x_0_7_7_3_VRTX
 - 0.000714583333333 x_0_7_7_4_AMD - 0.000714583333333 x_0_7_7_4_AMGN
 - 0.000714583333333 x_0_7_7_4_ASML - 0.000714583333333 x_0_7_7_4_DLTR
 - 0.000714583333333 x_0_7_7_4_MTCH - 0.000714583333333 x_0_7_7_4_NFLX
 - 0.000714583333333 x_0_7_7_4_QCOM - 0.000714583333333 x_0_7_7_4_SBUX
 - 0.000714583333333 x_0_7_7_4_TSLA - 0.000714583333333 x_0_7_7_4_VRTX
 - 0.000714583333333 x_0_7_7_5_AMD - 0.000714583333333 x_0_7_7_5_AMGN
 - 0.000714583333333 x_0_7_7_5_ASML - 0.000714583333333 x_0_7_7_5_DLTR
 - 0.000714583333333 x_0_7_7_5_MTCH - 0.000714583333333 x_0_7_7_5_NFLX
 - 0.000714583333333 x_0_7_7_5_QCOM - 0.000714583333333 x_0_7_7_5_SBUX
 - 0.000714583333333 x_0_7_7_5_TSLA - 0.000714583333333 x_0_7_7_5_VRTX
 - 0.006125 x_0_7_7_AMD - 0.006125 x_0_7_7_AMGN - 0.006125 x_0_7_7_ASML
 - 0.006125 x_0_7_7_DLTR - 0.006125 x_0_7_7_MTCH - 0.006125 x_0_7_7_NFLX
 - 0.006125 x_0_7_7_QCOM - 0.006125 x_0_7_7_SBUX - 0.006125 x_0_7_7_TSLA
 - 0.006125 x_0_7_7_VRTX - 0.07 x_0_7_AMD - 0.07 x_0_7_AMGN - 0.07 x_0_7_ASML
 - 0.07 x_0_7_DLTR - 0.07 x_0_7_MTCH - 0.07 x_0_7_NFLX - 0.07 x_0_7_QCOM
 - 0.07 x_0_7_SBUX - 0.07 x_0_7_TSLA - 0.07 x_0_7_VRTX
 - 0.000714583333333 x_0_8_0_0_AMD - 0.000714583333333 x_0_8_0_0_AMGN
 - 0.000714583333333 x_0_8_0_0_ASML - 0.000714583333333 x_0_8_0_0_DLTR
 - 0.000714583333333 x_0_8_0_0_MTCH - 0.000714583333333 x_0_8_0_0_NFLX
 - 0.000714583333333 x_0_8_0_0_QCOM - 0.000714583333333 x_0_8_0_0_SBUX
 - 0.000714583333333 x_0_8_0_0_TSLA - 0.000714583333333 x_0_8_0_0_VRTX
 - 0.000714583333333 x_0_8_0_1_AMD - 0.000714583333333 x_0_8_0_1_AMGN
 - 0.000714583333333 x_0_8_0_1_ASML - 0.000714583333333 x_0_8_0_1_DLTR
 - 0.000714583333333 x_0_8_0_1_MTCH - 0.000714583333333 x_0_8_0_1_NFLX
 - 0.000714583333333 x_0_8_0_1_QCOM - 0.000714583333333 x_0_8_0_1_SBUX
 - 0.000714583333333 x_0_8_0_1_TSLA - 0.000714583333333 x_0_8_0_1_VRTX
 - 0.000714583333333 x_0_8_0_2_AMD - 0.000714583333333 x_0_8_0_2_AMGN
 - 0.000714583333333 x_0_8_0_2_ASML - 0.000714583333333 x_0_8_0_2_DLTR
 - 0.000714583333333 x_0_8_0_2_MTCH - 0.000714583333333 x_0_8_0_2_NFLX
 - 0.000714583333333 x_0_8_0_2_QCOM - 0.000714583333333 x_0_8_0_2_SBUX
 - 0.000714583333333 x_0_8_0_2_TSLA - 0.000714583333333 x_0_8_0_2_VRTX
 - 0.000714583333333 x_0_8_0_3_AMD - 0.000714583333333 x_0_8_0_3_AMGN
 - 0.000714583333333 x_0_8_0_3_ASML - 0.000714583333333 x_0_8_0_3_DLTR
 - 0.000714583333333 x_0_8_0_3_MTCH - 0.000714583333333 x_0_8_0_3_NFLX
 - 0.000714583333333 x_0_8_0_3_QCOM - 0.000714583333333 x_0_8_0_3_SBUX
 - 0.000714583333333 x_0_8_0_3_TSLA - 0.000714583333333 x_0_8_0_3_VRTX
 - 0.000714583333333 x_0_8_0_4_AMD - 0.000714583333333 x_0_8_0_4_AMGN
 - 0.000714583333333 x_0_8_0_4_ASML - 0.000714583333333 x_0_8_0_4_DLTR
 - 0.000714583333333 x_0_8_0_4_MTCH - 0.000714583333333 x_0_8_0_4_NFLX
 - 0.000714583333333 x_0_8_0_4_QCOM - 0.000714583333333 x_0_8_0_4_SBUX
 - 0.000714583333333 x_0_8_0_4_TSLA - 0.000714583333333 x_0_8_0_4_VRTX
 - 0.000714583333333 x_0_8_0_5_AMD - 0.000714583333333 x_0_8_0_5_AMGN
 - 0.000714583333333 x_0_8_0_5_ASML - 0.000714583333333 x_0_8_0_5_DLTR
 - 0.000714583333333 x_0_8_0_5_MTCH - 0.000714583333333 x_0_8_0_5_NFLX
 - 0.000714583333333 x_0_8_0_5_QCOM - 0.000714583333333 x_0_8_0_5_SBUX
 - 0.000714583333333 x_0_8_0_5_TSLA - 0.000714583333333 x_0_8_0_5_VRTX
 - 0.006125 x_0_8_0_AMD - 0.006125 x_0_8_0_AMGN - 0.006125 x_0_8_0_ASML
 - 0.006125 x_0_8_0_DLTR - 0.006125 x_0_8_0_MTCH - 0.006125 x_0_8_0_NFLX
 - 0.006125 x_0_8_0_QCOM - 0.006125 x_0_8_0_SBUX - 0.006125 x_0_8_0_TSLA
 - 0.006125 x_0_8_0_VRTX - 0.000714583333333 x_0_8_1_0_AMD
 - 0.000714583333333 x_0_8_1_0_AMGN - 0.000714583333333 x_0_8_1_0_ASML
 - 0.000714583333333 x_0_8_1_0_DLTR - 0.000714583333333 x_0_8_1_0_MTCH
 - 0.000714583333333 x_0_8_1_0_NFLX - 0.000714583333333 x_0_8_1_0_QCOM
 - 0.000714583333333 x_0_8_1_0_SBUX - 0.000714583333333 x_0_8_1_0_TSLA
 - 0.000714583333333 x_0_8_1_0_VRTX - 0.000714583333333 x_0_8_1_1_AMD
 - 0.000714583333333 x_0_8_1_1_AMGN - 0.000714583333333 x_0_8_1_1_ASML
 - 0.000714583333333 x_0_8_1_1_DLTR - 0.000714583333333 x_0_8_1_1_MTCH
 - 0.000714583333333 x_0_8_1_1_NFLX - 0.000714583333333 x_0_8_1_1_QCOM
 - 0.000714583333333 x_0_8_1_1_SBUX - 0.000714583333333 x_0_8_1_1_TSLA
 - 0.000714583333333 x_0_8_1_1_VRTX - 0.000714583333333 x_0_8_1_2_AMD
 - 0.000714583333333 x_0_8_1_2_AMGN - 0.000714583333333 x_0_8_1_2_ASML
 - 0.000714583333333 x_0_8_1_2_DLTR - 0.000714583333333 x_0_8_1_2_MTCH
 - 0.000714583333333 x_0_8_1_2_NFLX - 0.000714583333333 x_0_8_1_2_QCOM
 - 0.000714583333333 x_0_8_1_2_SBUX - 0.000714583333333 x_0_8_1_2_TSLA
 - 0.000714583333333 x_0_8_1_2_VRTX - 0.000714583333333 x_0_8_1_3_AMD
 - 0.000714583333333 x_0_8_1_3_AMGN - 0.000714583333333 x_0_8_1_3_ASML
 - 0.000714583333333 x_0_8_1_3_DLTR - 0.000714583333333 x_0_8_1_3_MTCH
 - 0.000714583333333 x_0_8_1_3_NFLX - 0.000714583333333 x_0_8_1_3_QCOM
 - 0.000714583333333 x_0_8_1_3_SBUX - 0.000714583333333 x_0_8_1_3_TSLA
 - 0.000714583333333 x_0_8_1_3_VRTX - 0.000714583333333 x_0_8_1_4_AMD
 - 0.000714583333333 x_0_8_1_4_AMGN - 0.000714583333333 x_0_8_1_4_ASML
 - 0.000714583333333 x_0_8_1_4_DLTR - 0.000714583333333 x_0_8_1_4_MTCH
 - 0.000714583333333 x_0_8_1_4_NFLX - 0.000714583333333 x_0_8_1_4_QCOM
 - 0.000714583333333 x_0_8_1_4_SBUX - 0.000714583333333 x_0_8_1_4_TSLA
 - 0.000714583333333 x_0_8_1_4_VRTX - 0.000714583333333 x_0_8_1_5_AMD
 - 0.000714583333333 x_0_8_1_5_AMGN - 0.000714583333333 x_0_8_1_5_ASML
 - 0.000714583333333 x_0_8_1_5_DLTR - 0.000714583333333 x_0_8_1_5_MTCH
 - 0.000714583333333 x_0_8_1_5_NFLX - 0.000714583333333 x_0_8_1_5_QCOM
 - 0.000714583333333 x_0_8_1_5_SBUX - 0.000714583333333 x_0_8_1_5_TSLA
 - 0.000714583333333 x_0_8_1_5_VRTX - 0.006125 x_0_8_1_AMD
 - 0.006125 x_0_8_1_AMGN - 0.006125 x_0_8_1_ASML - 0.006125 x_0_8_1_DLTR
 - 0.006125 x_0_8_1_MTCH - 0.006125 x_0_8_1_NFLX - 0.006125 x_0_8_1_QCOM
 - 0.006125 x_0_8_1_SBUX - 0.006125 x_0_8_1_TSLA - 0.006125 x_0_8_1_VRTX
 - 0.000714583333333 x_0_8_2_0_AMD - 0.000714583333333 x_0_8_2_0_AMGN
 - 0.000714583333333 x_0_8_2_0_ASML - 0.000714583333333 x_0_8_2_0_DLTR
 - 0.000714583333333 x_0_8_2_0_MTCH - 0.000714583333333 x_0_8_2_0_NFLX
 - 0.000714583333333 x_0_8_2_0_QCOM - 0.000714583333333 x_0_8_2_0_SBUX
 - 0.000714583333333 x_0_8_2_0_TSLA - 0.000714583333333 x_0_8_2_0_VRTX
 - 0.000714583333333 x_0_8_2_1_AMD - 0.000714583333333 x_0_8_2_1_AMGN
 - 0.000714583333333 x_0_8_2_1_ASML - 0.000714583333333 x_0_8_2_1_DLTR
 - 0.000714583333333 x_0_8_2_1_MTCH - 0.000714583333333 x_0_8_2_1_NFLX
 - 0.000714583333333 x_0_8_2_1_QCOM - 0.000714583333333 x_0_8_2_1_SBUX
 - 0.000714583333333 x_0_8_2_1_TSLA - 0.000714583333333 x_0_8_2_1_VRTX
 - 0.000714583333333 x_0_8_2_2_AMD - 0.000714583333333 x_0_8_2_2_AMGN
 - 0.000714583333333 x_0_8_2_2_ASML - 0.000714583333333 x_0_8_2_2_DLTR
 - 0.000714583333333 x_0_8_2_2_MTCH - 0.000714583333333 x_0_8_2_2_NFLX
 - 0.000714583333333 x_0_8_2_2_QCOM - 0.000714583333333 x_0_8_2_2_SBUX
 - 0.000714583333333 x_0_8_2_2_TSLA - 0.000714583333333 x_0_8_2_2_VRTX
 - 0.000714583333333 x_0_8_2_3_AMD - 0.000714583333333 x_0_8_2_3_AMGN
 - 0.000714583333333 x_0_8_2_3_ASML - 0.000714583333333 x_0_8_2_3_DLTR
 - 0.000714583333333 x_0_8_2_3_MTCH - 0.000714583333333 x_0_8_2_3_NFLX
 - 0.000714583333333 x_0_8_2_3_QCOM - 0.000714583333333 x_0_8_2_3_SBUX
 - 0.000714583333333 x_0_8_2_3_TSLA - 0.000714583333333 x_0_8_2_3_VRTX
 - 0.000714583333333 x_0_8_2_4_AMD - 0.000714583333333 x_0_8_2_4_AMGN
 - 0.000714583333333 x_0_8_2_4_ASML - 0.000714583333333 x_0_8_2_4_DLTR
 - 0.000714583333333 x_0_8_2_4_MTCH - 0.000714583333333 x_0_8_2_4_NFLX
 - 0.000714583333333 x_0_8_2_4_QCOM - 0.000714583333333 x_0_8_2_4_SBUX
 - 0.000714583333333 x_0_8_2_4_TSLA - 0.000714583333333 x_0_8_2_4_VRTX
 - 0.000714583333333 x_0_8_2_5_AMD - 0.000714583333333 x_0_8_2_5_AMGN
 - 0.000714583333333 x_0_8_2_5_ASML - 0.000714583333333 x_0_8_2_5_DLTR
 - 0.000714583333333 x_0_8_2_5_MTCH - 0.000714583333333 x_0_8_2_5_NFLX
 - 0.000714583333333 x_0_8_2_5_QCOM - 0.000714583333333 x_0_8_2_5_SBUX
 - 0.000714583333333 x_0_8_2_5_TSLA - 0.000714583333333 x_0_8_2_5_VRTX
 - 0.006125 x_0_8_2_AMD - 0.006125 x_0_8_2_AMGN - 0.006125 x_0_8_2_ASML
 - 0.006125 x_0_8_2_DLTR - 0.006125 x_0_8_2_MTCH - 0.006125 x_0_8_2_NFLX
 - 0.006125 x_0_8_2_QCOM - 0.006125 x_0_8_2_SBUX - 0.006125 x_0_8_2_TSLA
 - 0.006125 x_0_8_2_VRTX - 0.000714583333333 x_0_8_3_0_AMD
 - 0.000714583333333 x_0_8_3_0_AMGN - 0.000714583333333 x_0_8_3_0_ASML
 - 0.000714583333333 x_0_8_3_0_DLTR - 0.000714583333333 x_0_8_3_0_MTCH
 - 0.000714583333333 x_0_8_3_0_NFLX - 0.000714583333333 x_0_8_3_0_QCOM
 - 0.000714583333333 x_0_8_3_0_SBUX - 0.000714583333333 x_0_8_3_0_TSLA
 - 0.000714583333333 x_0_8_3_0_VRTX - 0.000714583333333 x_0_8_3_1_AMD
 - 0.000714583333333 x_0_8_3_1_AMGN - 0.000714583333333 x_0_8_3_1_ASML
 - 0.000714583333333 x_0_8_3_1_DLTR - 0.000714583333333 x_0_8_3_1_MTCH
 - 0.000714583333333 x_0_8_3_1_NFLX - 0.000714583333333 x_0_8_3_1_QCOM
 - 0.000714583333333 x_0_8_3_1_SBUX - 0.000714583333333 x_0_8_3_1_TSLA
 - 0.000714583333333 x_0_8_3_1_VRTX - 0.000714583333333 x_0_8_3_2_AMD
 - 0.000714583333333 x_0_8_3_2_AMGN - 0.000714583333333 x_0_8_3_2_ASML
 - 0.000714583333333 x_0_8_3_2_DLTR - 0.000714583333333 x_0_8_3_2_MTCH
 - 0.000714583333333 x_0_8_3_2_NFLX - 0.000714583333333 x_0_8_3_2_QCOM
 - 0.000714583333333 x_0_8_3_2_SBUX - 0.000714583333333 x_0_8_3_2_TSLA
 - 0.000714583333333 x_0_8_3_2_VRTX - 0.000714583333333 x_0_8_3_3_AMD
 - 0.000714583333333 x_0_8_3_3_AMGN - 0.000714583333333 x_0_8_3_3_ASML
 - 0.000714583333333 x_0_8_3_3_DLTR - 0.000714583333333 x_0_8_3_3_MTCH
 - 0.000714583333333 x_0_8_3_3_NFLX - 0.000714583333333 x_0_8_3_3_QCOM
 - 0.000714583333333 x_0_8_3_3_SBUX - 0.000714583333333 x_0_8_3_3_TSLA
 - 0.000714583333333 x_0_8_3_3_VRTX - 0.000714583333333 x_0_8_3_4_AMD
 - 0.000714583333333 x_0_8_3_4_AMGN - 0.000714583333333 x_0_8_3_4_ASML
 - 0.000714583333333 x_0_8_3_4_DLTR - 0.000714583333333 x_0_8_3_4_MTCH
 - 0.000714583333333 x_0_8_3_4_NFLX - 0.000714583333333 x_0_8_3_4_QCOM
 - 0.000714583333333 x_0_8_3_4_SBUX - 0.000714583333333 x_0_8_3_4_TSLA
 - 0.000714583333333 x_0_8_3_4_VRTX - 0.000714583333333 x_0_8_3_5_AMD
 - 0.000714583333333 x_0_8_3_5_AMGN - 0.000714583333333 x_0_8_3_5_ASML
 - 0.000714583333333 x_0_8_3_5_DLTR - 0.000714583333333 x_0_8_3_5_MTCH
 - 0.000714583333333 x_0_8_3_5_NFLX - 0.000714583333333 x_0_8_3_5_QCOM
 - 0.000714583333333 x_0_8_3_5_SBUX - 0.000714583333333 x_0_8_3_5_TSLA
 - 0.000714583333333 x_0_8_3_5_VRTX - 0.006125 x_0_8_3_AMD
 - 0.006125 x_0_8_3_AMGN - 0.006125 x_0_8_3_ASML - 0.006125 x_0_8_3_DLTR
 - 0.006125 x_0_8_3_MTCH - 0.006125 x_0_8_3_NFLX - 0.006125 x_0_8_3_QCOM
 - 0.006125 x_0_8_3_SBUX - 0.006125 x_0_8_3_TSLA - 0.006125 x_0_8_3_VRTX
 - 0.000714583333333 x_0_8_4_0_AMD - 0.000714583333333 x_0_8_4_0_AMGN
 - 0.000714583333333 x_0_8_4_0_ASML - 0.000714583333333 x_0_8_4_0_DLTR
 - 0.000714583333333 x_0_8_4_0_MTCH - 0.000714583333333 x_0_8_4_0_NFLX
 - 0.000714583333333 x_0_8_4_0_QCOM - 0.000714583333333 x_0_8_4_0_SBUX
 - 0.000714583333333 x_0_8_4_0_TSLA - 0.000714583333333 x_0_8_4_0_VRTX
 - 0.000714583333333 x_0_8_4_1_AMD - 0.000714583333333 x_0_8_4_1_AMGN
 - 0.000714583333333 x_0_8_4_1_ASML - 0.000714583333333 x_0_8_4_1_DLTR
 - 0.000714583333333 x_0_8_4_1_MTCH - 0.000714583333333 x_0_8_4_1_NFLX
 - 0.000714583333333 x_0_8_4_1_QCOM - 0.000714583333333 x_0_8_4_1_SBUX
 - 0.000714583333333 x_0_8_4_1_TSLA - 0.000714583333333 x_0_8_4_1_VRTX
 - 0.000714583333333 x_0_8_4_2_AMD - 0.000714583333333 x_0_8_4_2_AMGN
 - 0.000714583333333 x_0_8_4_2_ASML - 0.000714583333333 x_0_8_4_2_DLTR
 - 0.000714583333333 x_0_8_4_2_MTCH - 0.000714583333333 x_0_8_4_2_NFLX
 - 0.000714583333333 x_0_8_4_2_QCOM - 0.000714583333333 x_0_8_4_2_SBUX
 - 0.000714583333333 x_0_8_4_2_TSLA - 0.000714583333333 x_0_8_4_2_VRTX
 - 0.000714583333333 x_0_8_4_3_AMD - 0.000714583333333 x_0_8_4_3_AMGN
 - 0.000714583333333 x_0_8_4_3_ASML - 0.000714583333333 x_0_8_4_3_DLTR
 - 0.000714583333333 x_0_8_4_3_MTCH - 0.000714583333333 x_0_8_4_3_NFLX
 - 0.000714583333333 x_0_8_4_3_QCOM - 0.000714583333333 x_0_8_4_3_SBUX
 - 0.000714583333333 x_0_8_4_3_TSLA - 0.000714583333333 x_0_8_4_3_VRTX
 - 0.000714583333333 x_0_8_4_4_AMD - 0.000714583333333 x_0_8_4_4_AMGN
 - 0.000714583333333 x_0_8_4_4_ASML - 0.000714583333333 x_0_8_4_4_DLTR
 - 0.000714583333333 x_0_8_4_4_MTCH - 0.000714583333333 x_0_8_4_4_NFLX
 - 0.000714583333333 x_0_8_4_4_QCOM - 0.000714583333333 x_0_8_4_4_SBUX
 - 0.000714583333333 x_0_8_4_4_TSLA - 0.000714583333333 x_0_8_4_4_VRTX
 - 0.000714583333333 x_0_8_4_5_AMD - 0.000714583333333 x_0_8_4_5_AMGN
 - 0.000714583333333 x_0_8_4_5_ASML - 0.000714583333333 x_0_8_4_5_DLTR
 - 0.000714583333333 x_0_8_4_5_MTCH - 0.000714583333333 x_0_8_4_5_NFLX
 - 0.000714583333333 x_0_8_4_5_QCOM - 0.000714583333333 x_0_8_4_5_SBUX
 - 0.000714583333333 x_0_8_4_5_TSLA - 0.000714583333333 x_0_8_4_5_VRTX
 - 0.006125 x_0_8_4_AMD - 0.006125 x_0_8_4_AMGN - 0.006125 x_0_8_4_ASML
 - 0.006125 x_0_8_4_DLTR - 0.006125 x_0_8_4_MTCH - 0.006125 x_0_8_4_NFLX
 - 0.006125 x_0_8_4_QCOM - 0.006125 x_0_8_4_SBUX - 0.006125 x_0_8_4_TSLA
 - 0.006125 x_0_8_4_VRTX - 0.000714583333333 x_0_8_5_0_AMD
 - 0.000714583333333 x_0_8_5_0_AMGN - 0.000714583333333 x_0_8_5_0_ASML
 - 0.000714583333333 x_0_8_5_0_DLTR - 0.000714583333333 x_0_8_5_0_MTCH
 - 0.000714583333333 x_0_8_5_0_NFLX - 0.000714583333333 x_0_8_5_0_QCOM
 - 0.000714583333333 x_0_8_5_0_SBUX - 0.000714583333333 x_0_8_5_0_TSLA
 - 0.000714583333333 x_0_8_5_0_VRTX - 0.000714583333333 x_0_8_5_1_AMD
 - 0.000714583333333 x_0_8_5_1_AMGN - 0.000714583333333 x_0_8_5_1_ASML
 - 0.000714583333333 x_0_8_5_1_DLTR - 0.000714583333333 x_0_8_5_1_MTCH
 - 0.000714583333333 x_0_8_5_1_NFLX - 0.000714583333333 x_0_8_5_1_QCOM
 - 0.000714583333333 x_0_8_5_1_SBUX - 0.000714583333333 x_0_8_5_1_TSLA
 - 0.000714583333333 x_0_8_5_1_VRTX - 0.000714583333333 x_0_8_5_2_AMD
 - 0.000714583333333 x_0_8_5_2_AMGN - 0.000714583333333 x_0_8_5_2_ASML
 - 0.000714583333333 x_0_8_5_2_DLTR - 0.000714583333333 x_0_8_5_2_MTCH
 - 0.000714583333333 x_0_8_5_2_NFLX - 0.000714583333333 x_0_8_5_2_QCOM
 - 0.000714583333333 x_0_8_5_2_SBUX - 0.000714583333333 x_0_8_5_2_TSLA
 - 0.000714583333333 x_0_8_5_2_VRTX - 0.000714583333333 x_0_8_5_3_AMD
 - 0.000714583333333 x_0_8_5_3_AMGN - 0.000714583333333 x_0_8_5_3_ASML
 - 0.000714583333333 x_0_8_5_3_DLTR - 0.000714583333333 x_0_8_5_3_MTCH
 - 0.000714583333333 x_0_8_5_3_NFLX - 0.000714583333333 x_0_8_5_3_QCOM
 - 0.000714583333333 x_0_8_5_3_SBUX - 0.000714583333333 x_0_8_5_3_TSLA
 - 0.000714583333333 x_0_8_5_3_VRTX - 0.000714583333333 x_0_8_5_4_AMD
 - 0.000714583333333 x_0_8_5_4_AMGN - 0.000714583333333 x_0_8_5_4_ASML
 - 0.000714583333333 x_0_8_5_4_DLTR - 0.000714583333333 x_0_8_5_4_MTCH
 - 0.000714583333333 x_0_8_5_4_NFLX - 0.000714583333333 x_0_8_5_4_QCOM
 - 0.000714583333333 x_0_8_5_4_SBUX - 0.000714583333333 x_0_8_5_4_TSLA
 - 0.000714583333333 x_0_8_5_4_VRTX - 0.000714583333333 x_0_8_5_5_AMD
 - 0.000714583333333 x_0_8_5_5_AMGN - 0.000714583333333 x_0_8_5_5_ASML
 - 0.000714583333333 x_0_8_5_5_DLTR - 0.000714583333333 x_0_8_5_5_MTCH
 - 0.000714583333333 x_0_8_5_5_NFLX - 0.000714583333333 x_0_8_5_5_QCOM
 - 0.000714583333333 x_0_8_5_5_SBUX - 0.000714583333333 x_0_8_5_5_TSLA
 - 0.000714583333333 x_0_8_5_5_VRTX - 0.006125 x_0_8_5_AMD
 - 0.006125 x_0_8_5_AMGN - 0.006125 x_0_8_5_ASML - 0.006125 x_0_8_5_DLTR
 - 0.006125 x_0_8_5_MTCH - 0.006125 x_0_8_5_NFLX - 0.006125 x_0_8_5_QCOM
 - 0.006125 x_0_8_5_SBUX - 0.006125 x_0_8_5_TSLA - 0.006125 x_0_8_5_VRTX
 - 0.000714583333333 x_0_8_6_0_AMD - 0.000714583333333 x_0_8_6_0_AMGN
 - 0.000714583333333 x_0_8_6_0_ASML - 0.000714583333333 x_0_8_6_0_DLTR
 - 0.000714583333333 x_0_8_6_0_MTCH - 0.000714583333333 x_0_8_6_0_NFLX
 - 0.000714583333333 x_0_8_6_0_QCOM - 0.000714583333333 x_0_8_6_0_SBUX
 - 0.000714583333333 x_0_8_6_0_TSLA - 0.000714583333333 x_0_8_6_0_VRTX
 - 0.000714583333333 x_0_8_6_1_AMD - 0.000714583333333 x_0_8_6_1_AMGN
 - 0.000714583333333 x_0_8_6_1_ASML - 0.000714583333333 x_0_8_6_1_DLTR
 - 0.000714583333333 x_0_8_6_1_MTCH - 0.000714583333333 x_0_8_6_1_NFLX
 - 0.000714583333333 x_0_8_6_1_QCOM - 0.000714583333333 x_0_8_6_1_SBUX
 - 0.000714583333333 x_0_8_6_1_TSLA - 0.000714583333333 x_0_8_6_1_VRTX
 - 0.000714583333333 x_0_8_6_2_AMD - 0.000714583333333 x_0_8_6_2_AMGN
 - 0.000714583333333 x_0_8_6_2_ASML - 0.000714583333333 x_0_8_6_2_DLTR
 - 0.000714583333333 x_0_8_6_2_MTCH - 0.000714583333333 x_0_8_6_2_NFLX
 - 0.000714583333333 x_0_8_6_2_QCOM - 0.000714583333333 x_0_8_6_2_SBUX
 - 0.000714583333333 x_0_8_6_2_TSLA - 0.000714583333333 x_0_8_6_2_VRTX
 - 0.000714583333333 x_0_8_6_3_AMD - 0.000714583333333 x_0_8_6_3_AMGN
 - 0.000714583333333 x_0_8_6_3_ASML - 0.000714583333333 x_0_8_6_3_DLTR
 - 0.000714583333333 x_0_8_6_3_MTCH - 0.000714583333333 x_0_8_6_3_NFLX
 - 0.000714583333333 x_0_8_6_3_QCOM - 0.000714583333333 x_0_8_6_3_SBUX
 - 0.000714583333333 x_0_8_6_3_TSLA - 0.000714583333333 x_0_8_6_3_VRTX
 - 0.000714583333333 x_0_8_6_4_AMD - 0.000714583333333 x_0_8_6_4_AMGN
 - 0.000714583333333 x_0_8_6_4_ASML - 0.000714583333333 x_0_8_6_4_DLTR
 - 0.000714583333333 x_0_8_6_4_MTCH - 0.000714583333333 x_0_8_6_4_NFLX
 - 0.000714583333333 x_0_8_6_4_QCOM - 0.000714583333333 x_0_8_6_4_SBUX
 - 0.000714583333333 x_0_8_6_4_TSLA - 0.000714583333333 x_0_8_6_4_VRTX
 - 0.000714583333333 x_0_8_6_5_AMD - 0.000714583333333 x_0_8_6_5_AMGN
 - 0.000714583333333 x_0_8_6_5_ASML - 0.000714583333333 x_0_8_6_5_DLTR
 - 0.000714583333333 x_0_8_6_5_MTCH - 0.000714583333333 x_0_8_6_5_NFLX
 - 0.000714583333333 x_0_8_6_5_QCOM - 0.000714583333333 x_0_8_6_5_SBUX
 - 0.000714583333333 x_0_8_6_5_TSLA - 0.000714583333333 x_0_8_6_5_VRTX
 - 0.006125 x_0_8_6_AMD - 0.006125 x_0_8_6_AMGN - 0.006125 x_0_8_6_ASML
 - 0.006125 x_0_8_6_DLTR - 0.006125 x_0_8_6_MTCH - 0.006125 x_0_8_6_NFLX
 - 0.006125 x_0_8_6_QCOM - 0.006125 x_0_8_6_SBUX - 0.006125 x_0_8_6_TSLA
 - 0.006125 x_0_8_6_VRTX - 0.000714583333333 x_0_8_7_0_AMD
 - 0.000714583333333 x_0_8_7_0_AMGN - 0.000714583333333 x_0_8_7_0_ASML
 - 0.000714583333333 x_0_8_7_0_DLTR - 0.000714583333333 x_0_8_7_0_MTCH
 - 0.000714583333333 x_0_8_7_0_NFLX - 0.000714583333333 x_0_8_7_0_QCOM
 - 0.000714583333333 x_0_8_7_0_SBUX - 0.000714583333333 x_0_8_7_0_TSLA
 - 0.000714583333333 x_0_8_7_0_VRTX - 0.000714583333333 x_0_8_7_1_AMD
 - 0.000714583333333 x_0_8_7_1_AMGN - 0.000714583333333 x_0_8_7_1_ASML
 - 0.000714583333333 x_0_8_7_1_DLTR - 0.000714583333333 x_0_8_7_1_MTCH
 - 0.000714583333333 x_0_8_7_1_NFLX - 0.000714583333333 x_0_8_7_1_QCOM
 - 0.000714583333333 x_0_8_7_1_SBUX - 0.000714583333333 x_0_8_7_1_TSLA
 - 0.000714583333333 x_0_8_7_1_VRTX - 0.000714583333333 x_0_8_7_2_AMD
 - 0.000714583333333 x_0_8_7_2_AMGN - 0.000714583333333 x_0_8_7_2_ASML
 - 0.000714583333333 x_0_8_7_2_DLTR - 0.000714583333333 x_0_8_7_2_MTCH
 - 0.000714583333333 x_0_8_7_2_NFLX - 0.000714583333333 x_0_8_7_2_QCOM
 - 0.000714583333333 x_0_8_7_2_SBUX - 0.000714583333333 x_0_8_7_2_TSLA
 - 0.000714583333333 x_0_8_7_2_VRTX - 0.000714583333333 x_0_8_7_3_AMD
 - 0.000714583333333 x_0_8_7_3_AMGN - 0.000714583333333 x_0_8_7_3_ASML
 - 0.000714583333333 x_0_8_7_3_DLTR - 0.000714583333333 x_0_8_7_3_MTCH
 - 0.000714583333333 x_0_8_7_3_NFLX - 0.000714583333333 x_0_8_7_3_QCOM
 - 0.000714583333333 x_0_8_7_3_SBUX - 0.000714583333333 x_0_8_7_3_TSLA
 - 0.000714583333333 x_0_8_7_3_VRTX - 0.000714583333333 x_0_8_7_4_AMD
 - 0.000714583333333 x_0_8_7_4_AMGN - 0.000714583333333 x_0_8_7_4_ASML
 - 0.000714583333333 x_0_8_7_4_DLTR - 0.000714583333333 x_0_8_7_4_MTCH
 - 0.000714583333333 x_0_8_7_4_NFLX - 0.000714583333333 x_0_8_7_4_QCOM
 - 0.000714583333333 x_0_8_7_4_SBUX - 0.000714583333333 x_0_8_7_4_TSLA
 - 0.000714583333333 x_0_8_7_4_VRTX - 0.000714583333333 x_0_8_7_5_AMD
 - 0.000714583333333 x_0_8_7_5_AMGN - 0.000714583333333 x_0_8_7_5_ASML
 - 0.000714583333333 x_0_8_7_5_DLTR - 0.000714583333333 x_0_8_7_5_MTCH
 - 0.000714583333333 x_0_8_7_5_NFLX - 0.000714583333333 x_0_8_7_5_QCOM
 - 0.000714583333333 x_0_8_7_5_SBUX - 0.000714583333333 x_0_8_7_5_TSLA
 - 0.000714583333333 x_0_8_7_5_VRTX - 0.006125 x_0_8_7_AMD
 - 0.006125 x_0_8_7_AMGN - 0.006125 x_0_8_7_ASML - 0.006125 x_0_8_7_DLTR
 - 0.006125 x_0_8_7_MTCH - 0.006125 x_0_8_7_NFLX - 0.006125 x_0_8_7_QCOM
 - 0.006125 x_0_8_7_SBUX - 0.006125 x_0_8_7_TSLA - 0.006125 x_0_8_7_VRTX
 - 0.07 x_0_8_AMD - 0.07 x_0_8_AMGN - 0.07 x_0_8_ASML - 0.07 x_0_8_DLTR
 - 0.07 x_0_8_MTCH - 0.07 x_0_8_NFLX - 0.07 x_0_8_QCOM - 0.07 x_0_8_SBUX
 - 0.07 x_0_8_TSLA - 0.07 x_0_8_VRTX - 0.000714583333333 x_0_9_0_0_AMD
 - 0.000714583333333 x_0_9_0_0_AMGN - 0.000714583333333 x_0_9_0_0_ASML
 - 0.000714583333333 x_0_9_0_0_DLTR - 0.000714583333333 x_0_9_0_0_MTCH
 - 0.000714583333333 x_0_9_0_0_NFLX - 0.000714583333333 x_0_9_0_0_QCOM
 - 0.000714583333333 x_0_9_0_0_SBUX - 0.000714583333333 x_0_9_0_0_TSLA
 - 0.000714583333333 x_0_9_0_0_VRTX - 0.000714583333333 x_0_9_0_1_AMD
 - 0.000714583333333 x_0_9_0_1_AMGN - 0.000714583333333 x_0_9_0_1_ASML
 - 0.000714583333333 x_0_9_0_1_DLTR - 0.000714583333333 x_0_9_0_1_MTCH
 - 0.000714583333333 x_0_9_0_1_NFLX - 0.000714583333333 x_0_9_0_1_QCOM
 - 0.000714583333333 x_0_9_0_1_SBUX - 0.000714583333333 x_0_9_0_1_TSLA
 - 0.000714583333333 x_0_9_0_1_VRTX - 0.000714583333333 x_0_9_0_2_AMD
 - 0.000714583333333 x_0_9_0_2_AMGN - 0.000714583333333 x_0_9_0_2_ASML
 - 0.000714583333333 x_0_9_0_2_DLTR - 0.000714583333333 x_0_9_0_2_MTCH
 - 0.000714583333333 x_0_9_0_2_NFLX - 0.000714583333333 x_0_9_0_2_QCOM
 - 0.000714583333333 x_0_9_0_2_SBUX - 0.000714583333333 x_0_9_0_2_TSLA
 - 0.000714583333333 x_0_9_0_2_VRTX - 0.000714583333333 x_0_9_0_3_AMD
 - 0.000714583333333 x_0_9_0_3_AMGN - 0.000714583333333 x_0_9_0_3_ASML
 - 0.000714583333333 x_0_9_0_3_DLTR - 0.000714583333333 x_0_9_0_3_MTCH
 - 0.000714583333333 x_0_9_0_3_NFLX - 0.000714583333333 x_0_9_0_3_QCOM
 - 0.000714583333333 x_0_9_0_3_SBUX - 0.000714583333333 x_0_9_0_3_TSLA
 - 0.000714583333333 x_0_9_0_3_VRTX - 0.000714583333333 x_0_9_0_4_AMD
 - 0.000714583333333 x_0_9_0_4_AMGN - 0.000714583333333 x_0_9_0_4_ASML
 - 0.000714583333333 x_0_9_0_4_DLTR - 0.000714583333333 x_0_9_0_4_MTCH
 - 0.000714583333333 x_0_9_0_4_NFLX - 0.000714583333333 x_0_9_0_4_QCOM
 - 0.000714583333333 x_0_9_0_4_SBUX - 0.000714583333333 x_0_9_0_4_TSLA
 - 0.000714583333333 x_0_9_0_4_VRTX - 0.000714583333333 x_0_9_0_5_AMD
 - 0.000714583333333 x_0_9_0_5_AMGN - 0.000714583333333 x_0_9_0_5_ASML
 - 0.000714583333333 x_0_9_0_5_DLTR - 0.000714583333333 x_0_9_0_5_MTCH
 - 0.000714583333333 x_0_9_0_5_NFLX - 0.000714583333333 x_0_9_0_5_QCOM
 - 0.000714583333333 x_0_9_0_5_SBUX - 0.000714583333333 x_0_9_0_5_TSLA
 - 0.000714583333333 x_0_9_0_5_VRTX - 0.006125 x_0_9_0_AMD
 - 0.006125 x_0_9_0_AMGN - 0.006125 x_0_9_0_ASML - 0.006125 x_0_9_0_DLTR
 - 0.006125 x_0_9_0_MTCH - 0.006125 x_0_9_0_NFLX - 0.006125 x_0_9_0_QCOM
 - 0.006125 x_0_9_0_SBUX - 0.006125 x_0_9_0_TSLA - 0.006125 x_0_9_0_VRTX
 - 0.000714583333333 x_0_9_1_0_AMD - 0.000714583333333 x_0_9_1_0_AMGN
 - 0.000714583333333 x_0_9_1_0_ASML - 0.000714583333333 x_0_9_1_0_DLTR
 - 0.000714583333333 x_0_9_1_0_MTCH - 0.000714583333333 x_0_9_1_0_NFLX
 - 0.000714583333333 x_0_9_1_0_QCOM - 0.000714583333333 x_0_9_1_0_SBUX
 - 0.000714583333333 x_0_9_1_0_TSLA - 0.000714583333333 x_0_9_1_0_VRTX
 - 0.000714583333333 x_0_9_1_1_AMD - 0.000714583333333 x_0_9_1_1_AMGN
 - 0.000714583333333 x_0_9_1_1_ASML - 0.000714583333333 x_0_9_1_1_DLTR
 - 0.000714583333333 x_0_9_1_1_MTCH - 0.000714583333333 x_0_9_1_1_NFLX
 - 0.000714583333333 x_0_9_1_1_QCOM - 0.000714583333333 x_0_9_1_1_SBUX
 - 0.000714583333333 x_0_9_1_1_TSLA - 0.000714583333333 x_0_9_1_1_VRTX
 - 0.000714583333333 x_0_9_1_2_AMD - 0.000714583333333 x_0_9_1_2_AMGN
 - 0.000714583333333 x_0_9_1_2_ASML - 0.000714583333333 x_0_9_1_2_DLTR
 - 0.000714583333333 x_0_9_1_2_MTCH - 0.000714583333333 x_0_9_1_2_NFLX
 - 0.000714583333333 x_0_9_1_2_QCOM - 0.000714583333333 x_0_9_1_2_SBUX
 - 0.000714583333333 x_0_9_1_2_TSLA - 0.000714583333333 x_0_9_1_2_VRTX
 - 0.000714583333333 x_0_9_1_3_AMD - 0.000714583333333 x_0_9_1_3_AMGN
 - 0.000714583333333 x_0_9_1_3_ASML - 0.000714583333333 x_0_9_1_3_DLTR
 - 0.000714583333333 x_0_9_1_3_MTCH - 0.000714583333333 x_0_9_1_3_NFLX
 - 0.000714583333333 x_0_9_1_3_QCOM - 0.000714583333333 x_0_9_1_3_SBUX
 - 0.000714583333333 x_0_9_1_3_TSLA - 0.000714583333333 x_0_9_1_3_VRTX
 - 0.000714583333333 x_0_9_1_4_AMD - 0.000714583333333 x_0_9_1_4_AMGN
 - 0.000714583333333 x_0_9_1_4_ASML - 0.000714583333333 x_0_9_1_4_DLTR
 - 0.000714583333333 x_0_9_1_4_MTCH - 0.000714583333333 x_0_9_1_4_NFLX
 - 0.000714583333333 x_0_9_1_4_QCOM - 0.000714583333333 x_0_9_1_4_SBUX
 - 0.000714583333333 x_0_9_1_4_TSLA - 0.000714583333333 x_0_9_1_4_VRTX
 - 0.000714583333333 x_0_9_1_5_AMD - 0.000714583333333 x_0_9_1_5_AMGN
 - 0.000714583333333 x_0_9_1_5_ASML - 0.000714583333333 x_0_9_1_5_DLTR
 - 0.000714583333333 x_0_9_1_5_MTCH - 0.000714583333333 x_0_9_1_5_NFLX
 - 0.000714583333333 x_0_9_1_5_QCOM - 0.000714583333333 x_0_9_1_5_SBUX
 - 0.000714583333333 x_0_9_1_5_TSLA - 0.000714583333333 x_0_9_1_5_VRTX
 - 0.006125 x_0_9_1_AMD - 0.006125 x_0_9_1_AMGN - 0.006125 x_0_9_1_ASML
 - 0.006125 x_0_9_1_DLTR - 0.006125 x_0_9_1_MTCH - 0.006125 x_0_9_1_NFLX
 - 0.006125 x_0_9_1_QCOM - 0.006125 x_0_9_1_SBUX - 0.006125 x_0_9_1_TSLA
 - 0.006125 x_0_9_1_VRTX - 0.000714583333333 x_0_9_2_0_AMD
 - 0.000714583333333 x_0_9_2_0_AMGN - 0.000714583333333 x_0_9_2_0_ASML
 - 0.000714583333333 x_0_9_2_0_DLTR - 0.000714583333333 x_0_9_2_0_MTCH
 - 0.000714583333333 x_0_9_2_0_NFLX - 0.000714583333333 x_0_9_2_0_QCOM
 - 0.000714583333333 x_0_9_2_0_SBUX - 0.000714583333333 x_0_9_2_0_TSLA
 - 0.000714583333333 x_0_9_2_0_VRTX - 0.000714583333333 x_0_9_2_1_AMD
 - 0.000714583333333 x_0_9_2_1_AMGN - 0.000714583333333 x_0_9_2_1_ASML
 - 0.000714583333333 x_0_9_2_1_DLTR - 0.000714583333333 x_0_9_2_1_MTCH
 - 0.000714583333333 x_0_9_2_1_NFLX - 0.000714583333333 x_0_9_2_1_QCOM
 - 0.000714583333333 x_0_9_2_1_SBUX - 0.000714583333333 x_0_9_2_1_TSLA
 - 0.000714583333333 x_0_9_2_1_VRTX - 0.000714583333333 x_0_9_2_2_AMD
 - 0.000714583333333 x_0_9_2_2_AMGN - 0.000714583333333 x_0_9_2_2_ASML
 - 0.000714583333333 x_0_9_2_2_DLTR - 0.000714583333333 x_0_9_2_2_MTCH
 - 0.000714583333333 x_0_9_2_2_NFLX - 0.000714583333333 x_0_9_2_2_QCOM
 - 0.000714583333333 x_0_9_2_2_SBUX - 0.000714583333333 x_0_9_2_2_TSLA
 - 0.000714583333333 x_0_9_2_2_VRTX - 0.000714583333333 x_0_9_2_3_AMD
 - 0.000714583333333 x_0_9_2_3_AMGN - 0.000714583333333 x_0_9_2_3_ASML
 - 0.000714583333333 x_0_9_2_3_DLTR - 0.000714583333333 x_0_9_2_3_MTCH
 - 0.000714583333333 x_0_9_2_3_NFLX - 0.000714583333333 x_0_9_2_3_QCOM
 - 0.000714583333333 x_0_9_2_3_SBUX - 0.000714583333333 x_0_9_2_3_TSLA
 - 0.000714583333333 x_0_9_2_3_VRTX - 0.000714583333333 x_0_9_2_4_AMD
 - 0.000714583333333 x_0_9_2_4_AMGN - 0.000714583333333 x_0_9_2_4_ASML
 - 0.000714583333333 x_0_9_2_4_DLTR - 0.000714583333333 x_0_9_2_4_MTCH
 - 0.000714583333333 x_0_9_2_4_NFLX - 0.000714583333333 x_0_9_2_4_QCOM
 - 0.000714583333333 x_0_9_2_4_SBUX - 0.000714583333333 x_0_9_2_4_TSLA
 - 0.000714583333333 x_0_9_2_4_VRTX - 0.000714583333333 x_0_9_2_5_AMD
 - 0.000714583333333 x_0_9_2_5_AMGN - 0.000714583333333 x_0_9_2_5_ASML
 - 0.000714583333333 x_0_9_2_5_DLTR - 0.000714583333333 x_0_9_2_5_MTCH
 - 0.000714583333333 x_0_9_2_5_NFLX - 0.000714583333333 x_0_9_2_5_QCOM
 - 0.000714583333333 x_0_9_2_5_SBUX - 0.000714583333333 x_0_9_2_5_TSLA
 - 0.000714583333333 x_0_9_2_5_VRTX - 0.006125 x_0_9_2_AMD
 - 0.006125 x_0_9_2_AMGN - 0.006125 x_0_9_2_ASML - 0.006125 x_0_9_2_DLTR
 - 0.006125 x_0_9_2_MTCH - 0.006125 x_0_9_2_NFLX - 0.006125 x_0_9_2_QCOM
 - 0.006125 x_0_9_2_SBUX - 0.006125 x_0_9_2_TSLA - 0.006125 x_0_9_2_VRTX
 - 0.000714583333333 x_0_9_3_0_AMD - 0.000714583333333 x_0_9_3_0_AMGN
 - 0.000714583333333 x_0_9_3_0_ASML - 0.000714583333333 x_0_9_3_0_DLTR
 - 0.000714583333333 x_0_9_3_0_MTCH - 0.000714583333333 x_0_9_3_0_NFLX
 - 0.000714583333333 x_0_9_3_0_QCOM - 0.000714583333333 x_0_9_3_0_SBUX
 - 0.000714583333333 x_0_9_3_0_TSLA - 0.000714583333333 x_0_9_3_0_VRTX
 - 0.000714583333333 x_0_9_3_1_AMD - 0.000714583333333 x_0_9_3_1_AMGN
 - 0.000714583333333 x_0_9_3_1_ASML - 0.000714583333333 x_0_9_3_1_DLTR
 - 0.000714583333333 x_0_9_3_1_MTCH - 0.000714583333333 x_0_9_3_1_NFLX
 - 0.000714583333333 x_0_9_3_1_QCOM - 0.000714583333333 x_0_9_3_1_SBUX
 - 0.000714583333333 x_0_9_3_1_TSLA - 0.000714583333333 x_0_9_3_1_VRTX
 - 0.000714583333333 x_0_9_3_2_AMD - 0.000714583333333 x_0_9_3_2_AMGN
 - 0.000714583333333 x_0_9_3_2_ASML - 0.000714583333333 x_0_9_3_2_DLTR
 - 0.000714583333333 x_0_9_3_2_MTCH - 0.000714583333333 x_0_9_3_2_NFLX
 - 0.000714583333333 x_0_9_3_2_QCOM - 0.000714583333333 x_0_9_3_2_SBUX
 - 0.000714583333333 x_0_9_3_2_TSLA - 0.000714583333333 x_0_9_3_2_VRTX
 - 0.000714583333333 x_0_9_3_3_AMD - 0.000714583333333 x_0_9_3_3_AMGN
 - 0.000714583333333 x_0_9_3_3_ASML - 0.000714583333333 x_0_9_3_3_DLTR
 - 0.000714583333333 x_0_9_3_3_MTCH - 0.000714583333333 x_0_9_3_3_NFLX
 - 0.000714583333333 x_0_9_3_3_QCOM - 0.000714583333333 x_0_9_3_3_SBUX
 - 0.000714583333333 x_0_9_3_3_TSLA - 0.000714583333333 x_0_9_3_3_VRTX
 - 0.000714583333333 x_0_9_3_4_AMD - 0.000714583333333 x_0_9_3_4_AMGN
 - 0.000714583333333 x_0_9_3_4_ASML - 0.000714583333333 x_0_9_3_4_DLTR
 - 0.000714583333333 x_0_9_3_4_MTCH - 0.000714583333333 x_0_9_3_4_NFLX
 - 0.000714583333333 x_0_9_3_4_QCOM - 0.000714583333333 x_0_9_3_4_SBUX
 - 0.000714583333333 x_0_9_3_4_TSLA - 0.000714583333333 x_0_9_3_4_VRTX
 - 0.000714583333333 x_0_9_3_5_AMD - 0.000714583333333 x_0_9_3_5_AMGN
 - 0.000714583333333 x_0_9_3_5_ASML - 0.000714583333333 x_0_9_3_5_DLTR
 - 0.000714583333333 x_0_9_3_5_MTCH - 0.000714583333333 x_0_9_3_5_NFLX
 - 0.000714583333333 x_0_9_3_5_QCOM - 0.000714583333333 x_0_9_3_5_SBUX
 - 0.000714583333333 x_0_9_3_5_TSLA - 0.000714583333333 x_0_9_3_5_VRTX
 - 0.006125 x_0_9_3_AMD - 0.006125 x_0_9_3_AMGN - 0.006125 x_0_9_3_ASML
 - 0.006125 x_0_9_3_DLTR - 0.006125 x_0_9_3_MTCH - 0.006125 x_0_9_3_NFLX
 - 0.006125 x_0_9_3_QCOM - 0.006125 x_0_9_3_SBUX - 0.006125 x_0_9_3_TSLA
 - 0.006125 x_0_9_3_VRTX - 0.000714583333333 x_0_9_4_0_AMD
 - 0.000714583333333 x_0_9_4_0_AMGN - 0.000714583333333 x_0_9_4_0_ASML
 - 0.000714583333333 x_0_9_4_0_DLTR - 0.000714583333333 x_0_9_4_0_MTCH
 - 0.000714583333333 x_0_9_4_0_NFLX - 0.000714583333333 x_0_9_4_0_QCOM
 - 0.000714583333333 x_0_9_4_0_SBUX - 0.000714583333333 x_0_9_4_0_TSLA
 - 0.000714583333333 x_0_9_4_0_VRTX - 0.000714583333333 x_0_9_4_1_AMD
 - 0.000714583333333 x_0_9_4_1_AMGN - 0.000714583333333 x_0_9_4_1_ASML
 - 0.000714583333333 x_0_9_4_1_DLTR - 0.000714583333333 x_0_9_4_1_MTCH
 - 0.000714583333333 x_0_9_4_1_NFLX - 0.000714583333333 x_0_9_4_1_QCOM
 - 0.000714583333333 x_0_9_4_1_SBUX - 0.000714583333333 x_0_9_4_1_TSLA
 - 0.000714583333333 x_0_9_4_1_VRTX - 0.000714583333333 x_0_9_4_2_AMD
 - 0.000714583333333 x_0_9_4_2_AMGN - 0.000714583333333 x_0_9_4_2_ASML
 - 0.000714583333333 x_0_9_4_2_DLTR - 0.000714583333333 x_0_9_4_2_MTCH
 - 0.000714583333333 x_0_9_4_2_NFLX - 0.000714583333333 x_0_9_4_2_QCOM
 - 0.000714583333333 x_0_9_4_2_SBUX - 0.000714583333333 x_0_9_4_2_TSLA
 - 0.000714583333333 x_0_9_4_2_VRTX - 0.000714583333333 x_0_9_4_3_AMD
 - 0.000714583333333 x_0_9_4_3_AMGN - 0.000714583333333 x_0_9_4_3_ASML
 - 0.000714583333333 x_0_9_4_3_DLTR - 0.000714583333333 x_0_9_4_3_MTCH
 - 0.000714583333333 x_0_9_4_3_NFLX - 0.000714583333333 x_0_9_4_3_QCOM
 - 0.000714583333333 x_0_9_4_3_SBUX - 0.000714583333333 x_0_9_4_3_TSLA
 - 0.000714583333333 x_0_9_4_3_VRTX - 0.000714583333333 x_0_9_4_4_AMD
 - 0.000714583333333 x_0_9_4_4_AMGN - 0.000714583333333 x_0_9_4_4_ASML
 - 0.000714583333333 x_0_9_4_4_DLTR - 0.000714583333333 x_0_9_4_4_MTCH
 - 0.000714583333333 x_0_9_4_4_NFLX - 0.000714583333333 x_0_9_4_4_QCOM
 - 0.000714583333333 x_0_9_4_4_SBUX - 0.000714583333333 x_0_9_4_4_TSLA
 - 0.000714583333333 x_0_9_4_4_VRTX - 0.000714583333333 x_0_9_4_5_AMD
 - 0.000714583333333 x_0_9_4_5_AMGN - 0.000714583333333 x_0_9_4_5_ASML
 - 0.000714583333333 x_0_9_4_5_DLTR - 0.000714583333333 x_0_9_4_5_MTCH
 - 0.000714583333333 x_0_9_4_5_NFLX - 0.000714583333333 x_0_9_4_5_QCOM
 - 0.000714583333333 x_0_9_4_5_SBUX - 0.000714583333333 x_0_9_4_5_TSLA
 - 0.000714583333333 x_0_9_4_5_VRTX - 0.006125 x_0_9_4_AMD
 - 0.006125 x_0_9_4_AMGN - 0.006125 x_0_9_4_ASML - 0.006125 x_0_9_4_DLTR
 - 0.006125 x_0_9_4_MTCH - 0.006125 x_0_9_4_NFLX - 0.006125 x_0_9_4_QCOM
 - 0.006125 x_0_9_4_SBUX - 0.006125 x_0_9_4_TSLA - 0.006125 x_0_9_4_VRTX
 - 0.000714583333333 x_0_9_5_0_AMD - 0.000714583333333 x_0_9_5_0_AMGN
 - 0.000714583333333 x_0_9_5_0_ASML - 0.000714583333333 x_0_9_5_0_DLTR
 - 0.000714583333333 x_0_9_5_0_MTCH - 0.000714583333333 x_0_9_5_0_NFLX
 - 0.000714583333333 x_0_9_5_0_QCOM - 0.000714583333333 x_0_9_5_0_SBUX
 - 0.000714583333333 x_0_9_5_0_TSLA - 0.000714583333333 x_0_9_5_0_VRTX
 - 0.000714583333333 x_0_9_5_1_AMD - 0.000714583333333 x_0_9_5_1_AMGN
 - 0.000714583333333 x_0_9_5_1_ASML - 0.000714583333333 x_0_9_5_1_DLTR
 - 0.000714583333333 x_0_9_5_1_MTCH - 0.000714583333333 x_0_9_5_1_NFLX
 - 0.000714583333333 x_0_9_5_1_QCOM - 0.000714583333333 x_0_9_5_1_SBUX
 - 0.000714583333333 x_0_9_5_1_TSLA - 0.000714583333333 x_0_9_5_1_VRTX
 - 0.000714583333333 x_0_9_5_2_AMD - 0.000714583333333 x_0_9_5_2_AMGN
 - 0.000714583333333 x_0_9_5_2_ASML - 0.000714583333333 x_0_9_5_2_DLTR
 - 0.000714583333333 x_0_9_5_2_MTCH - 0.000714583333333 x_0_9_5_2_NFLX
 - 0.000714583333333 x_0_9_5_2_QCOM - 0.000714583333333 x_0_9_5_2_SBUX
 - 0.000714583333333 x_0_9_5_2_TSLA - 0.000714583333333 x_0_9_5_2_VRTX
 - 0.000714583333333 x_0_9_5_3_AMD - 0.000714583333333 x_0_9_5_3_AMGN
 - 0.000714583333333 x_0_9_5_3_ASML - 0.000714583333333 x_0_9_5_3_DLTR
 - 0.000714583333333 x_0_9_5_3_MTCH - 0.000714583333333 x_0_9_5_3_NFLX
 - 0.000714583333333 x_0_9_5_3_QCOM - 0.000714583333333 x_0_9_5_3_SBUX
 - 0.000714583333333 x_0_9_5_3_TSLA - 0.000714583333333 x_0_9_5_3_VRTX
 - 0.000714583333333 x_0_9_5_4_AMD - 0.000714583333333 x_0_9_5_4_AMGN
 - 0.000714583333333 x_0_9_5_4_ASML - 0.000714583333333 x_0_9_5_4_DLTR
 - 0.000714583333333 x_0_9_5_4_MTCH - 0.000714583333333 x_0_9_5_4_NFLX
 - 0.000714583333333 x_0_9_5_4_QCOM - 0.000714583333333 x_0_9_5_4_SBUX
 - 0.000714583333333 x_0_9_5_4_TSLA - 0.000714583333333 x_0_9_5_4_VRTX
 - 0.000714583333333 x_0_9_5_5_AMD - 0.000714583333333 x_0_9_5_5_AMGN
 - 0.000714583333333 x_0_9_5_5_ASML - 0.000714583333333 x_0_9_5_5_DLTR
 - 0.000714583333333 x_0_9_5_5_MTCH - 0.000714583333333 x_0_9_5_5_NFLX
 - 0.000714583333333 x_0_9_5_5_QCOM - 0.000714583333333 x_0_9_5_5_SBUX
 - 0.000714583333333 x_0_9_5_5_TSLA - 0.000714583333333 x_0_9_5_5_VRTX
 - 0.006125 x_0_9_5_AMD - 0.006125 x_0_9_5_AMGN - 0.006125 x_0_9_5_ASML
 - 0.006125 x_0_9_5_DLTR - 0.006125 x_0_9_5_MTCH - 0.006125 x_0_9_5_NFLX
 - 0.006125 x_0_9_5_QCOM - 0.006125 x_0_9_5_SBUX - 0.006125 x_0_9_5_TSLA
 - 0.006125 x_0_9_5_VRTX - 0.000714583333333 x_0_9_6_0_AMD
 - 0.000714583333333 x_0_9_6_0_AMGN - 0.000714583333333 x_0_9_6_0_ASML
 - 0.000714583333333 x_0_9_6_0_DLTR - 0.000714583333333 x_0_9_6_0_MTCH
 - 0.000714583333333 x_0_9_6_0_NFLX - 0.000714583333333 x_0_9_6_0_QCOM
 - 0.000714583333333 x_0_9_6_0_SBUX - 0.000714583333333 x_0_9_6_0_TSLA
 - 0.000714583333333 x_0_9_6_0_VRTX - 0.000714583333333 x_0_9_6_1_AMD
 - 0.000714583333333 x_0_9_6_1_AMGN - 0.000714583333333 x_0_9_6_1_ASML
 - 0.000714583333333 x_0_9_6_1_DLTR - 0.000714583333333 x_0_9_6_1_MTCH
 - 0.000714583333333 x_0_9_6_1_NFLX - 0.000714583333333 x_0_9_6_1_QCOM
 - 0.000714583333333 x_0_9_6_1_SBUX - 0.000714583333333 x_0_9_6_1_TSLA
 - 0.000714583333333 x_0_9_6_1_VRTX - 0.000714583333333 x_0_9_6_2_AMD
 - 0.000714583333333 x_0_9_6_2_AMGN - 0.000714583333333 x_0_9_6_2_ASML
 - 0.000714583333333 x_0_9_6_2_DLTR - 0.000714583333333 x_0_9_6_2_MTCH
 - 0.000714583333333 x_0_9_6_2_NFLX - 0.000714583333333 x_0_9_6_2_QCOM
 - 0.000714583333333 x_0_9_6_2_SBUX - 0.000714583333333 x_0_9_6_2_TSLA
 - 0.000714583333333 x_0_9_6_2_VRTX - 0.000714583333333 x_0_9_6_3_AMD
 - 0.000714583333333 x_0_9_6_3_AMGN - 0.000714583333333 x_0_9_6_3_ASML
 - 0.000714583333333 x_0_9_6_3_DLTR - 0.000714583333333 x_0_9_6_3_MTCH
 - 0.000714583333333 x_0_9_6_3_NFLX - 0.000714583333333 x_0_9_6_3_QCOM
 - 0.000714583333333 x_0_9_6_3_SBUX - 0.000714583333333 x_0_9_6_3_TSLA
 - 0.000714583333333 x_0_9_6_3_VRTX - 0.000714583333333 x_0_9_6_4_AMD
 - 0.000714583333333 x_0_9_6_4_AMGN - 0.000714583333333 x_0_9_6_4_ASML
 - 0.000714583333333 x_0_9_6_4_DLTR - 0.000714583333333 x_0_9_6_4_MTCH
 - 0.000714583333333 x_0_9_6_4_NFLX - 0.000714583333333 x_0_9_6_4_QCOM
 - 0.000714583333333 x_0_9_6_4_SBUX - 0.000714583333333 x_0_9_6_4_TSLA
 - 0.000714583333333 x_0_9_6_4_VRTX - 0.000714583333333 x_0_9_6_5_AMD
 - 0.000714583333333 x_0_9_6_5_AMGN - 0.000714583333333 x_0_9_6_5_ASML
 - 0.000714583333333 x_0_9_6_5_DLTR - 0.000714583333333 x_0_9_6_5_MTCH
 - 0.000714583333333 x_0_9_6_5_NFLX - 0.000714583333333 x_0_9_6_5_QCOM
 - 0.000714583333333 x_0_9_6_5_SBUX - 0.000714583333333 x_0_9_6_5_TSLA
 - 0.000714583333333 x_0_9_6_5_VRTX - 0.006125 x_0_9_6_AMD
 - 0.006125 x_0_9_6_AMGN - 0.006125 x_0_9_6_ASML - 0.006125 x_0_9_6_DLTR
 - 0.006125 x_0_9_6_MTCH - 0.006125 x_0_9_6_NFLX - 0.006125 x_0_9_6_QCOM
 - 0.006125 x_0_9_6_SBUX - 0.006125 x_0_9_6_TSLA - 0.006125 x_0_9_6_VRTX
 - 0.000714583333333 x_0_9_7_0_AMD - 0.000714583333333 x_0_9_7_0_AMGN
 - 0.000714583333333 x_0_9_7_0_ASML - 0.000714583333333 x_0_9_7_0_DLTR
 - 0.000714583333333 x_0_9_7_0_MTCH - 0.000714583333333 x_0_9_7_0_NFLX
 - 0.000714583333333 x_0_9_7_0_QCOM - 0.000714583333333 x_0_9_7_0_SBUX
 - 0.000714583333333 x_0_9_7_0_TSLA - 0.000714583333333 x_0_9_7_0_VRTX
 - 0.000714583333333 x_0_9_7_1_AMD - 0.000714583333333 x_0_9_7_1_AMGN
 - 0.000714583333333 x_0_9_7_1_ASML - 0.000714583333333 x_0_9_7_1_DLTR
 - 0.000714583333333 x_0_9_7_1_MTCH - 0.000714583333333 x_0_9_7_1_NFLX
 - 0.000714583333333 x_0_9_7_1_QCOM - 0.000714583333333 x_0_9_7_1_SBUX
 - 0.000714583333333 x_0_9_7_1_TSLA - 0.000714583333333 x_0_9_7_1_VRTX
 - 0.000714583333333 x_0_9_7_2_AMD - 0.000714583333333 x_0_9_7_2_AMGN
 - 0.000714583333333 x_0_9_7_2_ASML - 0.000714583333333 x_0_9_7_2_DLTR
 - 0.000714583333333 x_0_9_7_2_MTCH - 0.000714583333333 x_0_9_7_2_NFLX
 - 0.000714583333333 x_0_9_7_2_QCOM - 0.000714583333333 x_0_9_7_2_SBUX
 - 0.000714583333333 x_0_9_7_2_TSLA - 0.000714583333333 x_0_9_7_2_VRTX
 - 0.000714583333333 x_0_9_7_3_AMD - 0.000714583333333 x_0_9_7_3_AMGN
 - 0.000714583333333 x_0_9_7_3_ASML - 0.000714583333333 x_0_9_7_3_DLTR
 - 0.000714583333333 x_0_9_7_3_MTCH - 0.000714583333333 x_0_9_7_3_NFLX
 - 0.000714583333333 x_0_9_7_3_QCOM - 0.000714583333333 x_0_9_7_3_SBUX
 - 0.000714583333333 x_0_9_7_3_TSLA - 0.000714583333333 x_0_9_7_3_VRTX
 - 0.000714583333333 x_0_9_7_4_AMD - 0.000714583333333 x_0_9_7_4_AMGN
 - 0.000714583333333 x_0_9_7_4_ASML - 0.000714583333333 x_0_9_7_4_DLTR
 - 0.000714583333333 x_0_9_7_4_MTCH - 0.000714583333333 x_0_9_7_4_NFLX
 - 0.000714583333333 x_0_9_7_4_QCOM - 0.000714583333333 x_0_9_7_4_SBUX
 - 0.000714583333333 x_0_9_7_4_TSLA - 0.000714583333333 x_0_9_7_4_VRTX
 - 0.000714583333333 x_0_9_7_5_AMD - 0.000714583333333 x_0_9_7_5_AMGN
 - 0.000714583333333 x_0_9_7_5_ASML - 0.000714583333333 x_0_9_7_5_DLTR
 - 0.000714583333333 x_0_9_7_5_MTCH - 0.000714583333333 x_0_9_7_5_NFLX
 - 0.000714583333333 x_0_9_7_5_QCOM - 0.000714583333333 x_0_9_7_5_SBUX
 - 0.000714583333333 x_0_9_7_5_TSLA - 0.000714583333333 x_0_9_7_5_VRTX
 - 0.006125 x_0_9_7_AMD - 0.006125 x_0_9_7_AMGN - 0.006125 x_0_9_7_ASML
 - 0.006125 x_0_9_7_DLTR - 0.006125 x_0_9_7_MTCH - 0.006125 x_0_9_7_NFLX
 - 0.006125 x_0_9_7_QCOM - 0.006125 x_0_9_7_SBUX - 0.006125 x_0_9_7_TSLA
 - 0.006125 x_0_9_7_VRTX - 0.07 x_0_9_AMD - 0.07 x_0_9_AMGN - 0.07 x_0_9_ASML
 - 0.07 x_0_9_DLTR - 0.07 x_0_9_MTCH - 0.07 x_0_9_NFLX - 0.07 x_0_9_QCOM
 - 0.07 x_0_9_SBUX - 0.07 x_0_9_TSLA - 0.07 x_0_9_VRTX - x_0_AMD - x_0_AMGN
 - x_0_ASML - x_0_DLTR - x_0_MTCH - x_0_NFLX - x_0_QCOM - x_0_SBUX - x_0_TSLA
 - x_0_VRTX
Subject To
A_abs_stockAMD_in_0_0: o_0_0_AMD - x_0_0_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_0_0: o_0_0_0_AMD - x_0_0_0_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_0: o_0_0_0_0_AMD - x_0_0_0_0_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_1: o_0_0_0_1_AMD - x_0_0_0_1_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_2: o_0_0_0_2_AMD - x_0_0_0_2_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_3: o_0_0_0_3_AMD - x_0_0_0_3_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_4: o_0_0_0_4_AMD - x_0_0_0_4_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_0_5: o_0_0_0_5_AMD - x_0_0_0_5_AMD + x_0_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_1: o_0_0_1_AMD - x_0_0_1_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_1_0: o_0_0_1_0_AMD - x_0_0_1_0_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_1_1: o_0_0_1_1_AMD - x_0_0_1_1_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_1_2: o_0_0_1_2_AMD - x_0_0_1_2_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_1_3: o_0_0_1_3_AMD - x_0_0_1_3_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_1_4: o_0_0_1_4_AMD - x_0_0_1_4_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_1_5: o_0_0_1_5_AMD - x_0_0_1_5_AMD + x_0_0_1_AMD >= 0
A_abs_stockAMD_in_0_0_2: o_0_0_2_AMD - x_0_0_2_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_2_0: o_0_0_2_0_AMD - x_0_0_2_0_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_2_1: o_0_0_2_1_AMD - x_0_0_2_1_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_2_2: o_0_0_2_2_AMD - x_0_0_2_2_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_2_3: o_0_0_2_3_AMD - x_0_0_2_3_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_2_4: o_0_0_2_4_AMD - x_0_0_2_4_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_2_5: o_0_0_2_5_AMD - x_0_0_2_5_AMD + x_0_0_2_AMD >= 0
A_abs_stockAMD_in_0_0_3: o_0_0_3_AMD - x_0_0_3_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_3_0: o_0_0_3_0_AMD - x_0_0_3_0_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_3_1: o_0_0_3_1_AMD - x_0_0_3_1_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_3_2: o_0_0_3_2_AMD - x_0_0_3_2_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_3_3: o_0_0_3_3_AMD - x_0_0_3_3_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_3_4: o_0_0_3_4_AMD - x_0_0_3_4_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_3_5: o_0_0_3_5_AMD - x_0_0_3_5_AMD + x_0_0_3_AMD >= 0
A_abs_stockAMD_in_0_0_4: o_0_0_4_AMD - x_0_0_4_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_4_0: o_0_0_4_0_AMD - x_0_0_4_0_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_4_1: o_0_0_4_1_AMD - x_0_0_4_1_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_4_2: o_0_0_4_2_AMD - x_0_0_4_2_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_4_3: o_0_0_4_3_AMD - x_0_0_4_3_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_4_4: o_0_0_4_4_AMD - x_0_0_4_4_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_4_5: o_0_0_4_5_AMD - x_0_0_4_5_AMD + x_0_0_4_AMD >= 0
A_abs_stockAMD_in_0_0_5: o_0_0_5_AMD - x_0_0_5_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_5_0: o_0_0_5_0_AMD - x_0_0_5_0_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_5_1: o_0_0_5_1_AMD - x_0_0_5_1_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_5_2: o_0_0_5_2_AMD - x_0_0_5_2_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_5_3: o_0_0_5_3_AMD - x_0_0_5_3_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_5_4: o_0_0_5_4_AMD - x_0_0_5_4_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_5_5: o_0_0_5_5_AMD - x_0_0_5_5_AMD + x_0_0_5_AMD >= 0
A_abs_stockAMD_in_0_0_6: o_0_0_6_AMD - x_0_0_6_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_6_0: o_0_0_6_0_AMD - x_0_0_6_0_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_6_1: o_0_0_6_1_AMD - x_0_0_6_1_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_6_2: o_0_0_6_2_AMD - x_0_0_6_2_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_6_3: o_0_0_6_3_AMD - x_0_0_6_3_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_6_4: o_0_0_6_4_AMD - x_0_0_6_4_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_6_5: o_0_0_6_5_AMD - x_0_0_6_5_AMD + x_0_0_6_AMD >= 0
A_abs_stockAMD_in_0_0_7: o_0_0_7_AMD - x_0_0_7_AMD + x_0_0_AMD >= 0
A_abs_stockAMD_in_0_0_7_0: o_0_0_7_0_AMD - x_0_0_7_0_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_0_7_1: o_0_0_7_1_AMD - x_0_0_7_1_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_0_7_2: o_0_0_7_2_AMD - x_0_0_7_2_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_0_7_3: o_0_0_7_3_AMD - x_0_0_7_3_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_0_7_4: o_0_0_7_4_AMD - x_0_0_7_4_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_0_7_5: o_0_0_7_5_AMD - x_0_0_7_5_AMD + x_0_0_7_AMD >= 0
A_abs_stockAMD_in_0_1: o_0_1_AMD - x_0_1_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_1_0: o_0_1_0_AMD - x_0_1_0_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_0_0: o_0_1_0_0_AMD - x_0_1_0_0_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_0_1: o_0_1_0_1_AMD - x_0_1_0_1_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_0_2: o_0_1_0_2_AMD - x_0_1_0_2_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_0_3: o_0_1_0_3_AMD - x_0_1_0_3_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_0_4: o_0_1_0_4_AMD - x_0_1_0_4_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_0_5: o_0_1_0_5_AMD - x_0_1_0_5_AMD + x_0_1_0_AMD >= 0
A_abs_stockAMD_in_0_1_1: o_0_1_1_AMD - x_0_1_1_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_0: o_0_1_1_0_AMD - x_0_1_1_0_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_1: o_0_1_1_1_AMD - x_0_1_1_1_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_2: o_0_1_1_2_AMD - x_0_1_1_2_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_3: o_0_1_1_3_AMD - x_0_1_1_3_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_4: o_0_1_1_4_AMD - x_0_1_1_4_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_1_5: o_0_1_1_5_AMD - x_0_1_1_5_AMD + x_0_1_1_AMD >= 0
A_abs_stockAMD_in_0_1_2: o_0_1_2_AMD - x_0_1_2_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_2_0: o_0_1_2_0_AMD - x_0_1_2_0_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_2_1: o_0_1_2_1_AMD - x_0_1_2_1_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_2_2: o_0_1_2_2_AMD - x_0_1_2_2_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_2_3: o_0_1_2_3_AMD - x_0_1_2_3_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_2_4: o_0_1_2_4_AMD - x_0_1_2_4_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_2_5: o_0_1_2_5_AMD - x_0_1_2_5_AMD + x_0_1_2_AMD >= 0
A_abs_stockAMD_in_0_1_3: o_0_1_3_AMD - x_0_1_3_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_3_0: o_0_1_3_0_AMD - x_0_1_3_0_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_3_1: o_0_1_3_1_AMD - x_0_1_3_1_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_3_2: o_0_1_3_2_AMD - x_0_1_3_2_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_3_3: o_0_1_3_3_AMD - x_0_1_3_3_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_3_4: o_0_1_3_4_AMD - x_0_1_3_4_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_3_5: o_0_1_3_5_AMD - x_0_1_3_5_AMD + x_0_1_3_AMD >= 0
A_abs_stockAMD_in_0_1_4: o_0_1_4_AMD - x_0_1_4_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_4_0: o_0_1_4_0_AMD - x_0_1_4_0_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_4_1: o_0_1_4_1_AMD - x_0_1_4_1_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_4_2: o_0_1_4_2_AMD - x_0_1_4_2_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_4_3: o_0_1_4_3_AMD - x_0_1_4_3_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_4_4: o_0_1_4_4_AMD - x_0_1_4_4_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_4_5: o_0_1_4_5_AMD - x_0_1_4_5_AMD + x_0_1_4_AMD >= 0
A_abs_stockAMD_in_0_1_5: o_0_1_5_AMD - x_0_1_5_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_5_0: o_0_1_5_0_AMD - x_0_1_5_0_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_5_1: o_0_1_5_1_AMD - x_0_1_5_1_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_5_2: o_0_1_5_2_AMD - x_0_1_5_2_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_5_3: o_0_1_5_3_AMD - x_0_1_5_3_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_5_4: o_0_1_5_4_AMD - x_0_1_5_4_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_5_5: o_0_1_5_5_AMD - x_0_1_5_5_AMD + x_0_1_5_AMD >= 0
A_abs_stockAMD_in_0_1_6: o_0_1_6_AMD - x_0_1_6_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_6_0: o_0_1_6_0_AMD - x_0_1_6_0_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_6_1: o_0_1_6_1_AMD - x_0_1_6_1_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_6_2: o_0_1_6_2_AMD - x_0_1_6_2_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_6_3: o_0_1_6_3_AMD - x_0_1_6_3_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_6_4: o_0_1_6_4_AMD - x_0_1_6_4_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_6_5: o_0_1_6_5_AMD - x_0_1_6_5_AMD + x_0_1_6_AMD >= 0
A_abs_stockAMD_in_0_1_7: o_0_1_7_AMD - x_0_1_7_AMD + x_0_1_AMD >= 0
A_abs_stockAMD_in_0_1_7_0: o_0_1_7_0_AMD - x_0_1_7_0_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_1_7_1: o_0_1_7_1_AMD - x_0_1_7_1_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_1_7_2: o_0_1_7_2_AMD - x_0_1_7_2_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_1_7_3: o_0_1_7_3_AMD - x_0_1_7_3_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_1_7_4: o_0_1_7_4_AMD - x_0_1_7_4_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_1_7_5: o_0_1_7_5_AMD - x_0_1_7_5_AMD + x_0_1_7_AMD >= 0
A_abs_stockAMD_in_0_2: o_0_2_AMD - x_0_2_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_2_0: o_0_2_0_AMD - x_0_2_0_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_0_0: o_0_2_0_0_AMD - x_0_2_0_0_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_0_1: o_0_2_0_1_AMD - x_0_2_0_1_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_0_2: o_0_2_0_2_AMD - x_0_2_0_2_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_0_3: o_0_2_0_3_AMD - x_0_2_0_3_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_0_4: o_0_2_0_4_AMD - x_0_2_0_4_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_0_5: o_0_2_0_5_AMD - x_0_2_0_5_AMD + x_0_2_0_AMD >= 0
A_abs_stockAMD_in_0_2_1: o_0_2_1_AMD - x_0_2_1_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_1_0: o_0_2_1_0_AMD - x_0_2_1_0_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_1_1: o_0_2_1_1_AMD - x_0_2_1_1_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_1_2: o_0_2_1_2_AMD - x_0_2_1_2_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_1_3: o_0_2_1_3_AMD - x_0_2_1_3_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_1_4: o_0_2_1_4_AMD - x_0_2_1_4_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_1_5: o_0_2_1_5_AMD - x_0_2_1_5_AMD + x_0_2_1_AMD >= 0
A_abs_stockAMD_in_0_2_2: o_0_2_2_AMD - x_0_2_2_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_0: o_0_2_2_0_AMD - x_0_2_2_0_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_1: o_0_2_2_1_AMD - x_0_2_2_1_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_2: o_0_2_2_2_AMD - x_0_2_2_2_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_3: o_0_2_2_3_AMD - x_0_2_2_3_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_4: o_0_2_2_4_AMD - x_0_2_2_4_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_2_5: o_0_2_2_5_AMD - x_0_2_2_5_AMD + x_0_2_2_AMD >= 0
A_abs_stockAMD_in_0_2_3: o_0_2_3_AMD - x_0_2_3_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_3_0: o_0_2_3_0_AMD - x_0_2_3_0_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_3_1: o_0_2_3_1_AMD - x_0_2_3_1_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_3_2: o_0_2_3_2_AMD - x_0_2_3_2_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_3_3: o_0_2_3_3_AMD - x_0_2_3_3_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_3_4: o_0_2_3_4_AMD - x_0_2_3_4_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_3_5: o_0_2_3_5_AMD - x_0_2_3_5_AMD + x_0_2_3_AMD >= 0
A_abs_stockAMD_in_0_2_4: o_0_2_4_AMD - x_0_2_4_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_4_0: o_0_2_4_0_AMD - x_0_2_4_0_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_4_1: o_0_2_4_1_AMD - x_0_2_4_1_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_4_2: o_0_2_4_2_AMD - x_0_2_4_2_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_4_3: o_0_2_4_3_AMD - x_0_2_4_3_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_4_4: o_0_2_4_4_AMD - x_0_2_4_4_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_4_5: o_0_2_4_5_AMD - x_0_2_4_5_AMD + x_0_2_4_AMD >= 0
A_abs_stockAMD_in_0_2_5: o_0_2_5_AMD - x_0_2_5_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_5_0: o_0_2_5_0_AMD - x_0_2_5_0_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_5_1: o_0_2_5_1_AMD - x_0_2_5_1_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_5_2: o_0_2_5_2_AMD - x_0_2_5_2_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_5_3: o_0_2_5_3_AMD - x_0_2_5_3_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_5_4: o_0_2_5_4_AMD - x_0_2_5_4_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_5_5: o_0_2_5_5_AMD - x_0_2_5_5_AMD + x_0_2_5_AMD >= 0
A_abs_stockAMD_in_0_2_6: o_0_2_6_AMD - x_0_2_6_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_6_0: o_0_2_6_0_AMD - x_0_2_6_0_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_6_1: o_0_2_6_1_AMD - x_0_2_6_1_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_6_2: o_0_2_6_2_AMD - x_0_2_6_2_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_6_3: o_0_2_6_3_AMD - x_0_2_6_3_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_6_4: o_0_2_6_4_AMD - x_0_2_6_4_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_6_5: o_0_2_6_5_AMD - x_0_2_6_5_AMD + x_0_2_6_AMD >= 0
A_abs_stockAMD_in_0_2_7: o_0_2_7_AMD - x_0_2_7_AMD + x_0_2_AMD >= 0
A_abs_stockAMD_in_0_2_7_0: o_0_2_7_0_AMD - x_0_2_7_0_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_2_7_1: o_0_2_7_1_AMD - x_0_2_7_1_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_2_7_2: o_0_2_7_2_AMD - x_0_2_7_2_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_2_7_3: o_0_2_7_3_AMD - x_0_2_7_3_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_2_7_4: o_0_2_7_4_AMD - x_0_2_7_4_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_2_7_5: o_0_2_7_5_AMD - x_0_2_7_5_AMD + x_0_2_7_AMD >= 0
A_abs_stockAMD_in_0_3: o_0_3_AMD - x_0_3_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_3_0: o_0_3_0_AMD - x_0_3_0_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_0_0: o_0_3_0_0_AMD - x_0_3_0_0_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_0_1: o_0_3_0_1_AMD - x_0_3_0_1_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_0_2: o_0_3_0_2_AMD - x_0_3_0_2_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_0_3: o_0_3_0_3_AMD - x_0_3_0_3_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_0_4: o_0_3_0_4_AMD - x_0_3_0_4_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_0_5: o_0_3_0_5_AMD - x_0_3_0_5_AMD + x_0_3_0_AMD >= 0
A_abs_stockAMD_in_0_3_1: o_0_3_1_AMD - x_0_3_1_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_1_0: o_0_3_1_0_AMD - x_0_3_1_0_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_1_1: o_0_3_1_1_AMD - x_0_3_1_1_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_1_2: o_0_3_1_2_AMD - x_0_3_1_2_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_1_3: o_0_3_1_3_AMD - x_0_3_1_3_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_1_4: o_0_3_1_4_AMD - x_0_3_1_4_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_1_5: o_0_3_1_5_AMD - x_0_3_1_5_AMD + x_0_3_1_AMD >= 0
A_abs_stockAMD_in_0_3_2: o_0_3_2_AMD - x_0_3_2_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_2_0: o_0_3_2_0_AMD - x_0_3_2_0_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_2_1: o_0_3_2_1_AMD - x_0_3_2_1_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_2_2: o_0_3_2_2_AMD - x_0_3_2_2_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_2_3: o_0_3_2_3_AMD - x_0_3_2_3_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_2_4: o_0_3_2_4_AMD - x_0_3_2_4_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_2_5: o_0_3_2_5_AMD - x_0_3_2_5_AMD + x_0_3_2_AMD >= 0
A_abs_stockAMD_in_0_3_3: o_0_3_3_AMD - x_0_3_3_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_0: o_0_3_3_0_AMD - x_0_3_3_0_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_1: o_0_3_3_1_AMD - x_0_3_3_1_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_2: o_0_3_3_2_AMD - x_0_3_3_2_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_3: o_0_3_3_3_AMD - x_0_3_3_3_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_4: o_0_3_3_4_AMD - x_0_3_3_4_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_3_5: o_0_3_3_5_AMD - x_0_3_3_5_AMD + x_0_3_3_AMD >= 0
A_abs_stockAMD_in_0_3_4: o_0_3_4_AMD - x_0_3_4_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_4_0: o_0_3_4_0_AMD - x_0_3_4_0_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_4_1: o_0_3_4_1_AMD - x_0_3_4_1_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_4_2: o_0_3_4_2_AMD - x_0_3_4_2_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_4_3: o_0_3_4_3_AMD - x_0_3_4_3_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_4_4: o_0_3_4_4_AMD - x_0_3_4_4_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_4_5: o_0_3_4_5_AMD - x_0_3_4_5_AMD + x_0_3_4_AMD >= 0
A_abs_stockAMD_in_0_3_5: o_0_3_5_AMD - x_0_3_5_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_5_0: o_0_3_5_0_AMD - x_0_3_5_0_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_5_1: o_0_3_5_1_AMD - x_0_3_5_1_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_5_2: o_0_3_5_2_AMD - x_0_3_5_2_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_5_3: o_0_3_5_3_AMD - x_0_3_5_3_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_5_4: o_0_3_5_4_AMD - x_0_3_5_4_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_5_5: o_0_3_5_5_AMD - x_0_3_5_5_AMD + x_0_3_5_AMD >= 0
A_abs_stockAMD_in_0_3_6: o_0_3_6_AMD - x_0_3_6_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_6_0: o_0_3_6_0_AMD - x_0_3_6_0_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_6_1: o_0_3_6_1_AMD - x_0_3_6_1_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_6_2: o_0_3_6_2_AMD - x_0_3_6_2_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_6_3: o_0_3_6_3_AMD - x_0_3_6_3_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_6_4: o_0_3_6_4_AMD - x_0_3_6_4_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_6_5: o_0_3_6_5_AMD - x_0_3_6_5_AMD + x_0_3_6_AMD >= 0
A_abs_stockAMD_in_0_3_7: o_0_3_7_AMD - x_0_3_7_AMD + x_0_3_AMD >= 0
A_abs_stockAMD_in_0_3_7_0: o_0_3_7_0_AMD - x_0_3_7_0_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_3_7_1: o_0_3_7_1_AMD - x_0_3_7_1_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_3_7_2: o_0_3_7_2_AMD - x_0_3_7_2_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_3_7_3: o_0_3_7_3_AMD - x_0_3_7_3_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_3_7_4: o_0_3_7_4_AMD - x_0_3_7_4_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_3_7_5: o_0_3_7_5_AMD - x_0_3_7_5_AMD + x_0_3_7_AMD >= 0
A_abs_stockAMD_in_0_4: o_0_4_AMD - x_0_4_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_4_0: o_0_4_0_AMD - x_0_4_0_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_0_0: o_0_4_0_0_AMD - x_0_4_0_0_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_0_1: o_0_4_0_1_AMD - x_0_4_0_1_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_0_2: o_0_4_0_2_AMD - x_0_4_0_2_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_0_3: o_0_4_0_3_AMD - x_0_4_0_3_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_0_4: o_0_4_0_4_AMD - x_0_4_0_4_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_0_5: o_0_4_0_5_AMD - x_0_4_0_5_AMD + x_0_4_0_AMD >= 0
A_abs_stockAMD_in_0_4_1: o_0_4_1_AMD - x_0_4_1_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_1_0: o_0_4_1_0_AMD - x_0_4_1_0_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_1_1: o_0_4_1_1_AMD - x_0_4_1_1_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_1_2: o_0_4_1_2_AMD - x_0_4_1_2_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_1_3: o_0_4_1_3_AMD - x_0_4_1_3_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_1_4: o_0_4_1_4_AMD - x_0_4_1_4_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_1_5: o_0_4_1_5_AMD - x_0_4_1_5_AMD + x_0_4_1_AMD >= 0
A_abs_stockAMD_in_0_4_2: o_0_4_2_AMD - x_0_4_2_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_2_0: o_0_4_2_0_AMD - x_0_4_2_0_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_2_1: o_0_4_2_1_AMD - x_0_4_2_1_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_2_2: o_0_4_2_2_AMD - x_0_4_2_2_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_2_3: o_0_4_2_3_AMD - x_0_4_2_3_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_2_4: o_0_4_2_4_AMD - x_0_4_2_4_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_2_5: o_0_4_2_5_AMD - x_0_4_2_5_AMD + x_0_4_2_AMD >= 0
A_abs_stockAMD_in_0_4_3: o_0_4_3_AMD - x_0_4_3_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_3_0: o_0_4_3_0_AMD - x_0_4_3_0_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_3_1: o_0_4_3_1_AMD - x_0_4_3_1_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_3_2: o_0_4_3_2_AMD - x_0_4_3_2_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_3_3: o_0_4_3_3_AMD - x_0_4_3_3_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_3_4: o_0_4_3_4_AMD - x_0_4_3_4_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_3_5: o_0_4_3_5_AMD - x_0_4_3_5_AMD + x_0_4_3_AMD >= 0
A_abs_stockAMD_in_0_4_4: o_0_4_4_AMD - x_0_4_4_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_0: o_0_4_4_0_AMD - x_0_4_4_0_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_1: o_0_4_4_1_AMD - x_0_4_4_1_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_2: o_0_4_4_2_AMD - x_0_4_4_2_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_3: o_0_4_4_3_AMD - x_0_4_4_3_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_4: o_0_4_4_4_AMD - x_0_4_4_4_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_4_5: o_0_4_4_5_AMD - x_0_4_4_5_AMD + x_0_4_4_AMD >= 0
A_abs_stockAMD_in_0_4_5: o_0_4_5_AMD - x_0_4_5_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_5_0: o_0_4_5_0_AMD - x_0_4_5_0_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_5_1: o_0_4_5_1_AMD - x_0_4_5_1_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_5_2: o_0_4_5_2_AMD - x_0_4_5_2_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_5_3: o_0_4_5_3_AMD - x_0_4_5_3_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_5_4: o_0_4_5_4_AMD - x_0_4_5_4_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_5_5: o_0_4_5_5_AMD - x_0_4_5_5_AMD + x_0_4_5_AMD >= 0
A_abs_stockAMD_in_0_4_6: o_0_4_6_AMD - x_0_4_6_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_6_0: o_0_4_6_0_AMD - x_0_4_6_0_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_6_1: o_0_4_6_1_AMD - x_0_4_6_1_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_6_2: o_0_4_6_2_AMD - x_0_4_6_2_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_6_3: o_0_4_6_3_AMD - x_0_4_6_3_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_6_4: o_0_4_6_4_AMD - x_0_4_6_4_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_6_5: o_0_4_6_5_AMD - x_0_4_6_5_AMD + x_0_4_6_AMD >= 0
A_abs_stockAMD_in_0_4_7: o_0_4_7_AMD - x_0_4_7_AMD + x_0_4_AMD >= 0
A_abs_stockAMD_in_0_4_7_0: o_0_4_7_0_AMD - x_0_4_7_0_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_4_7_1: o_0_4_7_1_AMD - x_0_4_7_1_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_4_7_2: o_0_4_7_2_AMD - x_0_4_7_2_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_4_7_3: o_0_4_7_3_AMD - x_0_4_7_3_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_4_7_4: o_0_4_7_4_AMD - x_0_4_7_4_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_4_7_5: o_0_4_7_5_AMD - x_0_4_7_5_AMD + x_0_4_7_AMD >= 0
A_abs_stockAMD_in_0_5: o_0_5_AMD - x_0_5_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_5_0: o_0_5_0_AMD - x_0_5_0_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_0_0: o_0_5_0_0_AMD - x_0_5_0_0_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_0_1: o_0_5_0_1_AMD - x_0_5_0_1_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_0_2: o_0_5_0_2_AMD - x_0_5_0_2_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_0_3: o_0_5_0_3_AMD - x_0_5_0_3_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_0_4: o_0_5_0_4_AMD - x_0_5_0_4_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_0_5: o_0_5_0_5_AMD - x_0_5_0_5_AMD + x_0_5_0_AMD >= 0
A_abs_stockAMD_in_0_5_1: o_0_5_1_AMD - x_0_5_1_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_1_0: o_0_5_1_0_AMD - x_0_5_1_0_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_1_1: o_0_5_1_1_AMD - x_0_5_1_1_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_1_2: o_0_5_1_2_AMD - x_0_5_1_2_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_1_3: o_0_5_1_3_AMD - x_0_5_1_3_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_1_4: o_0_5_1_4_AMD - x_0_5_1_4_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_1_5: o_0_5_1_5_AMD - x_0_5_1_5_AMD + x_0_5_1_AMD >= 0
A_abs_stockAMD_in_0_5_2: o_0_5_2_AMD - x_0_5_2_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_2_0: o_0_5_2_0_AMD - x_0_5_2_0_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_2_1: o_0_5_2_1_AMD - x_0_5_2_1_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_2_2: o_0_5_2_2_AMD - x_0_5_2_2_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_2_3: o_0_5_2_3_AMD - x_0_5_2_3_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_2_4: o_0_5_2_4_AMD - x_0_5_2_4_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_2_5: o_0_5_2_5_AMD - x_0_5_2_5_AMD + x_0_5_2_AMD >= 0
A_abs_stockAMD_in_0_5_3: o_0_5_3_AMD - x_0_5_3_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_3_0: o_0_5_3_0_AMD - x_0_5_3_0_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_3_1: o_0_5_3_1_AMD - x_0_5_3_1_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_3_2: o_0_5_3_2_AMD - x_0_5_3_2_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_3_3: o_0_5_3_3_AMD - x_0_5_3_3_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_3_4: o_0_5_3_4_AMD - x_0_5_3_4_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_3_5: o_0_5_3_5_AMD - x_0_5_3_5_AMD + x_0_5_3_AMD >= 0
A_abs_stockAMD_in_0_5_4: o_0_5_4_AMD - x_0_5_4_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_4_0: o_0_5_4_0_AMD - x_0_5_4_0_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_4_1: o_0_5_4_1_AMD - x_0_5_4_1_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_4_2: o_0_5_4_2_AMD - x_0_5_4_2_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_4_3: o_0_5_4_3_AMD - x_0_5_4_3_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_4_4: o_0_5_4_4_AMD - x_0_5_4_4_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_4_5: o_0_5_4_5_AMD - x_0_5_4_5_AMD + x_0_5_4_AMD >= 0
A_abs_stockAMD_in_0_5_5: o_0_5_5_AMD - x_0_5_5_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_0: o_0_5_5_0_AMD - x_0_5_5_0_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_1: o_0_5_5_1_AMD - x_0_5_5_1_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_2: o_0_5_5_2_AMD - x_0_5_5_2_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_3: o_0_5_5_3_AMD - x_0_5_5_3_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_4: o_0_5_5_4_AMD - x_0_5_5_4_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_5_5: o_0_5_5_5_AMD - x_0_5_5_5_AMD + x_0_5_5_AMD >= 0
A_abs_stockAMD_in_0_5_6: o_0_5_6_AMD - x_0_5_6_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_6_0: o_0_5_6_0_AMD - x_0_5_6_0_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_6_1: o_0_5_6_1_AMD - x_0_5_6_1_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_6_2: o_0_5_6_2_AMD - x_0_5_6_2_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_6_3: o_0_5_6_3_AMD - x_0_5_6_3_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_6_4: o_0_5_6_4_AMD - x_0_5_6_4_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_6_5: o_0_5_6_5_AMD - x_0_5_6_5_AMD + x_0_5_6_AMD >= 0
A_abs_stockAMD_in_0_5_7: o_0_5_7_AMD - x_0_5_7_AMD + x_0_5_AMD >= 0
A_abs_stockAMD_in_0_5_7_0: o_0_5_7_0_AMD - x_0_5_7_0_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_5_7_1: o_0_5_7_1_AMD - x_0_5_7_1_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_5_7_2: o_0_5_7_2_AMD - x_0_5_7_2_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_5_7_3: o_0_5_7_3_AMD - x_0_5_7_3_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_5_7_4: o_0_5_7_4_AMD - x_0_5_7_4_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_5_7_5: o_0_5_7_5_AMD - x_0_5_7_5_AMD + x_0_5_7_AMD >= 0
A_abs_stockAMD_in_0_6: o_0_6_AMD - x_0_6_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_6_0: o_0_6_0_AMD - x_0_6_0_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_0_0: o_0_6_0_0_AMD - x_0_6_0_0_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_0_1: o_0_6_0_1_AMD - x_0_6_0_1_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_0_2: o_0_6_0_2_AMD - x_0_6_0_2_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_0_3: o_0_6_0_3_AMD - x_0_6_0_3_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_0_4: o_0_6_0_4_AMD - x_0_6_0_4_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_0_5: o_0_6_0_5_AMD - x_0_6_0_5_AMD + x_0_6_0_AMD >= 0
A_abs_stockAMD_in_0_6_1: o_0_6_1_AMD - x_0_6_1_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_1_0: o_0_6_1_0_AMD - x_0_6_1_0_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_1_1: o_0_6_1_1_AMD - x_0_6_1_1_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_1_2: o_0_6_1_2_AMD - x_0_6_1_2_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_1_3: o_0_6_1_3_AMD - x_0_6_1_3_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_1_4: o_0_6_1_4_AMD - x_0_6_1_4_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_1_5: o_0_6_1_5_AMD - x_0_6_1_5_AMD + x_0_6_1_AMD >= 0
A_abs_stockAMD_in_0_6_2: o_0_6_2_AMD - x_0_6_2_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_2_0: o_0_6_2_0_AMD - x_0_6_2_0_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_2_1: o_0_6_2_1_AMD - x_0_6_2_1_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_2_2: o_0_6_2_2_AMD - x_0_6_2_2_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_2_3: o_0_6_2_3_AMD - x_0_6_2_3_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_2_4: o_0_6_2_4_AMD - x_0_6_2_4_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_2_5: o_0_6_2_5_AMD - x_0_6_2_5_AMD + x_0_6_2_AMD >= 0
A_abs_stockAMD_in_0_6_3: o_0_6_3_AMD - x_0_6_3_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_3_0: o_0_6_3_0_AMD - x_0_6_3_0_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_3_1: o_0_6_3_1_AMD - x_0_6_3_1_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_3_2: o_0_6_3_2_AMD - x_0_6_3_2_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_3_3: o_0_6_3_3_AMD - x_0_6_3_3_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_3_4: o_0_6_3_4_AMD - x_0_6_3_4_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_3_5: o_0_6_3_5_AMD - x_0_6_3_5_AMD + x_0_6_3_AMD >= 0
A_abs_stockAMD_in_0_6_4: o_0_6_4_AMD - x_0_6_4_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_4_0: o_0_6_4_0_AMD - x_0_6_4_0_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_4_1: o_0_6_4_1_AMD - x_0_6_4_1_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_4_2: o_0_6_4_2_AMD - x_0_6_4_2_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_4_3: o_0_6_4_3_AMD - x_0_6_4_3_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_4_4: o_0_6_4_4_AMD - x_0_6_4_4_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_4_5: o_0_6_4_5_AMD - x_0_6_4_5_AMD + x_0_6_4_AMD >= 0
A_abs_stockAMD_in_0_6_5: o_0_6_5_AMD - x_0_6_5_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_5_0: o_0_6_5_0_AMD - x_0_6_5_0_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_5_1: o_0_6_5_1_AMD - x_0_6_5_1_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_5_2: o_0_6_5_2_AMD - x_0_6_5_2_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_5_3: o_0_6_5_3_AMD - x_0_6_5_3_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_5_4: o_0_6_5_4_AMD - x_0_6_5_4_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_5_5: o_0_6_5_5_AMD - x_0_6_5_5_AMD + x_0_6_5_AMD >= 0
A_abs_stockAMD_in_0_6_6: o_0_6_6_AMD - x_0_6_6_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_0: o_0_6_6_0_AMD - x_0_6_6_0_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_1: o_0_6_6_1_AMD - x_0_6_6_1_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_2: o_0_6_6_2_AMD - x_0_6_6_2_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_3: o_0_6_6_3_AMD - x_0_6_6_3_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_4: o_0_6_6_4_AMD - x_0_6_6_4_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_6_5: o_0_6_6_5_AMD - x_0_6_6_5_AMD + x_0_6_6_AMD >= 0
A_abs_stockAMD_in_0_6_7: o_0_6_7_AMD - x_0_6_7_AMD + x_0_6_AMD >= 0
A_abs_stockAMD_in_0_6_7_0: o_0_6_7_0_AMD - x_0_6_7_0_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_6_7_1: o_0_6_7_1_AMD - x_0_6_7_1_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_6_7_2: o_0_6_7_2_AMD - x_0_6_7_2_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_6_7_3: o_0_6_7_3_AMD - x_0_6_7_3_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_6_7_4: o_0_6_7_4_AMD - x_0_6_7_4_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_6_7_5: o_0_6_7_5_AMD - x_0_6_7_5_AMD + x_0_6_7_AMD >= 0
A_abs_stockAMD_in_0_7: o_0_7_AMD - x_0_7_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_7_0: o_0_7_0_AMD - x_0_7_0_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_0_0: o_0_7_0_0_AMD - x_0_7_0_0_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_0_1: o_0_7_0_1_AMD - x_0_7_0_1_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_0_2: o_0_7_0_2_AMD - x_0_7_0_2_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_0_3: o_0_7_0_3_AMD - x_0_7_0_3_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_0_4: o_0_7_0_4_AMD - x_0_7_0_4_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_0_5: o_0_7_0_5_AMD - x_0_7_0_5_AMD + x_0_7_0_AMD >= 0
A_abs_stockAMD_in_0_7_1: o_0_7_1_AMD - x_0_7_1_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_1_0: o_0_7_1_0_AMD - x_0_7_1_0_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_1_1: o_0_7_1_1_AMD - x_0_7_1_1_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_1_2: o_0_7_1_2_AMD - x_0_7_1_2_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_1_3: o_0_7_1_3_AMD - x_0_7_1_3_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_1_4: o_0_7_1_4_AMD - x_0_7_1_4_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_1_5: o_0_7_1_5_AMD - x_0_7_1_5_AMD + x_0_7_1_AMD >= 0
A_abs_stockAMD_in_0_7_2: o_0_7_2_AMD - x_0_7_2_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_2_0: o_0_7_2_0_AMD - x_0_7_2_0_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_2_1: o_0_7_2_1_AMD - x_0_7_2_1_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_2_2: o_0_7_2_2_AMD - x_0_7_2_2_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_2_3: o_0_7_2_3_AMD - x_0_7_2_3_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_2_4: o_0_7_2_4_AMD - x_0_7_2_4_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_2_5: o_0_7_2_5_AMD - x_0_7_2_5_AMD + x_0_7_2_AMD >= 0
A_abs_stockAMD_in_0_7_3: o_0_7_3_AMD - x_0_7_3_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_3_0: o_0_7_3_0_AMD - x_0_7_3_0_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_3_1: o_0_7_3_1_AMD - x_0_7_3_1_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_3_2: o_0_7_3_2_AMD - x_0_7_3_2_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_3_3: o_0_7_3_3_AMD - x_0_7_3_3_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_3_4: o_0_7_3_4_AMD - x_0_7_3_4_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_3_5: o_0_7_3_5_AMD - x_0_7_3_5_AMD + x_0_7_3_AMD >= 0
A_abs_stockAMD_in_0_7_4: o_0_7_4_AMD - x_0_7_4_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_4_0: o_0_7_4_0_AMD - x_0_7_4_0_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_4_1: o_0_7_4_1_AMD - x_0_7_4_1_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_4_2: o_0_7_4_2_AMD - x_0_7_4_2_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_4_3: o_0_7_4_3_AMD - x_0_7_4_3_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_4_4: o_0_7_4_4_AMD - x_0_7_4_4_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_4_5: o_0_7_4_5_AMD - x_0_7_4_5_AMD + x_0_7_4_AMD >= 0
A_abs_stockAMD_in_0_7_5: o_0_7_5_AMD - x_0_7_5_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_5_0: o_0_7_5_0_AMD - x_0_7_5_0_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_5_1: o_0_7_5_1_AMD - x_0_7_5_1_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_5_2: o_0_7_5_2_AMD - x_0_7_5_2_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_5_3: o_0_7_5_3_AMD - x_0_7_5_3_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_5_4: o_0_7_5_4_AMD - x_0_7_5_4_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_5_5: o_0_7_5_5_AMD - x_0_7_5_5_AMD + x_0_7_5_AMD >= 0
A_abs_stockAMD_in_0_7_6: o_0_7_6_AMD - x_0_7_6_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_6_0: o_0_7_6_0_AMD - x_0_7_6_0_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_6_1: o_0_7_6_1_AMD - x_0_7_6_1_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_6_2: o_0_7_6_2_AMD - x_0_7_6_2_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_6_3: o_0_7_6_3_AMD - x_0_7_6_3_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_6_4: o_0_7_6_4_AMD - x_0_7_6_4_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_6_5: o_0_7_6_5_AMD - x_0_7_6_5_AMD + x_0_7_6_AMD >= 0
A_abs_stockAMD_in_0_7_7: o_0_7_7_AMD - x_0_7_7_AMD + x_0_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_0: o_0_7_7_0_AMD - x_0_7_7_0_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_1: o_0_7_7_1_AMD - x_0_7_7_1_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_2: o_0_7_7_2_AMD - x_0_7_7_2_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_3: o_0_7_7_3_AMD - x_0_7_7_3_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_4: o_0_7_7_4_AMD - x_0_7_7_4_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_7_7_5: o_0_7_7_5_AMD - x_0_7_7_5_AMD + x_0_7_7_AMD >= 0
A_abs_stockAMD_in_0_8: o_0_8_AMD - x_0_8_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_8_0: o_0_8_0_AMD - x_0_8_0_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_0_0: o_0_8_0_0_AMD - x_0_8_0_0_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_0_1: o_0_8_0_1_AMD - x_0_8_0_1_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_0_2: o_0_8_0_2_AMD - x_0_8_0_2_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_0_3: o_0_8_0_3_AMD - x_0_8_0_3_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_0_4: o_0_8_0_4_AMD - x_0_8_0_4_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_0_5: o_0_8_0_5_AMD - x_0_8_0_5_AMD + x_0_8_0_AMD >= 0
A_abs_stockAMD_in_0_8_1: o_0_8_1_AMD - x_0_8_1_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_1_0: o_0_8_1_0_AMD - x_0_8_1_0_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_1_1: o_0_8_1_1_AMD - x_0_8_1_1_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_1_2: o_0_8_1_2_AMD - x_0_8_1_2_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_1_3: o_0_8_1_3_AMD - x_0_8_1_3_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_1_4: o_0_8_1_4_AMD - x_0_8_1_4_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_1_5: o_0_8_1_5_AMD - x_0_8_1_5_AMD + x_0_8_1_AMD >= 0
A_abs_stockAMD_in_0_8_2: o_0_8_2_AMD - x_0_8_2_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_2_0: o_0_8_2_0_AMD - x_0_8_2_0_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_2_1: o_0_8_2_1_AMD - x_0_8_2_1_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_2_2: o_0_8_2_2_AMD - x_0_8_2_2_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_2_3: o_0_8_2_3_AMD - x_0_8_2_3_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_2_4: o_0_8_2_4_AMD - x_0_8_2_4_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_2_5: o_0_8_2_5_AMD - x_0_8_2_5_AMD + x_0_8_2_AMD >= 0
A_abs_stockAMD_in_0_8_3: o_0_8_3_AMD - x_0_8_3_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_3_0: o_0_8_3_0_AMD - x_0_8_3_0_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_3_1: o_0_8_3_1_AMD - x_0_8_3_1_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_3_2: o_0_8_3_2_AMD - x_0_8_3_2_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_3_3: o_0_8_3_3_AMD - x_0_8_3_3_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_3_4: o_0_8_3_4_AMD - x_0_8_3_4_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_3_5: o_0_8_3_5_AMD - x_0_8_3_5_AMD + x_0_8_3_AMD >= 0
A_abs_stockAMD_in_0_8_4: o_0_8_4_AMD - x_0_8_4_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_4_0: o_0_8_4_0_AMD - x_0_8_4_0_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_4_1: o_0_8_4_1_AMD - x_0_8_4_1_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_4_2: o_0_8_4_2_AMD - x_0_8_4_2_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_4_3: o_0_8_4_3_AMD - x_0_8_4_3_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_4_4: o_0_8_4_4_AMD - x_0_8_4_4_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_4_5: o_0_8_4_5_AMD - x_0_8_4_5_AMD + x_0_8_4_AMD >= 0
A_abs_stockAMD_in_0_8_5: o_0_8_5_AMD - x_0_8_5_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_5_0: o_0_8_5_0_AMD - x_0_8_5_0_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_5_1: o_0_8_5_1_AMD - x_0_8_5_1_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_5_2: o_0_8_5_2_AMD - x_0_8_5_2_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_5_3: o_0_8_5_3_AMD - x_0_8_5_3_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_5_4: o_0_8_5_4_AMD - x_0_8_5_4_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_5_5: o_0_8_5_5_AMD - x_0_8_5_5_AMD + x_0_8_5_AMD >= 0
A_abs_stockAMD_in_0_8_6: o_0_8_6_AMD - x_0_8_6_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_6_0: o_0_8_6_0_AMD - x_0_8_6_0_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_6_1: o_0_8_6_1_AMD - x_0_8_6_1_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_6_2: o_0_8_6_2_AMD - x_0_8_6_2_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_6_3: o_0_8_6_3_AMD - x_0_8_6_3_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_6_4: o_0_8_6_4_AMD - x_0_8_6_4_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_6_5: o_0_8_6_5_AMD - x_0_8_6_5_AMD + x_0_8_6_AMD >= 0
A_abs_stockAMD_in_0_8_7: o_0_8_7_AMD - x_0_8_7_AMD + x_0_8_AMD >= 0
A_abs_stockAMD_in_0_8_7_0: o_0_8_7_0_AMD - x_0_8_7_0_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_8_7_1: o_0_8_7_1_AMD - x_0_8_7_1_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_8_7_2: o_0_8_7_2_AMD - x_0_8_7_2_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_8_7_3: o_0_8_7_3_AMD - x_0_8_7_3_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_8_7_4: o_0_8_7_4_AMD - x_0_8_7_4_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_8_7_5: o_0_8_7_5_AMD - x_0_8_7_5_AMD + x_0_8_7_AMD >= 0
A_abs_stockAMD_in_0_9: o_0_9_AMD - x_0_9_AMD + x_0_AMD >= 0
A_abs_stockAMD_in_0_9_0: o_0_9_0_AMD - x_0_9_0_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_0_0: o_0_9_0_0_AMD - x_0_9_0_0_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_0_1: o_0_9_0_1_AMD - x_0_9_0_1_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_0_2: o_0_9_0_2_AMD - x_0_9_0_2_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_0_3: o_0_9_0_3_AMD - x_0_9_0_3_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_0_4: o_0_9_0_4_AMD - x_0_9_0_4_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_0_5: o_0_9_0_5_AMD - x_0_9_0_5_AMD + x_0_9_0_AMD >= 0
A_abs_stockAMD_in_0_9_1: o_0_9_1_AMD - x_0_9_1_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_1_0: o_0_9_1_0_AMD - x_0_9_1_0_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_1_1: o_0_9_1_1_AMD - x_0_9_1_1_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_1_2: o_0_9_1_2_AMD - x_0_9_1_2_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_1_3: o_0_9_1_3_AMD - x_0_9_1_3_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_1_4: o_0_9_1_4_AMD - x_0_9_1_4_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_1_5: o_0_9_1_5_AMD - x_0_9_1_5_AMD + x_0_9_1_AMD >= 0
A_abs_stockAMD_in_0_9_2: o_0_9_2_AMD - x_0_9_2_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_2_0: o_0_9_2_0_AMD - x_0_9_2_0_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_2_1: o_0_9_2_1_AMD - x_0_9_2_1_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_2_2: o_0_9_2_2_AMD - x_0_9_2_2_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_2_3: o_0_9_2_3_AMD - x_0_9_2_3_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_2_4: o_0_9_2_4_AMD - x_0_9_2_4_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_2_5: o_0_9_2_5_AMD - x_0_9_2_5_AMD + x_0_9_2_AMD >= 0
A_abs_stockAMD_in_0_9_3: o_0_9_3_AMD - x_0_9_3_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_3_0: o_0_9_3_0_AMD - x_0_9_3_0_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_3_1: o_0_9_3_1_AMD - x_0_9_3_1_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_3_2: o_0_9_3_2_AMD - x_0_9_3_2_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_3_3: o_0_9_3_3_AMD - x_0_9_3_3_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_3_4: o_0_9_3_4_AMD - x_0_9_3_4_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_3_5: o_0_9_3_5_AMD - x_0_9_3_5_AMD + x_0_9_3_AMD >= 0
A_abs_stockAMD_in_0_9_4: o_0_9_4_AMD - x_0_9_4_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_4_0: o_0_9_4_0_AMD - x_0_9_4_0_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_4_1: o_0_9_4_1_AMD - x_0_9_4_1_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_4_2: o_0_9_4_2_AMD - x_0_9_4_2_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_4_3: o_0_9_4_3_AMD - x_0_9_4_3_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_4_4: o_0_9_4_4_AMD - x_0_9_4_4_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_4_5: o_0_9_4_5_AMD - x_0_9_4_5_AMD + x_0_9_4_AMD >= 0
A_abs_stockAMD_in_0_9_5: o_0_9_5_AMD - x_0_9_5_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_5_0: o_0_9_5_0_AMD - x_0_9_5_0_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_5_1: o_0_9_5_1_AMD - x_0_9_5_1_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_5_2: o_0_9_5_2_AMD - x_0_9_5_2_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_5_3: o_0_9_5_3_AMD - x_0_9_5_3_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_5_4: o_0_9_5_4_AMD - x_0_9_5_4_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_5_5: o_0_9_5_5_AMD - x_0_9_5_5_AMD + x_0_9_5_AMD >= 0
A_abs_stockAMD_in_0_9_6: o_0_9_6_AMD - x_0_9_6_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_6_0: o_0_9_6_0_AMD - x_0_9_6_0_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_6_1: o_0_9_6_1_AMD - x_0_9_6_1_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_6_2: o_0_9_6_2_AMD - x_0_9_6_2_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_6_3: o_0_9_6_3_AMD - x_0_9_6_3_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_6_4: o_0_9_6_4_AMD - x_0_9_6_4_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_6_5: o_0_9_6_5_AMD - x_0_9_6_5_AMD + x_0_9_6_AMD >= 0
A_abs_stockAMD_in_0_9_7: o_0_9_7_AMD - x_0_9_7_AMD + x_0_9_AMD >= 0
A_abs_stockAMD_in_0_9_7_0: o_0_9_7_0_AMD - x_0_9_7_0_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMD_in_0_9_7_1: o_0_9_7_1_AMD - x_0_9_7_1_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMD_in_0_9_7_2: o_0_9_7_2_AMD - x_0_9_7_2_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMD_in_0_9_7_3: o_0_9_7_3_AMD - x_0_9_7_3_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMD_in_0_9_7_4: o_0_9_7_4_AMD - x_0_9_7_4_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMD_in_0_9_7_5: o_0_9_7_5_AMD - x_0_9_7_5_AMD + x_0_9_7_AMD >= 0
A_abs_stockAMGN_in_0_0: o_0_0_AMGN - x_0_0_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_0: o_0_0_0_AMGN - x_0_0_0_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_0_0: o_0_0_0_0_AMGN - x_0_0_0_0_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_0_1: o_0_0_0_1_AMGN - x_0_0_0_1_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_0_2: o_0_0_0_2_AMGN - x_0_0_0_2_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_0_3: o_0_0_0_3_AMGN - x_0_0_0_3_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_0_4: o_0_0_0_4_AMGN - x_0_0_0_4_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_0_5: o_0_0_0_5_AMGN - x_0_0_0_5_AMGN + x_0_0_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1: o_0_0_1_AMGN - x_0_0_1_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_1_0: o_0_0_1_0_AMGN - x_0_0_1_0_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1_1: o_0_0_1_1_AMGN - x_0_0_1_1_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1_2: o_0_0_1_2_AMGN - x_0_0_1_2_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1_3: o_0_0_1_3_AMGN - x_0_0_1_3_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1_4: o_0_0_1_4_AMGN - x_0_0_1_4_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_1_5: o_0_0_1_5_AMGN - x_0_0_1_5_AMGN + x_0_0_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2: o_0_0_2_AMGN - x_0_0_2_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_2_0: o_0_0_2_0_AMGN - x_0_0_2_0_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2_1: o_0_0_2_1_AMGN - x_0_0_2_1_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2_2: o_0_0_2_2_AMGN - x_0_0_2_2_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2_3: o_0_0_2_3_AMGN - x_0_0_2_3_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2_4: o_0_0_2_4_AMGN - x_0_0_2_4_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_2_5: o_0_0_2_5_AMGN - x_0_0_2_5_AMGN + x_0_0_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3: o_0_0_3_AMGN - x_0_0_3_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_3_0: o_0_0_3_0_AMGN - x_0_0_3_0_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3_1: o_0_0_3_1_AMGN - x_0_0_3_1_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3_2: o_0_0_3_2_AMGN - x_0_0_3_2_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3_3: o_0_0_3_3_AMGN - x_0_0_3_3_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3_4: o_0_0_3_4_AMGN - x_0_0_3_4_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_3_5: o_0_0_3_5_AMGN - x_0_0_3_5_AMGN + x_0_0_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4: o_0_0_4_AMGN - x_0_0_4_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_4_0: o_0_0_4_0_AMGN - x_0_0_4_0_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4_1: o_0_0_4_1_AMGN - x_0_0_4_1_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4_2: o_0_0_4_2_AMGN - x_0_0_4_2_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4_3: o_0_0_4_3_AMGN - x_0_0_4_3_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4_4: o_0_0_4_4_AMGN - x_0_0_4_4_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_4_5: o_0_0_4_5_AMGN - x_0_0_4_5_AMGN + x_0_0_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5: o_0_0_5_AMGN - x_0_0_5_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_5_0: o_0_0_5_0_AMGN - x_0_0_5_0_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5_1: o_0_0_5_1_AMGN - x_0_0_5_1_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5_2: o_0_0_5_2_AMGN - x_0_0_5_2_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5_3: o_0_0_5_3_AMGN - x_0_0_5_3_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5_4: o_0_0_5_4_AMGN - x_0_0_5_4_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_5_5: o_0_0_5_5_AMGN - x_0_0_5_5_AMGN + x_0_0_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6: o_0_0_6_AMGN - x_0_0_6_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_6_0: o_0_0_6_0_AMGN - x_0_0_6_0_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6_1: o_0_0_6_1_AMGN - x_0_0_6_1_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6_2: o_0_0_6_2_AMGN - x_0_0_6_2_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6_3: o_0_0_6_3_AMGN - x_0_0_6_3_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6_4: o_0_0_6_4_AMGN - x_0_0_6_4_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_6_5: o_0_0_6_5_AMGN - x_0_0_6_5_AMGN + x_0_0_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7: o_0_0_7_AMGN - x_0_0_7_AMGN + x_0_0_AMGN >= 0
A_abs_stockAMGN_in_0_0_7_0: o_0_0_7_0_AMGN - x_0_0_7_0_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7_1: o_0_0_7_1_AMGN - x_0_0_7_1_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7_2: o_0_0_7_2_AMGN - x_0_0_7_2_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7_3: o_0_0_7_3_AMGN - x_0_0_7_3_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7_4: o_0_0_7_4_AMGN - x_0_0_7_4_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_0_7_5: o_0_0_7_5_AMGN - x_0_0_7_5_AMGN + x_0_0_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1: o_0_1_AMGN - x_0_1_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_1_0: o_0_1_0_AMGN - x_0_1_0_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_0_0: o_0_1_0_0_AMGN - x_0_1_0_0_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_0_1: o_0_1_0_1_AMGN - x_0_1_0_1_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_0_2: o_0_1_0_2_AMGN - x_0_1_0_2_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_0_3: o_0_1_0_3_AMGN - x_0_1_0_3_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_0_4: o_0_1_0_4_AMGN - x_0_1_0_4_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_0_5: o_0_1_0_5_AMGN - x_0_1_0_5_AMGN + x_0_1_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1: o_0_1_1_AMGN - x_0_1_1_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_1_0: o_0_1_1_0_AMGN - x_0_1_1_0_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1_1: o_0_1_1_1_AMGN - x_0_1_1_1_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1_2: o_0_1_1_2_AMGN - x_0_1_1_2_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1_3: o_0_1_1_3_AMGN - x_0_1_1_3_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1_4: o_0_1_1_4_AMGN - x_0_1_1_4_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_1_5: o_0_1_1_5_AMGN - x_0_1_1_5_AMGN + x_0_1_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2: o_0_1_2_AMGN - x_0_1_2_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_2_0: o_0_1_2_0_AMGN - x_0_1_2_0_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2_1: o_0_1_2_1_AMGN - x_0_1_2_1_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2_2: o_0_1_2_2_AMGN - x_0_1_2_2_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2_3: o_0_1_2_3_AMGN - x_0_1_2_3_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2_4: o_0_1_2_4_AMGN - x_0_1_2_4_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_2_5: o_0_1_2_5_AMGN - x_0_1_2_5_AMGN + x_0_1_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3: o_0_1_3_AMGN - x_0_1_3_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_3_0: o_0_1_3_0_AMGN - x_0_1_3_0_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3_1: o_0_1_3_1_AMGN - x_0_1_3_1_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3_2: o_0_1_3_2_AMGN - x_0_1_3_2_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3_3: o_0_1_3_3_AMGN - x_0_1_3_3_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3_4: o_0_1_3_4_AMGN - x_0_1_3_4_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_3_5: o_0_1_3_5_AMGN - x_0_1_3_5_AMGN + x_0_1_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4: o_0_1_4_AMGN - x_0_1_4_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_4_0: o_0_1_4_0_AMGN - x_0_1_4_0_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4_1: o_0_1_4_1_AMGN - x_0_1_4_1_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4_2: o_0_1_4_2_AMGN - x_0_1_4_2_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4_3: o_0_1_4_3_AMGN - x_0_1_4_3_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4_4: o_0_1_4_4_AMGN - x_0_1_4_4_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_4_5: o_0_1_4_5_AMGN - x_0_1_4_5_AMGN + x_0_1_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5: o_0_1_5_AMGN - x_0_1_5_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_5_0: o_0_1_5_0_AMGN - x_0_1_5_0_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5_1: o_0_1_5_1_AMGN - x_0_1_5_1_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5_2: o_0_1_5_2_AMGN - x_0_1_5_2_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5_3: o_0_1_5_3_AMGN - x_0_1_5_3_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5_4: o_0_1_5_4_AMGN - x_0_1_5_4_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_5_5: o_0_1_5_5_AMGN - x_0_1_5_5_AMGN + x_0_1_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6: o_0_1_6_AMGN - x_0_1_6_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_6_0: o_0_1_6_0_AMGN - x_0_1_6_0_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6_1: o_0_1_6_1_AMGN - x_0_1_6_1_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6_2: o_0_1_6_2_AMGN - x_0_1_6_2_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6_3: o_0_1_6_3_AMGN - x_0_1_6_3_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6_4: o_0_1_6_4_AMGN - x_0_1_6_4_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_6_5: o_0_1_6_5_AMGN - x_0_1_6_5_AMGN + x_0_1_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7: o_0_1_7_AMGN - x_0_1_7_AMGN + x_0_1_AMGN >= 0
A_abs_stockAMGN_in_0_1_7_0: o_0_1_7_0_AMGN - x_0_1_7_0_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7_1: o_0_1_7_1_AMGN - x_0_1_7_1_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7_2: o_0_1_7_2_AMGN - x_0_1_7_2_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7_3: o_0_1_7_3_AMGN - x_0_1_7_3_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7_4: o_0_1_7_4_AMGN - x_0_1_7_4_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_1_7_5: o_0_1_7_5_AMGN - x_0_1_7_5_AMGN + x_0_1_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2: o_0_2_AMGN - x_0_2_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_2_0: o_0_2_0_AMGN - x_0_2_0_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_0_0: o_0_2_0_0_AMGN - x_0_2_0_0_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_0_1: o_0_2_0_1_AMGN - x_0_2_0_1_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_0_2: o_0_2_0_2_AMGN - x_0_2_0_2_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_0_3: o_0_2_0_3_AMGN - x_0_2_0_3_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_0_4: o_0_2_0_4_AMGN - x_0_2_0_4_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_0_5: o_0_2_0_5_AMGN - x_0_2_0_5_AMGN + x_0_2_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1: o_0_2_1_AMGN - x_0_2_1_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_1_0: o_0_2_1_0_AMGN - x_0_2_1_0_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1_1: o_0_2_1_1_AMGN - x_0_2_1_1_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1_2: o_0_2_1_2_AMGN - x_0_2_1_2_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1_3: o_0_2_1_3_AMGN - x_0_2_1_3_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1_4: o_0_2_1_4_AMGN - x_0_2_1_4_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_1_5: o_0_2_1_5_AMGN - x_0_2_1_5_AMGN + x_0_2_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2: o_0_2_2_AMGN - x_0_2_2_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_2_0: o_0_2_2_0_AMGN - x_0_2_2_0_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2_1: o_0_2_2_1_AMGN - x_0_2_2_1_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2_2: o_0_2_2_2_AMGN - x_0_2_2_2_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2_3: o_0_2_2_3_AMGN - x_0_2_2_3_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2_4: o_0_2_2_4_AMGN - x_0_2_2_4_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_2_5: o_0_2_2_5_AMGN - x_0_2_2_5_AMGN + x_0_2_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3: o_0_2_3_AMGN - x_0_2_3_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_3_0: o_0_2_3_0_AMGN - x_0_2_3_0_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3_1: o_0_2_3_1_AMGN - x_0_2_3_1_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3_2: o_0_2_3_2_AMGN - x_0_2_3_2_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3_3: o_0_2_3_3_AMGN - x_0_2_3_3_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3_4: o_0_2_3_4_AMGN - x_0_2_3_4_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_3_5: o_0_2_3_5_AMGN - x_0_2_3_5_AMGN + x_0_2_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4: o_0_2_4_AMGN - x_0_2_4_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_4_0: o_0_2_4_0_AMGN - x_0_2_4_0_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4_1: o_0_2_4_1_AMGN - x_0_2_4_1_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4_2: o_0_2_4_2_AMGN - x_0_2_4_2_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4_3: o_0_2_4_3_AMGN - x_0_2_4_3_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4_4: o_0_2_4_4_AMGN - x_0_2_4_4_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_4_5: o_0_2_4_5_AMGN - x_0_2_4_5_AMGN + x_0_2_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5: o_0_2_5_AMGN - x_0_2_5_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_5_0: o_0_2_5_0_AMGN - x_0_2_5_0_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5_1: o_0_2_5_1_AMGN - x_0_2_5_1_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5_2: o_0_2_5_2_AMGN - x_0_2_5_2_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5_3: o_0_2_5_3_AMGN - x_0_2_5_3_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5_4: o_0_2_5_4_AMGN - x_0_2_5_4_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_5_5: o_0_2_5_5_AMGN - x_0_2_5_5_AMGN + x_0_2_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6: o_0_2_6_AMGN - x_0_2_6_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_6_0: o_0_2_6_0_AMGN - x_0_2_6_0_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6_1: o_0_2_6_1_AMGN - x_0_2_6_1_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6_2: o_0_2_6_2_AMGN - x_0_2_6_2_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6_3: o_0_2_6_3_AMGN - x_0_2_6_3_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6_4: o_0_2_6_4_AMGN - x_0_2_6_4_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_6_5: o_0_2_6_5_AMGN - x_0_2_6_5_AMGN + x_0_2_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7: o_0_2_7_AMGN - x_0_2_7_AMGN + x_0_2_AMGN >= 0
A_abs_stockAMGN_in_0_2_7_0: o_0_2_7_0_AMGN - x_0_2_7_0_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7_1: o_0_2_7_1_AMGN - x_0_2_7_1_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7_2: o_0_2_7_2_AMGN - x_0_2_7_2_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7_3: o_0_2_7_3_AMGN - x_0_2_7_3_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7_4: o_0_2_7_4_AMGN - x_0_2_7_4_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_2_7_5: o_0_2_7_5_AMGN - x_0_2_7_5_AMGN + x_0_2_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3: o_0_3_AMGN - x_0_3_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_3_0: o_0_3_0_AMGN - x_0_3_0_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_0_0: o_0_3_0_0_AMGN - x_0_3_0_0_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_0_1: o_0_3_0_1_AMGN - x_0_3_0_1_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_0_2: o_0_3_0_2_AMGN - x_0_3_0_2_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_0_3: o_0_3_0_3_AMGN - x_0_3_0_3_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_0_4: o_0_3_0_4_AMGN - x_0_3_0_4_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_0_5: o_0_3_0_5_AMGN - x_0_3_0_5_AMGN + x_0_3_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1: o_0_3_1_AMGN - x_0_3_1_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_1_0: o_0_3_1_0_AMGN - x_0_3_1_0_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1_1: o_0_3_1_1_AMGN - x_0_3_1_1_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1_2: o_0_3_1_2_AMGN - x_0_3_1_2_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1_3: o_0_3_1_3_AMGN - x_0_3_1_3_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1_4: o_0_3_1_4_AMGN - x_0_3_1_4_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_1_5: o_0_3_1_5_AMGN - x_0_3_1_5_AMGN + x_0_3_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2: o_0_3_2_AMGN - x_0_3_2_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_2_0: o_0_3_2_0_AMGN - x_0_3_2_0_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2_1: o_0_3_2_1_AMGN - x_0_3_2_1_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2_2: o_0_3_2_2_AMGN - x_0_3_2_2_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2_3: o_0_3_2_3_AMGN - x_0_3_2_3_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2_4: o_0_3_2_4_AMGN - x_0_3_2_4_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_2_5: o_0_3_2_5_AMGN - x_0_3_2_5_AMGN + x_0_3_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3: o_0_3_3_AMGN - x_0_3_3_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_3_0: o_0_3_3_0_AMGN - x_0_3_3_0_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3_1: o_0_3_3_1_AMGN - x_0_3_3_1_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3_2: o_0_3_3_2_AMGN - x_0_3_3_2_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3_3: o_0_3_3_3_AMGN - x_0_3_3_3_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3_4: o_0_3_3_4_AMGN - x_0_3_3_4_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_3_5: o_0_3_3_5_AMGN - x_0_3_3_5_AMGN + x_0_3_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4: o_0_3_4_AMGN - x_0_3_4_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_4_0: o_0_3_4_0_AMGN - x_0_3_4_0_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4_1: o_0_3_4_1_AMGN - x_0_3_4_1_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4_2: o_0_3_4_2_AMGN - x_0_3_4_2_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4_3: o_0_3_4_3_AMGN - x_0_3_4_3_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4_4: o_0_3_4_4_AMGN - x_0_3_4_4_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_4_5: o_0_3_4_5_AMGN - x_0_3_4_5_AMGN + x_0_3_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5: o_0_3_5_AMGN - x_0_3_5_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_5_0: o_0_3_5_0_AMGN - x_0_3_5_0_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5_1: o_0_3_5_1_AMGN - x_0_3_5_1_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5_2: o_0_3_5_2_AMGN - x_0_3_5_2_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5_3: o_0_3_5_3_AMGN - x_0_3_5_3_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5_4: o_0_3_5_4_AMGN - x_0_3_5_4_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_5_5: o_0_3_5_5_AMGN - x_0_3_5_5_AMGN + x_0_3_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6: o_0_3_6_AMGN - x_0_3_6_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_6_0: o_0_3_6_0_AMGN - x_0_3_6_0_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6_1: o_0_3_6_1_AMGN - x_0_3_6_1_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6_2: o_0_3_6_2_AMGN - x_0_3_6_2_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6_3: o_0_3_6_3_AMGN - x_0_3_6_3_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6_4: o_0_3_6_4_AMGN - x_0_3_6_4_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_6_5: o_0_3_6_5_AMGN - x_0_3_6_5_AMGN + x_0_3_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7: o_0_3_7_AMGN - x_0_3_7_AMGN + x_0_3_AMGN >= 0
A_abs_stockAMGN_in_0_3_7_0: o_0_3_7_0_AMGN - x_0_3_7_0_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7_1: o_0_3_7_1_AMGN - x_0_3_7_1_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7_2: o_0_3_7_2_AMGN - x_0_3_7_2_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7_3: o_0_3_7_3_AMGN - x_0_3_7_3_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7_4: o_0_3_7_4_AMGN - x_0_3_7_4_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_3_7_5: o_0_3_7_5_AMGN - x_0_3_7_5_AMGN + x_0_3_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4: o_0_4_AMGN - x_0_4_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_4_0: o_0_4_0_AMGN - x_0_4_0_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_0_0: o_0_4_0_0_AMGN - x_0_4_0_0_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_0_1: o_0_4_0_1_AMGN - x_0_4_0_1_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_0_2: o_0_4_0_2_AMGN - x_0_4_0_2_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_0_3: o_0_4_0_3_AMGN - x_0_4_0_3_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_0_4: o_0_4_0_4_AMGN - x_0_4_0_4_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_0_5: o_0_4_0_5_AMGN - x_0_4_0_5_AMGN + x_0_4_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1: o_0_4_1_AMGN - x_0_4_1_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_1_0: o_0_4_1_0_AMGN - x_0_4_1_0_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1_1: o_0_4_1_1_AMGN - x_0_4_1_1_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1_2: o_0_4_1_2_AMGN - x_0_4_1_2_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1_3: o_0_4_1_3_AMGN - x_0_4_1_3_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1_4: o_0_4_1_4_AMGN - x_0_4_1_4_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_1_5: o_0_4_1_5_AMGN - x_0_4_1_5_AMGN + x_0_4_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2: o_0_4_2_AMGN - x_0_4_2_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_2_0: o_0_4_2_0_AMGN - x_0_4_2_0_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2_1: o_0_4_2_1_AMGN - x_0_4_2_1_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2_2: o_0_4_2_2_AMGN - x_0_4_2_2_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2_3: o_0_4_2_3_AMGN - x_0_4_2_3_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2_4: o_0_4_2_4_AMGN - x_0_4_2_4_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_2_5: o_0_4_2_5_AMGN - x_0_4_2_5_AMGN + x_0_4_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3: o_0_4_3_AMGN - x_0_4_3_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_3_0: o_0_4_3_0_AMGN - x_0_4_3_0_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3_1: o_0_4_3_1_AMGN - x_0_4_3_1_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3_2: o_0_4_3_2_AMGN - x_0_4_3_2_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3_3: o_0_4_3_3_AMGN - x_0_4_3_3_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3_4: o_0_4_3_4_AMGN - x_0_4_3_4_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_3_5: o_0_4_3_5_AMGN - x_0_4_3_5_AMGN + x_0_4_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4: o_0_4_4_AMGN - x_0_4_4_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_4_0: o_0_4_4_0_AMGN - x_0_4_4_0_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4_1: o_0_4_4_1_AMGN - x_0_4_4_1_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4_2: o_0_4_4_2_AMGN - x_0_4_4_2_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4_3: o_0_4_4_3_AMGN - x_0_4_4_3_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4_4: o_0_4_4_4_AMGN - x_0_4_4_4_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_4_5: o_0_4_4_5_AMGN - x_0_4_4_5_AMGN + x_0_4_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5: o_0_4_5_AMGN - x_0_4_5_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_5_0: o_0_4_5_0_AMGN - x_0_4_5_0_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5_1: o_0_4_5_1_AMGN - x_0_4_5_1_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5_2: o_0_4_5_2_AMGN - x_0_4_5_2_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5_3: o_0_4_5_3_AMGN - x_0_4_5_3_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5_4: o_0_4_5_4_AMGN - x_0_4_5_4_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_5_5: o_0_4_5_5_AMGN - x_0_4_5_5_AMGN + x_0_4_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6: o_0_4_6_AMGN - x_0_4_6_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_6_0: o_0_4_6_0_AMGN - x_0_4_6_0_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6_1: o_0_4_6_1_AMGN - x_0_4_6_1_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6_2: o_0_4_6_2_AMGN - x_0_4_6_2_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6_3: o_0_4_6_3_AMGN - x_0_4_6_3_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6_4: o_0_4_6_4_AMGN - x_0_4_6_4_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_6_5: o_0_4_6_5_AMGN - x_0_4_6_5_AMGN + x_0_4_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7: o_0_4_7_AMGN - x_0_4_7_AMGN + x_0_4_AMGN >= 0
A_abs_stockAMGN_in_0_4_7_0: o_0_4_7_0_AMGN - x_0_4_7_0_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7_1: o_0_4_7_1_AMGN - x_0_4_7_1_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7_2: o_0_4_7_2_AMGN - x_0_4_7_2_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7_3: o_0_4_7_3_AMGN - x_0_4_7_3_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7_4: o_0_4_7_4_AMGN - x_0_4_7_4_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_4_7_5: o_0_4_7_5_AMGN - x_0_4_7_5_AMGN + x_0_4_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5: o_0_5_AMGN - x_0_5_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_5_0: o_0_5_0_AMGN - x_0_5_0_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_0_0: o_0_5_0_0_AMGN - x_0_5_0_0_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_0_1: o_0_5_0_1_AMGN - x_0_5_0_1_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_0_2: o_0_5_0_2_AMGN - x_0_5_0_2_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_0_3: o_0_5_0_3_AMGN - x_0_5_0_3_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_0_4: o_0_5_0_4_AMGN - x_0_5_0_4_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_0_5: o_0_5_0_5_AMGN - x_0_5_0_5_AMGN + x_0_5_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1: o_0_5_1_AMGN - x_0_5_1_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_1_0: o_0_5_1_0_AMGN - x_0_5_1_0_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1_1: o_0_5_1_1_AMGN - x_0_5_1_1_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1_2: o_0_5_1_2_AMGN - x_0_5_1_2_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1_3: o_0_5_1_3_AMGN - x_0_5_1_3_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1_4: o_0_5_1_4_AMGN - x_0_5_1_4_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_1_5: o_0_5_1_5_AMGN - x_0_5_1_5_AMGN + x_0_5_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2: o_0_5_2_AMGN - x_0_5_2_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_2_0: o_0_5_2_0_AMGN - x_0_5_2_0_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2_1: o_0_5_2_1_AMGN - x_0_5_2_1_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2_2: o_0_5_2_2_AMGN - x_0_5_2_2_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2_3: o_0_5_2_3_AMGN - x_0_5_2_3_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2_4: o_0_5_2_4_AMGN - x_0_5_2_4_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_2_5: o_0_5_2_5_AMGN - x_0_5_2_5_AMGN + x_0_5_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3: o_0_5_3_AMGN - x_0_5_3_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_3_0: o_0_5_3_0_AMGN - x_0_5_3_0_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3_1: o_0_5_3_1_AMGN - x_0_5_3_1_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3_2: o_0_5_3_2_AMGN - x_0_5_3_2_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3_3: o_0_5_3_3_AMGN - x_0_5_3_3_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3_4: o_0_5_3_4_AMGN - x_0_5_3_4_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_3_5: o_0_5_3_5_AMGN - x_0_5_3_5_AMGN + x_0_5_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4: o_0_5_4_AMGN - x_0_5_4_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_4_0: o_0_5_4_0_AMGN - x_0_5_4_0_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4_1: o_0_5_4_1_AMGN - x_0_5_4_1_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4_2: o_0_5_4_2_AMGN - x_0_5_4_2_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4_3: o_0_5_4_3_AMGN - x_0_5_4_3_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4_4: o_0_5_4_4_AMGN - x_0_5_4_4_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_4_5: o_0_5_4_5_AMGN - x_0_5_4_5_AMGN + x_0_5_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5: o_0_5_5_AMGN - x_0_5_5_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_5_0: o_0_5_5_0_AMGN - x_0_5_5_0_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5_1: o_0_5_5_1_AMGN - x_0_5_5_1_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5_2: o_0_5_5_2_AMGN - x_0_5_5_2_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5_3: o_0_5_5_3_AMGN - x_0_5_5_3_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5_4: o_0_5_5_4_AMGN - x_0_5_5_4_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_5_5: o_0_5_5_5_AMGN - x_0_5_5_5_AMGN + x_0_5_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6: o_0_5_6_AMGN - x_0_5_6_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_6_0: o_0_5_6_0_AMGN - x_0_5_6_0_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6_1: o_0_5_6_1_AMGN - x_0_5_6_1_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6_2: o_0_5_6_2_AMGN - x_0_5_6_2_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6_3: o_0_5_6_3_AMGN - x_0_5_6_3_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6_4: o_0_5_6_4_AMGN - x_0_5_6_4_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_6_5: o_0_5_6_5_AMGN - x_0_5_6_5_AMGN + x_0_5_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7: o_0_5_7_AMGN - x_0_5_7_AMGN + x_0_5_AMGN >= 0
A_abs_stockAMGN_in_0_5_7_0: o_0_5_7_0_AMGN - x_0_5_7_0_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7_1: o_0_5_7_1_AMGN - x_0_5_7_1_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7_2: o_0_5_7_2_AMGN - x_0_5_7_2_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7_3: o_0_5_7_3_AMGN - x_0_5_7_3_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7_4: o_0_5_7_4_AMGN - x_0_5_7_4_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_5_7_5: o_0_5_7_5_AMGN - x_0_5_7_5_AMGN + x_0_5_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6: o_0_6_AMGN - x_0_6_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_6_0: o_0_6_0_AMGN - x_0_6_0_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_0_0: o_0_6_0_0_AMGN - x_0_6_0_0_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_0_1: o_0_6_0_1_AMGN - x_0_6_0_1_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_0_2: o_0_6_0_2_AMGN - x_0_6_0_2_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_0_3: o_0_6_0_3_AMGN - x_0_6_0_3_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_0_4: o_0_6_0_4_AMGN - x_0_6_0_4_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_0_5: o_0_6_0_5_AMGN - x_0_6_0_5_AMGN + x_0_6_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1: o_0_6_1_AMGN - x_0_6_1_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_1_0: o_0_6_1_0_AMGN - x_0_6_1_0_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1_1: o_0_6_1_1_AMGN - x_0_6_1_1_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1_2: o_0_6_1_2_AMGN - x_0_6_1_2_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1_3: o_0_6_1_3_AMGN - x_0_6_1_3_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1_4: o_0_6_1_4_AMGN - x_0_6_1_4_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_1_5: o_0_6_1_5_AMGN - x_0_6_1_5_AMGN + x_0_6_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2: o_0_6_2_AMGN - x_0_6_2_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_2_0: o_0_6_2_0_AMGN - x_0_6_2_0_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2_1: o_0_6_2_1_AMGN - x_0_6_2_1_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2_2: o_0_6_2_2_AMGN - x_0_6_2_2_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2_3: o_0_6_2_3_AMGN - x_0_6_2_3_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2_4: o_0_6_2_4_AMGN - x_0_6_2_4_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_2_5: o_0_6_2_5_AMGN - x_0_6_2_5_AMGN + x_0_6_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3: o_0_6_3_AMGN - x_0_6_3_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_3_0: o_0_6_3_0_AMGN - x_0_6_3_0_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3_1: o_0_6_3_1_AMGN - x_0_6_3_1_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3_2: o_0_6_3_2_AMGN - x_0_6_3_2_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3_3: o_0_6_3_3_AMGN - x_0_6_3_3_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3_4: o_0_6_3_4_AMGN - x_0_6_3_4_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_3_5: o_0_6_3_5_AMGN - x_0_6_3_5_AMGN + x_0_6_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4: o_0_6_4_AMGN - x_0_6_4_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_4_0: o_0_6_4_0_AMGN - x_0_6_4_0_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4_1: o_0_6_4_1_AMGN - x_0_6_4_1_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4_2: o_0_6_4_2_AMGN - x_0_6_4_2_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4_3: o_0_6_4_3_AMGN - x_0_6_4_3_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4_4: o_0_6_4_4_AMGN - x_0_6_4_4_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_4_5: o_0_6_4_5_AMGN - x_0_6_4_5_AMGN + x_0_6_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5: o_0_6_5_AMGN - x_0_6_5_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_5_0: o_0_6_5_0_AMGN - x_0_6_5_0_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5_1: o_0_6_5_1_AMGN - x_0_6_5_1_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5_2: o_0_6_5_2_AMGN - x_0_6_5_2_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5_3: o_0_6_5_3_AMGN - x_0_6_5_3_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5_4: o_0_6_5_4_AMGN - x_0_6_5_4_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_5_5: o_0_6_5_5_AMGN - x_0_6_5_5_AMGN + x_0_6_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6: o_0_6_6_AMGN - x_0_6_6_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_6_0: o_0_6_6_0_AMGN - x_0_6_6_0_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6_1: o_0_6_6_1_AMGN - x_0_6_6_1_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6_2: o_0_6_6_2_AMGN - x_0_6_6_2_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6_3: o_0_6_6_3_AMGN - x_0_6_6_3_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6_4: o_0_6_6_4_AMGN - x_0_6_6_4_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_6_5: o_0_6_6_5_AMGN - x_0_6_6_5_AMGN + x_0_6_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7: o_0_6_7_AMGN - x_0_6_7_AMGN + x_0_6_AMGN >= 0
A_abs_stockAMGN_in_0_6_7_0: o_0_6_7_0_AMGN - x_0_6_7_0_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7_1: o_0_6_7_1_AMGN - x_0_6_7_1_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7_2: o_0_6_7_2_AMGN - x_0_6_7_2_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7_3: o_0_6_7_3_AMGN - x_0_6_7_3_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7_4: o_0_6_7_4_AMGN - x_0_6_7_4_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_6_7_5: o_0_6_7_5_AMGN - x_0_6_7_5_AMGN + x_0_6_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7: o_0_7_AMGN - x_0_7_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_7_0: o_0_7_0_AMGN - x_0_7_0_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_0_0: o_0_7_0_0_AMGN - x_0_7_0_0_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_0_1: o_0_7_0_1_AMGN - x_0_7_0_1_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_0_2: o_0_7_0_2_AMGN - x_0_7_0_2_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_0_3: o_0_7_0_3_AMGN - x_0_7_0_3_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_0_4: o_0_7_0_4_AMGN - x_0_7_0_4_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_0_5: o_0_7_0_5_AMGN - x_0_7_0_5_AMGN + x_0_7_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1: o_0_7_1_AMGN - x_0_7_1_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_1_0: o_0_7_1_0_AMGN - x_0_7_1_0_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1_1: o_0_7_1_1_AMGN - x_0_7_1_1_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1_2: o_0_7_1_2_AMGN - x_0_7_1_2_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1_3: o_0_7_1_3_AMGN - x_0_7_1_3_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1_4: o_0_7_1_4_AMGN - x_0_7_1_4_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_1_5: o_0_7_1_5_AMGN - x_0_7_1_5_AMGN + x_0_7_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2: o_0_7_2_AMGN - x_0_7_2_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_2_0: o_0_7_2_0_AMGN - x_0_7_2_0_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2_1: o_0_7_2_1_AMGN - x_0_7_2_1_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2_2: o_0_7_2_2_AMGN - x_0_7_2_2_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2_3: o_0_7_2_3_AMGN - x_0_7_2_3_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2_4: o_0_7_2_4_AMGN - x_0_7_2_4_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_2_5: o_0_7_2_5_AMGN - x_0_7_2_5_AMGN + x_0_7_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3: o_0_7_3_AMGN - x_0_7_3_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_3_0: o_0_7_3_0_AMGN - x_0_7_3_0_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3_1: o_0_7_3_1_AMGN - x_0_7_3_1_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3_2: o_0_7_3_2_AMGN - x_0_7_3_2_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3_3: o_0_7_3_3_AMGN - x_0_7_3_3_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3_4: o_0_7_3_4_AMGN - x_0_7_3_4_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_3_5: o_0_7_3_5_AMGN - x_0_7_3_5_AMGN + x_0_7_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4: o_0_7_4_AMGN - x_0_7_4_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_4_0: o_0_7_4_0_AMGN - x_0_7_4_0_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4_1: o_0_7_4_1_AMGN - x_0_7_4_1_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4_2: o_0_7_4_2_AMGN - x_0_7_4_2_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4_3: o_0_7_4_3_AMGN - x_0_7_4_3_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4_4: o_0_7_4_4_AMGN - x_0_7_4_4_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_4_5: o_0_7_4_5_AMGN - x_0_7_4_5_AMGN + x_0_7_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5: o_0_7_5_AMGN - x_0_7_5_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_5_0: o_0_7_5_0_AMGN - x_0_7_5_0_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5_1: o_0_7_5_1_AMGN - x_0_7_5_1_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5_2: o_0_7_5_2_AMGN - x_0_7_5_2_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5_3: o_0_7_5_3_AMGN - x_0_7_5_3_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5_4: o_0_7_5_4_AMGN - x_0_7_5_4_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_5_5: o_0_7_5_5_AMGN - x_0_7_5_5_AMGN + x_0_7_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6: o_0_7_6_AMGN - x_0_7_6_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_6_0: o_0_7_6_0_AMGN - x_0_7_6_0_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6_1: o_0_7_6_1_AMGN - x_0_7_6_1_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6_2: o_0_7_6_2_AMGN - x_0_7_6_2_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6_3: o_0_7_6_3_AMGN - x_0_7_6_3_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6_4: o_0_7_6_4_AMGN - x_0_7_6_4_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_6_5: o_0_7_6_5_AMGN - x_0_7_6_5_AMGN + x_0_7_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7: o_0_7_7_AMGN - x_0_7_7_AMGN + x_0_7_AMGN >= 0
A_abs_stockAMGN_in_0_7_7_0: o_0_7_7_0_AMGN - x_0_7_7_0_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7_1: o_0_7_7_1_AMGN - x_0_7_7_1_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7_2: o_0_7_7_2_AMGN - x_0_7_7_2_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7_3: o_0_7_7_3_AMGN - x_0_7_7_3_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7_4: o_0_7_7_4_AMGN - x_0_7_7_4_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_7_7_5: o_0_7_7_5_AMGN - x_0_7_7_5_AMGN + x_0_7_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8: o_0_8_AMGN - x_0_8_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_8_0: o_0_8_0_AMGN - x_0_8_0_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_0_0: o_0_8_0_0_AMGN - x_0_8_0_0_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_0_1: o_0_8_0_1_AMGN - x_0_8_0_1_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_0_2: o_0_8_0_2_AMGN - x_0_8_0_2_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_0_3: o_0_8_0_3_AMGN - x_0_8_0_3_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_0_4: o_0_8_0_4_AMGN - x_0_8_0_4_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_0_5: o_0_8_0_5_AMGN - x_0_8_0_5_AMGN + x_0_8_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1: o_0_8_1_AMGN - x_0_8_1_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_1_0: o_0_8_1_0_AMGN - x_0_8_1_0_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1_1: o_0_8_1_1_AMGN - x_0_8_1_1_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1_2: o_0_8_1_2_AMGN - x_0_8_1_2_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1_3: o_0_8_1_3_AMGN - x_0_8_1_3_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1_4: o_0_8_1_4_AMGN - x_0_8_1_4_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_1_5: o_0_8_1_5_AMGN - x_0_8_1_5_AMGN + x_0_8_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2: o_0_8_2_AMGN - x_0_8_2_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_2_0: o_0_8_2_0_AMGN - x_0_8_2_0_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2_1: o_0_8_2_1_AMGN - x_0_8_2_1_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2_2: o_0_8_2_2_AMGN - x_0_8_2_2_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2_3: o_0_8_2_3_AMGN - x_0_8_2_3_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2_4: o_0_8_2_4_AMGN - x_0_8_2_4_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_2_5: o_0_8_2_5_AMGN - x_0_8_2_5_AMGN + x_0_8_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3: o_0_8_3_AMGN - x_0_8_3_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_3_0: o_0_8_3_0_AMGN - x_0_8_3_0_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3_1: o_0_8_3_1_AMGN - x_0_8_3_1_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3_2: o_0_8_3_2_AMGN - x_0_8_3_2_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3_3: o_0_8_3_3_AMGN - x_0_8_3_3_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3_4: o_0_8_3_4_AMGN - x_0_8_3_4_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_3_5: o_0_8_3_5_AMGN - x_0_8_3_5_AMGN + x_0_8_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4: o_0_8_4_AMGN - x_0_8_4_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_4_0: o_0_8_4_0_AMGN - x_0_8_4_0_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4_1: o_0_8_4_1_AMGN - x_0_8_4_1_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4_2: o_0_8_4_2_AMGN - x_0_8_4_2_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4_3: o_0_8_4_3_AMGN - x_0_8_4_3_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4_4: o_0_8_4_4_AMGN - x_0_8_4_4_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_4_5: o_0_8_4_5_AMGN - x_0_8_4_5_AMGN + x_0_8_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5: o_0_8_5_AMGN - x_0_8_5_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_5_0: o_0_8_5_0_AMGN - x_0_8_5_0_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5_1: o_0_8_5_1_AMGN - x_0_8_5_1_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5_2: o_0_8_5_2_AMGN - x_0_8_5_2_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5_3: o_0_8_5_3_AMGN - x_0_8_5_3_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5_4: o_0_8_5_4_AMGN - x_0_8_5_4_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_5_5: o_0_8_5_5_AMGN - x_0_8_5_5_AMGN + x_0_8_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6: o_0_8_6_AMGN - x_0_8_6_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_6_0: o_0_8_6_0_AMGN - x_0_8_6_0_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6_1: o_0_8_6_1_AMGN - x_0_8_6_1_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6_2: o_0_8_6_2_AMGN - x_0_8_6_2_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6_3: o_0_8_6_3_AMGN - x_0_8_6_3_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6_4: o_0_8_6_4_AMGN - x_0_8_6_4_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_6_5: o_0_8_6_5_AMGN - x_0_8_6_5_AMGN + x_0_8_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7: o_0_8_7_AMGN - x_0_8_7_AMGN + x_0_8_AMGN >= 0
A_abs_stockAMGN_in_0_8_7_0: o_0_8_7_0_AMGN - x_0_8_7_0_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7_1: o_0_8_7_1_AMGN - x_0_8_7_1_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7_2: o_0_8_7_2_AMGN - x_0_8_7_2_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7_3: o_0_8_7_3_AMGN - x_0_8_7_3_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7_4: o_0_8_7_4_AMGN - x_0_8_7_4_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_8_7_5: o_0_8_7_5_AMGN - x_0_8_7_5_AMGN + x_0_8_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9: o_0_9_AMGN - x_0_9_AMGN + x_0_AMGN >= 0
A_abs_stockAMGN_in_0_9_0: o_0_9_0_AMGN - x_0_9_0_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_0_0: o_0_9_0_0_AMGN - x_0_9_0_0_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_0_1: o_0_9_0_1_AMGN - x_0_9_0_1_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_0_2: o_0_9_0_2_AMGN - x_0_9_0_2_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_0_3: o_0_9_0_3_AMGN - x_0_9_0_3_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_0_4: o_0_9_0_4_AMGN - x_0_9_0_4_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_0_5: o_0_9_0_5_AMGN - x_0_9_0_5_AMGN + x_0_9_0_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1: o_0_9_1_AMGN - x_0_9_1_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_1_0: o_0_9_1_0_AMGN - x_0_9_1_0_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1_1: o_0_9_1_1_AMGN - x_0_9_1_1_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1_2: o_0_9_1_2_AMGN - x_0_9_1_2_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1_3: o_0_9_1_3_AMGN - x_0_9_1_3_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1_4: o_0_9_1_4_AMGN - x_0_9_1_4_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_1_5: o_0_9_1_5_AMGN - x_0_9_1_5_AMGN + x_0_9_1_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2: o_0_9_2_AMGN - x_0_9_2_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_2_0: o_0_9_2_0_AMGN - x_0_9_2_0_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2_1: o_0_9_2_1_AMGN - x_0_9_2_1_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2_2: o_0_9_2_2_AMGN - x_0_9_2_2_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2_3: o_0_9_2_3_AMGN - x_0_9_2_3_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2_4: o_0_9_2_4_AMGN - x_0_9_2_4_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_2_5: o_0_9_2_5_AMGN - x_0_9_2_5_AMGN + x_0_9_2_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3: o_0_9_3_AMGN - x_0_9_3_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_3_0: o_0_9_3_0_AMGN - x_0_9_3_0_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3_1: o_0_9_3_1_AMGN - x_0_9_3_1_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3_2: o_0_9_3_2_AMGN - x_0_9_3_2_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3_3: o_0_9_3_3_AMGN - x_0_9_3_3_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3_4: o_0_9_3_4_AMGN - x_0_9_3_4_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_3_5: o_0_9_3_5_AMGN - x_0_9_3_5_AMGN + x_0_9_3_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4: o_0_9_4_AMGN - x_0_9_4_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_4_0: o_0_9_4_0_AMGN - x_0_9_4_0_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4_1: o_0_9_4_1_AMGN - x_0_9_4_1_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4_2: o_0_9_4_2_AMGN - x_0_9_4_2_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4_3: o_0_9_4_3_AMGN - x_0_9_4_3_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4_4: o_0_9_4_4_AMGN - x_0_9_4_4_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_4_5: o_0_9_4_5_AMGN - x_0_9_4_5_AMGN + x_0_9_4_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5: o_0_9_5_AMGN - x_0_9_5_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_5_0: o_0_9_5_0_AMGN - x_0_9_5_0_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5_1: o_0_9_5_1_AMGN - x_0_9_5_1_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5_2: o_0_9_5_2_AMGN - x_0_9_5_2_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5_3: o_0_9_5_3_AMGN - x_0_9_5_3_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5_4: o_0_9_5_4_AMGN - x_0_9_5_4_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_5_5: o_0_9_5_5_AMGN - x_0_9_5_5_AMGN + x_0_9_5_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6: o_0_9_6_AMGN - x_0_9_6_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_6_0: o_0_9_6_0_AMGN - x_0_9_6_0_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6_1: o_0_9_6_1_AMGN - x_0_9_6_1_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6_2: o_0_9_6_2_AMGN - x_0_9_6_2_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6_3: o_0_9_6_3_AMGN - x_0_9_6_3_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6_4: o_0_9_6_4_AMGN - x_0_9_6_4_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_6_5: o_0_9_6_5_AMGN - x_0_9_6_5_AMGN + x_0_9_6_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7: o_0_9_7_AMGN - x_0_9_7_AMGN + x_0_9_AMGN >= 0
A_abs_stockAMGN_in_0_9_7_0: o_0_9_7_0_AMGN - x_0_9_7_0_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7_1: o_0_9_7_1_AMGN - x_0_9_7_1_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7_2: o_0_9_7_2_AMGN - x_0_9_7_2_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7_3: o_0_9_7_3_AMGN - x_0_9_7_3_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7_4: o_0_9_7_4_AMGN - x_0_9_7_4_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockAMGN_in_0_9_7_5: o_0_9_7_5_AMGN - x_0_9_7_5_AMGN + x_0_9_7_AMGN
 >= 0
A_abs_stockASML_in_0_0: o_0_0_ASML - x_0_0_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_0_0: o_0_0_0_ASML - x_0_0_0_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_0_0: o_0_0_0_0_ASML - x_0_0_0_0_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_0_1: o_0_0_0_1_ASML - x_0_0_0_1_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_0_2: o_0_0_0_2_ASML - x_0_0_0_2_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_0_3: o_0_0_0_3_ASML - x_0_0_0_3_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_0_4: o_0_0_0_4_ASML - x_0_0_0_4_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_0_5: o_0_0_0_5_ASML - x_0_0_0_5_ASML + x_0_0_0_ASML
 >= 0
A_abs_stockASML_in_0_0_1: o_0_0_1_ASML - x_0_0_1_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_1_0: o_0_0_1_0_ASML - x_0_0_1_0_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_1_1: o_0_0_1_1_ASML - x_0_0_1_1_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_1_2: o_0_0_1_2_ASML - x_0_0_1_2_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_1_3: o_0_0_1_3_ASML - x_0_0_1_3_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_1_4: o_0_0_1_4_ASML - x_0_0_1_4_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_1_5: o_0_0_1_5_ASML - x_0_0_1_5_ASML + x_0_0_1_ASML
 >= 0
A_abs_stockASML_in_0_0_2: o_0_0_2_ASML - x_0_0_2_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_2_0: o_0_0_2_0_ASML - x_0_0_2_0_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_2_1: o_0_0_2_1_ASML - x_0_0_2_1_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_2_2: o_0_0_2_2_ASML - x_0_0_2_2_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_2_3: o_0_0_2_3_ASML - x_0_0_2_3_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_2_4: o_0_0_2_4_ASML - x_0_0_2_4_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_2_5: o_0_0_2_5_ASML - x_0_0_2_5_ASML + x_0_0_2_ASML
 >= 0
A_abs_stockASML_in_0_0_3: o_0_0_3_ASML - x_0_0_3_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_3_0: o_0_0_3_0_ASML - x_0_0_3_0_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_3_1: o_0_0_3_1_ASML - x_0_0_3_1_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_3_2: o_0_0_3_2_ASML - x_0_0_3_2_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_3_3: o_0_0_3_3_ASML - x_0_0_3_3_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_3_4: o_0_0_3_4_ASML - x_0_0_3_4_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_3_5: o_0_0_3_5_ASML - x_0_0_3_5_ASML + x_0_0_3_ASML
 >= 0
A_abs_stockASML_in_0_0_4: o_0_0_4_ASML - x_0_0_4_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_4_0: o_0_0_4_0_ASML - x_0_0_4_0_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_4_1: o_0_0_4_1_ASML - x_0_0_4_1_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_4_2: o_0_0_4_2_ASML - x_0_0_4_2_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_4_3: o_0_0_4_3_ASML - x_0_0_4_3_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_4_4: o_0_0_4_4_ASML - x_0_0_4_4_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_4_5: o_0_0_4_5_ASML - x_0_0_4_5_ASML + x_0_0_4_ASML
 >= 0
A_abs_stockASML_in_0_0_5: o_0_0_5_ASML - x_0_0_5_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_5_0: o_0_0_5_0_ASML - x_0_0_5_0_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_5_1: o_0_0_5_1_ASML - x_0_0_5_1_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_5_2: o_0_0_5_2_ASML - x_0_0_5_2_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_5_3: o_0_0_5_3_ASML - x_0_0_5_3_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_5_4: o_0_0_5_4_ASML - x_0_0_5_4_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_5_5: o_0_0_5_5_ASML - x_0_0_5_5_ASML + x_0_0_5_ASML
 >= 0
A_abs_stockASML_in_0_0_6: o_0_0_6_ASML - x_0_0_6_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_6_0: o_0_0_6_0_ASML - x_0_0_6_0_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_6_1: o_0_0_6_1_ASML - x_0_0_6_1_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_6_2: o_0_0_6_2_ASML - x_0_0_6_2_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_6_3: o_0_0_6_3_ASML - x_0_0_6_3_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_6_4: o_0_0_6_4_ASML - x_0_0_6_4_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_6_5: o_0_0_6_5_ASML - x_0_0_6_5_ASML + x_0_0_6_ASML
 >= 0
A_abs_stockASML_in_0_0_7: o_0_0_7_ASML - x_0_0_7_ASML + x_0_0_ASML >= 0
A_abs_stockASML_in_0_0_7_0: o_0_0_7_0_ASML - x_0_0_7_0_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_0_7_1: o_0_0_7_1_ASML - x_0_0_7_1_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_0_7_2: o_0_0_7_2_ASML - x_0_0_7_2_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_0_7_3: o_0_0_7_3_ASML - x_0_0_7_3_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_0_7_4: o_0_0_7_4_ASML - x_0_0_7_4_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_0_7_5: o_0_0_7_5_ASML - x_0_0_7_5_ASML + x_0_0_7_ASML
 >= 0
A_abs_stockASML_in_0_1: o_0_1_ASML - x_0_1_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_1_0: o_0_1_0_ASML - x_0_1_0_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_0_0: o_0_1_0_0_ASML - x_0_1_0_0_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_0_1: o_0_1_0_1_ASML - x_0_1_0_1_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_0_2: o_0_1_0_2_ASML - x_0_1_0_2_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_0_3: o_0_1_0_3_ASML - x_0_1_0_3_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_0_4: o_0_1_0_4_ASML - x_0_1_0_4_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_0_5: o_0_1_0_5_ASML - x_0_1_0_5_ASML + x_0_1_0_ASML
 >= 0
A_abs_stockASML_in_0_1_1: o_0_1_1_ASML - x_0_1_1_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_1_0: o_0_1_1_0_ASML - x_0_1_1_0_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_1_1: o_0_1_1_1_ASML - x_0_1_1_1_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_1_2: o_0_1_1_2_ASML - x_0_1_1_2_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_1_3: o_0_1_1_3_ASML - x_0_1_1_3_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_1_4: o_0_1_1_4_ASML - x_0_1_1_4_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_1_5: o_0_1_1_5_ASML - x_0_1_1_5_ASML + x_0_1_1_ASML
 >= 0
A_abs_stockASML_in_0_1_2: o_0_1_2_ASML - x_0_1_2_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_2_0: o_0_1_2_0_ASML - x_0_1_2_0_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_2_1: o_0_1_2_1_ASML - x_0_1_2_1_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_2_2: o_0_1_2_2_ASML - x_0_1_2_2_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_2_3: o_0_1_2_3_ASML - x_0_1_2_3_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_2_4: o_0_1_2_4_ASML - x_0_1_2_4_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_2_5: o_0_1_2_5_ASML - x_0_1_2_5_ASML + x_0_1_2_ASML
 >= 0
A_abs_stockASML_in_0_1_3: o_0_1_3_ASML - x_0_1_3_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_3_0: o_0_1_3_0_ASML - x_0_1_3_0_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_3_1: o_0_1_3_1_ASML - x_0_1_3_1_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_3_2: o_0_1_3_2_ASML - x_0_1_3_2_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_3_3: o_0_1_3_3_ASML - x_0_1_3_3_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_3_4: o_0_1_3_4_ASML - x_0_1_3_4_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_3_5: o_0_1_3_5_ASML - x_0_1_3_5_ASML + x_0_1_3_ASML
 >= 0
A_abs_stockASML_in_0_1_4: o_0_1_4_ASML - x_0_1_4_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_4_0: o_0_1_4_0_ASML - x_0_1_4_0_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_4_1: o_0_1_4_1_ASML - x_0_1_4_1_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_4_2: o_0_1_4_2_ASML - x_0_1_4_2_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_4_3: o_0_1_4_3_ASML - x_0_1_4_3_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_4_4: o_0_1_4_4_ASML - x_0_1_4_4_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_4_5: o_0_1_4_5_ASML - x_0_1_4_5_ASML + x_0_1_4_ASML
 >= 0
A_abs_stockASML_in_0_1_5: o_0_1_5_ASML - x_0_1_5_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_5_0: o_0_1_5_0_ASML - x_0_1_5_0_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_5_1: o_0_1_5_1_ASML - x_0_1_5_1_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_5_2: o_0_1_5_2_ASML - x_0_1_5_2_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_5_3: o_0_1_5_3_ASML - x_0_1_5_3_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_5_4: o_0_1_5_4_ASML - x_0_1_5_4_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_5_5: o_0_1_5_5_ASML - x_0_1_5_5_ASML + x_0_1_5_ASML
 >= 0
A_abs_stockASML_in_0_1_6: o_0_1_6_ASML - x_0_1_6_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_6_0: o_0_1_6_0_ASML - x_0_1_6_0_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_6_1: o_0_1_6_1_ASML - x_0_1_6_1_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_6_2: o_0_1_6_2_ASML - x_0_1_6_2_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_6_3: o_0_1_6_3_ASML - x_0_1_6_3_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_6_4: o_0_1_6_4_ASML - x_0_1_6_4_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_6_5: o_0_1_6_5_ASML - x_0_1_6_5_ASML + x_0_1_6_ASML
 >= 0
A_abs_stockASML_in_0_1_7: o_0_1_7_ASML - x_0_1_7_ASML + x_0_1_ASML >= 0
A_abs_stockASML_in_0_1_7_0: o_0_1_7_0_ASML - x_0_1_7_0_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_1_7_1: o_0_1_7_1_ASML - x_0_1_7_1_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_1_7_2: o_0_1_7_2_ASML - x_0_1_7_2_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_1_7_3: o_0_1_7_3_ASML - x_0_1_7_3_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_1_7_4: o_0_1_7_4_ASML - x_0_1_7_4_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_1_7_5: o_0_1_7_5_ASML - x_0_1_7_5_ASML + x_0_1_7_ASML
 >= 0
A_abs_stockASML_in_0_2: o_0_2_ASML - x_0_2_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_2_0: o_0_2_0_ASML - x_0_2_0_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_0_0: o_0_2_0_0_ASML - x_0_2_0_0_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_0_1: o_0_2_0_1_ASML - x_0_2_0_1_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_0_2: o_0_2_0_2_ASML - x_0_2_0_2_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_0_3: o_0_2_0_3_ASML - x_0_2_0_3_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_0_4: o_0_2_0_4_ASML - x_0_2_0_4_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_0_5: o_0_2_0_5_ASML - x_0_2_0_5_ASML + x_0_2_0_ASML
 >= 0
A_abs_stockASML_in_0_2_1: o_0_2_1_ASML - x_0_2_1_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_1_0: o_0_2_1_0_ASML - x_0_2_1_0_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_1_1: o_0_2_1_1_ASML - x_0_2_1_1_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_1_2: o_0_2_1_2_ASML - x_0_2_1_2_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_1_3: o_0_2_1_3_ASML - x_0_2_1_3_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_1_4: o_0_2_1_4_ASML - x_0_2_1_4_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_1_5: o_0_2_1_5_ASML - x_0_2_1_5_ASML + x_0_2_1_ASML
 >= 0
A_abs_stockASML_in_0_2_2: o_0_2_2_ASML - x_0_2_2_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_2_0: o_0_2_2_0_ASML - x_0_2_2_0_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_2_1: o_0_2_2_1_ASML - x_0_2_2_1_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_2_2: o_0_2_2_2_ASML - x_0_2_2_2_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_2_3: o_0_2_2_3_ASML - x_0_2_2_3_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_2_4: o_0_2_2_4_ASML - x_0_2_2_4_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_2_5: o_0_2_2_5_ASML - x_0_2_2_5_ASML + x_0_2_2_ASML
 >= 0
A_abs_stockASML_in_0_2_3: o_0_2_3_ASML - x_0_2_3_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_3_0: o_0_2_3_0_ASML - x_0_2_3_0_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_3_1: o_0_2_3_1_ASML - x_0_2_3_1_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_3_2: o_0_2_3_2_ASML - x_0_2_3_2_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_3_3: o_0_2_3_3_ASML - x_0_2_3_3_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_3_4: o_0_2_3_4_ASML - x_0_2_3_4_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_3_5: o_0_2_3_5_ASML - x_0_2_3_5_ASML + x_0_2_3_ASML
 >= 0
A_abs_stockASML_in_0_2_4: o_0_2_4_ASML - x_0_2_4_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_4_0: o_0_2_4_0_ASML - x_0_2_4_0_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_4_1: o_0_2_4_1_ASML - x_0_2_4_1_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_4_2: o_0_2_4_2_ASML - x_0_2_4_2_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_4_3: o_0_2_4_3_ASML - x_0_2_4_3_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_4_4: o_0_2_4_4_ASML - x_0_2_4_4_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_4_5: o_0_2_4_5_ASML - x_0_2_4_5_ASML + x_0_2_4_ASML
 >= 0
A_abs_stockASML_in_0_2_5: o_0_2_5_ASML - x_0_2_5_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_5_0: o_0_2_5_0_ASML - x_0_2_5_0_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_5_1: o_0_2_5_1_ASML - x_0_2_5_1_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_5_2: o_0_2_5_2_ASML - x_0_2_5_2_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_5_3: o_0_2_5_3_ASML - x_0_2_5_3_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_5_4: o_0_2_5_4_ASML - x_0_2_5_4_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_5_5: o_0_2_5_5_ASML - x_0_2_5_5_ASML + x_0_2_5_ASML
 >= 0
A_abs_stockASML_in_0_2_6: o_0_2_6_ASML - x_0_2_6_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_6_0: o_0_2_6_0_ASML - x_0_2_6_0_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_6_1: o_0_2_6_1_ASML - x_0_2_6_1_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_6_2: o_0_2_6_2_ASML - x_0_2_6_2_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_6_3: o_0_2_6_3_ASML - x_0_2_6_3_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_6_4: o_0_2_6_4_ASML - x_0_2_6_4_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_6_5: o_0_2_6_5_ASML - x_0_2_6_5_ASML + x_0_2_6_ASML
 >= 0
A_abs_stockASML_in_0_2_7: o_0_2_7_ASML - x_0_2_7_ASML + x_0_2_ASML >= 0
A_abs_stockASML_in_0_2_7_0: o_0_2_7_0_ASML - x_0_2_7_0_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_2_7_1: o_0_2_7_1_ASML - x_0_2_7_1_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_2_7_2: o_0_2_7_2_ASML - x_0_2_7_2_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_2_7_3: o_0_2_7_3_ASML - x_0_2_7_3_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_2_7_4: o_0_2_7_4_ASML - x_0_2_7_4_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_2_7_5: o_0_2_7_5_ASML - x_0_2_7_5_ASML + x_0_2_7_ASML
 >= 0
A_abs_stockASML_in_0_3: o_0_3_ASML - x_0_3_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_3_0: o_0_3_0_ASML - x_0_3_0_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_0_0: o_0_3_0_0_ASML - x_0_3_0_0_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_0_1: o_0_3_0_1_ASML - x_0_3_0_1_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_0_2: o_0_3_0_2_ASML - x_0_3_0_2_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_0_3: o_0_3_0_3_ASML - x_0_3_0_3_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_0_4: o_0_3_0_4_ASML - x_0_3_0_4_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_0_5: o_0_3_0_5_ASML - x_0_3_0_5_ASML + x_0_3_0_ASML
 >= 0
A_abs_stockASML_in_0_3_1: o_0_3_1_ASML - x_0_3_1_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_1_0: o_0_3_1_0_ASML - x_0_3_1_0_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_1_1: o_0_3_1_1_ASML - x_0_3_1_1_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_1_2: o_0_3_1_2_ASML - x_0_3_1_2_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_1_3: o_0_3_1_3_ASML - x_0_3_1_3_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_1_4: o_0_3_1_4_ASML - x_0_3_1_4_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_1_5: o_0_3_1_5_ASML - x_0_3_1_5_ASML + x_0_3_1_ASML
 >= 0
A_abs_stockASML_in_0_3_2: o_0_3_2_ASML - x_0_3_2_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_2_0: o_0_3_2_0_ASML - x_0_3_2_0_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_2_1: o_0_3_2_1_ASML - x_0_3_2_1_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_2_2: o_0_3_2_2_ASML - x_0_3_2_2_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_2_3: o_0_3_2_3_ASML - x_0_3_2_3_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_2_4: o_0_3_2_4_ASML - x_0_3_2_4_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_2_5: o_0_3_2_5_ASML - x_0_3_2_5_ASML + x_0_3_2_ASML
 >= 0
A_abs_stockASML_in_0_3_3: o_0_3_3_ASML - x_0_3_3_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_3_0: o_0_3_3_0_ASML - x_0_3_3_0_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_3_1: o_0_3_3_1_ASML - x_0_3_3_1_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_3_2: o_0_3_3_2_ASML - x_0_3_3_2_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_3_3: o_0_3_3_3_ASML - x_0_3_3_3_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_3_4: o_0_3_3_4_ASML - x_0_3_3_4_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_3_5: o_0_3_3_5_ASML - x_0_3_3_5_ASML + x_0_3_3_ASML
 >= 0
A_abs_stockASML_in_0_3_4: o_0_3_4_ASML - x_0_3_4_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_4_0: o_0_3_4_0_ASML - x_0_3_4_0_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_4_1: o_0_3_4_1_ASML - x_0_3_4_1_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_4_2: o_0_3_4_2_ASML - x_0_3_4_2_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_4_3: o_0_3_4_3_ASML - x_0_3_4_3_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_4_4: o_0_3_4_4_ASML - x_0_3_4_4_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_4_5: o_0_3_4_5_ASML - x_0_3_4_5_ASML + x_0_3_4_ASML
 >= 0
A_abs_stockASML_in_0_3_5: o_0_3_5_ASML - x_0_3_5_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_5_0: o_0_3_5_0_ASML - x_0_3_5_0_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_5_1: o_0_3_5_1_ASML - x_0_3_5_1_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_5_2: o_0_3_5_2_ASML - x_0_3_5_2_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_5_3: o_0_3_5_3_ASML - x_0_3_5_3_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_5_4: o_0_3_5_4_ASML - x_0_3_5_4_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_5_5: o_0_3_5_5_ASML - x_0_3_5_5_ASML + x_0_3_5_ASML
 >= 0
A_abs_stockASML_in_0_3_6: o_0_3_6_ASML - x_0_3_6_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_6_0: o_0_3_6_0_ASML - x_0_3_6_0_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_6_1: o_0_3_6_1_ASML - x_0_3_6_1_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_6_2: o_0_3_6_2_ASML - x_0_3_6_2_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_6_3: o_0_3_6_3_ASML - x_0_3_6_3_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_6_4: o_0_3_6_4_ASML - x_0_3_6_4_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_6_5: o_0_3_6_5_ASML - x_0_3_6_5_ASML + x_0_3_6_ASML
 >= 0
A_abs_stockASML_in_0_3_7: o_0_3_7_ASML - x_0_3_7_ASML + x_0_3_ASML >= 0
A_abs_stockASML_in_0_3_7_0: o_0_3_7_0_ASML - x_0_3_7_0_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_3_7_1: o_0_3_7_1_ASML - x_0_3_7_1_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_3_7_2: o_0_3_7_2_ASML - x_0_3_7_2_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_3_7_3: o_0_3_7_3_ASML - x_0_3_7_3_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_3_7_4: o_0_3_7_4_ASML - x_0_3_7_4_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_3_7_5: o_0_3_7_5_ASML - x_0_3_7_5_ASML + x_0_3_7_ASML
 >= 0
A_abs_stockASML_in_0_4: o_0_4_ASML - x_0_4_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_4_0: o_0_4_0_ASML - x_0_4_0_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_0_0: o_0_4_0_0_ASML - x_0_4_0_0_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_0_1: o_0_4_0_1_ASML - x_0_4_0_1_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_0_2: o_0_4_0_2_ASML - x_0_4_0_2_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_0_3: o_0_4_0_3_ASML - x_0_4_0_3_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_0_4: o_0_4_0_4_ASML - x_0_4_0_4_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_0_5: o_0_4_0_5_ASML - x_0_4_0_5_ASML + x_0_4_0_ASML
 >= 0
A_abs_stockASML_in_0_4_1: o_0_4_1_ASML - x_0_4_1_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_1_0: o_0_4_1_0_ASML - x_0_4_1_0_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_1_1: o_0_4_1_1_ASML - x_0_4_1_1_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_1_2: o_0_4_1_2_ASML - x_0_4_1_2_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_1_3: o_0_4_1_3_ASML - x_0_4_1_3_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_1_4: o_0_4_1_4_ASML - x_0_4_1_4_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_1_5: o_0_4_1_5_ASML - x_0_4_1_5_ASML + x_0_4_1_ASML
 >= 0
A_abs_stockASML_in_0_4_2: o_0_4_2_ASML - x_0_4_2_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_2_0: o_0_4_2_0_ASML - x_0_4_2_0_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_2_1: o_0_4_2_1_ASML - x_0_4_2_1_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_2_2: o_0_4_2_2_ASML - x_0_4_2_2_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_2_3: o_0_4_2_3_ASML - x_0_4_2_3_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_2_4: o_0_4_2_4_ASML - x_0_4_2_4_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_2_5: o_0_4_2_5_ASML - x_0_4_2_5_ASML + x_0_4_2_ASML
 >= 0
A_abs_stockASML_in_0_4_3: o_0_4_3_ASML - x_0_4_3_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_3_0: o_0_4_3_0_ASML - x_0_4_3_0_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_3_1: o_0_4_3_1_ASML - x_0_4_3_1_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_3_2: o_0_4_3_2_ASML - x_0_4_3_2_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_3_3: o_0_4_3_3_ASML - x_0_4_3_3_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_3_4: o_0_4_3_4_ASML - x_0_4_3_4_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_3_5: o_0_4_3_5_ASML - x_0_4_3_5_ASML + x_0_4_3_ASML
 >= 0
A_abs_stockASML_in_0_4_4: o_0_4_4_ASML - x_0_4_4_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_4_0: o_0_4_4_0_ASML - x_0_4_4_0_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_4_1: o_0_4_4_1_ASML - x_0_4_4_1_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_4_2: o_0_4_4_2_ASML - x_0_4_4_2_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_4_3: o_0_4_4_3_ASML - x_0_4_4_3_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_4_4: o_0_4_4_4_ASML - x_0_4_4_4_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_4_5: o_0_4_4_5_ASML - x_0_4_4_5_ASML + x_0_4_4_ASML
 >= 0
A_abs_stockASML_in_0_4_5: o_0_4_5_ASML - x_0_4_5_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_5_0: o_0_4_5_0_ASML - x_0_4_5_0_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_5_1: o_0_4_5_1_ASML - x_0_4_5_1_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_5_2: o_0_4_5_2_ASML - x_0_4_5_2_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_5_3: o_0_4_5_3_ASML - x_0_4_5_3_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_5_4: o_0_4_5_4_ASML - x_0_4_5_4_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_5_5: o_0_4_5_5_ASML - x_0_4_5_5_ASML + x_0_4_5_ASML
 >= 0
A_abs_stockASML_in_0_4_6: o_0_4_6_ASML - x_0_4_6_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_6_0: o_0_4_6_0_ASML - x_0_4_6_0_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_6_1: o_0_4_6_1_ASML - x_0_4_6_1_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_6_2: o_0_4_6_2_ASML - x_0_4_6_2_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_6_3: o_0_4_6_3_ASML - x_0_4_6_3_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_6_4: o_0_4_6_4_ASML - x_0_4_6_4_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_6_5: o_0_4_6_5_ASML - x_0_4_6_5_ASML + x_0_4_6_ASML
 >= 0
A_abs_stockASML_in_0_4_7: o_0_4_7_ASML - x_0_4_7_ASML + x_0_4_ASML >= 0
A_abs_stockASML_in_0_4_7_0: o_0_4_7_0_ASML - x_0_4_7_0_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_4_7_1: o_0_4_7_1_ASML - x_0_4_7_1_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_4_7_2: o_0_4_7_2_ASML - x_0_4_7_2_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_4_7_3: o_0_4_7_3_ASML - x_0_4_7_3_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_4_7_4: o_0_4_7_4_ASML - x_0_4_7_4_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_4_7_5: o_0_4_7_5_ASML - x_0_4_7_5_ASML + x_0_4_7_ASML
 >= 0
A_abs_stockASML_in_0_5: o_0_5_ASML - x_0_5_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_5_0: o_0_5_0_ASML - x_0_5_0_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_0_0: o_0_5_0_0_ASML - x_0_5_0_0_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_0_1: o_0_5_0_1_ASML - x_0_5_0_1_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_0_2: o_0_5_0_2_ASML - x_0_5_0_2_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_0_3: o_0_5_0_3_ASML - x_0_5_0_3_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_0_4: o_0_5_0_4_ASML - x_0_5_0_4_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_0_5: o_0_5_0_5_ASML - x_0_5_0_5_ASML + x_0_5_0_ASML
 >= 0
A_abs_stockASML_in_0_5_1: o_0_5_1_ASML - x_0_5_1_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_1_0: o_0_5_1_0_ASML - x_0_5_1_0_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_1_1: o_0_5_1_1_ASML - x_0_5_1_1_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_1_2: o_0_5_1_2_ASML - x_0_5_1_2_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_1_3: o_0_5_1_3_ASML - x_0_5_1_3_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_1_4: o_0_5_1_4_ASML - x_0_5_1_4_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_1_5: o_0_5_1_5_ASML - x_0_5_1_5_ASML + x_0_5_1_ASML
 >= 0
A_abs_stockASML_in_0_5_2: o_0_5_2_ASML - x_0_5_2_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_2_0: o_0_5_2_0_ASML - x_0_5_2_0_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_2_1: o_0_5_2_1_ASML - x_0_5_2_1_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_2_2: o_0_5_2_2_ASML - x_0_5_2_2_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_2_3: o_0_5_2_3_ASML - x_0_5_2_3_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_2_4: o_0_5_2_4_ASML - x_0_5_2_4_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_2_5: o_0_5_2_5_ASML - x_0_5_2_5_ASML + x_0_5_2_ASML
 >= 0
A_abs_stockASML_in_0_5_3: o_0_5_3_ASML - x_0_5_3_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_3_0: o_0_5_3_0_ASML - x_0_5_3_0_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_3_1: o_0_5_3_1_ASML - x_0_5_3_1_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_3_2: o_0_5_3_2_ASML - x_0_5_3_2_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_3_3: o_0_5_3_3_ASML - x_0_5_3_3_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_3_4: o_0_5_3_4_ASML - x_0_5_3_4_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_3_5: o_0_5_3_5_ASML - x_0_5_3_5_ASML + x_0_5_3_ASML
 >= 0
A_abs_stockASML_in_0_5_4: o_0_5_4_ASML - x_0_5_4_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_4_0: o_0_5_4_0_ASML - x_0_5_4_0_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_4_1: o_0_5_4_1_ASML - x_0_5_4_1_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_4_2: o_0_5_4_2_ASML - x_0_5_4_2_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_4_3: o_0_5_4_3_ASML - x_0_5_4_3_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_4_4: o_0_5_4_4_ASML - x_0_5_4_4_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_4_5: o_0_5_4_5_ASML - x_0_5_4_5_ASML + x_0_5_4_ASML
 >= 0
A_abs_stockASML_in_0_5_5: o_0_5_5_ASML - x_0_5_5_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_5_0: o_0_5_5_0_ASML - x_0_5_5_0_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_5_1: o_0_5_5_1_ASML - x_0_5_5_1_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_5_2: o_0_5_5_2_ASML - x_0_5_5_2_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_5_3: o_0_5_5_3_ASML - x_0_5_5_3_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_5_4: o_0_5_5_4_ASML - x_0_5_5_4_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_5_5: o_0_5_5_5_ASML - x_0_5_5_5_ASML + x_0_5_5_ASML
 >= 0
A_abs_stockASML_in_0_5_6: o_0_5_6_ASML - x_0_5_6_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_6_0: o_0_5_6_0_ASML - x_0_5_6_0_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_6_1: o_0_5_6_1_ASML - x_0_5_6_1_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_6_2: o_0_5_6_2_ASML - x_0_5_6_2_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_6_3: o_0_5_6_3_ASML - x_0_5_6_3_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_6_4: o_0_5_6_4_ASML - x_0_5_6_4_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_6_5: o_0_5_6_5_ASML - x_0_5_6_5_ASML + x_0_5_6_ASML
 >= 0
A_abs_stockASML_in_0_5_7: o_0_5_7_ASML - x_0_5_7_ASML + x_0_5_ASML >= 0
A_abs_stockASML_in_0_5_7_0: o_0_5_7_0_ASML - x_0_5_7_0_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_5_7_1: o_0_5_7_1_ASML - x_0_5_7_1_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_5_7_2: o_0_5_7_2_ASML - x_0_5_7_2_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_5_7_3: o_0_5_7_3_ASML - x_0_5_7_3_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_5_7_4: o_0_5_7_4_ASML - x_0_5_7_4_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_5_7_5: o_0_5_7_5_ASML - x_0_5_7_5_ASML + x_0_5_7_ASML
 >= 0
A_abs_stockASML_in_0_6: o_0_6_ASML - x_0_6_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_6_0: o_0_6_0_ASML - x_0_6_0_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_0_0: o_0_6_0_0_ASML - x_0_6_0_0_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_0_1: o_0_6_0_1_ASML - x_0_6_0_1_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_0_2: o_0_6_0_2_ASML - x_0_6_0_2_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_0_3: o_0_6_0_3_ASML - x_0_6_0_3_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_0_4: o_0_6_0_4_ASML - x_0_6_0_4_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_0_5: o_0_6_0_5_ASML - x_0_6_0_5_ASML + x_0_6_0_ASML
 >= 0
A_abs_stockASML_in_0_6_1: o_0_6_1_ASML - x_0_6_1_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_1_0: o_0_6_1_0_ASML - x_0_6_1_0_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_1_1: o_0_6_1_1_ASML - x_0_6_1_1_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_1_2: o_0_6_1_2_ASML - x_0_6_1_2_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_1_3: o_0_6_1_3_ASML - x_0_6_1_3_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_1_4: o_0_6_1_4_ASML - x_0_6_1_4_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_1_5: o_0_6_1_5_ASML - x_0_6_1_5_ASML + x_0_6_1_ASML
 >= 0
A_abs_stockASML_in_0_6_2: o_0_6_2_ASML - x_0_6_2_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_2_0: o_0_6_2_0_ASML - x_0_6_2_0_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_2_1: o_0_6_2_1_ASML - x_0_6_2_1_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_2_2: o_0_6_2_2_ASML - x_0_6_2_2_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_2_3: o_0_6_2_3_ASML - x_0_6_2_3_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_2_4: o_0_6_2_4_ASML - x_0_6_2_4_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_2_5: o_0_6_2_5_ASML - x_0_6_2_5_ASML + x_0_6_2_ASML
 >= 0
A_abs_stockASML_in_0_6_3: o_0_6_3_ASML - x_0_6_3_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_3_0: o_0_6_3_0_ASML - x_0_6_3_0_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_3_1: o_0_6_3_1_ASML - x_0_6_3_1_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_3_2: o_0_6_3_2_ASML - x_0_6_3_2_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_3_3: o_0_6_3_3_ASML - x_0_6_3_3_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_3_4: o_0_6_3_4_ASML - x_0_6_3_4_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_3_5: o_0_6_3_5_ASML - x_0_6_3_5_ASML + x_0_6_3_ASML
 >= 0
A_abs_stockASML_in_0_6_4: o_0_6_4_ASML - x_0_6_4_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_4_0: o_0_6_4_0_ASML - x_0_6_4_0_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_4_1: o_0_6_4_1_ASML - x_0_6_4_1_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_4_2: o_0_6_4_2_ASML - x_0_6_4_2_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_4_3: o_0_6_4_3_ASML - x_0_6_4_3_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_4_4: o_0_6_4_4_ASML - x_0_6_4_4_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_4_5: o_0_6_4_5_ASML - x_0_6_4_5_ASML + x_0_6_4_ASML
 >= 0
A_abs_stockASML_in_0_6_5: o_0_6_5_ASML - x_0_6_5_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_5_0: o_0_6_5_0_ASML - x_0_6_5_0_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_5_1: o_0_6_5_1_ASML - x_0_6_5_1_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_5_2: o_0_6_5_2_ASML - x_0_6_5_2_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_5_3: o_0_6_5_3_ASML - x_0_6_5_3_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_5_4: o_0_6_5_4_ASML - x_0_6_5_4_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_5_5: o_0_6_5_5_ASML - x_0_6_5_5_ASML + x_0_6_5_ASML
 >= 0
A_abs_stockASML_in_0_6_6: o_0_6_6_ASML - x_0_6_6_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_6_0: o_0_6_6_0_ASML - x_0_6_6_0_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_6_1: o_0_6_6_1_ASML - x_0_6_6_1_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_6_2: o_0_6_6_2_ASML - x_0_6_6_2_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_6_3: o_0_6_6_3_ASML - x_0_6_6_3_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_6_4: o_0_6_6_4_ASML - x_0_6_6_4_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_6_5: o_0_6_6_5_ASML - x_0_6_6_5_ASML + x_0_6_6_ASML
 >= 0
A_abs_stockASML_in_0_6_7: o_0_6_7_ASML - x_0_6_7_ASML + x_0_6_ASML >= 0
A_abs_stockASML_in_0_6_7_0: o_0_6_7_0_ASML - x_0_6_7_0_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_6_7_1: o_0_6_7_1_ASML - x_0_6_7_1_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_6_7_2: o_0_6_7_2_ASML - x_0_6_7_2_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_6_7_3: o_0_6_7_3_ASML - x_0_6_7_3_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_6_7_4: o_0_6_7_4_ASML - x_0_6_7_4_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_6_7_5: o_0_6_7_5_ASML - x_0_6_7_5_ASML + x_0_6_7_ASML
 >= 0
A_abs_stockASML_in_0_7: o_0_7_ASML - x_0_7_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_7_0: o_0_7_0_ASML - x_0_7_0_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_0_0: o_0_7_0_0_ASML - x_0_7_0_0_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_0_1: o_0_7_0_1_ASML - x_0_7_0_1_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_0_2: o_0_7_0_2_ASML - x_0_7_0_2_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_0_3: o_0_7_0_3_ASML - x_0_7_0_3_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_0_4: o_0_7_0_4_ASML - x_0_7_0_4_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_0_5: o_0_7_0_5_ASML - x_0_7_0_5_ASML + x_0_7_0_ASML
 >= 0
A_abs_stockASML_in_0_7_1: o_0_7_1_ASML - x_0_7_1_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_1_0: o_0_7_1_0_ASML - x_0_7_1_0_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_1_1: o_0_7_1_1_ASML - x_0_7_1_1_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_1_2: o_0_7_1_2_ASML - x_0_7_1_2_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_1_3: o_0_7_1_3_ASML - x_0_7_1_3_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_1_4: o_0_7_1_4_ASML - x_0_7_1_4_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_1_5: o_0_7_1_5_ASML - x_0_7_1_5_ASML + x_0_7_1_ASML
 >= 0
A_abs_stockASML_in_0_7_2: o_0_7_2_ASML - x_0_7_2_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_2_0: o_0_7_2_0_ASML - x_0_7_2_0_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_2_1: o_0_7_2_1_ASML - x_0_7_2_1_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_2_2: o_0_7_2_2_ASML - x_0_7_2_2_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_2_3: o_0_7_2_3_ASML - x_0_7_2_3_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_2_4: o_0_7_2_4_ASML - x_0_7_2_4_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_2_5: o_0_7_2_5_ASML - x_0_7_2_5_ASML + x_0_7_2_ASML
 >= 0
A_abs_stockASML_in_0_7_3: o_0_7_3_ASML - x_0_7_3_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_3_0: o_0_7_3_0_ASML - x_0_7_3_0_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_3_1: o_0_7_3_1_ASML - x_0_7_3_1_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_3_2: o_0_7_3_2_ASML - x_0_7_3_2_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_3_3: o_0_7_3_3_ASML - x_0_7_3_3_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_3_4: o_0_7_3_4_ASML - x_0_7_3_4_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_3_5: o_0_7_3_5_ASML - x_0_7_3_5_ASML + x_0_7_3_ASML
 >= 0
A_abs_stockASML_in_0_7_4: o_0_7_4_ASML - x_0_7_4_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_4_0: o_0_7_4_0_ASML - x_0_7_4_0_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_4_1: o_0_7_4_1_ASML - x_0_7_4_1_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_4_2: o_0_7_4_2_ASML - x_0_7_4_2_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_4_3: o_0_7_4_3_ASML - x_0_7_4_3_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_4_4: o_0_7_4_4_ASML - x_0_7_4_4_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_4_5: o_0_7_4_5_ASML - x_0_7_4_5_ASML + x_0_7_4_ASML
 >= 0
A_abs_stockASML_in_0_7_5: o_0_7_5_ASML - x_0_7_5_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_5_0: o_0_7_5_0_ASML - x_0_7_5_0_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_5_1: o_0_7_5_1_ASML - x_0_7_5_1_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_5_2: o_0_7_5_2_ASML - x_0_7_5_2_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_5_3: o_0_7_5_3_ASML - x_0_7_5_3_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_5_4: o_0_7_5_4_ASML - x_0_7_5_4_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_5_5: o_0_7_5_5_ASML - x_0_7_5_5_ASML + x_0_7_5_ASML
 >= 0
A_abs_stockASML_in_0_7_6: o_0_7_6_ASML - x_0_7_6_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_6_0: o_0_7_6_0_ASML - x_0_7_6_0_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_6_1: o_0_7_6_1_ASML - x_0_7_6_1_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_6_2: o_0_7_6_2_ASML - x_0_7_6_2_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_6_3: o_0_7_6_3_ASML - x_0_7_6_3_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_6_4: o_0_7_6_4_ASML - x_0_7_6_4_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_6_5: o_0_7_6_5_ASML - x_0_7_6_5_ASML + x_0_7_6_ASML
 >= 0
A_abs_stockASML_in_0_7_7: o_0_7_7_ASML - x_0_7_7_ASML + x_0_7_ASML >= 0
A_abs_stockASML_in_0_7_7_0: o_0_7_7_0_ASML - x_0_7_7_0_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_7_7_1: o_0_7_7_1_ASML - x_0_7_7_1_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_7_7_2: o_0_7_7_2_ASML - x_0_7_7_2_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_7_7_3: o_0_7_7_3_ASML - x_0_7_7_3_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_7_7_4: o_0_7_7_4_ASML - x_0_7_7_4_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_7_7_5: o_0_7_7_5_ASML - x_0_7_7_5_ASML + x_0_7_7_ASML
 >= 0
A_abs_stockASML_in_0_8: o_0_8_ASML - x_0_8_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_8_0: o_0_8_0_ASML - x_0_8_0_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_0_0: o_0_8_0_0_ASML - x_0_8_0_0_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_0_1: o_0_8_0_1_ASML - x_0_8_0_1_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_0_2: o_0_8_0_2_ASML - x_0_8_0_2_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_0_3: o_0_8_0_3_ASML - x_0_8_0_3_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_0_4: o_0_8_0_4_ASML - x_0_8_0_4_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_0_5: o_0_8_0_5_ASML - x_0_8_0_5_ASML + x_0_8_0_ASML
 >= 0
A_abs_stockASML_in_0_8_1: o_0_8_1_ASML - x_0_8_1_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_1_0: o_0_8_1_0_ASML - x_0_8_1_0_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_1_1: o_0_8_1_1_ASML - x_0_8_1_1_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_1_2: o_0_8_1_2_ASML - x_0_8_1_2_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_1_3: o_0_8_1_3_ASML - x_0_8_1_3_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_1_4: o_0_8_1_4_ASML - x_0_8_1_4_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_1_5: o_0_8_1_5_ASML - x_0_8_1_5_ASML + x_0_8_1_ASML
 >= 0
A_abs_stockASML_in_0_8_2: o_0_8_2_ASML - x_0_8_2_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_2_0: o_0_8_2_0_ASML - x_0_8_2_0_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_2_1: o_0_8_2_1_ASML - x_0_8_2_1_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_2_2: o_0_8_2_2_ASML - x_0_8_2_2_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_2_3: o_0_8_2_3_ASML - x_0_8_2_3_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_2_4: o_0_8_2_4_ASML - x_0_8_2_4_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_2_5: o_0_8_2_5_ASML - x_0_8_2_5_ASML + x_0_8_2_ASML
 >= 0
A_abs_stockASML_in_0_8_3: o_0_8_3_ASML - x_0_8_3_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_3_0: o_0_8_3_0_ASML - x_0_8_3_0_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_3_1: o_0_8_3_1_ASML - x_0_8_3_1_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_3_2: o_0_8_3_2_ASML - x_0_8_3_2_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_3_3: o_0_8_3_3_ASML - x_0_8_3_3_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_3_4: o_0_8_3_4_ASML - x_0_8_3_4_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_3_5: o_0_8_3_5_ASML - x_0_8_3_5_ASML + x_0_8_3_ASML
 >= 0
A_abs_stockASML_in_0_8_4: o_0_8_4_ASML - x_0_8_4_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_4_0: o_0_8_4_0_ASML - x_0_8_4_0_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_4_1: o_0_8_4_1_ASML - x_0_8_4_1_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_4_2: o_0_8_4_2_ASML - x_0_8_4_2_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_4_3: o_0_8_4_3_ASML - x_0_8_4_3_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_4_4: o_0_8_4_4_ASML - x_0_8_4_4_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_4_5: o_0_8_4_5_ASML - x_0_8_4_5_ASML + x_0_8_4_ASML
 >= 0
A_abs_stockASML_in_0_8_5: o_0_8_5_ASML - x_0_8_5_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_5_0: o_0_8_5_0_ASML - x_0_8_5_0_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_5_1: o_0_8_5_1_ASML - x_0_8_5_1_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_5_2: o_0_8_5_2_ASML - x_0_8_5_2_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_5_3: o_0_8_5_3_ASML - x_0_8_5_3_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_5_4: o_0_8_5_4_ASML - x_0_8_5_4_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_5_5: o_0_8_5_5_ASML - x_0_8_5_5_ASML + x_0_8_5_ASML
 >= 0
A_abs_stockASML_in_0_8_6: o_0_8_6_ASML - x_0_8_6_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_6_0: o_0_8_6_0_ASML - x_0_8_6_0_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_6_1: o_0_8_6_1_ASML - x_0_8_6_1_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_6_2: o_0_8_6_2_ASML - x_0_8_6_2_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_6_3: o_0_8_6_3_ASML - x_0_8_6_3_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_6_4: o_0_8_6_4_ASML - x_0_8_6_4_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_6_5: o_0_8_6_5_ASML - x_0_8_6_5_ASML + x_0_8_6_ASML
 >= 0
A_abs_stockASML_in_0_8_7: o_0_8_7_ASML - x_0_8_7_ASML + x_0_8_ASML >= 0
A_abs_stockASML_in_0_8_7_0: o_0_8_7_0_ASML - x_0_8_7_0_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_8_7_1: o_0_8_7_1_ASML - x_0_8_7_1_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_8_7_2: o_0_8_7_2_ASML - x_0_8_7_2_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_8_7_3: o_0_8_7_3_ASML - x_0_8_7_3_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_8_7_4: o_0_8_7_4_ASML - x_0_8_7_4_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_8_7_5: o_0_8_7_5_ASML - x_0_8_7_5_ASML + x_0_8_7_ASML
 >= 0
A_abs_stockASML_in_0_9: o_0_9_ASML - x_0_9_ASML + x_0_ASML >= 0
A_abs_stockASML_in_0_9_0: o_0_9_0_ASML - x_0_9_0_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_0_0: o_0_9_0_0_ASML - x_0_9_0_0_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_0_1: o_0_9_0_1_ASML - x_0_9_0_1_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_0_2: o_0_9_0_2_ASML - x_0_9_0_2_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_0_3: o_0_9_0_3_ASML - x_0_9_0_3_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_0_4: o_0_9_0_4_ASML - x_0_9_0_4_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_0_5: o_0_9_0_5_ASML - x_0_9_0_5_ASML + x_0_9_0_ASML
 >= 0
A_abs_stockASML_in_0_9_1: o_0_9_1_ASML - x_0_9_1_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_1_0: o_0_9_1_0_ASML - x_0_9_1_0_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_1_1: o_0_9_1_1_ASML - x_0_9_1_1_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_1_2: o_0_9_1_2_ASML - x_0_9_1_2_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_1_3: o_0_9_1_3_ASML - x_0_9_1_3_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_1_4: o_0_9_1_4_ASML - x_0_9_1_4_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_1_5: o_0_9_1_5_ASML - x_0_9_1_5_ASML + x_0_9_1_ASML
 >= 0
A_abs_stockASML_in_0_9_2: o_0_9_2_ASML - x_0_9_2_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_2_0: o_0_9_2_0_ASML - x_0_9_2_0_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_2_1: o_0_9_2_1_ASML - x_0_9_2_1_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_2_2: o_0_9_2_2_ASML - x_0_9_2_2_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_2_3: o_0_9_2_3_ASML - x_0_9_2_3_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_2_4: o_0_9_2_4_ASML - x_0_9_2_4_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_2_5: o_0_9_2_5_ASML - x_0_9_2_5_ASML + x_0_9_2_ASML
 >= 0
A_abs_stockASML_in_0_9_3: o_0_9_3_ASML - x_0_9_3_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_3_0: o_0_9_3_0_ASML - x_0_9_3_0_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_3_1: o_0_9_3_1_ASML - x_0_9_3_1_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_3_2: o_0_9_3_2_ASML - x_0_9_3_2_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_3_3: o_0_9_3_3_ASML - x_0_9_3_3_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_3_4: o_0_9_3_4_ASML - x_0_9_3_4_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_3_5: o_0_9_3_5_ASML - x_0_9_3_5_ASML + x_0_9_3_ASML
 >= 0
A_abs_stockASML_in_0_9_4: o_0_9_4_ASML - x_0_9_4_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_4_0: o_0_9_4_0_ASML - x_0_9_4_0_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_4_1: o_0_9_4_1_ASML - x_0_9_4_1_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_4_2: o_0_9_4_2_ASML - x_0_9_4_2_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_4_3: o_0_9_4_3_ASML - x_0_9_4_3_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_4_4: o_0_9_4_4_ASML - x_0_9_4_4_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_4_5: o_0_9_4_5_ASML - x_0_9_4_5_ASML + x_0_9_4_ASML
 >= 0
A_abs_stockASML_in_0_9_5: o_0_9_5_ASML - x_0_9_5_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_5_0: o_0_9_5_0_ASML - x_0_9_5_0_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_5_1: o_0_9_5_1_ASML - x_0_9_5_1_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_5_2: o_0_9_5_2_ASML - x_0_9_5_2_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_5_3: o_0_9_5_3_ASML - x_0_9_5_3_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_5_4: o_0_9_5_4_ASML - x_0_9_5_4_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_5_5: o_0_9_5_5_ASML - x_0_9_5_5_ASML + x_0_9_5_ASML
 >= 0
A_abs_stockASML_in_0_9_6: o_0_9_6_ASML - x_0_9_6_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_6_0: o_0_9_6_0_ASML - x_0_9_6_0_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_6_1: o_0_9_6_1_ASML - x_0_9_6_1_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_6_2: o_0_9_6_2_ASML - x_0_9_6_2_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_6_3: o_0_9_6_3_ASML - x_0_9_6_3_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_6_4: o_0_9_6_4_ASML - x_0_9_6_4_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_6_5: o_0_9_6_5_ASML - x_0_9_6_5_ASML + x_0_9_6_ASML
 >= 0
A_abs_stockASML_in_0_9_7: o_0_9_7_ASML - x_0_9_7_ASML + x_0_9_ASML >= 0
A_abs_stockASML_in_0_9_7_0: o_0_9_7_0_ASML - x_0_9_7_0_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockASML_in_0_9_7_1: o_0_9_7_1_ASML - x_0_9_7_1_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockASML_in_0_9_7_2: o_0_9_7_2_ASML - x_0_9_7_2_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockASML_in_0_9_7_3: o_0_9_7_3_ASML - x_0_9_7_3_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockASML_in_0_9_7_4: o_0_9_7_4_ASML - x_0_9_7_4_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockASML_in_0_9_7_5: o_0_9_7_5_ASML - x_0_9_7_5_ASML + x_0_9_7_ASML
 >= 0
A_abs_stockDLTR_in_0_0: o_0_0_DLTR - x_0_0_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_0: o_0_0_0_DLTR - x_0_0_0_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_0_0: o_0_0_0_0_DLTR - x_0_0_0_0_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_0_1: o_0_0_0_1_DLTR - x_0_0_0_1_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_0_2: o_0_0_0_2_DLTR - x_0_0_0_2_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_0_3: o_0_0_0_3_DLTR - x_0_0_0_3_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_0_4: o_0_0_0_4_DLTR - x_0_0_0_4_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_0_5: o_0_0_0_5_DLTR - x_0_0_0_5_DLTR + x_0_0_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1: o_0_0_1_DLTR - x_0_0_1_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_1_0: o_0_0_1_0_DLTR - x_0_0_1_0_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1_1: o_0_0_1_1_DLTR - x_0_0_1_1_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1_2: o_0_0_1_2_DLTR - x_0_0_1_2_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1_3: o_0_0_1_3_DLTR - x_0_0_1_3_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1_4: o_0_0_1_4_DLTR - x_0_0_1_4_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_1_5: o_0_0_1_5_DLTR - x_0_0_1_5_DLTR + x_0_0_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2: o_0_0_2_DLTR - x_0_0_2_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_2_0: o_0_0_2_0_DLTR - x_0_0_2_0_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2_1: o_0_0_2_1_DLTR - x_0_0_2_1_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2_2: o_0_0_2_2_DLTR - x_0_0_2_2_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2_3: o_0_0_2_3_DLTR - x_0_0_2_3_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2_4: o_0_0_2_4_DLTR - x_0_0_2_4_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_2_5: o_0_0_2_5_DLTR - x_0_0_2_5_DLTR + x_0_0_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3: o_0_0_3_DLTR - x_0_0_3_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_3_0: o_0_0_3_0_DLTR - x_0_0_3_0_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3_1: o_0_0_3_1_DLTR - x_0_0_3_1_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3_2: o_0_0_3_2_DLTR - x_0_0_3_2_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3_3: o_0_0_3_3_DLTR - x_0_0_3_3_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3_4: o_0_0_3_4_DLTR - x_0_0_3_4_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_3_5: o_0_0_3_5_DLTR - x_0_0_3_5_DLTR + x_0_0_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4: o_0_0_4_DLTR - x_0_0_4_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_4_0: o_0_0_4_0_DLTR - x_0_0_4_0_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4_1: o_0_0_4_1_DLTR - x_0_0_4_1_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4_2: o_0_0_4_2_DLTR - x_0_0_4_2_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4_3: o_0_0_4_3_DLTR - x_0_0_4_3_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4_4: o_0_0_4_4_DLTR - x_0_0_4_4_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_4_5: o_0_0_4_5_DLTR - x_0_0_4_5_DLTR + x_0_0_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5: o_0_0_5_DLTR - x_0_0_5_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_5_0: o_0_0_5_0_DLTR - x_0_0_5_0_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5_1: o_0_0_5_1_DLTR - x_0_0_5_1_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5_2: o_0_0_5_2_DLTR - x_0_0_5_2_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5_3: o_0_0_5_3_DLTR - x_0_0_5_3_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5_4: o_0_0_5_4_DLTR - x_0_0_5_4_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_5_5: o_0_0_5_5_DLTR - x_0_0_5_5_DLTR + x_0_0_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6: o_0_0_6_DLTR - x_0_0_6_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_6_0: o_0_0_6_0_DLTR - x_0_0_6_0_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6_1: o_0_0_6_1_DLTR - x_0_0_6_1_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6_2: o_0_0_6_2_DLTR - x_0_0_6_2_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6_3: o_0_0_6_3_DLTR - x_0_0_6_3_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6_4: o_0_0_6_4_DLTR - x_0_0_6_4_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_6_5: o_0_0_6_5_DLTR - x_0_0_6_5_DLTR + x_0_0_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7: o_0_0_7_DLTR - x_0_0_7_DLTR + x_0_0_DLTR >= 0
A_abs_stockDLTR_in_0_0_7_0: o_0_0_7_0_DLTR - x_0_0_7_0_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7_1: o_0_0_7_1_DLTR - x_0_0_7_1_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7_2: o_0_0_7_2_DLTR - x_0_0_7_2_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7_3: o_0_0_7_3_DLTR - x_0_0_7_3_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7_4: o_0_0_7_4_DLTR - x_0_0_7_4_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_0_7_5: o_0_0_7_5_DLTR - x_0_0_7_5_DLTR + x_0_0_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1: o_0_1_DLTR - x_0_1_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_1_0: o_0_1_0_DLTR - x_0_1_0_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_0_0: o_0_1_0_0_DLTR - x_0_1_0_0_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_0_1: o_0_1_0_1_DLTR - x_0_1_0_1_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_0_2: o_0_1_0_2_DLTR - x_0_1_0_2_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_0_3: o_0_1_0_3_DLTR - x_0_1_0_3_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_0_4: o_0_1_0_4_DLTR - x_0_1_0_4_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_0_5: o_0_1_0_5_DLTR - x_0_1_0_5_DLTR + x_0_1_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1: o_0_1_1_DLTR - x_0_1_1_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_1_0: o_0_1_1_0_DLTR - x_0_1_1_0_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1_1: o_0_1_1_1_DLTR - x_0_1_1_1_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1_2: o_0_1_1_2_DLTR - x_0_1_1_2_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1_3: o_0_1_1_3_DLTR - x_0_1_1_3_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1_4: o_0_1_1_4_DLTR - x_0_1_1_4_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_1_5: o_0_1_1_5_DLTR - x_0_1_1_5_DLTR + x_0_1_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2: o_0_1_2_DLTR - x_0_1_2_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_2_0: o_0_1_2_0_DLTR - x_0_1_2_0_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2_1: o_0_1_2_1_DLTR - x_0_1_2_1_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2_2: o_0_1_2_2_DLTR - x_0_1_2_2_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2_3: o_0_1_2_3_DLTR - x_0_1_2_3_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2_4: o_0_1_2_4_DLTR - x_0_1_2_4_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_2_5: o_0_1_2_5_DLTR - x_0_1_2_5_DLTR + x_0_1_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3: o_0_1_3_DLTR - x_0_1_3_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_3_0: o_0_1_3_0_DLTR - x_0_1_3_0_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3_1: o_0_1_3_1_DLTR - x_0_1_3_1_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3_2: o_0_1_3_2_DLTR - x_0_1_3_2_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3_3: o_0_1_3_3_DLTR - x_0_1_3_3_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3_4: o_0_1_3_4_DLTR - x_0_1_3_4_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_3_5: o_0_1_3_5_DLTR - x_0_1_3_5_DLTR + x_0_1_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4: o_0_1_4_DLTR - x_0_1_4_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_4_0: o_0_1_4_0_DLTR - x_0_1_4_0_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4_1: o_0_1_4_1_DLTR - x_0_1_4_1_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4_2: o_0_1_4_2_DLTR - x_0_1_4_2_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4_3: o_0_1_4_3_DLTR - x_0_1_4_3_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4_4: o_0_1_4_4_DLTR - x_0_1_4_4_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_4_5: o_0_1_4_5_DLTR - x_0_1_4_5_DLTR + x_0_1_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5: o_0_1_5_DLTR - x_0_1_5_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_5_0: o_0_1_5_0_DLTR - x_0_1_5_0_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5_1: o_0_1_5_1_DLTR - x_0_1_5_1_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5_2: o_0_1_5_2_DLTR - x_0_1_5_2_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5_3: o_0_1_5_3_DLTR - x_0_1_5_3_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5_4: o_0_1_5_4_DLTR - x_0_1_5_4_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_5_5: o_0_1_5_5_DLTR - x_0_1_5_5_DLTR + x_0_1_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6: o_0_1_6_DLTR - x_0_1_6_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_6_0: o_0_1_6_0_DLTR - x_0_1_6_0_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6_1: o_0_1_6_1_DLTR - x_0_1_6_1_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6_2: o_0_1_6_2_DLTR - x_0_1_6_2_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6_3: o_0_1_6_3_DLTR - x_0_1_6_3_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6_4: o_0_1_6_4_DLTR - x_0_1_6_4_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_6_5: o_0_1_6_5_DLTR - x_0_1_6_5_DLTR + x_0_1_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7: o_0_1_7_DLTR - x_0_1_7_DLTR + x_0_1_DLTR >= 0
A_abs_stockDLTR_in_0_1_7_0: o_0_1_7_0_DLTR - x_0_1_7_0_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7_1: o_0_1_7_1_DLTR - x_0_1_7_1_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7_2: o_0_1_7_2_DLTR - x_0_1_7_2_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7_3: o_0_1_7_3_DLTR - x_0_1_7_3_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7_4: o_0_1_7_4_DLTR - x_0_1_7_4_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_1_7_5: o_0_1_7_5_DLTR - x_0_1_7_5_DLTR + x_0_1_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2: o_0_2_DLTR - x_0_2_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_2_0: o_0_2_0_DLTR - x_0_2_0_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_0_0: o_0_2_0_0_DLTR - x_0_2_0_0_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_0_1: o_0_2_0_1_DLTR - x_0_2_0_1_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_0_2: o_0_2_0_2_DLTR - x_0_2_0_2_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_0_3: o_0_2_0_3_DLTR - x_0_2_0_3_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_0_4: o_0_2_0_4_DLTR - x_0_2_0_4_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_0_5: o_0_2_0_5_DLTR - x_0_2_0_5_DLTR + x_0_2_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1: o_0_2_1_DLTR - x_0_2_1_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_1_0: o_0_2_1_0_DLTR - x_0_2_1_0_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1_1: o_0_2_1_1_DLTR - x_0_2_1_1_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1_2: o_0_2_1_2_DLTR - x_0_2_1_2_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1_3: o_0_2_1_3_DLTR - x_0_2_1_3_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1_4: o_0_2_1_4_DLTR - x_0_2_1_4_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_1_5: o_0_2_1_5_DLTR - x_0_2_1_5_DLTR + x_0_2_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2: o_0_2_2_DLTR - x_0_2_2_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_2_0: o_0_2_2_0_DLTR - x_0_2_2_0_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2_1: o_0_2_2_1_DLTR - x_0_2_2_1_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2_2: o_0_2_2_2_DLTR - x_0_2_2_2_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2_3: o_0_2_2_3_DLTR - x_0_2_2_3_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2_4: o_0_2_2_4_DLTR - x_0_2_2_4_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_2_5: o_0_2_2_5_DLTR - x_0_2_2_5_DLTR + x_0_2_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3: o_0_2_3_DLTR - x_0_2_3_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_3_0: o_0_2_3_0_DLTR - x_0_2_3_0_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3_1: o_0_2_3_1_DLTR - x_0_2_3_1_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3_2: o_0_2_3_2_DLTR - x_0_2_3_2_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3_3: o_0_2_3_3_DLTR - x_0_2_3_3_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3_4: o_0_2_3_4_DLTR - x_0_2_3_4_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_3_5: o_0_2_3_5_DLTR - x_0_2_3_5_DLTR + x_0_2_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4: o_0_2_4_DLTR - x_0_2_4_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_4_0: o_0_2_4_0_DLTR - x_0_2_4_0_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4_1: o_0_2_4_1_DLTR - x_0_2_4_1_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4_2: o_0_2_4_2_DLTR - x_0_2_4_2_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4_3: o_0_2_4_3_DLTR - x_0_2_4_3_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4_4: o_0_2_4_4_DLTR - x_0_2_4_4_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_4_5: o_0_2_4_5_DLTR - x_0_2_4_5_DLTR + x_0_2_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5: o_0_2_5_DLTR - x_0_2_5_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_5_0: o_0_2_5_0_DLTR - x_0_2_5_0_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5_1: o_0_2_5_1_DLTR - x_0_2_5_1_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5_2: o_0_2_5_2_DLTR - x_0_2_5_2_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5_3: o_0_2_5_3_DLTR - x_0_2_5_3_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5_4: o_0_2_5_4_DLTR - x_0_2_5_4_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_5_5: o_0_2_5_5_DLTR - x_0_2_5_5_DLTR + x_0_2_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6: o_0_2_6_DLTR - x_0_2_6_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_6_0: o_0_2_6_0_DLTR - x_0_2_6_0_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6_1: o_0_2_6_1_DLTR - x_0_2_6_1_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6_2: o_0_2_6_2_DLTR - x_0_2_6_2_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6_3: o_0_2_6_3_DLTR - x_0_2_6_3_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6_4: o_0_2_6_4_DLTR - x_0_2_6_4_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_6_5: o_0_2_6_5_DLTR - x_0_2_6_5_DLTR + x_0_2_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7: o_0_2_7_DLTR - x_0_2_7_DLTR + x_0_2_DLTR >= 0
A_abs_stockDLTR_in_0_2_7_0: o_0_2_7_0_DLTR - x_0_2_7_0_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7_1: o_0_2_7_1_DLTR - x_0_2_7_1_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7_2: o_0_2_7_2_DLTR - x_0_2_7_2_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7_3: o_0_2_7_3_DLTR - x_0_2_7_3_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7_4: o_0_2_7_4_DLTR - x_0_2_7_4_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_2_7_5: o_0_2_7_5_DLTR - x_0_2_7_5_DLTR + x_0_2_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3: o_0_3_DLTR - x_0_3_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_3_0: o_0_3_0_DLTR - x_0_3_0_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_0_0: o_0_3_0_0_DLTR - x_0_3_0_0_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_0_1: o_0_3_0_1_DLTR - x_0_3_0_1_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_0_2: o_0_3_0_2_DLTR - x_0_3_0_2_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_0_3: o_0_3_0_3_DLTR - x_0_3_0_3_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_0_4: o_0_3_0_4_DLTR - x_0_3_0_4_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_0_5: o_0_3_0_5_DLTR - x_0_3_0_5_DLTR + x_0_3_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1: o_0_3_1_DLTR - x_0_3_1_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_1_0: o_0_3_1_0_DLTR - x_0_3_1_0_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1_1: o_0_3_1_1_DLTR - x_0_3_1_1_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1_2: o_0_3_1_2_DLTR - x_0_3_1_2_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1_3: o_0_3_1_3_DLTR - x_0_3_1_3_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1_4: o_0_3_1_4_DLTR - x_0_3_1_4_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_1_5: o_0_3_1_5_DLTR - x_0_3_1_5_DLTR + x_0_3_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2: o_0_3_2_DLTR - x_0_3_2_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_2_0: o_0_3_2_0_DLTR - x_0_3_2_0_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2_1: o_0_3_2_1_DLTR - x_0_3_2_1_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2_2: o_0_3_2_2_DLTR - x_0_3_2_2_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2_3: o_0_3_2_3_DLTR - x_0_3_2_3_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2_4: o_0_3_2_4_DLTR - x_0_3_2_4_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_2_5: o_0_3_2_5_DLTR - x_0_3_2_5_DLTR + x_0_3_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3: o_0_3_3_DLTR - x_0_3_3_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_3_0: o_0_3_3_0_DLTR - x_0_3_3_0_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3_1: o_0_3_3_1_DLTR - x_0_3_3_1_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3_2: o_0_3_3_2_DLTR - x_0_3_3_2_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3_3: o_0_3_3_3_DLTR - x_0_3_3_3_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3_4: o_0_3_3_4_DLTR - x_0_3_3_4_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_3_5: o_0_3_3_5_DLTR - x_0_3_3_5_DLTR + x_0_3_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4: o_0_3_4_DLTR - x_0_3_4_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_4_0: o_0_3_4_0_DLTR - x_0_3_4_0_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4_1: o_0_3_4_1_DLTR - x_0_3_4_1_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4_2: o_0_3_4_2_DLTR - x_0_3_4_2_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4_3: o_0_3_4_3_DLTR - x_0_3_4_3_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4_4: o_0_3_4_4_DLTR - x_0_3_4_4_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_4_5: o_0_3_4_5_DLTR - x_0_3_4_5_DLTR + x_0_3_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5: o_0_3_5_DLTR - x_0_3_5_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_5_0: o_0_3_5_0_DLTR - x_0_3_5_0_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5_1: o_0_3_5_1_DLTR - x_0_3_5_1_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5_2: o_0_3_5_2_DLTR - x_0_3_5_2_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5_3: o_0_3_5_3_DLTR - x_0_3_5_3_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5_4: o_0_3_5_4_DLTR - x_0_3_5_4_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_5_5: o_0_3_5_5_DLTR - x_0_3_5_5_DLTR + x_0_3_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6: o_0_3_6_DLTR - x_0_3_6_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_6_0: o_0_3_6_0_DLTR - x_0_3_6_0_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6_1: o_0_3_6_1_DLTR - x_0_3_6_1_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6_2: o_0_3_6_2_DLTR - x_0_3_6_2_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6_3: o_0_3_6_3_DLTR - x_0_3_6_3_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6_4: o_0_3_6_4_DLTR - x_0_3_6_4_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_6_5: o_0_3_6_5_DLTR - x_0_3_6_5_DLTR + x_0_3_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7: o_0_3_7_DLTR - x_0_3_7_DLTR + x_0_3_DLTR >= 0
A_abs_stockDLTR_in_0_3_7_0: o_0_3_7_0_DLTR - x_0_3_7_0_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7_1: o_0_3_7_1_DLTR - x_0_3_7_1_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7_2: o_0_3_7_2_DLTR - x_0_3_7_2_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7_3: o_0_3_7_3_DLTR - x_0_3_7_3_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7_4: o_0_3_7_4_DLTR - x_0_3_7_4_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_3_7_5: o_0_3_7_5_DLTR - x_0_3_7_5_DLTR + x_0_3_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4: o_0_4_DLTR - x_0_4_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_4_0: o_0_4_0_DLTR - x_0_4_0_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_0_0: o_0_4_0_0_DLTR - x_0_4_0_0_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_0_1: o_0_4_0_1_DLTR - x_0_4_0_1_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_0_2: o_0_4_0_2_DLTR - x_0_4_0_2_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_0_3: o_0_4_0_3_DLTR - x_0_4_0_3_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_0_4: o_0_4_0_4_DLTR - x_0_4_0_4_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_0_5: o_0_4_0_5_DLTR - x_0_4_0_5_DLTR + x_0_4_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1: o_0_4_1_DLTR - x_0_4_1_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_1_0: o_0_4_1_0_DLTR - x_0_4_1_0_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1_1: o_0_4_1_1_DLTR - x_0_4_1_1_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1_2: o_0_4_1_2_DLTR - x_0_4_1_2_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1_3: o_0_4_1_3_DLTR - x_0_4_1_3_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1_4: o_0_4_1_4_DLTR - x_0_4_1_4_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_1_5: o_0_4_1_5_DLTR - x_0_4_1_5_DLTR + x_0_4_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2: o_0_4_2_DLTR - x_0_4_2_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_2_0: o_0_4_2_0_DLTR - x_0_4_2_0_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2_1: o_0_4_2_1_DLTR - x_0_4_2_1_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2_2: o_0_4_2_2_DLTR - x_0_4_2_2_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2_3: o_0_4_2_3_DLTR - x_0_4_2_3_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2_4: o_0_4_2_4_DLTR - x_0_4_2_4_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_2_5: o_0_4_2_5_DLTR - x_0_4_2_5_DLTR + x_0_4_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3: o_0_4_3_DLTR - x_0_4_3_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_3_0: o_0_4_3_0_DLTR - x_0_4_3_0_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3_1: o_0_4_3_1_DLTR - x_0_4_3_1_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3_2: o_0_4_3_2_DLTR - x_0_4_3_2_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3_3: o_0_4_3_3_DLTR - x_0_4_3_3_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3_4: o_0_4_3_4_DLTR - x_0_4_3_4_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_3_5: o_0_4_3_5_DLTR - x_0_4_3_5_DLTR + x_0_4_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4: o_0_4_4_DLTR - x_0_4_4_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_4_0: o_0_4_4_0_DLTR - x_0_4_4_0_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4_1: o_0_4_4_1_DLTR - x_0_4_4_1_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4_2: o_0_4_4_2_DLTR - x_0_4_4_2_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4_3: o_0_4_4_3_DLTR - x_0_4_4_3_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4_4: o_0_4_4_4_DLTR - x_0_4_4_4_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_4_5: o_0_4_4_5_DLTR - x_0_4_4_5_DLTR + x_0_4_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5: o_0_4_5_DLTR - x_0_4_5_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_5_0: o_0_4_5_0_DLTR - x_0_4_5_0_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5_1: o_0_4_5_1_DLTR - x_0_4_5_1_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5_2: o_0_4_5_2_DLTR - x_0_4_5_2_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5_3: o_0_4_5_3_DLTR - x_0_4_5_3_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5_4: o_0_4_5_4_DLTR - x_0_4_5_4_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_5_5: o_0_4_5_5_DLTR - x_0_4_5_5_DLTR + x_0_4_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6: o_0_4_6_DLTR - x_0_4_6_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_6_0: o_0_4_6_0_DLTR - x_0_4_6_0_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6_1: o_0_4_6_1_DLTR - x_0_4_6_1_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6_2: o_0_4_6_2_DLTR - x_0_4_6_2_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6_3: o_0_4_6_3_DLTR - x_0_4_6_3_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6_4: o_0_4_6_4_DLTR - x_0_4_6_4_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_6_5: o_0_4_6_5_DLTR - x_0_4_6_5_DLTR + x_0_4_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7: o_0_4_7_DLTR - x_0_4_7_DLTR + x_0_4_DLTR >= 0
A_abs_stockDLTR_in_0_4_7_0: o_0_4_7_0_DLTR - x_0_4_7_0_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7_1: o_0_4_7_1_DLTR - x_0_4_7_1_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7_2: o_0_4_7_2_DLTR - x_0_4_7_2_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7_3: o_0_4_7_3_DLTR - x_0_4_7_3_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7_4: o_0_4_7_4_DLTR - x_0_4_7_4_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_4_7_5: o_0_4_7_5_DLTR - x_0_4_7_5_DLTR + x_0_4_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5: o_0_5_DLTR - x_0_5_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_5_0: o_0_5_0_DLTR - x_0_5_0_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_0_0: o_0_5_0_0_DLTR - x_0_5_0_0_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_0_1: o_0_5_0_1_DLTR - x_0_5_0_1_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_0_2: o_0_5_0_2_DLTR - x_0_5_0_2_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_0_3: o_0_5_0_3_DLTR - x_0_5_0_3_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_0_4: o_0_5_0_4_DLTR - x_0_5_0_4_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_0_5: o_0_5_0_5_DLTR - x_0_5_0_5_DLTR + x_0_5_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1: o_0_5_1_DLTR - x_0_5_1_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_1_0: o_0_5_1_0_DLTR - x_0_5_1_0_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1_1: o_0_5_1_1_DLTR - x_0_5_1_1_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1_2: o_0_5_1_2_DLTR - x_0_5_1_2_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1_3: o_0_5_1_3_DLTR - x_0_5_1_3_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1_4: o_0_5_1_4_DLTR - x_0_5_1_4_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_1_5: o_0_5_1_5_DLTR - x_0_5_1_5_DLTR + x_0_5_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2: o_0_5_2_DLTR - x_0_5_2_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_2_0: o_0_5_2_0_DLTR - x_0_5_2_0_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2_1: o_0_5_2_1_DLTR - x_0_5_2_1_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2_2: o_0_5_2_2_DLTR - x_0_5_2_2_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2_3: o_0_5_2_3_DLTR - x_0_5_2_3_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2_4: o_0_5_2_4_DLTR - x_0_5_2_4_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_2_5: o_0_5_2_5_DLTR - x_0_5_2_5_DLTR + x_0_5_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3: o_0_5_3_DLTR - x_0_5_3_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_3_0: o_0_5_3_0_DLTR - x_0_5_3_0_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3_1: o_0_5_3_1_DLTR - x_0_5_3_1_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3_2: o_0_5_3_2_DLTR - x_0_5_3_2_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3_3: o_0_5_3_3_DLTR - x_0_5_3_3_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3_4: o_0_5_3_4_DLTR - x_0_5_3_4_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_3_5: o_0_5_3_5_DLTR - x_0_5_3_5_DLTR + x_0_5_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4: o_0_5_4_DLTR - x_0_5_4_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_4_0: o_0_5_4_0_DLTR - x_0_5_4_0_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4_1: o_0_5_4_1_DLTR - x_0_5_4_1_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4_2: o_0_5_4_2_DLTR - x_0_5_4_2_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4_3: o_0_5_4_3_DLTR - x_0_5_4_3_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4_4: o_0_5_4_4_DLTR - x_0_5_4_4_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_4_5: o_0_5_4_5_DLTR - x_0_5_4_5_DLTR + x_0_5_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5: o_0_5_5_DLTR - x_0_5_5_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_5_0: o_0_5_5_0_DLTR - x_0_5_5_0_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5_1: o_0_5_5_1_DLTR - x_0_5_5_1_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5_2: o_0_5_5_2_DLTR - x_0_5_5_2_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5_3: o_0_5_5_3_DLTR - x_0_5_5_3_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5_4: o_0_5_5_4_DLTR - x_0_5_5_4_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_5_5: o_0_5_5_5_DLTR - x_0_5_5_5_DLTR + x_0_5_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6: o_0_5_6_DLTR - x_0_5_6_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_6_0: o_0_5_6_0_DLTR - x_0_5_6_0_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6_1: o_0_5_6_1_DLTR - x_0_5_6_1_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6_2: o_0_5_6_2_DLTR - x_0_5_6_2_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6_3: o_0_5_6_3_DLTR - x_0_5_6_3_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6_4: o_0_5_6_4_DLTR - x_0_5_6_4_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_6_5: o_0_5_6_5_DLTR - x_0_5_6_5_DLTR + x_0_5_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7: o_0_5_7_DLTR - x_0_5_7_DLTR + x_0_5_DLTR >= 0
A_abs_stockDLTR_in_0_5_7_0: o_0_5_7_0_DLTR - x_0_5_7_0_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7_1: o_0_5_7_1_DLTR - x_0_5_7_1_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7_2: o_0_5_7_2_DLTR - x_0_5_7_2_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7_3: o_0_5_7_3_DLTR - x_0_5_7_3_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7_4: o_0_5_7_4_DLTR - x_0_5_7_4_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_5_7_5: o_0_5_7_5_DLTR - x_0_5_7_5_DLTR + x_0_5_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6: o_0_6_DLTR - x_0_6_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_6_0: o_0_6_0_DLTR - x_0_6_0_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_0_0: o_0_6_0_0_DLTR - x_0_6_0_0_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_0_1: o_0_6_0_1_DLTR - x_0_6_0_1_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_0_2: o_0_6_0_2_DLTR - x_0_6_0_2_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_0_3: o_0_6_0_3_DLTR - x_0_6_0_3_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_0_4: o_0_6_0_4_DLTR - x_0_6_0_4_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_0_5: o_0_6_0_5_DLTR - x_0_6_0_5_DLTR + x_0_6_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1: o_0_6_1_DLTR - x_0_6_1_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_1_0: o_0_6_1_0_DLTR - x_0_6_1_0_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1_1: o_0_6_1_1_DLTR - x_0_6_1_1_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1_2: o_0_6_1_2_DLTR - x_0_6_1_2_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1_3: o_0_6_1_3_DLTR - x_0_6_1_3_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1_4: o_0_6_1_4_DLTR - x_0_6_1_4_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_1_5: o_0_6_1_5_DLTR - x_0_6_1_5_DLTR + x_0_6_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2: o_0_6_2_DLTR - x_0_6_2_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_2_0: o_0_6_2_0_DLTR - x_0_6_2_0_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2_1: o_0_6_2_1_DLTR - x_0_6_2_1_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2_2: o_0_6_2_2_DLTR - x_0_6_2_2_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2_3: o_0_6_2_3_DLTR - x_0_6_2_3_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2_4: o_0_6_2_4_DLTR - x_0_6_2_4_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_2_5: o_0_6_2_5_DLTR - x_0_6_2_5_DLTR + x_0_6_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3: o_0_6_3_DLTR - x_0_6_3_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_3_0: o_0_6_3_0_DLTR - x_0_6_3_0_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3_1: o_0_6_3_1_DLTR - x_0_6_3_1_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3_2: o_0_6_3_2_DLTR - x_0_6_3_2_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3_3: o_0_6_3_3_DLTR - x_0_6_3_3_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3_4: o_0_6_3_4_DLTR - x_0_6_3_4_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_3_5: o_0_6_3_5_DLTR - x_0_6_3_5_DLTR + x_0_6_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4: o_0_6_4_DLTR - x_0_6_4_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_4_0: o_0_6_4_0_DLTR - x_0_6_4_0_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4_1: o_0_6_4_1_DLTR - x_0_6_4_1_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4_2: o_0_6_4_2_DLTR - x_0_6_4_2_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4_3: o_0_6_4_3_DLTR - x_0_6_4_3_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4_4: o_0_6_4_4_DLTR - x_0_6_4_4_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_4_5: o_0_6_4_5_DLTR - x_0_6_4_5_DLTR + x_0_6_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5: o_0_6_5_DLTR - x_0_6_5_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_5_0: o_0_6_5_0_DLTR - x_0_6_5_0_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5_1: o_0_6_5_1_DLTR - x_0_6_5_1_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5_2: o_0_6_5_2_DLTR - x_0_6_5_2_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5_3: o_0_6_5_3_DLTR - x_0_6_5_3_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5_4: o_0_6_5_4_DLTR - x_0_6_5_4_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_5_5: o_0_6_5_5_DLTR - x_0_6_5_5_DLTR + x_0_6_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6: o_0_6_6_DLTR - x_0_6_6_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_6_0: o_0_6_6_0_DLTR - x_0_6_6_0_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6_1: o_0_6_6_1_DLTR - x_0_6_6_1_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6_2: o_0_6_6_2_DLTR - x_0_6_6_2_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6_3: o_0_6_6_3_DLTR - x_0_6_6_3_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6_4: o_0_6_6_4_DLTR - x_0_6_6_4_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_6_5: o_0_6_6_5_DLTR - x_0_6_6_5_DLTR + x_0_6_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7: o_0_6_7_DLTR - x_0_6_7_DLTR + x_0_6_DLTR >= 0
A_abs_stockDLTR_in_0_6_7_0: o_0_6_7_0_DLTR - x_0_6_7_0_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7_1: o_0_6_7_1_DLTR - x_0_6_7_1_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7_2: o_0_6_7_2_DLTR - x_0_6_7_2_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7_3: o_0_6_7_3_DLTR - x_0_6_7_3_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7_4: o_0_6_7_4_DLTR - x_0_6_7_4_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_6_7_5: o_0_6_7_5_DLTR - x_0_6_7_5_DLTR + x_0_6_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7: o_0_7_DLTR - x_0_7_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_7_0: o_0_7_0_DLTR - x_0_7_0_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_0_0: o_0_7_0_0_DLTR - x_0_7_0_0_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_0_1: o_0_7_0_1_DLTR - x_0_7_0_1_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_0_2: o_0_7_0_2_DLTR - x_0_7_0_2_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_0_3: o_0_7_0_3_DLTR - x_0_7_0_3_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_0_4: o_0_7_0_4_DLTR - x_0_7_0_4_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_0_5: o_0_7_0_5_DLTR - x_0_7_0_5_DLTR + x_0_7_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1: o_0_7_1_DLTR - x_0_7_1_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_1_0: o_0_7_1_0_DLTR - x_0_7_1_0_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1_1: o_0_7_1_1_DLTR - x_0_7_1_1_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1_2: o_0_7_1_2_DLTR - x_0_7_1_2_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1_3: o_0_7_1_3_DLTR - x_0_7_1_3_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1_4: o_0_7_1_4_DLTR - x_0_7_1_4_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_1_5: o_0_7_1_5_DLTR - x_0_7_1_5_DLTR + x_0_7_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2: o_0_7_2_DLTR - x_0_7_2_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_2_0: o_0_7_2_0_DLTR - x_0_7_2_0_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2_1: o_0_7_2_1_DLTR - x_0_7_2_1_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2_2: o_0_7_2_2_DLTR - x_0_7_2_2_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2_3: o_0_7_2_3_DLTR - x_0_7_2_3_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2_4: o_0_7_2_4_DLTR - x_0_7_2_4_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_2_5: o_0_7_2_5_DLTR - x_0_7_2_5_DLTR + x_0_7_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3: o_0_7_3_DLTR - x_0_7_3_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_3_0: o_0_7_3_0_DLTR - x_0_7_3_0_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3_1: o_0_7_3_1_DLTR - x_0_7_3_1_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3_2: o_0_7_3_2_DLTR - x_0_7_3_2_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3_3: o_0_7_3_3_DLTR - x_0_7_3_3_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3_4: o_0_7_3_4_DLTR - x_0_7_3_4_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_3_5: o_0_7_3_5_DLTR - x_0_7_3_5_DLTR + x_0_7_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4: o_0_7_4_DLTR - x_0_7_4_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_4_0: o_0_7_4_0_DLTR - x_0_7_4_0_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4_1: o_0_7_4_1_DLTR - x_0_7_4_1_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4_2: o_0_7_4_2_DLTR - x_0_7_4_2_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4_3: o_0_7_4_3_DLTR - x_0_7_4_3_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4_4: o_0_7_4_4_DLTR - x_0_7_4_4_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_4_5: o_0_7_4_5_DLTR - x_0_7_4_5_DLTR + x_0_7_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5: o_0_7_5_DLTR - x_0_7_5_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_5_0: o_0_7_5_0_DLTR - x_0_7_5_0_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5_1: o_0_7_5_1_DLTR - x_0_7_5_1_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5_2: o_0_7_5_2_DLTR - x_0_7_5_2_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5_3: o_0_7_5_3_DLTR - x_0_7_5_3_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5_4: o_0_7_5_4_DLTR - x_0_7_5_4_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_5_5: o_0_7_5_5_DLTR - x_0_7_5_5_DLTR + x_0_7_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6: o_0_7_6_DLTR - x_0_7_6_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_6_0: o_0_7_6_0_DLTR - x_0_7_6_0_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6_1: o_0_7_6_1_DLTR - x_0_7_6_1_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6_2: o_0_7_6_2_DLTR - x_0_7_6_2_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6_3: o_0_7_6_3_DLTR - x_0_7_6_3_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6_4: o_0_7_6_4_DLTR - x_0_7_6_4_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_6_5: o_0_7_6_5_DLTR - x_0_7_6_5_DLTR + x_0_7_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7: o_0_7_7_DLTR - x_0_7_7_DLTR + x_0_7_DLTR >= 0
A_abs_stockDLTR_in_0_7_7_0: o_0_7_7_0_DLTR - x_0_7_7_0_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7_1: o_0_7_7_1_DLTR - x_0_7_7_1_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7_2: o_0_7_7_2_DLTR - x_0_7_7_2_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7_3: o_0_7_7_3_DLTR - x_0_7_7_3_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7_4: o_0_7_7_4_DLTR - x_0_7_7_4_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_7_7_5: o_0_7_7_5_DLTR - x_0_7_7_5_DLTR + x_0_7_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8: o_0_8_DLTR - x_0_8_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_8_0: o_0_8_0_DLTR - x_0_8_0_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_0_0: o_0_8_0_0_DLTR - x_0_8_0_0_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_0_1: o_0_8_0_1_DLTR - x_0_8_0_1_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_0_2: o_0_8_0_2_DLTR - x_0_8_0_2_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_0_3: o_0_8_0_3_DLTR - x_0_8_0_3_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_0_4: o_0_8_0_4_DLTR - x_0_8_0_4_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_0_5: o_0_8_0_5_DLTR - x_0_8_0_5_DLTR + x_0_8_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1: o_0_8_1_DLTR - x_0_8_1_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_1_0: o_0_8_1_0_DLTR - x_0_8_1_0_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1_1: o_0_8_1_1_DLTR - x_0_8_1_1_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1_2: o_0_8_1_2_DLTR - x_0_8_1_2_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1_3: o_0_8_1_3_DLTR - x_0_8_1_3_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1_4: o_0_8_1_4_DLTR - x_0_8_1_4_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_1_5: o_0_8_1_5_DLTR - x_0_8_1_5_DLTR + x_0_8_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2: o_0_8_2_DLTR - x_0_8_2_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_2_0: o_0_8_2_0_DLTR - x_0_8_2_0_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2_1: o_0_8_2_1_DLTR - x_0_8_2_1_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2_2: o_0_8_2_2_DLTR - x_0_8_2_2_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2_3: o_0_8_2_3_DLTR - x_0_8_2_3_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2_4: o_0_8_2_4_DLTR - x_0_8_2_4_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_2_5: o_0_8_2_5_DLTR - x_0_8_2_5_DLTR + x_0_8_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3: o_0_8_3_DLTR - x_0_8_3_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_3_0: o_0_8_3_0_DLTR - x_0_8_3_0_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3_1: o_0_8_3_1_DLTR - x_0_8_3_1_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3_2: o_0_8_3_2_DLTR - x_0_8_3_2_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3_3: o_0_8_3_3_DLTR - x_0_8_3_3_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3_4: o_0_8_3_4_DLTR - x_0_8_3_4_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_3_5: o_0_8_3_5_DLTR - x_0_8_3_5_DLTR + x_0_8_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4: o_0_8_4_DLTR - x_0_8_4_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_4_0: o_0_8_4_0_DLTR - x_0_8_4_0_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4_1: o_0_8_4_1_DLTR - x_0_8_4_1_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4_2: o_0_8_4_2_DLTR - x_0_8_4_2_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4_3: o_0_8_4_3_DLTR - x_0_8_4_3_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4_4: o_0_8_4_4_DLTR - x_0_8_4_4_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_4_5: o_0_8_4_5_DLTR - x_0_8_4_5_DLTR + x_0_8_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5: o_0_8_5_DLTR - x_0_8_5_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_5_0: o_0_8_5_0_DLTR - x_0_8_5_0_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5_1: o_0_8_5_1_DLTR - x_0_8_5_1_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5_2: o_0_8_5_2_DLTR - x_0_8_5_2_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5_3: o_0_8_5_3_DLTR - x_0_8_5_3_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5_4: o_0_8_5_4_DLTR - x_0_8_5_4_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_5_5: o_0_8_5_5_DLTR - x_0_8_5_5_DLTR + x_0_8_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6: o_0_8_6_DLTR - x_0_8_6_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_6_0: o_0_8_6_0_DLTR - x_0_8_6_0_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6_1: o_0_8_6_1_DLTR - x_0_8_6_1_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6_2: o_0_8_6_2_DLTR - x_0_8_6_2_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6_3: o_0_8_6_3_DLTR - x_0_8_6_3_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6_4: o_0_8_6_4_DLTR - x_0_8_6_4_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_6_5: o_0_8_6_5_DLTR - x_0_8_6_5_DLTR + x_0_8_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7: o_0_8_7_DLTR - x_0_8_7_DLTR + x_0_8_DLTR >= 0
A_abs_stockDLTR_in_0_8_7_0: o_0_8_7_0_DLTR - x_0_8_7_0_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7_1: o_0_8_7_1_DLTR - x_0_8_7_1_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7_2: o_0_8_7_2_DLTR - x_0_8_7_2_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7_3: o_0_8_7_3_DLTR - x_0_8_7_3_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7_4: o_0_8_7_4_DLTR - x_0_8_7_4_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_8_7_5: o_0_8_7_5_DLTR - x_0_8_7_5_DLTR + x_0_8_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9: o_0_9_DLTR - x_0_9_DLTR + x_0_DLTR >= 0
A_abs_stockDLTR_in_0_9_0: o_0_9_0_DLTR - x_0_9_0_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_0_0: o_0_9_0_0_DLTR - x_0_9_0_0_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_0_1: o_0_9_0_1_DLTR - x_0_9_0_1_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_0_2: o_0_9_0_2_DLTR - x_0_9_0_2_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_0_3: o_0_9_0_3_DLTR - x_0_9_0_3_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_0_4: o_0_9_0_4_DLTR - x_0_9_0_4_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_0_5: o_0_9_0_5_DLTR - x_0_9_0_5_DLTR + x_0_9_0_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1: o_0_9_1_DLTR - x_0_9_1_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_1_0: o_0_9_1_0_DLTR - x_0_9_1_0_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1_1: o_0_9_1_1_DLTR - x_0_9_1_1_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1_2: o_0_9_1_2_DLTR - x_0_9_1_2_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1_3: o_0_9_1_3_DLTR - x_0_9_1_3_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1_4: o_0_9_1_4_DLTR - x_0_9_1_4_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_1_5: o_0_9_1_5_DLTR - x_0_9_1_5_DLTR + x_0_9_1_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2: o_0_9_2_DLTR - x_0_9_2_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_2_0: o_0_9_2_0_DLTR - x_0_9_2_0_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2_1: o_0_9_2_1_DLTR - x_0_9_2_1_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2_2: o_0_9_2_2_DLTR - x_0_9_2_2_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2_3: o_0_9_2_3_DLTR - x_0_9_2_3_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2_4: o_0_9_2_4_DLTR - x_0_9_2_4_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_2_5: o_0_9_2_5_DLTR - x_0_9_2_5_DLTR + x_0_9_2_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3: o_0_9_3_DLTR - x_0_9_3_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_3_0: o_0_9_3_0_DLTR - x_0_9_3_0_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3_1: o_0_9_3_1_DLTR - x_0_9_3_1_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3_2: o_0_9_3_2_DLTR - x_0_9_3_2_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3_3: o_0_9_3_3_DLTR - x_0_9_3_3_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3_4: o_0_9_3_4_DLTR - x_0_9_3_4_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_3_5: o_0_9_3_5_DLTR - x_0_9_3_5_DLTR + x_0_9_3_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4: o_0_9_4_DLTR - x_0_9_4_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_4_0: o_0_9_4_0_DLTR - x_0_9_4_0_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4_1: o_0_9_4_1_DLTR - x_0_9_4_1_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4_2: o_0_9_4_2_DLTR - x_0_9_4_2_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4_3: o_0_9_4_3_DLTR - x_0_9_4_3_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4_4: o_0_9_4_4_DLTR - x_0_9_4_4_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_4_5: o_0_9_4_5_DLTR - x_0_9_4_5_DLTR + x_0_9_4_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5: o_0_9_5_DLTR - x_0_9_5_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_5_0: o_0_9_5_0_DLTR - x_0_9_5_0_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5_1: o_0_9_5_1_DLTR - x_0_9_5_1_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5_2: o_0_9_5_2_DLTR - x_0_9_5_2_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5_3: o_0_9_5_3_DLTR - x_0_9_5_3_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5_4: o_0_9_5_4_DLTR - x_0_9_5_4_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_5_5: o_0_9_5_5_DLTR - x_0_9_5_5_DLTR + x_0_9_5_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6: o_0_9_6_DLTR - x_0_9_6_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_6_0: o_0_9_6_0_DLTR - x_0_9_6_0_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6_1: o_0_9_6_1_DLTR - x_0_9_6_1_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6_2: o_0_9_6_2_DLTR - x_0_9_6_2_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6_3: o_0_9_6_3_DLTR - x_0_9_6_3_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6_4: o_0_9_6_4_DLTR - x_0_9_6_4_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_6_5: o_0_9_6_5_DLTR - x_0_9_6_5_DLTR + x_0_9_6_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7: o_0_9_7_DLTR - x_0_9_7_DLTR + x_0_9_DLTR >= 0
A_abs_stockDLTR_in_0_9_7_0: o_0_9_7_0_DLTR - x_0_9_7_0_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7_1: o_0_9_7_1_DLTR - x_0_9_7_1_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7_2: o_0_9_7_2_DLTR - x_0_9_7_2_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7_3: o_0_9_7_3_DLTR - x_0_9_7_3_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7_4: o_0_9_7_4_DLTR - x_0_9_7_4_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockDLTR_in_0_9_7_5: o_0_9_7_5_DLTR - x_0_9_7_5_DLTR + x_0_9_7_DLTR
 >= 0
A_abs_stockMTCH_in_0_0: o_0_0_MTCH - x_0_0_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_0: o_0_0_0_MTCH - x_0_0_0_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_0_0: o_0_0_0_0_MTCH - x_0_0_0_0_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_0_1: o_0_0_0_1_MTCH - x_0_0_0_1_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_0_2: o_0_0_0_2_MTCH - x_0_0_0_2_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_0_3: o_0_0_0_3_MTCH - x_0_0_0_3_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_0_4: o_0_0_0_4_MTCH - x_0_0_0_4_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_0_5: o_0_0_0_5_MTCH - x_0_0_0_5_MTCH + x_0_0_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1: o_0_0_1_MTCH - x_0_0_1_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_1_0: o_0_0_1_0_MTCH - x_0_0_1_0_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1_1: o_0_0_1_1_MTCH - x_0_0_1_1_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1_2: o_0_0_1_2_MTCH - x_0_0_1_2_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1_3: o_0_0_1_3_MTCH - x_0_0_1_3_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1_4: o_0_0_1_4_MTCH - x_0_0_1_4_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_1_5: o_0_0_1_5_MTCH - x_0_0_1_5_MTCH + x_0_0_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2: o_0_0_2_MTCH - x_0_0_2_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_2_0: o_0_0_2_0_MTCH - x_0_0_2_0_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2_1: o_0_0_2_1_MTCH - x_0_0_2_1_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2_2: o_0_0_2_2_MTCH - x_0_0_2_2_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2_3: o_0_0_2_3_MTCH - x_0_0_2_3_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2_4: o_0_0_2_4_MTCH - x_0_0_2_4_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_2_5: o_0_0_2_5_MTCH - x_0_0_2_5_MTCH + x_0_0_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3: o_0_0_3_MTCH - x_0_0_3_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_3_0: o_0_0_3_0_MTCH - x_0_0_3_0_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3_1: o_0_0_3_1_MTCH - x_0_0_3_1_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3_2: o_0_0_3_2_MTCH - x_0_0_3_2_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3_3: o_0_0_3_3_MTCH - x_0_0_3_3_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3_4: o_0_0_3_4_MTCH - x_0_0_3_4_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_3_5: o_0_0_3_5_MTCH - x_0_0_3_5_MTCH + x_0_0_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4: o_0_0_4_MTCH - x_0_0_4_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_4_0: o_0_0_4_0_MTCH - x_0_0_4_0_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4_1: o_0_0_4_1_MTCH - x_0_0_4_1_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4_2: o_0_0_4_2_MTCH - x_0_0_4_2_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4_3: o_0_0_4_3_MTCH - x_0_0_4_3_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4_4: o_0_0_4_4_MTCH - x_0_0_4_4_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_4_5: o_0_0_4_5_MTCH - x_0_0_4_5_MTCH + x_0_0_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5: o_0_0_5_MTCH - x_0_0_5_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_5_0: o_0_0_5_0_MTCH - x_0_0_5_0_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5_1: o_0_0_5_1_MTCH - x_0_0_5_1_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5_2: o_0_0_5_2_MTCH - x_0_0_5_2_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5_3: o_0_0_5_3_MTCH - x_0_0_5_3_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5_4: o_0_0_5_4_MTCH - x_0_0_5_4_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_5_5: o_0_0_5_5_MTCH - x_0_0_5_5_MTCH + x_0_0_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6: o_0_0_6_MTCH - x_0_0_6_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_6_0: o_0_0_6_0_MTCH - x_0_0_6_0_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6_1: o_0_0_6_1_MTCH - x_0_0_6_1_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6_2: o_0_0_6_2_MTCH - x_0_0_6_2_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6_3: o_0_0_6_3_MTCH - x_0_0_6_3_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6_4: o_0_0_6_4_MTCH - x_0_0_6_4_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_6_5: o_0_0_6_5_MTCH - x_0_0_6_5_MTCH + x_0_0_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7: o_0_0_7_MTCH - x_0_0_7_MTCH + x_0_0_MTCH >= 0
A_abs_stockMTCH_in_0_0_7_0: o_0_0_7_0_MTCH - x_0_0_7_0_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7_1: o_0_0_7_1_MTCH - x_0_0_7_1_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7_2: o_0_0_7_2_MTCH - x_0_0_7_2_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7_3: o_0_0_7_3_MTCH - x_0_0_7_3_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7_4: o_0_0_7_4_MTCH - x_0_0_7_4_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_0_7_5: o_0_0_7_5_MTCH - x_0_0_7_5_MTCH + x_0_0_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1: o_0_1_MTCH - x_0_1_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_1_0: o_0_1_0_MTCH - x_0_1_0_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_0_0: o_0_1_0_0_MTCH - x_0_1_0_0_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_0_1: o_0_1_0_1_MTCH - x_0_1_0_1_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_0_2: o_0_1_0_2_MTCH - x_0_1_0_2_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_0_3: o_0_1_0_3_MTCH - x_0_1_0_3_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_0_4: o_0_1_0_4_MTCH - x_0_1_0_4_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_0_5: o_0_1_0_5_MTCH - x_0_1_0_5_MTCH + x_0_1_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1: o_0_1_1_MTCH - x_0_1_1_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_1_0: o_0_1_1_0_MTCH - x_0_1_1_0_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1_1: o_0_1_1_1_MTCH - x_0_1_1_1_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1_2: o_0_1_1_2_MTCH - x_0_1_1_2_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1_3: o_0_1_1_3_MTCH - x_0_1_1_3_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1_4: o_0_1_1_4_MTCH - x_0_1_1_4_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_1_5: o_0_1_1_5_MTCH - x_0_1_1_5_MTCH + x_0_1_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2: o_0_1_2_MTCH - x_0_1_2_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_2_0: o_0_1_2_0_MTCH - x_0_1_2_0_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2_1: o_0_1_2_1_MTCH - x_0_1_2_1_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2_2: o_0_1_2_2_MTCH - x_0_1_2_2_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2_3: o_0_1_2_3_MTCH - x_0_1_2_3_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2_4: o_0_1_2_4_MTCH - x_0_1_2_4_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_2_5: o_0_1_2_5_MTCH - x_0_1_2_5_MTCH + x_0_1_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3: o_0_1_3_MTCH - x_0_1_3_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_3_0: o_0_1_3_0_MTCH - x_0_1_3_0_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3_1: o_0_1_3_1_MTCH - x_0_1_3_1_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3_2: o_0_1_3_2_MTCH - x_0_1_3_2_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3_3: o_0_1_3_3_MTCH - x_0_1_3_3_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3_4: o_0_1_3_4_MTCH - x_0_1_3_4_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_3_5: o_0_1_3_5_MTCH - x_0_1_3_5_MTCH + x_0_1_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4: o_0_1_4_MTCH - x_0_1_4_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_4_0: o_0_1_4_0_MTCH - x_0_1_4_0_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4_1: o_0_1_4_1_MTCH - x_0_1_4_1_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4_2: o_0_1_4_2_MTCH - x_0_1_4_2_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4_3: o_0_1_4_3_MTCH - x_0_1_4_3_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4_4: o_0_1_4_4_MTCH - x_0_1_4_4_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_4_5: o_0_1_4_5_MTCH - x_0_1_4_5_MTCH + x_0_1_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5: o_0_1_5_MTCH - x_0_1_5_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_5_0: o_0_1_5_0_MTCH - x_0_1_5_0_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5_1: o_0_1_5_1_MTCH - x_0_1_5_1_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5_2: o_0_1_5_2_MTCH - x_0_1_5_2_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5_3: o_0_1_5_3_MTCH - x_0_1_5_3_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5_4: o_0_1_5_4_MTCH - x_0_1_5_4_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_5_5: o_0_1_5_5_MTCH - x_0_1_5_5_MTCH + x_0_1_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6: o_0_1_6_MTCH - x_0_1_6_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_6_0: o_0_1_6_0_MTCH - x_0_1_6_0_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6_1: o_0_1_6_1_MTCH - x_0_1_6_1_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6_2: o_0_1_6_2_MTCH - x_0_1_6_2_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6_3: o_0_1_6_3_MTCH - x_0_1_6_3_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6_4: o_0_1_6_4_MTCH - x_0_1_6_4_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_6_5: o_0_1_6_5_MTCH - x_0_1_6_5_MTCH + x_0_1_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7: o_0_1_7_MTCH - x_0_1_7_MTCH + x_0_1_MTCH >= 0
A_abs_stockMTCH_in_0_1_7_0: o_0_1_7_0_MTCH - x_0_1_7_0_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7_1: o_0_1_7_1_MTCH - x_0_1_7_1_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7_2: o_0_1_7_2_MTCH - x_0_1_7_2_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7_3: o_0_1_7_3_MTCH - x_0_1_7_3_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7_4: o_0_1_7_4_MTCH - x_0_1_7_4_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_1_7_5: o_0_1_7_5_MTCH - x_0_1_7_5_MTCH + x_0_1_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2: o_0_2_MTCH - x_0_2_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_2_0: o_0_2_0_MTCH - x_0_2_0_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_0_0: o_0_2_0_0_MTCH - x_0_2_0_0_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_0_1: o_0_2_0_1_MTCH - x_0_2_0_1_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_0_2: o_0_2_0_2_MTCH - x_0_2_0_2_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_0_3: o_0_2_0_3_MTCH - x_0_2_0_3_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_0_4: o_0_2_0_4_MTCH - x_0_2_0_4_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_0_5: o_0_2_0_5_MTCH - x_0_2_0_5_MTCH + x_0_2_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1: o_0_2_1_MTCH - x_0_2_1_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_1_0: o_0_2_1_0_MTCH - x_0_2_1_0_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1_1: o_0_2_1_1_MTCH - x_0_2_1_1_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1_2: o_0_2_1_2_MTCH - x_0_2_1_2_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1_3: o_0_2_1_3_MTCH - x_0_2_1_3_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1_4: o_0_2_1_4_MTCH - x_0_2_1_4_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_1_5: o_0_2_1_5_MTCH - x_0_2_1_5_MTCH + x_0_2_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2: o_0_2_2_MTCH - x_0_2_2_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_2_0: o_0_2_2_0_MTCH - x_0_2_2_0_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2_1: o_0_2_2_1_MTCH - x_0_2_2_1_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2_2: o_0_2_2_2_MTCH - x_0_2_2_2_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2_3: o_0_2_2_3_MTCH - x_0_2_2_3_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2_4: o_0_2_2_4_MTCH - x_0_2_2_4_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_2_5: o_0_2_2_5_MTCH - x_0_2_2_5_MTCH + x_0_2_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3: o_0_2_3_MTCH - x_0_2_3_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_3_0: o_0_2_3_0_MTCH - x_0_2_3_0_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3_1: o_0_2_3_1_MTCH - x_0_2_3_1_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3_2: o_0_2_3_2_MTCH - x_0_2_3_2_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3_3: o_0_2_3_3_MTCH - x_0_2_3_3_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3_4: o_0_2_3_4_MTCH - x_0_2_3_4_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_3_5: o_0_2_3_5_MTCH - x_0_2_3_5_MTCH + x_0_2_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4: o_0_2_4_MTCH - x_0_2_4_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_4_0: o_0_2_4_0_MTCH - x_0_2_4_0_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4_1: o_0_2_4_1_MTCH - x_0_2_4_1_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4_2: o_0_2_4_2_MTCH - x_0_2_4_2_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4_3: o_0_2_4_3_MTCH - x_0_2_4_3_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4_4: o_0_2_4_4_MTCH - x_0_2_4_4_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_4_5: o_0_2_4_5_MTCH - x_0_2_4_5_MTCH + x_0_2_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5: o_0_2_5_MTCH - x_0_2_5_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_5_0: o_0_2_5_0_MTCH - x_0_2_5_0_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5_1: o_0_2_5_1_MTCH - x_0_2_5_1_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5_2: o_0_2_5_2_MTCH - x_0_2_5_2_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5_3: o_0_2_5_3_MTCH - x_0_2_5_3_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5_4: o_0_2_5_4_MTCH - x_0_2_5_4_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_5_5: o_0_2_5_5_MTCH - x_0_2_5_5_MTCH + x_0_2_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6: o_0_2_6_MTCH - x_0_2_6_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_6_0: o_0_2_6_0_MTCH - x_0_2_6_0_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6_1: o_0_2_6_1_MTCH - x_0_2_6_1_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6_2: o_0_2_6_2_MTCH - x_0_2_6_2_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6_3: o_0_2_6_3_MTCH - x_0_2_6_3_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6_4: o_0_2_6_4_MTCH - x_0_2_6_4_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_6_5: o_0_2_6_5_MTCH - x_0_2_6_5_MTCH + x_0_2_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7: o_0_2_7_MTCH - x_0_2_7_MTCH + x_0_2_MTCH >= 0
A_abs_stockMTCH_in_0_2_7_0: o_0_2_7_0_MTCH - x_0_2_7_0_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7_1: o_0_2_7_1_MTCH - x_0_2_7_1_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7_2: o_0_2_7_2_MTCH - x_0_2_7_2_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7_3: o_0_2_7_3_MTCH - x_0_2_7_3_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7_4: o_0_2_7_4_MTCH - x_0_2_7_4_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_2_7_5: o_0_2_7_5_MTCH - x_0_2_7_5_MTCH + x_0_2_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3: o_0_3_MTCH - x_0_3_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_3_0: o_0_3_0_MTCH - x_0_3_0_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_0_0: o_0_3_0_0_MTCH - x_0_3_0_0_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_0_1: o_0_3_0_1_MTCH - x_0_3_0_1_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_0_2: o_0_3_0_2_MTCH - x_0_3_0_2_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_0_3: o_0_3_0_3_MTCH - x_0_3_0_3_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_0_4: o_0_3_0_4_MTCH - x_0_3_0_4_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_0_5: o_0_3_0_5_MTCH - x_0_3_0_5_MTCH + x_0_3_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1: o_0_3_1_MTCH - x_0_3_1_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_1_0: o_0_3_1_0_MTCH - x_0_3_1_0_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1_1: o_0_3_1_1_MTCH - x_0_3_1_1_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1_2: o_0_3_1_2_MTCH - x_0_3_1_2_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1_3: o_0_3_1_3_MTCH - x_0_3_1_3_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1_4: o_0_3_1_4_MTCH - x_0_3_1_4_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_1_5: o_0_3_1_5_MTCH - x_0_3_1_5_MTCH + x_0_3_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2: o_0_3_2_MTCH - x_0_3_2_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_2_0: o_0_3_2_0_MTCH - x_0_3_2_0_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2_1: o_0_3_2_1_MTCH - x_0_3_2_1_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2_2: o_0_3_2_2_MTCH - x_0_3_2_2_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2_3: o_0_3_2_3_MTCH - x_0_3_2_3_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2_4: o_0_3_2_4_MTCH - x_0_3_2_4_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_2_5: o_0_3_2_5_MTCH - x_0_3_2_5_MTCH + x_0_3_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3: o_0_3_3_MTCH - x_0_3_3_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_3_0: o_0_3_3_0_MTCH - x_0_3_3_0_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3_1: o_0_3_3_1_MTCH - x_0_3_3_1_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3_2: o_0_3_3_2_MTCH - x_0_3_3_2_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3_3: o_0_3_3_3_MTCH - x_0_3_3_3_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3_4: o_0_3_3_4_MTCH - x_0_3_3_4_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_3_5: o_0_3_3_5_MTCH - x_0_3_3_5_MTCH + x_0_3_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4: o_0_3_4_MTCH - x_0_3_4_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_4_0: o_0_3_4_0_MTCH - x_0_3_4_0_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4_1: o_0_3_4_1_MTCH - x_0_3_4_1_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4_2: o_0_3_4_2_MTCH - x_0_3_4_2_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4_3: o_0_3_4_3_MTCH - x_0_3_4_3_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4_4: o_0_3_4_4_MTCH - x_0_3_4_4_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_4_5: o_0_3_4_5_MTCH - x_0_3_4_5_MTCH + x_0_3_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5: o_0_3_5_MTCH - x_0_3_5_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_5_0: o_0_3_5_0_MTCH - x_0_3_5_0_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5_1: o_0_3_5_1_MTCH - x_0_3_5_1_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5_2: o_0_3_5_2_MTCH - x_0_3_5_2_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5_3: o_0_3_5_3_MTCH - x_0_3_5_3_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5_4: o_0_3_5_4_MTCH - x_0_3_5_4_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_5_5: o_0_3_5_5_MTCH - x_0_3_5_5_MTCH + x_0_3_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6: o_0_3_6_MTCH - x_0_3_6_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_6_0: o_0_3_6_0_MTCH - x_0_3_6_0_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6_1: o_0_3_6_1_MTCH - x_0_3_6_1_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6_2: o_0_3_6_2_MTCH - x_0_3_6_2_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6_3: o_0_3_6_3_MTCH - x_0_3_6_3_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6_4: o_0_3_6_4_MTCH - x_0_3_6_4_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_6_5: o_0_3_6_5_MTCH - x_0_3_6_5_MTCH + x_0_3_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7: o_0_3_7_MTCH - x_0_3_7_MTCH + x_0_3_MTCH >= 0
A_abs_stockMTCH_in_0_3_7_0: o_0_3_7_0_MTCH - x_0_3_7_0_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7_1: o_0_3_7_1_MTCH - x_0_3_7_1_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7_2: o_0_3_7_2_MTCH - x_0_3_7_2_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7_3: o_0_3_7_3_MTCH - x_0_3_7_3_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7_4: o_0_3_7_4_MTCH - x_0_3_7_4_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_3_7_5: o_0_3_7_5_MTCH - x_0_3_7_5_MTCH + x_0_3_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4: o_0_4_MTCH - x_0_4_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_4_0: o_0_4_0_MTCH - x_0_4_0_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_0_0: o_0_4_0_0_MTCH - x_0_4_0_0_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_0_1: o_0_4_0_1_MTCH - x_0_4_0_1_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_0_2: o_0_4_0_2_MTCH - x_0_4_0_2_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_0_3: o_0_4_0_3_MTCH - x_0_4_0_3_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_0_4: o_0_4_0_4_MTCH - x_0_4_0_4_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_0_5: o_0_4_0_5_MTCH - x_0_4_0_5_MTCH + x_0_4_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1: o_0_4_1_MTCH - x_0_4_1_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_1_0: o_0_4_1_0_MTCH - x_0_4_1_0_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1_1: o_0_4_1_1_MTCH - x_0_4_1_1_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1_2: o_0_4_1_2_MTCH - x_0_4_1_2_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1_3: o_0_4_1_3_MTCH - x_0_4_1_3_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1_4: o_0_4_1_4_MTCH - x_0_4_1_4_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_1_5: o_0_4_1_5_MTCH - x_0_4_1_5_MTCH + x_0_4_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2: o_0_4_2_MTCH - x_0_4_2_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_2_0: o_0_4_2_0_MTCH - x_0_4_2_0_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2_1: o_0_4_2_1_MTCH - x_0_4_2_1_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2_2: o_0_4_2_2_MTCH - x_0_4_2_2_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2_3: o_0_4_2_3_MTCH - x_0_4_2_3_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2_4: o_0_4_2_4_MTCH - x_0_4_2_4_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_2_5: o_0_4_2_5_MTCH - x_0_4_2_5_MTCH + x_0_4_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3: o_0_4_3_MTCH - x_0_4_3_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_3_0: o_0_4_3_0_MTCH - x_0_4_3_0_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3_1: o_0_4_3_1_MTCH - x_0_4_3_1_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3_2: o_0_4_3_2_MTCH - x_0_4_3_2_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3_3: o_0_4_3_3_MTCH - x_0_4_3_3_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3_4: o_0_4_3_4_MTCH - x_0_4_3_4_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_3_5: o_0_4_3_5_MTCH - x_0_4_3_5_MTCH + x_0_4_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4: o_0_4_4_MTCH - x_0_4_4_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_4_0: o_0_4_4_0_MTCH - x_0_4_4_0_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4_1: o_0_4_4_1_MTCH - x_0_4_4_1_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4_2: o_0_4_4_2_MTCH - x_0_4_4_2_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4_3: o_0_4_4_3_MTCH - x_0_4_4_3_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4_4: o_0_4_4_4_MTCH - x_0_4_4_4_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_4_5: o_0_4_4_5_MTCH - x_0_4_4_5_MTCH + x_0_4_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5: o_0_4_5_MTCH - x_0_4_5_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_5_0: o_0_4_5_0_MTCH - x_0_4_5_0_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5_1: o_0_4_5_1_MTCH - x_0_4_5_1_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5_2: o_0_4_5_2_MTCH - x_0_4_5_2_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5_3: o_0_4_5_3_MTCH - x_0_4_5_3_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5_4: o_0_4_5_4_MTCH - x_0_4_5_4_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_5_5: o_0_4_5_5_MTCH - x_0_4_5_5_MTCH + x_0_4_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6: o_0_4_6_MTCH - x_0_4_6_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_6_0: o_0_4_6_0_MTCH - x_0_4_6_0_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6_1: o_0_4_6_1_MTCH - x_0_4_6_1_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6_2: o_0_4_6_2_MTCH - x_0_4_6_2_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6_3: o_0_4_6_3_MTCH - x_0_4_6_3_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6_4: o_0_4_6_4_MTCH - x_0_4_6_4_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_6_5: o_0_4_6_5_MTCH - x_0_4_6_5_MTCH + x_0_4_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7: o_0_4_7_MTCH - x_0_4_7_MTCH + x_0_4_MTCH >= 0
A_abs_stockMTCH_in_0_4_7_0: o_0_4_7_0_MTCH - x_0_4_7_0_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7_1: o_0_4_7_1_MTCH - x_0_4_7_1_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7_2: o_0_4_7_2_MTCH - x_0_4_7_2_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7_3: o_0_4_7_3_MTCH - x_0_4_7_3_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7_4: o_0_4_7_4_MTCH - x_0_4_7_4_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_4_7_5: o_0_4_7_5_MTCH - x_0_4_7_5_MTCH + x_0_4_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5: o_0_5_MTCH - x_0_5_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_5_0: o_0_5_0_MTCH - x_0_5_0_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_0_0: o_0_5_0_0_MTCH - x_0_5_0_0_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_0_1: o_0_5_0_1_MTCH - x_0_5_0_1_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_0_2: o_0_5_0_2_MTCH - x_0_5_0_2_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_0_3: o_0_5_0_3_MTCH - x_0_5_0_3_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_0_4: o_0_5_0_4_MTCH - x_0_5_0_4_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_0_5: o_0_5_0_5_MTCH - x_0_5_0_5_MTCH + x_0_5_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1: o_0_5_1_MTCH - x_0_5_1_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_1_0: o_0_5_1_0_MTCH - x_0_5_1_0_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1_1: o_0_5_1_1_MTCH - x_0_5_1_1_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1_2: o_0_5_1_2_MTCH - x_0_5_1_2_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1_3: o_0_5_1_3_MTCH - x_0_5_1_3_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1_4: o_0_5_1_4_MTCH - x_0_5_1_4_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_1_5: o_0_5_1_5_MTCH - x_0_5_1_5_MTCH + x_0_5_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2: o_0_5_2_MTCH - x_0_5_2_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_2_0: o_0_5_2_0_MTCH - x_0_5_2_0_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2_1: o_0_5_2_1_MTCH - x_0_5_2_1_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2_2: o_0_5_2_2_MTCH - x_0_5_2_2_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2_3: o_0_5_2_3_MTCH - x_0_5_2_3_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2_4: o_0_5_2_4_MTCH - x_0_5_2_4_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_2_5: o_0_5_2_5_MTCH - x_0_5_2_5_MTCH + x_0_5_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3: o_0_5_3_MTCH - x_0_5_3_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_3_0: o_0_5_3_0_MTCH - x_0_5_3_0_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3_1: o_0_5_3_1_MTCH - x_0_5_3_1_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3_2: o_0_5_3_2_MTCH - x_0_5_3_2_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3_3: o_0_5_3_3_MTCH - x_0_5_3_3_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3_4: o_0_5_3_4_MTCH - x_0_5_3_4_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_3_5: o_0_5_3_5_MTCH - x_0_5_3_5_MTCH + x_0_5_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4: o_0_5_4_MTCH - x_0_5_4_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_4_0: o_0_5_4_0_MTCH - x_0_5_4_0_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4_1: o_0_5_4_1_MTCH - x_0_5_4_1_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4_2: o_0_5_4_2_MTCH - x_0_5_4_2_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4_3: o_0_5_4_3_MTCH - x_0_5_4_3_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4_4: o_0_5_4_4_MTCH - x_0_5_4_4_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_4_5: o_0_5_4_5_MTCH - x_0_5_4_5_MTCH + x_0_5_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5: o_0_5_5_MTCH - x_0_5_5_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_5_0: o_0_5_5_0_MTCH - x_0_5_5_0_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5_1: o_0_5_5_1_MTCH - x_0_5_5_1_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5_2: o_0_5_5_2_MTCH - x_0_5_5_2_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5_3: o_0_5_5_3_MTCH - x_0_5_5_3_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5_4: o_0_5_5_4_MTCH - x_0_5_5_4_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_5_5: o_0_5_5_5_MTCH - x_0_5_5_5_MTCH + x_0_5_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6: o_0_5_6_MTCH - x_0_5_6_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_6_0: o_0_5_6_0_MTCH - x_0_5_6_0_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6_1: o_0_5_6_1_MTCH - x_0_5_6_1_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6_2: o_0_5_6_2_MTCH - x_0_5_6_2_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6_3: o_0_5_6_3_MTCH - x_0_5_6_3_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6_4: o_0_5_6_4_MTCH - x_0_5_6_4_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_6_5: o_0_5_6_5_MTCH - x_0_5_6_5_MTCH + x_0_5_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7: o_0_5_7_MTCH - x_0_5_7_MTCH + x_0_5_MTCH >= 0
A_abs_stockMTCH_in_0_5_7_0: o_0_5_7_0_MTCH - x_0_5_7_0_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7_1: o_0_5_7_1_MTCH - x_0_5_7_1_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7_2: o_0_5_7_2_MTCH - x_0_5_7_2_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7_3: o_0_5_7_3_MTCH - x_0_5_7_3_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7_4: o_0_5_7_4_MTCH - x_0_5_7_4_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_5_7_5: o_0_5_7_5_MTCH - x_0_5_7_5_MTCH + x_0_5_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6: o_0_6_MTCH - x_0_6_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_6_0: o_0_6_0_MTCH - x_0_6_0_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_0_0: o_0_6_0_0_MTCH - x_0_6_0_0_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_0_1: o_0_6_0_1_MTCH - x_0_6_0_1_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_0_2: o_0_6_0_2_MTCH - x_0_6_0_2_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_0_3: o_0_6_0_3_MTCH - x_0_6_0_3_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_0_4: o_0_6_0_4_MTCH - x_0_6_0_4_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_0_5: o_0_6_0_5_MTCH - x_0_6_0_5_MTCH + x_0_6_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1: o_0_6_1_MTCH - x_0_6_1_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_1_0: o_0_6_1_0_MTCH - x_0_6_1_0_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1_1: o_0_6_1_1_MTCH - x_0_6_1_1_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1_2: o_0_6_1_2_MTCH - x_0_6_1_2_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1_3: o_0_6_1_3_MTCH - x_0_6_1_3_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1_4: o_0_6_1_4_MTCH - x_0_6_1_4_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_1_5: o_0_6_1_5_MTCH - x_0_6_1_5_MTCH + x_0_6_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2: o_0_6_2_MTCH - x_0_6_2_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_2_0: o_0_6_2_0_MTCH - x_0_6_2_0_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2_1: o_0_6_2_1_MTCH - x_0_6_2_1_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2_2: o_0_6_2_2_MTCH - x_0_6_2_2_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2_3: o_0_6_2_3_MTCH - x_0_6_2_3_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2_4: o_0_6_2_4_MTCH - x_0_6_2_4_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_2_5: o_0_6_2_5_MTCH - x_0_6_2_5_MTCH + x_0_6_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3: o_0_6_3_MTCH - x_0_6_3_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_3_0: o_0_6_3_0_MTCH - x_0_6_3_0_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3_1: o_0_6_3_1_MTCH - x_0_6_3_1_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3_2: o_0_6_3_2_MTCH - x_0_6_3_2_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3_3: o_0_6_3_3_MTCH - x_0_6_3_3_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3_4: o_0_6_3_4_MTCH - x_0_6_3_4_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_3_5: o_0_6_3_5_MTCH - x_0_6_3_5_MTCH + x_0_6_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4: o_0_6_4_MTCH - x_0_6_4_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_4_0: o_0_6_4_0_MTCH - x_0_6_4_0_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4_1: o_0_6_4_1_MTCH - x_0_6_4_1_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4_2: o_0_6_4_2_MTCH - x_0_6_4_2_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4_3: o_0_6_4_3_MTCH - x_0_6_4_3_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4_4: o_0_6_4_4_MTCH - x_0_6_4_4_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_4_5: o_0_6_4_5_MTCH - x_0_6_4_5_MTCH + x_0_6_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5: o_0_6_5_MTCH - x_0_6_5_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_5_0: o_0_6_5_0_MTCH - x_0_6_5_0_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5_1: o_0_6_5_1_MTCH - x_0_6_5_1_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5_2: o_0_6_5_2_MTCH - x_0_6_5_2_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5_3: o_0_6_5_3_MTCH - x_0_6_5_3_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5_4: o_0_6_5_4_MTCH - x_0_6_5_4_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_5_5: o_0_6_5_5_MTCH - x_0_6_5_5_MTCH + x_0_6_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6: o_0_6_6_MTCH - x_0_6_6_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_6_0: o_0_6_6_0_MTCH - x_0_6_6_0_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6_1: o_0_6_6_1_MTCH - x_0_6_6_1_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6_2: o_0_6_6_2_MTCH - x_0_6_6_2_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6_3: o_0_6_6_3_MTCH - x_0_6_6_3_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6_4: o_0_6_6_4_MTCH - x_0_6_6_4_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_6_5: o_0_6_6_5_MTCH - x_0_6_6_5_MTCH + x_0_6_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7: o_0_6_7_MTCH - x_0_6_7_MTCH + x_0_6_MTCH >= 0
A_abs_stockMTCH_in_0_6_7_0: o_0_6_7_0_MTCH - x_0_6_7_0_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7_1: o_0_6_7_1_MTCH - x_0_6_7_1_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7_2: o_0_6_7_2_MTCH - x_0_6_7_2_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7_3: o_0_6_7_3_MTCH - x_0_6_7_3_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7_4: o_0_6_7_4_MTCH - x_0_6_7_4_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_6_7_5: o_0_6_7_5_MTCH - x_0_6_7_5_MTCH + x_0_6_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7: o_0_7_MTCH - x_0_7_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_7_0: o_0_7_0_MTCH - x_0_7_0_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_0_0: o_0_7_0_0_MTCH - x_0_7_0_0_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_0_1: o_0_7_0_1_MTCH - x_0_7_0_1_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_0_2: o_0_7_0_2_MTCH - x_0_7_0_2_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_0_3: o_0_7_0_3_MTCH - x_0_7_0_3_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_0_4: o_0_7_0_4_MTCH - x_0_7_0_4_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_0_5: o_0_7_0_5_MTCH - x_0_7_0_5_MTCH + x_0_7_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1: o_0_7_1_MTCH - x_0_7_1_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_1_0: o_0_7_1_0_MTCH - x_0_7_1_0_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1_1: o_0_7_1_1_MTCH - x_0_7_1_1_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1_2: o_0_7_1_2_MTCH - x_0_7_1_2_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1_3: o_0_7_1_3_MTCH - x_0_7_1_3_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1_4: o_0_7_1_4_MTCH - x_0_7_1_4_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_1_5: o_0_7_1_5_MTCH - x_0_7_1_5_MTCH + x_0_7_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2: o_0_7_2_MTCH - x_0_7_2_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_2_0: o_0_7_2_0_MTCH - x_0_7_2_0_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2_1: o_0_7_2_1_MTCH - x_0_7_2_1_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2_2: o_0_7_2_2_MTCH - x_0_7_2_2_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2_3: o_0_7_2_3_MTCH - x_0_7_2_3_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2_4: o_0_7_2_4_MTCH - x_0_7_2_4_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_2_5: o_0_7_2_5_MTCH - x_0_7_2_5_MTCH + x_0_7_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3: o_0_7_3_MTCH - x_0_7_3_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_3_0: o_0_7_3_0_MTCH - x_0_7_3_0_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3_1: o_0_7_3_1_MTCH - x_0_7_3_1_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3_2: o_0_7_3_2_MTCH - x_0_7_3_2_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3_3: o_0_7_3_3_MTCH - x_0_7_3_3_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3_4: o_0_7_3_4_MTCH - x_0_7_3_4_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_3_5: o_0_7_3_5_MTCH - x_0_7_3_5_MTCH + x_0_7_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4: o_0_7_4_MTCH - x_0_7_4_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_4_0: o_0_7_4_0_MTCH - x_0_7_4_0_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4_1: o_0_7_4_1_MTCH - x_0_7_4_1_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4_2: o_0_7_4_2_MTCH - x_0_7_4_2_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4_3: o_0_7_4_3_MTCH - x_0_7_4_3_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4_4: o_0_7_4_4_MTCH - x_0_7_4_4_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_4_5: o_0_7_4_5_MTCH - x_0_7_4_5_MTCH + x_0_7_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5: o_0_7_5_MTCH - x_0_7_5_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_5_0: o_0_7_5_0_MTCH - x_0_7_5_0_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5_1: o_0_7_5_1_MTCH - x_0_7_5_1_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5_2: o_0_7_5_2_MTCH - x_0_7_5_2_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5_3: o_0_7_5_3_MTCH - x_0_7_5_3_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5_4: o_0_7_5_4_MTCH - x_0_7_5_4_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_5_5: o_0_7_5_5_MTCH - x_0_7_5_5_MTCH + x_0_7_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6: o_0_7_6_MTCH - x_0_7_6_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_6_0: o_0_7_6_0_MTCH - x_0_7_6_0_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6_1: o_0_7_6_1_MTCH - x_0_7_6_1_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6_2: o_0_7_6_2_MTCH - x_0_7_6_2_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6_3: o_0_7_6_3_MTCH - x_0_7_6_3_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6_4: o_0_7_6_4_MTCH - x_0_7_6_4_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_6_5: o_0_7_6_5_MTCH - x_0_7_6_5_MTCH + x_0_7_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7: o_0_7_7_MTCH - x_0_7_7_MTCH + x_0_7_MTCH >= 0
A_abs_stockMTCH_in_0_7_7_0: o_0_7_7_0_MTCH - x_0_7_7_0_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7_1: o_0_7_7_1_MTCH - x_0_7_7_1_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7_2: o_0_7_7_2_MTCH - x_0_7_7_2_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7_3: o_0_7_7_3_MTCH - x_0_7_7_3_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7_4: o_0_7_7_4_MTCH - x_0_7_7_4_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_7_7_5: o_0_7_7_5_MTCH - x_0_7_7_5_MTCH + x_0_7_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8: o_0_8_MTCH - x_0_8_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_8_0: o_0_8_0_MTCH - x_0_8_0_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_0_0: o_0_8_0_0_MTCH - x_0_8_0_0_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_0_1: o_0_8_0_1_MTCH - x_0_8_0_1_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_0_2: o_0_8_0_2_MTCH - x_0_8_0_2_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_0_3: o_0_8_0_3_MTCH - x_0_8_0_3_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_0_4: o_0_8_0_4_MTCH - x_0_8_0_4_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_0_5: o_0_8_0_5_MTCH - x_0_8_0_5_MTCH + x_0_8_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1: o_0_8_1_MTCH - x_0_8_1_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_1_0: o_0_8_1_0_MTCH - x_0_8_1_0_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1_1: o_0_8_1_1_MTCH - x_0_8_1_1_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1_2: o_0_8_1_2_MTCH - x_0_8_1_2_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1_3: o_0_8_1_3_MTCH - x_0_8_1_3_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1_4: o_0_8_1_4_MTCH - x_0_8_1_4_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_1_5: o_0_8_1_5_MTCH - x_0_8_1_5_MTCH + x_0_8_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2: o_0_8_2_MTCH - x_0_8_2_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_2_0: o_0_8_2_0_MTCH - x_0_8_2_0_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2_1: o_0_8_2_1_MTCH - x_0_8_2_1_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2_2: o_0_8_2_2_MTCH - x_0_8_2_2_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2_3: o_0_8_2_3_MTCH - x_0_8_2_3_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2_4: o_0_8_2_4_MTCH - x_0_8_2_4_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_2_5: o_0_8_2_5_MTCH - x_0_8_2_5_MTCH + x_0_8_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3: o_0_8_3_MTCH - x_0_8_3_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_3_0: o_0_8_3_0_MTCH - x_0_8_3_0_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3_1: o_0_8_3_1_MTCH - x_0_8_3_1_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3_2: o_0_8_3_2_MTCH - x_0_8_3_2_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3_3: o_0_8_3_3_MTCH - x_0_8_3_3_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3_4: o_0_8_3_4_MTCH - x_0_8_3_4_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_3_5: o_0_8_3_5_MTCH - x_0_8_3_5_MTCH + x_0_8_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4: o_0_8_4_MTCH - x_0_8_4_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_4_0: o_0_8_4_0_MTCH - x_0_8_4_0_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4_1: o_0_8_4_1_MTCH - x_0_8_4_1_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4_2: o_0_8_4_2_MTCH - x_0_8_4_2_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4_3: o_0_8_4_3_MTCH - x_0_8_4_3_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4_4: o_0_8_4_4_MTCH - x_0_8_4_4_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_4_5: o_0_8_4_5_MTCH - x_0_8_4_5_MTCH + x_0_8_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5: o_0_8_5_MTCH - x_0_8_5_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_5_0: o_0_8_5_0_MTCH - x_0_8_5_0_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5_1: o_0_8_5_1_MTCH - x_0_8_5_1_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5_2: o_0_8_5_2_MTCH - x_0_8_5_2_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5_3: o_0_8_5_3_MTCH - x_0_8_5_3_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5_4: o_0_8_5_4_MTCH - x_0_8_5_4_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_5_5: o_0_8_5_5_MTCH - x_0_8_5_5_MTCH + x_0_8_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6: o_0_8_6_MTCH - x_0_8_6_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_6_0: o_0_8_6_0_MTCH - x_0_8_6_0_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6_1: o_0_8_6_1_MTCH - x_0_8_6_1_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6_2: o_0_8_6_2_MTCH - x_0_8_6_2_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6_3: o_0_8_6_3_MTCH - x_0_8_6_3_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6_4: o_0_8_6_4_MTCH - x_0_8_6_4_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_6_5: o_0_8_6_5_MTCH - x_0_8_6_5_MTCH + x_0_8_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7: o_0_8_7_MTCH - x_0_8_7_MTCH + x_0_8_MTCH >= 0
A_abs_stockMTCH_in_0_8_7_0: o_0_8_7_0_MTCH - x_0_8_7_0_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7_1: o_0_8_7_1_MTCH - x_0_8_7_1_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7_2: o_0_8_7_2_MTCH - x_0_8_7_2_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7_3: o_0_8_7_3_MTCH - x_0_8_7_3_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7_4: o_0_8_7_4_MTCH - x_0_8_7_4_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_8_7_5: o_0_8_7_5_MTCH - x_0_8_7_5_MTCH + x_0_8_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9: o_0_9_MTCH - x_0_9_MTCH + x_0_MTCH >= 0
A_abs_stockMTCH_in_0_9_0: o_0_9_0_MTCH - x_0_9_0_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_0_0: o_0_9_0_0_MTCH - x_0_9_0_0_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_0_1: o_0_9_0_1_MTCH - x_0_9_0_1_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_0_2: o_0_9_0_2_MTCH - x_0_9_0_2_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_0_3: o_0_9_0_3_MTCH - x_0_9_0_3_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_0_4: o_0_9_0_4_MTCH - x_0_9_0_4_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_0_5: o_0_9_0_5_MTCH - x_0_9_0_5_MTCH + x_0_9_0_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1: o_0_9_1_MTCH - x_0_9_1_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_1_0: o_0_9_1_0_MTCH - x_0_9_1_0_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1_1: o_0_9_1_1_MTCH - x_0_9_1_1_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1_2: o_0_9_1_2_MTCH - x_0_9_1_2_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1_3: o_0_9_1_3_MTCH - x_0_9_1_3_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1_4: o_0_9_1_4_MTCH - x_0_9_1_4_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_1_5: o_0_9_1_5_MTCH - x_0_9_1_5_MTCH + x_0_9_1_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2: o_0_9_2_MTCH - x_0_9_2_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_2_0: o_0_9_2_0_MTCH - x_0_9_2_0_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2_1: o_0_9_2_1_MTCH - x_0_9_2_1_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2_2: o_0_9_2_2_MTCH - x_0_9_2_2_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2_3: o_0_9_2_3_MTCH - x_0_9_2_3_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2_4: o_0_9_2_4_MTCH - x_0_9_2_4_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_2_5: o_0_9_2_5_MTCH - x_0_9_2_5_MTCH + x_0_9_2_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3: o_0_9_3_MTCH - x_0_9_3_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_3_0: o_0_9_3_0_MTCH - x_0_9_3_0_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3_1: o_0_9_3_1_MTCH - x_0_9_3_1_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3_2: o_0_9_3_2_MTCH - x_0_9_3_2_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3_3: o_0_9_3_3_MTCH - x_0_9_3_3_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3_4: o_0_9_3_4_MTCH - x_0_9_3_4_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_3_5: o_0_9_3_5_MTCH - x_0_9_3_5_MTCH + x_0_9_3_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4: o_0_9_4_MTCH - x_0_9_4_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_4_0: o_0_9_4_0_MTCH - x_0_9_4_0_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4_1: o_0_9_4_1_MTCH - x_0_9_4_1_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4_2: o_0_9_4_2_MTCH - x_0_9_4_2_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4_3: o_0_9_4_3_MTCH - x_0_9_4_3_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4_4: o_0_9_4_4_MTCH - x_0_9_4_4_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_4_5: o_0_9_4_5_MTCH - x_0_9_4_5_MTCH + x_0_9_4_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5: o_0_9_5_MTCH - x_0_9_5_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_5_0: o_0_9_5_0_MTCH - x_0_9_5_0_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5_1: o_0_9_5_1_MTCH - x_0_9_5_1_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5_2: o_0_9_5_2_MTCH - x_0_9_5_2_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5_3: o_0_9_5_3_MTCH - x_0_9_5_3_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5_4: o_0_9_5_4_MTCH - x_0_9_5_4_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_5_5: o_0_9_5_5_MTCH - x_0_9_5_5_MTCH + x_0_9_5_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6: o_0_9_6_MTCH - x_0_9_6_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_6_0: o_0_9_6_0_MTCH - x_0_9_6_0_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6_1: o_0_9_6_1_MTCH - x_0_9_6_1_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6_2: o_0_9_6_2_MTCH - x_0_9_6_2_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6_3: o_0_9_6_3_MTCH - x_0_9_6_3_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6_4: o_0_9_6_4_MTCH - x_0_9_6_4_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_6_5: o_0_9_6_5_MTCH - x_0_9_6_5_MTCH + x_0_9_6_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7: o_0_9_7_MTCH - x_0_9_7_MTCH + x_0_9_MTCH >= 0
A_abs_stockMTCH_in_0_9_7_0: o_0_9_7_0_MTCH - x_0_9_7_0_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7_1: o_0_9_7_1_MTCH - x_0_9_7_1_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7_2: o_0_9_7_2_MTCH - x_0_9_7_2_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7_3: o_0_9_7_3_MTCH - x_0_9_7_3_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7_4: o_0_9_7_4_MTCH - x_0_9_7_4_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockMTCH_in_0_9_7_5: o_0_9_7_5_MTCH - x_0_9_7_5_MTCH + x_0_9_7_MTCH
 >= 0
A_abs_stockNFLX_in_0_0: o_0_0_NFLX - x_0_0_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_0: o_0_0_0_NFLX - x_0_0_0_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_0_0: o_0_0_0_0_NFLX - x_0_0_0_0_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_0_1: o_0_0_0_1_NFLX - x_0_0_0_1_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_0_2: o_0_0_0_2_NFLX - x_0_0_0_2_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_0_3: o_0_0_0_3_NFLX - x_0_0_0_3_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_0_4: o_0_0_0_4_NFLX - x_0_0_0_4_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_0_5: o_0_0_0_5_NFLX - x_0_0_0_5_NFLX + x_0_0_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1: o_0_0_1_NFLX - x_0_0_1_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_1_0: o_0_0_1_0_NFLX - x_0_0_1_0_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1_1: o_0_0_1_1_NFLX - x_0_0_1_1_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1_2: o_0_0_1_2_NFLX - x_0_0_1_2_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1_3: o_0_0_1_3_NFLX - x_0_0_1_3_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1_4: o_0_0_1_4_NFLX - x_0_0_1_4_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_1_5: o_0_0_1_5_NFLX - x_0_0_1_5_NFLX + x_0_0_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2: o_0_0_2_NFLX - x_0_0_2_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_2_0: o_0_0_2_0_NFLX - x_0_0_2_0_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2_1: o_0_0_2_1_NFLX - x_0_0_2_1_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2_2: o_0_0_2_2_NFLX - x_0_0_2_2_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2_3: o_0_0_2_3_NFLX - x_0_0_2_3_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2_4: o_0_0_2_4_NFLX - x_0_0_2_4_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_2_5: o_0_0_2_5_NFLX - x_0_0_2_5_NFLX + x_0_0_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3: o_0_0_3_NFLX - x_0_0_3_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_3_0: o_0_0_3_0_NFLX - x_0_0_3_0_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3_1: o_0_0_3_1_NFLX - x_0_0_3_1_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3_2: o_0_0_3_2_NFLX - x_0_0_3_2_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3_3: o_0_0_3_3_NFLX - x_0_0_3_3_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3_4: o_0_0_3_4_NFLX - x_0_0_3_4_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_3_5: o_0_0_3_5_NFLX - x_0_0_3_5_NFLX + x_0_0_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4: o_0_0_4_NFLX - x_0_0_4_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_4_0: o_0_0_4_0_NFLX - x_0_0_4_0_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4_1: o_0_0_4_1_NFLX - x_0_0_4_1_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4_2: o_0_0_4_2_NFLX - x_0_0_4_2_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4_3: o_0_0_4_3_NFLX - x_0_0_4_3_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4_4: o_0_0_4_4_NFLX - x_0_0_4_4_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_4_5: o_0_0_4_5_NFLX - x_0_0_4_5_NFLX + x_0_0_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5: o_0_0_5_NFLX - x_0_0_5_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_5_0: o_0_0_5_0_NFLX - x_0_0_5_0_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5_1: o_0_0_5_1_NFLX - x_0_0_5_1_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5_2: o_0_0_5_2_NFLX - x_0_0_5_2_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5_3: o_0_0_5_3_NFLX - x_0_0_5_3_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5_4: o_0_0_5_4_NFLX - x_0_0_5_4_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_5_5: o_0_0_5_5_NFLX - x_0_0_5_5_NFLX + x_0_0_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6: o_0_0_6_NFLX - x_0_0_6_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_6_0: o_0_0_6_0_NFLX - x_0_0_6_0_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6_1: o_0_0_6_1_NFLX - x_0_0_6_1_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6_2: o_0_0_6_2_NFLX - x_0_0_6_2_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6_3: o_0_0_6_3_NFLX - x_0_0_6_3_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6_4: o_0_0_6_4_NFLX - x_0_0_6_4_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_6_5: o_0_0_6_5_NFLX - x_0_0_6_5_NFLX + x_0_0_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7: o_0_0_7_NFLX - x_0_0_7_NFLX + x_0_0_NFLX >= 0
A_abs_stockNFLX_in_0_0_7_0: o_0_0_7_0_NFLX - x_0_0_7_0_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7_1: o_0_0_7_1_NFLX - x_0_0_7_1_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7_2: o_0_0_7_2_NFLX - x_0_0_7_2_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7_3: o_0_0_7_3_NFLX - x_0_0_7_3_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7_4: o_0_0_7_4_NFLX - x_0_0_7_4_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_0_7_5: o_0_0_7_5_NFLX - x_0_0_7_5_NFLX + x_0_0_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1: o_0_1_NFLX - x_0_1_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_1_0: o_0_1_0_NFLX - x_0_1_0_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_0_0: o_0_1_0_0_NFLX - x_0_1_0_0_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_0_1: o_0_1_0_1_NFLX - x_0_1_0_1_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_0_2: o_0_1_0_2_NFLX - x_0_1_0_2_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_0_3: o_0_1_0_3_NFLX - x_0_1_0_3_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_0_4: o_0_1_0_4_NFLX - x_0_1_0_4_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_0_5: o_0_1_0_5_NFLX - x_0_1_0_5_NFLX + x_0_1_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1: o_0_1_1_NFLX - x_0_1_1_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_1_0: o_0_1_1_0_NFLX - x_0_1_1_0_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1_1: o_0_1_1_1_NFLX - x_0_1_1_1_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1_2: o_0_1_1_2_NFLX - x_0_1_1_2_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1_3: o_0_1_1_3_NFLX - x_0_1_1_3_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1_4: o_0_1_1_4_NFLX - x_0_1_1_4_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_1_5: o_0_1_1_5_NFLX - x_0_1_1_5_NFLX + x_0_1_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2: o_0_1_2_NFLX - x_0_1_2_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_2_0: o_0_1_2_0_NFLX - x_0_1_2_0_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2_1: o_0_1_2_1_NFLX - x_0_1_2_1_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2_2: o_0_1_2_2_NFLX - x_0_1_2_2_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2_3: o_0_1_2_3_NFLX - x_0_1_2_3_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2_4: o_0_1_2_4_NFLX - x_0_1_2_4_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_2_5: o_0_1_2_5_NFLX - x_0_1_2_5_NFLX + x_0_1_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3: o_0_1_3_NFLX - x_0_1_3_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_3_0: o_0_1_3_0_NFLX - x_0_1_3_0_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3_1: o_0_1_3_1_NFLX - x_0_1_3_1_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3_2: o_0_1_3_2_NFLX - x_0_1_3_2_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3_3: o_0_1_3_3_NFLX - x_0_1_3_3_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3_4: o_0_1_3_4_NFLX - x_0_1_3_4_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_3_5: o_0_1_3_5_NFLX - x_0_1_3_5_NFLX + x_0_1_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4: o_0_1_4_NFLX - x_0_1_4_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_4_0: o_0_1_4_0_NFLX - x_0_1_4_0_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4_1: o_0_1_4_1_NFLX - x_0_1_4_1_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4_2: o_0_1_4_2_NFLX - x_0_1_4_2_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4_3: o_0_1_4_3_NFLX - x_0_1_4_3_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4_4: o_0_1_4_4_NFLX - x_0_1_4_4_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_4_5: o_0_1_4_5_NFLX - x_0_1_4_5_NFLX + x_0_1_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5: o_0_1_5_NFLX - x_0_1_5_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_5_0: o_0_1_5_0_NFLX - x_0_1_5_0_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5_1: o_0_1_5_1_NFLX - x_0_1_5_1_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5_2: o_0_1_5_2_NFLX - x_0_1_5_2_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5_3: o_0_1_5_3_NFLX - x_0_1_5_3_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5_4: o_0_1_5_4_NFLX - x_0_1_5_4_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_5_5: o_0_1_5_5_NFLX - x_0_1_5_5_NFLX + x_0_1_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6: o_0_1_6_NFLX - x_0_1_6_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_6_0: o_0_1_6_0_NFLX - x_0_1_6_0_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6_1: o_0_1_6_1_NFLX - x_0_1_6_1_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6_2: o_0_1_6_2_NFLX - x_0_1_6_2_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6_3: o_0_1_6_3_NFLX - x_0_1_6_3_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6_4: o_0_1_6_4_NFLX - x_0_1_6_4_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_6_5: o_0_1_6_5_NFLX - x_0_1_6_5_NFLX + x_0_1_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7: o_0_1_7_NFLX - x_0_1_7_NFLX + x_0_1_NFLX >= 0
A_abs_stockNFLX_in_0_1_7_0: o_0_1_7_0_NFLX - x_0_1_7_0_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7_1: o_0_1_7_1_NFLX - x_0_1_7_1_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7_2: o_0_1_7_2_NFLX - x_0_1_7_2_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7_3: o_0_1_7_3_NFLX - x_0_1_7_3_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7_4: o_0_1_7_4_NFLX - x_0_1_7_4_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_1_7_5: o_0_1_7_5_NFLX - x_0_1_7_5_NFLX + x_0_1_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2: o_0_2_NFLX - x_0_2_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_2_0: o_0_2_0_NFLX - x_0_2_0_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_0_0: o_0_2_0_0_NFLX - x_0_2_0_0_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_0_1: o_0_2_0_1_NFLX - x_0_2_0_1_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_0_2: o_0_2_0_2_NFLX - x_0_2_0_2_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_0_3: o_0_2_0_3_NFLX - x_0_2_0_3_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_0_4: o_0_2_0_4_NFLX - x_0_2_0_4_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_0_5: o_0_2_0_5_NFLX - x_0_2_0_5_NFLX + x_0_2_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1: o_0_2_1_NFLX - x_0_2_1_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_1_0: o_0_2_1_0_NFLX - x_0_2_1_0_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1_1: o_0_2_1_1_NFLX - x_0_2_1_1_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1_2: o_0_2_1_2_NFLX - x_0_2_1_2_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1_3: o_0_2_1_3_NFLX - x_0_2_1_3_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1_4: o_0_2_1_4_NFLX - x_0_2_1_4_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_1_5: o_0_2_1_5_NFLX - x_0_2_1_5_NFLX + x_0_2_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2: o_0_2_2_NFLX - x_0_2_2_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_2_0: o_0_2_2_0_NFLX - x_0_2_2_0_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2_1: o_0_2_2_1_NFLX - x_0_2_2_1_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2_2: o_0_2_2_2_NFLX - x_0_2_2_2_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2_3: o_0_2_2_3_NFLX - x_0_2_2_3_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2_4: o_0_2_2_4_NFLX - x_0_2_2_4_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_2_5: o_0_2_2_5_NFLX - x_0_2_2_5_NFLX + x_0_2_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3: o_0_2_3_NFLX - x_0_2_3_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_3_0: o_0_2_3_0_NFLX - x_0_2_3_0_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3_1: o_0_2_3_1_NFLX - x_0_2_3_1_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3_2: o_0_2_3_2_NFLX - x_0_2_3_2_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3_3: o_0_2_3_3_NFLX - x_0_2_3_3_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3_4: o_0_2_3_4_NFLX - x_0_2_3_4_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_3_5: o_0_2_3_5_NFLX - x_0_2_3_5_NFLX + x_0_2_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4: o_0_2_4_NFLX - x_0_2_4_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_4_0: o_0_2_4_0_NFLX - x_0_2_4_0_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4_1: o_0_2_4_1_NFLX - x_0_2_4_1_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4_2: o_0_2_4_2_NFLX - x_0_2_4_2_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4_3: o_0_2_4_3_NFLX - x_0_2_4_3_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4_4: o_0_2_4_4_NFLX - x_0_2_4_4_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_4_5: o_0_2_4_5_NFLX - x_0_2_4_5_NFLX + x_0_2_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5: o_0_2_5_NFLX - x_0_2_5_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_5_0: o_0_2_5_0_NFLX - x_0_2_5_0_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5_1: o_0_2_5_1_NFLX - x_0_2_5_1_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5_2: o_0_2_5_2_NFLX - x_0_2_5_2_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5_3: o_0_2_5_3_NFLX - x_0_2_5_3_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5_4: o_0_2_5_4_NFLX - x_0_2_5_4_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_5_5: o_0_2_5_5_NFLX - x_0_2_5_5_NFLX + x_0_2_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6: o_0_2_6_NFLX - x_0_2_6_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_6_0: o_0_2_6_0_NFLX - x_0_2_6_0_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6_1: o_0_2_6_1_NFLX - x_0_2_6_1_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6_2: o_0_2_6_2_NFLX - x_0_2_6_2_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6_3: o_0_2_6_3_NFLX - x_0_2_6_3_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6_4: o_0_2_6_4_NFLX - x_0_2_6_4_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_6_5: o_0_2_6_5_NFLX - x_0_2_6_5_NFLX + x_0_2_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7: o_0_2_7_NFLX - x_0_2_7_NFLX + x_0_2_NFLX >= 0
A_abs_stockNFLX_in_0_2_7_0: o_0_2_7_0_NFLX - x_0_2_7_0_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7_1: o_0_2_7_1_NFLX - x_0_2_7_1_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7_2: o_0_2_7_2_NFLX - x_0_2_7_2_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7_3: o_0_2_7_3_NFLX - x_0_2_7_3_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7_4: o_0_2_7_4_NFLX - x_0_2_7_4_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_2_7_5: o_0_2_7_5_NFLX - x_0_2_7_5_NFLX + x_0_2_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3: o_0_3_NFLX - x_0_3_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_3_0: o_0_3_0_NFLX - x_0_3_0_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_0_0: o_0_3_0_0_NFLX - x_0_3_0_0_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_0_1: o_0_3_0_1_NFLX - x_0_3_0_1_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_0_2: o_0_3_0_2_NFLX - x_0_3_0_2_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_0_3: o_0_3_0_3_NFLX - x_0_3_0_3_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_0_4: o_0_3_0_4_NFLX - x_0_3_0_4_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_0_5: o_0_3_0_5_NFLX - x_0_3_0_5_NFLX + x_0_3_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1: o_0_3_1_NFLX - x_0_3_1_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_1_0: o_0_3_1_0_NFLX - x_0_3_1_0_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1_1: o_0_3_1_1_NFLX - x_0_3_1_1_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1_2: o_0_3_1_2_NFLX - x_0_3_1_2_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1_3: o_0_3_1_3_NFLX - x_0_3_1_3_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1_4: o_0_3_1_4_NFLX - x_0_3_1_4_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_1_5: o_0_3_1_5_NFLX - x_0_3_1_5_NFLX + x_0_3_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2: o_0_3_2_NFLX - x_0_3_2_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_2_0: o_0_3_2_0_NFLX - x_0_3_2_0_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2_1: o_0_3_2_1_NFLX - x_0_3_2_1_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2_2: o_0_3_2_2_NFLX - x_0_3_2_2_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2_3: o_0_3_2_3_NFLX - x_0_3_2_3_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2_4: o_0_3_2_4_NFLX - x_0_3_2_4_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_2_5: o_0_3_2_5_NFLX - x_0_3_2_5_NFLX + x_0_3_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3: o_0_3_3_NFLX - x_0_3_3_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_3_0: o_0_3_3_0_NFLX - x_0_3_3_0_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3_1: o_0_3_3_1_NFLX - x_0_3_3_1_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3_2: o_0_3_3_2_NFLX - x_0_3_3_2_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3_3: o_0_3_3_3_NFLX - x_0_3_3_3_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3_4: o_0_3_3_4_NFLX - x_0_3_3_4_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_3_5: o_0_3_3_5_NFLX - x_0_3_3_5_NFLX + x_0_3_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4: o_0_3_4_NFLX - x_0_3_4_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_4_0: o_0_3_4_0_NFLX - x_0_3_4_0_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4_1: o_0_3_4_1_NFLX - x_0_3_4_1_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4_2: o_0_3_4_2_NFLX - x_0_3_4_2_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4_3: o_0_3_4_3_NFLX - x_0_3_4_3_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4_4: o_0_3_4_4_NFLX - x_0_3_4_4_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_4_5: o_0_3_4_5_NFLX - x_0_3_4_5_NFLX + x_0_3_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5: o_0_3_5_NFLX - x_0_3_5_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_5_0: o_0_3_5_0_NFLX - x_0_3_5_0_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5_1: o_0_3_5_1_NFLX - x_0_3_5_1_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5_2: o_0_3_5_2_NFLX - x_0_3_5_2_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5_3: o_0_3_5_3_NFLX - x_0_3_5_3_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5_4: o_0_3_5_4_NFLX - x_0_3_5_4_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_5_5: o_0_3_5_5_NFLX - x_0_3_5_5_NFLX + x_0_3_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6: o_0_3_6_NFLX - x_0_3_6_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_6_0: o_0_3_6_0_NFLX - x_0_3_6_0_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6_1: o_0_3_6_1_NFLX - x_0_3_6_1_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6_2: o_0_3_6_2_NFLX - x_0_3_6_2_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6_3: o_0_3_6_3_NFLX - x_0_3_6_3_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6_4: o_0_3_6_4_NFLX - x_0_3_6_4_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_6_5: o_0_3_6_5_NFLX - x_0_3_6_5_NFLX + x_0_3_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7: o_0_3_7_NFLX - x_0_3_7_NFLX + x_0_3_NFLX >= 0
A_abs_stockNFLX_in_0_3_7_0: o_0_3_7_0_NFLX - x_0_3_7_0_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7_1: o_0_3_7_1_NFLX - x_0_3_7_1_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7_2: o_0_3_7_2_NFLX - x_0_3_7_2_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7_3: o_0_3_7_3_NFLX - x_0_3_7_3_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7_4: o_0_3_7_4_NFLX - x_0_3_7_4_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_3_7_5: o_0_3_7_5_NFLX - x_0_3_7_5_NFLX + x_0_3_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4: o_0_4_NFLX - x_0_4_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_4_0: o_0_4_0_NFLX - x_0_4_0_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_0_0: o_0_4_0_0_NFLX - x_0_4_0_0_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_0_1: o_0_4_0_1_NFLX - x_0_4_0_1_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_0_2: o_0_4_0_2_NFLX - x_0_4_0_2_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_0_3: o_0_4_0_3_NFLX - x_0_4_0_3_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_0_4: o_0_4_0_4_NFLX - x_0_4_0_4_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_0_5: o_0_4_0_5_NFLX - x_0_4_0_5_NFLX + x_0_4_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1: o_0_4_1_NFLX - x_0_4_1_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_1_0: o_0_4_1_0_NFLX - x_0_4_1_0_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1_1: o_0_4_1_1_NFLX - x_0_4_1_1_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1_2: o_0_4_1_2_NFLX - x_0_4_1_2_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1_3: o_0_4_1_3_NFLX - x_0_4_1_3_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1_4: o_0_4_1_4_NFLX - x_0_4_1_4_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_1_5: o_0_4_1_5_NFLX - x_0_4_1_5_NFLX + x_0_4_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2: o_0_4_2_NFLX - x_0_4_2_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_2_0: o_0_4_2_0_NFLX - x_0_4_2_0_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2_1: o_0_4_2_1_NFLX - x_0_4_2_1_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2_2: o_0_4_2_2_NFLX - x_0_4_2_2_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2_3: o_0_4_2_3_NFLX - x_0_4_2_3_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2_4: o_0_4_2_4_NFLX - x_0_4_2_4_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_2_5: o_0_4_2_5_NFLX - x_0_4_2_5_NFLX + x_0_4_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3: o_0_4_3_NFLX - x_0_4_3_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_3_0: o_0_4_3_0_NFLX - x_0_4_3_0_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3_1: o_0_4_3_1_NFLX - x_0_4_3_1_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3_2: o_0_4_3_2_NFLX - x_0_4_3_2_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3_3: o_0_4_3_3_NFLX - x_0_4_3_3_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3_4: o_0_4_3_4_NFLX - x_0_4_3_4_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_3_5: o_0_4_3_5_NFLX - x_0_4_3_5_NFLX + x_0_4_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4: o_0_4_4_NFLX - x_0_4_4_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_4_0: o_0_4_4_0_NFLX - x_0_4_4_0_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4_1: o_0_4_4_1_NFLX - x_0_4_4_1_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4_2: o_0_4_4_2_NFLX - x_0_4_4_2_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4_3: o_0_4_4_3_NFLX - x_0_4_4_3_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4_4: o_0_4_4_4_NFLX - x_0_4_4_4_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_4_5: o_0_4_4_5_NFLX - x_0_4_4_5_NFLX + x_0_4_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5: o_0_4_5_NFLX - x_0_4_5_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_5_0: o_0_4_5_0_NFLX - x_0_4_5_0_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5_1: o_0_4_5_1_NFLX - x_0_4_5_1_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5_2: o_0_4_5_2_NFLX - x_0_4_5_2_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5_3: o_0_4_5_3_NFLX - x_0_4_5_3_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5_4: o_0_4_5_4_NFLX - x_0_4_5_4_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_5_5: o_0_4_5_5_NFLX - x_0_4_5_5_NFLX + x_0_4_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6: o_0_4_6_NFLX - x_0_4_6_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_6_0: o_0_4_6_0_NFLX - x_0_4_6_0_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6_1: o_0_4_6_1_NFLX - x_0_4_6_1_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6_2: o_0_4_6_2_NFLX - x_0_4_6_2_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6_3: o_0_4_6_3_NFLX - x_0_4_6_3_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6_4: o_0_4_6_4_NFLX - x_0_4_6_4_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_6_5: o_0_4_6_5_NFLX - x_0_4_6_5_NFLX + x_0_4_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7: o_0_4_7_NFLX - x_0_4_7_NFLX + x_0_4_NFLX >= 0
A_abs_stockNFLX_in_0_4_7_0: o_0_4_7_0_NFLX - x_0_4_7_0_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7_1: o_0_4_7_1_NFLX - x_0_4_7_1_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7_2: o_0_4_7_2_NFLX - x_0_4_7_2_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7_3: o_0_4_7_3_NFLX - x_0_4_7_3_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7_4: o_0_4_7_4_NFLX - x_0_4_7_4_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_4_7_5: o_0_4_7_5_NFLX - x_0_4_7_5_NFLX + x_0_4_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5: o_0_5_NFLX - x_0_5_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_5_0: o_0_5_0_NFLX - x_0_5_0_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_0_0: o_0_5_0_0_NFLX - x_0_5_0_0_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_0_1: o_0_5_0_1_NFLX - x_0_5_0_1_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_0_2: o_0_5_0_2_NFLX - x_0_5_0_2_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_0_3: o_0_5_0_3_NFLX - x_0_5_0_3_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_0_4: o_0_5_0_4_NFLX - x_0_5_0_4_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_0_5: o_0_5_0_5_NFLX - x_0_5_0_5_NFLX + x_0_5_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1: o_0_5_1_NFLX - x_0_5_1_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_1_0: o_0_5_1_0_NFLX - x_0_5_1_0_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1_1: o_0_5_1_1_NFLX - x_0_5_1_1_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1_2: o_0_5_1_2_NFLX - x_0_5_1_2_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1_3: o_0_5_1_3_NFLX - x_0_5_1_3_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1_4: o_0_5_1_4_NFLX - x_0_5_1_4_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_1_5: o_0_5_1_5_NFLX - x_0_5_1_5_NFLX + x_0_5_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2: o_0_5_2_NFLX - x_0_5_2_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_2_0: o_0_5_2_0_NFLX - x_0_5_2_0_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2_1: o_0_5_2_1_NFLX - x_0_5_2_1_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2_2: o_0_5_2_2_NFLX - x_0_5_2_2_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2_3: o_0_5_2_3_NFLX - x_0_5_2_3_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2_4: o_0_5_2_4_NFLX - x_0_5_2_4_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_2_5: o_0_5_2_5_NFLX - x_0_5_2_5_NFLX + x_0_5_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3: o_0_5_3_NFLX - x_0_5_3_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_3_0: o_0_5_3_0_NFLX - x_0_5_3_0_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3_1: o_0_5_3_1_NFLX - x_0_5_3_1_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3_2: o_0_5_3_2_NFLX - x_0_5_3_2_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3_3: o_0_5_3_3_NFLX - x_0_5_3_3_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3_4: o_0_5_3_4_NFLX - x_0_5_3_4_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_3_5: o_0_5_3_5_NFLX - x_0_5_3_5_NFLX + x_0_5_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4: o_0_5_4_NFLX - x_0_5_4_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_4_0: o_0_5_4_0_NFLX - x_0_5_4_0_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4_1: o_0_5_4_1_NFLX - x_0_5_4_1_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4_2: o_0_5_4_2_NFLX - x_0_5_4_2_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4_3: o_0_5_4_3_NFLX - x_0_5_4_3_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4_4: o_0_5_4_4_NFLX - x_0_5_4_4_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_4_5: o_0_5_4_5_NFLX - x_0_5_4_5_NFLX + x_0_5_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5: o_0_5_5_NFLX - x_0_5_5_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_5_0: o_0_5_5_0_NFLX - x_0_5_5_0_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5_1: o_0_5_5_1_NFLX - x_0_5_5_1_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5_2: o_0_5_5_2_NFLX - x_0_5_5_2_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5_3: o_0_5_5_3_NFLX - x_0_5_5_3_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5_4: o_0_5_5_4_NFLX - x_0_5_5_4_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_5_5: o_0_5_5_5_NFLX - x_0_5_5_5_NFLX + x_0_5_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6: o_0_5_6_NFLX - x_0_5_6_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_6_0: o_0_5_6_0_NFLX - x_0_5_6_0_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6_1: o_0_5_6_1_NFLX - x_0_5_6_1_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6_2: o_0_5_6_2_NFLX - x_0_5_6_2_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6_3: o_0_5_6_3_NFLX - x_0_5_6_3_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6_4: o_0_5_6_4_NFLX - x_0_5_6_4_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_6_5: o_0_5_6_5_NFLX - x_0_5_6_5_NFLX + x_0_5_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7: o_0_5_7_NFLX - x_0_5_7_NFLX + x_0_5_NFLX >= 0
A_abs_stockNFLX_in_0_5_7_0: o_0_5_7_0_NFLX - x_0_5_7_0_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7_1: o_0_5_7_1_NFLX - x_0_5_7_1_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7_2: o_0_5_7_2_NFLX - x_0_5_7_2_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7_3: o_0_5_7_3_NFLX - x_0_5_7_3_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7_4: o_0_5_7_4_NFLX - x_0_5_7_4_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_5_7_5: o_0_5_7_5_NFLX - x_0_5_7_5_NFLX + x_0_5_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6: o_0_6_NFLX - x_0_6_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_6_0: o_0_6_0_NFLX - x_0_6_0_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_0_0: o_0_6_0_0_NFLX - x_0_6_0_0_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_0_1: o_0_6_0_1_NFLX - x_0_6_0_1_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_0_2: o_0_6_0_2_NFLX - x_0_6_0_2_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_0_3: o_0_6_0_3_NFLX - x_0_6_0_3_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_0_4: o_0_6_0_4_NFLX - x_0_6_0_4_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_0_5: o_0_6_0_5_NFLX - x_0_6_0_5_NFLX + x_0_6_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1: o_0_6_1_NFLX - x_0_6_1_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_1_0: o_0_6_1_0_NFLX - x_0_6_1_0_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1_1: o_0_6_1_1_NFLX - x_0_6_1_1_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1_2: o_0_6_1_2_NFLX - x_0_6_1_2_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1_3: o_0_6_1_3_NFLX - x_0_6_1_3_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1_4: o_0_6_1_4_NFLX - x_0_6_1_4_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_1_5: o_0_6_1_5_NFLX - x_0_6_1_5_NFLX + x_0_6_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2: o_0_6_2_NFLX - x_0_6_2_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_2_0: o_0_6_2_0_NFLX - x_0_6_2_0_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2_1: o_0_6_2_1_NFLX - x_0_6_2_1_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2_2: o_0_6_2_2_NFLX - x_0_6_2_2_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2_3: o_0_6_2_3_NFLX - x_0_6_2_3_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2_4: o_0_6_2_4_NFLX - x_0_6_2_4_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_2_5: o_0_6_2_5_NFLX - x_0_6_2_5_NFLX + x_0_6_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3: o_0_6_3_NFLX - x_0_6_3_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_3_0: o_0_6_3_0_NFLX - x_0_6_3_0_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3_1: o_0_6_3_1_NFLX - x_0_6_3_1_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3_2: o_0_6_3_2_NFLX - x_0_6_3_2_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3_3: o_0_6_3_3_NFLX - x_0_6_3_3_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3_4: o_0_6_3_4_NFLX - x_0_6_3_4_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_3_5: o_0_6_3_5_NFLX - x_0_6_3_5_NFLX + x_0_6_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4: o_0_6_4_NFLX - x_0_6_4_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_4_0: o_0_6_4_0_NFLX - x_0_6_4_0_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4_1: o_0_6_4_1_NFLX - x_0_6_4_1_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4_2: o_0_6_4_2_NFLX - x_0_6_4_2_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4_3: o_0_6_4_3_NFLX - x_0_6_4_3_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4_4: o_0_6_4_4_NFLX - x_0_6_4_4_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_4_5: o_0_6_4_5_NFLX - x_0_6_4_5_NFLX + x_0_6_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5: o_0_6_5_NFLX - x_0_6_5_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_5_0: o_0_6_5_0_NFLX - x_0_6_5_0_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5_1: o_0_6_5_1_NFLX - x_0_6_5_1_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5_2: o_0_6_5_2_NFLX - x_0_6_5_2_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5_3: o_0_6_5_3_NFLX - x_0_6_5_3_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5_4: o_0_6_5_4_NFLX - x_0_6_5_4_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_5_5: o_0_6_5_5_NFLX - x_0_6_5_5_NFLX + x_0_6_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6: o_0_6_6_NFLX - x_0_6_6_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_6_0: o_0_6_6_0_NFLX - x_0_6_6_0_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6_1: o_0_6_6_1_NFLX - x_0_6_6_1_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6_2: o_0_6_6_2_NFLX - x_0_6_6_2_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6_3: o_0_6_6_3_NFLX - x_0_6_6_3_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6_4: o_0_6_6_4_NFLX - x_0_6_6_4_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_6_5: o_0_6_6_5_NFLX - x_0_6_6_5_NFLX + x_0_6_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7: o_0_6_7_NFLX - x_0_6_7_NFLX + x_0_6_NFLX >= 0
A_abs_stockNFLX_in_0_6_7_0: o_0_6_7_0_NFLX - x_0_6_7_0_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7_1: o_0_6_7_1_NFLX - x_0_6_7_1_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7_2: o_0_6_7_2_NFLX - x_0_6_7_2_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7_3: o_0_6_7_3_NFLX - x_0_6_7_3_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7_4: o_0_6_7_4_NFLX - x_0_6_7_4_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_6_7_5: o_0_6_7_5_NFLX - x_0_6_7_5_NFLX + x_0_6_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7: o_0_7_NFLX - x_0_7_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_7_0: o_0_7_0_NFLX - x_0_7_0_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_0_0: o_0_7_0_0_NFLX - x_0_7_0_0_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_0_1: o_0_7_0_1_NFLX - x_0_7_0_1_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_0_2: o_0_7_0_2_NFLX - x_0_7_0_2_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_0_3: o_0_7_0_3_NFLX - x_0_7_0_3_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_0_4: o_0_7_0_4_NFLX - x_0_7_0_4_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_0_5: o_0_7_0_5_NFLX - x_0_7_0_5_NFLX + x_0_7_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1: o_0_7_1_NFLX - x_0_7_1_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_1_0: o_0_7_1_0_NFLX - x_0_7_1_0_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1_1: o_0_7_1_1_NFLX - x_0_7_1_1_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1_2: o_0_7_1_2_NFLX - x_0_7_1_2_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1_3: o_0_7_1_3_NFLX - x_0_7_1_3_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1_4: o_0_7_1_4_NFLX - x_0_7_1_4_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_1_5: o_0_7_1_5_NFLX - x_0_7_1_5_NFLX + x_0_7_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2: o_0_7_2_NFLX - x_0_7_2_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_2_0: o_0_7_2_0_NFLX - x_0_7_2_0_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2_1: o_0_7_2_1_NFLX - x_0_7_2_1_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2_2: o_0_7_2_2_NFLX - x_0_7_2_2_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2_3: o_0_7_2_3_NFLX - x_0_7_2_3_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2_4: o_0_7_2_4_NFLX - x_0_7_2_4_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_2_5: o_0_7_2_5_NFLX - x_0_7_2_5_NFLX + x_0_7_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3: o_0_7_3_NFLX - x_0_7_3_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_3_0: o_0_7_3_0_NFLX - x_0_7_3_0_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3_1: o_0_7_3_1_NFLX - x_0_7_3_1_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3_2: o_0_7_3_2_NFLX - x_0_7_3_2_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3_3: o_0_7_3_3_NFLX - x_0_7_3_3_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3_4: o_0_7_3_4_NFLX - x_0_7_3_4_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_3_5: o_0_7_3_5_NFLX - x_0_7_3_5_NFLX + x_0_7_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4: o_0_7_4_NFLX - x_0_7_4_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_4_0: o_0_7_4_0_NFLX - x_0_7_4_0_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4_1: o_0_7_4_1_NFLX - x_0_7_4_1_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4_2: o_0_7_4_2_NFLX - x_0_7_4_2_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4_3: o_0_7_4_3_NFLX - x_0_7_4_3_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4_4: o_0_7_4_4_NFLX - x_0_7_4_4_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_4_5: o_0_7_4_5_NFLX - x_0_7_4_5_NFLX + x_0_7_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5: o_0_7_5_NFLX - x_0_7_5_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_5_0: o_0_7_5_0_NFLX - x_0_7_5_0_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5_1: o_0_7_5_1_NFLX - x_0_7_5_1_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5_2: o_0_7_5_2_NFLX - x_0_7_5_2_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5_3: o_0_7_5_3_NFLX - x_0_7_5_3_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5_4: o_0_7_5_4_NFLX - x_0_7_5_4_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_5_5: o_0_7_5_5_NFLX - x_0_7_5_5_NFLX + x_0_7_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6: o_0_7_6_NFLX - x_0_7_6_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_6_0: o_0_7_6_0_NFLX - x_0_7_6_0_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6_1: o_0_7_6_1_NFLX - x_0_7_6_1_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6_2: o_0_7_6_2_NFLX - x_0_7_6_2_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6_3: o_0_7_6_3_NFLX - x_0_7_6_3_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6_4: o_0_7_6_4_NFLX - x_0_7_6_4_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_6_5: o_0_7_6_5_NFLX - x_0_7_6_5_NFLX + x_0_7_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7: o_0_7_7_NFLX - x_0_7_7_NFLX + x_0_7_NFLX >= 0
A_abs_stockNFLX_in_0_7_7_0: o_0_7_7_0_NFLX - x_0_7_7_0_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7_1: o_0_7_7_1_NFLX - x_0_7_7_1_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7_2: o_0_7_7_2_NFLX - x_0_7_7_2_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7_3: o_0_7_7_3_NFLX - x_0_7_7_3_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7_4: o_0_7_7_4_NFLX - x_0_7_7_4_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_7_7_5: o_0_7_7_5_NFLX - x_0_7_7_5_NFLX + x_0_7_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8: o_0_8_NFLX - x_0_8_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_8_0: o_0_8_0_NFLX - x_0_8_0_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_0_0: o_0_8_0_0_NFLX - x_0_8_0_0_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_0_1: o_0_8_0_1_NFLX - x_0_8_0_1_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_0_2: o_0_8_0_2_NFLX - x_0_8_0_2_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_0_3: o_0_8_0_3_NFLX - x_0_8_0_3_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_0_4: o_0_8_0_4_NFLX - x_0_8_0_4_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_0_5: o_0_8_0_5_NFLX - x_0_8_0_5_NFLX + x_0_8_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1: o_0_8_1_NFLX - x_0_8_1_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_1_0: o_0_8_1_0_NFLX - x_0_8_1_0_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1_1: o_0_8_1_1_NFLX - x_0_8_1_1_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1_2: o_0_8_1_2_NFLX - x_0_8_1_2_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1_3: o_0_8_1_3_NFLX - x_0_8_1_3_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1_4: o_0_8_1_4_NFLX - x_0_8_1_4_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_1_5: o_0_8_1_5_NFLX - x_0_8_1_5_NFLX + x_0_8_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2: o_0_8_2_NFLX - x_0_8_2_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_2_0: o_0_8_2_0_NFLX - x_0_8_2_0_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2_1: o_0_8_2_1_NFLX - x_0_8_2_1_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2_2: o_0_8_2_2_NFLX - x_0_8_2_2_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2_3: o_0_8_2_3_NFLX - x_0_8_2_3_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2_4: o_0_8_2_4_NFLX - x_0_8_2_4_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_2_5: o_0_8_2_5_NFLX - x_0_8_2_5_NFLX + x_0_8_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3: o_0_8_3_NFLX - x_0_8_3_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_3_0: o_0_8_3_0_NFLX - x_0_8_3_0_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3_1: o_0_8_3_1_NFLX - x_0_8_3_1_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3_2: o_0_8_3_2_NFLX - x_0_8_3_2_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3_3: o_0_8_3_3_NFLX - x_0_8_3_3_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3_4: o_0_8_3_4_NFLX - x_0_8_3_4_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_3_5: o_0_8_3_5_NFLX - x_0_8_3_5_NFLX + x_0_8_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4: o_0_8_4_NFLX - x_0_8_4_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_4_0: o_0_8_4_0_NFLX - x_0_8_4_0_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4_1: o_0_8_4_1_NFLX - x_0_8_4_1_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4_2: o_0_8_4_2_NFLX - x_0_8_4_2_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4_3: o_0_8_4_3_NFLX - x_0_8_4_3_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4_4: o_0_8_4_4_NFLX - x_0_8_4_4_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_4_5: o_0_8_4_5_NFLX - x_0_8_4_5_NFLX + x_0_8_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5: o_0_8_5_NFLX - x_0_8_5_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_5_0: o_0_8_5_0_NFLX - x_0_8_5_0_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5_1: o_0_8_5_1_NFLX - x_0_8_5_1_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5_2: o_0_8_5_2_NFLX - x_0_8_5_2_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5_3: o_0_8_5_3_NFLX - x_0_8_5_3_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5_4: o_0_8_5_4_NFLX - x_0_8_5_4_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_5_5: o_0_8_5_5_NFLX - x_0_8_5_5_NFLX + x_0_8_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6: o_0_8_6_NFLX - x_0_8_6_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_6_0: o_0_8_6_0_NFLX - x_0_8_6_0_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6_1: o_0_8_6_1_NFLX - x_0_8_6_1_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6_2: o_0_8_6_2_NFLX - x_0_8_6_2_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6_3: o_0_8_6_3_NFLX - x_0_8_6_3_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6_4: o_0_8_6_4_NFLX - x_0_8_6_4_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_6_5: o_0_8_6_5_NFLX - x_0_8_6_5_NFLX + x_0_8_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7: o_0_8_7_NFLX - x_0_8_7_NFLX + x_0_8_NFLX >= 0
A_abs_stockNFLX_in_0_8_7_0: o_0_8_7_0_NFLX - x_0_8_7_0_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7_1: o_0_8_7_1_NFLX - x_0_8_7_1_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7_2: o_0_8_7_2_NFLX - x_0_8_7_2_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7_3: o_0_8_7_3_NFLX - x_0_8_7_3_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7_4: o_0_8_7_4_NFLX - x_0_8_7_4_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_8_7_5: o_0_8_7_5_NFLX - x_0_8_7_5_NFLX + x_0_8_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9: o_0_9_NFLX - x_0_9_NFLX + x_0_NFLX >= 0
A_abs_stockNFLX_in_0_9_0: o_0_9_0_NFLX - x_0_9_0_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_0_0: o_0_9_0_0_NFLX - x_0_9_0_0_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_0_1: o_0_9_0_1_NFLX - x_0_9_0_1_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_0_2: o_0_9_0_2_NFLX - x_0_9_0_2_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_0_3: o_0_9_0_3_NFLX - x_0_9_0_3_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_0_4: o_0_9_0_4_NFLX - x_0_9_0_4_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_0_5: o_0_9_0_5_NFLX - x_0_9_0_5_NFLX + x_0_9_0_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1: o_0_9_1_NFLX - x_0_9_1_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_1_0: o_0_9_1_0_NFLX - x_0_9_1_0_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1_1: o_0_9_1_1_NFLX - x_0_9_1_1_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1_2: o_0_9_1_2_NFLX - x_0_9_1_2_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1_3: o_0_9_1_3_NFLX - x_0_9_1_3_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1_4: o_0_9_1_4_NFLX - x_0_9_1_4_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_1_5: o_0_9_1_5_NFLX - x_0_9_1_5_NFLX + x_0_9_1_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2: o_0_9_2_NFLX - x_0_9_2_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_2_0: o_0_9_2_0_NFLX - x_0_9_2_0_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2_1: o_0_9_2_1_NFLX - x_0_9_2_1_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2_2: o_0_9_2_2_NFLX - x_0_9_2_2_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2_3: o_0_9_2_3_NFLX - x_0_9_2_3_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2_4: o_0_9_2_4_NFLX - x_0_9_2_4_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_2_5: o_0_9_2_5_NFLX - x_0_9_2_5_NFLX + x_0_9_2_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3: o_0_9_3_NFLX - x_0_9_3_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_3_0: o_0_9_3_0_NFLX - x_0_9_3_0_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3_1: o_0_9_3_1_NFLX - x_0_9_3_1_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3_2: o_0_9_3_2_NFLX - x_0_9_3_2_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3_3: o_0_9_3_3_NFLX - x_0_9_3_3_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3_4: o_0_9_3_4_NFLX - x_0_9_3_4_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_3_5: o_0_9_3_5_NFLX - x_0_9_3_5_NFLX + x_0_9_3_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4: o_0_9_4_NFLX - x_0_9_4_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_4_0: o_0_9_4_0_NFLX - x_0_9_4_0_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4_1: o_0_9_4_1_NFLX - x_0_9_4_1_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4_2: o_0_9_4_2_NFLX - x_0_9_4_2_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4_3: o_0_9_4_3_NFLX - x_0_9_4_3_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4_4: o_0_9_4_4_NFLX - x_0_9_4_4_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_4_5: o_0_9_4_5_NFLX - x_0_9_4_5_NFLX + x_0_9_4_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5: o_0_9_5_NFLX - x_0_9_5_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_5_0: o_0_9_5_0_NFLX - x_0_9_5_0_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5_1: o_0_9_5_1_NFLX - x_0_9_5_1_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5_2: o_0_9_5_2_NFLX - x_0_9_5_2_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5_3: o_0_9_5_3_NFLX - x_0_9_5_3_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5_4: o_0_9_5_4_NFLX - x_0_9_5_4_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_5_5: o_0_9_5_5_NFLX - x_0_9_5_5_NFLX + x_0_9_5_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6: o_0_9_6_NFLX - x_0_9_6_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_6_0: o_0_9_6_0_NFLX - x_0_9_6_0_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6_1: o_0_9_6_1_NFLX - x_0_9_6_1_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6_2: o_0_9_6_2_NFLX - x_0_9_6_2_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6_3: o_0_9_6_3_NFLX - x_0_9_6_3_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6_4: o_0_9_6_4_NFLX - x_0_9_6_4_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_6_5: o_0_9_6_5_NFLX - x_0_9_6_5_NFLX + x_0_9_6_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7: o_0_9_7_NFLX - x_0_9_7_NFLX + x_0_9_NFLX >= 0
A_abs_stockNFLX_in_0_9_7_0: o_0_9_7_0_NFLX - x_0_9_7_0_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7_1: o_0_9_7_1_NFLX - x_0_9_7_1_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7_2: o_0_9_7_2_NFLX - x_0_9_7_2_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7_3: o_0_9_7_3_NFLX - x_0_9_7_3_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7_4: o_0_9_7_4_NFLX - x_0_9_7_4_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockNFLX_in_0_9_7_5: o_0_9_7_5_NFLX - x_0_9_7_5_NFLX + x_0_9_7_NFLX
 >= 0
A_abs_stockQCOM_in_0_0: o_0_0_QCOM - x_0_0_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_0: o_0_0_0_QCOM - x_0_0_0_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_0_0: o_0_0_0_0_QCOM - x_0_0_0_0_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_0_1: o_0_0_0_1_QCOM - x_0_0_0_1_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_0_2: o_0_0_0_2_QCOM - x_0_0_0_2_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_0_3: o_0_0_0_3_QCOM - x_0_0_0_3_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_0_4: o_0_0_0_4_QCOM - x_0_0_0_4_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_0_5: o_0_0_0_5_QCOM - x_0_0_0_5_QCOM + x_0_0_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1: o_0_0_1_QCOM - x_0_0_1_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_1_0: o_0_0_1_0_QCOM - x_0_0_1_0_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1_1: o_0_0_1_1_QCOM - x_0_0_1_1_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1_2: o_0_0_1_2_QCOM - x_0_0_1_2_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1_3: o_0_0_1_3_QCOM - x_0_0_1_3_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1_4: o_0_0_1_4_QCOM - x_0_0_1_4_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_1_5: o_0_0_1_5_QCOM - x_0_0_1_5_QCOM + x_0_0_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2: o_0_0_2_QCOM - x_0_0_2_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_2_0: o_0_0_2_0_QCOM - x_0_0_2_0_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2_1: o_0_0_2_1_QCOM - x_0_0_2_1_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2_2: o_0_0_2_2_QCOM - x_0_0_2_2_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2_3: o_0_0_2_3_QCOM - x_0_0_2_3_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2_4: o_0_0_2_4_QCOM - x_0_0_2_4_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_2_5: o_0_0_2_5_QCOM - x_0_0_2_5_QCOM + x_0_0_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3: o_0_0_3_QCOM - x_0_0_3_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_3_0: o_0_0_3_0_QCOM - x_0_0_3_0_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3_1: o_0_0_3_1_QCOM - x_0_0_3_1_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3_2: o_0_0_3_2_QCOM - x_0_0_3_2_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3_3: o_0_0_3_3_QCOM - x_0_0_3_3_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3_4: o_0_0_3_4_QCOM - x_0_0_3_4_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_3_5: o_0_0_3_5_QCOM - x_0_0_3_5_QCOM + x_0_0_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4: o_0_0_4_QCOM - x_0_0_4_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_4_0: o_0_0_4_0_QCOM - x_0_0_4_0_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4_1: o_0_0_4_1_QCOM - x_0_0_4_1_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4_2: o_0_0_4_2_QCOM - x_0_0_4_2_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4_3: o_0_0_4_3_QCOM - x_0_0_4_3_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4_4: o_0_0_4_4_QCOM - x_0_0_4_4_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_4_5: o_0_0_4_5_QCOM - x_0_0_4_5_QCOM + x_0_0_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5: o_0_0_5_QCOM - x_0_0_5_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_5_0: o_0_0_5_0_QCOM - x_0_0_5_0_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5_1: o_0_0_5_1_QCOM - x_0_0_5_1_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5_2: o_0_0_5_2_QCOM - x_0_0_5_2_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5_3: o_0_0_5_3_QCOM - x_0_0_5_3_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5_4: o_0_0_5_4_QCOM - x_0_0_5_4_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_5_5: o_0_0_5_5_QCOM - x_0_0_5_5_QCOM + x_0_0_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6: o_0_0_6_QCOM - x_0_0_6_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_6_0: o_0_0_6_0_QCOM - x_0_0_6_0_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6_1: o_0_0_6_1_QCOM - x_0_0_6_1_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6_2: o_0_0_6_2_QCOM - x_0_0_6_2_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6_3: o_0_0_6_3_QCOM - x_0_0_6_3_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6_4: o_0_0_6_4_QCOM - x_0_0_6_4_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_6_5: o_0_0_6_5_QCOM - x_0_0_6_5_QCOM + x_0_0_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7: o_0_0_7_QCOM - x_0_0_7_QCOM + x_0_0_QCOM >= 0
A_abs_stockQCOM_in_0_0_7_0: o_0_0_7_0_QCOM - x_0_0_7_0_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7_1: o_0_0_7_1_QCOM - x_0_0_7_1_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7_2: o_0_0_7_2_QCOM - x_0_0_7_2_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7_3: o_0_0_7_3_QCOM - x_0_0_7_3_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7_4: o_0_0_7_4_QCOM - x_0_0_7_4_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_0_7_5: o_0_0_7_5_QCOM - x_0_0_7_5_QCOM + x_0_0_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1: o_0_1_QCOM - x_0_1_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_1_0: o_0_1_0_QCOM - x_0_1_0_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_0_0: o_0_1_0_0_QCOM - x_0_1_0_0_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_0_1: o_0_1_0_1_QCOM - x_0_1_0_1_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_0_2: o_0_1_0_2_QCOM - x_0_1_0_2_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_0_3: o_0_1_0_3_QCOM - x_0_1_0_3_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_0_4: o_0_1_0_4_QCOM - x_0_1_0_4_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_0_5: o_0_1_0_5_QCOM - x_0_1_0_5_QCOM + x_0_1_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1: o_0_1_1_QCOM - x_0_1_1_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_1_0: o_0_1_1_0_QCOM - x_0_1_1_0_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1_1: o_0_1_1_1_QCOM - x_0_1_1_1_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1_2: o_0_1_1_2_QCOM - x_0_1_1_2_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1_3: o_0_1_1_3_QCOM - x_0_1_1_3_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1_4: o_0_1_1_4_QCOM - x_0_1_1_4_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_1_5: o_0_1_1_5_QCOM - x_0_1_1_5_QCOM + x_0_1_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2: o_0_1_2_QCOM - x_0_1_2_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_2_0: o_0_1_2_0_QCOM - x_0_1_2_0_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2_1: o_0_1_2_1_QCOM - x_0_1_2_1_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2_2: o_0_1_2_2_QCOM - x_0_1_2_2_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2_3: o_0_1_2_3_QCOM - x_0_1_2_3_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2_4: o_0_1_2_4_QCOM - x_0_1_2_4_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_2_5: o_0_1_2_5_QCOM - x_0_1_2_5_QCOM + x_0_1_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3: o_0_1_3_QCOM - x_0_1_3_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_3_0: o_0_1_3_0_QCOM - x_0_1_3_0_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3_1: o_0_1_3_1_QCOM - x_0_1_3_1_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3_2: o_0_1_3_2_QCOM - x_0_1_3_2_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3_3: o_0_1_3_3_QCOM - x_0_1_3_3_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3_4: o_0_1_3_4_QCOM - x_0_1_3_4_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_3_5: o_0_1_3_5_QCOM - x_0_1_3_5_QCOM + x_0_1_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4: o_0_1_4_QCOM - x_0_1_4_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_4_0: o_0_1_4_0_QCOM - x_0_1_4_0_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4_1: o_0_1_4_1_QCOM - x_0_1_4_1_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4_2: o_0_1_4_2_QCOM - x_0_1_4_2_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4_3: o_0_1_4_3_QCOM - x_0_1_4_3_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4_4: o_0_1_4_4_QCOM - x_0_1_4_4_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_4_5: o_0_1_4_5_QCOM - x_0_1_4_5_QCOM + x_0_1_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5: o_0_1_5_QCOM - x_0_1_5_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_5_0: o_0_1_5_0_QCOM - x_0_1_5_0_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5_1: o_0_1_5_1_QCOM - x_0_1_5_1_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5_2: o_0_1_5_2_QCOM - x_0_1_5_2_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5_3: o_0_1_5_3_QCOM - x_0_1_5_3_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5_4: o_0_1_5_4_QCOM - x_0_1_5_4_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_5_5: o_0_1_5_5_QCOM - x_0_1_5_5_QCOM + x_0_1_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6: o_0_1_6_QCOM - x_0_1_6_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_6_0: o_0_1_6_0_QCOM - x_0_1_6_0_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6_1: o_0_1_6_1_QCOM - x_0_1_6_1_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6_2: o_0_1_6_2_QCOM - x_0_1_6_2_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6_3: o_0_1_6_3_QCOM - x_0_1_6_3_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6_4: o_0_1_6_4_QCOM - x_0_1_6_4_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_6_5: o_0_1_6_5_QCOM - x_0_1_6_5_QCOM + x_0_1_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7: o_0_1_7_QCOM - x_0_1_7_QCOM + x_0_1_QCOM >= 0
A_abs_stockQCOM_in_0_1_7_0: o_0_1_7_0_QCOM - x_0_1_7_0_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7_1: o_0_1_7_1_QCOM - x_0_1_7_1_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7_2: o_0_1_7_2_QCOM - x_0_1_7_2_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7_3: o_0_1_7_3_QCOM - x_0_1_7_3_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7_4: o_0_1_7_4_QCOM - x_0_1_7_4_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_1_7_5: o_0_1_7_5_QCOM - x_0_1_7_5_QCOM + x_0_1_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2: o_0_2_QCOM - x_0_2_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_2_0: o_0_2_0_QCOM - x_0_2_0_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_0_0: o_0_2_0_0_QCOM - x_0_2_0_0_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_0_1: o_0_2_0_1_QCOM - x_0_2_0_1_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_0_2: o_0_2_0_2_QCOM - x_0_2_0_2_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_0_3: o_0_2_0_3_QCOM - x_0_2_0_3_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_0_4: o_0_2_0_4_QCOM - x_0_2_0_4_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_0_5: o_0_2_0_5_QCOM - x_0_2_0_5_QCOM + x_0_2_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1: o_0_2_1_QCOM - x_0_2_1_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_1_0: o_0_2_1_0_QCOM - x_0_2_1_0_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1_1: o_0_2_1_1_QCOM - x_0_2_1_1_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1_2: o_0_2_1_2_QCOM - x_0_2_1_2_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1_3: o_0_2_1_3_QCOM - x_0_2_1_3_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1_4: o_0_2_1_4_QCOM - x_0_2_1_4_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_1_5: o_0_2_1_5_QCOM - x_0_2_1_5_QCOM + x_0_2_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2: o_0_2_2_QCOM - x_0_2_2_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_2_0: o_0_2_2_0_QCOM - x_0_2_2_0_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2_1: o_0_2_2_1_QCOM - x_0_2_2_1_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2_2: o_0_2_2_2_QCOM - x_0_2_2_2_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2_3: o_0_2_2_3_QCOM - x_0_2_2_3_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2_4: o_0_2_2_4_QCOM - x_0_2_2_4_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_2_5: o_0_2_2_5_QCOM - x_0_2_2_5_QCOM + x_0_2_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3: o_0_2_3_QCOM - x_0_2_3_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_3_0: o_0_2_3_0_QCOM - x_0_2_3_0_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3_1: o_0_2_3_1_QCOM - x_0_2_3_1_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3_2: o_0_2_3_2_QCOM - x_0_2_3_2_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3_3: o_0_2_3_3_QCOM - x_0_2_3_3_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3_4: o_0_2_3_4_QCOM - x_0_2_3_4_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_3_5: o_0_2_3_5_QCOM - x_0_2_3_5_QCOM + x_0_2_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4: o_0_2_4_QCOM - x_0_2_4_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_4_0: o_0_2_4_0_QCOM - x_0_2_4_0_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4_1: o_0_2_4_1_QCOM - x_0_2_4_1_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4_2: o_0_2_4_2_QCOM - x_0_2_4_2_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4_3: o_0_2_4_3_QCOM - x_0_2_4_3_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4_4: o_0_2_4_4_QCOM - x_0_2_4_4_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_4_5: o_0_2_4_5_QCOM - x_0_2_4_5_QCOM + x_0_2_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5: o_0_2_5_QCOM - x_0_2_5_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_5_0: o_0_2_5_0_QCOM - x_0_2_5_0_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5_1: o_0_2_5_1_QCOM - x_0_2_5_1_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5_2: o_0_2_5_2_QCOM - x_0_2_5_2_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5_3: o_0_2_5_3_QCOM - x_0_2_5_3_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5_4: o_0_2_5_4_QCOM - x_0_2_5_4_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_5_5: o_0_2_5_5_QCOM - x_0_2_5_5_QCOM + x_0_2_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6: o_0_2_6_QCOM - x_0_2_6_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_6_0: o_0_2_6_0_QCOM - x_0_2_6_0_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6_1: o_0_2_6_1_QCOM - x_0_2_6_1_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6_2: o_0_2_6_2_QCOM - x_0_2_6_2_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6_3: o_0_2_6_3_QCOM - x_0_2_6_3_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6_4: o_0_2_6_4_QCOM - x_0_2_6_4_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_6_5: o_0_2_6_5_QCOM - x_0_2_6_5_QCOM + x_0_2_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7: o_0_2_7_QCOM - x_0_2_7_QCOM + x_0_2_QCOM >= 0
A_abs_stockQCOM_in_0_2_7_0: o_0_2_7_0_QCOM - x_0_2_7_0_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7_1: o_0_2_7_1_QCOM - x_0_2_7_1_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7_2: o_0_2_7_2_QCOM - x_0_2_7_2_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7_3: o_0_2_7_3_QCOM - x_0_2_7_3_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7_4: o_0_2_7_4_QCOM - x_0_2_7_4_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_2_7_5: o_0_2_7_5_QCOM - x_0_2_7_5_QCOM + x_0_2_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3: o_0_3_QCOM - x_0_3_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_3_0: o_0_3_0_QCOM - x_0_3_0_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_0_0: o_0_3_0_0_QCOM - x_0_3_0_0_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_0_1: o_0_3_0_1_QCOM - x_0_3_0_1_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_0_2: o_0_3_0_2_QCOM - x_0_3_0_2_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_0_3: o_0_3_0_3_QCOM - x_0_3_0_3_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_0_4: o_0_3_0_4_QCOM - x_0_3_0_4_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_0_5: o_0_3_0_5_QCOM - x_0_3_0_5_QCOM + x_0_3_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1: o_0_3_1_QCOM - x_0_3_1_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_1_0: o_0_3_1_0_QCOM - x_0_3_1_0_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1_1: o_0_3_1_1_QCOM - x_0_3_1_1_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1_2: o_0_3_1_2_QCOM - x_0_3_1_2_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1_3: o_0_3_1_3_QCOM - x_0_3_1_3_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1_4: o_0_3_1_4_QCOM - x_0_3_1_4_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_1_5: o_0_3_1_5_QCOM - x_0_3_1_5_QCOM + x_0_3_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2: o_0_3_2_QCOM - x_0_3_2_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_2_0: o_0_3_2_0_QCOM - x_0_3_2_0_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2_1: o_0_3_2_1_QCOM - x_0_3_2_1_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2_2: o_0_3_2_2_QCOM - x_0_3_2_2_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2_3: o_0_3_2_3_QCOM - x_0_3_2_3_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2_4: o_0_3_2_4_QCOM - x_0_3_2_4_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_2_5: o_0_3_2_5_QCOM - x_0_3_2_5_QCOM + x_0_3_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3: o_0_3_3_QCOM - x_0_3_3_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_3_0: o_0_3_3_0_QCOM - x_0_3_3_0_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3_1: o_0_3_3_1_QCOM - x_0_3_3_1_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3_2: o_0_3_3_2_QCOM - x_0_3_3_2_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3_3: o_0_3_3_3_QCOM - x_0_3_3_3_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3_4: o_0_3_3_4_QCOM - x_0_3_3_4_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_3_5: o_0_3_3_5_QCOM - x_0_3_3_5_QCOM + x_0_3_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4: o_0_3_4_QCOM - x_0_3_4_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_4_0: o_0_3_4_0_QCOM - x_0_3_4_0_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4_1: o_0_3_4_1_QCOM - x_0_3_4_1_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4_2: o_0_3_4_2_QCOM - x_0_3_4_2_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4_3: o_0_3_4_3_QCOM - x_0_3_4_3_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4_4: o_0_3_4_4_QCOM - x_0_3_4_4_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_4_5: o_0_3_4_5_QCOM - x_0_3_4_5_QCOM + x_0_3_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5: o_0_3_5_QCOM - x_0_3_5_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_5_0: o_0_3_5_0_QCOM - x_0_3_5_0_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5_1: o_0_3_5_1_QCOM - x_0_3_5_1_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5_2: o_0_3_5_2_QCOM - x_0_3_5_2_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5_3: o_0_3_5_3_QCOM - x_0_3_5_3_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5_4: o_0_3_5_4_QCOM - x_0_3_5_4_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_5_5: o_0_3_5_5_QCOM - x_0_3_5_5_QCOM + x_0_3_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6: o_0_3_6_QCOM - x_0_3_6_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_6_0: o_0_3_6_0_QCOM - x_0_3_6_0_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6_1: o_0_3_6_1_QCOM - x_0_3_6_1_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6_2: o_0_3_6_2_QCOM - x_0_3_6_2_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6_3: o_0_3_6_3_QCOM - x_0_3_6_3_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6_4: o_0_3_6_4_QCOM - x_0_3_6_4_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_6_5: o_0_3_6_5_QCOM - x_0_3_6_5_QCOM + x_0_3_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7: o_0_3_7_QCOM - x_0_3_7_QCOM + x_0_3_QCOM >= 0
A_abs_stockQCOM_in_0_3_7_0: o_0_3_7_0_QCOM - x_0_3_7_0_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7_1: o_0_3_7_1_QCOM - x_0_3_7_1_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7_2: o_0_3_7_2_QCOM - x_0_3_7_2_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7_3: o_0_3_7_3_QCOM - x_0_3_7_3_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7_4: o_0_3_7_4_QCOM - x_0_3_7_4_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_3_7_5: o_0_3_7_5_QCOM - x_0_3_7_5_QCOM + x_0_3_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4: o_0_4_QCOM - x_0_4_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_4_0: o_0_4_0_QCOM - x_0_4_0_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_0_0: o_0_4_0_0_QCOM - x_0_4_0_0_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_0_1: o_0_4_0_1_QCOM - x_0_4_0_1_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_0_2: o_0_4_0_2_QCOM - x_0_4_0_2_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_0_3: o_0_4_0_3_QCOM - x_0_4_0_3_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_0_4: o_0_4_0_4_QCOM - x_0_4_0_4_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_0_5: o_0_4_0_5_QCOM - x_0_4_0_5_QCOM + x_0_4_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1: o_0_4_1_QCOM - x_0_4_1_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_1_0: o_0_4_1_0_QCOM - x_0_4_1_0_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1_1: o_0_4_1_1_QCOM - x_0_4_1_1_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1_2: o_0_4_1_2_QCOM - x_0_4_1_2_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1_3: o_0_4_1_3_QCOM - x_0_4_1_3_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1_4: o_0_4_1_4_QCOM - x_0_4_1_4_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_1_5: o_0_4_1_5_QCOM - x_0_4_1_5_QCOM + x_0_4_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2: o_0_4_2_QCOM - x_0_4_2_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_2_0: o_0_4_2_0_QCOM - x_0_4_2_0_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2_1: o_0_4_2_1_QCOM - x_0_4_2_1_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2_2: o_0_4_2_2_QCOM - x_0_4_2_2_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2_3: o_0_4_2_3_QCOM - x_0_4_2_3_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2_4: o_0_4_2_4_QCOM - x_0_4_2_4_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_2_5: o_0_4_2_5_QCOM - x_0_4_2_5_QCOM + x_0_4_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3: o_0_4_3_QCOM - x_0_4_3_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_3_0: o_0_4_3_0_QCOM - x_0_4_3_0_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3_1: o_0_4_3_1_QCOM - x_0_4_3_1_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3_2: o_0_4_3_2_QCOM - x_0_4_3_2_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3_3: o_0_4_3_3_QCOM - x_0_4_3_3_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3_4: o_0_4_3_4_QCOM - x_0_4_3_4_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_3_5: o_0_4_3_5_QCOM - x_0_4_3_5_QCOM + x_0_4_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4: o_0_4_4_QCOM - x_0_4_4_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_4_0: o_0_4_4_0_QCOM - x_0_4_4_0_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4_1: o_0_4_4_1_QCOM - x_0_4_4_1_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4_2: o_0_4_4_2_QCOM - x_0_4_4_2_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4_3: o_0_4_4_3_QCOM - x_0_4_4_3_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4_4: o_0_4_4_4_QCOM - x_0_4_4_4_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_4_5: o_0_4_4_5_QCOM - x_0_4_4_5_QCOM + x_0_4_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5: o_0_4_5_QCOM - x_0_4_5_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_5_0: o_0_4_5_0_QCOM - x_0_4_5_0_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5_1: o_0_4_5_1_QCOM - x_0_4_5_1_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5_2: o_0_4_5_2_QCOM - x_0_4_5_2_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5_3: o_0_4_5_3_QCOM - x_0_4_5_3_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5_4: o_0_4_5_4_QCOM - x_0_4_5_4_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_5_5: o_0_4_5_5_QCOM - x_0_4_5_5_QCOM + x_0_4_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6: o_0_4_6_QCOM - x_0_4_6_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_6_0: o_0_4_6_0_QCOM - x_0_4_6_0_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6_1: o_0_4_6_1_QCOM - x_0_4_6_1_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6_2: o_0_4_6_2_QCOM - x_0_4_6_2_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6_3: o_0_4_6_3_QCOM - x_0_4_6_3_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6_4: o_0_4_6_4_QCOM - x_0_4_6_4_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_6_5: o_0_4_6_5_QCOM - x_0_4_6_5_QCOM + x_0_4_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7: o_0_4_7_QCOM - x_0_4_7_QCOM + x_0_4_QCOM >= 0
A_abs_stockQCOM_in_0_4_7_0: o_0_4_7_0_QCOM - x_0_4_7_0_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7_1: o_0_4_7_1_QCOM - x_0_4_7_1_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7_2: o_0_4_7_2_QCOM - x_0_4_7_2_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7_3: o_0_4_7_3_QCOM - x_0_4_7_3_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7_4: o_0_4_7_4_QCOM - x_0_4_7_4_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_4_7_5: o_0_4_7_5_QCOM - x_0_4_7_5_QCOM + x_0_4_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5: o_0_5_QCOM - x_0_5_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_5_0: o_0_5_0_QCOM - x_0_5_0_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_0_0: o_0_5_0_0_QCOM - x_0_5_0_0_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_0_1: o_0_5_0_1_QCOM - x_0_5_0_1_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_0_2: o_0_5_0_2_QCOM - x_0_5_0_2_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_0_3: o_0_5_0_3_QCOM - x_0_5_0_3_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_0_4: o_0_5_0_4_QCOM - x_0_5_0_4_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_0_5: o_0_5_0_5_QCOM - x_0_5_0_5_QCOM + x_0_5_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1: o_0_5_1_QCOM - x_0_5_1_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_1_0: o_0_5_1_0_QCOM - x_0_5_1_0_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1_1: o_0_5_1_1_QCOM - x_0_5_1_1_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1_2: o_0_5_1_2_QCOM - x_0_5_1_2_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1_3: o_0_5_1_3_QCOM - x_0_5_1_3_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1_4: o_0_5_1_4_QCOM - x_0_5_1_4_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_1_5: o_0_5_1_5_QCOM - x_0_5_1_5_QCOM + x_0_5_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2: o_0_5_2_QCOM - x_0_5_2_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_2_0: o_0_5_2_0_QCOM - x_0_5_2_0_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2_1: o_0_5_2_1_QCOM - x_0_5_2_1_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2_2: o_0_5_2_2_QCOM - x_0_5_2_2_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2_3: o_0_5_2_3_QCOM - x_0_5_2_3_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2_4: o_0_5_2_4_QCOM - x_0_5_2_4_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_2_5: o_0_5_2_5_QCOM - x_0_5_2_5_QCOM + x_0_5_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3: o_0_5_3_QCOM - x_0_5_3_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_3_0: o_0_5_3_0_QCOM - x_0_5_3_0_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3_1: o_0_5_3_1_QCOM - x_0_5_3_1_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3_2: o_0_5_3_2_QCOM - x_0_5_3_2_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3_3: o_0_5_3_3_QCOM - x_0_5_3_3_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3_4: o_0_5_3_4_QCOM - x_0_5_3_4_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_3_5: o_0_5_3_5_QCOM - x_0_5_3_5_QCOM + x_0_5_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4: o_0_5_4_QCOM - x_0_5_4_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_4_0: o_0_5_4_0_QCOM - x_0_5_4_0_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4_1: o_0_5_4_1_QCOM - x_0_5_4_1_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4_2: o_0_5_4_2_QCOM - x_0_5_4_2_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4_3: o_0_5_4_3_QCOM - x_0_5_4_3_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4_4: o_0_5_4_4_QCOM - x_0_5_4_4_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_4_5: o_0_5_4_5_QCOM - x_0_5_4_5_QCOM + x_0_5_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5: o_0_5_5_QCOM - x_0_5_5_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_5_0: o_0_5_5_0_QCOM - x_0_5_5_0_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5_1: o_0_5_5_1_QCOM - x_0_5_5_1_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5_2: o_0_5_5_2_QCOM - x_0_5_5_2_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5_3: o_0_5_5_3_QCOM - x_0_5_5_3_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5_4: o_0_5_5_4_QCOM - x_0_5_5_4_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_5_5: o_0_5_5_5_QCOM - x_0_5_5_5_QCOM + x_0_5_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6: o_0_5_6_QCOM - x_0_5_6_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_6_0: o_0_5_6_0_QCOM - x_0_5_6_0_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6_1: o_0_5_6_1_QCOM - x_0_5_6_1_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6_2: o_0_5_6_2_QCOM - x_0_5_6_2_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6_3: o_0_5_6_3_QCOM - x_0_5_6_3_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6_4: o_0_5_6_4_QCOM - x_0_5_6_4_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_6_5: o_0_5_6_5_QCOM - x_0_5_6_5_QCOM + x_0_5_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7: o_0_5_7_QCOM - x_0_5_7_QCOM + x_0_5_QCOM >= 0
A_abs_stockQCOM_in_0_5_7_0: o_0_5_7_0_QCOM - x_0_5_7_0_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7_1: o_0_5_7_1_QCOM - x_0_5_7_1_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7_2: o_0_5_7_2_QCOM - x_0_5_7_2_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7_3: o_0_5_7_3_QCOM - x_0_5_7_3_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7_4: o_0_5_7_4_QCOM - x_0_5_7_4_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_5_7_5: o_0_5_7_5_QCOM - x_0_5_7_5_QCOM + x_0_5_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6: o_0_6_QCOM - x_0_6_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_6_0: o_0_6_0_QCOM - x_0_6_0_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_0_0: o_0_6_0_0_QCOM - x_0_6_0_0_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_0_1: o_0_6_0_1_QCOM - x_0_6_0_1_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_0_2: o_0_6_0_2_QCOM - x_0_6_0_2_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_0_3: o_0_6_0_3_QCOM - x_0_6_0_3_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_0_4: o_0_6_0_4_QCOM - x_0_6_0_4_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_0_5: o_0_6_0_5_QCOM - x_0_6_0_5_QCOM + x_0_6_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1: o_0_6_1_QCOM - x_0_6_1_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_1_0: o_0_6_1_0_QCOM - x_0_6_1_0_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1_1: o_0_6_1_1_QCOM - x_0_6_1_1_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1_2: o_0_6_1_2_QCOM - x_0_6_1_2_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1_3: o_0_6_1_3_QCOM - x_0_6_1_3_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1_4: o_0_6_1_4_QCOM - x_0_6_1_4_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_1_5: o_0_6_1_5_QCOM - x_0_6_1_5_QCOM + x_0_6_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2: o_0_6_2_QCOM - x_0_6_2_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_2_0: o_0_6_2_0_QCOM - x_0_6_2_0_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2_1: o_0_6_2_1_QCOM - x_0_6_2_1_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2_2: o_0_6_2_2_QCOM - x_0_6_2_2_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2_3: o_0_6_2_3_QCOM - x_0_6_2_3_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2_4: o_0_6_2_4_QCOM - x_0_6_2_4_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_2_5: o_0_6_2_5_QCOM - x_0_6_2_5_QCOM + x_0_6_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3: o_0_6_3_QCOM - x_0_6_3_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_3_0: o_0_6_3_0_QCOM - x_0_6_3_0_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3_1: o_0_6_3_1_QCOM - x_0_6_3_1_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3_2: o_0_6_3_2_QCOM - x_0_6_3_2_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3_3: o_0_6_3_3_QCOM - x_0_6_3_3_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3_4: o_0_6_3_4_QCOM - x_0_6_3_4_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_3_5: o_0_6_3_5_QCOM - x_0_6_3_5_QCOM + x_0_6_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4: o_0_6_4_QCOM - x_0_6_4_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_4_0: o_0_6_4_0_QCOM - x_0_6_4_0_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4_1: o_0_6_4_1_QCOM - x_0_6_4_1_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4_2: o_0_6_4_2_QCOM - x_0_6_4_2_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4_3: o_0_6_4_3_QCOM - x_0_6_4_3_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4_4: o_0_6_4_4_QCOM - x_0_6_4_4_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_4_5: o_0_6_4_5_QCOM - x_0_6_4_5_QCOM + x_0_6_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5: o_0_6_5_QCOM - x_0_6_5_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_5_0: o_0_6_5_0_QCOM - x_0_6_5_0_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5_1: o_0_6_5_1_QCOM - x_0_6_5_1_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5_2: o_0_6_5_2_QCOM - x_0_6_5_2_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5_3: o_0_6_5_3_QCOM - x_0_6_5_3_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5_4: o_0_6_5_4_QCOM - x_0_6_5_4_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_5_5: o_0_6_5_5_QCOM - x_0_6_5_5_QCOM + x_0_6_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6: o_0_6_6_QCOM - x_0_6_6_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_6_0: o_0_6_6_0_QCOM - x_0_6_6_0_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6_1: o_0_6_6_1_QCOM - x_0_6_6_1_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6_2: o_0_6_6_2_QCOM - x_0_6_6_2_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6_3: o_0_6_6_3_QCOM - x_0_6_6_3_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6_4: o_0_6_6_4_QCOM - x_0_6_6_4_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_6_5: o_0_6_6_5_QCOM - x_0_6_6_5_QCOM + x_0_6_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7: o_0_6_7_QCOM - x_0_6_7_QCOM + x_0_6_QCOM >= 0
A_abs_stockQCOM_in_0_6_7_0: o_0_6_7_0_QCOM - x_0_6_7_0_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7_1: o_0_6_7_1_QCOM - x_0_6_7_1_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7_2: o_0_6_7_2_QCOM - x_0_6_7_2_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7_3: o_0_6_7_3_QCOM - x_0_6_7_3_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7_4: o_0_6_7_4_QCOM - x_0_6_7_4_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_6_7_5: o_0_6_7_5_QCOM - x_0_6_7_5_QCOM + x_0_6_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7: o_0_7_QCOM - x_0_7_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_7_0: o_0_7_0_QCOM - x_0_7_0_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_0_0: o_0_7_0_0_QCOM - x_0_7_0_0_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_0_1: o_0_7_0_1_QCOM - x_0_7_0_1_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_0_2: o_0_7_0_2_QCOM - x_0_7_0_2_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_0_3: o_0_7_0_3_QCOM - x_0_7_0_3_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_0_4: o_0_7_0_4_QCOM - x_0_7_0_4_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_0_5: o_0_7_0_5_QCOM - x_0_7_0_5_QCOM + x_0_7_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1: o_0_7_1_QCOM - x_0_7_1_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_1_0: o_0_7_1_0_QCOM - x_0_7_1_0_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1_1: o_0_7_1_1_QCOM - x_0_7_1_1_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1_2: o_0_7_1_2_QCOM - x_0_7_1_2_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1_3: o_0_7_1_3_QCOM - x_0_7_1_3_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1_4: o_0_7_1_4_QCOM - x_0_7_1_4_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_1_5: o_0_7_1_5_QCOM - x_0_7_1_5_QCOM + x_0_7_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2: o_0_7_2_QCOM - x_0_7_2_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_2_0: o_0_7_2_0_QCOM - x_0_7_2_0_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2_1: o_0_7_2_1_QCOM - x_0_7_2_1_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2_2: o_0_7_2_2_QCOM - x_0_7_2_2_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2_3: o_0_7_2_3_QCOM - x_0_7_2_3_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2_4: o_0_7_2_4_QCOM - x_0_7_2_4_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_2_5: o_0_7_2_5_QCOM - x_0_7_2_5_QCOM + x_0_7_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3: o_0_7_3_QCOM - x_0_7_3_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_3_0: o_0_7_3_0_QCOM - x_0_7_3_0_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3_1: o_0_7_3_1_QCOM - x_0_7_3_1_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3_2: o_0_7_3_2_QCOM - x_0_7_3_2_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3_3: o_0_7_3_3_QCOM - x_0_7_3_3_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3_4: o_0_7_3_4_QCOM - x_0_7_3_4_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_3_5: o_0_7_3_5_QCOM - x_0_7_3_5_QCOM + x_0_7_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4: o_0_7_4_QCOM - x_0_7_4_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_4_0: o_0_7_4_0_QCOM - x_0_7_4_0_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4_1: o_0_7_4_1_QCOM - x_0_7_4_1_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4_2: o_0_7_4_2_QCOM - x_0_7_4_2_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4_3: o_0_7_4_3_QCOM - x_0_7_4_3_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4_4: o_0_7_4_4_QCOM - x_0_7_4_4_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_4_5: o_0_7_4_5_QCOM - x_0_7_4_5_QCOM + x_0_7_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5: o_0_7_5_QCOM - x_0_7_5_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_5_0: o_0_7_5_0_QCOM - x_0_7_5_0_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5_1: o_0_7_5_1_QCOM - x_0_7_5_1_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5_2: o_0_7_5_2_QCOM - x_0_7_5_2_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5_3: o_0_7_5_3_QCOM - x_0_7_5_3_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5_4: o_0_7_5_4_QCOM - x_0_7_5_4_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_5_5: o_0_7_5_5_QCOM - x_0_7_5_5_QCOM + x_0_7_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6: o_0_7_6_QCOM - x_0_7_6_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_6_0: o_0_7_6_0_QCOM - x_0_7_6_0_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6_1: o_0_7_6_1_QCOM - x_0_7_6_1_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6_2: o_0_7_6_2_QCOM - x_0_7_6_2_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6_3: o_0_7_6_3_QCOM - x_0_7_6_3_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6_4: o_0_7_6_4_QCOM - x_0_7_6_4_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_6_5: o_0_7_6_5_QCOM - x_0_7_6_5_QCOM + x_0_7_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7: o_0_7_7_QCOM - x_0_7_7_QCOM + x_0_7_QCOM >= 0
A_abs_stockQCOM_in_0_7_7_0: o_0_7_7_0_QCOM - x_0_7_7_0_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7_1: o_0_7_7_1_QCOM - x_0_7_7_1_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7_2: o_0_7_7_2_QCOM - x_0_7_7_2_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7_3: o_0_7_7_3_QCOM - x_0_7_7_3_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7_4: o_0_7_7_4_QCOM - x_0_7_7_4_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_7_7_5: o_0_7_7_5_QCOM - x_0_7_7_5_QCOM + x_0_7_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8: o_0_8_QCOM - x_0_8_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_8_0: o_0_8_0_QCOM - x_0_8_0_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_0_0: o_0_8_0_0_QCOM - x_0_8_0_0_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_0_1: o_0_8_0_1_QCOM - x_0_8_0_1_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_0_2: o_0_8_0_2_QCOM - x_0_8_0_2_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_0_3: o_0_8_0_3_QCOM - x_0_8_0_3_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_0_4: o_0_8_0_4_QCOM - x_0_8_0_4_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_0_5: o_0_8_0_5_QCOM - x_0_8_0_5_QCOM + x_0_8_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1: o_0_8_1_QCOM - x_0_8_1_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_1_0: o_0_8_1_0_QCOM - x_0_8_1_0_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1_1: o_0_8_1_1_QCOM - x_0_8_1_1_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1_2: o_0_8_1_2_QCOM - x_0_8_1_2_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1_3: o_0_8_1_3_QCOM - x_0_8_1_3_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1_4: o_0_8_1_4_QCOM - x_0_8_1_4_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_1_5: o_0_8_1_5_QCOM - x_0_8_1_5_QCOM + x_0_8_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2: o_0_8_2_QCOM - x_0_8_2_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_2_0: o_0_8_2_0_QCOM - x_0_8_2_0_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2_1: o_0_8_2_1_QCOM - x_0_8_2_1_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2_2: o_0_8_2_2_QCOM - x_0_8_2_2_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2_3: o_0_8_2_3_QCOM - x_0_8_2_3_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2_4: o_0_8_2_4_QCOM - x_0_8_2_4_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_2_5: o_0_8_2_5_QCOM - x_0_8_2_5_QCOM + x_0_8_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3: o_0_8_3_QCOM - x_0_8_3_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_3_0: o_0_8_3_0_QCOM - x_0_8_3_0_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3_1: o_0_8_3_1_QCOM - x_0_8_3_1_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3_2: o_0_8_3_2_QCOM - x_0_8_3_2_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3_3: o_0_8_3_3_QCOM - x_0_8_3_3_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3_4: o_0_8_3_4_QCOM - x_0_8_3_4_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_3_5: o_0_8_3_5_QCOM - x_0_8_3_5_QCOM + x_0_8_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4: o_0_8_4_QCOM - x_0_8_4_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_4_0: o_0_8_4_0_QCOM - x_0_8_4_0_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4_1: o_0_8_4_1_QCOM - x_0_8_4_1_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4_2: o_0_8_4_2_QCOM - x_0_8_4_2_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4_3: o_0_8_4_3_QCOM - x_0_8_4_3_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4_4: o_0_8_4_4_QCOM - x_0_8_4_4_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_4_5: o_0_8_4_5_QCOM - x_0_8_4_5_QCOM + x_0_8_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5: o_0_8_5_QCOM - x_0_8_5_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_5_0: o_0_8_5_0_QCOM - x_0_8_5_0_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5_1: o_0_8_5_1_QCOM - x_0_8_5_1_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5_2: o_0_8_5_2_QCOM - x_0_8_5_2_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5_3: o_0_8_5_3_QCOM - x_0_8_5_3_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5_4: o_0_8_5_4_QCOM - x_0_8_5_4_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_5_5: o_0_8_5_5_QCOM - x_0_8_5_5_QCOM + x_0_8_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6: o_0_8_6_QCOM - x_0_8_6_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_6_0: o_0_8_6_0_QCOM - x_0_8_6_0_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6_1: o_0_8_6_1_QCOM - x_0_8_6_1_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6_2: o_0_8_6_2_QCOM - x_0_8_6_2_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6_3: o_0_8_6_3_QCOM - x_0_8_6_3_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6_4: o_0_8_6_4_QCOM - x_0_8_6_4_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_6_5: o_0_8_6_5_QCOM - x_0_8_6_5_QCOM + x_0_8_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7: o_0_8_7_QCOM - x_0_8_7_QCOM + x_0_8_QCOM >= 0
A_abs_stockQCOM_in_0_8_7_0: o_0_8_7_0_QCOM - x_0_8_7_0_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7_1: o_0_8_7_1_QCOM - x_0_8_7_1_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7_2: o_0_8_7_2_QCOM - x_0_8_7_2_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7_3: o_0_8_7_3_QCOM - x_0_8_7_3_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7_4: o_0_8_7_4_QCOM - x_0_8_7_4_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_8_7_5: o_0_8_7_5_QCOM - x_0_8_7_5_QCOM + x_0_8_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9: o_0_9_QCOM - x_0_9_QCOM + x_0_QCOM >= 0
A_abs_stockQCOM_in_0_9_0: o_0_9_0_QCOM - x_0_9_0_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_0_0: o_0_9_0_0_QCOM - x_0_9_0_0_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_0_1: o_0_9_0_1_QCOM - x_0_9_0_1_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_0_2: o_0_9_0_2_QCOM - x_0_9_0_2_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_0_3: o_0_9_0_3_QCOM - x_0_9_0_3_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_0_4: o_0_9_0_4_QCOM - x_0_9_0_4_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_0_5: o_0_9_0_5_QCOM - x_0_9_0_5_QCOM + x_0_9_0_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1: o_0_9_1_QCOM - x_0_9_1_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_1_0: o_0_9_1_0_QCOM - x_0_9_1_0_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1_1: o_0_9_1_1_QCOM - x_0_9_1_1_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1_2: o_0_9_1_2_QCOM - x_0_9_1_2_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1_3: o_0_9_1_3_QCOM - x_0_9_1_3_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1_4: o_0_9_1_4_QCOM - x_0_9_1_4_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_1_5: o_0_9_1_5_QCOM - x_0_9_1_5_QCOM + x_0_9_1_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2: o_0_9_2_QCOM - x_0_9_2_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_2_0: o_0_9_2_0_QCOM - x_0_9_2_0_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2_1: o_0_9_2_1_QCOM - x_0_9_2_1_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2_2: o_0_9_2_2_QCOM - x_0_9_2_2_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2_3: o_0_9_2_3_QCOM - x_0_9_2_3_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2_4: o_0_9_2_4_QCOM - x_0_9_2_4_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_2_5: o_0_9_2_5_QCOM - x_0_9_2_5_QCOM + x_0_9_2_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3: o_0_9_3_QCOM - x_0_9_3_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_3_0: o_0_9_3_0_QCOM - x_0_9_3_0_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3_1: o_0_9_3_1_QCOM - x_0_9_3_1_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3_2: o_0_9_3_2_QCOM - x_0_9_3_2_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3_3: o_0_9_3_3_QCOM - x_0_9_3_3_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3_4: o_0_9_3_4_QCOM - x_0_9_3_4_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_3_5: o_0_9_3_5_QCOM - x_0_9_3_5_QCOM + x_0_9_3_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4: o_0_9_4_QCOM - x_0_9_4_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_4_0: o_0_9_4_0_QCOM - x_0_9_4_0_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4_1: o_0_9_4_1_QCOM - x_0_9_4_1_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4_2: o_0_9_4_2_QCOM - x_0_9_4_2_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4_3: o_0_9_4_3_QCOM - x_0_9_4_3_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4_4: o_0_9_4_4_QCOM - x_0_9_4_4_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_4_5: o_0_9_4_5_QCOM - x_0_9_4_5_QCOM + x_0_9_4_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5: o_0_9_5_QCOM - x_0_9_5_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_5_0: o_0_9_5_0_QCOM - x_0_9_5_0_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5_1: o_0_9_5_1_QCOM - x_0_9_5_1_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5_2: o_0_9_5_2_QCOM - x_0_9_5_2_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5_3: o_0_9_5_3_QCOM - x_0_9_5_3_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5_4: o_0_9_5_4_QCOM - x_0_9_5_4_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_5_5: o_0_9_5_5_QCOM - x_0_9_5_5_QCOM + x_0_9_5_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6: o_0_9_6_QCOM - x_0_9_6_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_6_0: o_0_9_6_0_QCOM - x_0_9_6_0_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6_1: o_0_9_6_1_QCOM - x_0_9_6_1_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6_2: o_0_9_6_2_QCOM - x_0_9_6_2_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6_3: o_0_9_6_3_QCOM - x_0_9_6_3_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6_4: o_0_9_6_4_QCOM - x_0_9_6_4_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_6_5: o_0_9_6_5_QCOM - x_0_9_6_5_QCOM + x_0_9_6_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7: o_0_9_7_QCOM - x_0_9_7_QCOM + x_0_9_QCOM >= 0
A_abs_stockQCOM_in_0_9_7_0: o_0_9_7_0_QCOM - x_0_9_7_0_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7_1: o_0_9_7_1_QCOM - x_0_9_7_1_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7_2: o_0_9_7_2_QCOM - x_0_9_7_2_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7_3: o_0_9_7_3_QCOM - x_0_9_7_3_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7_4: o_0_9_7_4_QCOM - x_0_9_7_4_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockQCOM_in_0_9_7_5: o_0_9_7_5_QCOM - x_0_9_7_5_QCOM + x_0_9_7_QCOM
 >= 0
A_abs_stockSBUX_in_0_0: o_0_0_SBUX - x_0_0_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_0: o_0_0_0_SBUX - x_0_0_0_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_0_0: o_0_0_0_0_SBUX - x_0_0_0_0_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_0_1: o_0_0_0_1_SBUX - x_0_0_0_1_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_0_2: o_0_0_0_2_SBUX - x_0_0_0_2_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_0_3: o_0_0_0_3_SBUX - x_0_0_0_3_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_0_4: o_0_0_0_4_SBUX - x_0_0_0_4_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_0_5: o_0_0_0_5_SBUX - x_0_0_0_5_SBUX + x_0_0_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1: o_0_0_1_SBUX - x_0_0_1_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_1_0: o_0_0_1_0_SBUX - x_0_0_1_0_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1_1: o_0_0_1_1_SBUX - x_0_0_1_1_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1_2: o_0_0_1_2_SBUX - x_0_0_1_2_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1_3: o_0_0_1_3_SBUX - x_0_0_1_3_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1_4: o_0_0_1_4_SBUX - x_0_0_1_4_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_1_5: o_0_0_1_5_SBUX - x_0_0_1_5_SBUX + x_0_0_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2: o_0_0_2_SBUX - x_0_0_2_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_2_0: o_0_0_2_0_SBUX - x_0_0_2_0_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2_1: o_0_0_2_1_SBUX - x_0_0_2_1_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2_2: o_0_0_2_2_SBUX - x_0_0_2_2_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2_3: o_0_0_2_3_SBUX - x_0_0_2_3_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2_4: o_0_0_2_4_SBUX - x_0_0_2_4_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_2_5: o_0_0_2_5_SBUX - x_0_0_2_5_SBUX + x_0_0_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3: o_0_0_3_SBUX - x_0_0_3_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_3_0: o_0_0_3_0_SBUX - x_0_0_3_0_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3_1: o_0_0_3_1_SBUX - x_0_0_3_1_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3_2: o_0_0_3_2_SBUX - x_0_0_3_2_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3_3: o_0_0_3_3_SBUX - x_0_0_3_3_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3_4: o_0_0_3_4_SBUX - x_0_0_3_4_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_3_5: o_0_0_3_5_SBUX - x_0_0_3_5_SBUX + x_0_0_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4: o_0_0_4_SBUX - x_0_0_4_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_4_0: o_0_0_4_0_SBUX - x_0_0_4_0_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4_1: o_0_0_4_1_SBUX - x_0_0_4_1_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4_2: o_0_0_4_2_SBUX - x_0_0_4_2_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4_3: o_0_0_4_3_SBUX - x_0_0_4_3_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4_4: o_0_0_4_4_SBUX - x_0_0_4_4_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_4_5: o_0_0_4_5_SBUX - x_0_0_4_5_SBUX + x_0_0_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5: o_0_0_5_SBUX - x_0_0_5_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_5_0: o_0_0_5_0_SBUX - x_0_0_5_0_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5_1: o_0_0_5_1_SBUX - x_0_0_5_1_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5_2: o_0_0_5_2_SBUX - x_0_0_5_2_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5_3: o_0_0_5_3_SBUX - x_0_0_5_3_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5_4: o_0_0_5_4_SBUX - x_0_0_5_4_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_5_5: o_0_0_5_5_SBUX - x_0_0_5_5_SBUX + x_0_0_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6: o_0_0_6_SBUX - x_0_0_6_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_6_0: o_0_0_6_0_SBUX - x_0_0_6_0_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6_1: o_0_0_6_1_SBUX - x_0_0_6_1_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6_2: o_0_0_6_2_SBUX - x_0_0_6_2_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6_3: o_0_0_6_3_SBUX - x_0_0_6_3_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6_4: o_0_0_6_4_SBUX - x_0_0_6_4_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_6_5: o_0_0_6_5_SBUX - x_0_0_6_5_SBUX + x_0_0_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7: o_0_0_7_SBUX - x_0_0_7_SBUX + x_0_0_SBUX >= 0
A_abs_stockSBUX_in_0_0_7_0: o_0_0_7_0_SBUX - x_0_0_7_0_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7_1: o_0_0_7_1_SBUX - x_0_0_7_1_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7_2: o_0_0_7_2_SBUX - x_0_0_7_2_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7_3: o_0_0_7_3_SBUX - x_0_0_7_3_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7_4: o_0_0_7_4_SBUX - x_0_0_7_4_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_0_7_5: o_0_0_7_5_SBUX - x_0_0_7_5_SBUX + x_0_0_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1: o_0_1_SBUX - x_0_1_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_1_0: o_0_1_0_SBUX - x_0_1_0_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_0_0: o_0_1_0_0_SBUX - x_0_1_0_0_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_0_1: o_0_1_0_1_SBUX - x_0_1_0_1_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_0_2: o_0_1_0_2_SBUX - x_0_1_0_2_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_0_3: o_0_1_0_3_SBUX - x_0_1_0_3_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_0_4: o_0_1_0_4_SBUX - x_0_1_0_4_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_0_5: o_0_1_0_5_SBUX - x_0_1_0_5_SBUX + x_0_1_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1: o_0_1_1_SBUX - x_0_1_1_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_1_0: o_0_1_1_0_SBUX - x_0_1_1_0_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1_1: o_0_1_1_1_SBUX - x_0_1_1_1_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1_2: o_0_1_1_2_SBUX - x_0_1_1_2_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1_3: o_0_1_1_3_SBUX - x_0_1_1_3_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1_4: o_0_1_1_4_SBUX - x_0_1_1_4_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_1_5: o_0_1_1_5_SBUX - x_0_1_1_5_SBUX + x_0_1_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2: o_0_1_2_SBUX - x_0_1_2_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_2_0: o_0_1_2_0_SBUX - x_0_1_2_0_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2_1: o_0_1_2_1_SBUX - x_0_1_2_1_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2_2: o_0_1_2_2_SBUX - x_0_1_2_2_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2_3: o_0_1_2_3_SBUX - x_0_1_2_3_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2_4: o_0_1_2_4_SBUX - x_0_1_2_4_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_2_5: o_0_1_2_5_SBUX - x_0_1_2_5_SBUX + x_0_1_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3: o_0_1_3_SBUX - x_0_1_3_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_3_0: o_0_1_3_0_SBUX - x_0_1_3_0_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3_1: o_0_1_3_1_SBUX - x_0_1_3_1_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3_2: o_0_1_3_2_SBUX - x_0_1_3_2_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3_3: o_0_1_3_3_SBUX - x_0_1_3_3_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3_4: o_0_1_3_4_SBUX - x_0_1_3_4_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_3_5: o_0_1_3_5_SBUX - x_0_1_3_5_SBUX + x_0_1_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4: o_0_1_4_SBUX - x_0_1_4_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_4_0: o_0_1_4_0_SBUX - x_0_1_4_0_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4_1: o_0_1_4_1_SBUX - x_0_1_4_1_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4_2: o_0_1_4_2_SBUX - x_0_1_4_2_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4_3: o_0_1_4_3_SBUX - x_0_1_4_3_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4_4: o_0_1_4_4_SBUX - x_0_1_4_4_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_4_5: o_0_1_4_5_SBUX - x_0_1_4_5_SBUX + x_0_1_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5: o_0_1_5_SBUX - x_0_1_5_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_5_0: o_0_1_5_0_SBUX - x_0_1_5_0_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5_1: o_0_1_5_1_SBUX - x_0_1_5_1_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5_2: o_0_1_5_2_SBUX - x_0_1_5_2_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5_3: o_0_1_5_3_SBUX - x_0_1_5_3_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5_4: o_0_1_5_4_SBUX - x_0_1_5_4_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_5_5: o_0_1_5_5_SBUX - x_0_1_5_5_SBUX + x_0_1_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6: o_0_1_6_SBUX - x_0_1_6_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_6_0: o_0_1_6_0_SBUX - x_0_1_6_0_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6_1: o_0_1_6_1_SBUX - x_0_1_6_1_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6_2: o_0_1_6_2_SBUX - x_0_1_6_2_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6_3: o_0_1_6_3_SBUX - x_0_1_6_3_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6_4: o_0_1_6_4_SBUX - x_0_1_6_4_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_6_5: o_0_1_6_5_SBUX - x_0_1_6_5_SBUX + x_0_1_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7: o_0_1_7_SBUX - x_0_1_7_SBUX + x_0_1_SBUX >= 0
A_abs_stockSBUX_in_0_1_7_0: o_0_1_7_0_SBUX - x_0_1_7_0_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7_1: o_0_1_7_1_SBUX - x_0_1_7_1_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7_2: o_0_1_7_2_SBUX - x_0_1_7_2_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7_3: o_0_1_7_3_SBUX - x_0_1_7_3_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7_4: o_0_1_7_4_SBUX - x_0_1_7_4_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_1_7_5: o_0_1_7_5_SBUX - x_0_1_7_5_SBUX + x_0_1_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2: o_0_2_SBUX - x_0_2_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_2_0: o_0_2_0_SBUX - x_0_2_0_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_0_0: o_0_2_0_0_SBUX - x_0_2_0_0_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_0_1: o_0_2_0_1_SBUX - x_0_2_0_1_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_0_2: o_0_2_0_2_SBUX - x_0_2_0_2_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_0_3: o_0_2_0_3_SBUX - x_0_2_0_3_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_0_4: o_0_2_0_4_SBUX - x_0_2_0_4_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_0_5: o_0_2_0_5_SBUX - x_0_2_0_5_SBUX + x_0_2_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1: o_0_2_1_SBUX - x_0_2_1_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_1_0: o_0_2_1_0_SBUX - x_0_2_1_0_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1_1: o_0_2_1_1_SBUX - x_0_2_1_1_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1_2: o_0_2_1_2_SBUX - x_0_2_1_2_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1_3: o_0_2_1_3_SBUX - x_0_2_1_3_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1_4: o_0_2_1_4_SBUX - x_0_2_1_4_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_1_5: o_0_2_1_5_SBUX - x_0_2_1_5_SBUX + x_0_2_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2: o_0_2_2_SBUX - x_0_2_2_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_2_0: o_0_2_2_0_SBUX - x_0_2_2_0_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2_1: o_0_2_2_1_SBUX - x_0_2_2_1_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2_2: o_0_2_2_2_SBUX - x_0_2_2_2_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2_3: o_0_2_2_3_SBUX - x_0_2_2_3_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2_4: o_0_2_2_4_SBUX - x_0_2_2_4_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_2_5: o_0_2_2_5_SBUX - x_0_2_2_5_SBUX + x_0_2_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3: o_0_2_3_SBUX - x_0_2_3_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_3_0: o_0_2_3_0_SBUX - x_0_2_3_0_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3_1: o_0_2_3_1_SBUX - x_0_2_3_1_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3_2: o_0_2_3_2_SBUX - x_0_2_3_2_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3_3: o_0_2_3_3_SBUX - x_0_2_3_3_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3_4: o_0_2_3_4_SBUX - x_0_2_3_4_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_3_5: o_0_2_3_5_SBUX - x_0_2_3_5_SBUX + x_0_2_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4: o_0_2_4_SBUX - x_0_2_4_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_4_0: o_0_2_4_0_SBUX - x_0_2_4_0_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4_1: o_0_2_4_1_SBUX - x_0_2_4_1_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4_2: o_0_2_4_2_SBUX - x_0_2_4_2_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4_3: o_0_2_4_3_SBUX - x_0_2_4_3_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4_4: o_0_2_4_4_SBUX - x_0_2_4_4_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_4_5: o_0_2_4_5_SBUX - x_0_2_4_5_SBUX + x_0_2_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5: o_0_2_5_SBUX - x_0_2_5_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_5_0: o_0_2_5_0_SBUX - x_0_2_5_0_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5_1: o_0_2_5_1_SBUX - x_0_2_5_1_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5_2: o_0_2_5_2_SBUX - x_0_2_5_2_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5_3: o_0_2_5_3_SBUX - x_0_2_5_3_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5_4: o_0_2_5_4_SBUX - x_0_2_5_4_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_5_5: o_0_2_5_5_SBUX - x_0_2_5_5_SBUX + x_0_2_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6: o_0_2_6_SBUX - x_0_2_6_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_6_0: o_0_2_6_0_SBUX - x_0_2_6_0_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6_1: o_0_2_6_1_SBUX - x_0_2_6_1_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6_2: o_0_2_6_2_SBUX - x_0_2_6_2_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6_3: o_0_2_6_3_SBUX - x_0_2_6_3_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6_4: o_0_2_6_4_SBUX - x_0_2_6_4_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_6_5: o_0_2_6_5_SBUX - x_0_2_6_5_SBUX + x_0_2_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7: o_0_2_7_SBUX - x_0_2_7_SBUX + x_0_2_SBUX >= 0
A_abs_stockSBUX_in_0_2_7_0: o_0_2_7_0_SBUX - x_0_2_7_0_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7_1: o_0_2_7_1_SBUX - x_0_2_7_1_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7_2: o_0_2_7_2_SBUX - x_0_2_7_2_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7_3: o_0_2_7_3_SBUX - x_0_2_7_3_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7_4: o_0_2_7_4_SBUX - x_0_2_7_4_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_2_7_5: o_0_2_7_5_SBUX - x_0_2_7_5_SBUX + x_0_2_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3: o_0_3_SBUX - x_0_3_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_3_0: o_0_3_0_SBUX - x_0_3_0_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_0_0: o_0_3_0_0_SBUX - x_0_3_0_0_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_0_1: o_0_3_0_1_SBUX - x_0_3_0_1_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_0_2: o_0_3_0_2_SBUX - x_0_3_0_2_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_0_3: o_0_3_0_3_SBUX - x_0_3_0_3_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_0_4: o_0_3_0_4_SBUX - x_0_3_0_4_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_0_5: o_0_3_0_5_SBUX - x_0_3_0_5_SBUX + x_0_3_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1: o_0_3_1_SBUX - x_0_3_1_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_1_0: o_0_3_1_0_SBUX - x_0_3_1_0_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1_1: o_0_3_1_1_SBUX - x_0_3_1_1_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1_2: o_0_3_1_2_SBUX - x_0_3_1_2_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1_3: o_0_3_1_3_SBUX - x_0_3_1_3_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1_4: o_0_3_1_4_SBUX - x_0_3_1_4_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_1_5: o_0_3_1_5_SBUX - x_0_3_1_5_SBUX + x_0_3_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2: o_0_3_2_SBUX - x_0_3_2_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_2_0: o_0_3_2_0_SBUX - x_0_3_2_0_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2_1: o_0_3_2_1_SBUX - x_0_3_2_1_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2_2: o_0_3_2_2_SBUX - x_0_3_2_2_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2_3: o_0_3_2_3_SBUX - x_0_3_2_3_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2_4: o_0_3_2_4_SBUX - x_0_3_2_4_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_2_5: o_0_3_2_5_SBUX - x_0_3_2_5_SBUX + x_0_3_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3: o_0_3_3_SBUX - x_0_3_3_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_3_0: o_0_3_3_0_SBUX - x_0_3_3_0_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3_1: o_0_3_3_1_SBUX - x_0_3_3_1_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3_2: o_0_3_3_2_SBUX - x_0_3_3_2_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3_3: o_0_3_3_3_SBUX - x_0_3_3_3_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3_4: o_0_3_3_4_SBUX - x_0_3_3_4_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_3_5: o_0_3_3_5_SBUX - x_0_3_3_5_SBUX + x_0_3_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4: o_0_3_4_SBUX - x_0_3_4_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_4_0: o_0_3_4_0_SBUX - x_0_3_4_0_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4_1: o_0_3_4_1_SBUX - x_0_3_4_1_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4_2: o_0_3_4_2_SBUX - x_0_3_4_2_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4_3: o_0_3_4_3_SBUX - x_0_3_4_3_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4_4: o_0_3_4_4_SBUX - x_0_3_4_4_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_4_5: o_0_3_4_5_SBUX - x_0_3_4_5_SBUX + x_0_3_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5: o_0_3_5_SBUX - x_0_3_5_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_5_0: o_0_3_5_0_SBUX - x_0_3_5_0_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5_1: o_0_3_5_1_SBUX - x_0_3_5_1_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5_2: o_0_3_5_2_SBUX - x_0_3_5_2_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5_3: o_0_3_5_3_SBUX - x_0_3_5_3_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5_4: o_0_3_5_4_SBUX - x_0_3_5_4_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_5_5: o_0_3_5_5_SBUX - x_0_3_5_5_SBUX + x_0_3_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6: o_0_3_6_SBUX - x_0_3_6_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_6_0: o_0_3_6_0_SBUX - x_0_3_6_0_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6_1: o_0_3_6_1_SBUX - x_0_3_6_1_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6_2: o_0_3_6_2_SBUX - x_0_3_6_2_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6_3: o_0_3_6_3_SBUX - x_0_3_6_3_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6_4: o_0_3_6_4_SBUX - x_0_3_6_4_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_6_5: o_0_3_6_5_SBUX - x_0_3_6_5_SBUX + x_0_3_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7: o_0_3_7_SBUX - x_0_3_7_SBUX + x_0_3_SBUX >= 0
A_abs_stockSBUX_in_0_3_7_0: o_0_3_7_0_SBUX - x_0_3_7_0_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7_1: o_0_3_7_1_SBUX - x_0_3_7_1_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7_2: o_0_3_7_2_SBUX - x_0_3_7_2_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7_3: o_0_3_7_3_SBUX - x_0_3_7_3_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7_4: o_0_3_7_4_SBUX - x_0_3_7_4_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_3_7_5: o_0_3_7_5_SBUX - x_0_3_7_5_SBUX + x_0_3_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4: o_0_4_SBUX - x_0_4_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_4_0: o_0_4_0_SBUX - x_0_4_0_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_0_0: o_0_4_0_0_SBUX - x_0_4_0_0_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_0_1: o_0_4_0_1_SBUX - x_0_4_0_1_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_0_2: o_0_4_0_2_SBUX - x_0_4_0_2_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_0_3: o_0_4_0_3_SBUX - x_0_4_0_3_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_0_4: o_0_4_0_4_SBUX - x_0_4_0_4_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_0_5: o_0_4_0_5_SBUX - x_0_4_0_5_SBUX + x_0_4_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1: o_0_4_1_SBUX - x_0_4_1_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_1_0: o_0_4_1_0_SBUX - x_0_4_1_0_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1_1: o_0_4_1_1_SBUX - x_0_4_1_1_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1_2: o_0_4_1_2_SBUX - x_0_4_1_2_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1_3: o_0_4_1_3_SBUX - x_0_4_1_3_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1_4: o_0_4_1_4_SBUX - x_0_4_1_4_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_1_5: o_0_4_1_5_SBUX - x_0_4_1_5_SBUX + x_0_4_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2: o_0_4_2_SBUX - x_0_4_2_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_2_0: o_0_4_2_0_SBUX - x_0_4_2_0_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2_1: o_0_4_2_1_SBUX - x_0_4_2_1_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2_2: o_0_4_2_2_SBUX - x_0_4_2_2_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2_3: o_0_4_2_3_SBUX - x_0_4_2_3_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2_4: o_0_4_2_4_SBUX - x_0_4_2_4_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_2_5: o_0_4_2_5_SBUX - x_0_4_2_5_SBUX + x_0_4_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3: o_0_4_3_SBUX - x_0_4_3_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_3_0: o_0_4_3_0_SBUX - x_0_4_3_0_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3_1: o_0_4_3_1_SBUX - x_0_4_3_1_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3_2: o_0_4_3_2_SBUX - x_0_4_3_2_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3_3: o_0_4_3_3_SBUX - x_0_4_3_3_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3_4: o_0_4_3_4_SBUX - x_0_4_3_4_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_3_5: o_0_4_3_5_SBUX - x_0_4_3_5_SBUX + x_0_4_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4: o_0_4_4_SBUX - x_0_4_4_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_4_0: o_0_4_4_0_SBUX - x_0_4_4_0_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4_1: o_0_4_4_1_SBUX - x_0_4_4_1_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4_2: o_0_4_4_2_SBUX - x_0_4_4_2_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4_3: o_0_4_4_3_SBUX - x_0_4_4_3_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4_4: o_0_4_4_4_SBUX - x_0_4_4_4_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_4_5: o_0_4_4_5_SBUX - x_0_4_4_5_SBUX + x_0_4_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5: o_0_4_5_SBUX - x_0_4_5_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_5_0: o_0_4_5_0_SBUX - x_0_4_5_0_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5_1: o_0_4_5_1_SBUX - x_0_4_5_1_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5_2: o_0_4_5_2_SBUX - x_0_4_5_2_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5_3: o_0_4_5_3_SBUX - x_0_4_5_3_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5_4: o_0_4_5_4_SBUX - x_0_4_5_4_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_5_5: o_0_4_5_5_SBUX - x_0_4_5_5_SBUX + x_0_4_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6: o_0_4_6_SBUX - x_0_4_6_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_6_0: o_0_4_6_0_SBUX - x_0_4_6_0_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6_1: o_0_4_6_1_SBUX - x_0_4_6_1_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6_2: o_0_4_6_2_SBUX - x_0_4_6_2_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6_3: o_0_4_6_3_SBUX - x_0_4_6_3_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6_4: o_0_4_6_4_SBUX - x_0_4_6_4_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_6_5: o_0_4_6_5_SBUX - x_0_4_6_5_SBUX + x_0_4_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7: o_0_4_7_SBUX - x_0_4_7_SBUX + x_0_4_SBUX >= 0
A_abs_stockSBUX_in_0_4_7_0: o_0_4_7_0_SBUX - x_0_4_7_0_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7_1: o_0_4_7_1_SBUX - x_0_4_7_1_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7_2: o_0_4_7_2_SBUX - x_0_4_7_2_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7_3: o_0_4_7_3_SBUX - x_0_4_7_3_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7_4: o_0_4_7_4_SBUX - x_0_4_7_4_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_4_7_5: o_0_4_7_5_SBUX - x_0_4_7_5_SBUX + x_0_4_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5: o_0_5_SBUX - x_0_5_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_5_0: o_0_5_0_SBUX - x_0_5_0_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_0_0: o_0_5_0_0_SBUX - x_0_5_0_0_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_0_1: o_0_5_0_1_SBUX - x_0_5_0_1_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_0_2: o_0_5_0_2_SBUX - x_0_5_0_2_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_0_3: o_0_5_0_3_SBUX - x_0_5_0_3_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_0_4: o_0_5_0_4_SBUX - x_0_5_0_4_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_0_5: o_0_5_0_5_SBUX - x_0_5_0_5_SBUX + x_0_5_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1: o_0_5_1_SBUX - x_0_5_1_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_1_0: o_0_5_1_0_SBUX - x_0_5_1_0_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1_1: o_0_5_1_1_SBUX - x_0_5_1_1_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1_2: o_0_5_1_2_SBUX - x_0_5_1_2_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1_3: o_0_5_1_3_SBUX - x_0_5_1_3_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1_4: o_0_5_1_4_SBUX - x_0_5_1_4_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_1_5: o_0_5_1_5_SBUX - x_0_5_1_5_SBUX + x_0_5_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2: o_0_5_2_SBUX - x_0_5_2_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_2_0: o_0_5_2_0_SBUX - x_0_5_2_0_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2_1: o_0_5_2_1_SBUX - x_0_5_2_1_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2_2: o_0_5_2_2_SBUX - x_0_5_2_2_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2_3: o_0_5_2_3_SBUX - x_0_5_2_3_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2_4: o_0_5_2_4_SBUX - x_0_5_2_4_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_2_5: o_0_5_2_5_SBUX - x_0_5_2_5_SBUX + x_0_5_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3: o_0_5_3_SBUX - x_0_5_3_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_3_0: o_0_5_3_0_SBUX - x_0_5_3_0_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3_1: o_0_5_3_1_SBUX - x_0_5_3_1_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3_2: o_0_5_3_2_SBUX - x_0_5_3_2_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3_3: o_0_5_3_3_SBUX - x_0_5_3_3_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3_4: o_0_5_3_4_SBUX - x_0_5_3_4_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_3_5: o_0_5_3_5_SBUX - x_0_5_3_5_SBUX + x_0_5_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4: o_0_5_4_SBUX - x_0_5_4_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_4_0: o_0_5_4_0_SBUX - x_0_5_4_0_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4_1: o_0_5_4_1_SBUX - x_0_5_4_1_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4_2: o_0_5_4_2_SBUX - x_0_5_4_2_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4_3: o_0_5_4_3_SBUX - x_0_5_4_3_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4_4: o_0_5_4_4_SBUX - x_0_5_4_4_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_4_5: o_0_5_4_5_SBUX - x_0_5_4_5_SBUX + x_0_5_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5: o_0_5_5_SBUX - x_0_5_5_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_5_0: o_0_5_5_0_SBUX - x_0_5_5_0_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5_1: o_0_5_5_1_SBUX - x_0_5_5_1_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5_2: o_0_5_5_2_SBUX - x_0_5_5_2_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5_3: o_0_5_5_3_SBUX - x_0_5_5_3_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5_4: o_0_5_5_4_SBUX - x_0_5_5_4_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_5_5: o_0_5_5_5_SBUX - x_0_5_5_5_SBUX + x_0_5_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6: o_0_5_6_SBUX - x_0_5_6_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_6_0: o_0_5_6_0_SBUX - x_0_5_6_0_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6_1: o_0_5_6_1_SBUX - x_0_5_6_1_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6_2: o_0_5_6_2_SBUX - x_0_5_6_2_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6_3: o_0_5_6_3_SBUX - x_0_5_6_3_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6_4: o_0_5_6_4_SBUX - x_0_5_6_4_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_6_5: o_0_5_6_5_SBUX - x_0_5_6_5_SBUX + x_0_5_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7: o_0_5_7_SBUX - x_0_5_7_SBUX + x_0_5_SBUX >= 0
A_abs_stockSBUX_in_0_5_7_0: o_0_5_7_0_SBUX - x_0_5_7_0_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7_1: o_0_5_7_1_SBUX - x_0_5_7_1_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7_2: o_0_5_7_2_SBUX - x_0_5_7_2_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7_3: o_0_5_7_3_SBUX - x_0_5_7_3_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7_4: o_0_5_7_4_SBUX - x_0_5_7_4_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_5_7_5: o_0_5_7_5_SBUX - x_0_5_7_5_SBUX + x_0_5_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6: o_0_6_SBUX - x_0_6_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_6_0: o_0_6_0_SBUX - x_0_6_0_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_0_0: o_0_6_0_0_SBUX - x_0_6_0_0_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_0_1: o_0_6_0_1_SBUX - x_0_6_0_1_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_0_2: o_0_6_0_2_SBUX - x_0_6_0_2_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_0_3: o_0_6_0_3_SBUX - x_0_6_0_3_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_0_4: o_0_6_0_4_SBUX - x_0_6_0_4_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_0_5: o_0_6_0_5_SBUX - x_0_6_0_5_SBUX + x_0_6_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1: o_0_6_1_SBUX - x_0_6_1_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_1_0: o_0_6_1_0_SBUX - x_0_6_1_0_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1_1: o_0_6_1_1_SBUX - x_0_6_1_1_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1_2: o_0_6_1_2_SBUX - x_0_6_1_2_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1_3: o_0_6_1_3_SBUX - x_0_6_1_3_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1_4: o_0_6_1_4_SBUX - x_0_6_1_4_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_1_5: o_0_6_1_5_SBUX - x_0_6_1_5_SBUX + x_0_6_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2: o_0_6_2_SBUX - x_0_6_2_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_2_0: o_0_6_2_0_SBUX - x_0_6_2_0_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2_1: o_0_6_2_1_SBUX - x_0_6_2_1_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2_2: o_0_6_2_2_SBUX - x_0_6_2_2_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2_3: o_0_6_2_3_SBUX - x_0_6_2_3_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2_4: o_0_6_2_4_SBUX - x_0_6_2_4_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_2_5: o_0_6_2_5_SBUX - x_0_6_2_5_SBUX + x_0_6_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3: o_0_6_3_SBUX - x_0_6_3_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_3_0: o_0_6_3_0_SBUX - x_0_6_3_0_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3_1: o_0_6_3_1_SBUX - x_0_6_3_1_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3_2: o_0_6_3_2_SBUX - x_0_6_3_2_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3_3: o_0_6_3_3_SBUX - x_0_6_3_3_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3_4: o_0_6_3_4_SBUX - x_0_6_3_4_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_3_5: o_0_6_3_5_SBUX - x_0_6_3_5_SBUX + x_0_6_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4: o_0_6_4_SBUX - x_0_6_4_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_4_0: o_0_6_4_0_SBUX - x_0_6_4_0_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4_1: o_0_6_4_1_SBUX - x_0_6_4_1_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4_2: o_0_6_4_2_SBUX - x_0_6_4_2_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4_3: o_0_6_4_3_SBUX - x_0_6_4_3_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4_4: o_0_6_4_4_SBUX - x_0_6_4_4_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_4_5: o_0_6_4_5_SBUX - x_0_6_4_5_SBUX + x_0_6_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5: o_0_6_5_SBUX - x_0_6_5_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_5_0: o_0_6_5_0_SBUX - x_0_6_5_0_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5_1: o_0_6_5_1_SBUX - x_0_6_5_1_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5_2: o_0_6_5_2_SBUX - x_0_6_5_2_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5_3: o_0_6_5_3_SBUX - x_0_6_5_3_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5_4: o_0_6_5_4_SBUX - x_0_6_5_4_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_5_5: o_0_6_5_5_SBUX - x_0_6_5_5_SBUX + x_0_6_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6: o_0_6_6_SBUX - x_0_6_6_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_6_0: o_0_6_6_0_SBUX - x_0_6_6_0_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6_1: o_0_6_6_1_SBUX - x_0_6_6_1_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6_2: o_0_6_6_2_SBUX - x_0_6_6_2_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6_3: o_0_6_6_3_SBUX - x_0_6_6_3_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6_4: o_0_6_6_4_SBUX - x_0_6_6_4_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_6_5: o_0_6_6_5_SBUX - x_0_6_6_5_SBUX + x_0_6_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7: o_0_6_7_SBUX - x_0_6_7_SBUX + x_0_6_SBUX >= 0
A_abs_stockSBUX_in_0_6_7_0: o_0_6_7_0_SBUX - x_0_6_7_0_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7_1: o_0_6_7_1_SBUX - x_0_6_7_1_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7_2: o_0_6_7_2_SBUX - x_0_6_7_2_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7_3: o_0_6_7_3_SBUX - x_0_6_7_3_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7_4: o_0_6_7_4_SBUX - x_0_6_7_4_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_6_7_5: o_0_6_7_5_SBUX - x_0_6_7_5_SBUX + x_0_6_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7: o_0_7_SBUX - x_0_7_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_7_0: o_0_7_0_SBUX - x_0_7_0_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_0_0: o_0_7_0_0_SBUX - x_0_7_0_0_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_0_1: o_0_7_0_1_SBUX - x_0_7_0_1_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_0_2: o_0_7_0_2_SBUX - x_0_7_0_2_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_0_3: o_0_7_0_3_SBUX - x_0_7_0_3_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_0_4: o_0_7_0_4_SBUX - x_0_7_0_4_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_0_5: o_0_7_0_5_SBUX - x_0_7_0_5_SBUX + x_0_7_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1: o_0_7_1_SBUX - x_0_7_1_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_1_0: o_0_7_1_0_SBUX - x_0_7_1_0_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1_1: o_0_7_1_1_SBUX - x_0_7_1_1_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1_2: o_0_7_1_2_SBUX - x_0_7_1_2_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1_3: o_0_7_1_3_SBUX - x_0_7_1_3_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1_4: o_0_7_1_4_SBUX - x_0_7_1_4_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_1_5: o_0_7_1_5_SBUX - x_0_7_1_5_SBUX + x_0_7_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2: o_0_7_2_SBUX - x_0_7_2_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_2_0: o_0_7_2_0_SBUX - x_0_7_2_0_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2_1: o_0_7_2_1_SBUX - x_0_7_2_1_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2_2: o_0_7_2_2_SBUX - x_0_7_2_2_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2_3: o_0_7_2_3_SBUX - x_0_7_2_3_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2_4: o_0_7_2_4_SBUX - x_0_7_2_4_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_2_5: o_0_7_2_5_SBUX - x_0_7_2_5_SBUX + x_0_7_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3: o_0_7_3_SBUX - x_0_7_3_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_3_0: o_0_7_3_0_SBUX - x_0_7_3_0_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3_1: o_0_7_3_1_SBUX - x_0_7_3_1_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3_2: o_0_7_3_2_SBUX - x_0_7_3_2_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3_3: o_0_7_3_3_SBUX - x_0_7_3_3_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3_4: o_0_7_3_4_SBUX - x_0_7_3_4_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_3_5: o_0_7_3_5_SBUX - x_0_7_3_5_SBUX + x_0_7_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4: o_0_7_4_SBUX - x_0_7_4_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_4_0: o_0_7_4_0_SBUX - x_0_7_4_0_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4_1: o_0_7_4_1_SBUX - x_0_7_4_1_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4_2: o_0_7_4_2_SBUX - x_0_7_4_2_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4_3: o_0_7_4_3_SBUX - x_0_7_4_3_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4_4: o_0_7_4_4_SBUX - x_0_7_4_4_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_4_5: o_0_7_4_5_SBUX - x_0_7_4_5_SBUX + x_0_7_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5: o_0_7_5_SBUX - x_0_7_5_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_5_0: o_0_7_5_0_SBUX - x_0_7_5_0_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5_1: o_0_7_5_1_SBUX - x_0_7_5_1_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5_2: o_0_7_5_2_SBUX - x_0_7_5_2_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5_3: o_0_7_5_3_SBUX - x_0_7_5_3_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5_4: o_0_7_5_4_SBUX - x_0_7_5_4_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_5_5: o_0_7_5_5_SBUX - x_0_7_5_5_SBUX + x_0_7_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6: o_0_7_6_SBUX - x_0_7_6_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_6_0: o_0_7_6_0_SBUX - x_0_7_6_0_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6_1: o_0_7_6_1_SBUX - x_0_7_6_1_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6_2: o_0_7_6_2_SBUX - x_0_7_6_2_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6_3: o_0_7_6_3_SBUX - x_0_7_6_3_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6_4: o_0_7_6_4_SBUX - x_0_7_6_4_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_6_5: o_0_7_6_5_SBUX - x_0_7_6_5_SBUX + x_0_7_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7: o_0_7_7_SBUX - x_0_7_7_SBUX + x_0_7_SBUX >= 0
A_abs_stockSBUX_in_0_7_7_0: o_0_7_7_0_SBUX - x_0_7_7_0_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7_1: o_0_7_7_1_SBUX - x_0_7_7_1_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7_2: o_0_7_7_2_SBUX - x_0_7_7_2_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7_3: o_0_7_7_3_SBUX - x_0_7_7_3_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7_4: o_0_7_7_4_SBUX - x_0_7_7_4_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_7_7_5: o_0_7_7_5_SBUX - x_0_7_7_5_SBUX + x_0_7_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8: o_0_8_SBUX - x_0_8_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_8_0: o_0_8_0_SBUX - x_0_8_0_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_0_0: o_0_8_0_0_SBUX - x_0_8_0_0_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_0_1: o_0_8_0_1_SBUX - x_0_8_0_1_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_0_2: o_0_8_0_2_SBUX - x_0_8_0_2_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_0_3: o_0_8_0_3_SBUX - x_0_8_0_3_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_0_4: o_0_8_0_4_SBUX - x_0_8_0_4_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_0_5: o_0_8_0_5_SBUX - x_0_8_0_5_SBUX + x_0_8_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1: o_0_8_1_SBUX - x_0_8_1_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_1_0: o_0_8_1_0_SBUX - x_0_8_1_0_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1_1: o_0_8_1_1_SBUX - x_0_8_1_1_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1_2: o_0_8_1_2_SBUX - x_0_8_1_2_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1_3: o_0_8_1_3_SBUX - x_0_8_1_3_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1_4: o_0_8_1_4_SBUX - x_0_8_1_4_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_1_5: o_0_8_1_5_SBUX - x_0_8_1_5_SBUX + x_0_8_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2: o_0_8_2_SBUX - x_0_8_2_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_2_0: o_0_8_2_0_SBUX - x_0_8_2_0_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2_1: o_0_8_2_1_SBUX - x_0_8_2_1_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2_2: o_0_8_2_2_SBUX - x_0_8_2_2_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2_3: o_0_8_2_3_SBUX - x_0_8_2_3_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2_4: o_0_8_2_4_SBUX - x_0_8_2_4_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_2_5: o_0_8_2_5_SBUX - x_0_8_2_5_SBUX + x_0_8_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3: o_0_8_3_SBUX - x_0_8_3_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_3_0: o_0_8_3_0_SBUX - x_0_8_3_0_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3_1: o_0_8_3_1_SBUX - x_0_8_3_1_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3_2: o_0_8_3_2_SBUX - x_0_8_3_2_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3_3: o_0_8_3_3_SBUX - x_0_8_3_3_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3_4: o_0_8_3_4_SBUX - x_0_8_3_4_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_3_5: o_0_8_3_5_SBUX - x_0_8_3_5_SBUX + x_0_8_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4: o_0_8_4_SBUX - x_0_8_4_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_4_0: o_0_8_4_0_SBUX - x_0_8_4_0_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4_1: o_0_8_4_1_SBUX - x_0_8_4_1_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4_2: o_0_8_4_2_SBUX - x_0_8_4_2_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4_3: o_0_8_4_3_SBUX - x_0_8_4_3_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4_4: o_0_8_4_4_SBUX - x_0_8_4_4_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_4_5: o_0_8_4_5_SBUX - x_0_8_4_5_SBUX + x_0_8_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5: o_0_8_5_SBUX - x_0_8_5_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_5_0: o_0_8_5_0_SBUX - x_0_8_5_0_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5_1: o_0_8_5_1_SBUX - x_0_8_5_1_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5_2: o_0_8_5_2_SBUX - x_0_8_5_2_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5_3: o_0_8_5_3_SBUX - x_0_8_5_3_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5_4: o_0_8_5_4_SBUX - x_0_8_5_4_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_5_5: o_0_8_5_5_SBUX - x_0_8_5_5_SBUX + x_0_8_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6: o_0_8_6_SBUX - x_0_8_6_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_6_0: o_0_8_6_0_SBUX - x_0_8_6_0_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6_1: o_0_8_6_1_SBUX - x_0_8_6_1_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6_2: o_0_8_6_2_SBUX - x_0_8_6_2_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6_3: o_0_8_6_3_SBUX - x_0_8_6_3_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6_4: o_0_8_6_4_SBUX - x_0_8_6_4_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_6_5: o_0_8_6_5_SBUX - x_0_8_6_5_SBUX + x_0_8_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7: o_0_8_7_SBUX - x_0_8_7_SBUX + x_0_8_SBUX >= 0
A_abs_stockSBUX_in_0_8_7_0: o_0_8_7_0_SBUX - x_0_8_7_0_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7_1: o_0_8_7_1_SBUX - x_0_8_7_1_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7_2: o_0_8_7_2_SBUX - x_0_8_7_2_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7_3: o_0_8_7_3_SBUX - x_0_8_7_3_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7_4: o_0_8_7_4_SBUX - x_0_8_7_4_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_8_7_5: o_0_8_7_5_SBUX - x_0_8_7_5_SBUX + x_0_8_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9: o_0_9_SBUX - x_0_9_SBUX + x_0_SBUX >= 0
A_abs_stockSBUX_in_0_9_0: o_0_9_0_SBUX - x_0_9_0_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_0_0: o_0_9_0_0_SBUX - x_0_9_0_0_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_0_1: o_0_9_0_1_SBUX - x_0_9_0_1_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_0_2: o_0_9_0_2_SBUX - x_0_9_0_2_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_0_3: o_0_9_0_3_SBUX - x_0_9_0_3_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_0_4: o_0_9_0_4_SBUX - x_0_9_0_4_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_0_5: o_0_9_0_5_SBUX - x_0_9_0_5_SBUX + x_0_9_0_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1: o_0_9_1_SBUX - x_0_9_1_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_1_0: o_0_9_1_0_SBUX - x_0_9_1_0_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1_1: o_0_9_1_1_SBUX - x_0_9_1_1_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1_2: o_0_9_1_2_SBUX - x_0_9_1_2_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1_3: o_0_9_1_3_SBUX - x_0_9_1_3_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1_4: o_0_9_1_4_SBUX - x_0_9_1_4_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_1_5: o_0_9_1_5_SBUX - x_0_9_1_5_SBUX + x_0_9_1_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2: o_0_9_2_SBUX - x_0_9_2_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_2_0: o_0_9_2_0_SBUX - x_0_9_2_0_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2_1: o_0_9_2_1_SBUX - x_0_9_2_1_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2_2: o_0_9_2_2_SBUX - x_0_9_2_2_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2_3: o_0_9_2_3_SBUX - x_0_9_2_3_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2_4: o_0_9_2_4_SBUX - x_0_9_2_4_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_2_5: o_0_9_2_5_SBUX - x_0_9_2_5_SBUX + x_0_9_2_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3: o_0_9_3_SBUX - x_0_9_3_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_3_0: o_0_9_3_0_SBUX - x_0_9_3_0_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3_1: o_0_9_3_1_SBUX - x_0_9_3_1_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3_2: o_0_9_3_2_SBUX - x_0_9_3_2_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3_3: o_0_9_3_3_SBUX - x_0_9_3_3_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3_4: o_0_9_3_4_SBUX - x_0_9_3_4_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_3_5: o_0_9_3_5_SBUX - x_0_9_3_5_SBUX + x_0_9_3_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4: o_0_9_4_SBUX - x_0_9_4_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_4_0: o_0_9_4_0_SBUX - x_0_9_4_0_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4_1: o_0_9_4_1_SBUX - x_0_9_4_1_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4_2: o_0_9_4_2_SBUX - x_0_9_4_2_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4_3: o_0_9_4_3_SBUX - x_0_9_4_3_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4_4: o_0_9_4_4_SBUX - x_0_9_4_4_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_4_5: o_0_9_4_5_SBUX - x_0_9_4_5_SBUX + x_0_9_4_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5: o_0_9_5_SBUX - x_0_9_5_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_5_0: o_0_9_5_0_SBUX - x_0_9_5_0_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5_1: o_0_9_5_1_SBUX - x_0_9_5_1_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5_2: o_0_9_5_2_SBUX - x_0_9_5_2_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5_3: o_0_9_5_3_SBUX - x_0_9_5_3_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5_4: o_0_9_5_4_SBUX - x_0_9_5_4_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_5_5: o_0_9_5_5_SBUX - x_0_9_5_5_SBUX + x_0_9_5_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6: o_0_9_6_SBUX - x_0_9_6_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_6_0: o_0_9_6_0_SBUX - x_0_9_6_0_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6_1: o_0_9_6_1_SBUX - x_0_9_6_1_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6_2: o_0_9_6_2_SBUX - x_0_9_6_2_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6_3: o_0_9_6_3_SBUX - x_0_9_6_3_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6_4: o_0_9_6_4_SBUX - x_0_9_6_4_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_6_5: o_0_9_6_5_SBUX - x_0_9_6_5_SBUX + x_0_9_6_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7: o_0_9_7_SBUX - x_0_9_7_SBUX + x_0_9_SBUX >= 0
A_abs_stockSBUX_in_0_9_7_0: o_0_9_7_0_SBUX - x_0_9_7_0_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7_1: o_0_9_7_1_SBUX - x_0_9_7_1_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7_2: o_0_9_7_2_SBUX - x_0_9_7_2_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7_3: o_0_9_7_3_SBUX - x_0_9_7_3_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7_4: o_0_9_7_4_SBUX - x_0_9_7_4_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockSBUX_in_0_9_7_5: o_0_9_7_5_SBUX - x_0_9_7_5_SBUX + x_0_9_7_SBUX
 >= 0
A_abs_stockTSLA_in_0_0: o_0_0_TSLA - x_0_0_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_0: o_0_0_0_TSLA - x_0_0_0_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_0_0: o_0_0_0_0_TSLA - x_0_0_0_0_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_0_1: o_0_0_0_1_TSLA - x_0_0_0_1_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_0_2: o_0_0_0_2_TSLA - x_0_0_0_2_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_0_3: o_0_0_0_3_TSLA - x_0_0_0_3_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_0_4: o_0_0_0_4_TSLA - x_0_0_0_4_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_0_5: o_0_0_0_5_TSLA - x_0_0_0_5_TSLA + x_0_0_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1: o_0_0_1_TSLA - x_0_0_1_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_1_0: o_0_0_1_0_TSLA - x_0_0_1_0_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1_1: o_0_0_1_1_TSLA - x_0_0_1_1_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1_2: o_0_0_1_2_TSLA - x_0_0_1_2_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1_3: o_0_0_1_3_TSLA - x_0_0_1_3_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1_4: o_0_0_1_4_TSLA - x_0_0_1_4_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_1_5: o_0_0_1_5_TSLA - x_0_0_1_5_TSLA + x_0_0_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2: o_0_0_2_TSLA - x_0_0_2_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_2_0: o_0_0_2_0_TSLA - x_0_0_2_0_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2_1: o_0_0_2_1_TSLA - x_0_0_2_1_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2_2: o_0_0_2_2_TSLA - x_0_0_2_2_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2_3: o_0_0_2_3_TSLA - x_0_0_2_3_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2_4: o_0_0_2_4_TSLA - x_0_0_2_4_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_2_5: o_0_0_2_5_TSLA - x_0_0_2_5_TSLA + x_0_0_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3: o_0_0_3_TSLA - x_0_0_3_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_3_0: o_0_0_3_0_TSLA - x_0_0_3_0_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3_1: o_0_0_3_1_TSLA - x_0_0_3_1_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3_2: o_0_0_3_2_TSLA - x_0_0_3_2_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3_3: o_0_0_3_3_TSLA - x_0_0_3_3_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3_4: o_0_0_3_4_TSLA - x_0_0_3_4_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_3_5: o_0_0_3_5_TSLA - x_0_0_3_5_TSLA + x_0_0_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4: o_0_0_4_TSLA - x_0_0_4_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_4_0: o_0_0_4_0_TSLA - x_0_0_4_0_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4_1: o_0_0_4_1_TSLA - x_0_0_4_1_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4_2: o_0_0_4_2_TSLA - x_0_0_4_2_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4_3: o_0_0_4_3_TSLA - x_0_0_4_3_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4_4: o_0_0_4_4_TSLA - x_0_0_4_4_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_4_5: o_0_0_4_5_TSLA - x_0_0_4_5_TSLA + x_0_0_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5: o_0_0_5_TSLA - x_0_0_5_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_5_0: o_0_0_5_0_TSLA - x_0_0_5_0_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5_1: o_0_0_5_1_TSLA - x_0_0_5_1_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5_2: o_0_0_5_2_TSLA - x_0_0_5_2_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5_3: o_0_0_5_3_TSLA - x_0_0_5_3_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5_4: o_0_0_5_4_TSLA - x_0_0_5_4_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_5_5: o_0_0_5_5_TSLA - x_0_0_5_5_TSLA + x_0_0_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6: o_0_0_6_TSLA - x_0_0_6_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_6_0: o_0_0_6_0_TSLA - x_0_0_6_0_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6_1: o_0_0_6_1_TSLA - x_0_0_6_1_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6_2: o_0_0_6_2_TSLA - x_0_0_6_2_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6_3: o_0_0_6_3_TSLA - x_0_0_6_3_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6_4: o_0_0_6_4_TSLA - x_0_0_6_4_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_6_5: o_0_0_6_5_TSLA - x_0_0_6_5_TSLA + x_0_0_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7: o_0_0_7_TSLA - x_0_0_7_TSLA + x_0_0_TSLA >= 0
A_abs_stockTSLA_in_0_0_7_0: o_0_0_7_0_TSLA - x_0_0_7_0_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7_1: o_0_0_7_1_TSLA - x_0_0_7_1_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7_2: o_0_0_7_2_TSLA - x_0_0_7_2_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7_3: o_0_0_7_3_TSLA - x_0_0_7_3_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7_4: o_0_0_7_4_TSLA - x_0_0_7_4_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_0_7_5: o_0_0_7_5_TSLA - x_0_0_7_5_TSLA + x_0_0_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1: o_0_1_TSLA - x_0_1_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_1_0: o_0_1_0_TSLA - x_0_1_0_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_0_0: o_0_1_0_0_TSLA - x_0_1_0_0_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_0_1: o_0_1_0_1_TSLA - x_0_1_0_1_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_0_2: o_0_1_0_2_TSLA - x_0_1_0_2_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_0_3: o_0_1_0_3_TSLA - x_0_1_0_3_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_0_4: o_0_1_0_4_TSLA - x_0_1_0_4_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_0_5: o_0_1_0_5_TSLA - x_0_1_0_5_TSLA + x_0_1_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1: o_0_1_1_TSLA - x_0_1_1_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_1_0: o_0_1_1_0_TSLA - x_0_1_1_0_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1_1: o_0_1_1_1_TSLA - x_0_1_1_1_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1_2: o_0_1_1_2_TSLA - x_0_1_1_2_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1_3: o_0_1_1_3_TSLA - x_0_1_1_3_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1_4: o_0_1_1_4_TSLA - x_0_1_1_4_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_1_5: o_0_1_1_5_TSLA - x_0_1_1_5_TSLA + x_0_1_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2: o_0_1_2_TSLA - x_0_1_2_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_2_0: o_0_1_2_0_TSLA - x_0_1_2_0_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2_1: o_0_1_2_1_TSLA - x_0_1_2_1_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2_2: o_0_1_2_2_TSLA - x_0_1_2_2_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2_3: o_0_1_2_3_TSLA - x_0_1_2_3_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2_4: o_0_1_2_4_TSLA - x_0_1_2_4_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_2_5: o_0_1_2_5_TSLA - x_0_1_2_5_TSLA + x_0_1_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3: o_0_1_3_TSLA - x_0_1_3_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_3_0: o_0_1_3_0_TSLA - x_0_1_3_0_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3_1: o_0_1_3_1_TSLA - x_0_1_3_1_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3_2: o_0_1_3_2_TSLA - x_0_1_3_2_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3_3: o_0_1_3_3_TSLA - x_0_1_3_3_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3_4: o_0_1_3_4_TSLA - x_0_1_3_4_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_3_5: o_0_1_3_5_TSLA - x_0_1_3_5_TSLA + x_0_1_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4: o_0_1_4_TSLA - x_0_1_4_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_4_0: o_0_1_4_0_TSLA - x_0_1_4_0_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4_1: o_0_1_4_1_TSLA - x_0_1_4_1_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4_2: o_0_1_4_2_TSLA - x_0_1_4_2_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4_3: o_0_1_4_3_TSLA - x_0_1_4_3_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4_4: o_0_1_4_4_TSLA - x_0_1_4_4_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_4_5: o_0_1_4_5_TSLA - x_0_1_4_5_TSLA + x_0_1_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5: o_0_1_5_TSLA - x_0_1_5_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_5_0: o_0_1_5_0_TSLA - x_0_1_5_0_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5_1: o_0_1_5_1_TSLA - x_0_1_5_1_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5_2: o_0_1_5_2_TSLA - x_0_1_5_2_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5_3: o_0_1_5_3_TSLA - x_0_1_5_3_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5_4: o_0_1_5_4_TSLA - x_0_1_5_4_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_5_5: o_0_1_5_5_TSLA - x_0_1_5_5_TSLA + x_0_1_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6: o_0_1_6_TSLA - x_0_1_6_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_6_0: o_0_1_6_0_TSLA - x_0_1_6_0_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6_1: o_0_1_6_1_TSLA - x_0_1_6_1_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6_2: o_0_1_6_2_TSLA - x_0_1_6_2_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6_3: o_0_1_6_3_TSLA - x_0_1_6_3_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6_4: o_0_1_6_4_TSLA - x_0_1_6_4_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_6_5: o_0_1_6_5_TSLA - x_0_1_6_5_TSLA + x_0_1_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7: o_0_1_7_TSLA - x_0_1_7_TSLA + x_0_1_TSLA >= 0
A_abs_stockTSLA_in_0_1_7_0: o_0_1_7_0_TSLA - x_0_1_7_0_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7_1: o_0_1_7_1_TSLA - x_0_1_7_1_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7_2: o_0_1_7_2_TSLA - x_0_1_7_2_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7_3: o_0_1_7_3_TSLA - x_0_1_7_3_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7_4: o_0_1_7_4_TSLA - x_0_1_7_4_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_1_7_5: o_0_1_7_5_TSLA - x_0_1_7_5_TSLA + x_0_1_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2: o_0_2_TSLA - x_0_2_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_2_0: o_0_2_0_TSLA - x_0_2_0_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_0_0: o_0_2_0_0_TSLA - x_0_2_0_0_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_0_1: o_0_2_0_1_TSLA - x_0_2_0_1_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_0_2: o_0_2_0_2_TSLA - x_0_2_0_2_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_0_3: o_0_2_0_3_TSLA - x_0_2_0_3_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_0_4: o_0_2_0_4_TSLA - x_0_2_0_4_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_0_5: o_0_2_0_5_TSLA - x_0_2_0_5_TSLA + x_0_2_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1: o_0_2_1_TSLA - x_0_2_1_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_1_0: o_0_2_1_0_TSLA - x_0_2_1_0_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1_1: o_0_2_1_1_TSLA - x_0_2_1_1_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1_2: o_0_2_1_2_TSLA - x_0_2_1_2_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1_3: o_0_2_1_3_TSLA - x_0_2_1_3_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1_4: o_0_2_1_4_TSLA - x_0_2_1_4_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_1_5: o_0_2_1_5_TSLA - x_0_2_1_5_TSLA + x_0_2_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2: o_0_2_2_TSLA - x_0_2_2_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_2_0: o_0_2_2_0_TSLA - x_0_2_2_0_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2_1: o_0_2_2_1_TSLA - x_0_2_2_1_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2_2: o_0_2_2_2_TSLA - x_0_2_2_2_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2_3: o_0_2_2_3_TSLA - x_0_2_2_3_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2_4: o_0_2_2_4_TSLA - x_0_2_2_4_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_2_5: o_0_2_2_5_TSLA - x_0_2_2_5_TSLA + x_0_2_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3: o_0_2_3_TSLA - x_0_2_3_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_3_0: o_0_2_3_0_TSLA - x_0_2_3_0_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3_1: o_0_2_3_1_TSLA - x_0_2_3_1_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3_2: o_0_2_3_2_TSLA - x_0_2_3_2_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3_3: o_0_2_3_3_TSLA - x_0_2_3_3_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3_4: o_0_2_3_4_TSLA - x_0_2_3_4_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_3_5: o_0_2_3_5_TSLA - x_0_2_3_5_TSLA + x_0_2_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4: o_0_2_4_TSLA - x_0_2_4_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_4_0: o_0_2_4_0_TSLA - x_0_2_4_0_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4_1: o_0_2_4_1_TSLA - x_0_2_4_1_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4_2: o_0_2_4_2_TSLA - x_0_2_4_2_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4_3: o_0_2_4_3_TSLA - x_0_2_4_3_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4_4: o_0_2_4_4_TSLA - x_0_2_4_4_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_4_5: o_0_2_4_5_TSLA - x_0_2_4_5_TSLA + x_0_2_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5: o_0_2_5_TSLA - x_0_2_5_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_5_0: o_0_2_5_0_TSLA - x_0_2_5_0_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5_1: o_0_2_5_1_TSLA - x_0_2_5_1_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5_2: o_0_2_5_2_TSLA - x_0_2_5_2_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5_3: o_0_2_5_3_TSLA - x_0_2_5_3_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5_4: o_0_2_5_4_TSLA - x_0_2_5_4_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_5_5: o_0_2_5_5_TSLA - x_0_2_5_5_TSLA + x_0_2_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6: o_0_2_6_TSLA - x_0_2_6_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_6_0: o_0_2_6_0_TSLA - x_0_2_6_0_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6_1: o_0_2_6_1_TSLA - x_0_2_6_1_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6_2: o_0_2_6_2_TSLA - x_0_2_6_2_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6_3: o_0_2_6_3_TSLA - x_0_2_6_3_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6_4: o_0_2_6_4_TSLA - x_0_2_6_4_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_6_5: o_0_2_6_5_TSLA - x_0_2_6_5_TSLA + x_0_2_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7: o_0_2_7_TSLA - x_0_2_7_TSLA + x_0_2_TSLA >= 0
A_abs_stockTSLA_in_0_2_7_0: o_0_2_7_0_TSLA - x_0_2_7_0_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7_1: o_0_2_7_1_TSLA - x_0_2_7_1_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7_2: o_0_2_7_2_TSLA - x_0_2_7_2_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7_3: o_0_2_7_3_TSLA - x_0_2_7_3_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7_4: o_0_2_7_4_TSLA - x_0_2_7_4_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_2_7_5: o_0_2_7_5_TSLA - x_0_2_7_5_TSLA + x_0_2_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3: o_0_3_TSLA - x_0_3_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_3_0: o_0_3_0_TSLA - x_0_3_0_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_0_0: o_0_3_0_0_TSLA - x_0_3_0_0_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_0_1: o_0_3_0_1_TSLA - x_0_3_0_1_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_0_2: o_0_3_0_2_TSLA - x_0_3_0_2_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_0_3: o_0_3_0_3_TSLA - x_0_3_0_3_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_0_4: o_0_3_0_4_TSLA - x_0_3_0_4_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_0_5: o_0_3_0_5_TSLA - x_0_3_0_5_TSLA + x_0_3_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1: o_0_3_1_TSLA - x_0_3_1_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_1_0: o_0_3_1_0_TSLA - x_0_3_1_0_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1_1: o_0_3_1_1_TSLA - x_0_3_1_1_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1_2: o_0_3_1_2_TSLA - x_0_3_1_2_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1_3: o_0_3_1_3_TSLA - x_0_3_1_3_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1_4: o_0_3_1_4_TSLA - x_0_3_1_4_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_1_5: o_0_3_1_5_TSLA - x_0_3_1_5_TSLA + x_0_3_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2: o_0_3_2_TSLA - x_0_3_2_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_2_0: o_0_3_2_0_TSLA - x_0_3_2_0_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2_1: o_0_3_2_1_TSLA - x_0_3_2_1_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2_2: o_0_3_2_2_TSLA - x_0_3_2_2_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2_3: o_0_3_2_3_TSLA - x_0_3_2_3_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2_4: o_0_3_2_4_TSLA - x_0_3_2_4_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_2_5: o_0_3_2_5_TSLA - x_0_3_2_5_TSLA + x_0_3_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3: o_0_3_3_TSLA - x_0_3_3_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_3_0: o_0_3_3_0_TSLA - x_0_3_3_0_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3_1: o_0_3_3_1_TSLA - x_0_3_3_1_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3_2: o_0_3_3_2_TSLA - x_0_3_3_2_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3_3: o_0_3_3_3_TSLA - x_0_3_3_3_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3_4: o_0_3_3_4_TSLA - x_0_3_3_4_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_3_5: o_0_3_3_5_TSLA - x_0_3_3_5_TSLA + x_0_3_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4: o_0_3_4_TSLA - x_0_3_4_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_4_0: o_0_3_4_0_TSLA - x_0_3_4_0_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4_1: o_0_3_4_1_TSLA - x_0_3_4_1_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4_2: o_0_3_4_2_TSLA - x_0_3_4_2_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4_3: o_0_3_4_3_TSLA - x_0_3_4_3_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4_4: o_0_3_4_4_TSLA - x_0_3_4_4_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_4_5: o_0_3_4_5_TSLA - x_0_3_4_5_TSLA + x_0_3_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5: o_0_3_5_TSLA - x_0_3_5_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_5_0: o_0_3_5_0_TSLA - x_0_3_5_0_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5_1: o_0_3_5_1_TSLA - x_0_3_5_1_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5_2: o_0_3_5_2_TSLA - x_0_3_5_2_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5_3: o_0_3_5_3_TSLA - x_0_3_5_3_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5_4: o_0_3_5_4_TSLA - x_0_3_5_4_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_5_5: o_0_3_5_5_TSLA - x_0_3_5_5_TSLA + x_0_3_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6: o_0_3_6_TSLA - x_0_3_6_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_6_0: o_0_3_6_0_TSLA - x_0_3_6_0_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6_1: o_0_3_6_1_TSLA - x_0_3_6_1_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6_2: o_0_3_6_2_TSLA - x_0_3_6_2_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6_3: o_0_3_6_3_TSLA - x_0_3_6_3_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6_4: o_0_3_6_4_TSLA - x_0_3_6_4_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_6_5: o_0_3_6_5_TSLA - x_0_3_6_5_TSLA + x_0_3_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7: o_0_3_7_TSLA - x_0_3_7_TSLA + x_0_3_TSLA >= 0
A_abs_stockTSLA_in_0_3_7_0: o_0_3_7_0_TSLA - x_0_3_7_0_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7_1: o_0_3_7_1_TSLA - x_0_3_7_1_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7_2: o_0_3_7_2_TSLA - x_0_3_7_2_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7_3: o_0_3_7_3_TSLA - x_0_3_7_3_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7_4: o_0_3_7_4_TSLA - x_0_3_7_4_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_3_7_5: o_0_3_7_5_TSLA - x_0_3_7_5_TSLA + x_0_3_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4: o_0_4_TSLA - x_0_4_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_4_0: o_0_4_0_TSLA - x_0_4_0_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_0_0: o_0_4_0_0_TSLA - x_0_4_0_0_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_0_1: o_0_4_0_1_TSLA - x_0_4_0_1_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_0_2: o_0_4_0_2_TSLA - x_0_4_0_2_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_0_3: o_0_4_0_3_TSLA - x_0_4_0_3_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_0_4: o_0_4_0_4_TSLA - x_0_4_0_4_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_0_5: o_0_4_0_5_TSLA - x_0_4_0_5_TSLA + x_0_4_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1: o_0_4_1_TSLA - x_0_4_1_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_1_0: o_0_4_1_0_TSLA - x_0_4_1_0_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1_1: o_0_4_1_1_TSLA - x_0_4_1_1_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1_2: o_0_4_1_2_TSLA - x_0_4_1_2_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1_3: o_0_4_1_3_TSLA - x_0_4_1_3_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1_4: o_0_4_1_4_TSLA - x_0_4_1_4_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_1_5: o_0_4_1_5_TSLA - x_0_4_1_5_TSLA + x_0_4_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2: o_0_4_2_TSLA - x_0_4_2_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_2_0: o_0_4_2_0_TSLA - x_0_4_2_0_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2_1: o_0_4_2_1_TSLA - x_0_4_2_1_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2_2: o_0_4_2_2_TSLA - x_0_4_2_2_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2_3: o_0_4_2_3_TSLA - x_0_4_2_3_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2_4: o_0_4_2_4_TSLA - x_0_4_2_4_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_2_5: o_0_4_2_5_TSLA - x_0_4_2_5_TSLA + x_0_4_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3: o_0_4_3_TSLA - x_0_4_3_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_3_0: o_0_4_3_0_TSLA - x_0_4_3_0_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3_1: o_0_4_3_1_TSLA - x_0_4_3_1_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3_2: o_0_4_3_2_TSLA - x_0_4_3_2_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3_3: o_0_4_3_3_TSLA - x_0_4_3_3_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3_4: o_0_4_3_4_TSLA - x_0_4_3_4_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_3_5: o_0_4_3_5_TSLA - x_0_4_3_5_TSLA + x_0_4_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4: o_0_4_4_TSLA - x_0_4_4_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_4_0: o_0_4_4_0_TSLA - x_0_4_4_0_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4_1: o_0_4_4_1_TSLA - x_0_4_4_1_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4_2: o_0_4_4_2_TSLA - x_0_4_4_2_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4_3: o_0_4_4_3_TSLA - x_0_4_4_3_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4_4: o_0_4_4_4_TSLA - x_0_4_4_4_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_4_5: o_0_4_4_5_TSLA - x_0_4_4_5_TSLA + x_0_4_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5: o_0_4_5_TSLA - x_0_4_5_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_5_0: o_0_4_5_0_TSLA - x_0_4_5_0_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5_1: o_0_4_5_1_TSLA - x_0_4_5_1_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5_2: o_0_4_5_2_TSLA - x_0_4_5_2_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5_3: o_0_4_5_3_TSLA - x_0_4_5_3_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5_4: o_0_4_5_4_TSLA - x_0_4_5_4_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_5_5: o_0_4_5_5_TSLA - x_0_4_5_5_TSLA + x_0_4_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6: o_0_4_6_TSLA - x_0_4_6_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_6_0: o_0_4_6_0_TSLA - x_0_4_6_0_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6_1: o_0_4_6_1_TSLA - x_0_4_6_1_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6_2: o_0_4_6_2_TSLA - x_0_4_6_2_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6_3: o_0_4_6_3_TSLA - x_0_4_6_3_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6_4: o_0_4_6_4_TSLA - x_0_4_6_4_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_6_5: o_0_4_6_5_TSLA - x_0_4_6_5_TSLA + x_0_4_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7: o_0_4_7_TSLA - x_0_4_7_TSLA + x_0_4_TSLA >= 0
A_abs_stockTSLA_in_0_4_7_0: o_0_4_7_0_TSLA - x_0_4_7_0_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7_1: o_0_4_7_1_TSLA - x_0_4_7_1_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7_2: o_0_4_7_2_TSLA - x_0_4_7_2_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7_3: o_0_4_7_3_TSLA - x_0_4_7_3_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7_4: o_0_4_7_4_TSLA - x_0_4_7_4_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_4_7_5: o_0_4_7_5_TSLA - x_0_4_7_5_TSLA + x_0_4_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5: o_0_5_TSLA - x_0_5_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_5_0: o_0_5_0_TSLA - x_0_5_0_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_0_0: o_0_5_0_0_TSLA - x_0_5_0_0_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_0_1: o_0_5_0_1_TSLA - x_0_5_0_1_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_0_2: o_0_5_0_2_TSLA - x_0_5_0_2_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_0_3: o_0_5_0_3_TSLA - x_0_5_0_3_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_0_4: o_0_5_0_4_TSLA - x_0_5_0_4_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_0_5: o_0_5_0_5_TSLA - x_0_5_0_5_TSLA + x_0_5_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1: o_0_5_1_TSLA - x_0_5_1_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_1_0: o_0_5_1_0_TSLA - x_0_5_1_0_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1_1: o_0_5_1_1_TSLA - x_0_5_1_1_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1_2: o_0_5_1_2_TSLA - x_0_5_1_2_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1_3: o_0_5_1_3_TSLA - x_0_5_1_3_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1_4: o_0_5_1_4_TSLA - x_0_5_1_4_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_1_5: o_0_5_1_5_TSLA - x_0_5_1_5_TSLA + x_0_5_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2: o_0_5_2_TSLA - x_0_5_2_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_2_0: o_0_5_2_0_TSLA - x_0_5_2_0_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2_1: o_0_5_2_1_TSLA - x_0_5_2_1_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2_2: o_0_5_2_2_TSLA - x_0_5_2_2_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2_3: o_0_5_2_3_TSLA - x_0_5_2_3_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2_4: o_0_5_2_4_TSLA - x_0_5_2_4_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_2_5: o_0_5_2_5_TSLA - x_0_5_2_5_TSLA + x_0_5_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3: o_0_5_3_TSLA - x_0_5_3_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_3_0: o_0_5_3_0_TSLA - x_0_5_3_0_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3_1: o_0_5_3_1_TSLA - x_0_5_3_1_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3_2: o_0_5_3_2_TSLA - x_0_5_3_2_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3_3: o_0_5_3_3_TSLA - x_0_5_3_3_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3_4: o_0_5_3_4_TSLA - x_0_5_3_4_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_3_5: o_0_5_3_5_TSLA - x_0_5_3_5_TSLA + x_0_5_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4: o_0_5_4_TSLA - x_0_5_4_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_4_0: o_0_5_4_0_TSLA - x_0_5_4_0_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4_1: o_0_5_4_1_TSLA - x_0_5_4_1_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4_2: o_0_5_4_2_TSLA - x_0_5_4_2_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4_3: o_0_5_4_3_TSLA - x_0_5_4_3_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4_4: o_0_5_4_4_TSLA - x_0_5_4_4_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_4_5: o_0_5_4_5_TSLA - x_0_5_4_5_TSLA + x_0_5_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5: o_0_5_5_TSLA - x_0_5_5_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_5_0: o_0_5_5_0_TSLA - x_0_5_5_0_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5_1: o_0_5_5_1_TSLA - x_0_5_5_1_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5_2: o_0_5_5_2_TSLA - x_0_5_5_2_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5_3: o_0_5_5_3_TSLA - x_0_5_5_3_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5_4: o_0_5_5_4_TSLA - x_0_5_5_4_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_5_5: o_0_5_5_5_TSLA - x_0_5_5_5_TSLA + x_0_5_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6: o_0_5_6_TSLA - x_0_5_6_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_6_0: o_0_5_6_0_TSLA - x_0_5_6_0_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6_1: o_0_5_6_1_TSLA - x_0_5_6_1_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6_2: o_0_5_6_2_TSLA - x_0_5_6_2_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6_3: o_0_5_6_3_TSLA - x_0_5_6_3_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6_4: o_0_5_6_4_TSLA - x_0_5_6_4_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_6_5: o_0_5_6_5_TSLA - x_0_5_6_5_TSLA + x_0_5_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7: o_0_5_7_TSLA - x_0_5_7_TSLA + x_0_5_TSLA >= 0
A_abs_stockTSLA_in_0_5_7_0: o_0_5_7_0_TSLA - x_0_5_7_0_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7_1: o_0_5_7_1_TSLA - x_0_5_7_1_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7_2: o_0_5_7_2_TSLA - x_0_5_7_2_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7_3: o_0_5_7_3_TSLA - x_0_5_7_3_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7_4: o_0_5_7_4_TSLA - x_0_5_7_4_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_5_7_5: o_0_5_7_5_TSLA - x_0_5_7_5_TSLA + x_0_5_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6: o_0_6_TSLA - x_0_6_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_6_0: o_0_6_0_TSLA - x_0_6_0_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_0_0: o_0_6_0_0_TSLA - x_0_6_0_0_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_0_1: o_0_6_0_1_TSLA - x_0_6_0_1_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_0_2: o_0_6_0_2_TSLA - x_0_6_0_2_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_0_3: o_0_6_0_3_TSLA - x_0_6_0_3_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_0_4: o_0_6_0_4_TSLA - x_0_6_0_4_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_0_5: o_0_6_0_5_TSLA - x_0_6_0_5_TSLA + x_0_6_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1: o_0_6_1_TSLA - x_0_6_1_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_1_0: o_0_6_1_0_TSLA - x_0_6_1_0_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1_1: o_0_6_1_1_TSLA - x_0_6_1_1_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1_2: o_0_6_1_2_TSLA - x_0_6_1_2_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1_3: o_0_6_1_3_TSLA - x_0_6_1_3_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1_4: o_0_6_1_4_TSLA - x_0_6_1_4_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_1_5: o_0_6_1_5_TSLA - x_0_6_1_5_TSLA + x_0_6_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2: o_0_6_2_TSLA - x_0_6_2_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_2_0: o_0_6_2_0_TSLA - x_0_6_2_0_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2_1: o_0_6_2_1_TSLA - x_0_6_2_1_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2_2: o_0_6_2_2_TSLA - x_0_6_2_2_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2_3: o_0_6_2_3_TSLA - x_0_6_2_3_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2_4: o_0_6_2_4_TSLA - x_0_6_2_4_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_2_5: o_0_6_2_5_TSLA - x_0_6_2_5_TSLA + x_0_6_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3: o_0_6_3_TSLA - x_0_6_3_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_3_0: o_0_6_3_0_TSLA - x_0_6_3_0_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3_1: o_0_6_3_1_TSLA - x_0_6_3_1_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3_2: o_0_6_3_2_TSLA - x_0_6_3_2_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3_3: o_0_6_3_3_TSLA - x_0_6_3_3_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3_4: o_0_6_3_4_TSLA - x_0_6_3_4_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_3_5: o_0_6_3_5_TSLA - x_0_6_3_5_TSLA + x_0_6_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4: o_0_6_4_TSLA - x_0_6_4_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_4_0: o_0_6_4_0_TSLA - x_0_6_4_0_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4_1: o_0_6_4_1_TSLA - x_0_6_4_1_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4_2: o_0_6_4_2_TSLA - x_0_6_4_2_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4_3: o_0_6_4_3_TSLA - x_0_6_4_3_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4_4: o_0_6_4_4_TSLA - x_0_6_4_4_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_4_5: o_0_6_4_5_TSLA - x_0_6_4_5_TSLA + x_0_6_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5: o_0_6_5_TSLA - x_0_6_5_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_5_0: o_0_6_5_0_TSLA - x_0_6_5_0_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5_1: o_0_6_5_1_TSLA - x_0_6_5_1_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5_2: o_0_6_5_2_TSLA - x_0_6_5_2_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5_3: o_0_6_5_3_TSLA - x_0_6_5_3_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5_4: o_0_6_5_4_TSLA - x_0_6_5_4_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_5_5: o_0_6_5_5_TSLA - x_0_6_5_5_TSLA + x_0_6_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6: o_0_6_6_TSLA - x_0_6_6_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_6_0: o_0_6_6_0_TSLA - x_0_6_6_0_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6_1: o_0_6_6_1_TSLA - x_0_6_6_1_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6_2: o_0_6_6_2_TSLA - x_0_6_6_2_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6_3: o_0_6_6_3_TSLA - x_0_6_6_3_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6_4: o_0_6_6_4_TSLA - x_0_6_6_4_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_6_5: o_0_6_6_5_TSLA - x_0_6_6_5_TSLA + x_0_6_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7: o_0_6_7_TSLA - x_0_6_7_TSLA + x_0_6_TSLA >= 0
A_abs_stockTSLA_in_0_6_7_0: o_0_6_7_0_TSLA - x_0_6_7_0_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7_1: o_0_6_7_1_TSLA - x_0_6_7_1_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7_2: o_0_6_7_2_TSLA - x_0_6_7_2_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7_3: o_0_6_7_3_TSLA - x_0_6_7_3_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7_4: o_0_6_7_4_TSLA - x_0_6_7_4_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_6_7_5: o_0_6_7_5_TSLA - x_0_6_7_5_TSLA + x_0_6_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7: o_0_7_TSLA - x_0_7_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_7_0: o_0_7_0_TSLA - x_0_7_0_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_0_0: o_0_7_0_0_TSLA - x_0_7_0_0_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_0_1: o_0_7_0_1_TSLA - x_0_7_0_1_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_0_2: o_0_7_0_2_TSLA - x_0_7_0_2_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_0_3: o_0_7_0_3_TSLA - x_0_7_0_3_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_0_4: o_0_7_0_4_TSLA - x_0_7_0_4_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_0_5: o_0_7_0_5_TSLA - x_0_7_0_5_TSLA + x_0_7_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1: o_0_7_1_TSLA - x_0_7_1_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_1_0: o_0_7_1_0_TSLA - x_0_7_1_0_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1_1: o_0_7_1_1_TSLA - x_0_7_1_1_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1_2: o_0_7_1_2_TSLA - x_0_7_1_2_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1_3: o_0_7_1_3_TSLA - x_0_7_1_3_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1_4: o_0_7_1_4_TSLA - x_0_7_1_4_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_1_5: o_0_7_1_5_TSLA - x_0_7_1_5_TSLA + x_0_7_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2: o_0_7_2_TSLA - x_0_7_2_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_2_0: o_0_7_2_0_TSLA - x_0_7_2_0_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2_1: o_0_7_2_1_TSLA - x_0_7_2_1_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2_2: o_0_7_2_2_TSLA - x_0_7_2_2_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2_3: o_0_7_2_3_TSLA - x_0_7_2_3_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2_4: o_0_7_2_4_TSLA - x_0_7_2_4_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_2_5: o_0_7_2_5_TSLA - x_0_7_2_5_TSLA + x_0_7_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3: o_0_7_3_TSLA - x_0_7_3_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_3_0: o_0_7_3_0_TSLA - x_0_7_3_0_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3_1: o_0_7_3_1_TSLA - x_0_7_3_1_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3_2: o_0_7_3_2_TSLA - x_0_7_3_2_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3_3: o_0_7_3_3_TSLA - x_0_7_3_3_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3_4: o_0_7_3_4_TSLA - x_0_7_3_4_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_3_5: o_0_7_3_5_TSLA - x_0_7_3_5_TSLA + x_0_7_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4: o_0_7_4_TSLA - x_0_7_4_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_4_0: o_0_7_4_0_TSLA - x_0_7_4_0_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4_1: o_0_7_4_1_TSLA - x_0_7_4_1_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4_2: o_0_7_4_2_TSLA - x_0_7_4_2_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4_3: o_0_7_4_3_TSLA - x_0_7_4_3_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4_4: o_0_7_4_4_TSLA - x_0_7_4_4_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_4_5: o_0_7_4_5_TSLA - x_0_7_4_5_TSLA + x_0_7_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5: o_0_7_5_TSLA - x_0_7_5_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_5_0: o_0_7_5_0_TSLA - x_0_7_5_0_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5_1: o_0_7_5_1_TSLA - x_0_7_5_1_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5_2: o_0_7_5_2_TSLA - x_0_7_5_2_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5_3: o_0_7_5_3_TSLA - x_0_7_5_3_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5_4: o_0_7_5_4_TSLA - x_0_7_5_4_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_5_5: o_0_7_5_5_TSLA - x_0_7_5_5_TSLA + x_0_7_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6: o_0_7_6_TSLA - x_0_7_6_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_6_0: o_0_7_6_0_TSLA - x_0_7_6_0_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6_1: o_0_7_6_1_TSLA - x_0_7_6_1_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6_2: o_0_7_6_2_TSLA - x_0_7_6_2_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6_3: o_0_7_6_3_TSLA - x_0_7_6_3_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6_4: o_0_7_6_4_TSLA - x_0_7_6_4_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_6_5: o_0_7_6_5_TSLA - x_0_7_6_5_TSLA + x_0_7_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7: o_0_7_7_TSLA - x_0_7_7_TSLA + x_0_7_TSLA >= 0
A_abs_stockTSLA_in_0_7_7_0: o_0_7_7_0_TSLA - x_0_7_7_0_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7_1: o_0_7_7_1_TSLA - x_0_7_7_1_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7_2: o_0_7_7_2_TSLA - x_0_7_7_2_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7_3: o_0_7_7_3_TSLA - x_0_7_7_3_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7_4: o_0_7_7_4_TSLA - x_0_7_7_4_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_7_7_5: o_0_7_7_5_TSLA - x_0_7_7_5_TSLA + x_0_7_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8: o_0_8_TSLA - x_0_8_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_8_0: o_0_8_0_TSLA - x_0_8_0_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_0_0: o_0_8_0_0_TSLA - x_0_8_0_0_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_0_1: o_0_8_0_1_TSLA - x_0_8_0_1_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_0_2: o_0_8_0_2_TSLA - x_0_8_0_2_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_0_3: o_0_8_0_3_TSLA - x_0_8_0_3_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_0_4: o_0_8_0_4_TSLA - x_0_8_0_4_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_0_5: o_0_8_0_5_TSLA - x_0_8_0_5_TSLA + x_0_8_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1: o_0_8_1_TSLA - x_0_8_1_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_1_0: o_0_8_1_0_TSLA - x_0_8_1_0_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1_1: o_0_8_1_1_TSLA - x_0_8_1_1_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1_2: o_0_8_1_2_TSLA - x_0_8_1_2_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1_3: o_0_8_1_3_TSLA - x_0_8_1_3_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1_4: o_0_8_1_4_TSLA - x_0_8_1_4_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_1_5: o_0_8_1_5_TSLA - x_0_8_1_5_TSLA + x_0_8_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2: o_0_8_2_TSLA - x_0_8_2_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_2_0: o_0_8_2_0_TSLA - x_0_8_2_0_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2_1: o_0_8_2_1_TSLA - x_0_8_2_1_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2_2: o_0_8_2_2_TSLA - x_0_8_2_2_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2_3: o_0_8_2_3_TSLA - x_0_8_2_3_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2_4: o_0_8_2_4_TSLA - x_0_8_2_4_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_2_5: o_0_8_2_5_TSLA - x_0_8_2_5_TSLA + x_0_8_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3: o_0_8_3_TSLA - x_0_8_3_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_3_0: o_0_8_3_0_TSLA - x_0_8_3_0_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3_1: o_0_8_3_1_TSLA - x_0_8_3_1_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3_2: o_0_8_3_2_TSLA - x_0_8_3_2_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3_3: o_0_8_3_3_TSLA - x_0_8_3_3_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3_4: o_0_8_3_4_TSLA - x_0_8_3_4_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_3_5: o_0_8_3_5_TSLA - x_0_8_3_5_TSLA + x_0_8_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4: o_0_8_4_TSLA - x_0_8_4_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_4_0: o_0_8_4_0_TSLA - x_0_8_4_0_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4_1: o_0_8_4_1_TSLA - x_0_8_4_1_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4_2: o_0_8_4_2_TSLA - x_0_8_4_2_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4_3: o_0_8_4_3_TSLA - x_0_8_4_3_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4_4: o_0_8_4_4_TSLA - x_0_8_4_4_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_4_5: o_0_8_4_5_TSLA - x_0_8_4_5_TSLA + x_0_8_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5: o_0_8_5_TSLA - x_0_8_5_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_5_0: o_0_8_5_0_TSLA - x_0_8_5_0_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5_1: o_0_8_5_1_TSLA - x_0_8_5_1_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5_2: o_0_8_5_2_TSLA - x_0_8_5_2_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5_3: o_0_8_5_3_TSLA - x_0_8_5_3_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5_4: o_0_8_5_4_TSLA - x_0_8_5_4_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_5_5: o_0_8_5_5_TSLA - x_0_8_5_5_TSLA + x_0_8_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6: o_0_8_6_TSLA - x_0_8_6_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_6_0: o_0_8_6_0_TSLA - x_0_8_6_0_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6_1: o_0_8_6_1_TSLA - x_0_8_6_1_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6_2: o_0_8_6_2_TSLA - x_0_8_6_2_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6_3: o_0_8_6_3_TSLA - x_0_8_6_3_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6_4: o_0_8_6_4_TSLA - x_0_8_6_4_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_6_5: o_0_8_6_5_TSLA - x_0_8_6_5_TSLA + x_0_8_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7: o_0_8_7_TSLA - x_0_8_7_TSLA + x_0_8_TSLA >= 0
A_abs_stockTSLA_in_0_8_7_0: o_0_8_7_0_TSLA - x_0_8_7_0_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7_1: o_0_8_7_1_TSLA - x_0_8_7_1_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7_2: o_0_8_7_2_TSLA - x_0_8_7_2_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7_3: o_0_8_7_3_TSLA - x_0_8_7_3_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7_4: o_0_8_7_4_TSLA - x_0_8_7_4_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_8_7_5: o_0_8_7_5_TSLA - x_0_8_7_5_TSLA + x_0_8_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9: o_0_9_TSLA - x_0_9_TSLA + x_0_TSLA >= 0
A_abs_stockTSLA_in_0_9_0: o_0_9_0_TSLA - x_0_9_0_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_0_0: o_0_9_0_0_TSLA - x_0_9_0_0_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_0_1: o_0_9_0_1_TSLA - x_0_9_0_1_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_0_2: o_0_9_0_2_TSLA - x_0_9_0_2_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_0_3: o_0_9_0_3_TSLA - x_0_9_0_3_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_0_4: o_0_9_0_4_TSLA - x_0_9_0_4_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_0_5: o_0_9_0_5_TSLA - x_0_9_0_5_TSLA + x_0_9_0_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1: o_0_9_1_TSLA - x_0_9_1_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_1_0: o_0_9_1_0_TSLA - x_0_9_1_0_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1_1: o_0_9_1_1_TSLA - x_0_9_1_1_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1_2: o_0_9_1_2_TSLA - x_0_9_1_2_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1_3: o_0_9_1_3_TSLA - x_0_9_1_3_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1_4: o_0_9_1_4_TSLA - x_0_9_1_4_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_1_5: o_0_9_1_5_TSLA - x_0_9_1_5_TSLA + x_0_9_1_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2: o_0_9_2_TSLA - x_0_9_2_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_2_0: o_0_9_2_0_TSLA - x_0_9_2_0_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2_1: o_0_9_2_1_TSLA - x_0_9_2_1_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2_2: o_0_9_2_2_TSLA - x_0_9_2_2_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2_3: o_0_9_2_3_TSLA - x_0_9_2_3_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2_4: o_0_9_2_4_TSLA - x_0_9_2_4_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_2_5: o_0_9_2_5_TSLA - x_0_9_2_5_TSLA + x_0_9_2_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3: o_0_9_3_TSLA - x_0_9_3_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_3_0: o_0_9_3_0_TSLA - x_0_9_3_0_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3_1: o_0_9_3_1_TSLA - x_0_9_3_1_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3_2: o_0_9_3_2_TSLA - x_0_9_3_2_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3_3: o_0_9_3_3_TSLA - x_0_9_3_3_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3_4: o_0_9_3_4_TSLA - x_0_9_3_4_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_3_5: o_0_9_3_5_TSLA - x_0_9_3_5_TSLA + x_0_9_3_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4: o_0_9_4_TSLA - x_0_9_4_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_4_0: o_0_9_4_0_TSLA - x_0_9_4_0_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4_1: o_0_9_4_1_TSLA - x_0_9_4_1_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4_2: o_0_9_4_2_TSLA - x_0_9_4_2_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4_3: o_0_9_4_3_TSLA - x_0_9_4_3_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4_4: o_0_9_4_4_TSLA - x_0_9_4_4_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_4_5: o_0_9_4_5_TSLA - x_0_9_4_5_TSLA + x_0_9_4_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5: o_0_9_5_TSLA - x_0_9_5_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_5_0: o_0_9_5_0_TSLA - x_0_9_5_0_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5_1: o_0_9_5_1_TSLA - x_0_9_5_1_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5_2: o_0_9_5_2_TSLA - x_0_9_5_2_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5_3: o_0_9_5_3_TSLA - x_0_9_5_3_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5_4: o_0_9_5_4_TSLA - x_0_9_5_4_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_5_5: o_0_9_5_5_TSLA - x_0_9_5_5_TSLA + x_0_9_5_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6: o_0_9_6_TSLA - x_0_9_6_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_6_0: o_0_9_6_0_TSLA - x_0_9_6_0_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6_1: o_0_9_6_1_TSLA - x_0_9_6_1_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6_2: o_0_9_6_2_TSLA - x_0_9_6_2_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6_3: o_0_9_6_3_TSLA - x_0_9_6_3_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6_4: o_0_9_6_4_TSLA - x_0_9_6_4_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_6_5: o_0_9_6_5_TSLA - x_0_9_6_5_TSLA + x_0_9_6_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7: o_0_9_7_TSLA - x_0_9_7_TSLA + x_0_9_TSLA >= 0
A_abs_stockTSLA_in_0_9_7_0: o_0_9_7_0_TSLA - x_0_9_7_0_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7_1: o_0_9_7_1_TSLA - x_0_9_7_1_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7_2: o_0_9_7_2_TSLA - x_0_9_7_2_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7_3: o_0_9_7_3_TSLA - x_0_9_7_3_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7_4: o_0_9_7_4_TSLA - x_0_9_7_4_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockTSLA_in_0_9_7_5: o_0_9_7_5_TSLA - x_0_9_7_5_TSLA + x_0_9_7_TSLA
 >= 0
A_abs_stockVRTX_in_0_0: o_0_0_VRTX - x_0_0_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_0: o_0_0_0_VRTX - x_0_0_0_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_0_0: o_0_0_0_0_VRTX - x_0_0_0_0_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_0_1: o_0_0_0_1_VRTX - x_0_0_0_1_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_0_2: o_0_0_0_2_VRTX - x_0_0_0_2_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_0_3: o_0_0_0_3_VRTX - x_0_0_0_3_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_0_4: o_0_0_0_4_VRTX - x_0_0_0_4_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_0_5: o_0_0_0_5_VRTX - x_0_0_0_5_VRTX + x_0_0_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1: o_0_0_1_VRTX - x_0_0_1_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_1_0: o_0_0_1_0_VRTX - x_0_0_1_0_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1_1: o_0_0_1_1_VRTX - x_0_0_1_1_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1_2: o_0_0_1_2_VRTX - x_0_0_1_2_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1_3: o_0_0_1_3_VRTX - x_0_0_1_3_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1_4: o_0_0_1_4_VRTX - x_0_0_1_4_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_1_5: o_0_0_1_5_VRTX - x_0_0_1_5_VRTX + x_0_0_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2: o_0_0_2_VRTX - x_0_0_2_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_2_0: o_0_0_2_0_VRTX - x_0_0_2_0_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2_1: o_0_0_2_1_VRTX - x_0_0_2_1_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2_2: o_0_0_2_2_VRTX - x_0_0_2_2_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2_3: o_0_0_2_3_VRTX - x_0_0_2_3_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2_4: o_0_0_2_4_VRTX - x_0_0_2_4_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_2_5: o_0_0_2_5_VRTX - x_0_0_2_5_VRTX + x_0_0_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3: o_0_0_3_VRTX - x_0_0_3_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_3_0: o_0_0_3_0_VRTX - x_0_0_3_0_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3_1: o_0_0_3_1_VRTX - x_0_0_3_1_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3_2: o_0_0_3_2_VRTX - x_0_0_3_2_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3_3: o_0_0_3_3_VRTX - x_0_0_3_3_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3_4: o_0_0_3_4_VRTX - x_0_0_3_4_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_3_5: o_0_0_3_5_VRTX - x_0_0_3_5_VRTX + x_0_0_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4: o_0_0_4_VRTX - x_0_0_4_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_4_0: o_0_0_4_0_VRTX - x_0_0_4_0_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4_1: o_0_0_4_1_VRTX - x_0_0_4_1_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4_2: o_0_0_4_2_VRTX - x_0_0_4_2_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4_3: o_0_0_4_3_VRTX - x_0_0_4_3_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4_4: o_0_0_4_4_VRTX - x_0_0_4_4_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_4_5: o_0_0_4_5_VRTX - x_0_0_4_5_VRTX + x_0_0_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5: o_0_0_5_VRTX - x_0_0_5_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_5_0: o_0_0_5_0_VRTX - x_0_0_5_0_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5_1: o_0_0_5_1_VRTX - x_0_0_5_1_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5_2: o_0_0_5_2_VRTX - x_0_0_5_2_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5_3: o_0_0_5_3_VRTX - x_0_0_5_3_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5_4: o_0_0_5_4_VRTX - x_0_0_5_4_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_5_5: o_0_0_5_5_VRTX - x_0_0_5_5_VRTX + x_0_0_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6: o_0_0_6_VRTX - x_0_0_6_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_6_0: o_0_0_6_0_VRTX - x_0_0_6_0_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6_1: o_0_0_6_1_VRTX - x_0_0_6_1_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6_2: o_0_0_6_2_VRTX - x_0_0_6_2_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6_3: o_0_0_6_3_VRTX - x_0_0_6_3_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6_4: o_0_0_6_4_VRTX - x_0_0_6_4_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_6_5: o_0_0_6_5_VRTX - x_0_0_6_5_VRTX + x_0_0_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7: o_0_0_7_VRTX - x_0_0_7_VRTX + x_0_0_VRTX >= 0
A_abs_stockVRTX_in_0_0_7_0: o_0_0_7_0_VRTX - x_0_0_7_0_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7_1: o_0_0_7_1_VRTX - x_0_0_7_1_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7_2: o_0_0_7_2_VRTX - x_0_0_7_2_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7_3: o_0_0_7_3_VRTX - x_0_0_7_3_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7_4: o_0_0_7_4_VRTX - x_0_0_7_4_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_0_7_5: o_0_0_7_5_VRTX - x_0_0_7_5_VRTX + x_0_0_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1: o_0_1_VRTX - x_0_1_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_1_0: o_0_1_0_VRTX - x_0_1_0_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_0_0: o_0_1_0_0_VRTX - x_0_1_0_0_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_0_1: o_0_1_0_1_VRTX - x_0_1_0_1_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_0_2: o_0_1_0_2_VRTX - x_0_1_0_2_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_0_3: o_0_1_0_3_VRTX - x_0_1_0_3_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_0_4: o_0_1_0_4_VRTX - x_0_1_0_4_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_0_5: o_0_1_0_5_VRTX - x_0_1_0_5_VRTX + x_0_1_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1: o_0_1_1_VRTX - x_0_1_1_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_1_0: o_0_1_1_0_VRTX - x_0_1_1_0_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1_1: o_0_1_1_1_VRTX - x_0_1_1_1_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1_2: o_0_1_1_2_VRTX - x_0_1_1_2_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1_3: o_0_1_1_3_VRTX - x_0_1_1_3_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1_4: o_0_1_1_4_VRTX - x_0_1_1_4_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_1_5: o_0_1_1_5_VRTX - x_0_1_1_5_VRTX + x_0_1_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2: o_0_1_2_VRTX - x_0_1_2_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_2_0: o_0_1_2_0_VRTX - x_0_1_2_0_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2_1: o_0_1_2_1_VRTX - x_0_1_2_1_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2_2: o_0_1_2_2_VRTX - x_0_1_2_2_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2_3: o_0_1_2_3_VRTX - x_0_1_2_3_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2_4: o_0_1_2_4_VRTX - x_0_1_2_4_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_2_5: o_0_1_2_5_VRTX - x_0_1_2_5_VRTX + x_0_1_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3: o_0_1_3_VRTX - x_0_1_3_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_3_0: o_0_1_3_0_VRTX - x_0_1_3_0_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3_1: o_0_1_3_1_VRTX - x_0_1_3_1_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3_2: o_0_1_3_2_VRTX - x_0_1_3_2_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3_3: o_0_1_3_3_VRTX - x_0_1_3_3_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3_4: o_0_1_3_4_VRTX - x_0_1_3_4_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_3_5: o_0_1_3_5_VRTX - x_0_1_3_5_VRTX + x_0_1_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4: o_0_1_4_VRTX - x_0_1_4_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_4_0: o_0_1_4_0_VRTX - x_0_1_4_0_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4_1: o_0_1_4_1_VRTX - x_0_1_4_1_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4_2: o_0_1_4_2_VRTX - x_0_1_4_2_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4_3: o_0_1_4_3_VRTX - x_0_1_4_3_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4_4: o_0_1_4_4_VRTX - x_0_1_4_4_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_4_5: o_0_1_4_5_VRTX - x_0_1_4_5_VRTX + x_0_1_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5: o_0_1_5_VRTX - x_0_1_5_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_5_0: o_0_1_5_0_VRTX - x_0_1_5_0_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5_1: o_0_1_5_1_VRTX - x_0_1_5_1_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5_2: o_0_1_5_2_VRTX - x_0_1_5_2_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5_3: o_0_1_5_3_VRTX - x_0_1_5_3_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5_4: o_0_1_5_4_VRTX - x_0_1_5_4_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_5_5: o_0_1_5_5_VRTX - x_0_1_5_5_VRTX + x_0_1_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6: o_0_1_6_VRTX - x_0_1_6_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_6_0: o_0_1_6_0_VRTX - x_0_1_6_0_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6_1: o_0_1_6_1_VRTX - x_0_1_6_1_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6_2: o_0_1_6_2_VRTX - x_0_1_6_2_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6_3: o_0_1_6_3_VRTX - x_0_1_6_3_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6_4: o_0_1_6_4_VRTX - x_0_1_6_4_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_6_5: o_0_1_6_5_VRTX - x_0_1_6_5_VRTX + x_0_1_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7: o_0_1_7_VRTX - x_0_1_7_VRTX + x_0_1_VRTX >= 0
A_abs_stockVRTX_in_0_1_7_0: o_0_1_7_0_VRTX - x_0_1_7_0_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7_1: o_0_1_7_1_VRTX - x_0_1_7_1_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7_2: o_0_1_7_2_VRTX - x_0_1_7_2_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7_3: o_0_1_7_3_VRTX - x_0_1_7_3_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7_4: o_0_1_7_4_VRTX - x_0_1_7_4_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_1_7_5: o_0_1_7_5_VRTX - x_0_1_7_5_VRTX + x_0_1_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2: o_0_2_VRTX - x_0_2_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_2_0: o_0_2_0_VRTX - x_0_2_0_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_0_0: o_0_2_0_0_VRTX - x_0_2_0_0_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_0_1: o_0_2_0_1_VRTX - x_0_2_0_1_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_0_2: o_0_2_0_2_VRTX - x_0_2_0_2_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_0_3: o_0_2_0_3_VRTX - x_0_2_0_3_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_0_4: o_0_2_0_4_VRTX - x_0_2_0_4_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_0_5: o_0_2_0_5_VRTX - x_0_2_0_5_VRTX + x_0_2_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1: o_0_2_1_VRTX - x_0_2_1_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_1_0: o_0_2_1_0_VRTX - x_0_2_1_0_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1_1: o_0_2_1_1_VRTX - x_0_2_1_1_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1_2: o_0_2_1_2_VRTX - x_0_2_1_2_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1_3: o_0_2_1_3_VRTX - x_0_2_1_3_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1_4: o_0_2_1_4_VRTX - x_0_2_1_4_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_1_5: o_0_2_1_5_VRTX - x_0_2_1_5_VRTX + x_0_2_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2: o_0_2_2_VRTX - x_0_2_2_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_2_0: o_0_2_2_0_VRTX - x_0_2_2_0_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2_1: o_0_2_2_1_VRTX - x_0_2_2_1_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2_2: o_0_2_2_2_VRTX - x_0_2_2_2_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2_3: o_0_2_2_3_VRTX - x_0_2_2_3_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2_4: o_0_2_2_4_VRTX - x_0_2_2_4_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_2_5: o_0_2_2_5_VRTX - x_0_2_2_5_VRTX + x_0_2_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3: o_0_2_3_VRTX - x_0_2_3_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_3_0: o_0_2_3_0_VRTX - x_0_2_3_0_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3_1: o_0_2_3_1_VRTX - x_0_2_3_1_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3_2: o_0_2_3_2_VRTX - x_0_2_3_2_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3_3: o_0_2_3_3_VRTX - x_0_2_3_3_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3_4: o_0_2_3_4_VRTX - x_0_2_3_4_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_3_5: o_0_2_3_5_VRTX - x_0_2_3_5_VRTX + x_0_2_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4: o_0_2_4_VRTX - x_0_2_4_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_4_0: o_0_2_4_0_VRTX - x_0_2_4_0_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4_1: o_0_2_4_1_VRTX - x_0_2_4_1_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4_2: o_0_2_4_2_VRTX - x_0_2_4_2_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4_3: o_0_2_4_3_VRTX - x_0_2_4_3_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4_4: o_0_2_4_4_VRTX - x_0_2_4_4_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_4_5: o_0_2_4_5_VRTX - x_0_2_4_5_VRTX + x_0_2_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5: o_0_2_5_VRTX - x_0_2_5_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_5_0: o_0_2_5_0_VRTX - x_0_2_5_0_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5_1: o_0_2_5_1_VRTX - x_0_2_5_1_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5_2: o_0_2_5_2_VRTX - x_0_2_5_2_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5_3: o_0_2_5_3_VRTX - x_0_2_5_3_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5_4: o_0_2_5_4_VRTX - x_0_2_5_4_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_5_5: o_0_2_5_5_VRTX - x_0_2_5_5_VRTX + x_0_2_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6: o_0_2_6_VRTX - x_0_2_6_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_6_0: o_0_2_6_0_VRTX - x_0_2_6_0_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6_1: o_0_2_6_1_VRTX - x_0_2_6_1_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6_2: o_0_2_6_2_VRTX - x_0_2_6_2_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6_3: o_0_2_6_3_VRTX - x_0_2_6_3_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6_4: o_0_2_6_4_VRTX - x_0_2_6_4_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_6_5: o_0_2_6_5_VRTX - x_0_2_6_5_VRTX + x_0_2_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7: o_0_2_7_VRTX - x_0_2_7_VRTX + x_0_2_VRTX >= 0
A_abs_stockVRTX_in_0_2_7_0: o_0_2_7_0_VRTX - x_0_2_7_0_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7_1: o_0_2_7_1_VRTX - x_0_2_7_1_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7_2: o_0_2_7_2_VRTX - x_0_2_7_2_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7_3: o_0_2_7_3_VRTX - x_0_2_7_3_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7_4: o_0_2_7_4_VRTX - x_0_2_7_4_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_2_7_5: o_0_2_7_5_VRTX - x_0_2_7_5_VRTX + x_0_2_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3: o_0_3_VRTX - x_0_3_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_3_0: o_0_3_0_VRTX - x_0_3_0_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_0_0: o_0_3_0_0_VRTX - x_0_3_0_0_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_0_1: o_0_3_0_1_VRTX - x_0_3_0_1_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_0_2: o_0_3_0_2_VRTX - x_0_3_0_2_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_0_3: o_0_3_0_3_VRTX - x_0_3_0_3_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_0_4: o_0_3_0_4_VRTX - x_0_3_0_4_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_0_5: o_0_3_0_5_VRTX - x_0_3_0_5_VRTX + x_0_3_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1: o_0_3_1_VRTX - x_0_3_1_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_1_0: o_0_3_1_0_VRTX - x_0_3_1_0_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1_1: o_0_3_1_1_VRTX - x_0_3_1_1_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1_2: o_0_3_1_2_VRTX - x_0_3_1_2_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1_3: o_0_3_1_3_VRTX - x_0_3_1_3_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1_4: o_0_3_1_4_VRTX - x_0_3_1_4_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_1_5: o_0_3_1_5_VRTX - x_0_3_1_5_VRTX + x_0_3_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2: o_0_3_2_VRTX - x_0_3_2_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_2_0: o_0_3_2_0_VRTX - x_0_3_2_0_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2_1: o_0_3_2_1_VRTX - x_0_3_2_1_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2_2: o_0_3_2_2_VRTX - x_0_3_2_2_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2_3: o_0_3_2_3_VRTX - x_0_3_2_3_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2_4: o_0_3_2_4_VRTX - x_0_3_2_4_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_2_5: o_0_3_2_5_VRTX - x_0_3_2_5_VRTX + x_0_3_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3: o_0_3_3_VRTX - x_0_3_3_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_3_0: o_0_3_3_0_VRTX - x_0_3_3_0_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3_1: o_0_3_3_1_VRTX - x_0_3_3_1_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3_2: o_0_3_3_2_VRTX - x_0_3_3_2_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3_3: o_0_3_3_3_VRTX - x_0_3_3_3_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3_4: o_0_3_3_4_VRTX - x_0_3_3_4_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_3_5: o_0_3_3_5_VRTX - x_0_3_3_5_VRTX + x_0_3_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4: o_0_3_4_VRTX - x_0_3_4_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_4_0: o_0_3_4_0_VRTX - x_0_3_4_0_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4_1: o_0_3_4_1_VRTX - x_0_3_4_1_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4_2: o_0_3_4_2_VRTX - x_0_3_4_2_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4_3: o_0_3_4_3_VRTX - x_0_3_4_3_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4_4: o_0_3_4_4_VRTX - x_0_3_4_4_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_4_5: o_0_3_4_5_VRTX - x_0_3_4_5_VRTX + x_0_3_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5: o_0_3_5_VRTX - x_0_3_5_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_5_0: o_0_3_5_0_VRTX - x_0_3_5_0_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5_1: o_0_3_5_1_VRTX - x_0_3_5_1_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5_2: o_0_3_5_2_VRTX - x_0_3_5_2_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5_3: o_0_3_5_3_VRTX - x_0_3_5_3_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5_4: o_0_3_5_4_VRTX - x_0_3_5_4_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_5_5: o_0_3_5_5_VRTX - x_0_3_5_5_VRTX + x_0_3_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6: o_0_3_6_VRTX - x_0_3_6_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_6_0: o_0_3_6_0_VRTX - x_0_3_6_0_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6_1: o_0_3_6_1_VRTX - x_0_3_6_1_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6_2: o_0_3_6_2_VRTX - x_0_3_6_2_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6_3: o_0_3_6_3_VRTX - x_0_3_6_3_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6_4: o_0_3_6_4_VRTX - x_0_3_6_4_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_6_5: o_0_3_6_5_VRTX - x_0_3_6_5_VRTX + x_0_3_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7: o_0_3_7_VRTX - x_0_3_7_VRTX + x_0_3_VRTX >= 0
A_abs_stockVRTX_in_0_3_7_0: o_0_3_7_0_VRTX - x_0_3_7_0_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7_1: o_0_3_7_1_VRTX - x_0_3_7_1_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7_2: o_0_3_7_2_VRTX - x_0_3_7_2_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7_3: o_0_3_7_3_VRTX - x_0_3_7_3_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7_4: o_0_3_7_4_VRTX - x_0_3_7_4_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_3_7_5: o_0_3_7_5_VRTX - x_0_3_7_5_VRTX + x_0_3_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4: o_0_4_VRTX - x_0_4_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_4_0: o_0_4_0_VRTX - x_0_4_0_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_0_0: o_0_4_0_0_VRTX - x_0_4_0_0_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_0_1: o_0_4_0_1_VRTX - x_0_4_0_1_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_0_2: o_0_4_0_2_VRTX - x_0_4_0_2_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_0_3: o_0_4_0_3_VRTX - x_0_4_0_3_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_0_4: o_0_4_0_4_VRTX - x_0_4_0_4_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_0_5: o_0_4_0_5_VRTX - x_0_4_0_5_VRTX + x_0_4_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1: o_0_4_1_VRTX - x_0_4_1_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_1_0: o_0_4_1_0_VRTX - x_0_4_1_0_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1_1: o_0_4_1_1_VRTX - x_0_4_1_1_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1_2: o_0_4_1_2_VRTX - x_0_4_1_2_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1_3: o_0_4_1_3_VRTX - x_0_4_1_3_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1_4: o_0_4_1_4_VRTX - x_0_4_1_4_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_1_5: o_0_4_1_5_VRTX - x_0_4_1_5_VRTX + x_0_4_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2: o_0_4_2_VRTX - x_0_4_2_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_2_0: o_0_4_2_0_VRTX - x_0_4_2_0_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2_1: o_0_4_2_1_VRTX - x_0_4_2_1_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2_2: o_0_4_2_2_VRTX - x_0_4_2_2_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2_3: o_0_4_2_3_VRTX - x_0_4_2_3_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2_4: o_0_4_2_4_VRTX - x_0_4_2_4_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_2_5: o_0_4_2_5_VRTX - x_0_4_2_5_VRTX + x_0_4_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3: o_0_4_3_VRTX - x_0_4_3_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_3_0: o_0_4_3_0_VRTX - x_0_4_3_0_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3_1: o_0_4_3_1_VRTX - x_0_4_3_1_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3_2: o_0_4_3_2_VRTX - x_0_4_3_2_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3_3: o_0_4_3_3_VRTX - x_0_4_3_3_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3_4: o_0_4_3_4_VRTX - x_0_4_3_4_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_3_5: o_0_4_3_5_VRTX - x_0_4_3_5_VRTX + x_0_4_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4: o_0_4_4_VRTX - x_0_4_4_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_4_0: o_0_4_4_0_VRTX - x_0_4_4_0_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4_1: o_0_4_4_1_VRTX - x_0_4_4_1_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4_2: o_0_4_4_2_VRTX - x_0_4_4_2_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4_3: o_0_4_4_3_VRTX - x_0_4_4_3_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4_4: o_0_4_4_4_VRTX - x_0_4_4_4_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_4_5: o_0_4_4_5_VRTX - x_0_4_4_5_VRTX + x_0_4_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5: o_0_4_5_VRTX - x_0_4_5_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_5_0: o_0_4_5_0_VRTX - x_0_4_5_0_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5_1: o_0_4_5_1_VRTX - x_0_4_5_1_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5_2: o_0_4_5_2_VRTX - x_0_4_5_2_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5_3: o_0_4_5_3_VRTX - x_0_4_5_3_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5_4: o_0_4_5_4_VRTX - x_0_4_5_4_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_5_5: o_0_4_5_5_VRTX - x_0_4_5_5_VRTX + x_0_4_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6: o_0_4_6_VRTX - x_0_4_6_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_6_0: o_0_4_6_0_VRTX - x_0_4_6_0_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6_1: o_0_4_6_1_VRTX - x_0_4_6_1_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6_2: o_0_4_6_2_VRTX - x_0_4_6_2_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6_3: o_0_4_6_3_VRTX - x_0_4_6_3_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6_4: o_0_4_6_4_VRTX - x_0_4_6_4_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_6_5: o_0_4_6_5_VRTX - x_0_4_6_5_VRTX + x_0_4_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7: o_0_4_7_VRTX - x_0_4_7_VRTX + x_0_4_VRTX >= 0
A_abs_stockVRTX_in_0_4_7_0: o_0_4_7_0_VRTX - x_0_4_7_0_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7_1: o_0_4_7_1_VRTX - x_0_4_7_1_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7_2: o_0_4_7_2_VRTX - x_0_4_7_2_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7_3: o_0_4_7_3_VRTX - x_0_4_7_3_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7_4: o_0_4_7_4_VRTX - x_0_4_7_4_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_4_7_5: o_0_4_7_5_VRTX - x_0_4_7_5_VRTX + x_0_4_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5: o_0_5_VRTX - x_0_5_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_5_0: o_0_5_0_VRTX - x_0_5_0_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_0_0: o_0_5_0_0_VRTX - x_0_5_0_0_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_0_1: o_0_5_0_1_VRTX - x_0_5_0_1_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_0_2: o_0_5_0_2_VRTX - x_0_5_0_2_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_0_3: o_0_5_0_3_VRTX - x_0_5_0_3_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_0_4: o_0_5_0_4_VRTX - x_0_5_0_4_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_0_5: o_0_5_0_5_VRTX - x_0_5_0_5_VRTX + x_0_5_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1: o_0_5_1_VRTX - x_0_5_1_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_1_0: o_0_5_1_0_VRTX - x_0_5_1_0_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1_1: o_0_5_1_1_VRTX - x_0_5_1_1_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1_2: o_0_5_1_2_VRTX - x_0_5_1_2_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1_3: o_0_5_1_3_VRTX - x_0_5_1_3_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1_4: o_0_5_1_4_VRTX - x_0_5_1_4_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_1_5: o_0_5_1_5_VRTX - x_0_5_1_5_VRTX + x_0_5_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2: o_0_5_2_VRTX - x_0_5_2_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_2_0: o_0_5_2_0_VRTX - x_0_5_2_0_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2_1: o_0_5_2_1_VRTX - x_0_5_2_1_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2_2: o_0_5_2_2_VRTX - x_0_5_2_2_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2_3: o_0_5_2_3_VRTX - x_0_5_2_3_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2_4: o_0_5_2_4_VRTX - x_0_5_2_4_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_2_5: o_0_5_2_5_VRTX - x_0_5_2_5_VRTX + x_0_5_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3: o_0_5_3_VRTX - x_0_5_3_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_3_0: o_0_5_3_0_VRTX - x_0_5_3_0_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3_1: o_0_5_3_1_VRTX - x_0_5_3_1_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3_2: o_0_5_3_2_VRTX - x_0_5_3_2_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3_3: o_0_5_3_3_VRTX - x_0_5_3_3_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3_4: o_0_5_3_4_VRTX - x_0_5_3_4_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_3_5: o_0_5_3_5_VRTX - x_0_5_3_5_VRTX + x_0_5_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4: o_0_5_4_VRTX - x_0_5_4_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_4_0: o_0_5_4_0_VRTX - x_0_5_4_0_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4_1: o_0_5_4_1_VRTX - x_0_5_4_1_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4_2: o_0_5_4_2_VRTX - x_0_5_4_2_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4_3: o_0_5_4_3_VRTX - x_0_5_4_3_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4_4: o_0_5_4_4_VRTX - x_0_5_4_4_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_4_5: o_0_5_4_5_VRTX - x_0_5_4_5_VRTX + x_0_5_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5: o_0_5_5_VRTX - x_0_5_5_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_5_0: o_0_5_5_0_VRTX - x_0_5_5_0_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5_1: o_0_5_5_1_VRTX - x_0_5_5_1_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5_2: o_0_5_5_2_VRTX - x_0_5_5_2_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5_3: o_0_5_5_3_VRTX - x_0_5_5_3_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5_4: o_0_5_5_4_VRTX - x_0_5_5_4_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_5_5: o_0_5_5_5_VRTX - x_0_5_5_5_VRTX + x_0_5_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6: o_0_5_6_VRTX - x_0_5_6_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_6_0: o_0_5_6_0_VRTX - x_0_5_6_0_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6_1: o_0_5_6_1_VRTX - x_0_5_6_1_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6_2: o_0_5_6_2_VRTX - x_0_5_6_2_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6_3: o_0_5_6_3_VRTX - x_0_5_6_3_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6_4: o_0_5_6_4_VRTX - x_0_5_6_4_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_6_5: o_0_5_6_5_VRTX - x_0_5_6_5_VRTX + x_0_5_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7: o_0_5_7_VRTX - x_0_5_7_VRTX + x_0_5_VRTX >= 0
A_abs_stockVRTX_in_0_5_7_0: o_0_5_7_0_VRTX - x_0_5_7_0_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7_1: o_0_5_7_1_VRTX - x_0_5_7_1_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7_2: o_0_5_7_2_VRTX - x_0_5_7_2_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7_3: o_0_5_7_3_VRTX - x_0_5_7_3_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7_4: o_0_5_7_4_VRTX - x_0_5_7_4_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_5_7_5: o_0_5_7_5_VRTX - x_0_5_7_5_VRTX + x_0_5_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6: o_0_6_VRTX - x_0_6_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_6_0: o_0_6_0_VRTX - x_0_6_0_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_0_0: o_0_6_0_0_VRTX - x_0_6_0_0_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_0_1: o_0_6_0_1_VRTX - x_0_6_0_1_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_0_2: o_0_6_0_2_VRTX - x_0_6_0_2_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_0_3: o_0_6_0_3_VRTX - x_0_6_0_3_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_0_4: o_0_6_0_4_VRTX - x_0_6_0_4_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_0_5: o_0_6_0_5_VRTX - x_0_6_0_5_VRTX + x_0_6_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1: o_0_6_1_VRTX - x_0_6_1_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_1_0: o_0_6_1_0_VRTX - x_0_6_1_0_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1_1: o_0_6_1_1_VRTX - x_0_6_1_1_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1_2: o_0_6_1_2_VRTX - x_0_6_1_2_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1_3: o_0_6_1_3_VRTX - x_0_6_1_3_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1_4: o_0_6_1_4_VRTX - x_0_6_1_4_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_1_5: o_0_6_1_5_VRTX - x_0_6_1_5_VRTX + x_0_6_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2: o_0_6_2_VRTX - x_0_6_2_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_2_0: o_0_6_2_0_VRTX - x_0_6_2_0_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2_1: o_0_6_2_1_VRTX - x_0_6_2_1_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2_2: o_0_6_2_2_VRTX - x_0_6_2_2_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2_3: o_0_6_2_3_VRTX - x_0_6_2_3_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2_4: o_0_6_2_4_VRTX - x_0_6_2_4_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_2_5: o_0_6_2_5_VRTX - x_0_6_2_5_VRTX + x_0_6_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3: o_0_6_3_VRTX - x_0_6_3_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_3_0: o_0_6_3_0_VRTX - x_0_6_3_0_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3_1: o_0_6_3_1_VRTX - x_0_6_3_1_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3_2: o_0_6_3_2_VRTX - x_0_6_3_2_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3_3: o_0_6_3_3_VRTX - x_0_6_3_3_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3_4: o_0_6_3_4_VRTX - x_0_6_3_4_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_3_5: o_0_6_3_5_VRTX - x_0_6_3_5_VRTX + x_0_6_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4: o_0_6_4_VRTX - x_0_6_4_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_4_0: o_0_6_4_0_VRTX - x_0_6_4_0_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4_1: o_0_6_4_1_VRTX - x_0_6_4_1_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4_2: o_0_6_4_2_VRTX - x_0_6_4_2_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4_3: o_0_6_4_3_VRTX - x_0_6_4_3_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4_4: o_0_6_4_4_VRTX - x_0_6_4_4_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_4_5: o_0_6_4_5_VRTX - x_0_6_4_5_VRTX + x_0_6_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5: o_0_6_5_VRTX - x_0_6_5_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_5_0: o_0_6_5_0_VRTX - x_0_6_5_0_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5_1: o_0_6_5_1_VRTX - x_0_6_5_1_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5_2: o_0_6_5_2_VRTX - x_0_6_5_2_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5_3: o_0_6_5_3_VRTX - x_0_6_5_3_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5_4: o_0_6_5_4_VRTX - x_0_6_5_4_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_5_5: o_0_6_5_5_VRTX - x_0_6_5_5_VRTX + x_0_6_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6: o_0_6_6_VRTX - x_0_6_6_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_6_0: o_0_6_6_0_VRTX - x_0_6_6_0_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6_1: o_0_6_6_1_VRTX - x_0_6_6_1_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6_2: o_0_6_6_2_VRTX - x_0_6_6_2_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6_3: o_0_6_6_3_VRTX - x_0_6_6_3_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6_4: o_0_6_6_4_VRTX - x_0_6_6_4_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_6_5: o_0_6_6_5_VRTX - x_0_6_6_5_VRTX + x_0_6_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7: o_0_6_7_VRTX - x_0_6_7_VRTX + x_0_6_VRTX >= 0
A_abs_stockVRTX_in_0_6_7_0: o_0_6_7_0_VRTX - x_0_6_7_0_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7_1: o_0_6_7_1_VRTX - x_0_6_7_1_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7_2: o_0_6_7_2_VRTX - x_0_6_7_2_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7_3: o_0_6_7_3_VRTX - x_0_6_7_3_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7_4: o_0_6_7_4_VRTX - x_0_6_7_4_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_6_7_5: o_0_6_7_5_VRTX - x_0_6_7_5_VRTX + x_0_6_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7: o_0_7_VRTX - x_0_7_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_7_0: o_0_7_0_VRTX - x_0_7_0_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_0_0: o_0_7_0_0_VRTX - x_0_7_0_0_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_0_1: o_0_7_0_1_VRTX - x_0_7_0_1_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_0_2: o_0_7_0_2_VRTX - x_0_7_0_2_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_0_3: o_0_7_0_3_VRTX - x_0_7_0_3_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_0_4: o_0_7_0_4_VRTX - x_0_7_0_4_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_0_5: o_0_7_0_5_VRTX - x_0_7_0_5_VRTX + x_0_7_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1: o_0_7_1_VRTX - x_0_7_1_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_1_0: o_0_7_1_0_VRTX - x_0_7_1_0_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1_1: o_0_7_1_1_VRTX - x_0_7_1_1_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1_2: o_0_7_1_2_VRTX - x_0_7_1_2_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1_3: o_0_7_1_3_VRTX - x_0_7_1_3_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1_4: o_0_7_1_4_VRTX - x_0_7_1_4_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_1_5: o_0_7_1_5_VRTX - x_0_7_1_5_VRTX + x_0_7_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2: o_0_7_2_VRTX - x_0_7_2_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_2_0: o_0_7_2_0_VRTX - x_0_7_2_0_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2_1: o_0_7_2_1_VRTX - x_0_7_2_1_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2_2: o_0_7_2_2_VRTX - x_0_7_2_2_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2_3: o_0_7_2_3_VRTX - x_0_7_2_3_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2_4: o_0_7_2_4_VRTX - x_0_7_2_4_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_2_5: o_0_7_2_5_VRTX - x_0_7_2_5_VRTX + x_0_7_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3: o_0_7_3_VRTX - x_0_7_3_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_3_0: o_0_7_3_0_VRTX - x_0_7_3_0_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3_1: o_0_7_3_1_VRTX - x_0_7_3_1_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3_2: o_0_7_3_2_VRTX - x_0_7_3_2_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3_3: o_0_7_3_3_VRTX - x_0_7_3_3_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3_4: o_0_7_3_4_VRTX - x_0_7_3_4_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_3_5: o_0_7_3_5_VRTX - x_0_7_3_5_VRTX + x_0_7_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4: o_0_7_4_VRTX - x_0_7_4_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_4_0: o_0_7_4_0_VRTX - x_0_7_4_0_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4_1: o_0_7_4_1_VRTX - x_0_7_4_1_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4_2: o_0_7_4_2_VRTX - x_0_7_4_2_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4_3: o_0_7_4_3_VRTX - x_0_7_4_3_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4_4: o_0_7_4_4_VRTX - x_0_7_4_4_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_4_5: o_0_7_4_5_VRTX - x_0_7_4_5_VRTX + x_0_7_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5: o_0_7_5_VRTX - x_0_7_5_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_5_0: o_0_7_5_0_VRTX - x_0_7_5_0_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5_1: o_0_7_5_1_VRTX - x_0_7_5_1_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5_2: o_0_7_5_2_VRTX - x_0_7_5_2_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5_3: o_0_7_5_3_VRTX - x_0_7_5_3_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5_4: o_0_7_5_4_VRTX - x_0_7_5_4_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_5_5: o_0_7_5_5_VRTX - x_0_7_5_5_VRTX + x_0_7_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6: o_0_7_6_VRTX - x_0_7_6_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_6_0: o_0_7_6_0_VRTX - x_0_7_6_0_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6_1: o_0_7_6_1_VRTX - x_0_7_6_1_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6_2: o_0_7_6_2_VRTX - x_0_7_6_2_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6_3: o_0_7_6_3_VRTX - x_0_7_6_3_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6_4: o_0_7_6_4_VRTX - x_0_7_6_4_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_6_5: o_0_7_6_5_VRTX - x_0_7_6_5_VRTX + x_0_7_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7: o_0_7_7_VRTX - x_0_7_7_VRTX + x_0_7_VRTX >= 0
A_abs_stockVRTX_in_0_7_7_0: o_0_7_7_0_VRTX - x_0_7_7_0_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7_1: o_0_7_7_1_VRTX - x_0_7_7_1_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7_2: o_0_7_7_2_VRTX - x_0_7_7_2_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7_3: o_0_7_7_3_VRTX - x_0_7_7_3_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7_4: o_0_7_7_4_VRTX - x_0_7_7_4_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_7_7_5: o_0_7_7_5_VRTX - x_0_7_7_5_VRTX + x_0_7_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8: o_0_8_VRTX - x_0_8_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_8_0: o_0_8_0_VRTX - x_0_8_0_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_0_0: o_0_8_0_0_VRTX - x_0_8_0_0_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_0_1: o_0_8_0_1_VRTX - x_0_8_0_1_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_0_2: o_0_8_0_2_VRTX - x_0_8_0_2_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_0_3: o_0_8_0_3_VRTX - x_0_8_0_3_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_0_4: o_0_8_0_4_VRTX - x_0_8_0_4_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_0_5: o_0_8_0_5_VRTX - x_0_8_0_5_VRTX + x_0_8_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1: o_0_8_1_VRTX - x_0_8_1_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_1_0: o_0_8_1_0_VRTX - x_0_8_1_0_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1_1: o_0_8_1_1_VRTX - x_0_8_1_1_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1_2: o_0_8_1_2_VRTX - x_0_8_1_2_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1_3: o_0_8_1_3_VRTX - x_0_8_1_3_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1_4: o_0_8_1_4_VRTX - x_0_8_1_4_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_1_5: o_0_8_1_5_VRTX - x_0_8_1_5_VRTX + x_0_8_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2: o_0_8_2_VRTX - x_0_8_2_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_2_0: o_0_8_2_0_VRTX - x_0_8_2_0_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2_1: o_0_8_2_1_VRTX - x_0_8_2_1_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2_2: o_0_8_2_2_VRTX - x_0_8_2_2_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2_3: o_0_8_2_3_VRTX - x_0_8_2_3_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2_4: o_0_8_2_4_VRTX - x_0_8_2_4_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_2_5: o_0_8_2_5_VRTX - x_0_8_2_5_VRTX + x_0_8_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3: o_0_8_3_VRTX - x_0_8_3_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_3_0: o_0_8_3_0_VRTX - x_0_8_3_0_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3_1: o_0_8_3_1_VRTX - x_0_8_3_1_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3_2: o_0_8_3_2_VRTX - x_0_8_3_2_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3_3: o_0_8_3_3_VRTX - x_0_8_3_3_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3_4: o_0_8_3_4_VRTX - x_0_8_3_4_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_3_5: o_0_8_3_5_VRTX - x_0_8_3_5_VRTX + x_0_8_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4: o_0_8_4_VRTX - x_0_8_4_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_4_0: o_0_8_4_0_VRTX - x_0_8_4_0_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4_1: o_0_8_4_1_VRTX - x_0_8_4_1_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4_2: o_0_8_4_2_VRTX - x_0_8_4_2_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4_3: o_0_8_4_3_VRTX - x_0_8_4_3_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4_4: o_0_8_4_4_VRTX - x_0_8_4_4_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_4_5: o_0_8_4_5_VRTX - x_0_8_4_5_VRTX + x_0_8_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5: o_0_8_5_VRTX - x_0_8_5_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_5_0: o_0_8_5_0_VRTX - x_0_8_5_0_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5_1: o_0_8_5_1_VRTX - x_0_8_5_1_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5_2: o_0_8_5_2_VRTX - x_0_8_5_2_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5_3: o_0_8_5_3_VRTX - x_0_8_5_3_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5_4: o_0_8_5_4_VRTX - x_0_8_5_4_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_5_5: o_0_8_5_5_VRTX - x_0_8_5_5_VRTX + x_0_8_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6: o_0_8_6_VRTX - x_0_8_6_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_6_0: o_0_8_6_0_VRTX - x_0_8_6_0_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6_1: o_0_8_6_1_VRTX - x_0_8_6_1_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6_2: o_0_8_6_2_VRTX - x_0_8_6_2_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6_3: o_0_8_6_3_VRTX - x_0_8_6_3_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6_4: o_0_8_6_4_VRTX - x_0_8_6_4_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_6_5: o_0_8_6_5_VRTX - x_0_8_6_5_VRTX + x_0_8_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7: o_0_8_7_VRTX - x_0_8_7_VRTX + x_0_8_VRTX >= 0
A_abs_stockVRTX_in_0_8_7_0: o_0_8_7_0_VRTX - x_0_8_7_0_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7_1: o_0_8_7_1_VRTX - x_0_8_7_1_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7_2: o_0_8_7_2_VRTX - x_0_8_7_2_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7_3: o_0_8_7_3_VRTX - x_0_8_7_3_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7_4: o_0_8_7_4_VRTX - x_0_8_7_4_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_8_7_5: o_0_8_7_5_VRTX - x_0_8_7_5_VRTX + x_0_8_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9: o_0_9_VRTX - x_0_9_VRTX + x_0_VRTX >= 0
A_abs_stockVRTX_in_0_9_0: o_0_9_0_VRTX - x_0_9_0_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_0_0: o_0_9_0_0_VRTX - x_0_9_0_0_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_0_1: o_0_9_0_1_VRTX - x_0_9_0_1_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_0_2: o_0_9_0_2_VRTX - x_0_9_0_2_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_0_3: o_0_9_0_3_VRTX - x_0_9_0_3_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_0_4: o_0_9_0_4_VRTX - x_0_9_0_4_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_0_5: o_0_9_0_5_VRTX - x_0_9_0_5_VRTX + x_0_9_0_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1: o_0_9_1_VRTX - x_0_9_1_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_1_0: o_0_9_1_0_VRTX - x_0_9_1_0_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1_1: o_0_9_1_1_VRTX - x_0_9_1_1_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1_2: o_0_9_1_2_VRTX - x_0_9_1_2_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1_3: o_0_9_1_3_VRTX - x_0_9_1_3_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1_4: o_0_9_1_4_VRTX - x_0_9_1_4_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_1_5: o_0_9_1_5_VRTX - x_0_9_1_5_VRTX + x_0_9_1_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2: o_0_9_2_VRTX - x_0_9_2_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_2_0: o_0_9_2_0_VRTX - x_0_9_2_0_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2_1: o_0_9_2_1_VRTX - x_0_9_2_1_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2_2: o_0_9_2_2_VRTX - x_0_9_2_2_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2_3: o_0_9_2_3_VRTX - x_0_9_2_3_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2_4: o_0_9_2_4_VRTX - x_0_9_2_4_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_2_5: o_0_9_2_5_VRTX - x_0_9_2_5_VRTX + x_0_9_2_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3: o_0_9_3_VRTX - x_0_9_3_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_3_0: o_0_9_3_0_VRTX - x_0_9_3_0_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3_1: o_0_9_3_1_VRTX - x_0_9_3_1_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3_2: o_0_9_3_2_VRTX - x_0_9_3_2_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3_3: o_0_9_3_3_VRTX - x_0_9_3_3_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3_4: o_0_9_3_4_VRTX - x_0_9_3_4_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_3_5: o_0_9_3_5_VRTX - x_0_9_3_5_VRTX + x_0_9_3_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4: o_0_9_4_VRTX - x_0_9_4_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_4_0: o_0_9_4_0_VRTX - x_0_9_4_0_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4_1: o_0_9_4_1_VRTX - x_0_9_4_1_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4_2: o_0_9_4_2_VRTX - x_0_9_4_2_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4_3: o_0_9_4_3_VRTX - x_0_9_4_3_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4_4: o_0_9_4_4_VRTX - x_0_9_4_4_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_4_5: o_0_9_4_5_VRTX - x_0_9_4_5_VRTX + x_0_9_4_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5: o_0_9_5_VRTX - x_0_9_5_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_5_0: o_0_9_5_0_VRTX - x_0_9_5_0_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5_1: o_0_9_5_1_VRTX - x_0_9_5_1_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5_2: o_0_9_5_2_VRTX - x_0_9_5_2_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5_3: o_0_9_5_3_VRTX - x_0_9_5_3_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5_4: o_0_9_5_4_VRTX - x_0_9_5_4_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_5_5: o_0_9_5_5_VRTX - x_0_9_5_5_VRTX + x_0_9_5_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6: o_0_9_6_VRTX - x_0_9_6_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_6_0: o_0_9_6_0_VRTX - x_0_9_6_0_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6_1: o_0_9_6_1_VRTX - x_0_9_6_1_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6_2: o_0_9_6_2_VRTX - x_0_9_6_2_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6_3: o_0_9_6_3_VRTX - x_0_9_6_3_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6_4: o_0_9_6_4_VRTX - x_0_9_6_4_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_6_5: o_0_9_6_5_VRTX - x_0_9_6_5_VRTX + x_0_9_6_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7: o_0_9_7_VRTX - x_0_9_7_VRTX + x_0_9_VRTX >= 0
A_abs_stockVRTX_in_0_9_7_0: o_0_9_7_0_VRTX - x_0_9_7_0_VRTX + x_0_9_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7_1: o_0_9_7_1_VRTX - x_0_9_7_1_VRTX + x_0_9_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7_2: o_0_9_7_2_VRTX - x_0_9_7_2_VRTX + x_0_9_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7_3: o_0_9_7_3_VRTX - x_0_9_7_3_VRTX + x_0_9_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7_4: o_0_9_7_4_VRTX - x_0_9_7_4_VRTX + x_0_9_7_VRTX
 >= 0
A_abs_stockVRTX_in_0_9_7_5: o_0_9_7_5_VRTX - x_0_9_7_5_VRTX + x_0_9_7_VRTX
 >= 0
B_abs_stockAMD_in_0_0: o_0_0_AMD + x_0_0_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_0_0: o_0_0_0_AMD + x_0_0_0_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_0: o_0_0_0_0_AMD + x_0_0_0_0_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_1: o_0_0_0_1_AMD + x_0_0_0_1_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_2: o_0_0_0_2_AMD + x_0_0_0_2_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_3: o_0_0_0_3_AMD + x_0_0_0_3_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_4: o_0_0_0_4_AMD + x_0_0_0_4_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_0_5: o_0_0_0_5_AMD + x_0_0_0_5_AMD - x_0_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_1: o_0_0_1_AMD + x_0_0_1_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_1_0: o_0_0_1_0_AMD + x_0_0_1_0_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_1_1: o_0_0_1_1_AMD + x_0_0_1_1_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_1_2: o_0_0_1_2_AMD + x_0_0_1_2_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_1_3: o_0_0_1_3_AMD + x_0_0_1_3_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_1_4: o_0_0_1_4_AMD + x_0_0_1_4_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_1_5: o_0_0_1_5_AMD + x_0_0_1_5_AMD - x_0_0_1_AMD >= 0
B_abs_stockAMD_in_0_0_2: o_0_0_2_AMD + x_0_0_2_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_2_0: o_0_0_2_0_AMD + x_0_0_2_0_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_2_1: o_0_0_2_1_AMD + x_0_0_2_1_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_2_2: o_0_0_2_2_AMD + x_0_0_2_2_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_2_3: o_0_0_2_3_AMD + x_0_0_2_3_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_2_4: o_0_0_2_4_AMD + x_0_0_2_4_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_2_5: o_0_0_2_5_AMD + x_0_0_2_5_AMD - x_0_0_2_AMD >= 0
B_abs_stockAMD_in_0_0_3: o_0_0_3_AMD + x_0_0_3_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_3_0: o_0_0_3_0_AMD + x_0_0_3_0_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_3_1: o_0_0_3_1_AMD + x_0_0_3_1_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_3_2: o_0_0_3_2_AMD + x_0_0_3_2_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_3_3: o_0_0_3_3_AMD + x_0_0_3_3_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_3_4: o_0_0_3_4_AMD + x_0_0_3_4_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_3_5: o_0_0_3_5_AMD + x_0_0_3_5_AMD - x_0_0_3_AMD >= 0
B_abs_stockAMD_in_0_0_4: o_0_0_4_AMD + x_0_0_4_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_4_0: o_0_0_4_0_AMD + x_0_0_4_0_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_4_1: o_0_0_4_1_AMD + x_0_0_4_1_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_4_2: o_0_0_4_2_AMD + x_0_0_4_2_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_4_3: o_0_0_4_3_AMD + x_0_0_4_3_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_4_4: o_0_0_4_4_AMD + x_0_0_4_4_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_4_5: o_0_0_4_5_AMD + x_0_0_4_5_AMD - x_0_0_4_AMD >= 0
B_abs_stockAMD_in_0_0_5: o_0_0_5_AMD + x_0_0_5_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_5_0: o_0_0_5_0_AMD + x_0_0_5_0_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_5_1: o_0_0_5_1_AMD + x_0_0_5_1_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_5_2: o_0_0_5_2_AMD + x_0_0_5_2_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_5_3: o_0_0_5_3_AMD + x_0_0_5_3_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_5_4: o_0_0_5_4_AMD + x_0_0_5_4_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_5_5: o_0_0_5_5_AMD + x_0_0_5_5_AMD - x_0_0_5_AMD >= 0
B_abs_stockAMD_in_0_0_6: o_0_0_6_AMD + x_0_0_6_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_6_0: o_0_0_6_0_AMD + x_0_0_6_0_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_6_1: o_0_0_6_1_AMD + x_0_0_6_1_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_6_2: o_0_0_6_2_AMD + x_0_0_6_2_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_6_3: o_0_0_6_3_AMD + x_0_0_6_3_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_6_4: o_0_0_6_4_AMD + x_0_0_6_4_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_6_5: o_0_0_6_5_AMD + x_0_0_6_5_AMD - x_0_0_6_AMD >= 0
B_abs_stockAMD_in_0_0_7: o_0_0_7_AMD + x_0_0_7_AMD - x_0_0_AMD >= 0
B_abs_stockAMD_in_0_0_7_0: o_0_0_7_0_AMD + x_0_0_7_0_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_0_7_1: o_0_0_7_1_AMD + x_0_0_7_1_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_0_7_2: o_0_0_7_2_AMD + x_0_0_7_2_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_0_7_3: o_0_0_7_3_AMD + x_0_0_7_3_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_0_7_4: o_0_0_7_4_AMD + x_0_0_7_4_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_0_7_5: o_0_0_7_5_AMD + x_0_0_7_5_AMD - x_0_0_7_AMD >= 0
B_abs_stockAMD_in_0_1: o_0_1_AMD + x_0_1_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_1_0: o_0_1_0_AMD + x_0_1_0_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_0_0: o_0_1_0_0_AMD + x_0_1_0_0_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_0_1: o_0_1_0_1_AMD + x_0_1_0_1_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_0_2: o_0_1_0_2_AMD + x_0_1_0_2_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_0_3: o_0_1_0_3_AMD + x_0_1_0_3_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_0_4: o_0_1_0_4_AMD + x_0_1_0_4_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_0_5: o_0_1_0_5_AMD + x_0_1_0_5_AMD - x_0_1_0_AMD >= 0
B_abs_stockAMD_in_0_1_1: o_0_1_1_AMD + x_0_1_1_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_0: o_0_1_1_0_AMD + x_0_1_1_0_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_1: o_0_1_1_1_AMD + x_0_1_1_1_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_2: o_0_1_1_2_AMD + x_0_1_1_2_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_3: o_0_1_1_3_AMD + x_0_1_1_3_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_4: o_0_1_1_4_AMD + x_0_1_1_4_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_1_5: o_0_1_1_5_AMD + x_0_1_1_5_AMD - x_0_1_1_AMD >= 0
B_abs_stockAMD_in_0_1_2: o_0_1_2_AMD + x_0_1_2_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_2_0: o_0_1_2_0_AMD + x_0_1_2_0_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_2_1: o_0_1_2_1_AMD + x_0_1_2_1_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_2_2: o_0_1_2_2_AMD + x_0_1_2_2_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_2_3: o_0_1_2_3_AMD + x_0_1_2_3_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_2_4: o_0_1_2_4_AMD + x_0_1_2_4_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_2_5: o_0_1_2_5_AMD + x_0_1_2_5_AMD - x_0_1_2_AMD >= 0
B_abs_stockAMD_in_0_1_3: o_0_1_3_AMD + x_0_1_3_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_3_0: o_0_1_3_0_AMD + x_0_1_3_0_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_3_1: o_0_1_3_1_AMD + x_0_1_3_1_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_3_2: o_0_1_3_2_AMD + x_0_1_3_2_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_3_3: o_0_1_3_3_AMD + x_0_1_3_3_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_3_4: o_0_1_3_4_AMD + x_0_1_3_4_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_3_5: o_0_1_3_5_AMD + x_0_1_3_5_AMD - x_0_1_3_AMD >= 0
B_abs_stockAMD_in_0_1_4: o_0_1_4_AMD + x_0_1_4_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_4_0: o_0_1_4_0_AMD + x_0_1_4_0_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_4_1: o_0_1_4_1_AMD + x_0_1_4_1_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_4_2: o_0_1_4_2_AMD + x_0_1_4_2_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_4_3: o_0_1_4_3_AMD + x_0_1_4_3_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_4_4: o_0_1_4_4_AMD + x_0_1_4_4_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_4_5: o_0_1_4_5_AMD + x_0_1_4_5_AMD - x_0_1_4_AMD >= 0
B_abs_stockAMD_in_0_1_5: o_0_1_5_AMD + x_0_1_5_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_5_0: o_0_1_5_0_AMD + x_0_1_5_0_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_5_1: o_0_1_5_1_AMD + x_0_1_5_1_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_5_2: o_0_1_5_2_AMD + x_0_1_5_2_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_5_3: o_0_1_5_3_AMD + x_0_1_5_3_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_5_4: o_0_1_5_4_AMD + x_0_1_5_4_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_5_5: o_0_1_5_5_AMD + x_0_1_5_5_AMD - x_0_1_5_AMD >= 0
B_abs_stockAMD_in_0_1_6: o_0_1_6_AMD + x_0_1_6_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_6_0: o_0_1_6_0_AMD + x_0_1_6_0_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_6_1: o_0_1_6_1_AMD + x_0_1_6_1_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_6_2: o_0_1_6_2_AMD + x_0_1_6_2_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_6_3: o_0_1_6_3_AMD + x_0_1_6_3_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_6_4: o_0_1_6_4_AMD + x_0_1_6_4_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_6_5: o_0_1_6_5_AMD + x_0_1_6_5_AMD - x_0_1_6_AMD >= 0
B_abs_stockAMD_in_0_1_7: o_0_1_7_AMD + x_0_1_7_AMD - x_0_1_AMD >= 0
B_abs_stockAMD_in_0_1_7_0: o_0_1_7_0_AMD + x_0_1_7_0_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_1_7_1: o_0_1_7_1_AMD + x_0_1_7_1_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_1_7_2: o_0_1_7_2_AMD + x_0_1_7_2_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_1_7_3: o_0_1_7_3_AMD + x_0_1_7_3_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_1_7_4: o_0_1_7_4_AMD + x_0_1_7_4_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_1_7_5: o_0_1_7_5_AMD + x_0_1_7_5_AMD - x_0_1_7_AMD >= 0
B_abs_stockAMD_in_0_2: o_0_2_AMD + x_0_2_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_2_0: o_0_2_0_AMD + x_0_2_0_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_0_0: o_0_2_0_0_AMD + x_0_2_0_0_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_0_1: o_0_2_0_1_AMD + x_0_2_0_1_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_0_2: o_0_2_0_2_AMD + x_0_2_0_2_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_0_3: o_0_2_0_3_AMD + x_0_2_0_3_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_0_4: o_0_2_0_4_AMD + x_0_2_0_4_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_0_5: o_0_2_0_5_AMD + x_0_2_0_5_AMD - x_0_2_0_AMD >= 0
B_abs_stockAMD_in_0_2_1: o_0_2_1_AMD + x_0_2_1_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_1_0: o_0_2_1_0_AMD + x_0_2_1_0_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_1_1: o_0_2_1_1_AMD + x_0_2_1_1_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_1_2: o_0_2_1_2_AMD + x_0_2_1_2_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_1_3: o_0_2_1_3_AMD + x_0_2_1_3_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_1_4: o_0_2_1_4_AMD + x_0_2_1_4_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_1_5: o_0_2_1_5_AMD + x_0_2_1_5_AMD - x_0_2_1_AMD >= 0
B_abs_stockAMD_in_0_2_2: o_0_2_2_AMD + x_0_2_2_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_0: o_0_2_2_0_AMD + x_0_2_2_0_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_1: o_0_2_2_1_AMD + x_0_2_2_1_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_2: o_0_2_2_2_AMD + x_0_2_2_2_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_3: o_0_2_2_3_AMD + x_0_2_2_3_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_4: o_0_2_2_4_AMD + x_0_2_2_4_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_2_5: o_0_2_2_5_AMD + x_0_2_2_5_AMD - x_0_2_2_AMD >= 0
B_abs_stockAMD_in_0_2_3: o_0_2_3_AMD + x_0_2_3_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_3_0: o_0_2_3_0_AMD + x_0_2_3_0_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_3_1: o_0_2_3_1_AMD + x_0_2_3_1_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_3_2: o_0_2_3_2_AMD + x_0_2_3_2_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_3_3: o_0_2_3_3_AMD + x_0_2_3_3_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_3_4: o_0_2_3_4_AMD + x_0_2_3_4_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_3_5: o_0_2_3_5_AMD + x_0_2_3_5_AMD - x_0_2_3_AMD >= 0
B_abs_stockAMD_in_0_2_4: o_0_2_4_AMD + x_0_2_4_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_4_0: o_0_2_4_0_AMD + x_0_2_4_0_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_4_1: o_0_2_4_1_AMD + x_0_2_4_1_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_4_2: o_0_2_4_2_AMD + x_0_2_4_2_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_4_3: o_0_2_4_3_AMD + x_0_2_4_3_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_4_4: o_0_2_4_4_AMD + x_0_2_4_4_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_4_5: o_0_2_4_5_AMD + x_0_2_4_5_AMD - x_0_2_4_AMD >= 0
B_abs_stockAMD_in_0_2_5: o_0_2_5_AMD + x_0_2_5_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_5_0: o_0_2_5_0_AMD + x_0_2_5_0_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_5_1: o_0_2_5_1_AMD + x_0_2_5_1_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_5_2: o_0_2_5_2_AMD + x_0_2_5_2_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_5_3: o_0_2_5_3_AMD + x_0_2_5_3_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_5_4: o_0_2_5_4_AMD + x_0_2_5_4_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_5_5: o_0_2_5_5_AMD + x_0_2_5_5_AMD - x_0_2_5_AMD >= 0
B_abs_stockAMD_in_0_2_6: o_0_2_6_AMD + x_0_2_6_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_6_0: o_0_2_6_0_AMD + x_0_2_6_0_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_6_1: o_0_2_6_1_AMD + x_0_2_6_1_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_6_2: o_0_2_6_2_AMD + x_0_2_6_2_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_6_3: o_0_2_6_3_AMD + x_0_2_6_3_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_6_4: o_0_2_6_4_AMD + x_0_2_6_4_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_6_5: o_0_2_6_5_AMD + x_0_2_6_5_AMD - x_0_2_6_AMD >= 0
B_abs_stockAMD_in_0_2_7: o_0_2_7_AMD + x_0_2_7_AMD - x_0_2_AMD >= 0
B_abs_stockAMD_in_0_2_7_0: o_0_2_7_0_AMD + x_0_2_7_0_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_2_7_1: o_0_2_7_1_AMD + x_0_2_7_1_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_2_7_2: o_0_2_7_2_AMD + x_0_2_7_2_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_2_7_3: o_0_2_7_3_AMD + x_0_2_7_3_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_2_7_4: o_0_2_7_4_AMD + x_0_2_7_4_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_2_7_5: o_0_2_7_5_AMD + x_0_2_7_5_AMD - x_0_2_7_AMD >= 0
B_abs_stockAMD_in_0_3: o_0_3_AMD + x_0_3_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_3_0: o_0_3_0_AMD + x_0_3_0_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_0_0: o_0_3_0_0_AMD + x_0_3_0_0_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_0_1: o_0_3_0_1_AMD + x_0_3_0_1_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_0_2: o_0_3_0_2_AMD + x_0_3_0_2_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_0_3: o_0_3_0_3_AMD + x_0_3_0_3_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_0_4: o_0_3_0_4_AMD + x_0_3_0_4_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_0_5: o_0_3_0_5_AMD + x_0_3_0_5_AMD - x_0_3_0_AMD >= 0
B_abs_stockAMD_in_0_3_1: o_0_3_1_AMD + x_0_3_1_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_1_0: o_0_3_1_0_AMD + x_0_3_1_0_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_1_1: o_0_3_1_1_AMD + x_0_3_1_1_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_1_2: o_0_3_1_2_AMD + x_0_3_1_2_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_1_3: o_0_3_1_3_AMD + x_0_3_1_3_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_1_4: o_0_3_1_4_AMD + x_0_3_1_4_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_1_5: o_0_3_1_5_AMD + x_0_3_1_5_AMD - x_0_3_1_AMD >= 0
B_abs_stockAMD_in_0_3_2: o_0_3_2_AMD + x_0_3_2_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_2_0: o_0_3_2_0_AMD + x_0_3_2_0_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_2_1: o_0_3_2_1_AMD + x_0_3_2_1_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_2_2: o_0_3_2_2_AMD + x_0_3_2_2_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_2_3: o_0_3_2_3_AMD + x_0_3_2_3_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_2_4: o_0_3_2_4_AMD + x_0_3_2_4_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_2_5: o_0_3_2_5_AMD + x_0_3_2_5_AMD - x_0_3_2_AMD >= 0
B_abs_stockAMD_in_0_3_3: o_0_3_3_AMD + x_0_3_3_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_0: o_0_3_3_0_AMD + x_0_3_3_0_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_1: o_0_3_3_1_AMD + x_0_3_3_1_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_2: o_0_3_3_2_AMD + x_0_3_3_2_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_3: o_0_3_3_3_AMD + x_0_3_3_3_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_4: o_0_3_3_4_AMD + x_0_3_3_4_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_3_5: o_0_3_3_5_AMD + x_0_3_3_5_AMD - x_0_3_3_AMD >= 0
B_abs_stockAMD_in_0_3_4: o_0_3_4_AMD + x_0_3_4_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_4_0: o_0_3_4_0_AMD + x_0_3_4_0_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_4_1: o_0_3_4_1_AMD + x_0_3_4_1_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_4_2: o_0_3_4_2_AMD + x_0_3_4_2_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_4_3: o_0_3_4_3_AMD + x_0_3_4_3_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_4_4: o_0_3_4_4_AMD + x_0_3_4_4_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_4_5: o_0_3_4_5_AMD + x_0_3_4_5_AMD - x_0_3_4_AMD >= 0
B_abs_stockAMD_in_0_3_5: o_0_3_5_AMD + x_0_3_5_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_5_0: o_0_3_5_0_AMD + x_0_3_5_0_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_5_1: o_0_3_5_1_AMD + x_0_3_5_1_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_5_2: o_0_3_5_2_AMD + x_0_3_5_2_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_5_3: o_0_3_5_3_AMD + x_0_3_5_3_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_5_4: o_0_3_5_4_AMD + x_0_3_5_4_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_5_5: o_0_3_5_5_AMD + x_0_3_5_5_AMD - x_0_3_5_AMD >= 0
B_abs_stockAMD_in_0_3_6: o_0_3_6_AMD + x_0_3_6_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_6_0: o_0_3_6_0_AMD + x_0_3_6_0_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_6_1: o_0_3_6_1_AMD + x_0_3_6_1_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_6_2: o_0_3_6_2_AMD + x_0_3_6_2_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_6_3: o_0_3_6_3_AMD + x_0_3_6_3_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_6_4: o_0_3_6_4_AMD + x_0_3_6_4_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_6_5: o_0_3_6_5_AMD + x_0_3_6_5_AMD - x_0_3_6_AMD >= 0
B_abs_stockAMD_in_0_3_7: o_0_3_7_AMD + x_0_3_7_AMD - x_0_3_AMD >= 0
B_abs_stockAMD_in_0_3_7_0: o_0_3_7_0_AMD + x_0_3_7_0_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_3_7_1: o_0_3_7_1_AMD + x_0_3_7_1_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_3_7_2: o_0_3_7_2_AMD + x_0_3_7_2_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_3_7_3: o_0_3_7_3_AMD + x_0_3_7_3_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_3_7_4: o_0_3_7_4_AMD + x_0_3_7_4_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_3_7_5: o_0_3_7_5_AMD + x_0_3_7_5_AMD - x_0_3_7_AMD >= 0
B_abs_stockAMD_in_0_4: o_0_4_AMD + x_0_4_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_4_0: o_0_4_0_AMD + x_0_4_0_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_0_0: o_0_4_0_0_AMD + x_0_4_0_0_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_0_1: o_0_4_0_1_AMD + x_0_4_0_1_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_0_2: o_0_4_0_2_AMD + x_0_4_0_2_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_0_3: o_0_4_0_3_AMD + x_0_4_0_3_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_0_4: o_0_4_0_4_AMD + x_0_4_0_4_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_0_5: o_0_4_0_5_AMD + x_0_4_0_5_AMD - x_0_4_0_AMD >= 0
B_abs_stockAMD_in_0_4_1: o_0_4_1_AMD + x_0_4_1_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_1_0: o_0_4_1_0_AMD + x_0_4_1_0_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_1_1: o_0_4_1_1_AMD + x_0_4_1_1_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_1_2: o_0_4_1_2_AMD + x_0_4_1_2_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_1_3: o_0_4_1_3_AMD + x_0_4_1_3_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_1_4: o_0_4_1_4_AMD + x_0_4_1_4_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_1_5: o_0_4_1_5_AMD + x_0_4_1_5_AMD - x_0_4_1_AMD >= 0
B_abs_stockAMD_in_0_4_2: o_0_4_2_AMD + x_0_4_2_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_2_0: o_0_4_2_0_AMD + x_0_4_2_0_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_2_1: o_0_4_2_1_AMD + x_0_4_2_1_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_2_2: o_0_4_2_2_AMD + x_0_4_2_2_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_2_3: o_0_4_2_3_AMD + x_0_4_2_3_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_2_4: o_0_4_2_4_AMD + x_0_4_2_4_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_2_5: o_0_4_2_5_AMD + x_0_4_2_5_AMD - x_0_4_2_AMD >= 0
B_abs_stockAMD_in_0_4_3: o_0_4_3_AMD + x_0_4_3_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_3_0: o_0_4_3_0_AMD + x_0_4_3_0_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_3_1: o_0_4_3_1_AMD + x_0_4_3_1_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_3_2: o_0_4_3_2_AMD + x_0_4_3_2_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_3_3: o_0_4_3_3_AMD + x_0_4_3_3_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_3_4: o_0_4_3_4_AMD + x_0_4_3_4_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_3_5: o_0_4_3_5_AMD + x_0_4_3_5_AMD - x_0_4_3_AMD >= 0
B_abs_stockAMD_in_0_4_4: o_0_4_4_AMD + x_0_4_4_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_0: o_0_4_4_0_AMD + x_0_4_4_0_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_1: o_0_4_4_1_AMD + x_0_4_4_1_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_2: o_0_4_4_2_AMD + x_0_4_4_2_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_3: o_0_4_4_3_AMD + x_0_4_4_3_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_4: o_0_4_4_4_AMD + x_0_4_4_4_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_4_5: o_0_4_4_5_AMD + x_0_4_4_5_AMD - x_0_4_4_AMD >= 0
B_abs_stockAMD_in_0_4_5: o_0_4_5_AMD + x_0_4_5_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_5_0: o_0_4_5_0_AMD + x_0_4_5_0_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_5_1: o_0_4_5_1_AMD + x_0_4_5_1_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_5_2: o_0_4_5_2_AMD + x_0_4_5_2_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_5_3: o_0_4_5_3_AMD + x_0_4_5_3_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_5_4: o_0_4_5_4_AMD + x_0_4_5_4_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_5_5: o_0_4_5_5_AMD + x_0_4_5_5_AMD - x_0_4_5_AMD >= 0
B_abs_stockAMD_in_0_4_6: o_0_4_6_AMD + x_0_4_6_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_6_0: o_0_4_6_0_AMD + x_0_4_6_0_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_6_1: o_0_4_6_1_AMD + x_0_4_6_1_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_6_2: o_0_4_6_2_AMD + x_0_4_6_2_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_6_3: o_0_4_6_3_AMD + x_0_4_6_3_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_6_4: o_0_4_6_4_AMD + x_0_4_6_4_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_6_5: o_0_4_6_5_AMD + x_0_4_6_5_AMD - x_0_4_6_AMD >= 0
B_abs_stockAMD_in_0_4_7: o_0_4_7_AMD + x_0_4_7_AMD - x_0_4_AMD >= 0
B_abs_stockAMD_in_0_4_7_0: o_0_4_7_0_AMD + x_0_4_7_0_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_4_7_1: o_0_4_7_1_AMD + x_0_4_7_1_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_4_7_2: o_0_4_7_2_AMD + x_0_4_7_2_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_4_7_3: o_0_4_7_3_AMD + x_0_4_7_3_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_4_7_4: o_0_4_7_4_AMD + x_0_4_7_4_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_4_7_5: o_0_4_7_5_AMD + x_0_4_7_5_AMD - x_0_4_7_AMD >= 0
B_abs_stockAMD_in_0_5: o_0_5_AMD + x_0_5_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_5_0: o_0_5_0_AMD + x_0_5_0_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_0_0: o_0_5_0_0_AMD + x_0_5_0_0_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_0_1: o_0_5_0_1_AMD + x_0_5_0_1_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_0_2: o_0_5_0_2_AMD + x_0_5_0_2_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_0_3: o_0_5_0_3_AMD + x_0_5_0_3_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_0_4: o_0_5_0_4_AMD + x_0_5_0_4_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_0_5: o_0_5_0_5_AMD + x_0_5_0_5_AMD - x_0_5_0_AMD >= 0
B_abs_stockAMD_in_0_5_1: o_0_5_1_AMD + x_0_5_1_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_1_0: o_0_5_1_0_AMD + x_0_5_1_0_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_1_1: o_0_5_1_1_AMD + x_0_5_1_1_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_1_2: o_0_5_1_2_AMD + x_0_5_1_2_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_1_3: o_0_5_1_3_AMD + x_0_5_1_3_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_1_4: o_0_5_1_4_AMD + x_0_5_1_4_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_1_5: o_0_5_1_5_AMD + x_0_5_1_5_AMD - x_0_5_1_AMD >= 0
B_abs_stockAMD_in_0_5_2: o_0_5_2_AMD + x_0_5_2_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_2_0: o_0_5_2_0_AMD + x_0_5_2_0_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_2_1: o_0_5_2_1_AMD + x_0_5_2_1_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_2_2: o_0_5_2_2_AMD + x_0_5_2_2_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_2_3: o_0_5_2_3_AMD + x_0_5_2_3_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_2_4: o_0_5_2_4_AMD + x_0_5_2_4_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_2_5: o_0_5_2_5_AMD + x_0_5_2_5_AMD - x_0_5_2_AMD >= 0
B_abs_stockAMD_in_0_5_3: o_0_5_3_AMD + x_0_5_3_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_3_0: o_0_5_3_0_AMD + x_0_5_3_0_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_3_1: o_0_5_3_1_AMD + x_0_5_3_1_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_3_2: o_0_5_3_2_AMD + x_0_5_3_2_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_3_3: o_0_5_3_3_AMD + x_0_5_3_3_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_3_4: o_0_5_3_4_AMD + x_0_5_3_4_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_3_5: o_0_5_3_5_AMD + x_0_5_3_5_AMD - x_0_5_3_AMD >= 0
B_abs_stockAMD_in_0_5_4: o_0_5_4_AMD + x_0_5_4_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_4_0: o_0_5_4_0_AMD + x_0_5_4_0_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_4_1: o_0_5_4_1_AMD + x_0_5_4_1_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_4_2: o_0_5_4_2_AMD + x_0_5_4_2_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_4_3: o_0_5_4_3_AMD + x_0_5_4_3_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_4_4: o_0_5_4_4_AMD + x_0_5_4_4_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_4_5: o_0_5_4_5_AMD + x_0_5_4_5_AMD - x_0_5_4_AMD >= 0
B_abs_stockAMD_in_0_5_5: o_0_5_5_AMD + x_0_5_5_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_0: o_0_5_5_0_AMD + x_0_5_5_0_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_1: o_0_5_5_1_AMD + x_0_5_5_1_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_2: o_0_5_5_2_AMD + x_0_5_5_2_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_3: o_0_5_5_3_AMD + x_0_5_5_3_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_4: o_0_5_5_4_AMD + x_0_5_5_4_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_5_5: o_0_5_5_5_AMD + x_0_5_5_5_AMD - x_0_5_5_AMD >= 0
B_abs_stockAMD_in_0_5_6: o_0_5_6_AMD + x_0_5_6_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_6_0: o_0_5_6_0_AMD + x_0_5_6_0_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_6_1: o_0_5_6_1_AMD + x_0_5_6_1_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_6_2: o_0_5_6_2_AMD + x_0_5_6_2_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_6_3: o_0_5_6_3_AMD + x_0_5_6_3_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_6_4: o_0_5_6_4_AMD + x_0_5_6_4_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_6_5: o_0_5_6_5_AMD + x_0_5_6_5_AMD - x_0_5_6_AMD >= 0
B_abs_stockAMD_in_0_5_7: o_0_5_7_AMD + x_0_5_7_AMD - x_0_5_AMD >= 0
B_abs_stockAMD_in_0_5_7_0: o_0_5_7_0_AMD + x_0_5_7_0_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_5_7_1: o_0_5_7_1_AMD + x_0_5_7_1_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_5_7_2: o_0_5_7_2_AMD + x_0_5_7_2_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_5_7_3: o_0_5_7_3_AMD + x_0_5_7_3_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_5_7_4: o_0_5_7_4_AMD + x_0_5_7_4_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_5_7_5: o_0_5_7_5_AMD + x_0_5_7_5_AMD - x_0_5_7_AMD >= 0
B_abs_stockAMD_in_0_6: o_0_6_AMD + x_0_6_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_6_0: o_0_6_0_AMD + x_0_6_0_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_0_0: o_0_6_0_0_AMD + x_0_6_0_0_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_0_1: o_0_6_0_1_AMD + x_0_6_0_1_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_0_2: o_0_6_0_2_AMD + x_0_6_0_2_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_0_3: o_0_6_0_3_AMD + x_0_6_0_3_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_0_4: o_0_6_0_4_AMD + x_0_6_0_4_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_0_5: o_0_6_0_5_AMD + x_0_6_0_5_AMD - x_0_6_0_AMD >= 0
B_abs_stockAMD_in_0_6_1: o_0_6_1_AMD + x_0_6_1_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_1_0: o_0_6_1_0_AMD + x_0_6_1_0_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_1_1: o_0_6_1_1_AMD + x_0_6_1_1_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_1_2: o_0_6_1_2_AMD + x_0_6_1_2_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_1_3: o_0_6_1_3_AMD + x_0_6_1_3_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_1_4: o_0_6_1_4_AMD + x_0_6_1_4_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_1_5: o_0_6_1_5_AMD + x_0_6_1_5_AMD - x_0_6_1_AMD >= 0
B_abs_stockAMD_in_0_6_2: o_0_6_2_AMD + x_0_6_2_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_2_0: o_0_6_2_0_AMD + x_0_6_2_0_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_2_1: o_0_6_2_1_AMD + x_0_6_2_1_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_2_2: o_0_6_2_2_AMD + x_0_6_2_2_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_2_3: o_0_6_2_3_AMD + x_0_6_2_3_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_2_4: o_0_6_2_4_AMD + x_0_6_2_4_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_2_5: o_0_6_2_5_AMD + x_0_6_2_5_AMD - x_0_6_2_AMD >= 0
B_abs_stockAMD_in_0_6_3: o_0_6_3_AMD + x_0_6_3_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_3_0: o_0_6_3_0_AMD + x_0_6_3_0_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_3_1: o_0_6_3_1_AMD + x_0_6_3_1_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_3_2: o_0_6_3_2_AMD + x_0_6_3_2_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_3_3: o_0_6_3_3_AMD + x_0_6_3_3_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_3_4: o_0_6_3_4_AMD + x_0_6_3_4_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_3_5: o_0_6_3_5_AMD + x_0_6_3_5_AMD - x_0_6_3_AMD >= 0
B_abs_stockAMD_in_0_6_4: o_0_6_4_AMD + x_0_6_4_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_4_0: o_0_6_4_0_AMD + x_0_6_4_0_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_4_1: o_0_6_4_1_AMD + x_0_6_4_1_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_4_2: o_0_6_4_2_AMD + x_0_6_4_2_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_4_3: o_0_6_4_3_AMD + x_0_6_4_3_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_4_4: o_0_6_4_4_AMD + x_0_6_4_4_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_4_5: o_0_6_4_5_AMD + x_0_6_4_5_AMD - x_0_6_4_AMD >= 0
B_abs_stockAMD_in_0_6_5: o_0_6_5_AMD + x_0_6_5_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_5_0: o_0_6_5_0_AMD + x_0_6_5_0_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_5_1: o_0_6_5_1_AMD + x_0_6_5_1_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_5_2: o_0_6_5_2_AMD + x_0_6_5_2_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_5_3: o_0_6_5_3_AMD + x_0_6_5_3_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_5_4: o_0_6_5_4_AMD + x_0_6_5_4_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_5_5: o_0_6_5_5_AMD + x_0_6_5_5_AMD - x_0_6_5_AMD >= 0
B_abs_stockAMD_in_0_6_6: o_0_6_6_AMD + x_0_6_6_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_0: o_0_6_6_0_AMD + x_0_6_6_0_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_1: o_0_6_6_1_AMD + x_0_6_6_1_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_2: o_0_6_6_2_AMD + x_0_6_6_2_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_3: o_0_6_6_3_AMD + x_0_6_6_3_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_4: o_0_6_6_4_AMD + x_0_6_6_4_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_6_5: o_0_6_6_5_AMD + x_0_6_6_5_AMD - x_0_6_6_AMD >= 0
B_abs_stockAMD_in_0_6_7: o_0_6_7_AMD + x_0_6_7_AMD - x_0_6_AMD >= 0
B_abs_stockAMD_in_0_6_7_0: o_0_6_7_0_AMD + x_0_6_7_0_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_6_7_1: o_0_6_7_1_AMD + x_0_6_7_1_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_6_7_2: o_0_6_7_2_AMD + x_0_6_7_2_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_6_7_3: o_0_6_7_3_AMD + x_0_6_7_3_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_6_7_4: o_0_6_7_4_AMD + x_0_6_7_4_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_6_7_5: o_0_6_7_5_AMD + x_0_6_7_5_AMD - x_0_6_7_AMD >= 0
B_abs_stockAMD_in_0_7: o_0_7_AMD + x_0_7_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_7_0: o_0_7_0_AMD + x_0_7_0_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_0_0: o_0_7_0_0_AMD + x_0_7_0_0_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_0_1: o_0_7_0_1_AMD + x_0_7_0_1_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_0_2: o_0_7_0_2_AMD + x_0_7_0_2_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_0_3: o_0_7_0_3_AMD + x_0_7_0_3_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_0_4: o_0_7_0_4_AMD + x_0_7_0_4_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_0_5: o_0_7_0_5_AMD + x_0_7_0_5_AMD - x_0_7_0_AMD >= 0
B_abs_stockAMD_in_0_7_1: o_0_7_1_AMD + x_0_7_1_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_1_0: o_0_7_1_0_AMD + x_0_7_1_0_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_1_1: o_0_7_1_1_AMD + x_0_7_1_1_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_1_2: o_0_7_1_2_AMD + x_0_7_1_2_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_1_3: o_0_7_1_3_AMD + x_0_7_1_3_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_1_4: o_0_7_1_4_AMD + x_0_7_1_4_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_1_5: o_0_7_1_5_AMD + x_0_7_1_5_AMD - x_0_7_1_AMD >= 0
B_abs_stockAMD_in_0_7_2: o_0_7_2_AMD + x_0_7_2_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_2_0: o_0_7_2_0_AMD + x_0_7_2_0_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_2_1: o_0_7_2_1_AMD + x_0_7_2_1_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_2_2: o_0_7_2_2_AMD + x_0_7_2_2_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_2_3: o_0_7_2_3_AMD + x_0_7_2_3_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_2_4: o_0_7_2_4_AMD + x_0_7_2_4_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_2_5: o_0_7_2_5_AMD + x_0_7_2_5_AMD - x_0_7_2_AMD >= 0
B_abs_stockAMD_in_0_7_3: o_0_7_3_AMD + x_0_7_3_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_3_0: o_0_7_3_0_AMD + x_0_7_3_0_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_3_1: o_0_7_3_1_AMD + x_0_7_3_1_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_3_2: o_0_7_3_2_AMD + x_0_7_3_2_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_3_3: o_0_7_3_3_AMD + x_0_7_3_3_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_3_4: o_0_7_3_4_AMD + x_0_7_3_4_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_3_5: o_0_7_3_5_AMD + x_0_7_3_5_AMD - x_0_7_3_AMD >= 0
B_abs_stockAMD_in_0_7_4: o_0_7_4_AMD + x_0_7_4_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_4_0: o_0_7_4_0_AMD + x_0_7_4_0_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_4_1: o_0_7_4_1_AMD + x_0_7_4_1_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_4_2: o_0_7_4_2_AMD + x_0_7_4_2_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_4_3: o_0_7_4_3_AMD + x_0_7_4_3_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_4_4: o_0_7_4_4_AMD + x_0_7_4_4_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_4_5: o_0_7_4_5_AMD + x_0_7_4_5_AMD - x_0_7_4_AMD >= 0
B_abs_stockAMD_in_0_7_5: o_0_7_5_AMD + x_0_7_5_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_5_0: o_0_7_5_0_AMD + x_0_7_5_0_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_5_1: o_0_7_5_1_AMD + x_0_7_5_1_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_5_2: o_0_7_5_2_AMD + x_0_7_5_2_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_5_3: o_0_7_5_3_AMD + x_0_7_5_3_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_5_4: o_0_7_5_4_AMD + x_0_7_5_4_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_5_5: o_0_7_5_5_AMD + x_0_7_5_5_AMD - x_0_7_5_AMD >= 0
B_abs_stockAMD_in_0_7_6: o_0_7_6_AMD + x_0_7_6_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_6_0: o_0_7_6_0_AMD + x_0_7_6_0_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_6_1: o_0_7_6_1_AMD + x_0_7_6_1_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_6_2: o_0_7_6_2_AMD + x_0_7_6_2_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_6_3: o_0_7_6_3_AMD + x_0_7_6_3_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_6_4: o_0_7_6_4_AMD + x_0_7_6_4_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_6_5: o_0_7_6_5_AMD + x_0_7_6_5_AMD - x_0_7_6_AMD >= 0
B_abs_stockAMD_in_0_7_7: o_0_7_7_AMD + x_0_7_7_AMD - x_0_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_0: o_0_7_7_0_AMD + x_0_7_7_0_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_1: o_0_7_7_1_AMD + x_0_7_7_1_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_2: o_0_7_7_2_AMD + x_0_7_7_2_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_3: o_0_7_7_3_AMD + x_0_7_7_3_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_4: o_0_7_7_4_AMD + x_0_7_7_4_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_7_7_5: o_0_7_7_5_AMD + x_0_7_7_5_AMD - x_0_7_7_AMD >= 0
B_abs_stockAMD_in_0_8: o_0_8_AMD + x_0_8_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_8_0: o_0_8_0_AMD + x_0_8_0_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_0_0: o_0_8_0_0_AMD + x_0_8_0_0_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_0_1: o_0_8_0_1_AMD + x_0_8_0_1_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_0_2: o_0_8_0_2_AMD + x_0_8_0_2_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_0_3: o_0_8_0_3_AMD + x_0_8_0_3_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_0_4: o_0_8_0_4_AMD + x_0_8_0_4_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_0_5: o_0_8_0_5_AMD + x_0_8_0_5_AMD - x_0_8_0_AMD >= 0
B_abs_stockAMD_in_0_8_1: o_0_8_1_AMD + x_0_8_1_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_1_0: o_0_8_1_0_AMD + x_0_8_1_0_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_1_1: o_0_8_1_1_AMD + x_0_8_1_1_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_1_2: o_0_8_1_2_AMD + x_0_8_1_2_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_1_3: o_0_8_1_3_AMD + x_0_8_1_3_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_1_4: o_0_8_1_4_AMD + x_0_8_1_4_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_1_5: o_0_8_1_5_AMD + x_0_8_1_5_AMD - x_0_8_1_AMD >= 0
B_abs_stockAMD_in_0_8_2: o_0_8_2_AMD + x_0_8_2_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_2_0: o_0_8_2_0_AMD + x_0_8_2_0_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_2_1: o_0_8_2_1_AMD + x_0_8_2_1_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_2_2: o_0_8_2_2_AMD + x_0_8_2_2_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_2_3: o_0_8_2_3_AMD + x_0_8_2_3_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_2_4: o_0_8_2_4_AMD + x_0_8_2_4_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_2_5: o_0_8_2_5_AMD + x_0_8_2_5_AMD - x_0_8_2_AMD >= 0
B_abs_stockAMD_in_0_8_3: o_0_8_3_AMD + x_0_8_3_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_3_0: o_0_8_3_0_AMD + x_0_8_3_0_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_3_1: o_0_8_3_1_AMD + x_0_8_3_1_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_3_2: o_0_8_3_2_AMD + x_0_8_3_2_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_3_3: o_0_8_3_3_AMD + x_0_8_3_3_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_3_4: o_0_8_3_4_AMD + x_0_8_3_4_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_3_5: o_0_8_3_5_AMD + x_0_8_3_5_AMD - x_0_8_3_AMD >= 0
B_abs_stockAMD_in_0_8_4: o_0_8_4_AMD + x_0_8_4_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_4_0: o_0_8_4_0_AMD + x_0_8_4_0_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_4_1: o_0_8_4_1_AMD + x_0_8_4_1_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_4_2: o_0_8_4_2_AMD + x_0_8_4_2_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_4_3: o_0_8_4_3_AMD + x_0_8_4_3_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_4_4: o_0_8_4_4_AMD + x_0_8_4_4_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_4_5: o_0_8_4_5_AMD + x_0_8_4_5_AMD - x_0_8_4_AMD >= 0
B_abs_stockAMD_in_0_8_5: o_0_8_5_AMD + x_0_8_5_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_5_0: o_0_8_5_0_AMD + x_0_8_5_0_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_5_1: o_0_8_5_1_AMD + x_0_8_5_1_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_5_2: o_0_8_5_2_AMD + x_0_8_5_2_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_5_3: o_0_8_5_3_AMD + x_0_8_5_3_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_5_4: o_0_8_5_4_AMD + x_0_8_5_4_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_5_5: o_0_8_5_5_AMD + x_0_8_5_5_AMD - x_0_8_5_AMD >= 0
B_abs_stockAMD_in_0_8_6: o_0_8_6_AMD + x_0_8_6_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_6_0: o_0_8_6_0_AMD + x_0_8_6_0_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_6_1: o_0_8_6_1_AMD + x_0_8_6_1_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_6_2: o_0_8_6_2_AMD + x_0_8_6_2_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_6_3: o_0_8_6_3_AMD + x_0_8_6_3_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_6_4: o_0_8_6_4_AMD + x_0_8_6_4_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_6_5: o_0_8_6_5_AMD + x_0_8_6_5_AMD - x_0_8_6_AMD >= 0
B_abs_stockAMD_in_0_8_7: o_0_8_7_AMD + x_0_8_7_AMD - x_0_8_AMD >= 0
B_abs_stockAMD_in_0_8_7_0: o_0_8_7_0_AMD + x_0_8_7_0_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_8_7_1: o_0_8_7_1_AMD + x_0_8_7_1_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_8_7_2: o_0_8_7_2_AMD + x_0_8_7_2_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_8_7_3: o_0_8_7_3_AMD + x_0_8_7_3_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_8_7_4: o_0_8_7_4_AMD + x_0_8_7_4_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_8_7_5: o_0_8_7_5_AMD + x_0_8_7_5_AMD - x_0_8_7_AMD >= 0
B_abs_stockAMD_in_0_9: o_0_9_AMD + x_0_9_AMD - x_0_AMD >= 0
B_abs_stockAMD_in_0_9_0: o_0_9_0_AMD + x_0_9_0_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_0_0: o_0_9_0_0_AMD + x_0_9_0_0_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_0_1: o_0_9_0_1_AMD + x_0_9_0_1_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_0_2: o_0_9_0_2_AMD + x_0_9_0_2_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_0_3: o_0_9_0_3_AMD + x_0_9_0_3_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_0_4: o_0_9_0_4_AMD + x_0_9_0_4_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_0_5: o_0_9_0_5_AMD + x_0_9_0_5_AMD - x_0_9_0_AMD >= 0
B_abs_stockAMD_in_0_9_1: o_0_9_1_AMD + x_0_9_1_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_1_0: o_0_9_1_0_AMD + x_0_9_1_0_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_1_1: o_0_9_1_1_AMD + x_0_9_1_1_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_1_2: o_0_9_1_2_AMD + x_0_9_1_2_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_1_3: o_0_9_1_3_AMD + x_0_9_1_3_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_1_4: o_0_9_1_4_AMD + x_0_9_1_4_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_1_5: o_0_9_1_5_AMD + x_0_9_1_5_AMD - x_0_9_1_AMD >= 0
B_abs_stockAMD_in_0_9_2: o_0_9_2_AMD + x_0_9_2_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_2_0: o_0_9_2_0_AMD + x_0_9_2_0_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_2_1: o_0_9_2_1_AMD + x_0_9_2_1_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_2_2: o_0_9_2_2_AMD + x_0_9_2_2_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_2_3: o_0_9_2_3_AMD + x_0_9_2_3_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_2_4: o_0_9_2_4_AMD + x_0_9_2_4_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_2_5: o_0_9_2_5_AMD + x_0_9_2_5_AMD - x_0_9_2_AMD >= 0
B_abs_stockAMD_in_0_9_3: o_0_9_3_AMD + x_0_9_3_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_3_0: o_0_9_3_0_AMD + x_0_9_3_0_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_3_1: o_0_9_3_1_AMD + x_0_9_3_1_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_3_2: o_0_9_3_2_AMD + x_0_9_3_2_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_3_3: o_0_9_3_3_AMD + x_0_9_3_3_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_3_4: o_0_9_3_4_AMD + x_0_9_3_4_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_3_5: o_0_9_3_5_AMD + x_0_9_3_5_AMD - x_0_9_3_AMD >= 0
B_abs_stockAMD_in_0_9_4: o_0_9_4_AMD + x_0_9_4_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_4_0: o_0_9_4_0_AMD + x_0_9_4_0_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_4_1: o_0_9_4_1_AMD + x_0_9_4_1_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_4_2: o_0_9_4_2_AMD + x_0_9_4_2_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_4_3: o_0_9_4_3_AMD + x_0_9_4_3_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_4_4: o_0_9_4_4_AMD + x_0_9_4_4_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_4_5: o_0_9_4_5_AMD + x_0_9_4_5_AMD - x_0_9_4_AMD >= 0
B_abs_stockAMD_in_0_9_5: o_0_9_5_AMD + x_0_9_5_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_5_0: o_0_9_5_0_AMD + x_0_9_5_0_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_5_1: o_0_9_5_1_AMD + x_0_9_5_1_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_5_2: o_0_9_5_2_AMD + x_0_9_5_2_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_5_3: o_0_9_5_3_AMD + x_0_9_5_3_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_5_4: o_0_9_5_4_AMD + x_0_9_5_4_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_5_5: o_0_9_5_5_AMD + x_0_9_5_5_AMD - x_0_9_5_AMD >= 0
B_abs_stockAMD_in_0_9_6: o_0_9_6_AMD + x_0_9_6_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_6_0: o_0_9_6_0_AMD + x_0_9_6_0_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_6_1: o_0_9_6_1_AMD + x_0_9_6_1_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_6_2: o_0_9_6_2_AMD + x_0_9_6_2_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_6_3: o_0_9_6_3_AMD + x_0_9_6_3_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_6_4: o_0_9_6_4_AMD + x_0_9_6_4_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_6_5: o_0_9_6_5_AMD + x_0_9_6_5_AMD - x_0_9_6_AMD >= 0
B_abs_stockAMD_in_0_9_7: o_0_9_7_AMD + x_0_9_7_AMD - x_0_9_AMD >= 0
B_abs_stockAMD_in_0_9_7_0: o_0_9_7_0_AMD + x_0_9_7_0_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMD_in_0_9_7_1: o_0_9_7_1_AMD + x_0_9_7_1_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMD_in_0_9_7_2: o_0_9_7_2_AMD + x_0_9_7_2_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMD_in_0_9_7_3: o_0_9_7_3_AMD + x_0_9_7_3_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMD_in_0_9_7_4: o_0_9_7_4_AMD + x_0_9_7_4_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMD_in_0_9_7_5: o_0_9_7_5_AMD + x_0_9_7_5_AMD - x_0_9_7_AMD >= 0
B_abs_stockAMGN_in_0_0: o_0_0_AMGN + x_0_0_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_0: o_0_0_0_AMGN + x_0_0_0_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_0_0: o_0_0_0_0_AMGN + x_0_0_0_0_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_0_1: o_0_0_0_1_AMGN + x_0_0_0_1_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_0_2: o_0_0_0_2_AMGN + x_0_0_0_2_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_0_3: o_0_0_0_3_AMGN + x_0_0_0_3_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_0_4: o_0_0_0_4_AMGN + x_0_0_0_4_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_0_5: o_0_0_0_5_AMGN + x_0_0_0_5_AMGN - x_0_0_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1: o_0_0_1_AMGN + x_0_0_1_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_1_0: o_0_0_1_0_AMGN + x_0_0_1_0_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1_1: o_0_0_1_1_AMGN + x_0_0_1_1_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1_2: o_0_0_1_2_AMGN + x_0_0_1_2_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1_3: o_0_0_1_3_AMGN + x_0_0_1_3_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1_4: o_0_0_1_4_AMGN + x_0_0_1_4_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_1_5: o_0_0_1_5_AMGN + x_0_0_1_5_AMGN - x_0_0_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2: o_0_0_2_AMGN + x_0_0_2_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_2_0: o_0_0_2_0_AMGN + x_0_0_2_0_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2_1: o_0_0_2_1_AMGN + x_0_0_2_1_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2_2: o_0_0_2_2_AMGN + x_0_0_2_2_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2_3: o_0_0_2_3_AMGN + x_0_0_2_3_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2_4: o_0_0_2_4_AMGN + x_0_0_2_4_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_2_5: o_0_0_2_5_AMGN + x_0_0_2_5_AMGN - x_0_0_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3: o_0_0_3_AMGN + x_0_0_3_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_3_0: o_0_0_3_0_AMGN + x_0_0_3_0_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3_1: o_0_0_3_1_AMGN + x_0_0_3_1_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3_2: o_0_0_3_2_AMGN + x_0_0_3_2_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3_3: o_0_0_3_3_AMGN + x_0_0_3_3_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3_4: o_0_0_3_4_AMGN + x_0_0_3_4_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_3_5: o_0_0_3_5_AMGN + x_0_0_3_5_AMGN - x_0_0_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4: o_0_0_4_AMGN + x_0_0_4_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_4_0: o_0_0_4_0_AMGN + x_0_0_4_0_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4_1: o_0_0_4_1_AMGN + x_0_0_4_1_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4_2: o_0_0_4_2_AMGN + x_0_0_4_2_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4_3: o_0_0_4_3_AMGN + x_0_0_4_3_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4_4: o_0_0_4_4_AMGN + x_0_0_4_4_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_4_5: o_0_0_4_5_AMGN + x_0_0_4_5_AMGN - x_0_0_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5: o_0_0_5_AMGN + x_0_0_5_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_5_0: o_0_0_5_0_AMGN + x_0_0_5_0_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5_1: o_0_0_5_1_AMGN + x_0_0_5_1_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5_2: o_0_0_5_2_AMGN + x_0_0_5_2_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5_3: o_0_0_5_3_AMGN + x_0_0_5_3_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5_4: o_0_0_5_4_AMGN + x_0_0_5_4_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_5_5: o_0_0_5_5_AMGN + x_0_0_5_5_AMGN - x_0_0_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6: o_0_0_6_AMGN + x_0_0_6_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_6_0: o_0_0_6_0_AMGN + x_0_0_6_0_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6_1: o_0_0_6_1_AMGN + x_0_0_6_1_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6_2: o_0_0_6_2_AMGN + x_0_0_6_2_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6_3: o_0_0_6_3_AMGN + x_0_0_6_3_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6_4: o_0_0_6_4_AMGN + x_0_0_6_4_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_6_5: o_0_0_6_5_AMGN + x_0_0_6_5_AMGN - x_0_0_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7: o_0_0_7_AMGN + x_0_0_7_AMGN - x_0_0_AMGN >= 0
B_abs_stockAMGN_in_0_0_7_0: o_0_0_7_0_AMGN + x_0_0_7_0_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7_1: o_0_0_7_1_AMGN + x_0_0_7_1_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7_2: o_0_0_7_2_AMGN + x_0_0_7_2_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7_3: o_0_0_7_3_AMGN + x_0_0_7_3_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7_4: o_0_0_7_4_AMGN + x_0_0_7_4_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_0_7_5: o_0_0_7_5_AMGN + x_0_0_7_5_AMGN - x_0_0_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1: o_0_1_AMGN + x_0_1_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_1_0: o_0_1_0_AMGN + x_0_1_0_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_0_0: o_0_1_0_0_AMGN + x_0_1_0_0_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_0_1: o_0_1_0_1_AMGN + x_0_1_0_1_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_0_2: o_0_1_0_2_AMGN + x_0_1_0_2_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_0_3: o_0_1_0_3_AMGN + x_0_1_0_3_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_0_4: o_0_1_0_4_AMGN + x_0_1_0_4_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_0_5: o_0_1_0_5_AMGN + x_0_1_0_5_AMGN - x_0_1_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1: o_0_1_1_AMGN + x_0_1_1_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_1_0: o_0_1_1_0_AMGN + x_0_1_1_0_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1_1: o_0_1_1_1_AMGN + x_0_1_1_1_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1_2: o_0_1_1_2_AMGN + x_0_1_1_2_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1_3: o_0_1_1_3_AMGN + x_0_1_1_3_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1_4: o_0_1_1_4_AMGN + x_0_1_1_4_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_1_5: o_0_1_1_5_AMGN + x_0_1_1_5_AMGN - x_0_1_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2: o_0_1_2_AMGN + x_0_1_2_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_2_0: o_0_1_2_0_AMGN + x_0_1_2_0_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2_1: o_0_1_2_1_AMGN + x_0_1_2_1_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2_2: o_0_1_2_2_AMGN + x_0_1_2_2_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2_3: o_0_1_2_3_AMGN + x_0_1_2_3_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2_4: o_0_1_2_4_AMGN + x_0_1_2_4_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_2_5: o_0_1_2_5_AMGN + x_0_1_2_5_AMGN - x_0_1_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3: o_0_1_3_AMGN + x_0_1_3_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_3_0: o_0_1_3_0_AMGN + x_0_1_3_0_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3_1: o_0_1_3_1_AMGN + x_0_1_3_1_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3_2: o_0_1_3_2_AMGN + x_0_1_3_2_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3_3: o_0_1_3_3_AMGN + x_0_1_3_3_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3_4: o_0_1_3_4_AMGN + x_0_1_3_4_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_3_5: o_0_1_3_5_AMGN + x_0_1_3_5_AMGN - x_0_1_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4: o_0_1_4_AMGN + x_0_1_4_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_4_0: o_0_1_4_0_AMGN + x_0_1_4_0_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4_1: o_0_1_4_1_AMGN + x_0_1_4_1_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4_2: o_0_1_4_2_AMGN + x_0_1_4_2_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4_3: o_0_1_4_3_AMGN + x_0_1_4_3_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4_4: o_0_1_4_4_AMGN + x_0_1_4_4_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_4_5: o_0_1_4_5_AMGN + x_0_1_4_5_AMGN - x_0_1_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5: o_0_1_5_AMGN + x_0_1_5_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_5_0: o_0_1_5_0_AMGN + x_0_1_5_0_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5_1: o_0_1_5_1_AMGN + x_0_1_5_1_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5_2: o_0_1_5_2_AMGN + x_0_1_5_2_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5_3: o_0_1_5_3_AMGN + x_0_1_5_3_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5_4: o_0_1_5_4_AMGN + x_0_1_5_4_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_5_5: o_0_1_5_5_AMGN + x_0_1_5_5_AMGN - x_0_1_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6: o_0_1_6_AMGN + x_0_1_6_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_6_0: o_0_1_6_0_AMGN + x_0_1_6_0_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6_1: o_0_1_6_1_AMGN + x_0_1_6_1_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6_2: o_0_1_6_2_AMGN + x_0_1_6_2_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6_3: o_0_1_6_3_AMGN + x_0_1_6_3_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6_4: o_0_1_6_4_AMGN + x_0_1_6_4_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_6_5: o_0_1_6_5_AMGN + x_0_1_6_5_AMGN - x_0_1_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7: o_0_1_7_AMGN + x_0_1_7_AMGN - x_0_1_AMGN >= 0
B_abs_stockAMGN_in_0_1_7_0: o_0_1_7_0_AMGN + x_0_1_7_0_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7_1: o_0_1_7_1_AMGN + x_0_1_7_1_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7_2: o_0_1_7_2_AMGN + x_0_1_7_2_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7_3: o_0_1_7_3_AMGN + x_0_1_7_3_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7_4: o_0_1_7_4_AMGN + x_0_1_7_4_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_1_7_5: o_0_1_7_5_AMGN + x_0_1_7_5_AMGN - x_0_1_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2: o_0_2_AMGN + x_0_2_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_2_0: o_0_2_0_AMGN + x_0_2_0_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_0_0: o_0_2_0_0_AMGN + x_0_2_0_0_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_0_1: o_0_2_0_1_AMGN + x_0_2_0_1_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_0_2: o_0_2_0_2_AMGN + x_0_2_0_2_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_0_3: o_0_2_0_3_AMGN + x_0_2_0_3_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_0_4: o_0_2_0_4_AMGN + x_0_2_0_4_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_0_5: o_0_2_0_5_AMGN + x_0_2_0_5_AMGN - x_0_2_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1: o_0_2_1_AMGN + x_0_2_1_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_1_0: o_0_2_1_0_AMGN + x_0_2_1_0_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1_1: o_0_2_1_1_AMGN + x_0_2_1_1_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1_2: o_0_2_1_2_AMGN + x_0_2_1_2_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1_3: o_0_2_1_3_AMGN + x_0_2_1_3_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1_4: o_0_2_1_4_AMGN + x_0_2_1_4_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_1_5: o_0_2_1_5_AMGN + x_0_2_1_5_AMGN - x_0_2_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2: o_0_2_2_AMGN + x_0_2_2_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_2_0: o_0_2_2_0_AMGN + x_0_2_2_0_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2_1: o_0_2_2_1_AMGN + x_0_2_2_1_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2_2: o_0_2_2_2_AMGN + x_0_2_2_2_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2_3: o_0_2_2_3_AMGN + x_0_2_2_3_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2_4: o_0_2_2_4_AMGN + x_0_2_2_4_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_2_5: o_0_2_2_5_AMGN + x_0_2_2_5_AMGN - x_0_2_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3: o_0_2_3_AMGN + x_0_2_3_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_3_0: o_0_2_3_0_AMGN + x_0_2_3_0_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3_1: o_0_2_3_1_AMGN + x_0_2_3_1_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3_2: o_0_2_3_2_AMGN + x_0_2_3_2_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3_3: o_0_2_3_3_AMGN + x_0_2_3_3_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3_4: o_0_2_3_4_AMGN + x_0_2_3_4_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_3_5: o_0_2_3_5_AMGN + x_0_2_3_5_AMGN - x_0_2_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4: o_0_2_4_AMGN + x_0_2_4_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_4_0: o_0_2_4_0_AMGN + x_0_2_4_0_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4_1: o_0_2_4_1_AMGN + x_0_2_4_1_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4_2: o_0_2_4_2_AMGN + x_0_2_4_2_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4_3: o_0_2_4_3_AMGN + x_0_2_4_3_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4_4: o_0_2_4_4_AMGN + x_0_2_4_4_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_4_5: o_0_2_4_5_AMGN + x_0_2_4_5_AMGN - x_0_2_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5: o_0_2_5_AMGN + x_0_2_5_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_5_0: o_0_2_5_0_AMGN + x_0_2_5_0_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5_1: o_0_2_5_1_AMGN + x_0_2_5_1_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5_2: o_0_2_5_2_AMGN + x_0_2_5_2_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5_3: o_0_2_5_3_AMGN + x_0_2_5_3_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5_4: o_0_2_5_4_AMGN + x_0_2_5_4_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_5_5: o_0_2_5_5_AMGN + x_0_2_5_5_AMGN - x_0_2_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6: o_0_2_6_AMGN + x_0_2_6_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_6_0: o_0_2_6_0_AMGN + x_0_2_6_0_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6_1: o_0_2_6_1_AMGN + x_0_2_6_1_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6_2: o_0_2_6_2_AMGN + x_0_2_6_2_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6_3: o_0_2_6_3_AMGN + x_0_2_6_3_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6_4: o_0_2_6_4_AMGN + x_0_2_6_4_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_6_5: o_0_2_6_5_AMGN + x_0_2_6_5_AMGN - x_0_2_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7: o_0_2_7_AMGN + x_0_2_7_AMGN - x_0_2_AMGN >= 0
B_abs_stockAMGN_in_0_2_7_0: o_0_2_7_0_AMGN + x_0_2_7_0_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7_1: o_0_2_7_1_AMGN + x_0_2_7_1_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7_2: o_0_2_7_2_AMGN + x_0_2_7_2_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7_3: o_0_2_7_3_AMGN + x_0_2_7_3_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7_4: o_0_2_7_4_AMGN + x_0_2_7_4_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_2_7_5: o_0_2_7_5_AMGN + x_0_2_7_5_AMGN - x_0_2_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3: o_0_3_AMGN + x_0_3_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_3_0: o_0_3_0_AMGN + x_0_3_0_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_0_0: o_0_3_0_0_AMGN + x_0_3_0_0_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_0_1: o_0_3_0_1_AMGN + x_0_3_0_1_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_0_2: o_0_3_0_2_AMGN + x_0_3_0_2_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_0_3: o_0_3_0_3_AMGN + x_0_3_0_3_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_0_4: o_0_3_0_4_AMGN + x_0_3_0_4_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_0_5: o_0_3_0_5_AMGN + x_0_3_0_5_AMGN - x_0_3_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1: o_0_3_1_AMGN + x_0_3_1_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_1_0: o_0_3_1_0_AMGN + x_0_3_1_0_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1_1: o_0_3_1_1_AMGN + x_0_3_1_1_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1_2: o_0_3_1_2_AMGN + x_0_3_1_2_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1_3: o_0_3_1_3_AMGN + x_0_3_1_3_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1_4: o_0_3_1_4_AMGN + x_0_3_1_4_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_1_5: o_0_3_1_5_AMGN + x_0_3_1_5_AMGN - x_0_3_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2: o_0_3_2_AMGN + x_0_3_2_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_2_0: o_0_3_2_0_AMGN + x_0_3_2_0_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2_1: o_0_3_2_1_AMGN + x_0_3_2_1_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2_2: o_0_3_2_2_AMGN + x_0_3_2_2_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2_3: o_0_3_2_3_AMGN + x_0_3_2_3_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2_4: o_0_3_2_4_AMGN + x_0_3_2_4_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_2_5: o_0_3_2_5_AMGN + x_0_3_2_5_AMGN - x_0_3_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3: o_0_3_3_AMGN + x_0_3_3_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_3_0: o_0_3_3_0_AMGN + x_0_3_3_0_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3_1: o_0_3_3_1_AMGN + x_0_3_3_1_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3_2: o_0_3_3_2_AMGN + x_0_3_3_2_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3_3: o_0_3_3_3_AMGN + x_0_3_3_3_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3_4: o_0_3_3_4_AMGN + x_0_3_3_4_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_3_5: o_0_3_3_5_AMGN + x_0_3_3_5_AMGN - x_0_3_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4: o_0_3_4_AMGN + x_0_3_4_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_4_0: o_0_3_4_0_AMGN + x_0_3_4_0_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4_1: o_0_3_4_1_AMGN + x_0_3_4_1_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4_2: o_0_3_4_2_AMGN + x_0_3_4_2_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4_3: o_0_3_4_3_AMGN + x_0_3_4_3_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4_4: o_0_3_4_4_AMGN + x_0_3_4_4_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_4_5: o_0_3_4_5_AMGN + x_0_3_4_5_AMGN - x_0_3_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5: o_0_3_5_AMGN + x_0_3_5_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_5_0: o_0_3_5_0_AMGN + x_0_3_5_0_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5_1: o_0_3_5_1_AMGN + x_0_3_5_1_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5_2: o_0_3_5_2_AMGN + x_0_3_5_2_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5_3: o_0_3_5_3_AMGN + x_0_3_5_3_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5_4: o_0_3_5_4_AMGN + x_0_3_5_4_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_5_5: o_0_3_5_5_AMGN + x_0_3_5_5_AMGN - x_0_3_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6: o_0_3_6_AMGN + x_0_3_6_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_6_0: o_0_3_6_0_AMGN + x_0_3_6_0_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6_1: o_0_3_6_1_AMGN + x_0_3_6_1_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6_2: o_0_3_6_2_AMGN + x_0_3_6_2_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6_3: o_0_3_6_3_AMGN + x_0_3_6_3_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6_4: o_0_3_6_4_AMGN + x_0_3_6_4_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_6_5: o_0_3_6_5_AMGN + x_0_3_6_5_AMGN - x_0_3_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7: o_0_3_7_AMGN + x_0_3_7_AMGN - x_0_3_AMGN >= 0
B_abs_stockAMGN_in_0_3_7_0: o_0_3_7_0_AMGN + x_0_3_7_0_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7_1: o_0_3_7_1_AMGN + x_0_3_7_1_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7_2: o_0_3_7_2_AMGN + x_0_3_7_2_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7_3: o_0_3_7_3_AMGN + x_0_3_7_3_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7_4: o_0_3_7_4_AMGN + x_0_3_7_4_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_3_7_5: o_0_3_7_5_AMGN + x_0_3_7_5_AMGN - x_0_3_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4: o_0_4_AMGN + x_0_4_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_4_0: o_0_4_0_AMGN + x_0_4_0_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_0_0: o_0_4_0_0_AMGN + x_0_4_0_0_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_0_1: o_0_4_0_1_AMGN + x_0_4_0_1_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_0_2: o_0_4_0_2_AMGN + x_0_4_0_2_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_0_3: o_0_4_0_3_AMGN + x_0_4_0_3_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_0_4: o_0_4_0_4_AMGN + x_0_4_0_4_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_0_5: o_0_4_0_5_AMGN + x_0_4_0_5_AMGN - x_0_4_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1: o_0_4_1_AMGN + x_0_4_1_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_1_0: o_0_4_1_0_AMGN + x_0_4_1_0_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1_1: o_0_4_1_1_AMGN + x_0_4_1_1_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1_2: o_0_4_1_2_AMGN + x_0_4_1_2_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1_3: o_0_4_1_3_AMGN + x_0_4_1_3_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1_4: o_0_4_1_4_AMGN + x_0_4_1_4_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_1_5: o_0_4_1_5_AMGN + x_0_4_1_5_AMGN - x_0_4_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2: o_0_4_2_AMGN + x_0_4_2_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_2_0: o_0_4_2_0_AMGN + x_0_4_2_0_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2_1: o_0_4_2_1_AMGN + x_0_4_2_1_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2_2: o_0_4_2_2_AMGN + x_0_4_2_2_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2_3: o_0_4_2_3_AMGN + x_0_4_2_3_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2_4: o_0_4_2_4_AMGN + x_0_4_2_4_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_2_5: o_0_4_2_5_AMGN + x_0_4_2_5_AMGN - x_0_4_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3: o_0_4_3_AMGN + x_0_4_3_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_3_0: o_0_4_3_0_AMGN + x_0_4_3_0_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3_1: o_0_4_3_1_AMGN + x_0_4_3_1_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3_2: o_0_4_3_2_AMGN + x_0_4_3_2_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3_3: o_0_4_3_3_AMGN + x_0_4_3_3_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3_4: o_0_4_3_4_AMGN + x_0_4_3_4_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_3_5: o_0_4_3_5_AMGN + x_0_4_3_5_AMGN - x_0_4_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4: o_0_4_4_AMGN + x_0_4_4_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_4_0: o_0_4_4_0_AMGN + x_0_4_4_0_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4_1: o_0_4_4_1_AMGN + x_0_4_4_1_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4_2: o_0_4_4_2_AMGN + x_0_4_4_2_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4_3: o_0_4_4_3_AMGN + x_0_4_4_3_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4_4: o_0_4_4_4_AMGN + x_0_4_4_4_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_4_5: o_0_4_4_5_AMGN + x_0_4_4_5_AMGN - x_0_4_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5: o_0_4_5_AMGN + x_0_4_5_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_5_0: o_0_4_5_0_AMGN + x_0_4_5_0_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5_1: o_0_4_5_1_AMGN + x_0_4_5_1_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5_2: o_0_4_5_2_AMGN + x_0_4_5_2_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5_3: o_0_4_5_3_AMGN + x_0_4_5_3_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5_4: o_0_4_5_4_AMGN + x_0_4_5_4_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_5_5: o_0_4_5_5_AMGN + x_0_4_5_5_AMGN - x_0_4_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6: o_0_4_6_AMGN + x_0_4_6_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_6_0: o_0_4_6_0_AMGN + x_0_4_6_0_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6_1: o_0_4_6_1_AMGN + x_0_4_6_1_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6_2: o_0_4_6_2_AMGN + x_0_4_6_2_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6_3: o_0_4_6_3_AMGN + x_0_4_6_3_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6_4: o_0_4_6_4_AMGN + x_0_4_6_4_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_6_5: o_0_4_6_5_AMGN + x_0_4_6_5_AMGN - x_0_4_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7: o_0_4_7_AMGN + x_0_4_7_AMGN - x_0_4_AMGN >= 0
B_abs_stockAMGN_in_0_4_7_0: o_0_4_7_0_AMGN + x_0_4_7_0_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7_1: o_0_4_7_1_AMGN + x_0_4_7_1_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7_2: o_0_4_7_2_AMGN + x_0_4_7_2_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7_3: o_0_4_7_3_AMGN + x_0_4_7_3_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7_4: o_0_4_7_4_AMGN + x_0_4_7_4_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_4_7_5: o_0_4_7_5_AMGN + x_0_4_7_5_AMGN - x_0_4_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5: o_0_5_AMGN + x_0_5_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_5_0: o_0_5_0_AMGN + x_0_5_0_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_0_0: o_0_5_0_0_AMGN + x_0_5_0_0_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_0_1: o_0_5_0_1_AMGN + x_0_5_0_1_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_0_2: o_0_5_0_2_AMGN + x_0_5_0_2_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_0_3: o_0_5_0_3_AMGN + x_0_5_0_3_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_0_4: o_0_5_0_4_AMGN + x_0_5_0_4_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_0_5: o_0_5_0_5_AMGN + x_0_5_0_5_AMGN - x_0_5_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1: o_0_5_1_AMGN + x_0_5_1_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_1_0: o_0_5_1_0_AMGN + x_0_5_1_0_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1_1: o_0_5_1_1_AMGN + x_0_5_1_1_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1_2: o_0_5_1_2_AMGN + x_0_5_1_2_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1_3: o_0_5_1_3_AMGN + x_0_5_1_3_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1_4: o_0_5_1_4_AMGN + x_0_5_1_4_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_1_5: o_0_5_1_5_AMGN + x_0_5_1_5_AMGN - x_0_5_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2: o_0_5_2_AMGN + x_0_5_2_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_2_0: o_0_5_2_0_AMGN + x_0_5_2_0_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2_1: o_0_5_2_1_AMGN + x_0_5_2_1_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2_2: o_0_5_2_2_AMGN + x_0_5_2_2_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2_3: o_0_5_2_3_AMGN + x_0_5_2_3_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2_4: o_0_5_2_4_AMGN + x_0_5_2_4_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_2_5: o_0_5_2_5_AMGN + x_0_5_2_5_AMGN - x_0_5_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3: o_0_5_3_AMGN + x_0_5_3_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_3_0: o_0_5_3_0_AMGN + x_0_5_3_0_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3_1: o_0_5_3_1_AMGN + x_0_5_3_1_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3_2: o_0_5_3_2_AMGN + x_0_5_3_2_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3_3: o_0_5_3_3_AMGN + x_0_5_3_3_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3_4: o_0_5_3_4_AMGN + x_0_5_3_4_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_3_5: o_0_5_3_5_AMGN + x_0_5_3_5_AMGN - x_0_5_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4: o_0_5_4_AMGN + x_0_5_4_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_4_0: o_0_5_4_0_AMGN + x_0_5_4_0_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4_1: o_0_5_4_1_AMGN + x_0_5_4_1_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4_2: o_0_5_4_2_AMGN + x_0_5_4_2_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4_3: o_0_5_4_3_AMGN + x_0_5_4_3_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4_4: o_0_5_4_4_AMGN + x_0_5_4_4_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_4_5: o_0_5_4_5_AMGN + x_0_5_4_5_AMGN - x_0_5_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5: o_0_5_5_AMGN + x_0_5_5_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_5_0: o_0_5_5_0_AMGN + x_0_5_5_0_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5_1: o_0_5_5_1_AMGN + x_0_5_5_1_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5_2: o_0_5_5_2_AMGN + x_0_5_5_2_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5_3: o_0_5_5_3_AMGN + x_0_5_5_3_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5_4: o_0_5_5_4_AMGN + x_0_5_5_4_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_5_5: o_0_5_5_5_AMGN + x_0_5_5_5_AMGN - x_0_5_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6: o_0_5_6_AMGN + x_0_5_6_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_6_0: o_0_5_6_0_AMGN + x_0_5_6_0_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6_1: o_0_5_6_1_AMGN + x_0_5_6_1_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6_2: o_0_5_6_2_AMGN + x_0_5_6_2_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6_3: o_0_5_6_3_AMGN + x_0_5_6_3_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6_4: o_0_5_6_4_AMGN + x_0_5_6_4_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_6_5: o_0_5_6_5_AMGN + x_0_5_6_5_AMGN - x_0_5_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7: o_0_5_7_AMGN + x_0_5_7_AMGN - x_0_5_AMGN >= 0
B_abs_stockAMGN_in_0_5_7_0: o_0_5_7_0_AMGN + x_0_5_7_0_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7_1: o_0_5_7_1_AMGN + x_0_5_7_1_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7_2: o_0_5_7_2_AMGN + x_0_5_7_2_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7_3: o_0_5_7_3_AMGN + x_0_5_7_3_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7_4: o_0_5_7_4_AMGN + x_0_5_7_4_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_5_7_5: o_0_5_7_5_AMGN + x_0_5_7_5_AMGN - x_0_5_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6: o_0_6_AMGN + x_0_6_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_6_0: o_0_6_0_AMGN + x_0_6_0_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_0_0: o_0_6_0_0_AMGN + x_0_6_0_0_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_0_1: o_0_6_0_1_AMGN + x_0_6_0_1_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_0_2: o_0_6_0_2_AMGN + x_0_6_0_2_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_0_3: o_0_6_0_3_AMGN + x_0_6_0_3_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_0_4: o_0_6_0_4_AMGN + x_0_6_0_4_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_0_5: o_0_6_0_5_AMGN + x_0_6_0_5_AMGN - x_0_6_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1: o_0_6_1_AMGN + x_0_6_1_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_1_0: o_0_6_1_0_AMGN + x_0_6_1_0_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1_1: o_0_6_1_1_AMGN + x_0_6_1_1_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1_2: o_0_6_1_2_AMGN + x_0_6_1_2_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1_3: o_0_6_1_3_AMGN + x_0_6_1_3_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1_4: o_0_6_1_4_AMGN + x_0_6_1_4_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_1_5: o_0_6_1_5_AMGN + x_0_6_1_5_AMGN - x_0_6_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2: o_0_6_2_AMGN + x_0_6_2_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_2_0: o_0_6_2_0_AMGN + x_0_6_2_0_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2_1: o_0_6_2_1_AMGN + x_0_6_2_1_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2_2: o_0_6_2_2_AMGN + x_0_6_2_2_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2_3: o_0_6_2_3_AMGN + x_0_6_2_3_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2_4: o_0_6_2_4_AMGN + x_0_6_2_4_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_2_5: o_0_6_2_5_AMGN + x_0_6_2_5_AMGN - x_0_6_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3: o_0_6_3_AMGN + x_0_6_3_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_3_0: o_0_6_3_0_AMGN + x_0_6_3_0_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3_1: o_0_6_3_1_AMGN + x_0_6_3_1_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3_2: o_0_6_3_2_AMGN + x_0_6_3_2_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3_3: o_0_6_3_3_AMGN + x_0_6_3_3_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3_4: o_0_6_3_4_AMGN + x_0_6_3_4_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_3_5: o_0_6_3_5_AMGN + x_0_6_3_5_AMGN - x_0_6_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4: o_0_6_4_AMGN + x_0_6_4_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_4_0: o_0_6_4_0_AMGN + x_0_6_4_0_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4_1: o_0_6_4_1_AMGN + x_0_6_4_1_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4_2: o_0_6_4_2_AMGN + x_0_6_4_2_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4_3: o_0_6_4_3_AMGN + x_0_6_4_3_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4_4: o_0_6_4_4_AMGN + x_0_6_4_4_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_4_5: o_0_6_4_5_AMGN + x_0_6_4_5_AMGN - x_0_6_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5: o_0_6_5_AMGN + x_0_6_5_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_5_0: o_0_6_5_0_AMGN + x_0_6_5_0_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5_1: o_0_6_5_1_AMGN + x_0_6_5_1_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5_2: o_0_6_5_2_AMGN + x_0_6_5_2_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5_3: o_0_6_5_3_AMGN + x_0_6_5_3_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5_4: o_0_6_5_4_AMGN + x_0_6_5_4_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_5_5: o_0_6_5_5_AMGN + x_0_6_5_5_AMGN - x_0_6_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6: o_0_6_6_AMGN + x_0_6_6_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_6_0: o_0_6_6_0_AMGN + x_0_6_6_0_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6_1: o_0_6_6_1_AMGN + x_0_6_6_1_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6_2: o_0_6_6_2_AMGN + x_0_6_6_2_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6_3: o_0_6_6_3_AMGN + x_0_6_6_3_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6_4: o_0_6_6_4_AMGN + x_0_6_6_4_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_6_5: o_0_6_6_5_AMGN + x_0_6_6_5_AMGN - x_0_6_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7: o_0_6_7_AMGN + x_0_6_7_AMGN - x_0_6_AMGN >= 0
B_abs_stockAMGN_in_0_6_7_0: o_0_6_7_0_AMGN + x_0_6_7_0_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7_1: o_0_6_7_1_AMGN + x_0_6_7_1_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7_2: o_0_6_7_2_AMGN + x_0_6_7_2_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7_3: o_0_6_7_3_AMGN + x_0_6_7_3_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7_4: o_0_6_7_4_AMGN + x_0_6_7_4_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_6_7_5: o_0_6_7_5_AMGN + x_0_6_7_5_AMGN - x_0_6_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7: o_0_7_AMGN + x_0_7_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_7_0: o_0_7_0_AMGN + x_0_7_0_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_0_0: o_0_7_0_0_AMGN + x_0_7_0_0_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_0_1: o_0_7_0_1_AMGN + x_0_7_0_1_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_0_2: o_0_7_0_2_AMGN + x_0_7_0_2_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_0_3: o_0_7_0_3_AMGN + x_0_7_0_3_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_0_4: o_0_7_0_4_AMGN + x_0_7_0_4_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_0_5: o_0_7_0_5_AMGN + x_0_7_0_5_AMGN - x_0_7_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1: o_0_7_1_AMGN + x_0_7_1_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_1_0: o_0_7_1_0_AMGN + x_0_7_1_0_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1_1: o_0_7_1_1_AMGN + x_0_7_1_1_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1_2: o_0_7_1_2_AMGN + x_0_7_1_2_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1_3: o_0_7_1_3_AMGN + x_0_7_1_3_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1_4: o_0_7_1_4_AMGN + x_0_7_1_4_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_1_5: o_0_7_1_5_AMGN + x_0_7_1_5_AMGN - x_0_7_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2: o_0_7_2_AMGN + x_0_7_2_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_2_0: o_0_7_2_0_AMGN + x_0_7_2_0_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2_1: o_0_7_2_1_AMGN + x_0_7_2_1_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2_2: o_0_7_2_2_AMGN + x_0_7_2_2_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2_3: o_0_7_2_3_AMGN + x_0_7_2_3_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2_4: o_0_7_2_4_AMGN + x_0_7_2_4_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_2_5: o_0_7_2_5_AMGN + x_0_7_2_5_AMGN - x_0_7_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3: o_0_7_3_AMGN + x_0_7_3_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_3_0: o_0_7_3_0_AMGN + x_0_7_3_0_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3_1: o_0_7_3_1_AMGN + x_0_7_3_1_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3_2: o_0_7_3_2_AMGN + x_0_7_3_2_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3_3: o_0_7_3_3_AMGN + x_0_7_3_3_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3_4: o_0_7_3_4_AMGN + x_0_7_3_4_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_3_5: o_0_7_3_5_AMGN + x_0_7_3_5_AMGN - x_0_7_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4: o_0_7_4_AMGN + x_0_7_4_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_4_0: o_0_7_4_0_AMGN + x_0_7_4_0_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4_1: o_0_7_4_1_AMGN + x_0_7_4_1_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4_2: o_0_7_4_2_AMGN + x_0_7_4_2_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4_3: o_0_7_4_3_AMGN + x_0_7_4_3_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4_4: o_0_7_4_4_AMGN + x_0_7_4_4_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_4_5: o_0_7_4_5_AMGN + x_0_7_4_5_AMGN - x_0_7_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5: o_0_7_5_AMGN + x_0_7_5_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_5_0: o_0_7_5_0_AMGN + x_0_7_5_0_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5_1: o_0_7_5_1_AMGN + x_0_7_5_1_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5_2: o_0_7_5_2_AMGN + x_0_7_5_2_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5_3: o_0_7_5_3_AMGN + x_0_7_5_3_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5_4: o_0_7_5_4_AMGN + x_0_7_5_4_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_5_5: o_0_7_5_5_AMGN + x_0_7_5_5_AMGN - x_0_7_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6: o_0_7_6_AMGN + x_0_7_6_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_6_0: o_0_7_6_0_AMGN + x_0_7_6_0_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6_1: o_0_7_6_1_AMGN + x_0_7_6_1_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6_2: o_0_7_6_2_AMGN + x_0_7_6_2_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6_3: o_0_7_6_3_AMGN + x_0_7_6_3_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6_4: o_0_7_6_4_AMGN + x_0_7_6_4_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_6_5: o_0_7_6_5_AMGN + x_0_7_6_5_AMGN - x_0_7_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7: o_0_7_7_AMGN + x_0_7_7_AMGN - x_0_7_AMGN >= 0
B_abs_stockAMGN_in_0_7_7_0: o_0_7_7_0_AMGN + x_0_7_7_0_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7_1: o_0_7_7_1_AMGN + x_0_7_7_1_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7_2: o_0_7_7_2_AMGN + x_0_7_7_2_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7_3: o_0_7_7_3_AMGN + x_0_7_7_3_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7_4: o_0_7_7_4_AMGN + x_0_7_7_4_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_7_7_5: o_0_7_7_5_AMGN + x_0_7_7_5_AMGN - x_0_7_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8: o_0_8_AMGN + x_0_8_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_8_0: o_0_8_0_AMGN + x_0_8_0_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_0_0: o_0_8_0_0_AMGN + x_0_8_0_0_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_0_1: o_0_8_0_1_AMGN + x_0_8_0_1_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_0_2: o_0_8_0_2_AMGN + x_0_8_0_2_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_0_3: o_0_8_0_3_AMGN + x_0_8_0_3_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_0_4: o_0_8_0_4_AMGN + x_0_8_0_4_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_0_5: o_0_8_0_5_AMGN + x_0_8_0_5_AMGN - x_0_8_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1: o_0_8_1_AMGN + x_0_8_1_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_1_0: o_0_8_1_0_AMGN + x_0_8_1_0_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1_1: o_0_8_1_1_AMGN + x_0_8_1_1_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1_2: o_0_8_1_2_AMGN + x_0_8_1_2_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1_3: o_0_8_1_3_AMGN + x_0_8_1_3_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1_4: o_0_8_1_4_AMGN + x_0_8_1_4_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_1_5: o_0_8_1_5_AMGN + x_0_8_1_5_AMGN - x_0_8_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2: o_0_8_2_AMGN + x_0_8_2_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_2_0: o_0_8_2_0_AMGN + x_0_8_2_0_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2_1: o_0_8_2_1_AMGN + x_0_8_2_1_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2_2: o_0_8_2_2_AMGN + x_0_8_2_2_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2_3: o_0_8_2_3_AMGN + x_0_8_2_3_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2_4: o_0_8_2_4_AMGN + x_0_8_2_4_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_2_5: o_0_8_2_5_AMGN + x_0_8_2_5_AMGN - x_0_8_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3: o_0_8_3_AMGN + x_0_8_3_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_3_0: o_0_8_3_0_AMGN + x_0_8_3_0_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3_1: o_0_8_3_1_AMGN + x_0_8_3_1_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3_2: o_0_8_3_2_AMGN + x_0_8_3_2_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3_3: o_0_8_3_3_AMGN + x_0_8_3_3_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3_4: o_0_8_3_4_AMGN + x_0_8_3_4_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_3_5: o_0_8_3_5_AMGN + x_0_8_3_5_AMGN - x_0_8_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4: o_0_8_4_AMGN + x_0_8_4_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_4_0: o_0_8_4_0_AMGN + x_0_8_4_0_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4_1: o_0_8_4_1_AMGN + x_0_8_4_1_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4_2: o_0_8_4_2_AMGN + x_0_8_4_2_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4_3: o_0_8_4_3_AMGN + x_0_8_4_3_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4_4: o_0_8_4_4_AMGN + x_0_8_4_4_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_4_5: o_0_8_4_5_AMGN + x_0_8_4_5_AMGN - x_0_8_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5: o_0_8_5_AMGN + x_0_8_5_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_5_0: o_0_8_5_0_AMGN + x_0_8_5_0_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5_1: o_0_8_5_1_AMGN + x_0_8_5_1_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5_2: o_0_8_5_2_AMGN + x_0_8_5_2_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5_3: o_0_8_5_3_AMGN + x_0_8_5_3_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5_4: o_0_8_5_4_AMGN + x_0_8_5_4_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_5_5: o_0_8_5_5_AMGN + x_0_8_5_5_AMGN - x_0_8_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6: o_0_8_6_AMGN + x_0_8_6_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_6_0: o_0_8_6_0_AMGN + x_0_8_6_0_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6_1: o_0_8_6_1_AMGN + x_0_8_6_1_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6_2: o_0_8_6_2_AMGN + x_0_8_6_2_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6_3: o_0_8_6_3_AMGN + x_0_8_6_3_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6_4: o_0_8_6_4_AMGN + x_0_8_6_4_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_6_5: o_0_8_6_5_AMGN + x_0_8_6_5_AMGN - x_0_8_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7: o_0_8_7_AMGN + x_0_8_7_AMGN - x_0_8_AMGN >= 0
B_abs_stockAMGN_in_0_8_7_0: o_0_8_7_0_AMGN + x_0_8_7_0_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7_1: o_0_8_7_1_AMGN + x_0_8_7_1_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7_2: o_0_8_7_2_AMGN + x_0_8_7_2_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7_3: o_0_8_7_3_AMGN + x_0_8_7_3_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7_4: o_0_8_7_4_AMGN + x_0_8_7_4_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_8_7_5: o_0_8_7_5_AMGN + x_0_8_7_5_AMGN - x_0_8_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9: o_0_9_AMGN + x_0_9_AMGN - x_0_AMGN >= 0
B_abs_stockAMGN_in_0_9_0: o_0_9_0_AMGN + x_0_9_0_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_0_0: o_0_9_0_0_AMGN + x_0_9_0_0_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_0_1: o_0_9_0_1_AMGN + x_0_9_0_1_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_0_2: o_0_9_0_2_AMGN + x_0_9_0_2_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_0_3: o_0_9_0_3_AMGN + x_0_9_0_3_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_0_4: o_0_9_0_4_AMGN + x_0_9_0_4_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_0_5: o_0_9_0_5_AMGN + x_0_9_0_5_AMGN - x_0_9_0_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1: o_0_9_1_AMGN + x_0_9_1_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_1_0: o_0_9_1_0_AMGN + x_0_9_1_0_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1_1: o_0_9_1_1_AMGN + x_0_9_1_1_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1_2: o_0_9_1_2_AMGN + x_0_9_1_2_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1_3: o_0_9_1_3_AMGN + x_0_9_1_3_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1_4: o_0_9_1_4_AMGN + x_0_9_1_4_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_1_5: o_0_9_1_5_AMGN + x_0_9_1_5_AMGN - x_0_9_1_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2: o_0_9_2_AMGN + x_0_9_2_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_2_0: o_0_9_2_0_AMGN + x_0_9_2_0_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2_1: o_0_9_2_1_AMGN + x_0_9_2_1_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2_2: o_0_9_2_2_AMGN + x_0_9_2_2_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2_3: o_0_9_2_3_AMGN + x_0_9_2_3_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2_4: o_0_9_2_4_AMGN + x_0_9_2_4_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_2_5: o_0_9_2_5_AMGN + x_0_9_2_5_AMGN - x_0_9_2_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3: o_0_9_3_AMGN + x_0_9_3_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_3_0: o_0_9_3_0_AMGN + x_0_9_3_0_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3_1: o_0_9_3_1_AMGN + x_0_9_3_1_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3_2: o_0_9_3_2_AMGN + x_0_9_3_2_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3_3: o_0_9_3_3_AMGN + x_0_9_3_3_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3_4: o_0_9_3_4_AMGN + x_0_9_3_4_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_3_5: o_0_9_3_5_AMGN + x_0_9_3_5_AMGN - x_0_9_3_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4: o_0_9_4_AMGN + x_0_9_4_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_4_0: o_0_9_4_0_AMGN + x_0_9_4_0_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4_1: o_0_9_4_1_AMGN + x_0_9_4_1_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4_2: o_0_9_4_2_AMGN + x_0_9_4_2_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4_3: o_0_9_4_3_AMGN + x_0_9_4_3_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4_4: o_0_9_4_4_AMGN + x_0_9_4_4_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_4_5: o_0_9_4_5_AMGN + x_0_9_4_5_AMGN - x_0_9_4_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5: o_0_9_5_AMGN + x_0_9_5_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_5_0: o_0_9_5_0_AMGN + x_0_9_5_0_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5_1: o_0_9_5_1_AMGN + x_0_9_5_1_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5_2: o_0_9_5_2_AMGN + x_0_9_5_2_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5_3: o_0_9_5_3_AMGN + x_0_9_5_3_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5_4: o_0_9_5_4_AMGN + x_0_9_5_4_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_5_5: o_0_9_5_5_AMGN + x_0_9_5_5_AMGN - x_0_9_5_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6: o_0_9_6_AMGN + x_0_9_6_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_6_0: o_0_9_6_0_AMGN + x_0_9_6_0_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6_1: o_0_9_6_1_AMGN + x_0_9_6_1_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6_2: o_0_9_6_2_AMGN + x_0_9_6_2_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6_3: o_0_9_6_3_AMGN + x_0_9_6_3_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6_4: o_0_9_6_4_AMGN + x_0_9_6_4_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_6_5: o_0_9_6_5_AMGN + x_0_9_6_5_AMGN - x_0_9_6_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7: o_0_9_7_AMGN + x_0_9_7_AMGN - x_0_9_AMGN >= 0
B_abs_stockAMGN_in_0_9_7_0: o_0_9_7_0_AMGN + x_0_9_7_0_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7_1: o_0_9_7_1_AMGN + x_0_9_7_1_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7_2: o_0_9_7_2_AMGN + x_0_9_7_2_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7_3: o_0_9_7_3_AMGN + x_0_9_7_3_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7_4: o_0_9_7_4_AMGN + x_0_9_7_4_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockAMGN_in_0_9_7_5: o_0_9_7_5_AMGN + x_0_9_7_5_AMGN - x_0_9_7_AMGN
 >= 0
B_abs_stockASML_in_0_0: o_0_0_ASML + x_0_0_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_0_0: o_0_0_0_ASML + x_0_0_0_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_0_0: o_0_0_0_0_ASML + x_0_0_0_0_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_0_1: o_0_0_0_1_ASML + x_0_0_0_1_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_0_2: o_0_0_0_2_ASML + x_0_0_0_2_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_0_3: o_0_0_0_3_ASML + x_0_0_0_3_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_0_4: o_0_0_0_4_ASML + x_0_0_0_4_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_0_5: o_0_0_0_5_ASML + x_0_0_0_5_ASML - x_0_0_0_ASML
 >= 0
B_abs_stockASML_in_0_0_1: o_0_0_1_ASML + x_0_0_1_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_1_0: o_0_0_1_0_ASML + x_0_0_1_0_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_1_1: o_0_0_1_1_ASML + x_0_0_1_1_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_1_2: o_0_0_1_2_ASML + x_0_0_1_2_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_1_3: o_0_0_1_3_ASML + x_0_0_1_3_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_1_4: o_0_0_1_4_ASML + x_0_0_1_4_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_1_5: o_0_0_1_5_ASML + x_0_0_1_5_ASML - x_0_0_1_ASML
 >= 0
B_abs_stockASML_in_0_0_2: o_0_0_2_ASML + x_0_0_2_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_2_0: o_0_0_2_0_ASML + x_0_0_2_0_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_2_1: o_0_0_2_1_ASML + x_0_0_2_1_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_2_2: o_0_0_2_2_ASML + x_0_0_2_2_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_2_3: o_0_0_2_3_ASML + x_0_0_2_3_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_2_4: o_0_0_2_4_ASML + x_0_0_2_4_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_2_5: o_0_0_2_5_ASML + x_0_0_2_5_ASML - x_0_0_2_ASML
 >= 0
B_abs_stockASML_in_0_0_3: o_0_0_3_ASML + x_0_0_3_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_3_0: o_0_0_3_0_ASML + x_0_0_3_0_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_3_1: o_0_0_3_1_ASML + x_0_0_3_1_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_3_2: o_0_0_3_2_ASML + x_0_0_3_2_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_3_3: o_0_0_3_3_ASML + x_0_0_3_3_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_3_4: o_0_0_3_4_ASML + x_0_0_3_4_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_3_5: o_0_0_3_5_ASML + x_0_0_3_5_ASML - x_0_0_3_ASML
 >= 0
B_abs_stockASML_in_0_0_4: o_0_0_4_ASML + x_0_0_4_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_4_0: o_0_0_4_0_ASML + x_0_0_4_0_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_4_1: o_0_0_4_1_ASML + x_0_0_4_1_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_4_2: o_0_0_4_2_ASML + x_0_0_4_2_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_4_3: o_0_0_4_3_ASML + x_0_0_4_3_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_4_4: o_0_0_4_4_ASML + x_0_0_4_4_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_4_5: o_0_0_4_5_ASML + x_0_0_4_5_ASML - x_0_0_4_ASML
 >= 0
B_abs_stockASML_in_0_0_5: o_0_0_5_ASML + x_0_0_5_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_5_0: o_0_0_5_0_ASML + x_0_0_5_0_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_5_1: o_0_0_5_1_ASML + x_0_0_5_1_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_5_2: o_0_0_5_2_ASML + x_0_0_5_2_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_5_3: o_0_0_5_3_ASML + x_0_0_5_3_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_5_4: o_0_0_5_4_ASML + x_0_0_5_4_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_5_5: o_0_0_5_5_ASML + x_0_0_5_5_ASML - x_0_0_5_ASML
 >= 0
B_abs_stockASML_in_0_0_6: o_0_0_6_ASML + x_0_0_6_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_6_0: o_0_0_6_0_ASML + x_0_0_6_0_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_6_1: o_0_0_6_1_ASML + x_0_0_6_1_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_6_2: o_0_0_6_2_ASML + x_0_0_6_2_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_6_3: o_0_0_6_3_ASML + x_0_0_6_3_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_6_4: o_0_0_6_4_ASML + x_0_0_6_4_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_6_5: o_0_0_6_5_ASML + x_0_0_6_5_ASML - x_0_0_6_ASML
 >= 0
B_abs_stockASML_in_0_0_7: o_0_0_7_ASML + x_0_0_7_ASML - x_0_0_ASML >= 0
B_abs_stockASML_in_0_0_7_0: o_0_0_7_0_ASML + x_0_0_7_0_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_0_7_1: o_0_0_7_1_ASML + x_0_0_7_1_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_0_7_2: o_0_0_7_2_ASML + x_0_0_7_2_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_0_7_3: o_0_0_7_3_ASML + x_0_0_7_3_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_0_7_4: o_0_0_7_4_ASML + x_0_0_7_4_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_0_7_5: o_0_0_7_5_ASML + x_0_0_7_5_ASML - x_0_0_7_ASML
 >= 0
B_abs_stockASML_in_0_1: o_0_1_ASML + x_0_1_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_1_0: o_0_1_0_ASML + x_0_1_0_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_0_0: o_0_1_0_0_ASML + x_0_1_0_0_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_0_1: o_0_1_0_1_ASML + x_0_1_0_1_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_0_2: o_0_1_0_2_ASML + x_0_1_0_2_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_0_3: o_0_1_0_3_ASML + x_0_1_0_3_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_0_4: o_0_1_0_4_ASML + x_0_1_0_4_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_0_5: o_0_1_0_5_ASML + x_0_1_0_5_ASML - x_0_1_0_ASML
 >= 0
B_abs_stockASML_in_0_1_1: o_0_1_1_ASML + x_0_1_1_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_1_0: o_0_1_1_0_ASML + x_0_1_1_0_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_1_1: o_0_1_1_1_ASML + x_0_1_1_1_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_1_2: o_0_1_1_2_ASML + x_0_1_1_2_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_1_3: o_0_1_1_3_ASML + x_0_1_1_3_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_1_4: o_0_1_1_4_ASML + x_0_1_1_4_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_1_5: o_0_1_1_5_ASML + x_0_1_1_5_ASML - x_0_1_1_ASML
 >= 0
B_abs_stockASML_in_0_1_2: o_0_1_2_ASML + x_0_1_2_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_2_0: o_0_1_2_0_ASML + x_0_1_2_0_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_2_1: o_0_1_2_1_ASML + x_0_1_2_1_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_2_2: o_0_1_2_2_ASML + x_0_1_2_2_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_2_3: o_0_1_2_3_ASML + x_0_1_2_3_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_2_4: o_0_1_2_4_ASML + x_0_1_2_4_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_2_5: o_0_1_2_5_ASML + x_0_1_2_5_ASML - x_0_1_2_ASML
 >= 0
B_abs_stockASML_in_0_1_3: o_0_1_3_ASML + x_0_1_3_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_3_0: o_0_1_3_0_ASML + x_0_1_3_0_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_3_1: o_0_1_3_1_ASML + x_0_1_3_1_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_3_2: o_0_1_3_2_ASML + x_0_1_3_2_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_3_3: o_0_1_3_3_ASML + x_0_1_3_3_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_3_4: o_0_1_3_4_ASML + x_0_1_3_4_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_3_5: o_0_1_3_5_ASML + x_0_1_3_5_ASML - x_0_1_3_ASML
 >= 0
B_abs_stockASML_in_0_1_4: o_0_1_4_ASML + x_0_1_4_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_4_0: o_0_1_4_0_ASML + x_0_1_4_0_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_4_1: o_0_1_4_1_ASML + x_0_1_4_1_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_4_2: o_0_1_4_2_ASML + x_0_1_4_2_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_4_3: o_0_1_4_3_ASML + x_0_1_4_3_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_4_4: o_0_1_4_4_ASML + x_0_1_4_4_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_4_5: o_0_1_4_5_ASML + x_0_1_4_5_ASML - x_0_1_4_ASML
 >= 0
B_abs_stockASML_in_0_1_5: o_0_1_5_ASML + x_0_1_5_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_5_0: o_0_1_5_0_ASML + x_0_1_5_0_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_5_1: o_0_1_5_1_ASML + x_0_1_5_1_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_5_2: o_0_1_5_2_ASML + x_0_1_5_2_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_5_3: o_0_1_5_3_ASML + x_0_1_5_3_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_5_4: o_0_1_5_4_ASML + x_0_1_5_4_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_5_5: o_0_1_5_5_ASML + x_0_1_5_5_ASML - x_0_1_5_ASML
 >= 0
B_abs_stockASML_in_0_1_6: o_0_1_6_ASML + x_0_1_6_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_6_0: o_0_1_6_0_ASML + x_0_1_6_0_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_6_1: o_0_1_6_1_ASML + x_0_1_6_1_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_6_2: o_0_1_6_2_ASML + x_0_1_6_2_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_6_3: o_0_1_6_3_ASML + x_0_1_6_3_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_6_4: o_0_1_6_4_ASML + x_0_1_6_4_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_6_5: o_0_1_6_5_ASML + x_0_1_6_5_ASML - x_0_1_6_ASML
 >= 0
B_abs_stockASML_in_0_1_7: o_0_1_7_ASML + x_0_1_7_ASML - x_0_1_ASML >= 0
B_abs_stockASML_in_0_1_7_0: o_0_1_7_0_ASML + x_0_1_7_0_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_1_7_1: o_0_1_7_1_ASML + x_0_1_7_1_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_1_7_2: o_0_1_7_2_ASML + x_0_1_7_2_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_1_7_3: o_0_1_7_3_ASML + x_0_1_7_3_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_1_7_4: o_0_1_7_4_ASML + x_0_1_7_4_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_1_7_5: o_0_1_7_5_ASML + x_0_1_7_5_ASML - x_0_1_7_ASML
 >= 0
B_abs_stockASML_in_0_2: o_0_2_ASML + x_0_2_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_2_0: o_0_2_0_ASML + x_0_2_0_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_0_0: o_0_2_0_0_ASML + x_0_2_0_0_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_0_1: o_0_2_0_1_ASML + x_0_2_0_1_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_0_2: o_0_2_0_2_ASML + x_0_2_0_2_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_0_3: o_0_2_0_3_ASML + x_0_2_0_3_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_0_4: o_0_2_0_4_ASML + x_0_2_0_4_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_0_5: o_0_2_0_5_ASML + x_0_2_0_5_ASML - x_0_2_0_ASML
 >= 0
B_abs_stockASML_in_0_2_1: o_0_2_1_ASML + x_0_2_1_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_1_0: o_0_2_1_0_ASML + x_0_2_1_0_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_1_1: o_0_2_1_1_ASML + x_0_2_1_1_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_1_2: o_0_2_1_2_ASML + x_0_2_1_2_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_1_3: o_0_2_1_3_ASML + x_0_2_1_3_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_1_4: o_0_2_1_4_ASML + x_0_2_1_4_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_1_5: o_0_2_1_5_ASML + x_0_2_1_5_ASML - x_0_2_1_ASML
 >= 0
B_abs_stockASML_in_0_2_2: o_0_2_2_ASML + x_0_2_2_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_2_0: o_0_2_2_0_ASML + x_0_2_2_0_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_2_1: o_0_2_2_1_ASML + x_0_2_2_1_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_2_2: o_0_2_2_2_ASML + x_0_2_2_2_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_2_3: o_0_2_2_3_ASML + x_0_2_2_3_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_2_4: o_0_2_2_4_ASML + x_0_2_2_4_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_2_5: o_0_2_2_5_ASML + x_0_2_2_5_ASML - x_0_2_2_ASML
 >= 0
B_abs_stockASML_in_0_2_3: o_0_2_3_ASML + x_0_2_3_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_3_0: o_0_2_3_0_ASML + x_0_2_3_0_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_3_1: o_0_2_3_1_ASML + x_0_2_3_1_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_3_2: o_0_2_3_2_ASML + x_0_2_3_2_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_3_3: o_0_2_3_3_ASML + x_0_2_3_3_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_3_4: o_0_2_3_4_ASML + x_0_2_3_4_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_3_5: o_0_2_3_5_ASML + x_0_2_3_5_ASML - x_0_2_3_ASML
 >= 0
B_abs_stockASML_in_0_2_4: o_0_2_4_ASML + x_0_2_4_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_4_0: o_0_2_4_0_ASML + x_0_2_4_0_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_4_1: o_0_2_4_1_ASML + x_0_2_4_1_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_4_2: o_0_2_4_2_ASML + x_0_2_4_2_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_4_3: o_0_2_4_3_ASML + x_0_2_4_3_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_4_4: o_0_2_4_4_ASML + x_0_2_4_4_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_4_5: o_0_2_4_5_ASML + x_0_2_4_5_ASML - x_0_2_4_ASML
 >= 0
B_abs_stockASML_in_0_2_5: o_0_2_5_ASML + x_0_2_5_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_5_0: o_0_2_5_0_ASML + x_0_2_5_0_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_5_1: o_0_2_5_1_ASML + x_0_2_5_1_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_5_2: o_0_2_5_2_ASML + x_0_2_5_2_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_5_3: o_0_2_5_3_ASML + x_0_2_5_3_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_5_4: o_0_2_5_4_ASML + x_0_2_5_4_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_5_5: o_0_2_5_5_ASML + x_0_2_5_5_ASML - x_0_2_5_ASML
 >= 0
B_abs_stockASML_in_0_2_6: o_0_2_6_ASML + x_0_2_6_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_6_0: o_0_2_6_0_ASML + x_0_2_6_0_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_6_1: o_0_2_6_1_ASML + x_0_2_6_1_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_6_2: o_0_2_6_2_ASML + x_0_2_6_2_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_6_3: o_0_2_6_3_ASML + x_0_2_6_3_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_6_4: o_0_2_6_4_ASML + x_0_2_6_4_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_6_5: o_0_2_6_5_ASML + x_0_2_6_5_ASML - x_0_2_6_ASML
 >= 0
B_abs_stockASML_in_0_2_7: o_0_2_7_ASML + x_0_2_7_ASML - x_0_2_ASML >= 0
B_abs_stockASML_in_0_2_7_0: o_0_2_7_0_ASML + x_0_2_7_0_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_2_7_1: o_0_2_7_1_ASML + x_0_2_7_1_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_2_7_2: o_0_2_7_2_ASML + x_0_2_7_2_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_2_7_3: o_0_2_7_3_ASML + x_0_2_7_3_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_2_7_4: o_0_2_7_4_ASML + x_0_2_7_4_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_2_7_5: o_0_2_7_5_ASML + x_0_2_7_5_ASML - x_0_2_7_ASML
 >= 0
B_abs_stockASML_in_0_3: o_0_3_ASML + x_0_3_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_3_0: o_0_3_0_ASML + x_0_3_0_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_0_0: o_0_3_0_0_ASML + x_0_3_0_0_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_0_1: o_0_3_0_1_ASML + x_0_3_0_1_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_0_2: o_0_3_0_2_ASML + x_0_3_0_2_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_0_3: o_0_3_0_3_ASML + x_0_3_0_3_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_0_4: o_0_3_0_4_ASML + x_0_3_0_4_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_0_5: o_0_3_0_5_ASML + x_0_3_0_5_ASML - x_0_3_0_ASML
 >= 0
B_abs_stockASML_in_0_3_1: o_0_3_1_ASML + x_0_3_1_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_1_0: o_0_3_1_0_ASML + x_0_3_1_0_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_1_1: o_0_3_1_1_ASML + x_0_3_1_1_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_1_2: o_0_3_1_2_ASML + x_0_3_1_2_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_1_3: o_0_3_1_3_ASML + x_0_3_1_3_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_1_4: o_0_3_1_4_ASML + x_0_3_1_4_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_1_5: o_0_3_1_5_ASML + x_0_3_1_5_ASML - x_0_3_1_ASML
 >= 0
B_abs_stockASML_in_0_3_2: o_0_3_2_ASML + x_0_3_2_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_2_0: o_0_3_2_0_ASML + x_0_3_2_0_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_2_1: o_0_3_2_1_ASML + x_0_3_2_1_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_2_2: o_0_3_2_2_ASML + x_0_3_2_2_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_2_3: o_0_3_2_3_ASML + x_0_3_2_3_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_2_4: o_0_3_2_4_ASML + x_0_3_2_4_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_2_5: o_0_3_2_5_ASML + x_0_3_2_5_ASML - x_0_3_2_ASML
 >= 0
B_abs_stockASML_in_0_3_3: o_0_3_3_ASML + x_0_3_3_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_3_0: o_0_3_3_0_ASML + x_0_3_3_0_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_3_1: o_0_3_3_1_ASML + x_0_3_3_1_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_3_2: o_0_3_3_2_ASML + x_0_3_3_2_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_3_3: o_0_3_3_3_ASML + x_0_3_3_3_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_3_4: o_0_3_3_4_ASML + x_0_3_3_4_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_3_5: o_0_3_3_5_ASML + x_0_3_3_5_ASML - x_0_3_3_ASML
 >= 0
B_abs_stockASML_in_0_3_4: o_0_3_4_ASML + x_0_3_4_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_4_0: o_0_3_4_0_ASML + x_0_3_4_0_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_4_1: o_0_3_4_1_ASML + x_0_3_4_1_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_4_2: o_0_3_4_2_ASML + x_0_3_4_2_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_4_3: o_0_3_4_3_ASML + x_0_3_4_3_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_4_4: o_0_3_4_4_ASML + x_0_3_4_4_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_4_5: o_0_3_4_5_ASML + x_0_3_4_5_ASML - x_0_3_4_ASML
 >= 0
B_abs_stockASML_in_0_3_5: o_0_3_5_ASML + x_0_3_5_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_5_0: o_0_3_5_0_ASML + x_0_3_5_0_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_5_1: o_0_3_5_1_ASML + x_0_3_5_1_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_5_2: o_0_3_5_2_ASML + x_0_3_5_2_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_5_3: o_0_3_5_3_ASML + x_0_3_5_3_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_5_4: o_0_3_5_4_ASML + x_0_3_5_4_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_5_5: o_0_3_5_5_ASML + x_0_3_5_5_ASML - x_0_3_5_ASML
 >= 0
B_abs_stockASML_in_0_3_6: o_0_3_6_ASML + x_0_3_6_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_6_0: o_0_3_6_0_ASML + x_0_3_6_0_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_6_1: o_0_3_6_1_ASML + x_0_3_6_1_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_6_2: o_0_3_6_2_ASML + x_0_3_6_2_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_6_3: o_0_3_6_3_ASML + x_0_3_6_3_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_6_4: o_0_3_6_4_ASML + x_0_3_6_4_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_6_5: o_0_3_6_5_ASML + x_0_3_6_5_ASML - x_0_3_6_ASML
 >= 0
B_abs_stockASML_in_0_3_7: o_0_3_7_ASML + x_0_3_7_ASML - x_0_3_ASML >= 0
B_abs_stockASML_in_0_3_7_0: o_0_3_7_0_ASML + x_0_3_7_0_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_3_7_1: o_0_3_7_1_ASML + x_0_3_7_1_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_3_7_2: o_0_3_7_2_ASML + x_0_3_7_2_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_3_7_3: o_0_3_7_3_ASML + x_0_3_7_3_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_3_7_4: o_0_3_7_4_ASML + x_0_3_7_4_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_3_7_5: o_0_3_7_5_ASML + x_0_3_7_5_ASML - x_0_3_7_ASML
 >= 0
B_abs_stockASML_in_0_4: o_0_4_ASML + x_0_4_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_4_0: o_0_4_0_ASML + x_0_4_0_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_0_0: o_0_4_0_0_ASML + x_0_4_0_0_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_0_1: o_0_4_0_1_ASML + x_0_4_0_1_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_0_2: o_0_4_0_2_ASML + x_0_4_0_2_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_0_3: o_0_4_0_3_ASML + x_0_4_0_3_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_0_4: o_0_4_0_4_ASML + x_0_4_0_4_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_0_5: o_0_4_0_5_ASML + x_0_4_0_5_ASML - x_0_4_0_ASML
 >= 0
B_abs_stockASML_in_0_4_1: o_0_4_1_ASML + x_0_4_1_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_1_0: o_0_4_1_0_ASML + x_0_4_1_0_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_1_1: o_0_4_1_1_ASML + x_0_4_1_1_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_1_2: o_0_4_1_2_ASML + x_0_4_1_2_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_1_3: o_0_4_1_3_ASML + x_0_4_1_3_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_1_4: o_0_4_1_4_ASML + x_0_4_1_4_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_1_5: o_0_4_1_5_ASML + x_0_4_1_5_ASML - x_0_4_1_ASML
 >= 0
B_abs_stockASML_in_0_4_2: o_0_4_2_ASML + x_0_4_2_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_2_0: o_0_4_2_0_ASML + x_0_4_2_0_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_2_1: o_0_4_2_1_ASML + x_0_4_2_1_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_2_2: o_0_4_2_2_ASML + x_0_4_2_2_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_2_3: o_0_4_2_3_ASML + x_0_4_2_3_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_2_4: o_0_4_2_4_ASML + x_0_4_2_4_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_2_5: o_0_4_2_5_ASML + x_0_4_2_5_ASML - x_0_4_2_ASML
 >= 0
B_abs_stockASML_in_0_4_3: o_0_4_3_ASML + x_0_4_3_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_3_0: o_0_4_3_0_ASML + x_0_4_3_0_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_3_1: o_0_4_3_1_ASML + x_0_4_3_1_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_3_2: o_0_4_3_2_ASML + x_0_4_3_2_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_3_3: o_0_4_3_3_ASML + x_0_4_3_3_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_3_4: o_0_4_3_4_ASML + x_0_4_3_4_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_3_5: o_0_4_3_5_ASML + x_0_4_3_5_ASML - x_0_4_3_ASML
 >= 0
B_abs_stockASML_in_0_4_4: o_0_4_4_ASML + x_0_4_4_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_4_0: o_0_4_4_0_ASML + x_0_4_4_0_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_4_1: o_0_4_4_1_ASML + x_0_4_4_1_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_4_2: o_0_4_4_2_ASML + x_0_4_4_2_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_4_3: o_0_4_4_3_ASML + x_0_4_4_3_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_4_4: o_0_4_4_4_ASML + x_0_4_4_4_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_4_5: o_0_4_4_5_ASML + x_0_4_4_5_ASML - x_0_4_4_ASML
 >= 0
B_abs_stockASML_in_0_4_5: o_0_4_5_ASML + x_0_4_5_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_5_0: o_0_4_5_0_ASML + x_0_4_5_0_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_5_1: o_0_4_5_1_ASML + x_0_4_5_1_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_5_2: o_0_4_5_2_ASML + x_0_4_5_2_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_5_3: o_0_4_5_3_ASML + x_0_4_5_3_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_5_4: o_0_4_5_4_ASML + x_0_4_5_4_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_5_5: o_0_4_5_5_ASML + x_0_4_5_5_ASML - x_0_4_5_ASML
 >= 0
B_abs_stockASML_in_0_4_6: o_0_4_6_ASML + x_0_4_6_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_6_0: o_0_4_6_0_ASML + x_0_4_6_0_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_6_1: o_0_4_6_1_ASML + x_0_4_6_1_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_6_2: o_0_4_6_2_ASML + x_0_4_6_2_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_6_3: o_0_4_6_3_ASML + x_0_4_6_3_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_6_4: o_0_4_6_4_ASML + x_0_4_6_4_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_6_5: o_0_4_6_5_ASML + x_0_4_6_5_ASML - x_0_4_6_ASML
 >= 0
B_abs_stockASML_in_0_4_7: o_0_4_7_ASML + x_0_4_7_ASML - x_0_4_ASML >= 0
B_abs_stockASML_in_0_4_7_0: o_0_4_7_0_ASML + x_0_4_7_0_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_4_7_1: o_0_4_7_1_ASML + x_0_4_7_1_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_4_7_2: o_0_4_7_2_ASML + x_0_4_7_2_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_4_7_3: o_0_4_7_3_ASML + x_0_4_7_3_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_4_7_4: o_0_4_7_4_ASML + x_0_4_7_4_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_4_7_5: o_0_4_7_5_ASML + x_0_4_7_5_ASML - x_0_4_7_ASML
 >= 0
B_abs_stockASML_in_0_5: o_0_5_ASML + x_0_5_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_5_0: o_0_5_0_ASML + x_0_5_0_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_0_0: o_0_5_0_0_ASML + x_0_5_0_0_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_0_1: o_0_5_0_1_ASML + x_0_5_0_1_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_0_2: o_0_5_0_2_ASML + x_0_5_0_2_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_0_3: o_0_5_0_3_ASML + x_0_5_0_3_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_0_4: o_0_5_0_4_ASML + x_0_5_0_4_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_0_5: o_0_5_0_5_ASML + x_0_5_0_5_ASML - x_0_5_0_ASML
 >= 0
B_abs_stockASML_in_0_5_1: o_0_5_1_ASML + x_0_5_1_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_1_0: o_0_5_1_0_ASML + x_0_5_1_0_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_1_1: o_0_5_1_1_ASML + x_0_5_1_1_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_1_2: o_0_5_1_2_ASML + x_0_5_1_2_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_1_3: o_0_5_1_3_ASML + x_0_5_1_3_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_1_4: o_0_5_1_4_ASML + x_0_5_1_4_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_1_5: o_0_5_1_5_ASML + x_0_5_1_5_ASML - x_0_5_1_ASML
 >= 0
B_abs_stockASML_in_0_5_2: o_0_5_2_ASML + x_0_5_2_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_2_0: o_0_5_2_0_ASML + x_0_5_2_0_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_2_1: o_0_5_2_1_ASML + x_0_5_2_1_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_2_2: o_0_5_2_2_ASML + x_0_5_2_2_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_2_3: o_0_5_2_3_ASML + x_0_5_2_3_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_2_4: o_0_5_2_4_ASML + x_0_5_2_4_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_2_5: o_0_5_2_5_ASML + x_0_5_2_5_ASML - x_0_5_2_ASML
 >= 0
B_abs_stockASML_in_0_5_3: o_0_5_3_ASML + x_0_5_3_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_3_0: o_0_5_3_0_ASML + x_0_5_3_0_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_3_1: o_0_5_3_1_ASML + x_0_5_3_1_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_3_2: o_0_5_3_2_ASML + x_0_5_3_2_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_3_3: o_0_5_3_3_ASML + x_0_5_3_3_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_3_4: o_0_5_3_4_ASML + x_0_5_3_4_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_3_5: o_0_5_3_5_ASML + x_0_5_3_5_ASML - x_0_5_3_ASML
 >= 0
B_abs_stockASML_in_0_5_4: o_0_5_4_ASML + x_0_5_4_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_4_0: o_0_5_4_0_ASML + x_0_5_4_0_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_4_1: o_0_5_4_1_ASML + x_0_5_4_1_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_4_2: o_0_5_4_2_ASML + x_0_5_4_2_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_4_3: o_0_5_4_3_ASML + x_0_5_4_3_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_4_4: o_0_5_4_4_ASML + x_0_5_4_4_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_4_5: o_0_5_4_5_ASML + x_0_5_4_5_ASML - x_0_5_4_ASML
 >= 0
B_abs_stockASML_in_0_5_5: o_0_5_5_ASML + x_0_5_5_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_5_0: o_0_5_5_0_ASML + x_0_5_5_0_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_5_1: o_0_5_5_1_ASML + x_0_5_5_1_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_5_2: o_0_5_5_2_ASML + x_0_5_5_2_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_5_3: o_0_5_5_3_ASML + x_0_5_5_3_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_5_4: o_0_5_5_4_ASML + x_0_5_5_4_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_5_5: o_0_5_5_5_ASML + x_0_5_5_5_ASML - x_0_5_5_ASML
 >= 0
B_abs_stockASML_in_0_5_6: o_0_5_6_ASML + x_0_5_6_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_6_0: o_0_5_6_0_ASML + x_0_5_6_0_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_6_1: o_0_5_6_1_ASML + x_0_5_6_1_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_6_2: o_0_5_6_2_ASML + x_0_5_6_2_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_6_3: o_0_5_6_3_ASML + x_0_5_6_3_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_6_4: o_0_5_6_4_ASML + x_0_5_6_4_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_6_5: o_0_5_6_5_ASML + x_0_5_6_5_ASML - x_0_5_6_ASML
 >= 0
B_abs_stockASML_in_0_5_7: o_0_5_7_ASML + x_0_5_7_ASML - x_0_5_ASML >= 0
B_abs_stockASML_in_0_5_7_0: o_0_5_7_0_ASML + x_0_5_7_0_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_5_7_1: o_0_5_7_1_ASML + x_0_5_7_1_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_5_7_2: o_0_5_7_2_ASML + x_0_5_7_2_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_5_7_3: o_0_5_7_3_ASML + x_0_5_7_3_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_5_7_4: o_0_5_7_4_ASML + x_0_5_7_4_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_5_7_5: o_0_5_7_5_ASML + x_0_5_7_5_ASML - x_0_5_7_ASML
 >= 0
B_abs_stockASML_in_0_6: o_0_6_ASML + x_0_6_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_6_0: o_0_6_0_ASML + x_0_6_0_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_0_0: o_0_6_0_0_ASML + x_0_6_0_0_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_0_1: o_0_6_0_1_ASML + x_0_6_0_1_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_0_2: o_0_6_0_2_ASML + x_0_6_0_2_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_0_3: o_0_6_0_3_ASML + x_0_6_0_3_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_0_4: o_0_6_0_4_ASML + x_0_6_0_4_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_0_5: o_0_6_0_5_ASML + x_0_6_0_5_ASML - x_0_6_0_ASML
 >= 0
B_abs_stockASML_in_0_6_1: o_0_6_1_ASML + x_0_6_1_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_1_0: o_0_6_1_0_ASML + x_0_6_1_0_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_1_1: o_0_6_1_1_ASML + x_0_6_1_1_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_1_2: o_0_6_1_2_ASML + x_0_6_1_2_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_1_3: o_0_6_1_3_ASML + x_0_6_1_3_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_1_4: o_0_6_1_4_ASML + x_0_6_1_4_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_1_5: o_0_6_1_5_ASML + x_0_6_1_5_ASML - x_0_6_1_ASML
 >= 0
B_abs_stockASML_in_0_6_2: o_0_6_2_ASML + x_0_6_2_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_2_0: o_0_6_2_0_ASML + x_0_6_2_0_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_2_1: o_0_6_2_1_ASML + x_0_6_2_1_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_2_2: o_0_6_2_2_ASML + x_0_6_2_2_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_2_3: o_0_6_2_3_ASML + x_0_6_2_3_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_2_4: o_0_6_2_4_ASML + x_0_6_2_4_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_2_5: o_0_6_2_5_ASML + x_0_6_2_5_ASML - x_0_6_2_ASML
 >= 0
B_abs_stockASML_in_0_6_3: o_0_6_3_ASML + x_0_6_3_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_3_0: o_0_6_3_0_ASML + x_0_6_3_0_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_3_1: o_0_6_3_1_ASML + x_0_6_3_1_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_3_2: o_0_6_3_2_ASML + x_0_6_3_2_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_3_3: o_0_6_3_3_ASML + x_0_6_3_3_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_3_4: o_0_6_3_4_ASML + x_0_6_3_4_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_3_5: o_0_6_3_5_ASML + x_0_6_3_5_ASML - x_0_6_3_ASML
 >= 0
B_abs_stockASML_in_0_6_4: o_0_6_4_ASML + x_0_6_4_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_4_0: o_0_6_4_0_ASML + x_0_6_4_0_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_4_1: o_0_6_4_1_ASML + x_0_6_4_1_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_4_2: o_0_6_4_2_ASML + x_0_6_4_2_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_4_3: o_0_6_4_3_ASML + x_0_6_4_3_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_4_4: o_0_6_4_4_ASML + x_0_6_4_4_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_4_5: o_0_6_4_5_ASML + x_0_6_4_5_ASML - x_0_6_4_ASML
 >= 0
B_abs_stockASML_in_0_6_5: o_0_6_5_ASML + x_0_6_5_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_5_0: o_0_6_5_0_ASML + x_0_6_5_0_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_5_1: o_0_6_5_1_ASML + x_0_6_5_1_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_5_2: o_0_6_5_2_ASML + x_0_6_5_2_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_5_3: o_0_6_5_3_ASML + x_0_6_5_3_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_5_4: o_0_6_5_4_ASML + x_0_6_5_4_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_5_5: o_0_6_5_5_ASML + x_0_6_5_5_ASML - x_0_6_5_ASML
 >= 0
B_abs_stockASML_in_0_6_6: o_0_6_6_ASML + x_0_6_6_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_6_0: o_0_6_6_0_ASML + x_0_6_6_0_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_6_1: o_0_6_6_1_ASML + x_0_6_6_1_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_6_2: o_0_6_6_2_ASML + x_0_6_6_2_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_6_3: o_0_6_6_3_ASML + x_0_6_6_3_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_6_4: o_0_6_6_4_ASML + x_0_6_6_4_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_6_5: o_0_6_6_5_ASML + x_0_6_6_5_ASML - x_0_6_6_ASML
 >= 0
B_abs_stockASML_in_0_6_7: o_0_6_7_ASML + x_0_6_7_ASML - x_0_6_ASML >= 0
B_abs_stockASML_in_0_6_7_0: o_0_6_7_0_ASML + x_0_6_7_0_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_6_7_1: o_0_6_7_1_ASML + x_0_6_7_1_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_6_7_2: o_0_6_7_2_ASML + x_0_6_7_2_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_6_7_3: o_0_6_7_3_ASML + x_0_6_7_3_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_6_7_4: o_0_6_7_4_ASML + x_0_6_7_4_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_6_7_5: o_0_6_7_5_ASML + x_0_6_7_5_ASML - x_0_6_7_ASML
 >= 0
B_abs_stockASML_in_0_7: o_0_7_ASML + x_0_7_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_7_0: o_0_7_0_ASML + x_0_7_0_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_0_0: o_0_7_0_0_ASML + x_0_7_0_0_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_0_1: o_0_7_0_1_ASML + x_0_7_0_1_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_0_2: o_0_7_0_2_ASML + x_0_7_0_2_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_0_3: o_0_7_0_3_ASML + x_0_7_0_3_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_0_4: o_0_7_0_4_ASML + x_0_7_0_4_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_0_5: o_0_7_0_5_ASML + x_0_7_0_5_ASML - x_0_7_0_ASML
 >= 0
B_abs_stockASML_in_0_7_1: o_0_7_1_ASML + x_0_7_1_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_1_0: o_0_7_1_0_ASML + x_0_7_1_0_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_1_1: o_0_7_1_1_ASML + x_0_7_1_1_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_1_2: o_0_7_1_2_ASML + x_0_7_1_2_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_1_3: o_0_7_1_3_ASML + x_0_7_1_3_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_1_4: o_0_7_1_4_ASML + x_0_7_1_4_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_1_5: o_0_7_1_5_ASML + x_0_7_1_5_ASML - x_0_7_1_ASML
 >= 0
B_abs_stockASML_in_0_7_2: o_0_7_2_ASML + x_0_7_2_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_2_0: o_0_7_2_0_ASML + x_0_7_2_0_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_2_1: o_0_7_2_1_ASML + x_0_7_2_1_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_2_2: o_0_7_2_2_ASML + x_0_7_2_2_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_2_3: o_0_7_2_3_ASML + x_0_7_2_3_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_2_4: o_0_7_2_4_ASML + x_0_7_2_4_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_2_5: o_0_7_2_5_ASML + x_0_7_2_5_ASML - x_0_7_2_ASML
 >= 0
B_abs_stockASML_in_0_7_3: o_0_7_3_ASML + x_0_7_3_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_3_0: o_0_7_3_0_ASML + x_0_7_3_0_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_3_1: o_0_7_3_1_ASML + x_0_7_3_1_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_3_2: o_0_7_3_2_ASML + x_0_7_3_2_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_3_3: o_0_7_3_3_ASML + x_0_7_3_3_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_3_4: o_0_7_3_4_ASML + x_0_7_3_4_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_3_5: o_0_7_3_5_ASML + x_0_7_3_5_ASML - x_0_7_3_ASML
 >= 0
B_abs_stockASML_in_0_7_4: o_0_7_4_ASML + x_0_7_4_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_4_0: o_0_7_4_0_ASML + x_0_7_4_0_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_4_1: o_0_7_4_1_ASML + x_0_7_4_1_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_4_2: o_0_7_4_2_ASML + x_0_7_4_2_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_4_3: o_0_7_4_3_ASML + x_0_7_4_3_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_4_4: o_0_7_4_4_ASML + x_0_7_4_4_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_4_5: o_0_7_4_5_ASML + x_0_7_4_5_ASML - x_0_7_4_ASML
 >= 0
B_abs_stockASML_in_0_7_5: o_0_7_5_ASML + x_0_7_5_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_5_0: o_0_7_5_0_ASML + x_0_7_5_0_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_5_1: o_0_7_5_1_ASML + x_0_7_5_1_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_5_2: o_0_7_5_2_ASML + x_0_7_5_2_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_5_3: o_0_7_5_3_ASML + x_0_7_5_3_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_5_4: o_0_7_5_4_ASML + x_0_7_5_4_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_5_5: o_0_7_5_5_ASML + x_0_7_5_5_ASML - x_0_7_5_ASML
 >= 0
B_abs_stockASML_in_0_7_6: o_0_7_6_ASML + x_0_7_6_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_6_0: o_0_7_6_0_ASML + x_0_7_6_0_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_6_1: o_0_7_6_1_ASML + x_0_7_6_1_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_6_2: o_0_7_6_2_ASML + x_0_7_6_2_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_6_3: o_0_7_6_3_ASML + x_0_7_6_3_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_6_4: o_0_7_6_4_ASML + x_0_7_6_4_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_6_5: o_0_7_6_5_ASML + x_0_7_6_5_ASML - x_0_7_6_ASML
 >= 0
B_abs_stockASML_in_0_7_7: o_0_7_7_ASML + x_0_7_7_ASML - x_0_7_ASML >= 0
B_abs_stockASML_in_0_7_7_0: o_0_7_7_0_ASML + x_0_7_7_0_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_7_7_1: o_0_7_7_1_ASML + x_0_7_7_1_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_7_7_2: o_0_7_7_2_ASML + x_0_7_7_2_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_7_7_3: o_0_7_7_3_ASML + x_0_7_7_3_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_7_7_4: o_0_7_7_4_ASML + x_0_7_7_4_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_7_7_5: o_0_7_7_5_ASML + x_0_7_7_5_ASML - x_0_7_7_ASML
 >= 0
B_abs_stockASML_in_0_8: o_0_8_ASML + x_0_8_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_8_0: o_0_8_0_ASML + x_0_8_0_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_0_0: o_0_8_0_0_ASML + x_0_8_0_0_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_0_1: o_0_8_0_1_ASML + x_0_8_0_1_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_0_2: o_0_8_0_2_ASML + x_0_8_0_2_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_0_3: o_0_8_0_3_ASML + x_0_8_0_3_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_0_4: o_0_8_0_4_ASML + x_0_8_0_4_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_0_5: o_0_8_0_5_ASML + x_0_8_0_5_ASML - x_0_8_0_ASML
 >= 0
B_abs_stockASML_in_0_8_1: o_0_8_1_ASML + x_0_8_1_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_1_0: o_0_8_1_0_ASML + x_0_8_1_0_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_1_1: o_0_8_1_1_ASML + x_0_8_1_1_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_1_2: o_0_8_1_2_ASML + x_0_8_1_2_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_1_3: o_0_8_1_3_ASML + x_0_8_1_3_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_1_4: o_0_8_1_4_ASML + x_0_8_1_4_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_1_5: o_0_8_1_5_ASML + x_0_8_1_5_ASML - x_0_8_1_ASML
 >= 0
B_abs_stockASML_in_0_8_2: o_0_8_2_ASML + x_0_8_2_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_2_0: o_0_8_2_0_ASML + x_0_8_2_0_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_2_1: o_0_8_2_1_ASML + x_0_8_2_1_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_2_2: o_0_8_2_2_ASML + x_0_8_2_2_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_2_3: o_0_8_2_3_ASML + x_0_8_2_3_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_2_4: o_0_8_2_4_ASML + x_0_8_2_4_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_2_5: o_0_8_2_5_ASML + x_0_8_2_5_ASML - x_0_8_2_ASML
 >= 0
B_abs_stockASML_in_0_8_3: o_0_8_3_ASML + x_0_8_3_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_3_0: o_0_8_3_0_ASML + x_0_8_3_0_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_3_1: o_0_8_3_1_ASML + x_0_8_3_1_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_3_2: o_0_8_3_2_ASML + x_0_8_3_2_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_3_3: o_0_8_3_3_ASML + x_0_8_3_3_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_3_4: o_0_8_3_4_ASML + x_0_8_3_4_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_3_5: o_0_8_3_5_ASML + x_0_8_3_5_ASML - x_0_8_3_ASML
 >= 0
B_abs_stockASML_in_0_8_4: o_0_8_4_ASML + x_0_8_4_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_4_0: o_0_8_4_0_ASML + x_0_8_4_0_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_4_1: o_0_8_4_1_ASML + x_0_8_4_1_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_4_2: o_0_8_4_2_ASML + x_0_8_4_2_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_4_3: o_0_8_4_3_ASML + x_0_8_4_3_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_4_4: o_0_8_4_4_ASML + x_0_8_4_4_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_4_5: o_0_8_4_5_ASML + x_0_8_4_5_ASML - x_0_8_4_ASML
 >= 0
B_abs_stockASML_in_0_8_5: o_0_8_5_ASML + x_0_8_5_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_5_0: o_0_8_5_0_ASML + x_0_8_5_0_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_5_1: o_0_8_5_1_ASML + x_0_8_5_1_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_5_2: o_0_8_5_2_ASML + x_0_8_5_2_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_5_3: o_0_8_5_3_ASML + x_0_8_5_3_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_5_4: o_0_8_5_4_ASML + x_0_8_5_4_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_5_5: o_0_8_5_5_ASML + x_0_8_5_5_ASML - x_0_8_5_ASML
 >= 0
B_abs_stockASML_in_0_8_6: o_0_8_6_ASML + x_0_8_6_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_6_0: o_0_8_6_0_ASML + x_0_8_6_0_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_6_1: o_0_8_6_1_ASML + x_0_8_6_1_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_6_2: o_0_8_6_2_ASML + x_0_8_6_2_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_6_3: o_0_8_6_3_ASML + x_0_8_6_3_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_6_4: o_0_8_6_4_ASML + x_0_8_6_4_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_6_5: o_0_8_6_5_ASML + x_0_8_6_5_ASML - x_0_8_6_ASML
 >= 0
B_abs_stockASML_in_0_8_7: o_0_8_7_ASML + x_0_8_7_ASML - x_0_8_ASML >= 0
B_abs_stockASML_in_0_8_7_0: o_0_8_7_0_ASML + x_0_8_7_0_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_8_7_1: o_0_8_7_1_ASML + x_0_8_7_1_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_8_7_2: o_0_8_7_2_ASML + x_0_8_7_2_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_8_7_3: o_0_8_7_3_ASML + x_0_8_7_3_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_8_7_4: o_0_8_7_4_ASML + x_0_8_7_4_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_8_7_5: o_0_8_7_5_ASML + x_0_8_7_5_ASML - x_0_8_7_ASML
 >= 0
B_abs_stockASML_in_0_9: o_0_9_ASML + x_0_9_ASML - x_0_ASML >= 0
B_abs_stockASML_in_0_9_0: o_0_9_0_ASML + x_0_9_0_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_0_0: o_0_9_0_0_ASML + x_0_9_0_0_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_0_1: o_0_9_0_1_ASML + x_0_9_0_1_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_0_2: o_0_9_0_2_ASML + x_0_9_0_2_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_0_3: o_0_9_0_3_ASML + x_0_9_0_3_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_0_4: o_0_9_0_4_ASML + x_0_9_0_4_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_0_5: o_0_9_0_5_ASML + x_0_9_0_5_ASML - x_0_9_0_ASML
 >= 0
B_abs_stockASML_in_0_9_1: o_0_9_1_ASML + x_0_9_1_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_1_0: o_0_9_1_0_ASML + x_0_9_1_0_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_1_1: o_0_9_1_1_ASML + x_0_9_1_1_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_1_2: o_0_9_1_2_ASML + x_0_9_1_2_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_1_3: o_0_9_1_3_ASML + x_0_9_1_3_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_1_4: o_0_9_1_4_ASML + x_0_9_1_4_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_1_5: o_0_9_1_5_ASML + x_0_9_1_5_ASML - x_0_9_1_ASML
 >= 0
B_abs_stockASML_in_0_9_2: o_0_9_2_ASML + x_0_9_2_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_2_0: o_0_9_2_0_ASML + x_0_9_2_0_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_2_1: o_0_9_2_1_ASML + x_0_9_2_1_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_2_2: o_0_9_2_2_ASML + x_0_9_2_2_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_2_3: o_0_9_2_3_ASML + x_0_9_2_3_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_2_4: o_0_9_2_4_ASML + x_0_9_2_4_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_2_5: o_0_9_2_5_ASML + x_0_9_2_5_ASML - x_0_9_2_ASML
 >= 0
B_abs_stockASML_in_0_9_3: o_0_9_3_ASML + x_0_9_3_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_3_0: o_0_9_3_0_ASML + x_0_9_3_0_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_3_1: o_0_9_3_1_ASML + x_0_9_3_1_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_3_2: o_0_9_3_2_ASML + x_0_9_3_2_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_3_3: o_0_9_3_3_ASML + x_0_9_3_3_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_3_4: o_0_9_3_4_ASML + x_0_9_3_4_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_3_5: o_0_9_3_5_ASML + x_0_9_3_5_ASML - x_0_9_3_ASML
 >= 0
B_abs_stockASML_in_0_9_4: o_0_9_4_ASML + x_0_9_4_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_4_0: o_0_9_4_0_ASML + x_0_9_4_0_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_4_1: o_0_9_4_1_ASML + x_0_9_4_1_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_4_2: o_0_9_4_2_ASML + x_0_9_4_2_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_4_3: o_0_9_4_3_ASML + x_0_9_4_3_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_4_4: o_0_9_4_4_ASML + x_0_9_4_4_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_4_5: o_0_9_4_5_ASML + x_0_9_4_5_ASML - x_0_9_4_ASML
 >= 0
B_abs_stockASML_in_0_9_5: o_0_9_5_ASML + x_0_9_5_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_5_0: o_0_9_5_0_ASML + x_0_9_5_0_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_5_1: o_0_9_5_1_ASML + x_0_9_5_1_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_5_2: o_0_9_5_2_ASML + x_0_9_5_2_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_5_3: o_0_9_5_3_ASML + x_0_9_5_3_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_5_4: o_0_9_5_4_ASML + x_0_9_5_4_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_5_5: o_0_9_5_5_ASML + x_0_9_5_5_ASML - x_0_9_5_ASML
 >= 0
B_abs_stockASML_in_0_9_6: o_0_9_6_ASML + x_0_9_6_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_6_0: o_0_9_6_0_ASML + x_0_9_6_0_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_6_1: o_0_9_6_1_ASML + x_0_9_6_1_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_6_2: o_0_9_6_2_ASML + x_0_9_6_2_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_6_3: o_0_9_6_3_ASML + x_0_9_6_3_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_6_4: o_0_9_6_4_ASML + x_0_9_6_4_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_6_5: o_0_9_6_5_ASML + x_0_9_6_5_ASML - x_0_9_6_ASML
 >= 0
B_abs_stockASML_in_0_9_7: o_0_9_7_ASML + x_0_9_7_ASML - x_0_9_ASML >= 0
B_abs_stockASML_in_0_9_7_0: o_0_9_7_0_ASML + x_0_9_7_0_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockASML_in_0_9_7_1: o_0_9_7_1_ASML + x_0_9_7_1_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockASML_in_0_9_7_2: o_0_9_7_2_ASML + x_0_9_7_2_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockASML_in_0_9_7_3: o_0_9_7_3_ASML + x_0_9_7_3_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockASML_in_0_9_7_4: o_0_9_7_4_ASML + x_0_9_7_4_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockASML_in_0_9_7_5: o_0_9_7_5_ASML + x_0_9_7_5_ASML - x_0_9_7_ASML
 >= 0
B_abs_stockDLTR_in_0_0: o_0_0_DLTR + x_0_0_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_0: o_0_0_0_DLTR + x_0_0_0_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_0_0: o_0_0_0_0_DLTR + x_0_0_0_0_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_0_1: o_0_0_0_1_DLTR + x_0_0_0_1_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_0_2: o_0_0_0_2_DLTR + x_0_0_0_2_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_0_3: o_0_0_0_3_DLTR + x_0_0_0_3_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_0_4: o_0_0_0_4_DLTR + x_0_0_0_4_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_0_5: o_0_0_0_5_DLTR + x_0_0_0_5_DLTR - x_0_0_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1: o_0_0_1_DLTR + x_0_0_1_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_1_0: o_0_0_1_0_DLTR + x_0_0_1_0_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1_1: o_0_0_1_1_DLTR + x_0_0_1_1_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1_2: o_0_0_1_2_DLTR + x_0_0_1_2_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1_3: o_0_0_1_3_DLTR + x_0_0_1_3_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1_4: o_0_0_1_4_DLTR + x_0_0_1_4_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_1_5: o_0_0_1_5_DLTR + x_0_0_1_5_DLTR - x_0_0_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2: o_0_0_2_DLTR + x_0_0_2_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_2_0: o_0_0_2_0_DLTR + x_0_0_2_0_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2_1: o_0_0_2_1_DLTR + x_0_0_2_1_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2_2: o_0_0_2_2_DLTR + x_0_0_2_2_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2_3: o_0_0_2_3_DLTR + x_0_0_2_3_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2_4: o_0_0_2_4_DLTR + x_0_0_2_4_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_2_5: o_0_0_2_5_DLTR + x_0_0_2_5_DLTR - x_0_0_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3: o_0_0_3_DLTR + x_0_0_3_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_3_0: o_0_0_3_0_DLTR + x_0_0_3_0_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3_1: o_0_0_3_1_DLTR + x_0_0_3_1_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3_2: o_0_0_3_2_DLTR + x_0_0_3_2_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3_3: o_0_0_3_3_DLTR + x_0_0_3_3_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3_4: o_0_0_3_4_DLTR + x_0_0_3_4_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_3_5: o_0_0_3_5_DLTR + x_0_0_3_5_DLTR - x_0_0_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4: o_0_0_4_DLTR + x_0_0_4_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_4_0: o_0_0_4_0_DLTR + x_0_0_4_0_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4_1: o_0_0_4_1_DLTR + x_0_0_4_1_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4_2: o_0_0_4_2_DLTR + x_0_0_4_2_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4_3: o_0_0_4_3_DLTR + x_0_0_4_3_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4_4: o_0_0_4_4_DLTR + x_0_0_4_4_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_4_5: o_0_0_4_5_DLTR + x_0_0_4_5_DLTR - x_0_0_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5: o_0_0_5_DLTR + x_0_0_5_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_5_0: o_0_0_5_0_DLTR + x_0_0_5_0_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5_1: o_0_0_5_1_DLTR + x_0_0_5_1_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5_2: o_0_0_5_2_DLTR + x_0_0_5_2_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5_3: o_0_0_5_3_DLTR + x_0_0_5_3_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5_4: o_0_0_5_4_DLTR + x_0_0_5_4_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_5_5: o_0_0_5_5_DLTR + x_0_0_5_5_DLTR - x_0_0_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6: o_0_0_6_DLTR + x_0_0_6_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_6_0: o_0_0_6_0_DLTR + x_0_0_6_0_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6_1: o_0_0_6_1_DLTR + x_0_0_6_1_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6_2: o_0_0_6_2_DLTR + x_0_0_6_2_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6_3: o_0_0_6_3_DLTR + x_0_0_6_3_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6_4: o_0_0_6_4_DLTR + x_0_0_6_4_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_6_5: o_0_0_6_5_DLTR + x_0_0_6_5_DLTR - x_0_0_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7: o_0_0_7_DLTR + x_0_0_7_DLTR - x_0_0_DLTR >= 0
B_abs_stockDLTR_in_0_0_7_0: o_0_0_7_0_DLTR + x_0_0_7_0_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7_1: o_0_0_7_1_DLTR + x_0_0_7_1_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7_2: o_0_0_7_2_DLTR + x_0_0_7_2_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7_3: o_0_0_7_3_DLTR + x_0_0_7_3_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7_4: o_0_0_7_4_DLTR + x_0_0_7_4_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_0_7_5: o_0_0_7_5_DLTR + x_0_0_7_5_DLTR - x_0_0_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1: o_0_1_DLTR + x_0_1_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_1_0: o_0_1_0_DLTR + x_0_1_0_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_0_0: o_0_1_0_0_DLTR + x_0_1_0_0_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_0_1: o_0_1_0_1_DLTR + x_0_1_0_1_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_0_2: o_0_1_0_2_DLTR + x_0_1_0_2_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_0_3: o_0_1_0_3_DLTR + x_0_1_0_3_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_0_4: o_0_1_0_4_DLTR + x_0_1_0_4_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_0_5: o_0_1_0_5_DLTR + x_0_1_0_5_DLTR - x_0_1_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1: o_0_1_1_DLTR + x_0_1_1_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_1_0: o_0_1_1_0_DLTR + x_0_1_1_0_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1_1: o_0_1_1_1_DLTR + x_0_1_1_1_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1_2: o_0_1_1_2_DLTR + x_0_1_1_2_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1_3: o_0_1_1_3_DLTR + x_0_1_1_3_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1_4: o_0_1_1_4_DLTR + x_0_1_1_4_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_1_5: o_0_1_1_5_DLTR + x_0_1_1_5_DLTR - x_0_1_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2: o_0_1_2_DLTR + x_0_1_2_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_2_0: o_0_1_2_0_DLTR + x_0_1_2_0_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2_1: o_0_1_2_1_DLTR + x_0_1_2_1_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2_2: o_0_1_2_2_DLTR + x_0_1_2_2_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2_3: o_0_1_2_3_DLTR + x_0_1_2_3_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2_4: o_0_1_2_4_DLTR + x_0_1_2_4_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_2_5: o_0_1_2_5_DLTR + x_0_1_2_5_DLTR - x_0_1_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3: o_0_1_3_DLTR + x_0_1_3_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_3_0: o_0_1_3_0_DLTR + x_0_1_3_0_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3_1: o_0_1_3_1_DLTR + x_0_1_3_1_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3_2: o_0_1_3_2_DLTR + x_0_1_3_2_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3_3: o_0_1_3_3_DLTR + x_0_1_3_3_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3_4: o_0_1_3_4_DLTR + x_0_1_3_4_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_3_5: o_0_1_3_5_DLTR + x_0_1_3_5_DLTR - x_0_1_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4: o_0_1_4_DLTR + x_0_1_4_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_4_0: o_0_1_4_0_DLTR + x_0_1_4_0_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4_1: o_0_1_4_1_DLTR + x_0_1_4_1_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4_2: o_0_1_4_2_DLTR + x_0_1_4_2_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4_3: o_0_1_4_3_DLTR + x_0_1_4_3_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4_4: o_0_1_4_4_DLTR + x_0_1_4_4_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_4_5: o_0_1_4_5_DLTR + x_0_1_4_5_DLTR - x_0_1_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5: o_0_1_5_DLTR + x_0_1_5_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_5_0: o_0_1_5_0_DLTR + x_0_1_5_0_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5_1: o_0_1_5_1_DLTR + x_0_1_5_1_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5_2: o_0_1_5_2_DLTR + x_0_1_5_2_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5_3: o_0_1_5_3_DLTR + x_0_1_5_3_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5_4: o_0_1_5_4_DLTR + x_0_1_5_4_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_5_5: o_0_1_5_5_DLTR + x_0_1_5_5_DLTR - x_0_1_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6: o_0_1_6_DLTR + x_0_1_6_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_6_0: o_0_1_6_0_DLTR + x_0_1_6_0_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6_1: o_0_1_6_1_DLTR + x_0_1_6_1_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6_2: o_0_1_6_2_DLTR + x_0_1_6_2_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6_3: o_0_1_6_3_DLTR + x_0_1_6_3_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6_4: o_0_1_6_4_DLTR + x_0_1_6_4_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_6_5: o_0_1_6_5_DLTR + x_0_1_6_5_DLTR - x_0_1_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7: o_0_1_7_DLTR + x_0_1_7_DLTR - x_0_1_DLTR >= 0
B_abs_stockDLTR_in_0_1_7_0: o_0_1_7_0_DLTR + x_0_1_7_0_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7_1: o_0_1_7_1_DLTR + x_0_1_7_1_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7_2: o_0_1_7_2_DLTR + x_0_1_7_2_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7_3: o_0_1_7_3_DLTR + x_0_1_7_3_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7_4: o_0_1_7_4_DLTR + x_0_1_7_4_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_1_7_5: o_0_1_7_5_DLTR + x_0_1_7_5_DLTR - x_0_1_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2: o_0_2_DLTR + x_0_2_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_2_0: o_0_2_0_DLTR + x_0_2_0_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_0_0: o_0_2_0_0_DLTR + x_0_2_0_0_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_0_1: o_0_2_0_1_DLTR + x_0_2_0_1_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_0_2: o_0_2_0_2_DLTR + x_0_2_0_2_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_0_3: o_0_2_0_3_DLTR + x_0_2_0_3_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_0_4: o_0_2_0_4_DLTR + x_0_2_0_4_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_0_5: o_0_2_0_5_DLTR + x_0_2_0_5_DLTR - x_0_2_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1: o_0_2_1_DLTR + x_0_2_1_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_1_0: o_0_2_1_0_DLTR + x_0_2_1_0_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1_1: o_0_2_1_1_DLTR + x_0_2_1_1_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1_2: o_0_2_1_2_DLTR + x_0_2_1_2_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1_3: o_0_2_1_3_DLTR + x_0_2_1_3_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1_4: o_0_2_1_4_DLTR + x_0_2_1_4_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_1_5: o_0_2_1_5_DLTR + x_0_2_1_5_DLTR - x_0_2_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2: o_0_2_2_DLTR + x_0_2_2_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_2_0: o_0_2_2_0_DLTR + x_0_2_2_0_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2_1: o_0_2_2_1_DLTR + x_0_2_2_1_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2_2: o_0_2_2_2_DLTR + x_0_2_2_2_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2_3: o_0_2_2_3_DLTR + x_0_2_2_3_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2_4: o_0_2_2_4_DLTR + x_0_2_2_4_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_2_5: o_0_2_2_5_DLTR + x_0_2_2_5_DLTR - x_0_2_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3: o_0_2_3_DLTR + x_0_2_3_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_3_0: o_0_2_3_0_DLTR + x_0_2_3_0_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3_1: o_0_2_3_1_DLTR + x_0_2_3_1_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3_2: o_0_2_3_2_DLTR + x_0_2_3_2_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3_3: o_0_2_3_3_DLTR + x_0_2_3_3_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3_4: o_0_2_3_4_DLTR + x_0_2_3_4_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_3_5: o_0_2_3_5_DLTR + x_0_2_3_5_DLTR - x_0_2_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4: o_0_2_4_DLTR + x_0_2_4_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_4_0: o_0_2_4_0_DLTR + x_0_2_4_0_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4_1: o_0_2_4_1_DLTR + x_0_2_4_1_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4_2: o_0_2_4_2_DLTR + x_0_2_4_2_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4_3: o_0_2_4_3_DLTR + x_0_2_4_3_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4_4: o_0_2_4_4_DLTR + x_0_2_4_4_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_4_5: o_0_2_4_5_DLTR + x_0_2_4_5_DLTR - x_0_2_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5: o_0_2_5_DLTR + x_0_2_5_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_5_0: o_0_2_5_0_DLTR + x_0_2_5_0_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5_1: o_0_2_5_1_DLTR + x_0_2_5_1_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5_2: o_0_2_5_2_DLTR + x_0_2_5_2_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5_3: o_0_2_5_3_DLTR + x_0_2_5_3_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5_4: o_0_2_5_4_DLTR + x_0_2_5_4_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_5_5: o_0_2_5_5_DLTR + x_0_2_5_5_DLTR - x_0_2_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6: o_0_2_6_DLTR + x_0_2_6_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_6_0: o_0_2_6_0_DLTR + x_0_2_6_0_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6_1: o_0_2_6_1_DLTR + x_0_2_6_1_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6_2: o_0_2_6_2_DLTR + x_0_2_6_2_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6_3: o_0_2_6_3_DLTR + x_0_2_6_3_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6_4: o_0_2_6_4_DLTR + x_0_2_6_4_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_6_5: o_0_2_6_5_DLTR + x_0_2_6_5_DLTR - x_0_2_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7: o_0_2_7_DLTR + x_0_2_7_DLTR - x_0_2_DLTR >= 0
B_abs_stockDLTR_in_0_2_7_0: o_0_2_7_0_DLTR + x_0_2_7_0_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7_1: o_0_2_7_1_DLTR + x_0_2_7_1_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7_2: o_0_2_7_2_DLTR + x_0_2_7_2_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7_3: o_0_2_7_3_DLTR + x_0_2_7_3_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7_4: o_0_2_7_4_DLTR + x_0_2_7_4_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_2_7_5: o_0_2_7_5_DLTR + x_0_2_7_5_DLTR - x_0_2_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3: o_0_3_DLTR + x_0_3_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_3_0: o_0_3_0_DLTR + x_0_3_0_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_0_0: o_0_3_0_0_DLTR + x_0_3_0_0_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_0_1: o_0_3_0_1_DLTR + x_0_3_0_1_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_0_2: o_0_3_0_2_DLTR + x_0_3_0_2_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_0_3: o_0_3_0_3_DLTR + x_0_3_0_3_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_0_4: o_0_3_0_4_DLTR + x_0_3_0_4_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_0_5: o_0_3_0_5_DLTR + x_0_3_0_5_DLTR - x_0_3_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1: o_0_3_1_DLTR + x_0_3_1_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_1_0: o_0_3_1_0_DLTR + x_0_3_1_0_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1_1: o_0_3_1_1_DLTR + x_0_3_1_1_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1_2: o_0_3_1_2_DLTR + x_0_3_1_2_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1_3: o_0_3_1_3_DLTR + x_0_3_1_3_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1_4: o_0_3_1_4_DLTR + x_0_3_1_4_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_1_5: o_0_3_1_5_DLTR + x_0_3_1_5_DLTR - x_0_3_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2: o_0_3_2_DLTR + x_0_3_2_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_2_0: o_0_3_2_0_DLTR + x_0_3_2_0_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2_1: o_0_3_2_1_DLTR + x_0_3_2_1_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2_2: o_0_3_2_2_DLTR + x_0_3_2_2_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2_3: o_0_3_2_3_DLTR + x_0_3_2_3_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2_4: o_0_3_2_4_DLTR + x_0_3_2_4_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_2_5: o_0_3_2_5_DLTR + x_0_3_2_5_DLTR - x_0_3_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3: o_0_3_3_DLTR + x_0_3_3_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_3_0: o_0_3_3_0_DLTR + x_0_3_3_0_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3_1: o_0_3_3_1_DLTR + x_0_3_3_1_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3_2: o_0_3_3_2_DLTR + x_0_3_3_2_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3_3: o_0_3_3_3_DLTR + x_0_3_3_3_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3_4: o_0_3_3_4_DLTR + x_0_3_3_4_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_3_5: o_0_3_3_5_DLTR + x_0_3_3_5_DLTR - x_0_3_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4: o_0_3_4_DLTR + x_0_3_4_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_4_0: o_0_3_4_0_DLTR + x_0_3_4_0_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4_1: o_0_3_4_1_DLTR + x_0_3_4_1_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4_2: o_0_3_4_2_DLTR + x_0_3_4_2_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4_3: o_0_3_4_3_DLTR + x_0_3_4_3_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4_4: o_0_3_4_4_DLTR + x_0_3_4_4_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_4_5: o_0_3_4_5_DLTR + x_0_3_4_5_DLTR - x_0_3_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5: o_0_3_5_DLTR + x_0_3_5_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_5_0: o_0_3_5_0_DLTR + x_0_3_5_0_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5_1: o_0_3_5_1_DLTR + x_0_3_5_1_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5_2: o_0_3_5_2_DLTR + x_0_3_5_2_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5_3: o_0_3_5_3_DLTR + x_0_3_5_3_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5_4: o_0_3_5_4_DLTR + x_0_3_5_4_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_5_5: o_0_3_5_5_DLTR + x_0_3_5_5_DLTR - x_0_3_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6: o_0_3_6_DLTR + x_0_3_6_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_6_0: o_0_3_6_0_DLTR + x_0_3_6_0_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6_1: o_0_3_6_1_DLTR + x_0_3_6_1_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6_2: o_0_3_6_2_DLTR + x_0_3_6_2_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6_3: o_0_3_6_3_DLTR + x_0_3_6_3_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6_4: o_0_3_6_4_DLTR + x_0_3_6_4_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_6_5: o_0_3_6_5_DLTR + x_0_3_6_5_DLTR - x_0_3_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7: o_0_3_7_DLTR + x_0_3_7_DLTR - x_0_3_DLTR >= 0
B_abs_stockDLTR_in_0_3_7_0: o_0_3_7_0_DLTR + x_0_3_7_0_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7_1: o_0_3_7_1_DLTR + x_0_3_7_1_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7_2: o_0_3_7_2_DLTR + x_0_3_7_2_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7_3: o_0_3_7_3_DLTR + x_0_3_7_3_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7_4: o_0_3_7_4_DLTR + x_0_3_7_4_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_3_7_5: o_0_3_7_5_DLTR + x_0_3_7_5_DLTR - x_0_3_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4: o_0_4_DLTR + x_0_4_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_4_0: o_0_4_0_DLTR + x_0_4_0_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_0_0: o_0_4_0_0_DLTR + x_0_4_0_0_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_0_1: o_0_4_0_1_DLTR + x_0_4_0_1_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_0_2: o_0_4_0_2_DLTR + x_0_4_0_2_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_0_3: o_0_4_0_3_DLTR + x_0_4_0_3_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_0_4: o_0_4_0_4_DLTR + x_0_4_0_4_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_0_5: o_0_4_0_5_DLTR + x_0_4_0_5_DLTR - x_0_4_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1: o_0_4_1_DLTR + x_0_4_1_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_1_0: o_0_4_1_0_DLTR + x_0_4_1_0_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1_1: o_0_4_1_1_DLTR + x_0_4_1_1_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1_2: o_0_4_1_2_DLTR + x_0_4_1_2_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1_3: o_0_4_1_3_DLTR + x_0_4_1_3_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1_4: o_0_4_1_4_DLTR + x_0_4_1_4_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_1_5: o_0_4_1_5_DLTR + x_0_4_1_5_DLTR - x_0_4_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2: o_0_4_2_DLTR + x_0_4_2_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_2_0: o_0_4_2_0_DLTR + x_0_4_2_0_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2_1: o_0_4_2_1_DLTR + x_0_4_2_1_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2_2: o_0_4_2_2_DLTR + x_0_4_2_2_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2_3: o_0_4_2_3_DLTR + x_0_4_2_3_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2_4: o_0_4_2_4_DLTR + x_0_4_2_4_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_2_5: o_0_4_2_5_DLTR + x_0_4_2_5_DLTR - x_0_4_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3: o_0_4_3_DLTR + x_0_4_3_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_3_0: o_0_4_3_0_DLTR + x_0_4_3_0_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3_1: o_0_4_3_1_DLTR + x_0_4_3_1_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3_2: o_0_4_3_2_DLTR + x_0_4_3_2_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3_3: o_0_4_3_3_DLTR + x_0_4_3_3_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3_4: o_0_4_3_4_DLTR + x_0_4_3_4_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_3_5: o_0_4_3_5_DLTR + x_0_4_3_5_DLTR - x_0_4_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4: o_0_4_4_DLTR + x_0_4_4_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_4_0: o_0_4_4_0_DLTR + x_0_4_4_0_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4_1: o_0_4_4_1_DLTR + x_0_4_4_1_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4_2: o_0_4_4_2_DLTR + x_0_4_4_2_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4_3: o_0_4_4_3_DLTR + x_0_4_4_3_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4_4: o_0_4_4_4_DLTR + x_0_4_4_4_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_4_5: o_0_4_4_5_DLTR + x_0_4_4_5_DLTR - x_0_4_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5: o_0_4_5_DLTR + x_0_4_5_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_5_0: o_0_4_5_0_DLTR + x_0_4_5_0_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5_1: o_0_4_5_1_DLTR + x_0_4_5_1_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5_2: o_0_4_5_2_DLTR + x_0_4_5_2_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5_3: o_0_4_5_3_DLTR + x_0_4_5_3_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5_4: o_0_4_5_4_DLTR + x_0_4_5_4_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_5_5: o_0_4_5_5_DLTR + x_0_4_5_5_DLTR - x_0_4_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6: o_0_4_6_DLTR + x_0_4_6_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_6_0: o_0_4_6_0_DLTR + x_0_4_6_0_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6_1: o_0_4_6_1_DLTR + x_0_4_6_1_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6_2: o_0_4_6_2_DLTR + x_0_4_6_2_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6_3: o_0_4_6_3_DLTR + x_0_4_6_3_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6_4: o_0_4_6_4_DLTR + x_0_4_6_4_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_6_5: o_0_4_6_5_DLTR + x_0_4_6_5_DLTR - x_0_4_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7: o_0_4_7_DLTR + x_0_4_7_DLTR - x_0_4_DLTR >= 0
B_abs_stockDLTR_in_0_4_7_0: o_0_4_7_0_DLTR + x_0_4_7_0_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7_1: o_0_4_7_1_DLTR + x_0_4_7_1_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7_2: o_0_4_7_2_DLTR + x_0_4_7_2_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7_3: o_0_4_7_3_DLTR + x_0_4_7_3_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7_4: o_0_4_7_4_DLTR + x_0_4_7_4_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_4_7_5: o_0_4_7_5_DLTR + x_0_4_7_5_DLTR - x_0_4_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5: o_0_5_DLTR + x_0_5_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_5_0: o_0_5_0_DLTR + x_0_5_0_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_0_0: o_0_5_0_0_DLTR + x_0_5_0_0_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_0_1: o_0_5_0_1_DLTR + x_0_5_0_1_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_0_2: o_0_5_0_2_DLTR + x_0_5_0_2_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_0_3: o_0_5_0_3_DLTR + x_0_5_0_3_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_0_4: o_0_5_0_4_DLTR + x_0_5_0_4_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_0_5: o_0_5_0_5_DLTR + x_0_5_0_5_DLTR - x_0_5_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1: o_0_5_1_DLTR + x_0_5_1_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_1_0: o_0_5_1_0_DLTR + x_0_5_1_0_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1_1: o_0_5_1_1_DLTR + x_0_5_1_1_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1_2: o_0_5_1_2_DLTR + x_0_5_1_2_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1_3: o_0_5_1_3_DLTR + x_0_5_1_3_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1_4: o_0_5_1_4_DLTR + x_0_5_1_4_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_1_5: o_0_5_1_5_DLTR + x_0_5_1_5_DLTR - x_0_5_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2: o_0_5_2_DLTR + x_0_5_2_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_2_0: o_0_5_2_0_DLTR + x_0_5_2_0_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2_1: o_0_5_2_1_DLTR + x_0_5_2_1_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2_2: o_0_5_2_2_DLTR + x_0_5_2_2_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2_3: o_0_5_2_3_DLTR + x_0_5_2_3_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2_4: o_0_5_2_4_DLTR + x_0_5_2_4_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_2_5: o_0_5_2_5_DLTR + x_0_5_2_5_DLTR - x_0_5_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3: o_0_5_3_DLTR + x_0_5_3_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_3_0: o_0_5_3_0_DLTR + x_0_5_3_0_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3_1: o_0_5_3_1_DLTR + x_0_5_3_1_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3_2: o_0_5_3_2_DLTR + x_0_5_3_2_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3_3: o_0_5_3_3_DLTR + x_0_5_3_3_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3_4: o_0_5_3_4_DLTR + x_0_5_3_4_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_3_5: o_0_5_3_5_DLTR + x_0_5_3_5_DLTR - x_0_5_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4: o_0_5_4_DLTR + x_0_5_4_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_4_0: o_0_5_4_0_DLTR + x_0_5_4_0_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4_1: o_0_5_4_1_DLTR + x_0_5_4_1_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4_2: o_0_5_4_2_DLTR + x_0_5_4_2_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4_3: o_0_5_4_3_DLTR + x_0_5_4_3_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4_4: o_0_5_4_4_DLTR + x_0_5_4_4_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_4_5: o_0_5_4_5_DLTR + x_0_5_4_5_DLTR - x_0_5_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5: o_0_5_5_DLTR + x_0_5_5_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_5_0: o_0_5_5_0_DLTR + x_0_5_5_0_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5_1: o_0_5_5_1_DLTR + x_0_5_5_1_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5_2: o_0_5_5_2_DLTR + x_0_5_5_2_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5_3: o_0_5_5_3_DLTR + x_0_5_5_3_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5_4: o_0_5_5_4_DLTR + x_0_5_5_4_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_5_5: o_0_5_5_5_DLTR + x_0_5_5_5_DLTR - x_0_5_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6: o_0_5_6_DLTR + x_0_5_6_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_6_0: o_0_5_6_0_DLTR + x_0_5_6_0_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6_1: o_0_5_6_1_DLTR + x_0_5_6_1_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6_2: o_0_5_6_2_DLTR + x_0_5_6_2_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6_3: o_0_5_6_3_DLTR + x_0_5_6_3_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6_4: o_0_5_6_4_DLTR + x_0_5_6_4_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_6_5: o_0_5_6_5_DLTR + x_0_5_6_5_DLTR - x_0_5_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7: o_0_5_7_DLTR + x_0_5_7_DLTR - x_0_5_DLTR >= 0
B_abs_stockDLTR_in_0_5_7_0: o_0_5_7_0_DLTR + x_0_5_7_0_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7_1: o_0_5_7_1_DLTR + x_0_5_7_1_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7_2: o_0_5_7_2_DLTR + x_0_5_7_2_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7_3: o_0_5_7_3_DLTR + x_0_5_7_3_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7_4: o_0_5_7_4_DLTR + x_0_5_7_4_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_5_7_5: o_0_5_7_5_DLTR + x_0_5_7_5_DLTR - x_0_5_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6: o_0_6_DLTR + x_0_6_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_6_0: o_0_6_0_DLTR + x_0_6_0_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_0_0: o_0_6_0_0_DLTR + x_0_6_0_0_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_0_1: o_0_6_0_1_DLTR + x_0_6_0_1_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_0_2: o_0_6_0_2_DLTR + x_0_6_0_2_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_0_3: o_0_6_0_3_DLTR + x_0_6_0_3_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_0_4: o_0_6_0_4_DLTR + x_0_6_0_4_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_0_5: o_0_6_0_5_DLTR + x_0_6_0_5_DLTR - x_0_6_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1: o_0_6_1_DLTR + x_0_6_1_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_1_0: o_0_6_1_0_DLTR + x_0_6_1_0_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1_1: o_0_6_1_1_DLTR + x_0_6_1_1_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1_2: o_0_6_1_2_DLTR + x_0_6_1_2_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1_3: o_0_6_1_3_DLTR + x_0_6_1_3_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1_4: o_0_6_1_4_DLTR + x_0_6_1_4_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_1_5: o_0_6_1_5_DLTR + x_0_6_1_5_DLTR - x_0_6_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2: o_0_6_2_DLTR + x_0_6_2_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_2_0: o_0_6_2_0_DLTR + x_0_6_2_0_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2_1: o_0_6_2_1_DLTR + x_0_6_2_1_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2_2: o_0_6_2_2_DLTR + x_0_6_2_2_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2_3: o_0_6_2_3_DLTR + x_0_6_2_3_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2_4: o_0_6_2_4_DLTR + x_0_6_2_4_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_2_5: o_0_6_2_5_DLTR + x_0_6_2_5_DLTR - x_0_6_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3: o_0_6_3_DLTR + x_0_6_3_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_3_0: o_0_6_3_0_DLTR + x_0_6_3_0_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3_1: o_0_6_3_1_DLTR + x_0_6_3_1_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3_2: o_0_6_3_2_DLTR + x_0_6_3_2_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3_3: o_0_6_3_3_DLTR + x_0_6_3_3_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3_4: o_0_6_3_4_DLTR + x_0_6_3_4_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_3_5: o_0_6_3_5_DLTR + x_0_6_3_5_DLTR - x_0_6_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4: o_0_6_4_DLTR + x_0_6_4_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_4_0: o_0_6_4_0_DLTR + x_0_6_4_0_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4_1: o_0_6_4_1_DLTR + x_0_6_4_1_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4_2: o_0_6_4_2_DLTR + x_0_6_4_2_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4_3: o_0_6_4_3_DLTR + x_0_6_4_3_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4_4: o_0_6_4_4_DLTR + x_0_6_4_4_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_4_5: o_0_6_4_5_DLTR + x_0_6_4_5_DLTR - x_0_6_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5: o_0_6_5_DLTR + x_0_6_5_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_5_0: o_0_6_5_0_DLTR + x_0_6_5_0_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5_1: o_0_6_5_1_DLTR + x_0_6_5_1_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5_2: o_0_6_5_2_DLTR + x_0_6_5_2_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5_3: o_0_6_5_3_DLTR + x_0_6_5_3_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5_4: o_0_6_5_4_DLTR + x_0_6_5_4_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_5_5: o_0_6_5_5_DLTR + x_0_6_5_5_DLTR - x_0_6_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6: o_0_6_6_DLTR + x_0_6_6_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_6_0: o_0_6_6_0_DLTR + x_0_6_6_0_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6_1: o_0_6_6_1_DLTR + x_0_6_6_1_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6_2: o_0_6_6_2_DLTR + x_0_6_6_2_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6_3: o_0_6_6_3_DLTR + x_0_6_6_3_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6_4: o_0_6_6_4_DLTR + x_0_6_6_4_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_6_5: o_0_6_6_5_DLTR + x_0_6_6_5_DLTR - x_0_6_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7: o_0_6_7_DLTR + x_0_6_7_DLTR - x_0_6_DLTR >= 0
B_abs_stockDLTR_in_0_6_7_0: o_0_6_7_0_DLTR + x_0_6_7_0_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7_1: o_0_6_7_1_DLTR + x_0_6_7_1_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7_2: o_0_6_7_2_DLTR + x_0_6_7_2_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7_3: o_0_6_7_3_DLTR + x_0_6_7_3_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7_4: o_0_6_7_4_DLTR + x_0_6_7_4_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_6_7_5: o_0_6_7_5_DLTR + x_0_6_7_5_DLTR - x_0_6_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7: o_0_7_DLTR + x_0_7_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_7_0: o_0_7_0_DLTR + x_0_7_0_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_0_0: o_0_7_0_0_DLTR + x_0_7_0_0_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_0_1: o_0_7_0_1_DLTR + x_0_7_0_1_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_0_2: o_0_7_0_2_DLTR + x_0_7_0_2_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_0_3: o_0_7_0_3_DLTR + x_0_7_0_3_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_0_4: o_0_7_0_4_DLTR + x_0_7_0_4_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_0_5: o_0_7_0_5_DLTR + x_0_7_0_5_DLTR - x_0_7_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1: o_0_7_1_DLTR + x_0_7_1_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_1_0: o_0_7_1_0_DLTR + x_0_7_1_0_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1_1: o_0_7_1_1_DLTR + x_0_7_1_1_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1_2: o_0_7_1_2_DLTR + x_0_7_1_2_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1_3: o_0_7_1_3_DLTR + x_0_7_1_3_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1_4: o_0_7_1_4_DLTR + x_0_7_1_4_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_1_5: o_0_7_1_5_DLTR + x_0_7_1_5_DLTR - x_0_7_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2: o_0_7_2_DLTR + x_0_7_2_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_2_0: o_0_7_2_0_DLTR + x_0_7_2_0_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2_1: o_0_7_2_1_DLTR + x_0_7_2_1_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2_2: o_0_7_2_2_DLTR + x_0_7_2_2_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2_3: o_0_7_2_3_DLTR + x_0_7_2_3_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2_4: o_0_7_2_4_DLTR + x_0_7_2_4_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_2_5: o_0_7_2_5_DLTR + x_0_7_2_5_DLTR - x_0_7_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3: o_0_7_3_DLTR + x_0_7_3_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_3_0: o_0_7_3_0_DLTR + x_0_7_3_0_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3_1: o_0_7_3_1_DLTR + x_0_7_3_1_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3_2: o_0_7_3_2_DLTR + x_0_7_3_2_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3_3: o_0_7_3_3_DLTR + x_0_7_3_3_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3_4: o_0_7_3_4_DLTR + x_0_7_3_4_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_3_5: o_0_7_3_5_DLTR + x_0_7_3_5_DLTR - x_0_7_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4: o_0_7_4_DLTR + x_0_7_4_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_4_0: o_0_7_4_0_DLTR + x_0_7_4_0_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4_1: o_0_7_4_1_DLTR + x_0_7_4_1_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4_2: o_0_7_4_2_DLTR + x_0_7_4_2_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4_3: o_0_7_4_3_DLTR + x_0_7_4_3_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4_4: o_0_7_4_4_DLTR + x_0_7_4_4_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_4_5: o_0_7_4_5_DLTR + x_0_7_4_5_DLTR - x_0_7_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5: o_0_7_5_DLTR + x_0_7_5_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_5_0: o_0_7_5_0_DLTR + x_0_7_5_0_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5_1: o_0_7_5_1_DLTR + x_0_7_5_1_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5_2: o_0_7_5_2_DLTR + x_0_7_5_2_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5_3: o_0_7_5_3_DLTR + x_0_7_5_3_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5_4: o_0_7_5_4_DLTR + x_0_7_5_4_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_5_5: o_0_7_5_5_DLTR + x_0_7_5_5_DLTR - x_0_7_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6: o_0_7_6_DLTR + x_0_7_6_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_6_0: o_0_7_6_0_DLTR + x_0_7_6_0_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6_1: o_0_7_6_1_DLTR + x_0_7_6_1_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6_2: o_0_7_6_2_DLTR + x_0_7_6_2_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6_3: o_0_7_6_3_DLTR + x_0_7_6_3_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6_4: o_0_7_6_4_DLTR + x_0_7_6_4_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_6_5: o_0_7_6_5_DLTR + x_0_7_6_5_DLTR - x_0_7_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7: o_0_7_7_DLTR + x_0_7_7_DLTR - x_0_7_DLTR >= 0
B_abs_stockDLTR_in_0_7_7_0: o_0_7_7_0_DLTR + x_0_7_7_0_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7_1: o_0_7_7_1_DLTR + x_0_7_7_1_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7_2: o_0_7_7_2_DLTR + x_0_7_7_2_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7_3: o_0_7_7_3_DLTR + x_0_7_7_3_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7_4: o_0_7_7_4_DLTR + x_0_7_7_4_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_7_7_5: o_0_7_7_5_DLTR + x_0_7_7_5_DLTR - x_0_7_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8: o_0_8_DLTR + x_0_8_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_8_0: o_0_8_0_DLTR + x_0_8_0_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_0_0: o_0_8_0_0_DLTR + x_0_8_0_0_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_0_1: o_0_8_0_1_DLTR + x_0_8_0_1_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_0_2: o_0_8_0_2_DLTR + x_0_8_0_2_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_0_3: o_0_8_0_3_DLTR + x_0_8_0_3_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_0_4: o_0_8_0_4_DLTR + x_0_8_0_4_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_0_5: o_0_8_0_5_DLTR + x_0_8_0_5_DLTR - x_0_8_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1: o_0_8_1_DLTR + x_0_8_1_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_1_0: o_0_8_1_0_DLTR + x_0_8_1_0_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1_1: o_0_8_1_1_DLTR + x_0_8_1_1_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1_2: o_0_8_1_2_DLTR + x_0_8_1_2_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1_3: o_0_8_1_3_DLTR + x_0_8_1_3_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1_4: o_0_8_1_4_DLTR + x_0_8_1_4_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_1_5: o_0_8_1_5_DLTR + x_0_8_1_5_DLTR - x_0_8_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2: o_0_8_2_DLTR + x_0_8_2_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_2_0: o_0_8_2_0_DLTR + x_0_8_2_0_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2_1: o_0_8_2_1_DLTR + x_0_8_2_1_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2_2: o_0_8_2_2_DLTR + x_0_8_2_2_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2_3: o_0_8_2_3_DLTR + x_0_8_2_3_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2_4: o_0_8_2_4_DLTR + x_0_8_2_4_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_2_5: o_0_8_2_5_DLTR + x_0_8_2_5_DLTR - x_0_8_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3: o_0_8_3_DLTR + x_0_8_3_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_3_0: o_0_8_3_0_DLTR + x_0_8_3_0_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3_1: o_0_8_3_1_DLTR + x_0_8_3_1_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3_2: o_0_8_3_2_DLTR + x_0_8_3_2_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3_3: o_0_8_3_3_DLTR + x_0_8_3_3_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3_4: o_0_8_3_4_DLTR + x_0_8_3_4_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_3_5: o_0_8_3_5_DLTR + x_0_8_3_5_DLTR - x_0_8_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4: o_0_8_4_DLTR + x_0_8_4_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_4_0: o_0_8_4_0_DLTR + x_0_8_4_0_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4_1: o_0_8_4_1_DLTR + x_0_8_4_1_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4_2: o_0_8_4_2_DLTR + x_0_8_4_2_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4_3: o_0_8_4_3_DLTR + x_0_8_4_3_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4_4: o_0_8_4_4_DLTR + x_0_8_4_4_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_4_5: o_0_8_4_5_DLTR + x_0_8_4_5_DLTR - x_0_8_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5: o_0_8_5_DLTR + x_0_8_5_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_5_0: o_0_8_5_0_DLTR + x_0_8_5_0_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5_1: o_0_8_5_1_DLTR + x_0_8_5_1_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5_2: o_0_8_5_2_DLTR + x_0_8_5_2_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5_3: o_0_8_5_3_DLTR + x_0_8_5_3_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5_4: o_0_8_5_4_DLTR + x_0_8_5_4_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_5_5: o_0_8_5_5_DLTR + x_0_8_5_5_DLTR - x_0_8_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6: o_0_8_6_DLTR + x_0_8_6_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_6_0: o_0_8_6_0_DLTR + x_0_8_6_0_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6_1: o_0_8_6_1_DLTR + x_0_8_6_1_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6_2: o_0_8_6_2_DLTR + x_0_8_6_2_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6_3: o_0_8_6_3_DLTR + x_0_8_6_3_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6_4: o_0_8_6_4_DLTR + x_0_8_6_4_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_6_5: o_0_8_6_5_DLTR + x_0_8_6_5_DLTR - x_0_8_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7: o_0_8_7_DLTR + x_0_8_7_DLTR - x_0_8_DLTR >= 0
B_abs_stockDLTR_in_0_8_7_0: o_0_8_7_0_DLTR + x_0_8_7_0_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7_1: o_0_8_7_1_DLTR + x_0_8_7_1_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7_2: o_0_8_7_2_DLTR + x_0_8_7_2_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7_3: o_0_8_7_3_DLTR + x_0_8_7_3_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7_4: o_0_8_7_4_DLTR + x_0_8_7_4_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_8_7_5: o_0_8_7_5_DLTR + x_0_8_7_5_DLTR - x_0_8_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9: o_0_9_DLTR + x_0_9_DLTR - x_0_DLTR >= 0
B_abs_stockDLTR_in_0_9_0: o_0_9_0_DLTR + x_0_9_0_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_0_0: o_0_9_0_0_DLTR + x_0_9_0_0_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_0_1: o_0_9_0_1_DLTR + x_0_9_0_1_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_0_2: o_0_9_0_2_DLTR + x_0_9_0_2_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_0_3: o_0_9_0_3_DLTR + x_0_9_0_3_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_0_4: o_0_9_0_4_DLTR + x_0_9_0_4_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_0_5: o_0_9_0_5_DLTR + x_0_9_0_5_DLTR - x_0_9_0_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1: o_0_9_1_DLTR + x_0_9_1_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_1_0: o_0_9_1_0_DLTR + x_0_9_1_0_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1_1: o_0_9_1_1_DLTR + x_0_9_1_1_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1_2: o_0_9_1_2_DLTR + x_0_9_1_2_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1_3: o_0_9_1_3_DLTR + x_0_9_1_3_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1_4: o_0_9_1_4_DLTR + x_0_9_1_4_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_1_5: o_0_9_1_5_DLTR + x_0_9_1_5_DLTR - x_0_9_1_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2: o_0_9_2_DLTR + x_0_9_2_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_2_0: o_0_9_2_0_DLTR + x_0_9_2_0_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2_1: o_0_9_2_1_DLTR + x_0_9_2_1_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2_2: o_0_9_2_2_DLTR + x_0_9_2_2_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2_3: o_0_9_2_3_DLTR + x_0_9_2_3_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2_4: o_0_9_2_4_DLTR + x_0_9_2_4_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_2_5: o_0_9_2_5_DLTR + x_0_9_2_5_DLTR - x_0_9_2_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3: o_0_9_3_DLTR + x_0_9_3_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_3_0: o_0_9_3_0_DLTR + x_0_9_3_0_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3_1: o_0_9_3_1_DLTR + x_0_9_3_1_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3_2: o_0_9_3_2_DLTR + x_0_9_3_2_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3_3: o_0_9_3_3_DLTR + x_0_9_3_3_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3_4: o_0_9_3_4_DLTR + x_0_9_3_4_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_3_5: o_0_9_3_5_DLTR + x_0_9_3_5_DLTR - x_0_9_3_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4: o_0_9_4_DLTR + x_0_9_4_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_4_0: o_0_9_4_0_DLTR + x_0_9_4_0_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4_1: o_0_9_4_1_DLTR + x_0_9_4_1_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4_2: o_0_9_4_2_DLTR + x_0_9_4_2_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4_3: o_0_9_4_3_DLTR + x_0_9_4_3_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4_4: o_0_9_4_4_DLTR + x_0_9_4_4_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_4_5: o_0_9_4_5_DLTR + x_0_9_4_5_DLTR - x_0_9_4_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5: o_0_9_5_DLTR + x_0_9_5_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_5_0: o_0_9_5_0_DLTR + x_0_9_5_0_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5_1: o_0_9_5_1_DLTR + x_0_9_5_1_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5_2: o_0_9_5_2_DLTR + x_0_9_5_2_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5_3: o_0_9_5_3_DLTR + x_0_9_5_3_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5_4: o_0_9_5_4_DLTR + x_0_9_5_4_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_5_5: o_0_9_5_5_DLTR + x_0_9_5_5_DLTR - x_0_9_5_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6: o_0_9_6_DLTR + x_0_9_6_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_6_0: o_0_9_6_0_DLTR + x_0_9_6_0_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6_1: o_0_9_6_1_DLTR + x_0_9_6_1_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6_2: o_0_9_6_2_DLTR + x_0_9_6_2_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6_3: o_0_9_6_3_DLTR + x_0_9_6_3_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6_4: o_0_9_6_4_DLTR + x_0_9_6_4_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_6_5: o_0_9_6_5_DLTR + x_0_9_6_5_DLTR - x_0_9_6_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7: o_0_9_7_DLTR + x_0_9_7_DLTR - x_0_9_DLTR >= 0
B_abs_stockDLTR_in_0_9_7_0: o_0_9_7_0_DLTR + x_0_9_7_0_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7_1: o_0_9_7_1_DLTR + x_0_9_7_1_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7_2: o_0_9_7_2_DLTR + x_0_9_7_2_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7_3: o_0_9_7_3_DLTR + x_0_9_7_3_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7_4: o_0_9_7_4_DLTR + x_0_9_7_4_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockDLTR_in_0_9_7_5: o_0_9_7_5_DLTR + x_0_9_7_5_DLTR - x_0_9_7_DLTR
 >= 0
B_abs_stockMTCH_in_0_0: o_0_0_MTCH + x_0_0_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_0: o_0_0_0_MTCH + x_0_0_0_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_0_0: o_0_0_0_0_MTCH + x_0_0_0_0_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_0_1: o_0_0_0_1_MTCH + x_0_0_0_1_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_0_2: o_0_0_0_2_MTCH + x_0_0_0_2_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_0_3: o_0_0_0_3_MTCH + x_0_0_0_3_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_0_4: o_0_0_0_4_MTCH + x_0_0_0_4_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_0_5: o_0_0_0_5_MTCH + x_0_0_0_5_MTCH - x_0_0_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1: o_0_0_1_MTCH + x_0_0_1_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_1_0: o_0_0_1_0_MTCH + x_0_0_1_0_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1_1: o_0_0_1_1_MTCH + x_0_0_1_1_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1_2: o_0_0_1_2_MTCH + x_0_0_1_2_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1_3: o_0_0_1_3_MTCH + x_0_0_1_3_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1_4: o_0_0_1_4_MTCH + x_0_0_1_4_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_1_5: o_0_0_1_5_MTCH + x_0_0_1_5_MTCH - x_0_0_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2: o_0_0_2_MTCH + x_0_0_2_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_2_0: o_0_0_2_0_MTCH + x_0_0_2_0_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2_1: o_0_0_2_1_MTCH + x_0_0_2_1_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2_2: o_0_0_2_2_MTCH + x_0_0_2_2_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2_3: o_0_0_2_3_MTCH + x_0_0_2_3_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2_4: o_0_0_2_4_MTCH + x_0_0_2_4_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_2_5: o_0_0_2_5_MTCH + x_0_0_2_5_MTCH - x_0_0_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3: o_0_0_3_MTCH + x_0_0_3_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_3_0: o_0_0_3_0_MTCH + x_0_0_3_0_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3_1: o_0_0_3_1_MTCH + x_0_0_3_1_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3_2: o_0_0_3_2_MTCH + x_0_0_3_2_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3_3: o_0_0_3_3_MTCH + x_0_0_3_3_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3_4: o_0_0_3_4_MTCH + x_0_0_3_4_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_3_5: o_0_0_3_5_MTCH + x_0_0_3_5_MTCH - x_0_0_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4: o_0_0_4_MTCH + x_0_0_4_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_4_0: o_0_0_4_0_MTCH + x_0_0_4_0_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4_1: o_0_0_4_1_MTCH + x_0_0_4_1_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4_2: o_0_0_4_2_MTCH + x_0_0_4_2_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4_3: o_0_0_4_3_MTCH + x_0_0_4_3_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4_4: o_0_0_4_4_MTCH + x_0_0_4_4_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_4_5: o_0_0_4_5_MTCH + x_0_0_4_5_MTCH - x_0_0_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5: o_0_0_5_MTCH + x_0_0_5_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_5_0: o_0_0_5_0_MTCH + x_0_0_5_0_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5_1: o_0_0_5_1_MTCH + x_0_0_5_1_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5_2: o_0_0_5_2_MTCH + x_0_0_5_2_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5_3: o_0_0_5_3_MTCH + x_0_0_5_3_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5_4: o_0_0_5_4_MTCH + x_0_0_5_4_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_5_5: o_0_0_5_5_MTCH + x_0_0_5_5_MTCH - x_0_0_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6: o_0_0_6_MTCH + x_0_0_6_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_6_0: o_0_0_6_0_MTCH + x_0_0_6_0_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6_1: o_0_0_6_1_MTCH + x_0_0_6_1_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6_2: o_0_0_6_2_MTCH + x_0_0_6_2_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6_3: o_0_0_6_3_MTCH + x_0_0_6_3_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6_4: o_0_0_6_4_MTCH + x_0_0_6_4_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_6_5: o_0_0_6_5_MTCH + x_0_0_6_5_MTCH - x_0_0_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7: o_0_0_7_MTCH + x_0_0_7_MTCH - x_0_0_MTCH >= 0
B_abs_stockMTCH_in_0_0_7_0: o_0_0_7_0_MTCH + x_0_0_7_0_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7_1: o_0_0_7_1_MTCH + x_0_0_7_1_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7_2: o_0_0_7_2_MTCH + x_0_0_7_2_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7_3: o_0_0_7_3_MTCH + x_0_0_7_3_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7_4: o_0_0_7_4_MTCH + x_0_0_7_4_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_0_7_5: o_0_0_7_5_MTCH + x_0_0_7_5_MTCH - x_0_0_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1: o_0_1_MTCH + x_0_1_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_1_0: o_0_1_0_MTCH + x_0_1_0_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_0_0: o_0_1_0_0_MTCH + x_0_1_0_0_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_0_1: o_0_1_0_1_MTCH + x_0_1_0_1_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_0_2: o_0_1_0_2_MTCH + x_0_1_0_2_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_0_3: o_0_1_0_3_MTCH + x_0_1_0_3_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_0_4: o_0_1_0_4_MTCH + x_0_1_0_4_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_0_5: o_0_1_0_5_MTCH + x_0_1_0_5_MTCH - x_0_1_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1: o_0_1_1_MTCH + x_0_1_1_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_1_0: o_0_1_1_0_MTCH + x_0_1_1_0_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1_1: o_0_1_1_1_MTCH + x_0_1_1_1_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1_2: o_0_1_1_2_MTCH + x_0_1_1_2_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1_3: o_0_1_1_3_MTCH + x_0_1_1_3_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1_4: o_0_1_1_4_MTCH + x_0_1_1_4_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_1_5: o_0_1_1_5_MTCH + x_0_1_1_5_MTCH - x_0_1_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2: o_0_1_2_MTCH + x_0_1_2_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_2_0: o_0_1_2_0_MTCH + x_0_1_2_0_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2_1: o_0_1_2_1_MTCH + x_0_1_2_1_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2_2: o_0_1_2_2_MTCH + x_0_1_2_2_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2_3: o_0_1_2_3_MTCH + x_0_1_2_3_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2_4: o_0_1_2_4_MTCH + x_0_1_2_4_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_2_5: o_0_1_2_5_MTCH + x_0_1_2_5_MTCH - x_0_1_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3: o_0_1_3_MTCH + x_0_1_3_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_3_0: o_0_1_3_0_MTCH + x_0_1_3_0_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3_1: o_0_1_3_1_MTCH + x_0_1_3_1_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3_2: o_0_1_3_2_MTCH + x_0_1_3_2_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3_3: o_0_1_3_3_MTCH + x_0_1_3_3_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3_4: o_0_1_3_4_MTCH + x_0_1_3_4_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_3_5: o_0_1_3_5_MTCH + x_0_1_3_5_MTCH - x_0_1_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4: o_0_1_4_MTCH + x_0_1_4_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_4_0: o_0_1_4_0_MTCH + x_0_1_4_0_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4_1: o_0_1_4_1_MTCH + x_0_1_4_1_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4_2: o_0_1_4_2_MTCH + x_0_1_4_2_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4_3: o_0_1_4_3_MTCH + x_0_1_4_3_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4_4: o_0_1_4_4_MTCH + x_0_1_4_4_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_4_5: o_0_1_4_5_MTCH + x_0_1_4_5_MTCH - x_0_1_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5: o_0_1_5_MTCH + x_0_1_5_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_5_0: o_0_1_5_0_MTCH + x_0_1_5_0_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5_1: o_0_1_5_1_MTCH + x_0_1_5_1_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5_2: o_0_1_5_2_MTCH + x_0_1_5_2_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5_3: o_0_1_5_3_MTCH + x_0_1_5_3_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5_4: o_0_1_5_4_MTCH + x_0_1_5_4_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_5_5: o_0_1_5_5_MTCH + x_0_1_5_5_MTCH - x_0_1_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6: o_0_1_6_MTCH + x_0_1_6_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_6_0: o_0_1_6_0_MTCH + x_0_1_6_0_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6_1: o_0_1_6_1_MTCH + x_0_1_6_1_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6_2: o_0_1_6_2_MTCH + x_0_1_6_2_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6_3: o_0_1_6_3_MTCH + x_0_1_6_3_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6_4: o_0_1_6_4_MTCH + x_0_1_6_4_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_6_5: o_0_1_6_5_MTCH + x_0_1_6_5_MTCH - x_0_1_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7: o_0_1_7_MTCH + x_0_1_7_MTCH - x_0_1_MTCH >= 0
B_abs_stockMTCH_in_0_1_7_0: o_0_1_7_0_MTCH + x_0_1_7_0_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7_1: o_0_1_7_1_MTCH + x_0_1_7_1_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7_2: o_0_1_7_2_MTCH + x_0_1_7_2_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7_3: o_0_1_7_3_MTCH + x_0_1_7_3_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7_4: o_0_1_7_4_MTCH + x_0_1_7_4_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_1_7_5: o_0_1_7_5_MTCH + x_0_1_7_5_MTCH - x_0_1_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2: o_0_2_MTCH + x_0_2_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_2_0: o_0_2_0_MTCH + x_0_2_0_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_0_0: o_0_2_0_0_MTCH + x_0_2_0_0_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_0_1: o_0_2_0_1_MTCH + x_0_2_0_1_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_0_2: o_0_2_0_2_MTCH + x_0_2_0_2_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_0_3: o_0_2_0_3_MTCH + x_0_2_0_3_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_0_4: o_0_2_0_4_MTCH + x_0_2_0_4_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_0_5: o_0_2_0_5_MTCH + x_0_2_0_5_MTCH - x_0_2_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1: o_0_2_1_MTCH + x_0_2_1_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_1_0: o_0_2_1_0_MTCH + x_0_2_1_0_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1_1: o_0_2_1_1_MTCH + x_0_2_1_1_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1_2: o_0_2_1_2_MTCH + x_0_2_1_2_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1_3: o_0_2_1_3_MTCH + x_0_2_1_3_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1_4: o_0_2_1_4_MTCH + x_0_2_1_4_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_1_5: o_0_2_1_5_MTCH + x_0_2_1_5_MTCH - x_0_2_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2: o_0_2_2_MTCH + x_0_2_2_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_2_0: o_0_2_2_0_MTCH + x_0_2_2_0_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2_1: o_0_2_2_1_MTCH + x_0_2_2_1_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2_2: o_0_2_2_2_MTCH + x_0_2_2_2_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2_3: o_0_2_2_3_MTCH + x_0_2_2_3_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2_4: o_0_2_2_4_MTCH + x_0_2_2_4_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_2_5: o_0_2_2_5_MTCH + x_0_2_2_5_MTCH - x_0_2_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3: o_0_2_3_MTCH + x_0_2_3_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_3_0: o_0_2_3_0_MTCH + x_0_2_3_0_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3_1: o_0_2_3_1_MTCH + x_0_2_3_1_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3_2: o_0_2_3_2_MTCH + x_0_2_3_2_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3_3: o_0_2_3_3_MTCH + x_0_2_3_3_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3_4: o_0_2_3_4_MTCH + x_0_2_3_4_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_3_5: o_0_2_3_5_MTCH + x_0_2_3_5_MTCH - x_0_2_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4: o_0_2_4_MTCH + x_0_2_4_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_4_0: o_0_2_4_0_MTCH + x_0_2_4_0_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4_1: o_0_2_4_1_MTCH + x_0_2_4_1_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4_2: o_0_2_4_2_MTCH + x_0_2_4_2_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4_3: o_0_2_4_3_MTCH + x_0_2_4_3_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4_4: o_0_2_4_4_MTCH + x_0_2_4_4_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_4_5: o_0_2_4_5_MTCH + x_0_2_4_5_MTCH - x_0_2_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5: o_0_2_5_MTCH + x_0_2_5_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_5_0: o_0_2_5_0_MTCH + x_0_2_5_0_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5_1: o_0_2_5_1_MTCH + x_0_2_5_1_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5_2: o_0_2_5_2_MTCH + x_0_2_5_2_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5_3: o_0_2_5_3_MTCH + x_0_2_5_3_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5_4: o_0_2_5_4_MTCH + x_0_2_5_4_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_5_5: o_0_2_5_5_MTCH + x_0_2_5_5_MTCH - x_0_2_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6: o_0_2_6_MTCH + x_0_2_6_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_6_0: o_0_2_6_0_MTCH + x_0_2_6_0_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6_1: o_0_2_6_1_MTCH + x_0_2_6_1_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6_2: o_0_2_6_2_MTCH + x_0_2_6_2_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6_3: o_0_2_6_3_MTCH + x_0_2_6_3_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6_4: o_0_2_6_4_MTCH + x_0_2_6_4_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_6_5: o_0_2_6_5_MTCH + x_0_2_6_5_MTCH - x_0_2_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7: o_0_2_7_MTCH + x_0_2_7_MTCH - x_0_2_MTCH >= 0
B_abs_stockMTCH_in_0_2_7_0: o_0_2_7_0_MTCH + x_0_2_7_0_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7_1: o_0_2_7_1_MTCH + x_0_2_7_1_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7_2: o_0_2_7_2_MTCH + x_0_2_7_2_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7_3: o_0_2_7_3_MTCH + x_0_2_7_3_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7_4: o_0_2_7_4_MTCH + x_0_2_7_4_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_2_7_5: o_0_2_7_5_MTCH + x_0_2_7_5_MTCH - x_0_2_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3: o_0_3_MTCH + x_0_3_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_3_0: o_0_3_0_MTCH + x_0_3_0_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_0_0: o_0_3_0_0_MTCH + x_0_3_0_0_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_0_1: o_0_3_0_1_MTCH + x_0_3_0_1_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_0_2: o_0_3_0_2_MTCH + x_0_3_0_2_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_0_3: o_0_3_0_3_MTCH + x_0_3_0_3_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_0_4: o_0_3_0_4_MTCH + x_0_3_0_4_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_0_5: o_0_3_0_5_MTCH + x_0_3_0_5_MTCH - x_0_3_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1: o_0_3_1_MTCH + x_0_3_1_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_1_0: o_0_3_1_0_MTCH + x_0_3_1_0_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1_1: o_0_3_1_1_MTCH + x_0_3_1_1_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1_2: o_0_3_1_2_MTCH + x_0_3_1_2_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1_3: o_0_3_1_3_MTCH + x_0_3_1_3_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1_4: o_0_3_1_4_MTCH + x_0_3_1_4_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_1_5: o_0_3_1_5_MTCH + x_0_3_1_5_MTCH - x_0_3_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2: o_0_3_2_MTCH + x_0_3_2_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_2_0: o_0_3_2_0_MTCH + x_0_3_2_0_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2_1: o_0_3_2_1_MTCH + x_0_3_2_1_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2_2: o_0_3_2_2_MTCH + x_0_3_2_2_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2_3: o_0_3_2_3_MTCH + x_0_3_2_3_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2_4: o_0_3_2_4_MTCH + x_0_3_2_4_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_2_5: o_0_3_2_5_MTCH + x_0_3_2_5_MTCH - x_0_3_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3: o_0_3_3_MTCH + x_0_3_3_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_3_0: o_0_3_3_0_MTCH + x_0_3_3_0_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3_1: o_0_3_3_1_MTCH + x_0_3_3_1_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3_2: o_0_3_3_2_MTCH + x_0_3_3_2_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3_3: o_0_3_3_3_MTCH + x_0_3_3_3_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3_4: o_0_3_3_4_MTCH + x_0_3_3_4_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_3_5: o_0_3_3_5_MTCH + x_0_3_3_5_MTCH - x_0_3_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4: o_0_3_4_MTCH + x_0_3_4_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_4_0: o_0_3_4_0_MTCH + x_0_3_4_0_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4_1: o_0_3_4_1_MTCH + x_0_3_4_1_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4_2: o_0_3_4_2_MTCH + x_0_3_4_2_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4_3: o_0_3_4_3_MTCH + x_0_3_4_3_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4_4: o_0_3_4_4_MTCH + x_0_3_4_4_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_4_5: o_0_3_4_5_MTCH + x_0_3_4_5_MTCH - x_0_3_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5: o_0_3_5_MTCH + x_0_3_5_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_5_0: o_0_3_5_0_MTCH + x_0_3_5_0_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5_1: o_0_3_5_1_MTCH + x_0_3_5_1_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5_2: o_0_3_5_2_MTCH + x_0_3_5_2_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5_3: o_0_3_5_3_MTCH + x_0_3_5_3_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5_4: o_0_3_5_4_MTCH + x_0_3_5_4_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_5_5: o_0_3_5_5_MTCH + x_0_3_5_5_MTCH - x_0_3_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6: o_0_3_6_MTCH + x_0_3_6_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_6_0: o_0_3_6_0_MTCH + x_0_3_6_0_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6_1: o_0_3_6_1_MTCH + x_0_3_6_1_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6_2: o_0_3_6_2_MTCH + x_0_3_6_2_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6_3: o_0_3_6_3_MTCH + x_0_3_6_3_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6_4: o_0_3_6_4_MTCH + x_0_3_6_4_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_6_5: o_0_3_6_5_MTCH + x_0_3_6_5_MTCH - x_0_3_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7: o_0_3_7_MTCH + x_0_3_7_MTCH - x_0_3_MTCH >= 0
B_abs_stockMTCH_in_0_3_7_0: o_0_3_7_0_MTCH + x_0_3_7_0_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7_1: o_0_3_7_1_MTCH + x_0_3_7_1_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7_2: o_0_3_7_2_MTCH + x_0_3_7_2_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7_3: o_0_3_7_3_MTCH + x_0_3_7_3_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7_4: o_0_3_7_4_MTCH + x_0_3_7_4_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_3_7_5: o_0_3_7_5_MTCH + x_0_3_7_5_MTCH - x_0_3_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4: o_0_4_MTCH + x_0_4_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_4_0: o_0_4_0_MTCH + x_0_4_0_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_0_0: o_0_4_0_0_MTCH + x_0_4_0_0_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_0_1: o_0_4_0_1_MTCH + x_0_4_0_1_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_0_2: o_0_4_0_2_MTCH + x_0_4_0_2_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_0_3: o_0_4_0_3_MTCH + x_0_4_0_3_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_0_4: o_0_4_0_4_MTCH + x_0_4_0_4_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_0_5: o_0_4_0_5_MTCH + x_0_4_0_5_MTCH - x_0_4_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1: o_0_4_1_MTCH + x_0_4_1_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_1_0: o_0_4_1_0_MTCH + x_0_4_1_0_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1_1: o_0_4_1_1_MTCH + x_0_4_1_1_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1_2: o_0_4_1_2_MTCH + x_0_4_1_2_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1_3: o_0_4_1_3_MTCH + x_0_4_1_3_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1_4: o_0_4_1_4_MTCH + x_0_4_1_4_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_1_5: o_0_4_1_5_MTCH + x_0_4_1_5_MTCH - x_0_4_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2: o_0_4_2_MTCH + x_0_4_2_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_2_0: o_0_4_2_0_MTCH + x_0_4_2_0_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2_1: o_0_4_2_1_MTCH + x_0_4_2_1_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2_2: o_0_4_2_2_MTCH + x_0_4_2_2_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2_3: o_0_4_2_3_MTCH + x_0_4_2_3_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2_4: o_0_4_2_4_MTCH + x_0_4_2_4_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_2_5: o_0_4_2_5_MTCH + x_0_4_2_5_MTCH - x_0_4_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3: o_0_4_3_MTCH + x_0_4_3_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_3_0: o_0_4_3_0_MTCH + x_0_4_3_0_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3_1: o_0_4_3_1_MTCH + x_0_4_3_1_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3_2: o_0_4_3_2_MTCH + x_0_4_3_2_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3_3: o_0_4_3_3_MTCH + x_0_4_3_3_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3_4: o_0_4_3_4_MTCH + x_0_4_3_4_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_3_5: o_0_4_3_5_MTCH + x_0_4_3_5_MTCH - x_0_4_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4: o_0_4_4_MTCH + x_0_4_4_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_4_0: o_0_4_4_0_MTCH + x_0_4_4_0_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4_1: o_0_4_4_1_MTCH + x_0_4_4_1_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4_2: o_0_4_4_2_MTCH + x_0_4_4_2_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4_3: o_0_4_4_3_MTCH + x_0_4_4_3_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4_4: o_0_4_4_4_MTCH + x_0_4_4_4_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_4_5: o_0_4_4_5_MTCH + x_0_4_4_5_MTCH - x_0_4_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5: o_0_4_5_MTCH + x_0_4_5_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_5_0: o_0_4_5_0_MTCH + x_0_4_5_0_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5_1: o_0_4_5_1_MTCH + x_0_4_5_1_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5_2: o_0_4_5_2_MTCH + x_0_4_5_2_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5_3: o_0_4_5_3_MTCH + x_0_4_5_3_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5_4: o_0_4_5_4_MTCH + x_0_4_5_4_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_5_5: o_0_4_5_5_MTCH + x_0_4_5_5_MTCH - x_0_4_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6: o_0_4_6_MTCH + x_0_4_6_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_6_0: o_0_4_6_0_MTCH + x_0_4_6_0_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6_1: o_0_4_6_1_MTCH + x_0_4_6_1_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6_2: o_0_4_6_2_MTCH + x_0_4_6_2_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6_3: o_0_4_6_3_MTCH + x_0_4_6_3_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6_4: o_0_4_6_4_MTCH + x_0_4_6_4_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_6_5: o_0_4_6_5_MTCH + x_0_4_6_5_MTCH - x_0_4_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7: o_0_4_7_MTCH + x_0_4_7_MTCH - x_0_4_MTCH >= 0
B_abs_stockMTCH_in_0_4_7_0: o_0_4_7_0_MTCH + x_0_4_7_0_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7_1: o_0_4_7_1_MTCH + x_0_4_7_1_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7_2: o_0_4_7_2_MTCH + x_0_4_7_2_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7_3: o_0_4_7_3_MTCH + x_0_4_7_3_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7_4: o_0_4_7_4_MTCH + x_0_4_7_4_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_4_7_5: o_0_4_7_5_MTCH + x_0_4_7_5_MTCH - x_0_4_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5: o_0_5_MTCH + x_0_5_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_5_0: o_0_5_0_MTCH + x_0_5_0_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_0_0: o_0_5_0_0_MTCH + x_0_5_0_0_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_0_1: o_0_5_0_1_MTCH + x_0_5_0_1_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_0_2: o_0_5_0_2_MTCH + x_0_5_0_2_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_0_3: o_0_5_0_3_MTCH + x_0_5_0_3_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_0_4: o_0_5_0_4_MTCH + x_0_5_0_4_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_0_5: o_0_5_0_5_MTCH + x_0_5_0_5_MTCH - x_0_5_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1: o_0_5_1_MTCH + x_0_5_1_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_1_0: o_0_5_1_0_MTCH + x_0_5_1_0_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1_1: o_0_5_1_1_MTCH + x_0_5_1_1_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1_2: o_0_5_1_2_MTCH + x_0_5_1_2_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1_3: o_0_5_1_3_MTCH + x_0_5_1_3_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1_4: o_0_5_1_4_MTCH + x_0_5_1_4_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_1_5: o_0_5_1_5_MTCH + x_0_5_1_5_MTCH - x_0_5_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2: o_0_5_2_MTCH + x_0_5_2_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_2_0: o_0_5_2_0_MTCH + x_0_5_2_0_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2_1: o_0_5_2_1_MTCH + x_0_5_2_1_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2_2: o_0_5_2_2_MTCH + x_0_5_2_2_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2_3: o_0_5_2_3_MTCH + x_0_5_2_3_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2_4: o_0_5_2_4_MTCH + x_0_5_2_4_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_2_5: o_0_5_2_5_MTCH + x_0_5_2_5_MTCH - x_0_5_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3: o_0_5_3_MTCH + x_0_5_3_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_3_0: o_0_5_3_0_MTCH + x_0_5_3_0_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3_1: o_0_5_3_1_MTCH + x_0_5_3_1_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3_2: o_0_5_3_2_MTCH + x_0_5_3_2_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3_3: o_0_5_3_3_MTCH + x_0_5_3_3_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3_4: o_0_5_3_4_MTCH + x_0_5_3_4_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_3_5: o_0_5_3_5_MTCH + x_0_5_3_5_MTCH - x_0_5_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4: o_0_5_4_MTCH + x_0_5_4_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_4_0: o_0_5_4_0_MTCH + x_0_5_4_0_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4_1: o_0_5_4_1_MTCH + x_0_5_4_1_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4_2: o_0_5_4_2_MTCH + x_0_5_4_2_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4_3: o_0_5_4_3_MTCH + x_0_5_4_3_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4_4: o_0_5_4_4_MTCH + x_0_5_4_4_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_4_5: o_0_5_4_5_MTCH + x_0_5_4_5_MTCH - x_0_5_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5: o_0_5_5_MTCH + x_0_5_5_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_5_0: o_0_5_5_0_MTCH + x_0_5_5_0_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5_1: o_0_5_5_1_MTCH + x_0_5_5_1_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5_2: o_0_5_5_2_MTCH + x_0_5_5_2_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5_3: o_0_5_5_3_MTCH + x_0_5_5_3_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5_4: o_0_5_5_4_MTCH + x_0_5_5_4_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_5_5: o_0_5_5_5_MTCH + x_0_5_5_5_MTCH - x_0_5_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6: o_0_5_6_MTCH + x_0_5_6_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_6_0: o_0_5_6_0_MTCH + x_0_5_6_0_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6_1: o_0_5_6_1_MTCH + x_0_5_6_1_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6_2: o_0_5_6_2_MTCH + x_0_5_6_2_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6_3: o_0_5_6_3_MTCH + x_0_5_6_3_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6_4: o_0_5_6_4_MTCH + x_0_5_6_4_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_6_5: o_0_5_6_5_MTCH + x_0_5_6_5_MTCH - x_0_5_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7: o_0_5_7_MTCH + x_0_5_7_MTCH - x_0_5_MTCH >= 0
B_abs_stockMTCH_in_0_5_7_0: o_0_5_7_0_MTCH + x_0_5_7_0_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7_1: o_0_5_7_1_MTCH + x_0_5_7_1_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7_2: o_0_5_7_2_MTCH + x_0_5_7_2_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7_3: o_0_5_7_3_MTCH + x_0_5_7_3_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7_4: o_0_5_7_4_MTCH + x_0_5_7_4_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_5_7_5: o_0_5_7_5_MTCH + x_0_5_7_5_MTCH - x_0_5_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6: o_0_6_MTCH + x_0_6_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_6_0: o_0_6_0_MTCH + x_0_6_0_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_0_0: o_0_6_0_0_MTCH + x_0_6_0_0_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_0_1: o_0_6_0_1_MTCH + x_0_6_0_1_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_0_2: o_0_6_0_2_MTCH + x_0_6_0_2_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_0_3: o_0_6_0_3_MTCH + x_0_6_0_3_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_0_4: o_0_6_0_4_MTCH + x_0_6_0_4_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_0_5: o_0_6_0_5_MTCH + x_0_6_0_5_MTCH - x_0_6_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1: o_0_6_1_MTCH + x_0_6_1_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_1_0: o_0_6_1_0_MTCH + x_0_6_1_0_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1_1: o_0_6_1_1_MTCH + x_0_6_1_1_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1_2: o_0_6_1_2_MTCH + x_0_6_1_2_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1_3: o_0_6_1_3_MTCH + x_0_6_1_3_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1_4: o_0_6_1_4_MTCH + x_0_6_1_4_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_1_5: o_0_6_1_5_MTCH + x_0_6_1_5_MTCH - x_0_6_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2: o_0_6_2_MTCH + x_0_6_2_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_2_0: o_0_6_2_0_MTCH + x_0_6_2_0_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2_1: o_0_6_2_1_MTCH + x_0_6_2_1_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2_2: o_0_6_2_2_MTCH + x_0_6_2_2_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2_3: o_0_6_2_3_MTCH + x_0_6_2_3_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2_4: o_0_6_2_4_MTCH + x_0_6_2_4_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_2_5: o_0_6_2_5_MTCH + x_0_6_2_5_MTCH - x_0_6_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3: o_0_6_3_MTCH + x_0_6_3_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_3_0: o_0_6_3_0_MTCH + x_0_6_3_0_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3_1: o_0_6_3_1_MTCH + x_0_6_3_1_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3_2: o_0_6_3_2_MTCH + x_0_6_3_2_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3_3: o_0_6_3_3_MTCH + x_0_6_3_3_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3_4: o_0_6_3_4_MTCH + x_0_6_3_4_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_3_5: o_0_6_3_5_MTCH + x_0_6_3_5_MTCH - x_0_6_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4: o_0_6_4_MTCH + x_0_6_4_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_4_0: o_0_6_4_0_MTCH + x_0_6_4_0_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4_1: o_0_6_4_1_MTCH + x_0_6_4_1_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4_2: o_0_6_4_2_MTCH + x_0_6_4_2_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4_3: o_0_6_4_3_MTCH + x_0_6_4_3_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4_4: o_0_6_4_4_MTCH + x_0_6_4_4_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_4_5: o_0_6_4_5_MTCH + x_0_6_4_5_MTCH - x_0_6_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5: o_0_6_5_MTCH + x_0_6_5_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_5_0: o_0_6_5_0_MTCH + x_0_6_5_0_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5_1: o_0_6_5_1_MTCH + x_0_6_5_1_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5_2: o_0_6_5_2_MTCH + x_0_6_5_2_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5_3: o_0_6_5_3_MTCH + x_0_6_5_3_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5_4: o_0_6_5_4_MTCH + x_0_6_5_4_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_5_5: o_0_6_5_5_MTCH + x_0_6_5_5_MTCH - x_0_6_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6: o_0_6_6_MTCH + x_0_6_6_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_6_0: o_0_6_6_0_MTCH + x_0_6_6_0_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6_1: o_0_6_6_1_MTCH + x_0_6_6_1_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6_2: o_0_6_6_2_MTCH + x_0_6_6_2_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6_3: o_0_6_6_3_MTCH + x_0_6_6_3_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6_4: o_0_6_6_4_MTCH + x_0_6_6_4_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_6_5: o_0_6_6_5_MTCH + x_0_6_6_5_MTCH - x_0_6_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7: o_0_6_7_MTCH + x_0_6_7_MTCH - x_0_6_MTCH >= 0
B_abs_stockMTCH_in_0_6_7_0: o_0_6_7_0_MTCH + x_0_6_7_0_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7_1: o_0_6_7_1_MTCH + x_0_6_7_1_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7_2: o_0_6_7_2_MTCH + x_0_6_7_2_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7_3: o_0_6_7_3_MTCH + x_0_6_7_3_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7_4: o_0_6_7_4_MTCH + x_0_6_7_4_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_6_7_5: o_0_6_7_5_MTCH + x_0_6_7_5_MTCH - x_0_6_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7: o_0_7_MTCH + x_0_7_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_7_0: o_0_7_0_MTCH + x_0_7_0_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_0_0: o_0_7_0_0_MTCH + x_0_7_0_0_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_0_1: o_0_7_0_1_MTCH + x_0_7_0_1_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_0_2: o_0_7_0_2_MTCH + x_0_7_0_2_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_0_3: o_0_7_0_3_MTCH + x_0_7_0_3_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_0_4: o_0_7_0_4_MTCH + x_0_7_0_4_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_0_5: o_0_7_0_5_MTCH + x_0_7_0_5_MTCH - x_0_7_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1: o_0_7_1_MTCH + x_0_7_1_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_1_0: o_0_7_1_0_MTCH + x_0_7_1_0_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1_1: o_0_7_1_1_MTCH + x_0_7_1_1_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1_2: o_0_7_1_2_MTCH + x_0_7_1_2_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1_3: o_0_7_1_3_MTCH + x_0_7_1_3_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1_4: o_0_7_1_4_MTCH + x_0_7_1_4_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_1_5: o_0_7_1_5_MTCH + x_0_7_1_5_MTCH - x_0_7_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2: o_0_7_2_MTCH + x_0_7_2_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_2_0: o_0_7_2_0_MTCH + x_0_7_2_0_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2_1: o_0_7_2_1_MTCH + x_0_7_2_1_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2_2: o_0_7_2_2_MTCH + x_0_7_2_2_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2_3: o_0_7_2_3_MTCH + x_0_7_2_3_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2_4: o_0_7_2_4_MTCH + x_0_7_2_4_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_2_5: o_0_7_2_5_MTCH + x_0_7_2_5_MTCH - x_0_7_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3: o_0_7_3_MTCH + x_0_7_3_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_3_0: o_0_7_3_0_MTCH + x_0_7_3_0_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3_1: o_0_7_3_1_MTCH + x_0_7_3_1_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3_2: o_0_7_3_2_MTCH + x_0_7_3_2_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3_3: o_0_7_3_3_MTCH + x_0_7_3_3_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3_4: o_0_7_3_4_MTCH + x_0_7_3_4_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_3_5: o_0_7_3_5_MTCH + x_0_7_3_5_MTCH - x_0_7_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4: o_0_7_4_MTCH + x_0_7_4_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_4_0: o_0_7_4_0_MTCH + x_0_7_4_0_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4_1: o_0_7_4_1_MTCH + x_0_7_4_1_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4_2: o_0_7_4_2_MTCH + x_0_7_4_2_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4_3: o_0_7_4_3_MTCH + x_0_7_4_3_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4_4: o_0_7_4_4_MTCH + x_0_7_4_4_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_4_5: o_0_7_4_5_MTCH + x_0_7_4_5_MTCH - x_0_7_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5: o_0_7_5_MTCH + x_0_7_5_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_5_0: o_0_7_5_0_MTCH + x_0_7_5_0_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5_1: o_0_7_5_1_MTCH + x_0_7_5_1_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5_2: o_0_7_5_2_MTCH + x_0_7_5_2_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5_3: o_0_7_5_3_MTCH + x_0_7_5_3_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5_4: o_0_7_5_4_MTCH + x_0_7_5_4_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_5_5: o_0_7_5_5_MTCH + x_0_7_5_5_MTCH - x_0_7_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6: o_0_7_6_MTCH + x_0_7_6_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_6_0: o_0_7_6_0_MTCH + x_0_7_6_0_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6_1: o_0_7_6_1_MTCH + x_0_7_6_1_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6_2: o_0_7_6_2_MTCH + x_0_7_6_2_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6_3: o_0_7_6_3_MTCH + x_0_7_6_3_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6_4: o_0_7_6_4_MTCH + x_0_7_6_4_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_6_5: o_0_7_6_5_MTCH + x_0_7_6_5_MTCH - x_0_7_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7: o_0_7_7_MTCH + x_0_7_7_MTCH - x_0_7_MTCH >= 0
B_abs_stockMTCH_in_0_7_7_0: o_0_7_7_0_MTCH + x_0_7_7_0_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7_1: o_0_7_7_1_MTCH + x_0_7_7_1_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7_2: o_0_7_7_2_MTCH + x_0_7_7_2_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7_3: o_0_7_7_3_MTCH + x_0_7_7_3_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7_4: o_0_7_7_4_MTCH + x_0_7_7_4_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_7_7_5: o_0_7_7_5_MTCH + x_0_7_7_5_MTCH - x_0_7_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8: o_0_8_MTCH + x_0_8_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_8_0: o_0_8_0_MTCH + x_0_8_0_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_0_0: o_0_8_0_0_MTCH + x_0_8_0_0_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_0_1: o_0_8_0_1_MTCH + x_0_8_0_1_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_0_2: o_0_8_0_2_MTCH + x_0_8_0_2_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_0_3: o_0_8_0_3_MTCH + x_0_8_0_3_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_0_4: o_0_8_0_4_MTCH + x_0_8_0_4_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_0_5: o_0_8_0_5_MTCH + x_0_8_0_5_MTCH - x_0_8_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1: o_0_8_1_MTCH + x_0_8_1_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_1_0: o_0_8_1_0_MTCH + x_0_8_1_0_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1_1: o_0_8_1_1_MTCH + x_0_8_1_1_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1_2: o_0_8_1_2_MTCH + x_0_8_1_2_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1_3: o_0_8_1_3_MTCH + x_0_8_1_3_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1_4: o_0_8_1_4_MTCH + x_0_8_1_4_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_1_5: o_0_8_1_5_MTCH + x_0_8_1_5_MTCH - x_0_8_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2: o_0_8_2_MTCH + x_0_8_2_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_2_0: o_0_8_2_0_MTCH + x_0_8_2_0_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2_1: o_0_8_2_1_MTCH + x_0_8_2_1_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2_2: o_0_8_2_2_MTCH + x_0_8_2_2_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2_3: o_0_8_2_3_MTCH + x_0_8_2_3_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2_4: o_0_8_2_4_MTCH + x_0_8_2_4_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_2_5: o_0_8_2_5_MTCH + x_0_8_2_5_MTCH - x_0_8_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3: o_0_8_3_MTCH + x_0_8_3_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_3_0: o_0_8_3_0_MTCH + x_0_8_3_0_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3_1: o_0_8_3_1_MTCH + x_0_8_3_1_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3_2: o_0_8_3_2_MTCH + x_0_8_3_2_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3_3: o_0_8_3_3_MTCH + x_0_8_3_3_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3_4: o_0_8_3_4_MTCH + x_0_8_3_4_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_3_5: o_0_8_3_5_MTCH + x_0_8_3_5_MTCH - x_0_8_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4: o_0_8_4_MTCH + x_0_8_4_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_4_0: o_0_8_4_0_MTCH + x_0_8_4_0_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4_1: o_0_8_4_1_MTCH + x_0_8_4_1_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4_2: o_0_8_4_2_MTCH + x_0_8_4_2_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4_3: o_0_8_4_3_MTCH + x_0_8_4_3_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4_4: o_0_8_4_4_MTCH + x_0_8_4_4_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_4_5: o_0_8_4_5_MTCH + x_0_8_4_5_MTCH - x_0_8_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5: o_0_8_5_MTCH + x_0_8_5_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_5_0: o_0_8_5_0_MTCH + x_0_8_5_0_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5_1: o_0_8_5_1_MTCH + x_0_8_5_1_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5_2: o_0_8_5_2_MTCH + x_0_8_5_2_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5_3: o_0_8_5_3_MTCH + x_0_8_5_3_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5_4: o_0_8_5_4_MTCH + x_0_8_5_4_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_5_5: o_0_8_5_5_MTCH + x_0_8_5_5_MTCH - x_0_8_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6: o_0_8_6_MTCH + x_0_8_6_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_6_0: o_0_8_6_0_MTCH + x_0_8_6_0_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6_1: o_0_8_6_1_MTCH + x_0_8_6_1_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6_2: o_0_8_6_2_MTCH + x_0_8_6_2_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6_3: o_0_8_6_3_MTCH + x_0_8_6_3_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6_4: o_0_8_6_4_MTCH + x_0_8_6_4_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_6_5: o_0_8_6_5_MTCH + x_0_8_6_5_MTCH - x_0_8_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7: o_0_8_7_MTCH + x_0_8_7_MTCH - x_0_8_MTCH >= 0
B_abs_stockMTCH_in_0_8_7_0: o_0_8_7_0_MTCH + x_0_8_7_0_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7_1: o_0_8_7_1_MTCH + x_0_8_7_1_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7_2: o_0_8_7_2_MTCH + x_0_8_7_2_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7_3: o_0_8_7_3_MTCH + x_0_8_7_3_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7_4: o_0_8_7_4_MTCH + x_0_8_7_4_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_8_7_5: o_0_8_7_5_MTCH + x_0_8_7_5_MTCH - x_0_8_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9: o_0_9_MTCH + x_0_9_MTCH - x_0_MTCH >= 0
B_abs_stockMTCH_in_0_9_0: o_0_9_0_MTCH + x_0_9_0_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_0_0: o_0_9_0_0_MTCH + x_0_9_0_0_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_0_1: o_0_9_0_1_MTCH + x_0_9_0_1_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_0_2: o_0_9_0_2_MTCH + x_0_9_0_2_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_0_3: o_0_9_0_3_MTCH + x_0_9_0_3_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_0_4: o_0_9_0_4_MTCH + x_0_9_0_4_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_0_5: o_0_9_0_5_MTCH + x_0_9_0_5_MTCH - x_0_9_0_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1: o_0_9_1_MTCH + x_0_9_1_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_1_0: o_0_9_1_0_MTCH + x_0_9_1_0_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1_1: o_0_9_1_1_MTCH + x_0_9_1_1_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1_2: o_0_9_1_2_MTCH + x_0_9_1_2_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1_3: o_0_9_1_3_MTCH + x_0_9_1_3_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1_4: o_0_9_1_4_MTCH + x_0_9_1_4_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_1_5: o_0_9_1_5_MTCH + x_0_9_1_5_MTCH - x_0_9_1_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2: o_0_9_2_MTCH + x_0_9_2_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_2_0: o_0_9_2_0_MTCH + x_0_9_2_0_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2_1: o_0_9_2_1_MTCH + x_0_9_2_1_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2_2: o_0_9_2_2_MTCH + x_0_9_2_2_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2_3: o_0_9_2_3_MTCH + x_0_9_2_3_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2_4: o_0_9_2_4_MTCH + x_0_9_2_4_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_2_5: o_0_9_2_5_MTCH + x_0_9_2_5_MTCH - x_0_9_2_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3: o_0_9_3_MTCH + x_0_9_3_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_3_0: o_0_9_3_0_MTCH + x_0_9_3_0_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3_1: o_0_9_3_1_MTCH + x_0_9_3_1_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3_2: o_0_9_3_2_MTCH + x_0_9_3_2_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3_3: o_0_9_3_3_MTCH + x_0_9_3_3_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3_4: o_0_9_3_4_MTCH + x_0_9_3_4_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_3_5: o_0_9_3_5_MTCH + x_0_9_3_5_MTCH - x_0_9_3_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4: o_0_9_4_MTCH + x_0_9_4_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_4_0: o_0_9_4_0_MTCH + x_0_9_4_0_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4_1: o_0_9_4_1_MTCH + x_0_9_4_1_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4_2: o_0_9_4_2_MTCH + x_0_9_4_2_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4_3: o_0_9_4_3_MTCH + x_0_9_4_3_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4_4: o_0_9_4_4_MTCH + x_0_9_4_4_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_4_5: o_0_9_4_5_MTCH + x_0_9_4_5_MTCH - x_0_9_4_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5: o_0_9_5_MTCH + x_0_9_5_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_5_0: o_0_9_5_0_MTCH + x_0_9_5_0_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5_1: o_0_9_5_1_MTCH + x_0_9_5_1_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5_2: o_0_9_5_2_MTCH + x_0_9_5_2_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5_3: o_0_9_5_3_MTCH + x_0_9_5_3_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5_4: o_0_9_5_4_MTCH + x_0_9_5_4_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_5_5: o_0_9_5_5_MTCH + x_0_9_5_5_MTCH - x_0_9_5_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6: o_0_9_6_MTCH + x_0_9_6_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_6_0: o_0_9_6_0_MTCH + x_0_9_6_0_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6_1: o_0_9_6_1_MTCH + x_0_9_6_1_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6_2: o_0_9_6_2_MTCH + x_0_9_6_2_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6_3: o_0_9_6_3_MTCH + x_0_9_6_3_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6_4: o_0_9_6_4_MTCH + x_0_9_6_4_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_6_5: o_0_9_6_5_MTCH + x_0_9_6_5_MTCH - x_0_9_6_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7: o_0_9_7_MTCH + x_0_9_7_MTCH - x_0_9_MTCH >= 0
B_abs_stockMTCH_in_0_9_7_0: o_0_9_7_0_MTCH + x_0_9_7_0_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7_1: o_0_9_7_1_MTCH + x_0_9_7_1_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7_2: o_0_9_7_2_MTCH + x_0_9_7_2_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7_3: o_0_9_7_3_MTCH + x_0_9_7_3_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7_4: o_0_9_7_4_MTCH + x_0_9_7_4_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockMTCH_in_0_9_7_5: o_0_9_7_5_MTCH + x_0_9_7_5_MTCH - x_0_9_7_MTCH
 >= 0
B_abs_stockNFLX_in_0_0: o_0_0_NFLX + x_0_0_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_0: o_0_0_0_NFLX + x_0_0_0_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_0_0: o_0_0_0_0_NFLX + x_0_0_0_0_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_0_1: o_0_0_0_1_NFLX + x_0_0_0_1_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_0_2: o_0_0_0_2_NFLX + x_0_0_0_2_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_0_3: o_0_0_0_3_NFLX + x_0_0_0_3_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_0_4: o_0_0_0_4_NFLX + x_0_0_0_4_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_0_5: o_0_0_0_5_NFLX + x_0_0_0_5_NFLX - x_0_0_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1: o_0_0_1_NFLX + x_0_0_1_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_1_0: o_0_0_1_0_NFLX + x_0_0_1_0_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1_1: o_0_0_1_1_NFLX + x_0_0_1_1_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1_2: o_0_0_1_2_NFLX + x_0_0_1_2_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1_3: o_0_0_1_3_NFLX + x_0_0_1_3_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1_4: o_0_0_1_4_NFLX + x_0_0_1_4_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_1_5: o_0_0_1_5_NFLX + x_0_0_1_5_NFLX - x_0_0_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2: o_0_0_2_NFLX + x_0_0_2_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_2_0: o_0_0_2_0_NFLX + x_0_0_2_0_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2_1: o_0_0_2_1_NFLX + x_0_0_2_1_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2_2: o_0_0_2_2_NFLX + x_0_0_2_2_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2_3: o_0_0_2_3_NFLX + x_0_0_2_3_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2_4: o_0_0_2_4_NFLX + x_0_0_2_4_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_2_5: o_0_0_2_5_NFLX + x_0_0_2_5_NFLX - x_0_0_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3: o_0_0_3_NFLX + x_0_0_3_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_3_0: o_0_0_3_0_NFLX + x_0_0_3_0_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3_1: o_0_0_3_1_NFLX + x_0_0_3_1_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3_2: o_0_0_3_2_NFLX + x_0_0_3_2_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3_3: o_0_0_3_3_NFLX + x_0_0_3_3_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3_4: o_0_0_3_4_NFLX + x_0_0_3_4_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_3_5: o_0_0_3_5_NFLX + x_0_0_3_5_NFLX - x_0_0_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4: o_0_0_4_NFLX + x_0_0_4_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_4_0: o_0_0_4_0_NFLX + x_0_0_4_0_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4_1: o_0_0_4_1_NFLX + x_0_0_4_1_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4_2: o_0_0_4_2_NFLX + x_0_0_4_2_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4_3: o_0_0_4_3_NFLX + x_0_0_4_3_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4_4: o_0_0_4_4_NFLX + x_0_0_4_4_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_4_5: o_0_0_4_5_NFLX + x_0_0_4_5_NFLX - x_0_0_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5: o_0_0_5_NFLX + x_0_0_5_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_5_0: o_0_0_5_0_NFLX + x_0_0_5_0_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5_1: o_0_0_5_1_NFLX + x_0_0_5_1_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5_2: o_0_0_5_2_NFLX + x_0_0_5_2_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5_3: o_0_0_5_3_NFLX + x_0_0_5_3_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5_4: o_0_0_5_4_NFLX + x_0_0_5_4_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_5_5: o_0_0_5_5_NFLX + x_0_0_5_5_NFLX - x_0_0_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6: o_0_0_6_NFLX + x_0_0_6_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_6_0: o_0_0_6_0_NFLX + x_0_0_6_0_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6_1: o_0_0_6_1_NFLX + x_0_0_6_1_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6_2: o_0_0_6_2_NFLX + x_0_0_6_2_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6_3: o_0_0_6_3_NFLX + x_0_0_6_3_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6_4: o_0_0_6_4_NFLX + x_0_0_6_4_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_6_5: o_0_0_6_5_NFLX + x_0_0_6_5_NFLX - x_0_0_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7: o_0_0_7_NFLX + x_0_0_7_NFLX - x_0_0_NFLX >= 0
B_abs_stockNFLX_in_0_0_7_0: o_0_0_7_0_NFLX + x_0_0_7_0_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7_1: o_0_0_7_1_NFLX + x_0_0_7_1_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7_2: o_0_0_7_2_NFLX + x_0_0_7_2_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7_3: o_0_0_7_3_NFLX + x_0_0_7_3_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7_4: o_0_0_7_4_NFLX + x_0_0_7_4_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_0_7_5: o_0_0_7_5_NFLX + x_0_0_7_5_NFLX - x_0_0_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1: o_0_1_NFLX + x_0_1_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_1_0: o_0_1_0_NFLX + x_0_1_0_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_0_0: o_0_1_0_0_NFLX + x_0_1_0_0_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_0_1: o_0_1_0_1_NFLX + x_0_1_0_1_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_0_2: o_0_1_0_2_NFLX + x_0_1_0_2_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_0_3: o_0_1_0_3_NFLX + x_0_1_0_3_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_0_4: o_0_1_0_4_NFLX + x_0_1_0_4_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_0_5: o_0_1_0_5_NFLX + x_0_1_0_5_NFLX - x_0_1_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1: o_0_1_1_NFLX + x_0_1_1_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_1_0: o_0_1_1_0_NFLX + x_0_1_1_0_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1_1: o_0_1_1_1_NFLX + x_0_1_1_1_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1_2: o_0_1_1_2_NFLX + x_0_1_1_2_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1_3: o_0_1_1_3_NFLX + x_0_1_1_3_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1_4: o_0_1_1_4_NFLX + x_0_1_1_4_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_1_5: o_0_1_1_5_NFLX + x_0_1_1_5_NFLX - x_0_1_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2: o_0_1_2_NFLX + x_0_1_2_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_2_0: o_0_1_2_0_NFLX + x_0_1_2_0_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2_1: o_0_1_2_1_NFLX + x_0_1_2_1_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2_2: o_0_1_2_2_NFLX + x_0_1_2_2_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2_3: o_0_1_2_3_NFLX + x_0_1_2_3_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2_4: o_0_1_2_4_NFLX + x_0_1_2_4_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_2_5: o_0_1_2_5_NFLX + x_0_1_2_5_NFLX - x_0_1_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3: o_0_1_3_NFLX + x_0_1_3_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_3_0: o_0_1_3_0_NFLX + x_0_1_3_0_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3_1: o_0_1_3_1_NFLX + x_0_1_3_1_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3_2: o_0_1_3_2_NFLX + x_0_1_3_2_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3_3: o_0_1_3_3_NFLX + x_0_1_3_3_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3_4: o_0_1_3_4_NFLX + x_0_1_3_4_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_3_5: o_0_1_3_5_NFLX + x_0_1_3_5_NFLX - x_0_1_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4: o_0_1_4_NFLX + x_0_1_4_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_4_0: o_0_1_4_0_NFLX + x_0_1_4_0_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4_1: o_0_1_4_1_NFLX + x_0_1_4_1_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4_2: o_0_1_4_2_NFLX + x_0_1_4_2_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4_3: o_0_1_4_3_NFLX + x_0_1_4_3_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4_4: o_0_1_4_4_NFLX + x_0_1_4_4_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_4_5: o_0_1_4_5_NFLX + x_0_1_4_5_NFLX - x_0_1_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5: o_0_1_5_NFLX + x_0_1_5_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_5_0: o_0_1_5_0_NFLX + x_0_1_5_0_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5_1: o_0_1_5_1_NFLX + x_0_1_5_1_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5_2: o_0_1_5_2_NFLX + x_0_1_5_2_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5_3: o_0_1_5_3_NFLX + x_0_1_5_3_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5_4: o_0_1_5_4_NFLX + x_0_1_5_4_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_5_5: o_0_1_5_5_NFLX + x_0_1_5_5_NFLX - x_0_1_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6: o_0_1_6_NFLX + x_0_1_6_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_6_0: o_0_1_6_0_NFLX + x_0_1_6_0_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6_1: o_0_1_6_1_NFLX + x_0_1_6_1_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6_2: o_0_1_6_2_NFLX + x_0_1_6_2_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6_3: o_0_1_6_3_NFLX + x_0_1_6_3_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6_4: o_0_1_6_4_NFLX + x_0_1_6_4_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_6_5: o_0_1_6_5_NFLX + x_0_1_6_5_NFLX - x_0_1_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7: o_0_1_7_NFLX + x_0_1_7_NFLX - x_0_1_NFLX >= 0
B_abs_stockNFLX_in_0_1_7_0: o_0_1_7_0_NFLX + x_0_1_7_0_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7_1: o_0_1_7_1_NFLX + x_0_1_7_1_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7_2: o_0_1_7_2_NFLX + x_0_1_7_2_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7_3: o_0_1_7_3_NFLX + x_0_1_7_3_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7_4: o_0_1_7_4_NFLX + x_0_1_7_4_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_1_7_5: o_0_1_7_5_NFLX + x_0_1_7_5_NFLX - x_0_1_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2: o_0_2_NFLX + x_0_2_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_2_0: o_0_2_0_NFLX + x_0_2_0_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_0_0: o_0_2_0_0_NFLX + x_0_2_0_0_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_0_1: o_0_2_0_1_NFLX + x_0_2_0_1_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_0_2: o_0_2_0_2_NFLX + x_0_2_0_2_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_0_3: o_0_2_0_3_NFLX + x_0_2_0_3_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_0_4: o_0_2_0_4_NFLX + x_0_2_0_4_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_0_5: o_0_2_0_5_NFLX + x_0_2_0_5_NFLX - x_0_2_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1: o_0_2_1_NFLX + x_0_2_1_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_1_0: o_0_2_1_0_NFLX + x_0_2_1_0_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1_1: o_0_2_1_1_NFLX + x_0_2_1_1_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1_2: o_0_2_1_2_NFLX + x_0_2_1_2_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1_3: o_0_2_1_3_NFLX + x_0_2_1_3_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1_4: o_0_2_1_4_NFLX + x_0_2_1_4_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_1_5: o_0_2_1_5_NFLX + x_0_2_1_5_NFLX - x_0_2_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2: o_0_2_2_NFLX + x_0_2_2_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_2_0: o_0_2_2_0_NFLX + x_0_2_2_0_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2_1: o_0_2_2_1_NFLX + x_0_2_2_1_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2_2: o_0_2_2_2_NFLX + x_0_2_2_2_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2_3: o_0_2_2_3_NFLX + x_0_2_2_3_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2_4: o_0_2_2_4_NFLX + x_0_2_2_4_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_2_5: o_0_2_2_5_NFLX + x_0_2_2_5_NFLX - x_0_2_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3: o_0_2_3_NFLX + x_0_2_3_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_3_0: o_0_2_3_0_NFLX + x_0_2_3_0_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3_1: o_0_2_3_1_NFLX + x_0_2_3_1_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3_2: o_0_2_3_2_NFLX + x_0_2_3_2_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3_3: o_0_2_3_3_NFLX + x_0_2_3_3_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3_4: o_0_2_3_4_NFLX + x_0_2_3_4_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_3_5: o_0_2_3_5_NFLX + x_0_2_3_5_NFLX - x_0_2_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4: o_0_2_4_NFLX + x_0_2_4_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_4_0: o_0_2_4_0_NFLX + x_0_2_4_0_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4_1: o_0_2_4_1_NFLX + x_0_2_4_1_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4_2: o_0_2_4_2_NFLX + x_0_2_4_2_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4_3: o_0_2_4_3_NFLX + x_0_2_4_3_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4_4: o_0_2_4_4_NFLX + x_0_2_4_4_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_4_5: o_0_2_4_5_NFLX + x_0_2_4_5_NFLX - x_0_2_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5: o_0_2_5_NFLX + x_0_2_5_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_5_0: o_0_2_5_0_NFLX + x_0_2_5_0_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5_1: o_0_2_5_1_NFLX + x_0_2_5_1_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5_2: o_0_2_5_2_NFLX + x_0_2_5_2_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5_3: o_0_2_5_3_NFLX + x_0_2_5_3_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5_4: o_0_2_5_4_NFLX + x_0_2_5_4_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_5_5: o_0_2_5_5_NFLX + x_0_2_5_5_NFLX - x_0_2_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6: o_0_2_6_NFLX + x_0_2_6_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_6_0: o_0_2_6_0_NFLX + x_0_2_6_0_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6_1: o_0_2_6_1_NFLX + x_0_2_6_1_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6_2: o_0_2_6_2_NFLX + x_0_2_6_2_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6_3: o_0_2_6_3_NFLX + x_0_2_6_3_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6_4: o_0_2_6_4_NFLX + x_0_2_6_4_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_6_5: o_0_2_6_5_NFLX + x_0_2_6_5_NFLX - x_0_2_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7: o_0_2_7_NFLX + x_0_2_7_NFLX - x_0_2_NFLX >= 0
B_abs_stockNFLX_in_0_2_7_0: o_0_2_7_0_NFLX + x_0_2_7_0_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7_1: o_0_2_7_1_NFLX + x_0_2_7_1_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7_2: o_0_2_7_2_NFLX + x_0_2_7_2_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7_3: o_0_2_7_3_NFLX + x_0_2_7_3_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7_4: o_0_2_7_4_NFLX + x_0_2_7_4_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_2_7_5: o_0_2_7_5_NFLX + x_0_2_7_5_NFLX - x_0_2_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3: o_0_3_NFLX + x_0_3_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_3_0: o_0_3_0_NFLX + x_0_3_0_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_0_0: o_0_3_0_0_NFLX + x_0_3_0_0_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_0_1: o_0_3_0_1_NFLX + x_0_3_0_1_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_0_2: o_0_3_0_2_NFLX + x_0_3_0_2_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_0_3: o_0_3_0_3_NFLX + x_0_3_0_3_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_0_4: o_0_3_0_4_NFLX + x_0_3_0_4_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_0_5: o_0_3_0_5_NFLX + x_0_3_0_5_NFLX - x_0_3_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1: o_0_3_1_NFLX + x_0_3_1_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_1_0: o_0_3_1_0_NFLX + x_0_3_1_0_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1_1: o_0_3_1_1_NFLX + x_0_3_1_1_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1_2: o_0_3_1_2_NFLX + x_0_3_1_2_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1_3: o_0_3_1_3_NFLX + x_0_3_1_3_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1_4: o_0_3_1_4_NFLX + x_0_3_1_4_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_1_5: o_0_3_1_5_NFLX + x_0_3_1_5_NFLX - x_0_3_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2: o_0_3_2_NFLX + x_0_3_2_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_2_0: o_0_3_2_0_NFLX + x_0_3_2_0_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2_1: o_0_3_2_1_NFLX + x_0_3_2_1_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2_2: o_0_3_2_2_NFLX + x_0_3_2_2_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2_3: o_0_3_2_3_NFLX + x_0_3_2_3_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2_4: o_0_3_2_4_NFLX + x_0_3_2_4_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_2_5: o_0_3_2_5_NFLX + x_0_3_2_5_NFLX - x_0_3_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3: o_0_3_3_NFLX + x_0_3_3_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_3_0: o_0_3_3_0_NFLX + x_0_3_3_0_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3_1: o_0_3_3_1_NFLX + x_0_3_3_1_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3_2: o_0_3_3_2_NFLX + x_0_3_3_2_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3_3: o_0_3_3_3_NFLX + x_0_3_3_3_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3_4: o_0_3_3_4_NFLX + x_0_3_3_4_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_3_5: o_0_3_3_5_NFLX + x_0_3_3_5_NFLX - x_0_3_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4: o_0_3_4_NFLX + x_0_3_4_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_4_0: o_0_3_4_0_NFLX + x_0_3_4_0_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4_1: o_0_3_4_1_NFLX + x_0_3_4_1_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4_2: o_0_3_4_2_NFLX + x_0_3_4_2_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4_3: o_0_3_4_3_NFLX + x_0_3_4_3_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4_4: o_0_3_4_4_NFLX + x_0_3_4_4_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_4_5: o_0_3_4_5_NFLX + x_0_3_4_5_NFLX - x_0_3_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5: o_0_3_5_NFLX + x_0_3_5_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_5_0: o_0_3_5_0_NFLX + x_0_3_5_0_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5_1: o_0_3_5_1_NFLX + x_0_3_5_1_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5_2: o_0_3_5_2_NFLX + x_0_3_5_2_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5_3: o_0_3_5_3_NFLX + x_0_3_5_3_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5_4: o_0_3_5_4_NFLX + x_0_3_5_4_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_5_5: o_0_3_5_5_NFLX + x_0_3_5_5_NFLX - x_0_3_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6: o_0_3_6_NFLX + x_0_3_6_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_6_0: o_0_3_6_0_NFLX + x_0_3_6_0_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6_1: o_0_3_6_1_NFLX + x_0_3_6_1_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6_2: o_0_3_6_2_NFLX + x_0_3_6_2_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6_3: o_0_3_6_3_NFLX + x_0_3_6_3_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6_4: o_0_3_6_4_NFLX + x_0_3_6_4_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_6_5: o_0_3_6_5_NFLX + x_0_3_6_5_NFLX - x_0_3_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7: o_0_3_7_NFLX + x_0_3_7_NFLX - x_0_3_NFLX >= 0
B_abs_stockNFLX_in_0_3_7_0: o_0_3_7_0_NFLX + x_0_3_7_0_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7_1: o_0_3_7_1_NFLX + x_0_3_7_1_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7_2: o_0_3_7_2_NFLX + x_0_3_7_2_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7_3: o_0_3_7_3_NFLX + x_0_3_7_3_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7_4: o_0_3_7_4_NFLX + x_0_3_7_4_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_3_7_5: o_0_3_7_5_NFLX + x_0_3_7_5_NFLX - x_0_3_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4: o_0_4_NFLX + x_0_4_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_4_0: o_0_4_0_NFLX + x_0_4_0_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_0_0: o_0_4_0_0_NFLX + x_0_4_0_0_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_0_1: o_0_4_0_1_NFLX + x_0_4_0_1_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_0_2: o_0_4_0_2_NFLX + x_0_4_0_2_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_0_3: o_0_4_0_3_NFLX + x_0_4_0_3_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_0_4: o_0_4_0_4_NFLX + x_0_4_0_4_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_0_5: o_0_4_0_5_NFLX + x_0_4_0_5_NFLX - x_0_4_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1: o_0_4_1_NFLX + x_0_4_1_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_1_0: o_0_4_1_0_NFLX + x_0_4_1_0_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1_1: o_0_4_1_1_NFLX + x_0_4_1_1_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1_2: o_0_4_1_2_NFLX + x_0_4_1_2_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1_3: o_0_4_1_3_NFLX + x_0_4_1_3_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1_4: o_0_4_1_4_NFLX + x_0_4_1_4_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_1_5: o_0_4_1_5_NFLX + x_0_4_1_5_NFLX - x_0_4_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2: o_0_4_2_NFLX + x_0_4_2_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_2_0: o_0_4_2_0_NFLX + x_0_4_2_0_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2_1: o_0_4_2_1_NFLX + x_0_4_2_1_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2_2: o_0_4_2_2_NFLX + x_0_4_2_2_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2_3: o_0_4_2_3_NFLX + x_0_4_2_3_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2_4: o_0_4_2_4_NFLX + x_0_4_2_4_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_2_5: o_0_4_2_5_NFLX + x_0_4_2_5_NFLX - x_0_4_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3: o_0_4_3_NFLX + x_0_4_3_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_3_0: o_0_4_3_0_NFLX + x_0_4_3_0_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3_1: o_0_4_3_1_NFLX + x_0_4_3_1_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3_2: o_0_4_3_2_NFLX + x_0_4_3_2_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3_3: o_0_4_3_3_NFLX + x_0_4_3_3_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3_4: o_0_4_3_4_NFLX + x_0_4_3_4_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_3_5: o_0_4_3_5_NFLX + x_0_4_3_5_NFLX - x_0_4_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4: o_0_4_4_NFLX + x_0_4_4_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_4_0: o_0_4_4_0_NFLX + x_0_4_4_0_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4_1: o_0_4_4_1_NFLX + x_0_4_4_1_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4_2: o_0_4_4_2_NFLX + x_0_4_4_2_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4_3: o_0_4_4_3_NFLX + x_0_4_4_3_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4_4: o_0_4_4_4_NFLX + x_0_4_4_4_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_4_5: o_0_4_4_5_NFLX + x_0_4_4_5_NFLX - x_0_4_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5: o_0_4_5_NFLX + x_0_4_5_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_5_0: o_0_4_5_0_NFLX + x_0_4_5_0_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5_1: o_0_4_5_1_NFLX + x_0_4_5_1_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5_2: o_0_4_5_2_NFLX + x_0_4_5_2_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5_3: o_0_4_5_3_NFLX + x_0_4_5_3_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5_4: o_0_4_5_4_NFLX + x_0_4_5_4_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_5_5: o_0_4_5_5_NFLX + x_0_4_5_5_NFLX - x_0_4_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6: o_0_4_6_NFLX + x_0_4_6_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_6_0: o_0_4_6_0_NFLX + x_0_4_6_0_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6_1: o_0_4_6_1_NFLX + x_0_4_6_1_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6_2: o_0_4_6_2_NFLX + x_0_4_6_2_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6_3: o_0_4_6_3_NFLX + x_0_4_6_3_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6_4: o_0_4_6_4_NFLX + x_0_4_6_4_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_6_5: o_0_4_6_5_NFLX + x_0_4_6_5_NFLX - x_0_4_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7: o_0_4_7_NFLX + x_0_4_7_NFLX - x_0_4_NFLX >= 0
B_abs_stockNFLX_in_0_4_7_0: o_0_4_7_0_NFLX + x_0_4_7_0_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7_1: o_0_4_7_1_NFLX + x_0_4_7_1_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7_2: o_0_4_7_2_NFLX + x_0_4_7_2_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7_3: o_0_4_7_3_NFLX + x_0_4_7_3_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7_4: o_0_4_7_4_NFLX + x_0_4_7_4_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_4_7_5: o_0_4_7_5_NFLX + x_0_4_7_5_NFLX - x_0_4_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5: o_0_5_NFLX + x_0_5_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_5_0: o_0_5_0_NFLX + x_0_5_0_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_0_0: o_0_5_0_0_NFLX + x_0_5_0_0_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_0_1: o_0_5_0_1_NFLX + x_0_5_0_1_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_0_2: o_0_5_0_2_NFLX + x_0_5_0_2_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_0_3: o_0_5_0_3_NFLX + x_0_5_0_3_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_0_4: o_0_5_0_4_NFLX + x_0_5_0_4_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_0_5: o_0_5_0_5_NFLX + x_0_5_0_5_NFLX - x_0_5_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1: o_0_5_1_NFLX + x_0_5_1_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_1_0: o_0_5_1_0_NFLX + x_0_5_1_0_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1_1: o_0_5_1_1_NFLX + x_0_5_1_1_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1_2: o_0_5_1_2_NFLX + x_0_5_1_2_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1_3: o_0_5_1_3_NFLX + x_0_5_1_3_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1_4: o_0_5_1_4_NFLX + x_0_5_1_4_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_1_5: o_0_5_1_5_NFLX + x_0_5_1_5_NFLX - x_0_5_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2: o_0_5_2_NFLX + x_0_5_2_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_2_0: o_0_5_2_0_NFLX + x_0_5_2_0_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2_1: o_0_5_2_1_NFLX + x_0_5_2_1_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2_2: o_0_5_2_2_NFLX + x_0_5_2_2_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2_3: o_0_5_2_3_NFLX + x_0_5_2_3_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2_4: o_0_5_2_4_NFLX + x_0_5_2_4_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_2_5: o_0_5_2_5_NFLX + x_0_5_2_5_NFLX - x_0_5_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3: o_0_5_3_NFLX + x_0_5_3_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_3_0: o_0_5_3_0_NFLX + x_0_5_3_0_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3_1: o_0_5_3_1_NFLX + x_0_5_3_1_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3_2: o_0_5_3_2_NFLX + x_0_5_3_2_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3_3: o_0_5_3_3_NFLX + x_0_5_3_3_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3_4: o_0_5_3_4_NFLX + x_0_5_3_4_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_3_5: o_0_5_3_5_NFLX + x_0_5_3_5_NFLX - x_0_5_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4: o_0_5_4_NFLX + x_0_5_4_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_4_0: o_0_5_4_0_NFLX + x_0_5_4_0_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4_1: o_0_5_4_1_NFLX + x_0_5_4_1_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4_2: o_0_5_4_2_NFLX + x_0_5_4_2_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4_3: o_0_5_4_3_NFLX + x_0_5_4_3_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4_4: o_0_5_4_4_NFLX + x_0_5_4_4_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_4_5: o_0_5_4_5_NFLX + x_0_5_4_5_NFLX - x_0_5_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5: o_0_5_5_NFLX + x_0_5_5_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_5_0: o_0_5_5_0_NFLX + x_0_5_5_0_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5_1: o_0_5_5_1_NFLX + x_0_5_5_1_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5_2: o_0_5_5_2_NFLX + x_0_5_5_2_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5_3: o_0_5_5_3_NFLX + x_0_5_5_3_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5_4: o_0_5_5_4_NFLX + x_0_5_5_4_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_5_5: o_0_5_5_5_NFLX + x_0_5_5_5_NFLX - x_0_5_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6: o_0_5_6_NFLX + x_0_5_6_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_6_0: o_0_5_6_0_NFLX + x_0_5_6_0_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6_1: o_0_5_6_1_NFLX + x_0_5_6_1_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6_2: o_0_5_6_2_NFLX + x_0_5_6_2_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6_3: o_0_5_6_3_NFLX + x_0_5_6_3_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6_4: o_0_5_6_4_NFLX + x_0_5_6_4_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_6_5: o_0_5_6_5_NFLX + x_0_5_6_5_NFLX - x_0_5_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7: o_0_5_7_NFLX + x_0_5_7_NFLX - x_0_5_NFLX >= 0
B_abs_stockNFLX_in_0_5_7_0: o_0_5_7_0_NFLX + x_0_5_7_0_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7_1: o_0_5_7_1_NFLX + x_0_5_7_1_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7_2: o_0_5_7_2_NFLX + x_0_5_7_2_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7_3: o_0_5_7_3_NFLX + x_0_5_7_3_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7_4: o_0_5_7_4_NFLX + x_0_5_7_4_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_5_7_5: o_0_5_7_5_NFLX + x_0_5_7_5_NFLX - x_0_5_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6: o_0_6_NFLX + x_0_6_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_6_0: o_0_6_0_NFLX + x_0_6_0_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_0_0: o_0_6_0_0_NFLX + x_0_6_0_0_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_0_1: o_0_6_0_1_NFLX + x_0_6_0_1_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_0_2: o_0_6_0_2_NFLX + x_0_6_0_2_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_0_3: o_0_6_0_3_NFLX + x_0_6_0_3_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_0_4: o_0_6_0_4_NFLX + x_0_6_0_4_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_0_5: o_0_6_0_5_NFLX + x_0_6_0_5_NFLX - x_0_6_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1: o_0_6_1_NFLX + x_0_6_1_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_1_0: o_0_6_1_0_NFLX + x_0_6_1_0_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1_1: o_0_6_1_1_NFLX + x_0_6_1_1_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1_2: o_0_6_1_2_NFLX + x_0_6_1_2_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1_3: o_0_6_1_3_NFLX + x_0_6_1_3_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1_4: o_0_6_1_4_NFLX + x_0_6_1_4_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_1_5: o_0_6_1_5_NFLX + x_0_6_1_5_NFLX - x_0_6_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2: o_0_6_2_NFLX + x_0_6_2_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_2_0: o_0_6_2_0_NFLX + x_0_6_2_0_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2_1: o_0_6_2_1_NFLX + x_0_6_2_1_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2_2: o_0_6_2_2_NFLX + x_0_6_2_2_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2_3: o_0_6_2_3_NFLX + x_0_6_2_3_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2_4: o_0_6_2_4_NFLX + x_0_6_2_4_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_2_5: o_0_6_2_5_NFLX + x_0_6_2_5_NFLX - x_0_6_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3: o_0_6_3_NFLX + x_0_6_3_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_3_0: o_0_6_3_0_NFLX + x_0_6_3_0_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3_1: o_0_6_3_1_NFLX + x_0_6_3_1_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3_2: o_0_6_3_2_NFLX + x_0_6_3_2_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3_3: o_0_6_3_3_NFLX + x_0_6_3_3_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3_4: o_0_6_3_4_NFLX + x_0_6_3_4_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_3_5: o_0_6_3_5_NFLX + x_0_6_3_5_NFLX - x_0_6_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4: o_0_6_4_NFLX + x_0_6_4_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_4_0: o_0_6_4_0_NFLX + x_0_6_4_0_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4_1: o_0_6_4_1_NFLX + x_0_6_4_1_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4_2: o_0_6_4_2_NFLX + x_0_6_4_2_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4_3: o_0_6_4_3_NFLX + x_0_6_4_3_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4_4: o_0_6_4_4_NFLX + x_0_6_4_4_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_4_5: o_0_6_4_5_NFLX + x_0_6_4_5_NFLX - x_0_6_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5: o_0_6_5_NFLX + x_0_6_5_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_5_0: o_0_6_5_0_NFLX + x_0_6_5_0_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5_1: o_0_6_5_1_NFLX + x_0_6_5_1_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5_2: o_0_6_5_2_NFLX + x_0_6_5_2_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5_3: o_0_6_5_3_NFLX + x_0_6_5_3_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5_4: o_0_6_5_4_NFLX + x_0_6_5_4_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_5_5: o_0_6_5_5_NFLX + x_0_6_5_5_NFLX - x_0_6_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6: o_0_6_6_NFLX + x_0_6_6_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_6_0: o_0_6_6_0_NFLX + x_0_6_6_0_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6_1: o_0_6_6_1_NFLX + x_0_6_6_1_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6_2: o_0_6_6_2_NFLX + x_0_6_6_2_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6_3: o_0_6_6_3_NFLX + x_0_6_6_3_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6_4: o_0_6_6_4_NFLX + x_0_6_6_4_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_6_5: o_0_6_6_5_NFLX + x_0_6_6_5_NFLX - x_0_6_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7: o_0_6_7_NFLX + x_0_6_7_NFLX - x_0_6_NFLX >= 0
B_abs_stockNFLX_in_0_6_7_0: o_0_6_7_0_NFLX + x_0_6_7_0_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7_1: o_0_6_7_1_NFLX + x_0_6_7_1_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7_2: o_0_6_7_2_NFLX + x_0_6_7_2_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7_3: o_0_6_7_3_NFLX + x_0_6_7_3_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7_4: o_0_6_7_4_NFLX + x_0_6_7_4_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_6_7_5: o_0_6_7_5_NFLX + x_0_6_7_5_NFLX - x_0_6_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7: o_0_7_NFLX + x_0_7_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_7_0: o_0_7_0_NFLX + x_0_7_0_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_0_0: o_0_7_0_0_NFLX + x_0_7_0_0_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_0_1: o_0_7_0_1_NFLX + x_0_7_0_1_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_0_2: o_0_7_0_2_NFLX + x_0_7_0_2_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_0_3: o_0_7_0_3_NFLX + x_0_7_0_3_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_0_4: o_0_7_0_4_NFLX + x_0_7_0_4_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_0_5: o_0_7_0_5_NFLX + x_0_7_0_5_NFLX - x_0_7_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1: o_0_7_1_NFLX + x_0_7_1_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_1_0: o_0_7_1_0_NFLX + x_0_7_1_0_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1_1: o_0_7_1_1_NFLX + x_0_7_1_1_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1_2: o_0_7_1_2_NFLX + x_0_7_1_2_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1_3: o_0_7_1_3_NFLX + x_0_7_1_3_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1_4: o_0_7_1_4_NFLX + x_0_7_1_4_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_1_5: o_0_7_1_5_NFLX + x_0_7_1_5_NFLX - x_0_7_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2: o_0_7_2_NFLX + x_0_7_2_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_2_0: o_0_7_2_0_NFLX + x_0_7_2_0_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2_1: o_0_7_2_1_NFLX + x_0_7_2_1_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2_2: o_0_7_2_2_NFLX + x_0_7_2_2_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2_3: o_0_7_2_3_NFLX + x_0_7_2_3_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2_4: o_0_7_2_4_NFLX + x_0_7_2_4_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_2_5: o_0_7_2_5_NFLX + x_0_7_2_5_NFLX - x_0_7_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3: o_0_7_3_NFLX + x_0_7_3_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_3_0: o_0_7_3_0_NFLX + x_0_7_3_0_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3_1: o_0_7_3_1_NFLX + x_0_7_3_1_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3_2: o_0_7_3_2_NFLX + x_0_7_3_2_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3_3: o_0_7_3_3_NFLX + x_0_7_3_3_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3_4: o_0_7_3_4_NFLX + x_0_7_3_4_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_3_5: o_0_7_3_5_NFLX + x_0_7_3_5_NFLX - x_0_7_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4: o_0_7_4_NFLX + x_0_7_4_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_4_0: o_0_7_4_0_NFLX + x_0_7_4_0_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4_1: o_0_7_4_1_NFLX + x_0_7_4_1_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4_2: o_0_7_4_2_NFLX + x_0_7_4_2_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4_3: o_0_7_4_3_NFLX + x_0_7_4_3_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4_4: o_0_7_4_4_NFLX + x_0_7_4_4_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_4_5: o_0_7_4_5_NFLX + x_0_7_4_5_NFLX - x_0_7_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5: o_0_7_5_NFLX + x_0_7_5_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_5_0: o_0_7_5_0_NFLX + x_0_7_5_0_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5_1: o_0_7_5_1_NFLX + x_0_7_5_1_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5_2: o_0_7_5_2_NFLX + x_0_7_5_2_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5_3: o_0_7_5_3_NFLX + x_0_7_5_3_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5_4: o_0_7_5_4_NFLX + x_0_7_5_4_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_5_5: o_0_7_5_5_NFLX + x_0_7_5_5_NFLX - x_0_7_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6: o_0_7_6_NFLX + x_0_7_6_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_6_0: o_0_7_6_0_NFLX + x_0_7_6_0_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6_1: o_0_7_6_1_NFLX + x_0_7_6_1_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6_2: o_0_7_6_2_NFLX + x_0_7_6_2_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6_3: o_0_7_6_3_NFLX + x_0_7_6_3_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6_4: o_0_7_6_4_NFLX + x_0_7_6_4_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_6_5: o_0_7_6_5_NFLX + x_0_7_6_5_NFLX - x_0_7_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7: o_0_7_7_NFLX + x_0_7_7_NFLX - x_0_7_NFLX >= 0
B_abs_stockNFLX_in_0_7_7_0: o_0_7_7_0_NFLX + x_0_7_7_0_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7_1: o_0_7_7_1_NFLX + x_0_7_7_1_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7_2: o_0_7_7_2_NFLX + x_0_7_7_2_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7_3: o_0_7_7_3_NFLX + x_0_7_7_3_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7_4: o_0_7_7_4_NFLX + x_0_7_7_4_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_7_7_5: o_0_7_7_5_NFLX + x_0_7_7_5_NFLX - x_0_7_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8: o_0_8_NFLX + x_0_8_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_8_0: o_0_8_0_NFLX + x_0_8_0_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_0_0: o_0_8_0_0_NFLX + x_0_8_0_0_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_0_1: o_0_8_0_1_NFLX + x_0_8_0_1_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_0_2: o_0_8_0_2_NFLX + x_0_8_0_2_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_0_3: o_0_8_0_3_NFLX + x_0_8_0_3_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_0_4: o_0_8_0_4_NFLX + x_0_8_0_4_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_0_5: o_0_8_0_5_NFLX + x_0_8_0_5_NFLX - x_0_8_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1: o_0_8_1_NFLX + x_0_8_1_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_1_0: o_0_8_1_0_NFLX + x_0_8_1_0_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1_1: o_0_8_1_1_NFLX + x_0_8_1_1_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1_2: o_0_8_1_2_NFLX + x_0_8_1_2_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1_3: o_0_8_1_3_NFLX + x_0_8_1_3_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1_4: o_0_8_1_4_NFLX + x_0_8_1_4_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_1_5: o_0_8_1_5_NFLX + x_0_8_1_5_NFLX - x_0_8_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2: o_0_8_2_NFLX + x_0_8_2_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_2_0: o_0_8_2_0_NFLX + x_0_8_2_0_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2_1: o_0_8_2_1_NFLX + x_0_8_2_1_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2_2: o_0_8_2_2_NFLX + x_0_8_2_2_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2_3: o_0_8_2_3_NFLX + x_0_8_2_3_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2_4: o_0_8_2_4_NFLX + x_0_8_2_4_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_2_5: o_0_8_2_5_NFLX + x_0_8_2_5_NFLX - x_0_8_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3: o_0_8_3_NFLX + x_0_8_3_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_3_0: o_0_8_3_0_NFLX + x_0_8_3_0_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3_1: o_0_8_3_1_NFLX + x_0_8_3_1_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3_2: o_0_8_3_2_NFLX + x_0_8_3_2_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3_3: o_0_8_3_3_NFLX + x_0_8_3_3_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3_4: o_0_8_3_4_NFLX + x_0_8_3_4_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_3_5: o_0_8_3_5_NFLX + x_0_8_3_5_NFLX - x_0_8_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4: o_0_8_4_NFLX + x_0_8_4_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_4_0: o_0_8_4_0_NFLX + x_0_8_4_0_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4_1: o_0_8_4_1_NFLX + x_0_8_4_1_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4_2: o_0_8_4_2_NFLX + x_0_8_4_2_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4_3: o_0_8_4_3_NFLX + x_0_8_4_3_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4_4: o_0_8_4_4_NFLX + x_0_8_4_4_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_4_5: o_0_8_4_5_NFLX + x_0_8_4_5_NFLX - x_0_8_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5: o_0_8_5_NFLX + x_0_8_5_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_5_0: o_0_8_5_0_NFLX + x_0_8_5_0_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5_1: o_0_8_5_1_NFLX + x_0_8_5_1_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5_2: o_0_8_5_2_NFLX + x_0_8_5_2_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5_3: o_0_8_5_3_NFLX + x_0_8_5_3_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5_4: o_0_8_5_4_NFLX + x_0_8_5_4_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_5_5: o_0_8_5_5_NFLX + x_0_8_5_5_NFLX - x_0_8_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6: o_0_8_6_NFLX + x_0_8_6_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_6_0: o_0_8_6_0_NFLX + x_0_8_6_0_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6_1: o_0_8_6_1_NFLX + x_0_8_6_1_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6_2: o_0_8_6_2_NFLX + x_0_8_6_2_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6_3: o_0_8_6_3_NFLX + x_0_8_6_3_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6_4: o_0_8_6_4_NFLX + x_0_8_6_4_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_6_5: o_0_8_6_5_NFLX + x_0_8_6_5_NFLX - x_0_8_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7: o_0_8_7_NFLX + x_0_8_7_NFLX - x_0_8_NFLX >= 0
B_abs_stockNFLX_in_0_8_7_0: o_0_8_7_0_NFLX + x_0_8_7_0_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7_1: o_0_8_7_1_NFLX + x_0_8_7_1_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7_2: o_0_8_7_2_NFLX + x_0_8_7_2_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7_3: o_0_8_7_3_NFLX + x_0_8_7_3_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7_4: o_0_8_7_4_NFLX + x_0_8_7_4_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_8_7_5: o_0_8_7_5_NFLX + x_0_8_7_5_NFLX - x_0_8_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9: o_0_9_NFLX + x_0_9_NFLX - x_0_NFLX >= 0
B_abs_stockNFLX_in_0_9_0: o_0_9_0_NFLX + x_0_9_0_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_0_0: o_0_9_0_0_NFLX + x_0_9_0_0_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_0_1: o_0_9_0_1_NFLX + x_0_9_0_1_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_0_2: o_0_9_0_2_NFLX + x_0_9_0_2_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_0_3: o_0_9_0_3_NFLX + x_0_9_0_3_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_0_4: o_0_9_0_4_NFLX + x_0_9_0_4_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_0_5: o_0_9_0_5_NFLX + x_0_9_0_5_NFLX - x_0_9_0_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1: o_0_9_1_NFLX + x_0_9_1_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_1_0: o_0_9_1_0_NFLX + x_0_9_1_0_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1_1: o_0_9_1_1_NFLX + x_0_9_1_1_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1_2: o_0_9_1_2_NFLX + x_0_9_1_2_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1_3: o_0_9_1_3_NFLX + x_0_9_1_3_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1_4: o_0_9_1_4_NFLX + x_0_9_1_4_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_1_5: o_0_9_1_5_NFLX + x_0_9_1_5_NFLX - x_0_9_1_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2: o_0_9_2_NFLX + x_0_9_2_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_2_0: o_0_9_2_0_NFLX + x_0_9_2_0_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2_1: o_0_9_2_1_NFLX + x_0_9_2_1_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2_2: o_0_9_2_2_NFLX + x_0_9_2_2_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2_3: o_0_9_2_3_NFLX + x_0_9_2_3_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2_4: o_0_9_2_4_NFLX + x_0_9_2_4_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_2_5: o_0_9_2_5_NFLX + x_0_9_2_5_NFLX - x_0_9_2_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3: o_0_9_3_NFLX + x_0_9_3_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_3_0: o_0_9_3_0_NFLX + x_0_9_3_0_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3_1: o_0_9_3_1_NFLX + x_0_9_3_1_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3_2: o_0_9_3_2_NFLX + x_0_9_3_2_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3_3: o_0_9_3_3_NFLX + x_0_9_3_3_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3_4: o_0_9_3_4_NFLX + x_0_9_3_4_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_3_5: o_0_9_3_5_NFLX + x_0_9_3_5_NFLX - x_0_9_3_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4: o_0_9_4_NFLX + x_0_9_4_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_4_0: o_0_9_4_0_NFLX + x_0_9_4_0_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4_1: o_0_9_4_1_NFLX + x_0_9_4_1_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4_2: o_0_9_4_2_NFLX + x_0_9_4_2_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4_3: o_0_9_4_3_NFLX + x_0_9_4_3_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4_4: o_0_9_4_4_NFLX + x_0_9_4_4_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_4_5: o_0_9_4_5_NFLX + x_0_9_4_5_NFLX - x_0_9_4_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5: o_0_9_5_NFLX + x_0_9_5_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_5_0: o_0_9_5_0_NFLX + x_0_9_5_0_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5_1: o_0_9_5_1_NFLX + x_0_9_5_1_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5_2: o_0_9_5_2_NFLX + x_0_9_5_2_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5_3: o_0_9_5_3_NFLX + x_0_9_5_3_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5_4: o_0_9_5_4_NFLX + x_0_9_5_4_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_5_5: o_0_9_5_5_NFLX + x_0_9_5_5_NFLX - x_0_9_5_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6: o_0_9_6_NFLX + x_0_9_6_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_6_0: o_0_9_6_0_NFLX + x_0_9_6_0_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6_1: o_0_9_6_1_NFLX + x_0_9_6_1_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6_2: o_0_9_6_2_NFLX + x_0_9_6_2_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6_3: o_0_9_6_3_NFLX + x_0_9_6_3_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6_4: o_0_9_6_4_NFLX + x_0_9_6_4_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_6_5: o_0_9_6_5_NFLX + x_0_9_6_5_NFLX - x_0_9_6_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7: o_0_9_7_NFLX + x_0_9_7_NFLX - x_0_9_NFLX >= 0
B_abs_stockNFLX_in_0_9_7_0: o_0_9_7_0_NFLX + x_0_9_7_0_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7_1: o_0_9_7_1_NFLX + x_0_9_7_1_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7_2: o_0_9_7_2_NFLX + x_0_9_7_2_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7_3: o_0_9_7_3_NFLX + x_0_9_7_3_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7_4: o_0_9_7_4_NFLX + x_0_9_7_4_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockNFLX_in_0_9_7_5: o_0_9_7_5_NFLX + x_0_9_7_5_NFLX - x_0_9_7_NFLX
 >= 0
B_abs_stockQCOM_in_0_0: o_0_0_QCOM + x_0_0_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_0: o_0_0_0_QCOM + x_0_0_0_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_0_0: o_0_0_0_0_QCOM + x_0_0_0_0_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_0_1: o_0_0_0_1_QCOM + x_0_0_0_1_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_0_2: o_0_0_0_2_QCOM + x_0_0_0_2_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_0_3: o_0_0_0_3_QCOM + x_0_0_0_3_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_0_4: o_0_0_0_4_QCOM + x_0_0_0_4_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_0_5: o_0_0_0_5_QCOM + x_0_0_0_5_QCOM - x_0_0_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1: o_0_0_1_QCOM + x_0_0_1_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_1_0: o_0_0_1_0_QCOM + x_0_0_1_0_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1_1: o_0_0_1_1_QCOM + x_0_0_1_1_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1_2: o_0_0_1_2_QCOM + x_0_0_1_2_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1_3: o_0_0_1_3_QCOM + x_0_0_1_3_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1_4: o_0_0_1_4_QCOM + x_0_0_1_4_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_1_5: o_0_0_1_5_QCOM + x_0_0_1_5_QCOM - x_0_0_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2: o_0_0_2_QCOM + x_0_0_2_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_2_0: o_0_0_2_0_QCOM + x_0_0_2_0_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2_1: o_0_0_2_1_QCOM + x_0_0_2_1_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2_2: o_0_0_2_2_QCOM + x_0_0_2_2_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2_3: o_0_0_2_3_QCOM + x_0_0_2_3_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2_4: o_0_0_2_4_QCOM + x_0_0_2_4_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_2_5: o_0_0_2_5_QCOM + x_0_0_2_5_QCOM - x_0_0_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3: o_0_0_3_QCOM + x_0_0_3_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_3_0: o_0_0_3_0_QCOM + x_0_0_3_0_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3_1: o_0_0_3_1_QCOM + x_0_0_3_1_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3_2: o_0_0_3_2_QCOM + x_0_0_3_2_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3_3: o_0_0_3_3_QCOM + x_0_0_3_3_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3_4: o_0_0_3_4_QCOM + x_0_0_3_4_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_3_5: o_0_0_3_5_QCOM + x_0_0_3_5_QCOM - x_0_0_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4: o_0_0_4_QCOM + x_0_0_4_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_4_0: o_0_0_4_0_QCOM + x_0_0_4_0_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4_1: o_0_0_4_1_QCOM + x_0_0_4_1_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4_2: o_0_0_4_2_QCOM + x_0_0_4_2_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4_3: o_0_0_4_3_QCOM + x_0_0_4_3_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4_4: o_0_0_4_4_QCOM + x_0_0_4_4_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_4_5: o_0_0_4_5_QCOM + x_0_0_4_5_QCOM - x_0_0_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5: o_0_0_5_QCOM + x_0_0_5_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_5_0: o_0_0_5_0_QCOM + x_0_0_5_0_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5_1: o_0_0_5_1_QCOM + x_0_0_5_1_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5_2: o_0_0_5_2_QCOM + x_0_0_5_2_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5_3: o_0_0_5_3_QCOM + x_0_0_5_3_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5_4: o_0_0_5_4_QCOM + x_0_0_5_4_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_5_5: o_0_0_5_5_QCOM + x_0_0_5_5_QCOM - x_0_0_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6: o_0_0_6_QCOM + x_0_0_6_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_6_0: o_0_0_6_0_QCOM + x_0_0_6_0_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6_1: o_0_0_6_1_QCOM + x_0_0_6_1_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6_2: o_0_0_6_2_QCOM + x_0_0_6_2_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6_3: o_0_0_6_3_QCOM + x_0_0_6_3_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6_4: o_0_0_6_4_QCOM + x_0_0_6_4_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_6_5: o_0_0_6_5_QCOM + x_0_0_6_5_QCOM - x_0_0_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7: o_0_0_7_QCOM + x_0_0_7_QCOM - x_0_0_QCOM >= 0
B_abs_stockQCOM_in_0_0_7_0: o_0_0_7_0_QCOM + x_0_0_7_0_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7_1: o_0_0_7_1_QCOM + x_0_0_7_1_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7_2: o_0_0_7_2_QCOM + x_0_0_7_2_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7_3: o_0_0_7_3_QCOM + x_0_0_7_3_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7_4: o_0_0_7_4_QCOM + x_0_0_7_4_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_0_7_5: o_0_0_7_5_QCOM + x_0_0_7_5_QCOM - x_0_0_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1: o_0_1_QCOM + x_0_1_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_1_0: o_0_1_0_QCOM + x_0_1_0_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_0_0: o_0_1_0_0_QCOM + x_0_1_0_0_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_0_1: o_0_1_0_1_QCOM + x_0_1_0_1_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_0_2: o_0_1_0_2_QCOM + x_0_1_0_2_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_0_3: o_0_1_0_3_QCOM + x_0_1_0_3_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_0_4: o_0_1_0_4_QCOM + x_0_1_0_4_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_0_5: o_0_1_0_5_QCOM + x_0_1_0_5_QCOM - x_0_1_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1: o_0_1_1_QCOM + x_0_1_1_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_1_0: o_0_1_1_0_QCOM + x_0_1_1_0_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1_1: o_0_1_1_1_QCOM + x_0_1_1_1_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1_2: o_0_1_1_2_QCOM + x_0_1_1_2_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1_3: o_0_1_1_3_QCOM + x_0_1_1_3_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1_4: o_0_1_1_4_QCOM + x_0_1_1_4_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_1_5: o_0_1_1_5_QCOM + x_0_1_1_5_QCOM - x_0_1_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2: o_0_1_2_QCOM + x_0_1_2_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_2_0: o_0_1_2_0_QCOM + x_0_1_2_0_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2_1: o_0_1_2_1_QCOM + x_0_1_2_1_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2_2: o_0_1_2_2_QCOM + x_0_1_2_2_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2_3: o_0_1_2_3_QCOM + x_0_1_2_3_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2_4: o_0_1_2_4_QCOM + x_0_1_2_4_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_2_5: o_0_1_2_5_QCOM + x_0_1_2_5_QCOM - x_0_1_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3: o_0_1_3_QCOM + x_0_1_3_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_3_0: o_0_1_3_0_QCOM + x_0_1_3_0_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3_1: o_0_1_3_1_QCOM + x_0_1_3_1_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3_2: o_0_1_3_2_QCOM + x_0_1_3_2_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3_3: o_0_1_3_3_QCOM + x_0_1_3_3_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3_4: o_0_1_3_4_QCOM + x_0_1_3_4_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_3_5: o_0_1_3_5_QCOM + x_0_1_3_5_QCOM - x_0_1_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4: o_0_1_4_QCOM + x_0_1_4_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_4_0: o_0_1_4_0_QCOM + x_0_1_4_0_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4_1: o_0_1_4_1_QCOM + x_0_1_4_1_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4_2: o_0_1_4_2_QCOM + x_0_1_4_2_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4_3: o_0_1_4_3_QCOM + x_0_1_4_3_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4_4: o_0_1_4_4_QCOM + x_0_1_4_4_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_4_5: o_0_1_4_5_QCOM + x_0_1_4_5_QCOM - x_0_1_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5: o_0_1_5_QCOM + x_0_1_5_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_5_0: o_0_1_5_0_QCOM + x_0_1_5_0_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5_1: o_0_1_5_1_QCOM + x_0_1_5_1_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5_2: o_0_1_5_2_QCOM + x_0_1_5_2_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5_3: o_0_1_5_3_QCOM + x_0_1_5_3_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5_4: o_0_1_5_4_QCOM + x_0_1_5_4_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_5_5: o_0_1_5_5_QCOM + x_0_1_5_5_QCOM - x_0_1_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6: o_0_1_6_QCOM + x_0_1_6_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_6_0: o_0_1_6_0_QCOM + x_0_1_6_0_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6_1: o_0_1_6_1_QCOM + x_0_1_6_1_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6_2: o_0_1_6_2_QCOM + x_0_1_6_2_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6_3: o_0_1_6_3_QCOM + x_0_1_6_3_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6_4: o_0_1_6_4_QCOM + x_0_1_6_4_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_6_5: o_0_1_6_5_QCOM + x_0_1_6_5_QCOM - x_0_1_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7: o_0_1_7_QCOM + x_0_1_7_QCOM - x_0_1_QCOM >= 0
B_abs_stockQCOM_in_0_1_7_0: o_0_1_7_0_QCOM + x_0_1_7_0_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7_1: o_0_1_7_1_QCOM + x_0_1_7_1_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7_2: o_0_1_7_2_QCOM + x_0_1_7_2_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7_3: o_0_1_7_3_QCOM + x_0_1_7_3_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7_4: o_0_1_7_4_QCOM + x_0_1_7_4_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_1_7_5: o_0_1_7_5_QCOM + x_0_1_7_5_QCOM - x_0_1_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2: o_0_2_QCOM + x_0_2_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_2_0: o_0_2_0_QCOM + x_0_2_0_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_0_0: o_0_2_0_0_QCOM + x_0_2_0_0_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_0_1: o_0_2_0_1_QCOM + x_0_2_0_1_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_0_2: o_0_2_0_2_QCOM + x_0_2_0_2_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_0_3: o_0_2_0_3_QCOM + x_0_2_0_3_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_0_4: o_0_2_0_4_QCOM + x_0_2_0_4_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_0_5: o_0_2_0_5_QCOM + x_0_2_0_5_QCOM - x_0_2_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1: o_0_2_1_QCOM + x_0_2_1_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_1_0: o_0_2_1_0_QCOM + x_0_2_1_0_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1_1: o_0_2_1_1_QCOM + x_0_2_1_1_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1_2: o_0_2_1_2_QCOM + x_0_2_1_2_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1_3: o_0_2_1_3_QCOM + x_0_2_1_3_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1_4: o_0_2_1_4_QCOM + x_0_2_1_4_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_1_5: o_0_2_1_5_QCOM + x_0_2_1_5_QCOM - x_0_2_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2: o_0_2_2_QCOM + x_0_2_2_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_2_0: o_0_2_2_0_QCOM + x_0_2_2_0_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2_1: o_0_2_2_1_QCOM + x_0_2_2_1_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2_2: o_0_2_2_2_QCOM + x_0_2_2_2_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2_3: o_0_2_2_3_QCOM + x_0_2_2_3_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2_4: o_0_2_2_4_QCOM + x_0_2_2_4_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_2_5: o_0_2_2_5_QCOM + x_0_2_2_5_QCOM - x_0_2_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3: o_0_2_3_QCOM + x_0_2_3_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_3_0: o_0_2_3_0_QCOM + x_0_2_3_0_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3_1: o_0_2_3_1_QCOM + x_0_2_3_1_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3_2: o_0_2_3_2_QCOM + x_0_2_3_2_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3_3: o_0_2_3_3_QCOM + x_0_2_3_3_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3_4: o_0_2_3_4_QCOM + x_0_2_3_4_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_3_5: o_0_2_3_5_QCOM + x_0_2_3_5_QCOM - x_0_2_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4: o_0_2_4_QCOM + x_0_2_4_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_4_0: o_0_2_4_0_QCOM + x_0_2_4_0_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4_1: o_0_2_4_1_QCOM + x_0_2_4_1_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4_2: o_0_2_4_2_QCOM + x_0_2_4_2_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4_3: o_0_2_4_3_QCOM + x_0_2_4_3_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4_4: o_0_2_4_4_QCOM + x_0_2_4_4_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_4_5: o_0_2_4_5_QCOM + x_0_2_4_5_QCOM - x_0_2_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5: o_0_2_5_QCOM + x_0_2_5_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_5_0: o_0_2_5_0_QCOM + x_0_2_5_0_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5_1: o_0_2_5_1_QCOM + x_0_2_5_1_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5_2: o_0_2_5_2_QCOM + x_0_2_5_2_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5_3: o_0_2_5_3_QCOM + x_0_2_5_3_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5_4: o_0_2_5_4_QCOM + x_0_2_5_4_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_5_5: o_0_2_5_5_QCOM + x_0_2_5_5_QCOM - x_0_2_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6: o_0_2_6_QCOM + x_0_2_6_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_6_0: o_0_2_6_0_QCOM + x_0_2_6_0_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6_1: o_0_2_6_1_QCOM + x_0_2_6_1_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6_2: o_0_2_6_2_QCOM + x_0_2_6_2_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6_3: o_0_2_6_3_QCOM + x_0_2_6_3_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6_4: o_0_2_6_4_QCOM + x_0_2_6_4_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_6_5: o_0_2_6_5_QCOM + x_0_2_6_5_QCOM - x_0_2_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7: o_0_2_7_QCOM + x_0_2_7_QCOM - x_0_2_QCOM >= 0
B_abs_stockQCOM_in_0_2_7_0: o_0_2_7_0_QCOM + x_0_2_7_0_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7_1: o_0_2_7_1_QCOM + x_0_2_7_1_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7_2: o_0_2_7_2_QCOM + x_0_2_7_2_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7_3: o_0_2_7_3_QCOM + x_0_2_7_3_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7_4: o_0_2_7_4_QCOM + x_0_2_7_4_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_2_7_5: o_0_2_7_5_QCOM + x_0_2_7_5_QCOM - x_0_2_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3: o_0_3_QCOM + x_0_3_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_3_0: o_0_3_0_QCOM + x_0_3_0_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_0_0: o_0_3_0_0_QCOM + x_0_3_0_0_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_0_1: o_0_3_0_1_QCOM + x_0_3_0_1_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_0_2: o_0_3_0_2_QCOM + x_0_3_0_2_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_0_3: o_0_3_0_3_QCOM + x_0_3_0_3_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_0_4: o_0_3_0_4_QCOM + x_0_3_0_4_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_0_5: o_0_3_0_5_QCOM + x_0_3_0_5_QCOM - x_0_3_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1: o_0_3_1_QCOM + x_0_3_1_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_1_0: o_0_3_1_0_QCOM + x_0_3_1_0_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1_1: o_0_3_1_1_QCOM + x_0_3_1_1_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1_2: o_0_3_1_2_QCOM + x_0_3_1_2_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1_3: o_0_3_1_3_QCOM + x_0_3_1_3_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1_4: o_0_3_1_4_QCOM + x_0_3_1_4_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_1_5: o_0_3_1_5_QCOM + x_0_3_1_5_QCOM - x_0_3_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2: o_0_3_2_QCOM + x_0_3_2_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_2_0: o_0_3_2_0_QCOM + x_0_3_2_0_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2_1: o_0_3_2_1_QCOM + x_0_3_2_1_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2_2: o_0_3_2_2_QCOM + x_0_3_2_2_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2_3: o_0_3_2_3_QCOM + x_0_3_2_3_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2_4: o_0_3_2_4_QCOM + x_0_3_2_4_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_2_5: o_0_3_2_5_QCOM + x_0_3_2_5_QCOM - x_0_3_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3: o_0_3_3_QCOM + x_0_3_3_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_3_0: o_0_3_3_0_QCOM + x_0_3_3_0_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3_1: o_0_3_3_1_QCOM + x_0_3_3_1_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3_2: o_0_3_3_2_QCOM + x_0_3_3_2_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3_3: o_0_3_3_3_QCOM + x_0_3_3_3_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3_4: o_0_3_3_4_QCOM + x_0_3_3_4_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_3_5: o_0_3_3_5_QCOM + x_0_3_3_5_QCOM - x_0_3_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4: o_0_3_4_QCOM + x_0_3_4_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_4_0: o_0_3_4_0_QCOM + x_0_3_4_0_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4_1: o_0_3_4_1_QCOM + x_0_3_4_1_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4_2: o_0_3_4_2_QCOM + x_0_3_4_2_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4_3: o_0_3_4_3_QCOM + x_0_3_4_3_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4_4: o_0_3_4_4_QCOM + x_0_3_4_4_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_4_5: o_0_3_4_5_QCOM + x_0_3_4_5_QCOM - x_0_3_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5: o_0_3_5_QCOM + x_0_3_5_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_5_0: o_0_3_5_0_QCOM + x_0_3_5_0_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5_1: o_0_3_5_1_QCOM + x_0_3_5_1_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5_2: o_0_3_5_2_QCOM + x_0_3_5_2_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5_3: o_0_3_5_3_QCOM + x_0_3_5_3_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5_4: o_0_3_5_4_QCOM + x_0_3_5_4_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_5_5: o_0_3_5_5_QCOM + x_0_3_5_5_QCOM - x_0_3_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6: o_0_3_6_QCOM + x_0_3_6_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_6_0: o_0_3_6_0_QCOM + x_0_3_6_0_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6_1: o_0_3_6_1_QCOM + x_0_3_6_1_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6_2: o_0_3_6_2_QCOM + x_0_3_6_2_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6_3: o_0_3_6_3_QCOM + x_0_3_6_3_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6_4: o_0_3_6_4_QCOM + x_0_3_6_4_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_6_5: o_0_3_6_5_QCOM + x_0_3_6_5_QCOM - x_0_3_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7: o_0_3_7_QCOM + x_0_3_7_QCOM - x_0_3_QCOM >= 0
B_abs_stockQCOM_in_0_3_7_0: o_0_3_7_0_QCOM + x_0_3_7_0_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7_1: o_0_3_7_1_QCOM + x_0_3_7_1_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7_2: o_0_3_7_2_QCOM + x_0_3_7_2_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7_3: o_0_3_7_3_QCOM + x_0_3_7_3_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7_4: o_0_3_7_4_QCOM + x_0_3_7_4_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_3_7_5: o_0_3_7_5_QCOM + x_0_3_7_5_QCOM - x_0_3_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4: o_0_4_QCOM + x_0_4_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_4_0: o_0_4_0_QCOM + x_0_4_0_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_0_0: o_0_4_0_0_QCOM + x_0_4_0_0_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_0_1: o_0_4_0_1_QCOM + x_0_4_0_1_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_0_2: o_0_4_0_2_QCOM + x_0_4_0_2_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_0_3: o_0_4_0_3_QCOM + x_0_4_0_3_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_0_4: o_0_4_0_4_QCOM + x_0_4_0_4_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_0_5: o_0_4_0_5_QCOM + x_0_4_0_5_QCOM - x_0_4_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1: o_0_4_1_QCOM + x_0_4_1_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_1_0: o_0_4_1_0_QCOM + x_0_4_1_0_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1_1: o_0_4_1_1_QCOM + x_0_4_1_1_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1_2: o_0_4_1_2_QCOM + x_0_4_1_2_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1_3: o_0_4_1_3_QCOM + x_0_4_1_3_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1_4: o_0_4_1_4_QCOM + x_0_4_1_4_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_1_5: o_0_4_1_5_QCOM + x_0_4_1_5_QCOM - x_0_4_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2: o_0_4_2_QCOM + x_0_4_2_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_2_0: o_0_4_2_0_QCOM + x_0_4_2_0_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2_1: o_0_4_2_1_QCOM + x_0_4_2_1_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2_2: o_0_4_2_2_QCOM + x_0_4_2_2_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2_3: o_0_4_2_3_QCOM + x_0_4_2_3_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2_4: o_0_4_2_4_QCOM + x_0_4_2_4_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_2_5: o_0_4_2_5_QCOM + x_0_4_2_5_QCOM - x_0_4_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3: o_0_4_3_QCOM + x_0_4_3_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_3_0: o_0_4_3_0_QCOM + x_0_4_3_0_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3_1: o_0_4_3_1_QCOM + x_0_4_3_1_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3_2: o_0_4_3_2_QCOM + x_0_4_3_2_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3_3: o_0_4_3_3_QCOM + x_0_4_3_3_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3_4: o_0_4_3_4_QCOM + x_0_4_3_4_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_3_5: o_0_4_3_5_QCOM + x_0_4_3_5_QCOM - x_0_4_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4: o_0_4_4_QCOM + x_0_4_4_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_4_0: o_0_4_4_0_QCOM + x_0_4_4_0_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4_1: o_0_4_4_1_QCOM + x_0_4_4_1_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4_2: o_0_4_4_2_QCOM + x_0_4_4_2_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4_3: o_0_4_4_3_QCOM + x_0_4_4_3_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4_4: o_0_4_4_4_QCOM + x_0_4_4_4_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_4_5: o_0_4_4_5_QCOM + x_0_4_4_5_QCOM - x_0_4_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5: o_0_4_5_QCOM + x_0_4_5_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_5_0: o_0_4_5_0_QCOM + x_0_4_5_0_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5_1: o_0_4_5_1_QCOM + x_0_4_5_1_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5_2: o_0_4_5_2_QCOM + x_0_4_5_2_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5_3: o_0_4_5_3_QCOM + x_0_4_5_3_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5_4: o_0_4_5_4_QCOM + x_0_4_5_4_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_5_5: o_0_4_5_5_QCOM + x_0_4_5_5_QCOM - x_0_4_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6: o_0_4_6_QCOM + x_0_4_6_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_6_0: o_0_4_6_0_QCOM + x_0_4_6_0_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6_1: o_0_4_6_1_QCOM + x_0_4_6_1_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6_2: o_0_4_6_2_QCOM + x_0_4_6_2_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6_3: o_0_4_6_3_QCOM + x_0_4_6_3_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6_4: o_0_4_6_4_QCOM + x_0_4_6_4_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_6_5: o_0_4_6_5_QCOM + x_0_4_6_5_QCOM - x_0_4_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7: o_0_4_7_QCOM + x_0_4_7_QCOM - x_0_4_QCOM >= 0
B_abs_stockQCOM_in_0_4_7_0: o_0_4_7_0_QCOM + x_0_4_7_0_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7_1: o_0_4_7_1_QCOM + x_0_4_7_1_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7_2: o_0_4_7_2_QCOM + x_0_4_7_2_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7_3: o_0_4_7_3_QCOM + x_0_4_7_3_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7_4: o_0_4_7_4_QCOM + x_0_4_7_4_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_4_7_5: o_0_4_7_5_QCOM + x_0_4_7_5_QCOM - x_0_4_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5: o_0_5_QCOM + x_0_5_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_5_0: o_0_5_0_QCOM + x_0_5_0_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_0_0: o_0_5_0_0_QCOM + x_0_5_0_0_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_0_1: o_0_5_0_1_QCOM + x_0_5_0_1_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_0_2: o_0_5_0_2_QCOM + x_0_5_0_2_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_0_3: o_0_5_0_3_QCOM + x_0_5_0_3_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_0_4: o_0_5_0_4_QCOM + x_0_5_0_4_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_0_5: o_0_5_0_5_QCOM + x_0_5_0_5_QCOM - x_0_5_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1: o_0_5_1_QCOM + x_0_5_1_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_1_0: o_0_5_1_0_QCOM + x_0_5_1_0_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1_1: o_0_5_1_1_QCOM + x_0_5_1_1_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1_2: o_0_5_1_2_QCOM + x_0_5_1_2_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1_3: o_0_5_1_3_QCOM + x_0_5_1_3_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1_4: o_0_5_1_4_QCOM + x_0_5_1_4_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_1_5: o_0_5_1_5_QCOM + x_0_5_1_5_QCOM - x_0_5_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2: o_0_5_2_QCOM + x_0_5_2_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_2_0: o_0_5_2_0_QCOM + x_0_5_2_0_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2_1: o_0_5_2_1_QCOM + x_0_5_2_1_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2_2: o_0_5_2_2_QCOM + x_0_5_2_2_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2_3: o_0_5_2_3_QCOM + x_0_5_2_3_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2_4: o_0_5_2_4_QCOM + x_0_5_2_4_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_2_5: o_0_5_2_5_QCOM + x_0_5_2_5_QCOM - x_0_5_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3: o_0_5_3_QCOM + x_0_5_3_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_3_0: o_0_5_3_0_QCOM + x_0_5_3_0_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3_1: o_0_5_3_1_QCOM + x_0_5_3_1_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3_2: o_0_5_3_2_QCOM + x_0_5_3_2_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3_3: o_0_5_3_3_QCOM + x_0_5_3_3_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3_4: o_0_5_3_4_QCOM + x_0_5_3_4_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_3_5: o_0_5_3_5_QCOM + x_0_5_3_5_QCOM - x_0_5_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4: o_0_5_4_QCOM + x_0_5_4_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_4_0: o_0_5_4_0_QCOM + x_0_5_4_0_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4_1: o_0_5_4_1_QCOM + x_0_5_4_1_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4_2: o_0_5_4_2_QCOM + x_0_5_4_2_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4_3: o_0_5_4_3_QCOM + x_0_5_4_3_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4_4: o_0_5_4_4_QCOM + x_0_5_4_4_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_4_5: o_0_5_4_5_QCOM + x_0_5_4_5_QCOM - x_0_5_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5: o_0_5_5_QCOM + x_0_5_5_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_5_0: o_0_5_5_0_QCOM + x_0_5_5_0_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5_1: o_0_5_5_1_QCOM + x_0_5_5_1_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5_2: o_0_5_5_2_QCOM + x_0_5_5_2_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5_3: o_0_5_5_3_QCOM + x_0_5_5_3_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5_4: o_0_5_5_4_QCOM + x_0_5_5_4_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_5_5: o_0_5_5_5_QCOM + x_0_5_5_5_QCOM - x_0_5_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6: o_0_5_6_QCOM + x_0_5_6_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_6_0: o_0_5_6_0_QCOM + x_0_5_6_0_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6_1: o_0_5_6_1_QCOM + x_0_5_6_1_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6_2: o_0_5_6_2_QCOM + x_0_5_6_2_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6_3: o_0_5_6_3_QCOM + x_0_5_6_3_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6_4: o_0_5_6_4_QCOM + x_0_5_6_4_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_6_5: o_0_5_6_5_QCOM + x_0_5_6_5_QCOM - x_0_5_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7: o_0_5_7_QCOM + x_0_5_7_QCOM - x_0_5_QCOM >= 0
B_abs_stockQCOM_in_0_5_7_0: o_0_5_7_0_QCOM + x_0_5_7_0_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7_1: o_0_5_7_1_QCOM + x_0_5_7_1_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7_2: o_0_5_7_2_QCOM + x_0_5_7_2_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7_3: o_0_5_7_3_QCOM + x_0_5_7_3_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7_4: o_0_5_7_4_QCOM + x_0_5_7_4_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_5_7_5: o_0_5_7_5_QCOM + x_0_5_7_5_QCOM - x_0_5_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6: o_0_6_QCOM + x_0_6_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_6_0: o_0_6_0_QCOM + x_0_6_0_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_0_0: o_0_6_0_0_QCOM + x_0_6_0_0_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_0_1: o_0_6_0_1_QCOM + x_0_6_0_1_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_0_2: o_0_6_0_2_QCOM + x_0_6_0_2_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_0_3: o_0_6_0_3_QCOM + x_0_6_0_3_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_0_4: o_0_6_0_4_QCOM + x_0_6_0_4_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_0_5: o_0_6_0_5_QCOM + x_0_6_0_5_QCOM - x_0_6_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1: o_0_6_1_QCOM + x_0_6_1_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_1_0: o_0_6_1_0_QCOM + x_0_6_1_0_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1_1: o_0_6_1_1_QCOM + x_0_6_1_1_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1_2: o_0_6_1_2_QCOM + x_0_6_1_2_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1_3: o_0_6_1_3_QCOM + x_0_6_1_3_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1_4: o_0_6_1_4_QCOM + x_0_6_1_4_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_1_5: o_0_6_1_5_QCOM + x_0_6_1_5_QCOM - x_0_6_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2: o_0_6_2_QCOM + x_0_6_2_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_2_0: o_0_6_2_0_QCOM + x_0_6_2_0_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2_1: o_0_6_2_1_QCOM + x_0_6_2_1_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2_2: o_0_6_2_2_QCOM + x_0_6_2_2_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2_3: o_0_6_2_3_QCOM + x_0_6_2_3_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2_4: o_0_6_2_4_QCOM + x_0_6_2_4_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_2_5: o_0_6_2_5_QCOM + x_0_6_2_5_QCOM - x_0_6_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3: o_0_6_3_QCOM + x_0_6_3_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_3_0: o_0_6_3_0_QCOM + x_0_6_3_0_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3_1: o_0_6_3_1_QCOM + x_0_6_3_1_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3_2: o_0_6_3_2_QCOM + x_0_6_3_2_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3_3: o_0_6_3_3_QCOM + x_0_6_3_3_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3_4: o_0_6_3_4_QCOM + x_0_6_3_4_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_3_5: o_0_6_3_5_QCOM + x_0_6_3_5_QCOM - x_0_6_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4: o_0_6_4_QCOM + x_0_6_4_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_4_0: o_0_6_4_0_QCOM + x_0_6_4_0_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4_1: o_0_6_4_1_QCOM + x_0_6_4_1_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4_2: o_0_6_4_2_QCOM + x_0_6_4_2_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4_3: o_0_6_4_3_QCOM + x_0_6_4_3_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4_4: o_0_6_4_4_QCOM + x_0_6_4_4_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_4_5: o_0_6_4_5_QCOM + x_0_6_4_5_QCOM - x_0_6_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5: o_0_6_5_QCOM + x_0_6_5_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_5_0: o_0_6_5_0_QCOM + x_0_6_5_0_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5_1: o_0_6_5_1_QCOM + x_0_6_5_1_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5_2: o_0_6_5_2_QCOM + x_0_6_5_2_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5_3: o_0_6_5_3_QCOM + x_0_6_5_3_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5_4: o_0_6_5_4_QCOM + x_0_6_5_4_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_5_5: o_0_6_5_5_QCOM + x_0_6_5_5_QCOM - x_0_6_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6: o_0_6_6_QCOM + x_0_6_6_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_6_0: o_0_6_6_0_QCOM + x_0_6_6_0_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6_1: o_0_6_6_1_QCOM + x_0_6_6_1_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6_2: o_0_6_6_2_QCOM + x_0_6_6_2_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6_3: o_0_6_6_3_QCOM + x_0_6_6_3_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6_4: o_0_6_6_4_QCOM + x_0_6_6_4_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_6_5: o_0_6_6_5_QCOM + x_0_6_6_5_QCOM - x_0_6_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7: o_0_6_7_QCOM + x_0_6_7_QCOM - x_0_6_QCOM >= 0
B_abs_stockQCOM_in_0_6_7_0: o_0_6_7_0_QCOM + x_0_6_7_0_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7_1: o_0_6_7_1_QCOM + x_0_6_7_1_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7_2: o_0_6_7_2_QCOM + x_0_6_7_2_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7_3: o_0_6_7_3_QCOM + x_0_6_7_3_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7_4: o_0_6_7_4_QCOM + x_0_6_7_4_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_6_7_5: o_0_6_7_5_QCOM + x_0_6_7_5_QCOM - x_0_6_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7: o_0_7_QCOM + x_0_7_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_7_0: o_0_7_0_QCOM + x_0_7_0_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_0_0: o_0_7_0_0_QCOM + x_0_7_0_0_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_0_1: o_0_7_0_1_QCOM + x_0_7_0_1_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_0_2: o_0_7_0_2_QCOM + x_0_7_0_2_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_0_3: o_0_7_0_3_QCOM + x_0_7_0_3_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_0_4: o_0_7_0_4_QCOM + x_0_7_0_4_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_0_5: o_0_7_0_5_QCOM + x_0_7_0_5_QCOM - x_0_7_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1: o_0_7_1_QCOM + x_0_7_1_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_1_0: o_0_7_1_0_QCOM + x_0_7_1_0_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1_1: o_0_7_1_1_QCOM + x_0_7_1_1_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1_2: o_0_7_1_2_QCOM + x_0_7_1_2_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1_3: o_0_7_1_3_QCOM + x_0_7_1_3_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1_4: o_0_7_1_4_QCOM + x_0_7_1_4_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_1_5: o_0_7_1_5_QCOM + x_0_7_1_5_QCOM - x_0_7_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2: o_0_7_2_QCOM + x_0_7_2_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_2_0: o_0_7_2_0_QCOM + x_0_7_2_0_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2_1: o_0_7_2_1_QCOM + x_0_7_2_1_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2_2: o_0_7_2_2_QCOM + x_0_7_2_2_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2_3: o_0_7_2_3_QCOM + x_0_7_2_3_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2_4: o_0_7_2_4_QCOM + x_0_7_2_4_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_2_5: o_0_7_2_5_QCOM + x_0_7_2_5_QCOM - x_0_7_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3: o_0_7_3_QCOM + x_0_7_3_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_3_0: o_0_7_3_0_QCOM + x_0_7_3_0_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3_1: o_0_7_3_1_QCOM + x_0_7_3_1_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3_2: o_0_7_3_2_QCOM + x_0_7_3_2_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3_3: o_0_7_3_3_QCOM + x_0_7_3_3_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3_4: o_0_7_3_4_QCOM + x_0_7_3_4_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_3_5: o_0_7_3_5_QCOM + x_0_7_3_5_QCOM - x_0_7_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4: o_0_7_4_QCOM + x_0_7_4_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_4_0: o_0_7_4_0_QCOM + x_0_7_4_0_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4_1: o_0_7_4_1_QCOM + x_0_7_4_1_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4_2: o_0_7_4_2_QCOM + x_0_7_4_2_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4_3: o_0_7_4_3_QCOM + x_0_7_4_3_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4_4: o_0_7_4_4_QCOM + x_0_7_4_4_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_4_5: o_0_7_4_5_QCOM + x_0_7_4_5_QCOM - x_0_7_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5: o_0_7_5_QCOM + x_0_7_5_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_5_0: o_0_7_5_0_QCOM + x_0_7_5_0_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5_1: o_0_7_5_1_QCOM + x_0_7_5_1_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5_2: o_0_7_5_2_QCOM + x_0_7_5_2_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5_3: o_0_7_5_3_QCOM + x_0_7_5_3_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5_4: o_0_7_5_4_QCOM + x_0_7_5_4_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_5_5: o_0_7_5_5_QCOM + x_0_7_5_5_QCOM - x_0_7_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6: o_0_7_6_QCOM + x_0_7_6_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_6_0: o_0_7_6_0_QCOM + x_0_7_6_0_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6_1: o_0_7_6_1_QCOM + x_0_7_6_1_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6_2: o_0_7_6_2_QCOM + x_0_7_6_2_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6_3: o_0_7_6_3_QCOM + x_0_7_6_3_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6_4: o_0_7_6_4_QCOM + x_0_7_6_4_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_6_5: o_0_7_6_5_QCOM + x_0_7_6_5_QCOM - x_0_7_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7: o_0_7_7_QCOM + x_0_7_7_QCOM - x_0_7_QCOM >= 0
B_abs_stockQCOM_in_0_7_7_0: o_0_7_7_0_QCOM + x_0_7_7_0_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7_1: o_0_7_7_1_QCOM + x_0_7_7_1_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7_2: o_0_7_7_2_QCOM + x_0_7_7_2_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7_3: o_0_7_7_3_QCOM + x_0_7_7_3_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7_4: o_0_7_7_4_QCOM + x_0_7_7_4_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_7_7_5: o_0_7_7_5_QCOM + x_0_7_7_5_QCOM - x_0_7_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8: o_0_8_QCOM + x_0_8_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_8_0: o_0_8_0_QCOM + x_0_8_0_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_0_0: o_0_8_0_0_QCOM + x_0_8_0_0_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_0_1: o_0_8_0_1_QCOM + x_0_8_0_1_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_0_2: o_0_8_0_2_QCOM + x_0_8_0_2_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_0_3: o_0_8_0_3_QCOM + x_0_8_0_3_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_0_4: o_0_8_0_4_QCOM + x_0_8_0_4_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_0_5: o_0_8_0_5_QCOM + x_0_8_0_5_QCOM - x_0_8_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1: o_0_8_1_QCOM + x_0_8_1_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_1_0: o_0_8_1_0_QCOM + x_0_8_1_0_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1_1: o_0_8_1_1_QCOM + x_0_8_1_1_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1_2: o_0_8_1_2_QCOM + x_0_8_1_2_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1_3: o_0_8_1_3_QCOM + x_0_8_1_3_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1_4: o_0_8_1_4_QCOM + x_0_8_1_4_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_1_5: o_0_8_1_5_QCOM + x_0_8_1_5_QCOM - x_0_8_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2: o_0_8_2_QCOM + x_0_8_2_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_2_0: o_0_8_2_0_QCOM + x_0_8_2_0_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2_1: o_0_8_2_1_QCOM + x_0_8_2_1_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2_2: o_0_8_2_2_QCOM + x_0_8_2_2_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2_3: o_0_8_2_3_QCOM + x_0_8_2_3_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2_4: o_0_8_2_4_QCOM + x_0_8_2_4_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_2_5: o_0_8_2_5_QCOM + x_0_8_2_5_QCOM - x_0_8_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3: o_0_8_3_QCOM + x_0_8_3_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_3_0: o_0_8_3_0_QCOM + x_0_8_3_0_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3_1: o_0_8_3_1_QCOM + x_0_8_3_1_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3_2: o_0_8_3_2_QCOM + x_0_8_3_2_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3_3: o_0_8_3_3_QCOM + x_0_8_3_3_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3_4: o_0_8_3_4_QCOM + x_0_8_3_4_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_3_5: o_0_8_3_5_QCOM + x_0_8_3_5_QCOM - x_0_8_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4: o_0_8_4_QCOM + x_0_8_4_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_4_0: o_0_8_4_0_QCOM + x_0_8_4_0_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4_1: o_0_8_4_1_QCOM + x_0_8_4_1_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4_2: o_0_8_4_2_QCOM + x_0_8_4_2_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4_3: o_0_8_4_3_QCOM + x_0_8_4_3_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4_4: o_0_8_4_4_QCOM + x_0_8_4_4_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_4_5: o_0_8_4_5_QCOM + x_0_8_4_5_QCOM - x_0_8_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5: o_0_8_5_QCOM + x_0_8_5_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_5_0: o_0_8_5_0_QCOM + x_0_8_5_0_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5_1: o_0_8_5_1_QCOM + x_0_8_5_1_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5_2: o_0_8_5_2_QCOM + x_0_8_5_2_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5_3: o_0_8_5_3_QCOM + x_0_8_5_3_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5_4: o_0_8_5_4_QCOM + x_0_8_5_4_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_5_5: o_0_8_5_5_QCOM + x_0_8_5_5_QCOM - x_0_8_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6: o_0_8_6_QCOM + x_0_8_6_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_6_0: o_0_8_6_0_QCOM + x_0_8_6_0_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6_1: o_0_8_6_1_QCOM + x_0_8_6_1_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6_2: o_0_8_6_2_QCOM + x_0_8_6_2_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6_3: o_0_8_6_3_QCOM + x_0_8_6_3_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6_4: o_0_8_6_4_QCOM + x_0_8_6_4_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_6_5: o_0_8_6_5_QCOM + x_0_8_6_5_QCOM - x_0_8_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7: o_0_8_7_QCOM + x_0_8_7_QCOM - x_0_8_QCOM >= 0
B_abs_stockQCOM_in_0_8_7_0: o_0_8_7_0_QCOM + x_0_8_7_0_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7_1: o_0_8_7_1_QCOM + x_0_8_7_1_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7_2: o_0_8_7_2_QCOM + x_0_8_7_2_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7_3: o_0_8_7_3_QCOM + x_0_8_7_3_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7_4: o_0_8_7_4_QCOM + x_0_8_7_4_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_8_7_5: o_0_8_7_5_QCOM + x_0_8_7_5_QCOM - x_0_8_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9: o_0_9_QCOM + x_0_9_QCOM - x_0_QCOM >= 0
B_abs_stockQCOM_in_0_9_0: o_0_9_0_QCOM + x_0_9_0_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_0_0: o_0_9_0_0_QCOM + x_0_9_0_0_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_0_1: o_0_9_0_1_QCOM + x_0_9_0_1_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_0_2: o_0_9_0_2_QCOM + x_0_9_0_2_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_0_3: o_0_9_0_3_QCOM + x_0_9_0_3_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_0_4: o_0_9_0_4_QCOM + x_0_9_0_4_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_0_5: o_0_9_0_5_QCOM + x_0_9_0_5_QCOM - x_0_9_0_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1: o_0_9_1_QCOM + x_0_9_1_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_1_0: o_0_9_1_0_QCOM + x_0_9_1_0_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1_1: o_0_9_1_1_QCOM + x_0_9_1_1_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1_2: o_0_9_1_2_QCOM + x_0_9_1_2_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1_3: o_0_9_1_3_QCOM + x_0_9_1_3_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1_4: o_0_9_1_4_QCOM + x_0_9_1_4_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_1_5: o_0_9_1_5_QCOM + x_0_9_1_5_QCOM - x_0_9_1_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2: o_0_9_2_QCOM + x_0_9_2_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_2_0: o_0_9_2_0_QCOM + x_0_9_2_0_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2_1: o_0_9_2_1_QCOM + x_0_9_2_1_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2_2: o_0_9_2_2_QCOM + x_0_9_2_2_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2_3: o_0_9_2_3_QCOM + x_0_9_2_3_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2_4: o_0_9_2_4_QCOM + x_0_9_2_4_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_2_5: o_0_9_2_5_QCOM + x_0_9_2_5_QCOM - x_0_9_2_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3: o_0_9_3_QCOM + x_0_9_3_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_3_0: o_0_9_3_0_QCOM + x_0_9_3_0_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3_1: o_0_9_3_1_QCOM + x_0_9_3_1_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3_2: o_0_9_3_2_QCOM + x_0_9_3_2_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3_3: o_0_9_3_3_QCOM + x_0_9_3_3_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3_4: o_0_9_3_4_QCOM + x_0_9_3_4_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_3_5: o_0_9_3_5_QCOM + x_0_9_3_5_QCOM - x_0_9_3_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4: o_0_9_4_QCOM + x_0_9_4_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_4_0: o_0_9_4_0_QCOM + x_0_9_4_0_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4_1: o_0_9_4_1_QCOM + x_0_9_4_1_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4_2: o_0_9_4_2_QCOM + x_0_9_4_2_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4_3: o_0_9_4_3_QCOM + x_0_9_4_3_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4_4: o_0_9_4_4_QCOM + x_0_9_4_4_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_4_5: o_0_9_4_5_QCOM + x_0_9_4_5_QCOM - x_0_9_4_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5: o_0_9_5_QCOM + x_0_9_5_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_5_0: o_0_9_5_0_QCOM + x_0_9_5_0_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5_1: o_0_9_5_1_QCOM + x_0_9_5_1_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5_2: o_0_9_5_2_QCOM + x_0_9_5_2_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5_3: o_0_9_5_3_QCOM + x_0_9_5_3_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5_4: o_0_9_5_4_QCOM + x_0_9_5_4_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_5_5: o_0_9_5_5_QCOM + x_0_9_5_5_QCOM - x_0_9_5_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6: o_0_9_6_QCOM + x_0_9_6_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_6_0: o_0_9_6_0_QCOM + x_0_9_6_0_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6_1: o_0_9_6_1_QCOM + x_0_9_6_1_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6_2: o_0_9_6_2_QCOM + x_0_9_6_2_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6_3: o_0_9_6_3_QCOM + x_0_9_6_3_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6_4: o_0_9_6_4_QCOM + x_0_9_6_4_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_6_5: o_0_9_6_5_QCOM + x_0_9_6_5_QCOM - x_0_9_6_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7: o_0_9_7_QCOM + x_0_9_7_QCOM - x_0_9_QCOM >= 0
B_abs_stockQCOM_in_0_9_7_0: o_0_9_7_0_QCOM + x_0_9_7_0_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7_1: o_0_9_7_1_QCOM + x_0_9_7_1_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7_2: o_0_9_7_2_QCOM + x_0_9_7_2_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7_3: o_0_9_7_3_QCOM + x_0_9_7_3_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7_4: o_0_9_7_4_QCOM + x_0_9_7_4_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockQCOM_in_0_9_7_5: o_0_9_7_5_QCOM + x_0_9_7_5_QCOM - x_0_9_7_QCOM
 >= 0
B_abs_stockSBUX_in_0_0: o_0_0_SBUX + x_0_0_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_0: o_0_0_0_SBUX + x_0_0_0_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_0_0: o_0_0_0_0_SBUX + x_0_0_0_0_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_0_1: o_0_0_0_1_SBUX + x_0_0_0_1_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_0_2: o_0_0_0_2_SBUX + x_0_0_0_2_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_0_3: o_0_0_0_3_SBUX + x_0_0_0_3_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_0_4: o_0_0_0_4_SBUX + x_0_0_0_4_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_0_5: o_0_0_0_5_SBUX + x_0_0_0_5_SBUX - x_0_0_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1: o_0_0_1_SBUX + x_0_0_1_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_1_0: o_0_0_1_0_SBUX + x_0_0_1_0_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1_1: o_0_0_1_1_SBUX + x_0_0_1_1_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1_2: o_0_0_1_2_SBUX + x_0_0_1_2_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1_3: o_0_0_1_3_SBUX + x_0_0_1_3_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1_4: o_0_0_1_4_SBUX + x_0_0_1_4_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_1_5: o_0_0_1_5_SBUX + x_0_0_1_5_SBUX - x_0_0_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2: o_0_0_2_SBUX + x_0_0_2_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_2_0: o_0_0_2_0_SBUX + x_0_0_2_0_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2_1: o_0_0_2_1_SBUX + x_0_0_2_1_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2_2: o_0_0_2_2_SBUX + x_0_0_2_2_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2_3: o_0_0_2_3_SBUX + x_0_0_2_3_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2_4: o_0_0_2_4_SBUX + x_0_0_2_4_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_2_5: o_0_0_2_5_SBUX + x_0_0_2_5_SBUX - x_0_0_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3: o_0_0_3_SBUX + x_0_0_3_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_3_0: o_0_0_3_0_SBUX + x_0_0_3_0_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3_1: o_0_0_3_1_SBUX + x_0_0_3_1_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3_2: o_0_0_3_2_SBUX + x_0_0_3_2_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3_3: o_0_0_3_3_SBUX + x_0_0_3_3_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3_4: o_0_0_3_4_SBUX + x_0_0_3_4_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_3_5: o_0_0_3_5_SBUX + x_0_0_3_5_SBUX - x_0_0_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4: o_0_0_4_SBUX + x_0_0_4_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_4_0: o_0_0_4_0_SBUX + x_0_0_4_0_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4_1: o_0_0_4_1_SBUX + x_0_0_4_1_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4_2: o_0_0_4_2_SBUX + x_0_0_4_2_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4_3: o_0_0_4_3_SBUX + x_0_0_4_3_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4_4: o_0_0_4_4_SBUX + x_0_0_4_4_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_4_5: o_0_0_4_5_SBUX + x_0_0_4_5_SBUX - x_0_0_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5: o_0_0_5_SBUX + x_0_0_5_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_5_0: o_0_0_5_0_SBUX + x_0_0_5_0_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5_1: o_0_0_5_1_SBUX + x_0_0_5_1_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5_2: o_0_0_5_2_SBUX + x_0_0_5_2_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5_3: o_0_0_5_3_SBUX + x_0_0_5_3_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5_4: o_0_0_5_4_SBUX + x_0_0_5_4_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_5_5: o_0_0_5_5_SBUX + x_0_0_5_5_SBUX - x_0_0_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6: o_0_0_6_SBUX + x_0_0_6_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_6_0: o_0_0_6_0_SBUX + x_0_0_6_0_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6_1: o_0_0_6_1_SBUX + x_0_0_6_1_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6_2: o_0_0_6_2_SBUX + x_0_0_6_2_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6_3: o_0_0_6_3_SBUX + x_0_0_6_3_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6_4: o_0_0_6_4_SBUX + x_0_0_6_4_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_6_5: o_0_0_6_5_SBUX + x_0_0_6_5_SBUX - x_0_0_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7: o_0_0_7_SBUX + x_0_0_7_SBUX - x_0_0_SBUX >= 0
B_abs_stockSBUX_in_0_0_7_0: o_0_0_7_0_SBUX + x_0_0_7_0_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7_1: o_0_0_7_1_SBUX + x_0_0_7_1_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7_2: o_0_0_7_2_SBUX + x_0_0_7_2_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7_3: o_0_0_7_3_SBUX + x_0_0_7_3_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7_4: o_0_0_7_4_SBUX + x_0_0_7_4_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_0_7_5: o_0_0_7_5_SBUX + x_0_0_7_5_SBUX - x_0_0_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1: o_0_1_SBUX + x_0_1_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_1_0: o_0_1_0_SBUX + x_0_1_0_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_0_0: o_0_1_0_0_SBUX + x_0_1_0_0_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_0_1: o_0_1_0_1_SBUX + x_0_1_0_1_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_0_2: o_0_1_0_2_SBUX + x_0_1_0_2_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_0_3: o_0_1_0_3_SBUX + x_0_1_0_3_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_0_4: o_0_1_0_4_SBUX + x_0_1_0_4_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_0_5: o_0_1_0_5_SBUX + x_0_1_0_5_SBUX - x_0_1_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1: o_0_1_1_SBUX + x_0_1_1_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_1_0: o_0_1_1_0_SBUX + x_0_1_1_0_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1_1: o_0_1_1_1_SBUX + x_0_1_1_1_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1_2: o_0_1_1_2_SBUX + x_0_1_1_2_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1_3: o_0_1_1_3_SBUX + x_0_1_1_3_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1_4: o_0_1_1_4_SBUX + x_0_1_1_4_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_1_5: o_0_1_1_5_SBUX + x_0_1_1_5_SBUX - x_0_1_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2: o_0_1_2_SBUX + x_0_1_2_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_2_0: o_0_1_2_0_SBUX + x_0_1_2_0_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2_1: o_0_1_2_1_SBUX + x_0_1_2_1_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2_2: o_0_1_2_2_SBUX + x_0_1_2_2_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2_3: o_0_1_2_3_SBUX + x_0_1_2_3_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2_4: o_0_1_2_4_SBUX + x_0_1_2_4_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_2_5: o_0_1_2_5_SBUX + x_0_1_2_5_SBUX - x_0_1_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3: o_0_1_3_SBUX + x_0_1_3_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_3_0: o_0_1_3_0_SBUX + x_0_1_3_0_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3_1: o_0_1_3_1_SBUX + x_0_1_3_1_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3_2: o_0_1_3_2_SBUX + x_0_1_3_2_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3_3: o_0_1_3_3_SBUX + x_0_1_3_3_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3_4: o_0_1_3_4_SBUX + x_0_1_3_4_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_3_5: o_0_1_3_5_SBUX + x_0_1_3_5_SBUX - x_0_1_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4: o_0_1_4_SBUX + x_0_1_4_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_4_0: o_0_1_4_0_SBUX + x_0_1_4_0_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4_1: o_0_1_4_1_SBUX + x_0_1_4_1_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4_2: o_0_1_4_2_SBUX + x_0_1_4_2_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4_3: o_0_1_4_3_SBUX + x_0_1_4_3_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4_4: o_0_1_4_4_SBUX + x_0_1_4_4_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_4_5: o_0_1_4_5_SBUX + x_0_1_4_5_SBUX - x_0_1_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5: o_0_1_5_SBUX + x_0_1_5_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_5_0: o_0_1_5_0_SBUX + x_0_1_5_0_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5_1: o_0_1_5_1_SBUX + x_0_1_5_1_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5_2: o_0_1_5_2_SBUX + x_0_1_5_2_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5_3: o_0_1_5_3_SBUX + x_0_1_5_3_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5_4: o_0_1_5_4_SBUX + x_0_1_5_4_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_5_5: o_0_1_5_5_SBUX + x_0_1_5_5_SBUX - x_0_1_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6: o_0_1_6_SBUX + x_0_1_6_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_6_0: o_0_1_6_0_SBUX + x_0_1_6_0_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6_1: o_0_1_6_1_SBUX + x_0_1_6_1_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6_2: o_0_1_6_2_SBUX + x_0_1_6_2_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6_3: o_0_1_6_3_SBUX + x_0_1_6_3_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6_4: o_0_1_6_4_SBUX + x_0_1_6_4_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_6_5: o_0_1_6_5_SBUX + x_0_1_6_5_SBUX - x_0_1_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7: o_0_1_7_SBUX + x_0_1_7_SBUX - x_0_1_SBUX >= 0
B_abs_stockSBUX_in_0_1_7_0: o_0_1_7_0_SBUX + x_0_1_7_0_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7_1: o_0_1_7_1_SBUX + x_0_1_7_1_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7_2: o_0_1_7_2_SBUX + x_0_1_7_2_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7_3: o_0_1_7_3_SBUX + x_0_1_7_3_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7_4: o_0_1_7_4_SBUX + x_0_1_7_4_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_1_7_5: o_0_1_7_5_SBUX + x_0_1_7_5_SBUX - x_0_1_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2: o_0_2_SBUX + x_0_2_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_2_0: o_0_2_0_SBUX + x_0_2_0_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_0_0: o_0_2_0_0_SBUX + x_0_2_0_0_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_0_1: o_0_2_0_1_SBUX + x_0_2_0_1_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_0_2: o_0_2_0_2_SBUX + x_0_2_0_2_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_0_3: o_0_2_0_3_SBUX + x_0_2_0_3_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_0_4: o_0_2_0_4_SBUX + x_0_2_0_4_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_0_5: o_0_2_0_5_SBUX + x_0_2_0_5_SBUX - x_0_2_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1: o_0_2_1_SBUX + x_0_2_1_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_1_0: o_0_2_1_0_SBUX + x_0_2_1_0_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1_1: o_0_2_1_1_SBUX + x_0_2_1_1_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1_2: o_0_2_1_2_SBUX + x_0_2_1_2_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1_3: o_0_2_1_3_SBUX + x_0_2_1_3_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1_4: o_0_2_1_4_SBUX + x_0_2_1_4_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_1_5: o_0_2_1_5_SBUX + x_0_2_1_5_SBUX - x_0_2_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2: o_0_2_2_SBUX + x_0_2_2_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_2_0: o_0_2_2_0_SBUX + x_0_2_2_0_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2_1: o_0_2_2_1_SBUX + x_0_2_2_1_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2_2: o_0_2_2_2_SBUX + x_0_2_2_2_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2_3: o_0_2_2_3_SBUX + x_0_2_2_3_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2_4: o_0_2_2_4_SBUX + x_0_2_2_4_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_2_5: o_0_2_2_5_SBUX + x_0_2_2_5_SBUX - x_0_2_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3: o_0_2_3_SBUX + x_0_2_3_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_3_0: o_0_2_3_0_SBUX + x_0_2_3_0_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3_1: o_0_2_3_1_SBUX + x_0_2_3_1_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3_2: o_0_2_3_2_SBUX + x_0_2_3_2_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3_3: o_0_2_3_3_SBUX + x_0_2_3_3_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3_4: o_0_2_3_4_SBUX + x_0_2_3_4_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_3_5: o_0_2_3_5_SBUX + x_0_2_3_5_SBUX - x_0_2_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4: o_0_2_4_SBUX + x_0_2_4_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_4_0: o_0_2_4_0_SBUX + x_0_2_4_0_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4_1: o_0_2_4_1_SBUX + x_0_2_4_1_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4_2: o_0_2_4_2_SBUX + x_0_2_4_2_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4_3: o_0_2_4_3_SBUX + x_0_2_4_3_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4_4: o_0_2_4_4_SBUX + x_0_2_4_4_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_4_5: o_0_2_4_5_SBUX + x_0_2_4_5_SBUX - x_0_2_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5: o_0_2_5_SBUX + x_0_2_5_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_5_0: o_0_2_5_0_SBUX + x_0_2_5_0_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5_1: o_0_2_5_1_SBUX + x_0_2_5_1_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5_2: o_0_2_5_2_SBUX + x_0_2_5_2_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5_3: o_0_2_5_3_SBUX + x_0_2_5_3_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5_4: o_0_2_5_4_SBUX + x_0_2_5_4_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_5_5: o_0_2_5_5_SBUX + x_0_2_5_5_SBUX - x_0_2_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6: o_0_2_6_SBUX + x_0_2_6_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_6_0: o_0_2_6_0_SBUX + x_0_2_6_0_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6_1: o_0_2_6_1_SBUX + x_0_2_6_1_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6_2: o_0_2_6_2_SBUX + x_0_2_6_2_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6_3: o_0_2_6_3_SBUX + x_0_2_6_3_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6_4: o_0_2_6_4_SBUX + x_0_2_6_4_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_6_5: o_0_2_6_5_SBUX + x_0_2_6_5_SBUX - x_0_2_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7: o_0_2_7_SBUX + x_0_2_7_SBUX - x_0_2_SBUX >= 0
B_abs_stockSBUX_in_0_2_7_0: o_0_2_7_0_SBUX + x_0_2_7_0_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7_1: o_0_2_7_1_SBUX + x_0_2_7_1_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7_2: o_0_2_7_2_SBUX + x_0_2_7_2_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7_3: o_0_2_7_3_SBUX + x_0_2_7_3_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7_4: o_0_2_7_4_SBUX + x_0_2_7_4_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_2_7_5: o_0_2_7_5_SBUX + x_0_2_7_5_SBUX - x_0_2_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3: o_0_3_SBUX + x_0_3_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_3_0: o_0_3_0_SBUX + x_0_3_0_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_0_0: o_0_3_0_0_SBUX + x_0_3_0_0_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_0_1: o_0_3_0_1_SBUX + x_0_3_0_1_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_0_2: o_0_3_0_2_SBUX + x_0_3_0_2_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_0_3: o_0_3_0_3_SBUX + x_0_3_0_3_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_0_4: o_0_3_0_4_SBUX + x_0_3_0_4_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_0_5: o_0_3_0_5_SBUX + x_0_3_0_5_SBUX - x_0_3_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1: o_0_3_1_SBUX + x_0_3_1_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_1_0: o_0_3_1_0_SBUX + x_0_3_1_0_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1_1: o_0_3_1_1_SBUX + x_0_3_1_1_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1_2: o_0_3_1_2_SBUX + x_0_3_1_2_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1_3: o_0_3_1_3_SBUX + x_0_3_1_3_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1_4: o_0_3_1_4_SBUX + x_0_3_1_4_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_1_5: o_0_3_1_5_SBUX + x_0_3_1_5_SBUX - x_0_3_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2: o_0_3_2_SBUX + x_0_3_2_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_2_0: o_0_3_2_0_SBUX + x_0_3_2_0_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2_1: o_0_3_2_1_SBUX + x_0_3_2_1_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2_2: o_0_3_2_2_SBUX + x_0_3_2_2_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2_3: o_0_3_2_3_SBUX + x_0_3_2_3_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2_4: o_0_3_2_4_SBUX + x_0_3_2_4_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_2_5: o_0_3_2_5_SBUX + x_0_3_2_5_SBUX - x_0_3_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3: o_0_3_3_SBUX + x_0_3_3_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_3_0: o_0_3_3_0_SBUX + x_0_3_3_0_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3_1: o_0_3_3_1_SBUX + x_0_3_3_1_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3_2: o_0_3_3_2_SBUX + x_0_3_3_2_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3_3: o_0_3_3_3_SBUX + x_0_3_3_3_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3_4: o_0_3_3_4_SBUX + x_0_3_3_4_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_3_5: o_0_3_3_5_SBUX + x_0_3_3_5_SBUX - x_0_3_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4: o_0_3_4_SBUX + x_0_3_4_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_4_0: o_0_3_4_0_SBUX + x_0_3_4_0_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4_1: o_0_3_4_1_SBUX + x_0_3_4_1_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4_2: o_0_3_4_2_SBUX + x_0_3_4_2_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4_3: o_0_3_4_3_SBUX + x_0_3_4_3_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4_4: o_0_3_4_4_SBUX + x_0_3_4_4_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_4_5: o_0_3_4_5_SBUX + x_0_3_4_5_SBUX - x_0_3_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5: o_0_3_5_SBUX + x_0_3_5_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_5_0: o_0_3_5_0_SBUX + x_0_3_5_0_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5_1: o_0_3_5_1_SBUX + x_0_3_5_1_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5_2: o_0_3_5_2_SBUX + x_0_3_5_2_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5_3: o_0_3_5_3_SBUX + x_0_3_5_3_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5_4: o_0_3_5_4_SBUX + x_0_3_5_4_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_5_5: o_0_3_5_5_SBUX + x_0_3_5_5_SBUX - x_0_3_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6: o_0_3_6_SBUX + x_0_3_6_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_6_0: o_0_3_6_0_SBUX + x_0_3_6_0_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6_1: o_0_3_6_1_SBUX + x_0_3_6_1_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6_2: o_0_3_6_2_SBUX + x_0_3_6_2_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6_3: o_0_3_6_3_SBUX + x_0_3_6_3_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6_4: o_0_3_6_4_SBUX + x_0_3_6_4_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_6_5: o_0_3_6_5_SBUX + x_0_3_6_5_SBUX - x_0_3_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7: o_0_3_7_SBUX + x_0_3_7_SBUX - x_0_3_SBUX >= 0
B_abs_stockSBUX_in_0_3_7_0: o_0_3_7_0_SBUX + x_0_3_7_0_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7_1: o_0_3_7_1_SBUX + x_0_3_7_1_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7_2: o_0_3_7_2_SBUX + x_0_3_7_2_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7_3: o_0_3_7_3_SBUX + x_0_3_7_3_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7_4: o_0_3_7_4_SBUX + x_0_3_7_4_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_3_7_5: o_0_3_7_5_SBUX + x_0_3_7_5_SBUX - x_0_3_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4: o_0_4_SBUX + x_0_4_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_4_0: o_0_4_0_SBUX + x_0_4_0_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_0_0: o_0_4_0_0_SBUX + x_0_4_0_0_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_0_1: o_0_4_0_1_SBUX + x_0_4_0_1_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_0_2: o_0_4_0_2_SBUX + x_0_4_0_2_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_0_3: o_0_4_0_3_SBUX + x_0_4_0_3_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_0_4: o_0_4_0_4_SBUX + x_0_4_0_4_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_0_5: o_0_4_0_5_SBUX + x_0_4_0_5_SBUX - x_0_4_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1: o_0_4_1_SBUX + x_0_4_1_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_1_0: o_0_4_1_0_SBUX + x_0_4_1_0_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1_1: o_0_4_1_1_SBUX + x_0_4_1_1_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1_2: o_0_4_1_2_SBUX + x_0_4_1_2_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1_3: o_0_4_1_3_SBUX + x_0_4_1_3_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1_4: o_0_4_1_4_SBUX + x_0_4_1_4_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_1_5: o_0_4_1_5_SBUX + x_0_4_1_5_SBUX - x_0_4_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2: o_0_4_2_SBUX + x_0_4_2_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_2_0: o_0_4_2_0_SBUX + x_0_4_2_0_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2_1: o_0_4_2_1_SBUX + x_0_4_2_1_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2_2: o_0_4_2_2_SBUX + x_0_4_2_2_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2_3: o_0_4_2_3_SBUX + x_0_4_2_3_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2_4: o_0_4_2_4_SBUX + x_0_4_2_4_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_2_5: o_0_4_2_5_SBUX + x_0_4_2_5_SBUX - x_0_4_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3: o_0_4_3_SBUX + x_0_4_3_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_3_0: o_0_4_3_0_SBUX + x_0_4_3_0_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3_1: o_0_4_3_1_SBUX + x_0_4_3_1_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3_2: o_0_4_3_2_SBUX + x_0_4_3_2_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3_3: o_0_4_3_3_SBUX + x_0_4_3_3_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3_4: o_0_4_3_4_SBUX + x_0_4_3_4_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_3_5: o_0_4_3_5_SBUX + x_0_4_3_5_SBUX - x_0_4_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4: o_0_4_4_SBUX + x_0_4_4_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_4_0: o_0_4_4_0_SBUX + x_0_4_4_0_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4_1: o_0_4_4_1_SBUX + x_0_4_4_1_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4_2: o_0_4_4_2_SBUX + x_0_4_4_2_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4_3: o_0_4_4_3_SBUX + x_0_4_4_3_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4_4: o_0_4_4_4_SBUX + x_0_4_4_4_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_4_5: o_0_4_4_5_SBUX + x_0_4_4_5_SBUX - x_0_4_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5: o_0_4_5_SBUX + x_0_4_5_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_5_0: o_0_4_5_0_SBUX + x_0_4_5_0_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5_1: o_0_4_5_1_SBUX + x_0_4_5_1_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5_2: o_0_4_5_2_SBUX + x_0_4_5_2_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5_3: o_0_4_5_3_SBUX + x_0_4_5_3_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5_4: o_0_4_5_4_SBUX + x_0_4_5_4_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_5_5: o_0_4_5_5_SBUX + x_0_4_5_5_SBUX - x_0_4_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6: o_0_4_6_SBUX + x_0_4_6_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_6_0: o_0_4_6_0_SBUX + x_0_4_6_0_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6_1: o_0_4_6_1_SBUX + x_0_4_6_1_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6_2: o_0_4_6_2_SBUX + x_0_4_6_2_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6_3: o_0_4_6_3_SBUX + x_0_4_6_3_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6_4: o_0_4_6_4_SBUX + x_0_4_6_4_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_6_5: o_0_4_6_5_SBUX + x_0_4_6_5_SBUX - x_0_4_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7: o_0_4_7_SBUX + x_0_4_7_SBUX - x_0_4_SBUX >= 0
B_abs_stockSBUX_in_0_4_7_0: o_0_4_7_0_SBUX + x_0_4_7_0_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7_1: o_0_4_7_1_SBUX + x_0_4_7_1_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7_2: o_0_4_7_2_SBUX + x_0_4_7_2_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7_3: o_0_4_7_3_SBUX + x_0_4_7_3_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7_4: o_0_4_7_4_SBUX + x_0_4_7_4_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_4_7_5: o_0_4_7_5_SBUX + x_0_4_7_5_SBUX - x_0_4_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5: o_0_5_SBUX + x_0_5_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_5_0: o_0_5_0_SBUX + x_0_5_0_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_0_0: o_0_5_0_0_SBUX + x_0_5_0_0_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_0_1: o_0_5_0_1_SBUX + x_0_5_0_1_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_0_2: o_0_5_0_2_SBUX + x_0_5_0_2_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_0_3: o_0_5_0_3_SBUX + x_0_5_0_3_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_0_4: o_0_5_0_4_SBUX + x_0_5_0_4_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_0_5: o_0_5_0_5_SBUX + x_0_5_0_5_SBUX - x_0_5_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1: o_0_5_1_SBUX + x_0_5_1_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_1_0: o_0_5_1_0_SBUX + x_0_5_1_0_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1_1: o_0_5_1_1_SBUX + x_0_5_1_1_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1_2: o_0_5_1_2_SBUX + x_0_5_1_2_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1_3: o_0_5_1_3_SBUX + x_0_5_1_3_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1_4: o_0_5_1_4_SBUX + x_0_5_1_4_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_1_5: o_0_5_1_5_SBUX + x_0_5_1_5_SBUX - x_0_5_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2: o_0_5_2_SBUX + x_0_5_2_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_2_0: o_0_5_2_0_SBUX + x_0_5_2_0_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2_1: o_0_5_2_1_SBUX + x_0_5_2_1_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2_2: o_0_5_2_2_SBUX + x_0_5_2_2_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2_3: o_0_5_2_3_SBUX + x_0_5_2_3_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2_4: o_0_5_2_4_SBUX + x_0_5_2_4_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_2_5: o_0_5_2_5_SBUX + x_0_5_2_5_SBUX - x_0_5_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3: o_0_5_3_SBUX + x_0_5_3_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_3_0: o_0_5_3_0_SBUX + x_0_5_3_0_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3_1: o_0_5_3_1_SBUX + x_0_5_3_1_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3_2: o_0_5_3_2_SBUX + x_0_5_3_2_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3_3: o_0_5_3_3_SBUX + x_0_5_3_3_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3_4: o_0_5_3_4_SBUX + x_0_5_3_4_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_3_5: o_0_5_3_5_SBUX + x_0_5_3_5_SBUX - x_0_5_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4: o_0_5_4_SBUX + x_0_5_4_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_4_0: o_0_5_4_0_SBUX + x_0_5_4_0_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4_1: o_0_5_4_1_SBUX + x_0_5_4_1_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4_2: o_0_5_4_2_SBUX + x_0_5_4_2_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4_3: o_0_5_4_3_SBUX + x_0_5_4_3_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4_4: o_0_5_4_4_SBUX + x_0_5_4_4_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_4_5: o_0_5_4_5_SBUX + x_0_5_4_5_SBUX - x_0_5_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5: o_0_5_5_SBUX + x_0_5_5_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_5_0: o_0_5_5_0_SBUX + x_0_5_5_0_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5_1: o_0_5_5_1_SBUX + x_0_5_5_1_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5_2: o_0_5_5_2_SBUX + x_0_5_5_2_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5_3: o_0_5_5_3_SBUX + x_0_5_5_3_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5_4: o_0_5_5_4_SBUX + x_0_5_5_4_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_5_5: o_0_5_5_5_SBUX + x_0_5_5_5_SBUX - x_0_5_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6: o_0_5_6_SBUX + x_0_5_6_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_6_0: o_0_5_6_0_SBUX + x_0_5_6_0_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6_1: o_0_5_6_1_SBUX + x_0_5_6_1_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6_2: o_0_5_6_2_SBUX + x_0_5_6_2_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6_3: o_0_5_6_3_SBUX + x_0_5_6_3_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6_4: o_0_5_6_4_SBUX + x_0_5_6_4_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_6_5: o_0_5_6_5_SBUX + x_0_5_6_5_SBUX - x_0_5_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7: o_0_5_7_SBUX + x_0_5_7_SBUX - x_0_5_SBUX >= 0
B_abs_stockSBUX_in_0_5_7_0: o_0_5_7_0_SBUX + x_0_5_7_0_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7_1: o_0_5_7_1_SBUX + x_0_5_7_1_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7_2: o_0_5_7_2_SBUX + x_0_5_7_2_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7_3: o_0_5_7_3_SBUX + x_0_5_7_3_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7_4: o_0_5_7_4_SBUX + x_0_5_7_4_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_5_7_5: o_0_5_7_5_SBUX + x_0_5_7_5_SBUX - x_0_5_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6: o_0_6_SBUX + x_0_6_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_6_0: o_0_6_0_SBUX + x_0_6_0_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_0_0: o_0_6_0_0_SBUX + x_0_6_0_0_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_0_1: o_0_6_0_1_SBUX + x_0_6_0_1_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_0_2: o_0_6_0_2_SBUX + x_0_6_0_2_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_0_3: o_0_6_0_3_SBUX + x_0_6_0_3_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_0_4: o_0_6_0_4_SBUX + x_0_6_0_4_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_0_5: o_0_6_0_5_SBUX + x_0_6_0_5_SBUX - x_0_6_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1: o_0_6_1_SBUX + x_0_6_1_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_1_0: o_0_6_1_0_SBUX + x_0_6_1_0_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1_1: o_0_6_1_1_SBUX + x_0_6_1_1_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1_2: o_0_6_1_2_SBUX + x_0_6_1_2_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1_3: o_0_6_1_3_SBUX + x_0_6_1_3_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1_4: o_0_6_1_4_SBUX + x_0_6_1_4_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_1_5: o_0_6_1_5_SBUX + x_0_6_1_5_SBUX - x_0_6_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2: o_0_6_2_SBUX + x_0_6_2_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_2_0: o_0_6_2_0_SBUX + x_0_6_2_0_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2_1: o_0_6_2_1_SBUX + x_0_6_2_1_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2_2: o_0_6_2_2_SBUX + x_0_6_2_2_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2_3: o_0_6_2_3_SBUX + x_0_6_2_3_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2_4: o_0_6_2_4_SBUX + x_0_6_2_4_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_2_5: o_0_6_2_5_SBUX + x_0_6_2_5_SBUX - x_0_6_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3: o_0_6_3_SBUX + x_0_6_3_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_3_0: o_0_6_3_0_SBUX + x_0_6_3_0_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3_1: o_0_6_3_1_SBUX + x_0_6_3_1_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3_2: o_0_6_3_2_SBUX + x_0_6_3_2_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3_3: o_0_6_3_3_SBUX + x_0_6_3_3_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3_4: o_0_6_3_4_SBUX + x_0_6_3_4_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_3_5: o_0_6_3_5_SBUX + x_0_6_3_5_SBUX - x_0_6_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4: o_0_6_4_SBUX + x_0_6_4_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_4_0: o_0_6_4_0_SBUX + x_0_6_4_0_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4_1: o_0_6_4_1_SBUX + x_0_6_4_1_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4_2: o_0_6_4_2_SBUX + x_0_6_4_2_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4_3: o_0_6_4_3_SBUX + x_0_6_4_3_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4_4: o_0_6_4_4_SBUX + x_0_6_4_4_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_4_5: o_0_6_4_5_SBUX + x_0_6_4_5_SBUX - x_0_6_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5: o_0_6_5_SBUX + x_0_6_5_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_5_0: o_0_6_5_0_SBUX + x_0_6_5_0_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5_1: o_0_6_5_1_SBUX + x_0_6_5_1_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5_2: o_0_6_5_2_SBUX + x_0_6_5_2_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5_3: o_0_6_5_3_SBUX + x_0_6_5_3_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5_4: o_0_6_5_4_SBUX + x_0_6_5_4_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_5_5: o_0_6_5_5_SBUX + x_0_6_5_5_SBUX - x_0_6_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6: o_0_6_6_SBUX + x_0_6_6_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_6_0: o_0_6_6_0_SBUX + x_0_6_6_0_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6_1: o_0_6_6_1_SBUX + x_0_6_6_1_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6_2: o_0_6_6_2_SBUX + x_0_6_6_2_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6_3: o_0_6_6_3_SBUX + x_0_6_6_3_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6_4: o_0_6_6_4_SBUX + x_0_6_6_4_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_6_5: o_0_6_6_5_SBUX + x_0_6_6_5_SBUX - x_0_6_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7: o_0_6_7_SBUX + x_0_6_7_SBUX - x_0_6_SBUX >= 0
B_abs_stockSBUX_in_0_6_7_0: o_0_6_7_0_SBUX + x_0_6_7_0_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7_1: o_0_6_7_1_SBUX + x_0_6_7_1_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7_2: o_0_6_7_2_SBUX + x_0_6_7_2_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7_3: o_0_6_7_3_SBUX + x_0_6_7_3_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7_4: o_0_6_7_4_SBUX + x_0_6_7_4_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_6_7_5: o_0_6_7_5_SBUX + x_0_6_7_5_SBUX - x_0_6_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7: o_0_7_SBUX + x_0_7_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_7_0: o_0_7_0_SBUX + x_0_7_0_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_0_0: o_0_7_0_0_SBUX + x_0_7_0_0_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_0_1: o_0_7_0_1_SBUX + x_0_7_0_1_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_0_2: o_0_7_0_2_SBUX + x_0_7_0_2_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_0_3: o_0_7_0_3_SBUX + x_0_7_0_3_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_0_4: o_0_7_0_4_SBUX + x_0_7_0_4_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_0_5: o_0_7_0_5_SBUX + x_0_7_0_5_SBUX - x_0_7_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1: o_0_7_1_SBUX + x_0_7_1_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_1_0: o_0_7_1_0_SBUX + x_0_7_1_0_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1_1: o_0_7_1_1_SBUX + x_0_7_1_1_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1_2: o_0_7_1_2_SBUX + x_0_7_1_2_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1_3: o_0_7_1_3_SBUX + x_0_7_1_3_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1_4: o_0_7_1_4_SBUX + x_0_7_1_4_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_1_5: o_0_7_1_5_SBUX + x_0_7_1_5_SBUX - x_0_7_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2: o_0_7_2_SBUX + x_0_7_2_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_2_0: o_0_7_2_0_SBUX + x_0_7_2_0_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2_1: o_0_7_2_1_SBUX + x_0_7_2_1_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2_2: o_0_7_2_2_SBUX + x_0_7_2_2_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2_3: o_0_7_2_3_SBUX + x_0_7_2_3_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2_4: o_0_7_2_4_SBUX + x_0_7_2_4_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_2_5: o_0_7_2_5_SBUX + x_0_7_2_5_SBUX - x_0_7_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3: o_0_7_3_SBUX + x_0_7_3_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_3_0: o_0_7_3_0_SBUX + x_0_7_3_0_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3_1: o_0_7_3_1_SBUX + x_0_7_3_1_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3_2: o_0_7_3_2_SBUX + x_0_7_3_2_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3_3: o_0_7_3_3_SBUX + x_0_7_3_3_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3_4: o_0_7_3_4_SBUX + x_0_7_3_4_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_3_5: o_0_7_3_5_SBUX + x_0_7_3_5_SBUX - x_0_7_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4: o_0_7_4_SBUX + x_0_7_4_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_4_0: o_0_7_4_0_SBUX + x_0_7_4_0_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4_1: o_0_7_4_1_SBUX + x_0_7_4_1_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4_2: o_0_7_4_2_SBUX + x_0_7_4_2_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4_3: o_0_7_4_3_SBUX + x_0_7_4_3_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4_4: o_0_7_4_4_SBUX + x_0_7_4_4_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_4_5: o_0_7_4_5_SBUX + x_0_7_4_5_SBUX - x_0_7_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5: o_0_7_5_SBUX + x_0_7_5_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_5_0: o_0_7_5_0_SBUX + x_0_7_5_0_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5_1: o_0_7_5_1_SBUX + x_0_7_5_1_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5_2: o_0_7_5_2_SBUX + x_0_7_5_2_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5_3: o_0_7_5_3_SBUX + x_0_7_5_3_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5_4: o_0_7_5_4_SBUX + x_0_7_5_4_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_5_5: o_0_7_5_5_SBUX + x_0_7_5_5_SBUX - x_0_7_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6: o_0_7_6_SBUX + x_0_7_6_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_6_0: o_0_7_6_0_SBUX + x_0_7_6_0_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6_1: o_0_7_6_1_SBUX + x_0_7_6_1_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6_2: o_0_7_6_2_SBUX + x_0_7_6_2_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6_3: o_0_7_6_3_SBUX + x_0_7_6_3_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6_4: o_0_7_6_4_SBUX + x_0_7_6_4_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_6_5: o_0_7_6_5_SBUX + x_0_7_6_5_SBUX - x_0_7_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7: o_0_7_7_SBUX + x_0_7_7_SBUX - x_0_7_SBUX >= 0
B_abs_stockSBUX_in_0_7_7_0: o_0_7_7_0_SBUX + x_0_7_7_0_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7_1: o_0_7_7_1_SBUX + x_0_7_7_1_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7_2: o_0_7_7_2_SBUX + x_0_7_7_2_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7_3: o_0_7_7_3_SBUX + x_0_7_7_3_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7_4: o_0_7_7_4_SBUX + x_0_7_7_4_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_7_7_5: o_0_7_7_5_SBUX + x_0_7_7_5_SBUX - x_0_7_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8: o_0_8_SBUX + x_0_8_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_8_0: o_0_8_0_SBUX + x_0_8_0_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_0_0: o_0_8_0_0_SBUX + x_0_8_0_0_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_0_1: o_0_8_0_1_SBUX + x_0_8_0_1_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_0_2: o_0_8_0_2_SBUX + x_0_8_0_2_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_0_3: o_0_8_0_3_SBUX + x_0_8_0_3_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_0_4: o_0_8_0_4_SBUX + x_0_8_0_4_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_0_5: o_0_8_0_5_SBUX + x_0_8_0_5_SBUX - x_0_8_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1: o_0_8_1_SBUX + x_0_8_1_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_1_0: o_0_8_1_0_SBUX + x_0_8_1_0_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1_1: o_0_8_1_1_SBUX + x_0_8_1_1_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1_2: o_0_8_1_2_SBUX + x_0_8_1_2_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1_3: o_0_8_1_3_SBUX + x_0_8_1_3_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1_4: o_0_8_1_4_SBUX + x_0_8_1_4_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_1_5: o_0_8_1_5_SBUX + x_0_8_1_5_SBUX - x_0_8_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2: o_0_8_2_SBUX + x_0_8_2_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_2_0: o_0_8_2_0_SBUX + x_0_8_2_0_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2_1: o_0_8_2_1_SBUX + x_0_8_2_1_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2_2: o_0_8_2_2_SBUX + x_0_8_2_2_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2_3: o_0_8_2_3_SBUX + x_0_8_2_3_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2_4: o_0_8_2_4_SBUX + x_0_8_2_4_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_2_5: o_0_8_2_5_SBUX + x_0_8_2_5_SBUX - x_0_8_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3: o_0_8_3_SBUX + x_0_8_3_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_3_0: o_0_8_3_0_SBUX + x_0_8_3_0_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3_1: o_0_8_3_1_SBUX + x_0_8_3_1_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3_2: o_0_8_3_2_SBUX + x_0_8_3_2_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3_3: o_0_8_3_3_SBUX + x_0_8_3_3_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3_4: o_0_8_3_4_SBUX + x_0_8_3_4_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_3_5: o_0_8_3_5_SBUX + x_0_8_3_5_SBUX - x_0_8_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4: o_0_8_4_SBUX + x_0_8_4_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_4_0: o_0_8_4_0_SBUX + x_0_8_4_0_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4_1: o_0_8_4_1_SBUX + x_0_8_4_1_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4_2: o_0_8_4_2_SBUX + x_0_8_4_2_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4_3: o_0_8_4_3_SBUX + x_0_8_4_3_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4_4: o_0_8_4_4_SBUX + x_0_8_4_4_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_4_5: o_0_8_4_5_SBUX + x_0_8_4_5_SBUX - x_0_8_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5: o_0_8_5_SBUX + x_0_8_5_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_5_0: o_0_8_5_0_SBUX + x_0_8_5_0_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5_1: o_0_8_5_1_SBUX + x_0_8_5_1_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5_2: o_0_8_5_2_SBUX + x_0_8_5_2_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5_3: o_0_8_5_3_SBUX + x_0_8_5_3_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5_4: o_0_8_5_4_SBUX + x_0_8_5_4_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_5_5: o_0_8_5_5_SBUX + x_0_8_5_5_SBUX - x_0_8_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6: o_0_8_6_SBUX + x_0_8_6_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_6_0: o_0_8_6_0_SBUX + x_0_8_6_0_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6_1: o_0_8_6_1_SBUX + x_0_8_6_1_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6_2: o_0_8_6_2_SBUX + x_0_8_6_2_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6_3: o_0_8_6_3_SBUX + x_0_8_6_3_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6_4: o_0_8_6_4_SBUX + x_0_8_6_4_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_6_5: o_0_8_6_5_SBUX + x_0_8_6_5_SBUX - x_0_8_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7: o_0_8_7_SBUX + x_0_8_7_SBUX - x_0_8_SBUX >= 0
B_abs_stockSBUX_in_0_8_7_0: o_0_8_7_0_SBUX + x_0_8_7_0_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7_1: o_0_8_7_1_SBUX + x_0_8_7_1_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7_2: o_0_8_7_2_SBUX + x_0_8_7_2_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7_3: o_0_8_7_3_SBUX + x_0_8_7_3_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7_4: o_0_8_7_4_SBUX + x_0_8_7_4_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_8_7_5: o_0_8_7_5_SBUX + x_0_8_7_5_SBUX - x_0_8_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9: o_0_9_SBUX + x_0_9_SBUX - x_0_SBUX >= 0
B_abs_stockSBUX_in_0_9_0: o_0_9_0_SBUX + x_0_9_0_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_0_0: o_0_9_0_0_SBUX + x_0_9_0_0_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_0_1: o_0_9_0_1_SBUX + x_0_9_0_1_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_0_2: o_0_9_0_2_SBUX + x_0_9_0_2_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_0_3: o_0_9_0_3_SBUX + x_0_9_0_3_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_0_4: o_0_9_0_4_SBUX + x_0_9_0_4_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_0_5: o_0_9_0_5_SBUX + x_0_9_0_5_SBUX - x_0_9_0_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1: o_0_9_1_SBUX + x_0_9_1_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_1_0: o_0_9_1_0_SBUX + x_0_9_1_0_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1_1: o_0_9_1_1_SBUX + x_0_9_1_1_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1_2: o_0_9_1_2_SBUX + x_0_9_1_2_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1_3: o_0_9_1_3_SBUX + x_0_9_1_3_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1_4: o_0_9_1_4_SBUX + x_0_9_1_4_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_1_5: o_0_9_1_5_SBUX + x_0_9_1_5_SBUX - x_0_9_1_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2: o_0_9_2_SBUX + x_0_9_2_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_2_0: o_0_9_2_0_SBUX + x_0_9_2_0_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2_1: o_0_9_2_1_SBUX + x_0_9_2_1_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2_2: o_0_9_2_2_SBUX + x_0_9_2_2_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2_3: o_0_9_2_3_SBUX + x_0_9_2_3_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2_4: o_0_9_2_4_SBUX + x_0_9_2_4_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_2_5: o_0_9_2_5_SBUX + x_0_9_2_5_SBUX - x_0_9_2_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3: o_0_9_3_SBUX + x_0_9_3_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_3_0: o_0_9_3_0_SBUX + x_0_9_3_0_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3_1: o_0_9_3_1_SBUX + x_0_9_3_1_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3_2: o_0_9_3_2_SBUX + x_0_9_3_2_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3_3: o_0_9_3_3_SBUX + x_0_9_3_3_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3_4: o_0_9_3_4_SBUX + x_0_9_3_4_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_3_5: o_0_9_3_5_SBUX + x_0_9_3_5_SBUX - x_0_9_3_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4: o_0_9_4_SBUX + x_0_9_4_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_4_0: o_0_9_4_0_SBUX + x_0_9_4_0_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4_1: o_0_9_4_1_SBUX + x_0_9_4_1_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4_2: o_0_9_4_2_SBUX + x_0_9_4_2_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4_3: o_0_9_4_3_SBUX + x_0_9_4_3_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4_4: o_0_9_4_4_SBUX + x_0_9_4_4_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_4_5: o_0_9_4_5_SBUX + x_0_9_4_5_SBUX - x_0_9_4_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5: o_0_9_5_SBUX + x_0_9_5_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_5_0: o_0_9_5_0_SBUX + x_0_9_5_0_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5_1: o_0_9_5_1_SBUX + x_0_9_5_1_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5_2: o_0_9_5_2_SBUX + x_0_9_5_2_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5_3: o_0_9_5_3_SBUX + x_0_9_5_3_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5_4: o_0_9_5_4_SBUX + x_0_9_5_4_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_5_5: o_0_9_5_5_SBUX + x_0_9_5_5_SBUX - x_0_9_5_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6: o_0_9_6_SBUX + x_0_9_6_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_6_0: o_0_9_6_0_SBUX + x_0_9_6_0_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6_1: o_0_9_6_1_SBUX + x_0_9_6_1_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6_2: o_0_9_6_2_SBUX + x_0_9_6_2_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6_3: o_0_9_6_3_SBUX + x_0_9_6_3_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6_4: o_0_9_6_4_SBUX + x_0_9_6_4_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_6_5: o_0_9_6_5_SBUX + x_0_9_6_5_SBUX - x_0_9_6_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7: o_0_9_7_SBUX + x_0_9_7_SBUX - x_0_9_SBUX >= 0
B_abs_stockSBUX_in_0_9_7_0: o_0_9_7_0_SBUX + x_0_9_7_0_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7_1: o_0_9_7_1_SBUX + x_0_9_7_1_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7_2: o_0_9_7_2_SBUX + x_0_9_7_2_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7_3: o_0_9_7_3_SBUX + x_0_9_7_3_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7_4: o_0_9_7_4_SBUX + x_0_9_7_4_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockSBUX_in_0_9_7_5: o_0_9_7_5_SBUX + x_0_9_7_5_SBUX - x_0_9_7_SBUX
 >= 0
B_abs_stockTSLA_in_0_0: o_0_0_TSLA + x_0_0_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_0: o_0_0_0_TSLA + x_0_0_0_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_0_0: o_0_0_0_0_TSLA + x_0_0_0_0_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_0_1: o_0_0_0_1_TSLA + x_0_0_0_1_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_0_2: o_0_0_0_2_TSLA + x_0_0_0_2_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_0_3: o_0_0_0_3_TSLA + x_0_0_0_3_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_0_4: o_0_0_0_4_TSLA + x_0_0_0_4_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_0_5: o_0_0_0_5_TSLA + x_0_0_0_5_TSLA - x_0_0_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1: o_0_0_1_TSLA + x_0_0_1_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_1_0: o_0_0_1_0_TSLA + x_0_0_1_0_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1_1: o_0_0_1_1_TSLA + x_0_0_1_1_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1_2: o_0_0_1_2_TSLA + x_0_0_1_2_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1_3: o_0_0_1_3_TSLA + x_0_0_1_3_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1_4: o_0_0_1_4_TSLA + x_0_0_1_4_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_1_5: o_0_0_1_5_TSLA + x_0_0_1_5_TSLA - x_0_0_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2: o_0_0_2_TSLA + x_0_0_2_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_2_0: o_0_0_2_0_TSLA + x_0_0_2_0_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2_1: o_0_0_2_1_TSLA + x_0_0_2_1_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2_2: o_0_0_2_2_TSLA + x_0_0_2_2_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2_3: o_0_0_2_3_TSLA + x_0_0_2_3_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2_4: o_0_0_2_4_TSLA + x_0_0_2_4_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_2_5: o_0_0_2_5_TSLA + x_0_0_2_5_TSLA - x_0_0_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3: o_0_0_3_TSLA + x_0_0_3_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_3_0: o_0_0_3_0_TSLA + x_0_0_3_0_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3_1: o_0_0_3_1_TSLA + x_0_0_3_1_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3_2: o_0_0_3_2_TSLA + x_0_0_3_2_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3_3: o_0_0_3_3_TSLA + x_0_0_3_3_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3_4: o_0_0_3_4_TSLA + x_0_0_3_4_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_3_5: o_0_0_3_5_TSLA + x_0_0_3_5_TSLA - x_0_0_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4: o_0_0_4_TSLA + x_0_0_4_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_4_0: o_0_0_4_0_TSLA + x_0_0_4_0_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4_1: o_0_0_4_1_TSLA + x_0_0_4_1_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4_2: o_0_0_4_2_TSLA + x_0_0_4_2_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4_3: o_0_0_4_3_TSLA + x_0_0_4_3_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4_4: o_0_0_4_4_TSLA + x_0_0_4_4_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_4_5: o_0_0_4_5_TSLA + x_0_0_4_5_TSLA - x_0_0_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5: o_0_0_5_TSLA + x_0_0_5_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_5_0: o_0_0_5_0_TSLA + x_0_0_5_0_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5_1: o_0_0_5_1_TSLA + x_0_0_5_1_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5_2: o_0_0_5_2_TSLA + x_0_0_5_2_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5_3: o_0_0_5_3_TSLA + x_0_0_5_3_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5_4: o_0_0_5_4_TSLA + x_0_0_5_4_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_5_5: o_0_0_5_5_TSLA + x_0_0_5_5_TSLA - x_0_0_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6: o_0_0_6_TSLA + x_0_0_6_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_6_0: o_0_0_6_0_TSLA + x_0_0_6_0_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6_1: o_0_0_6_1_TSLA + x_0_0_6_1_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6_2: o_0_0_6_2_TSLA + x_0_0_6_2_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6_3: o_0_0_6_3_TSLA + x_0_0_6_3_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6_4: o_0_0_6_4_TSLA + x_0_0_6_4_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_6_5: o_0_0_6_5_TSLA + x_0_0_6_5_TSLA - x_0_0_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7: o_0_0_7_TSLA + x_0_0_7_TSLA - x_0_0_TSLA >= 0
B_abs_stockTSLA_in_0_0_7_0: o_0_0_7_0_TSLA + x_0_0_7_0_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7_1: o_0_0_7_1_TSLA + x_0_0_7_1_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7_2: o_0_0_7_2_TSLA + x_0_0_7_2_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7_3: o_0_0_7_3_TSLA + x_0_0_7_3_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7_4: o_0_0_7_4_TSLA + x_0_0_7_4_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_0_7_5: o_0_0_7_5_TSLA + x_0_0_7_5_TSLA - x_0_0_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1: o_0_1_TSLA + x_0_1_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_1_0: o_0_1_0_TSLA + x_0_1_0_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_0_0: o_0_1_0_0_TSLA + x_0_1_0_0_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_0_1: o_0_1_0_1_TSLA + x_0_1_0_1_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_0_2: o_0_1_0_2_TSLA + x_0_1_0_2_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_0_3: o_0_1_0_3_TSLA + x_0_1_0_3_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_0_4: o_0_1_0_4_TSLA + x_0_1_0_4_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_0_5: o_0_1_0_5_TSLA + x_0_1_0_5_TSLA - x_0_1_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1: o_0_1_1_TSLA + x_0_1_1_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_1_0: o_0_1_1_0_TSLA + x_0_1_1_0_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1_1: o_0_1_1_1_TSLA + x_0_1_1_1_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1_2: o_0_1_1_2_TSLA + x_0_1_1_2_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1_3: o_0_1_1_3_TSLA + x_0_1_1_3_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1_4: o_0_1_1_4_TSLA + x_0_1_1_4_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_1_5: o_0_1_1_5_TSLA + x_0_1_1_5_TSLA - x_0_1_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2: o_0_1_2_TSLA + x_0_1_2_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_2_0: o_0_1_2_0_TSLA + x_0_1_2_0_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2_1: o_0_1_2_1_TSLA + x_0_1_2_1_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2_2: o_0_1_2_2_TSLA + x_0_1_2_2_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2_3: o_0_1_2_3_TSLA + x_0_1_2_3_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2_4: o_0_1_2_4_TSLA + x_0_1_2_4_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_2_5: o_0_1_2_5_TSLA + x_0_1_2_5_TSLA - x_0_1_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3: o_0_1_3_TSLA + x_0_1_3_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_3_0: o_0_1_3_0_TSLA + x_0_1_3_0_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3_1: o_0_1_3_1_TSLA + x_0_1_3_1_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3_2: o_0_1_3_2_TSLA + x_0_1_3_2_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3_3: o_0_1_3_3_TSLA + x_0_1_3_3_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3_4: o_0_1_3_4_TSLA + x_0_1_3_4_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_3_5: o_0_1_3_5_TSLA + x_0_1_3_5_TSLA - x_0_1_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4: o_0_1_4_TSLA + x_0_1_4_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_4_0: o_0_1_4_0_TSLA + x_0_1_4_0_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4_1: o_0_1_4_1_TSLA + x_0_1_4_1_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4_2: o_0_1_4_2_TSLA + x_0_1_4_2_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4_3: o_0_1_4_3_TSLA + x_0_1_4_3_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4_4: o_0_1_4_4_TSLA + x_0_1_4_4_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_4_5: o_0_1_4_5_TSLA + x_0_1_4_5_TSLA - x_0_1_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5: o_0_1_5_TSLA + x_0_1_5_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_5_0: o_0_1_5_0_TSLA + x_0_1_5_0_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5_1: o_0_1_5_1_TSLA + x_0_1_5_1_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5_2: o_0_1_5_2_TSLA + x_0_1_5_2_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5_3: o_0_1_5_3_TSLA + x_0_1_5_3_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5_4: o_0_1_5_4_TSLA + x_0_1_5_4_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_5_5: o_0_1_5_5_TSLA + x_0_1_5_5_TSLA - x_0_1_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6: o_0_1_6_TSLA + x_0_1_6_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_6_0: o_0_1_6_0_TSLA + x_0_1_6_0_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6_1: o_0_1_6_1_TSLA + x_0_1_6_1_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6_2: o_0_1_6_2_TSLA + x_0_1_6_2_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6_3: o_0_1_6_3_TSLA + x_0_1_6_3_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6_4: o_0_1_6_4_TSLA + x_0_1_6_4_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_6_5: o_0_1_6_5_TSLA + x_0_1_6_5_TSLA - x_0_1_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7: o_0_1_7_TSLA + x_0_1_7_TSLA - x_0_1_TSLA >= 0
B_abs_stockTSLA_in_0_1_7_0: o_0_1_7_0_TSLA + x_0_1_7_0_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7_1: o_0_1_7_1_TSLA + x_0_1_7_1_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7_2: o_0_1_7_2_TSLA + x_0_1_7_2_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7_3: o_0_1_7_3_TSLA + x_0_1_7_3_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7_4: o_0_1_7_4_TSLA + x_0_1_7_4_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_1_7_5: o_0_1_7_5_TSLA + x_0_1_7_5_TSLA - x_0_1_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2: o_0_2_TSLA + x_0_2_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_2_0: o_0_2_0_TSLA + x_0_2_0_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_0_0: o_0_2_0_0_TSLA + x_0_2_0_0_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_0_1: o_0_2_0_1_TSLA + x_0_2_0_1_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_0_2: o_0_2_0_2_TSLA + x_0_2_0_2_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_0_3: o_0_2_0_3_TSLA + x_0_2_0_3_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_0_4: o_0_2_0_4_TSLA + x_0_2_0_4_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_0_5: o_0_2_0_5_TSLA + x_0_2_0_5_TSLA - x_0_2_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1: o_0_2_1_TSLA + x_0_2_1_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_1_0: o_0_2_1_0_TSLA + x_0_2_1_0_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1_1: o_0_2_1_1_TSLA + x_0_2_1_1_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1_2: o_0_2_1_2_TSLA + x_0_2_1_2_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1_3: o_0_2_1_3_TSLA + x_0_2_1_3_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1_4: o_0_2_1_4_TSLA + x_0_2_1_4_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_1_5: o_0_2_1_5_TSLA + x_0_2_1_5_TSLA - x_0_2_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2: o_0_2_2_TSLA + x_0_2_2_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_2_0: o_0_2_2_0_TSLA + x_0_2_2_0_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2_1: o_0_2_2_1_TSLA + x_0_2_2_1_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2_2: o_0_2_2_2_TSLA + x_0_2_2_2_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2_3: o_0_2_2_3_TSLA + x_0_2_2_3_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2_4: o_0_2_2_4_TSLA + x_0_2_2_4_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_2_5: o_0_2_2_5_TSLA + x_0_2_2_5_TSLA - x_0_2_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3: o_0_2_3_TSLA + x_0_2_3_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_3_0: o_0_2_3_0_TSLA + x_0_2_3_0_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3_1: o_0_2_3_1_TSLA + x_0_2_3_1_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3_2: o_0_2_3_2_TSLA + x_0_2_3_2_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3_3: o_0_2_3_3_TSLA + x_0_2_3_3_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3_4: o_0_2_3_4_TSLA + x_0_2_3_4_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_3_5: o_0_2_3_5_TSLA + x_0_2_3_5_TSLA - x_0_2_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4: o_0_2_4_TSLA + x_0_2_4_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_4_0: o_0_2_4_0_TSLA + x_0_2_4_0_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4_1: o_0_2_4_1_TSLA + x_0_2_4_1_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4_2: o_0_2_4_2_TSLA + x_0_2_4_2_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4_3: o_0_2_4_3_TSLA + x_0_2_4_3_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4_4: o_0_2_4_4_TSLA + x_0_2_4_4_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_4_5: o_0_2_4_5_TSLA + x_0_2_4_5_TSLA - x_0_2_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5: o_0_2_5_TSLA + x_0_2_5_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_5_0: o_0_2_5_0_TSLA + x_0_2_5_0_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5_1: o_0_2_5_1_TSLA + x_0_2_5_1_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5_2: o_0_2_5_2_TSLA + x_0_2_5_2_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5_3: o_0_2_5_3_TSLA + x_0_2_5_3_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5_4: o_0_2_5_4_TSLA + x_0_2_5_4_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_5_5: o_0_2_5_5_TSLA + x_0_2_5_5_TSLA - x_0_2_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6: o_0_2_6_TSLA + x_0_2_6_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_6_0: o_0_2_6_0_TSLA + x_0_2_6_0_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6_1: o_0_2_6_1_TSLA + x_0_2_6_1_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6_2: o_0_2_6_2_TSLA + x_0_2_6_2_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6_3: o_0_2_6_3_TSLA + x_0_2_6_3_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6_4: o_0_2_6_4_TSLA + x_0_2_6_4_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_6_5: o_0_2_6_5_TSLA + x_0_2_6_5_TSLA - x_0_2_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7: o_0_2_7_TSLA + x_0_2_7_TSLA - x_0_2_TSLA >= 0
B_abs_stockTSLA_in_0_2_7_0: o_0_2_7_0_TSLA + x_0_2_7_0_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7_1: o_0_2_7_1_TSLA + x_0_2_7_1_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7_2: o_0_2_7_2_TSLA + x_0_2_7_2_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7_3: o_0_2_7_3_TSLA + x_0_2_7_3_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7_4: o_0_2_7_4_TSLA + x_0_2_7_4_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_2_7_5: o_0_2_7_5_TSLA + x_0_2_7_5_TSLA - x_0_2_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3: o_0_3_TSLA + x_0_3_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_3_0: o_0_3_0_TSLA + x_0_3_0_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_0_0: o_0_3_0_0_TSLA + x_0_3_0_0_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_0_1: o_0_3_0_1_TSLA + x_0_3_0_1_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_0_2: o_0_3_0_2_TSLA + x_0_3_0_2_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_0_3: o_0_3_0_3_TSLA + x_0_3_0_3_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_0_4: o_0_3_0_4_TSLA + x_0_3_0_4_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_0_5: o_0_3_0_5_TSLA + x_0_3_0_5_TSLA - x_0_3_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1: o_0_3_1_TSLA + x_0_3_1_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_1_0: o_0_3_1_0_TSLA + x_0_3_1_0_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1_1: o_0_3_1_1_TSLA + x_0_3_1_1_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1_2: o_0_3_1_2_TSLA + x_0_3_1_2_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1_3: o_0_3_1_3_TSLA + x_0_3_1_3_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1_4: o_0_3_1_4_TSLA + x_0_3_1_4_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_1_5: o_0_3_1_5_TSLA + x_0_3_1_5_TSLA - x_0_3_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2: o_0_3_2_TSLA + x_0_3_2_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_2_0: o_0_3_2_0_TSLA + x_0_3_2_0_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2_1: o_0_3_2_1_TSLA + x_0_3_2_1_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2_2: o_0_3_2_2_TSLA + x_0_3_2_2_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2_3: o_0_3_2_3_TSLA + x_0_3_2_3_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2_4: o_0_3_2_4_TSLA + x_0_3_2_4_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_2_5: o_0_3_2_5_TSLA + x_0_3_2_5_TSLA - x_0_3_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3: o_0_3_3_TSLA + x_0_3_3_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_3_0: o_0_3_3_0_TSLA + x_0_3_3_0_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3_1: o_0_3_3_1_TSLA + x_0_3_3_1_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3_2: o_0_3_3_2_TSLA + x_0_3_3_2_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3_3: o_0_3_3_3_TSLA + x_0_3_3_3_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3_4: o_0_3_3_4_TSLA + x_0_3_3_4_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_3_5: o_0_3_3_5_TSLA + x_0_3_3_5_TSLA - x_0_3_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4: o_0_3_4_TSLA + x_0_3_4_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_4_0: o_0_3_4_0_TSLA + x_0_3_4_0_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4_1: o_0_3_4_1_TSLA + x_0_3_4_1_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4_2: o_0_3_4_2_TSLA + x_0_3_4_2_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4_3: o_0_3_4_3_TSLA + x_0_3_4_3_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4_4: o_0_3_4_4_TSLA + x_0_3_4_4_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_4_5: o_0_3_4_5_TSLA + x_0_3_4_5_TSLA - x_0_3_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5: o_0_3_5_TSLA + x_0_3_5_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_5_0: o_0_3_5_0_TSLA + x_0_3_5_0_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5_1: o_0_3_5_1_TSLA + x_0_3_5_1_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5_2: o_0_3_5_2_TSLA + x_0_3_5_2_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5_3: o_0_3_5_3_TSLA + x_0_3_5_3_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5_4: o_0_3_5_4_TSLA + x_0_3_5_4_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_5_5: o_0_3_5_5_TSLA + x_0_3_5_5_TSLA - x_0_3_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6: o_0_3_6_TSLA + x_0_3_6_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_6_0: o_0_3_6_0_TSLA + x_0_3_6_0_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6_1: o_0_3_6_1_TSLA + x_0_3_6_1_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6_2: o_0_3_6_2_TSLA + x_0_3_6_2_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6_3: o_0_3_6_3_TSLA + x_0_3_6_3_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6_4: o_0_3_6_4_TSLA + x_0_3_6_4_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_6_5: o_0_3_6_5_TSLA + x_0_3_6_5_TSLA - x_0_3_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7: o_0_3_7_TSLA + x_0_3_7_TSLA - x_0_3_TSLA >= 0
B_abs_stockTSLA_in_0_3_7_0: o_0_3_7_0_TSLA + x_0_3_7_0_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7_1: o_0_3_7_1_TSLA + x_0_3_7_1_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7_2: o_0_3_7_2_TSLA + x_0_3_7_2_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7_3: o_0_3_7_3_TSLA + x_0_3_7_3_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7_4: o_0_3_7_4_TSLA + x_0_3_7_4_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_3_7_5: o_0_3_7_5_TSLA + x_0_3_7_5_TSLA - x_0_3_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4: o_0_4_TSLA + x_0_4_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_4_0: o_0_4_0_TSLA + x_0_4_0_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_0_0: o_0_4_0_0_TSLA + x_0_4_0_0_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_0_1: o_0_4_0_1_TSLA + x_0_4_0_1_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_0_2: o_0_4_0_2_TSLA + x_0_4_0_2_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_0_3: o_0_4_0_3_TSLA + x_0_4_0_3_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_0_4: o_0_4_0_4_TSLA + x_0_4_0_4_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_0_5: o_0_4_0_5_TSLA + x_0_4_0_5_TSLA - x_0_4_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1: o_0_4_1_TSLA + x_0_4_1_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_1_0: o_0_4_1_0_TSLA + x_0_4_1_0_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1_1: o_0_4_1_1_TSLA + x_0_4_1_1_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1_2: o_0_4_1_2_TSLA + x_0_4_1_2_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1_3: o_0_4_1_3_TSLA + x_0_4_1_3_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1_4: o_0_4_1_4_TSLA + x_0_4_1_4_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_1_5: o_0_4_1_5_TSLA + x_0_4_1_5_TSLA - x_0_4_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2: o_0_4_2_TSLA + x_0_4_2_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_2_0: o_0_4_2_0_TSLA + x_0_4_2_0_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2_1: o_0_4_2_1_TSLA + x_0_4_2_1_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2_2: o_0_4_2_2_TSLA + x_0_4_2_2_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2_3: o_0_4_2_3_TSLA + x_0_4_2_3_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2_4: o_0_4_2_4_TSLA + x_0_4_2_4_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_2_5: o_0_4_2_5_TSLA + x_0_4_2_5_TSLA - x_0_4_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3: o_0_4_3_TSLA + x_0_4_3_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_3_0: o_0_4_3_0_TSLA + x_0_4_3_0_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3_1: o_0_4_3_1_TSLA + x_0_4_3_1_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3_2: o_0_4_3_2_TSLA + x_0_4_3_2_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3_3: o_0_4_3_3_TSLA + x_0_4_3_3_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3_4: o_0_4_3_4_TSLA + x_0_4_3_4_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_3_5: o_0_4_3_5_TSLA + x_0_4_3_5_TSLA - x_0_4_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4: o_0_4_4_TSLA + x_0_4_4_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_4_0: o_0_4_4_0_TSLA + x_0_4_4_0_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4_1: o_0_4_4_1_TSLA + x_0_4_4_1_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4_2: o_0_4_4_2_TSLA + x_0_4_4_2_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4_3: o_0_4_4_3_TSLA + x_0_4_4_3_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4_4: o_0_4_4_4_TSLA + x_0_4_4_4_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_4_5: o_0_4_4_5_TSLA + x_0_4_4_5_TSLA - x_0_4_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5: o_0_4_5_TSLA + x_0_4_5_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_5_0: o_0_4_5_0_TSLA + x_0_4_5_0_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5_1: o_0_4_5_1_TSLA + x_0_4_5_1_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5_2: o_0_4_5_2_TSLA + x_0_4_5_2_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5_3: o_0_4_5_3_TSLA + x_0_4_5_3_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5_4: o_0_4_5_4_TSLA + x_0_4_5_4_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_5_5: o_0_4_5_5_TSLA + x_0_4_5_5_TSLA - x_0_4_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6: o_0_4_6_TSLA + x_0_4_6_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_6_0: o_0_4_6_0_TSLA + x_0_4_6_0_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6_1: o_0_4_6_1_TSLA + x_0_4_6_1_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6_2: o_0_4_6_2_TSLA + x_0_4_6_2_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6_3: o_0_4_6_3_TSLA + x_0_4_6_3_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6_4: o_0_4_6_4_TSLA + x_0_4_6_4_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_6_5: o_0_4_6_5_TSLA + x_0_4_6_5_TSLA - x_0_4_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7: o_0_4_7_TSLA + x_0_4_7_TSLA - x_0_4_TSLA >= 0
B_abs_stockTSLA_in_0_4_7_0: o_0_4_7_0_TSLA + x_0_4_7_0_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7_1: o_0_4_7_1_TSLA + x_0_4_7_1_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7_2: o_0_4_7_2_TSLA + x_0_4_7_2_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7_3: o_0_4_7_3_TSLA + x_0_4_7_3_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7_4: o_0_4_7_4_TSLA + x_0_4_7_4_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_4_7_5: o_0_4_7_5_TSLA + x_0_4_7_5_TSLA - x_0_4_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5: o_0_5_TSLA + x_0_5_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_5_0: o_0_5_0_TSLA + x_0_5_0_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_0_0: o_0_5_0_0_TSLA + x_0_5_0_0_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_0_1: o_0_5_0_1_TSLA + x_0_5_0_1_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_0_2: o_0_5_0_2_TSLA + x_0_5_0_2_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_0_3: o_0_5_0_3_TSLA + x_0_5_0_3_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_0_4: o_0_5_0_4_TSLA + x_0_5_0_4_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_0_5: o_0_5_0_5_TSLA + x_0_5_0_5_TSLA - x_0_5_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1: o_0_5_1_TSLA + x_0_5_1_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_1_0: o_0_5_1_0_TSLA + x_0_5_1_0_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1_1: o_0_5_1_1_TSLA + x_0_5_1_1_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1_2: o_0_5_1_2_TSLA + x_0_5_1_2_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1_3: o_0_5_1_3_TSLA + x_0_5_1_3_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1_4: o_0_5_1_4_TSLA + x_0_5_1_4_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_1_5: o_0_5_1_5_TSLA + x_0_5_1_5_TSLA - x_0_5_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2: o_0_5_2_TSLA + x_0_5_2_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_2_0: o_0_5_2_0_TSLA + x_0_5_2_0_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2_1: o_0_5_2_1_TSLA + x_0_5_2_1_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2_2: o_0_5_2_2_TSLA + x_0_5_2_2_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2_3: o_0_5_2_3_TSLA + x_0_5_2_3_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2_4: o_0_5_2_4_TSLA + x_0_5_2_4_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_2_5: o_0_5_2_5_TSLA + x_0_5_2_5_TSLA - x_0_5_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3: o_0_5_3_TSLA + x_0_5_3_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_3_0: o_0_5_3_0_TSLA + x_0_5_3_0_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3_1: o_0_5_3_1_TSLA + x_0_5_3_1_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3_2: o_0_5_3_2_TSLA + x_0_5_3_2_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3_3: o_0_5_3_3_TSLA + x_0_5_3_3_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3_4: o_0_5_3_4_TSLA + x_0_5_3_4_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_3_5: o_0_5_3_5_TSLA + x_0_5_3_5_TSLA - x_0_5_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4: o_0_5_4_TSLA + x_0_5_4_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_4_0: o_0_5_4_0_TSLA + x_0_5_4_0_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4_1: o_0_5_4_1_TSLA + x_0_5_4_1_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4_2: o_0_5_4_2_TSLA + x_0_5_4_2_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4_3: o_0_5_4_3_TSLA + x_0_5_4_3_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4_4: o_0_5_4_4_TSLA + x_0_5_4_4_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_4_5: o_0_5_4_5_TSLA + x_0_5_4_5_TSLA - x_0_5_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5: o_0_5_5_TSLA + x_0_5_5_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_5_0: o_0_5_5_0_TSLA + x_0_5_5_0_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5_1: o_0_5_5_1_TSLA + x_0_5_5_1_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5_2: o_0_5_5_2_TSLA + x_0_5_5_2_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5_3: o_0_5_5_3_TSLA + x_0_5_5_3_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5_4: o_0_5_5_4_TSLA + x_0_5_5_4_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_5_5: o_0_5_5_5_TSLA + x_0_5_5_5_TSLA - x_0_5_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6: o_0_5_6_TSLA + x_0_5_6_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_6_0: o_0_5_6_0_TSLA + x_0_5_6_0_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6_1: o_0_5_6_1_TSLA + x_0_5_6_1_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6_2: o_0_5_6_2_TSLA + x_0_5_6_2_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6_3: o_0_5_6_3_TSLA + x_0_5_6_3_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6_4: o_0_5_6_4_TSLA + x_0_5_6_4_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_6_5: o_0_5_6_5_TSLA + x_0_5_6_5_TSLA - x_0_5_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7: o_0_5_7_TSLA + x_0_5_7_TSLA - x_0_5_TSLA >= 0
B_abs_stockTSLA_in_0_5_7_0: o_0_5_7_0_TSLA + x_0_5_7_0_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7_1: o_0_5_7_1_TSLA + x_0_5_7_1_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7_2: o_0_5_7_2_TSLA + x_0_5_7_2_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7_3: o_0_5_7_3_TSLA + x_0_5_7_3_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7_4: o_0_5_7_4_TSLA + x_0_5_7_4_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_5_7_5: o_0_5_7_5_TSLA + x_0_5_7_5_TSLA - x_0_5_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6: o_0_6_TSLA + x_0_6_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_6_0: o_0_6_0_TSLA + x_0_6_0_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_0_0: o_0_6_0_0_TSLA + x_0_6_0_0_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_0_1: o_0_6_0_1_TSLA + x_0_6_0_1_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_0_2: o_0_6_0_2_TSLA + x_0_6_0_2_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_0_3: o_0_6_0_3_TSLA + x_0_6_0_3_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_0_4: o_0_6_0_4_TSLA + x_0_6_0_4_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_0_5: o_0_6_0_5_TSLA + x_0_6_0_5_TSLA - x_0_6_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1: o_0_6_1_TSLA + x_0_6_1_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_1_0: o_0_6_1_0_TSLA + x_0_6_1_0_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1_1: o_0_6_1_1_TSLA + x_0_6_1_1_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1_2: o_0_6_1_2_TSLA + x_0_6_1_2_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1_3: o_0_6_1_3_TSLA + x_0_6_1_3_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1_4: o_0_6_1_4_TSLA + x_0_6_1_4_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_1_5: o_0_6_1_5_TSLA + x_0_6_1_5_TSLA - x_0_6_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2: o_0_6_2_TSLA + x_0_6_2_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_2_0: o_0_6_2_0_TSLA + x_0_6_2_0_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2_1: o_0_6_2_1_TSLA + x_0_6_2_1_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2_2: o_0_6_2_2_TSLA + x_0_6_2_2_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2_3: o_0_6_2_3_TSLA + x_0_6_2_3_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2_4: o_0_6_2_4_TSLA + x_0_6_2_4_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_2_5: o_0_6_2_5_TSLA + x_0_6_2_5_TSLA - x_0_6_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3: o_0_6_3_TSLA + x_0_6_3_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_3_0: o_0_6_3_0_TSLA + x_0_6_3_0_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3_1: o_0_6_3_1_TSLA + x_0_6_3_1_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3_2: o_0_6_3_2_TSLA + x_0_6_3_2_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3_3: o_0_6_3_3_TSLA + x_0_6_3_3_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3_4: o_0_6_3_4_TSLA + x_0_6_3_4_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_3_5: o_0_6_3_5_TSLA + x_0_6_3_5_TSLA - x_0_6_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4: o_0_6_4_TSLA + x_0_6_4_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_4_0: o_0_6_4_0_TSLA + x_0_6_4_0_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4_1: o_0_6_4_1_TSLA + x_0_6_4_1_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4_2: o_0_6_4_2_TSLA + x_0_6_4_2_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4_3: o_0_6_4_3_TSLA + x_0_6_4_3_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4_4: o_0_6_4_4_TSLA + x_0_6_4_4_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_4_5: o_0_6_4_5_TSLA + x_0_6_4_5_TSLA - x_0_6_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5: o_0_6_5_TSLA + x_0_6_5_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_5_0: o_0_6_5_0_TSLA + x_0_6_5_0_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5_1: o_0_6_5_1_TSLA + x_0_6_5_1_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5_2: o_0_6_5_2_TSLA + x_0_6_5_2_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5_3: o_0_6_5_3_TSLA + x_0_6_5_3_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5_4: o_0_6_5_4_TSLA + x_0_6_5_4_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_5_5: o_0_6_5_5_TSLA + x_0_6_5_5_TSLA - x_0_6_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6: o_0_6_6_TSLA + x_0_6_6_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_6_0: o_0_6_6_0_TSLA + x_0_6_6_0_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6_1: o_0_6_6_1_TSLA + x_0_6_6_1_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6_2: o_0_6_6_2_TSLA + x_0_6_6_2_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6_3: o_0_6_6_3_TSLA + x_0_6_6_3_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6_4: o_0_6_6_4_TSLA + x_0_6_6_4_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_6_5: o_0_6_6_5_TSLA + x_0_6_6_5_TSLA - x_0_6_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7: o_0_6_7_TSLA + x_0_6_7_TSLA - x_0_6_TSLA >= 0
B_abs_stockTSLA_in_0_6_7_0: o_0_6_7_0_TSLA + x_0_6_7_0_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7_1: o_0_6_7_1_TSLA + x_0_6_7_1_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7_2: o_0_6_7_2_TSLA + x_0_6_7_2_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7_3: o_0_6_7_3_TSLA + x_0_6_7_3_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7_4: o_0_6_7_4_TSLA + x_0_6_7_4_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_6_7_5: o_0_6_7_5_TSLA + x_0_6_7_5_TSLA - x_0_6_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7: o_0_7_TSLA + x_0_7_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_7_0: o_0_7_0_TSLA + x_0_7_0_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_0_0: o_0_7_0_0_TSLA + x_0_7_0_0_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_0_1: o_0_7_0_1_TSLA + x_0_7_0_1_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_0_2: o_0_7_0_2_TSLA + x_0_7_0_2_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_0_3: o_0_7_0_3_TSLA + x_0_7_0_3_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_0_4: o_0_7_0_4_TSLA + x_0_7_0_4_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_0_5: o_0_7_0_5_TSLA + x_0_7_0_5_TSLA - x_0_7_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1: o_0_7_1_TSLA + x_0_7_1_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_1_0: o_0_7_1_0_TSLA + x_0_7_1_0_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1_1: o_0_7_1_1_TSLA + x_0_7_1_1_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1_2: o_0_7_1_2_TSLA + x_0_7_1_2_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1_3: o_0_7_1_3_TSLA + x_0_7_1_3_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1_4: o_0_7_1_4_TSLA + x_0_7_1_4_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_1_5: o_0_7_1_5_TSLA + x_0_7_1_5_TSLA - x_0_7_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2: o_0_7_2_TSLA + x_0_7_2_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_2_0: o_0_7_2_0_TSLA + x_0_7_2_0_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2_1: o_0_7_2_1_TSLA + x_0_7_2_1_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2_2: o_0_7_2_2_TSLA + x_0_7_2_2_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2_3: o_0_7_2_3_TSLA + x_0_7_2_3_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2_4: o_0_7_2_4_TSLA + x_0_7_2_4_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_2_5: o_0_7_2_5_TSLA + x_0_7_2_5_TSLA - x_0_7_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3: o_0_7_3_TSLA + x_0_7_3_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_3_0: o_0_7_3_0_TSLA + x_0_7_3_0_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3_1: o_0_7_3_1_TSLA + x_0_7_3_1_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3_2: o_0_7_3_2_TSLA + x_0_7_3_2_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3_3: o_0_7_3_3_TSLA + x_0_7_3_3_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3_4: o_0_7_3_4_TSLA + x_0_7_3_4_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_3_5: o_0_7_3_5_TSLA + x_0_7_3_5_TSLA - x_0_7_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4: o_0_7_4_TSLA + x_0_7_4_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_4_0: o_0_7_4_0_TSLA + x_0_7_4_0_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4_1: o_0_7_4_1_TSLA + x_0_7_4_1_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4_2: o_0_7_4_2_TSLA + x_0_7_4_2_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4_3: o_0_7_4_3_TSLA + x_0_7_4_3_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4_4: o_0_7_4_4_TSLA + x_0_7_4_4_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_4_5: o_0_7_4_5_TSLA + x_0_7_4_5_TSLA - x_0_7_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5: o_0_7_5_TSLA + x_0_7_5_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_5_0: o_0_7_5_0_TSLA + x_0_7_5_0_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5_1: o_0_7_5_1_TSLA + x_0_7_5_1_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5_2: o_0_7_5_2_TSLA + x_0_7_5_2_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5_3: o_0_7_5_3_TSLA + x_0_7_5_3_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5_4: o_0_7_5_4_TSLA + x_0_7_5_4_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_5_5: o_0_7_5_5_TSLA + x_0_7_5_5_TSLA - x_0_7_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6: o_0_7_6_TSLA + x_0_7_6_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_6_0: o_0_7_6_0_TSLA + x_0_7_6_0_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6_1: o_0_7_6_1_TSLA + x_0_7_6_1_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6_2: o_0_7_6_2_TSLA + x_0_7_6_2_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6_3: o_0_7_6_3_TSLA + x_0_7_6_3_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6_4: o_0_7_6_4_TSLA + x_0_7_6_4_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_6_5: o_0_7_6_5_TSLA + x_0_7_6_5_TSLA - x_0_7_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7: o_0_7_7_TSLA + x_0_7_7_TSLA - x_0_7_TSLA >= 0
B_abs_stockTSLA_in_0_7_7_0: o_0_7_7_0_TSLA + x_0_7_7_0_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7_1: o_0_7_7_1_TSLA + x_0_7_7_1_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7_2: o_0_7_7_2_TSLA + x_0_7_7_2_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7_3: o_0_7_7_3_TSLA + x_0_7_7_3_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7_4: o_0_7_7_4_TSLA + x_0_7_7_4_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_7_7_5: o_0_7_7_5_TSLA + x_0_7_7_5_TSLA - x_0_7_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8: o_0_8_TSLA + x_0_8_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_8_0: o_0_8_0_TSLA + x_0_8_0_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_0_0: o_0_8_0_0_TSLA + x_0_8_0_0_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_0_1: o_0_8_0_1_TSLA + x_0_8_0_1_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_0_2: o_0_8_0_2_TSLA + x_0_8_0_2_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_0_3: o_0_8_0_3_TSLA + x_0_8_0_3_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_0_4: o_0_8_0_4_TSLA + x_0_8_0_4_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_0_5: o_0_8_0_5_TSLA + x_0_8_0_5_TSLA - x_0_8_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1: o_0_8_1_TSLA + x_0_8_1_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_1_0: o_0_8_1_0_TSLA + x_0_8_1_0_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1_1: o_0_8_1_1_TSLA + x_0_8_1_1_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1_2: o_0_8_1_2_TSLA + x_0_8_1_2_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1_3: o_0_8_1_3_TSLA + x_0_8_1_3_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1_4: o_0_8_1_4_TSLA + x_0_8_1_4_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_1_5: o_0_8_1_5_TSLA + x_0_8_1_5_TSLA - x_0_8_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2: o_0_8_2_TSLA + x_0_8_2_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_2_0: o_0_8_2_0_TSLA + x_0_8_2_0_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2_1: o_0_8_2_1_TSLA + x_0_8_2_1_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2_2: o_0_8_2_2_TSLA + x_0_8_2_2_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2_3: o_0_8_2_3_TSLA + x_0_8_2_3_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2_4: o_0_8_2_4_TSLA + x_0_8_2_4_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_2_5: o_0_8_2_5_TSLA + x_0_8_2_5_TSLA - x_0_8_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3: o_0_8_3_TSLA + x_0_8_3_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_3_0: o_0_8_3_0_TSLA + x_0_8_3_0_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3_1: o_0_8_3_1_TSLA + x_0_8_3_1_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3_2: o_0_8_3_2_TSLA + x_0_8_3_2_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3_3: o_0_8_3_3_TSLA + x_0_8_3_3_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3_4: o_0_8_3_4_TSLA + x_0_8_3_4_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_3_5: o_0_8_3_5_TSLA + x_0_8_3_5_TSLA - x_0_8_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4: o_0_8_4_TSLA + x_0_8_4_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_4_0: o_0_8_4_0_TSLA + x_0_8_4_0_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4_1: o_0_8_4_1_TSLA + x_0_8_4_1_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4_2: o_0_8_4_2_TSLA + x_0_8_4_2_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4_3: o_0_8_4_3_TSLA + x_0_8_4_3_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4_4: o_0_8_4_4_TSLA + x_0_8_4_4_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_4_5: o_0_8_4_5_TSLA + x_0_8_4_5_TSLA - x_0_8_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5: o_0_8_5_TSLA + x_0_8_5_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_5_0: o_0_8_5_0_TSLA + x_0_8_5_0_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5_1: o_0_8_5_1_TSLA + x_0_8_5_1_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5_2: o_0_8_5_2_TSLA + x_0_8_5_2_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5_3: o_0_8_5_3_TSLA + x_0_8_5_3_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5_4: o_0_8_5_4_TSLA + x_0_8_5_4_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_5_5: o_0_8_5_5_TSLA + x_0_8_5_5_TSLA - x_0_8_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6: o_0_8_6_TSLA + x_0_8_6_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_6_0: o_0_8_6_0_TSLA + x_0_8_6_0_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6_1: o_0_8_6_1_TSLA + x_0_8_6_1_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6_2: o_0_8_6_2_TSLA + x_0_8_6_2_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6_3: o_0_8_6_3_TSLA + x_0_8_6_3_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6_4: o_0_8_6_4_TSLA + x_0_8_6_4_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_6_5: o_0_8_6_5_TSLA + x_0_8_6_5_TSLA - x_0_8_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7: o_0_8_7_TSLA + x_0_8_7_TSLA - x_0_8_TSLA >= 0
B_abs_stockTSLA_in_0_8_7_0: o_0_8_7_0_TSLA + x_0_8_7_0_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7_1: o_0_8_7_1_TSLA + x_0_8_7_1_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7_2: o_0_8_7_2_TSLA + x_0_8_7_2_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7_3: o_0_8_7_3_TSLA + x_0_8_7_3_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7_4: o_0_8_7_4_TSLA + x_0_8_7_4_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_8_7_5: o_0_8_7_5_TSLA + x_0_8_7_5_TSLA - x_0_8_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9: o_0_9_TSLA + x_0_9_TSLA - x_0_TSLA >= 0
B_abs_stockTSLA_in_0_9_0: o_0_9_0_TSLA + x_0_9_0_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_0_0: o_0_9_0_0_TSLA + x_0_9_0_0_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_0_1: o_0_9_0_1_TSLA + x_0_9_0_1_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_0_2: o_0_9_0_2_TSLA + x_0_9_0_2_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_0_3: o_0_9_0_3_TSLA + x_0_9_0_3_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_0_4: o_0_9_0_4_TSLA + x_0_9_0_4_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_0_5: o_0_9_0_5_TSLA + x_0_9_0_5_TSLA - x_0_9_0_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1: o_0_9_1_TSLA + x_0_9_1_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_1_0: o_0_9_1_0_TSLA + x_0_9_1_0_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1_1: o_0_9_1_1_TSLA + x_0_9_1_1_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1_2: o_0_9_1_2_TSLA + x_0_9_1_2_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1_3: o_0_9_1_3_TSLA + x_0_9_1_3_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1_4: o_0_9_1_4_TSLA + x_0_9_1_4_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_1_5: o_0_9_1_5_TSLA + x_0_9_1_5_TSLA - x_0_9_1_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2: o_0_9_2_TSLA + x_0_9_2_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_2_0: o_0_9_2_0_TSLA + x_0_9_2_0_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2_1: o_0_9_2_1_TSLA + x_0_9_2_1_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2_2: o_0_9_2_2_TSLA + x_0_9_2_2_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2_3: o_0_9_2_3_TSLA + x_0_9_2_3_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2_4: o_0_9_2_4_TSLA + x_0_9_2_4_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_2_5: o_0_9_2_5_TSLA + x_0_9_2_5_TSLA - x_0_9_2_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3: o_0_9_3_TSLA + x_0_9_3_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_3_0: o_0_9_3_0_TSLA + x_0_9_3_0_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3_1: o_0_9_3_1_TSLA + x_0_9_3_1_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3_2: o_0_9_3_2_TSLA + x_0_9_3_2_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3_3: o_0_9_3_3_TSLA + x_0_9_3_3_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3_4: o_0_9_3_4_TSLA + x_0_9_3_4_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_3_5: o_0_9_3_5_TSLA + x_0_9_3_5_TSLA - x_0_9_3_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4: o_0_9_4_TSLA + x_0_9_4_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_4_0: o_0_9_4_0_TSLA + x_0_9_4_0_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4_1: o_0_9_4_1_TSLA + x_0_9_4_1_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4_2: o_0_9_4_2_TSLA + x_0_9_4_2_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4_3: o_0_9_4_3_TSLA + x_0_9_4_3_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4_4: o_0_9_4_4_TSLA + x_0_9_4_4_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_4_5: o_0_9_4_5_TSLA + x_0_9_4_5_TSLA - x_0_9_4_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5: o_0_9_5_TSLA + x_0_9_5_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_5_0: o_0_9_5_0_TSLA + x_0_9_5_0_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5_1: o_0_9_5_1_TSLA + x_0_9_5_1_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5_2: o_0_9_5_2_TSLA + x_0_9_5_2_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5_3: o_0_9_5_3_TSLA + x_0_9_5_3_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5_4: o_0_9_5_4_TSLA + x_0_9_5_4_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_5_5: o_0_9_5_5_TSLA + x_0_9_5_5_TSLA - x_0_9_5_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6: o_0_9_6_TSLA + x_0_9_6_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_6_0: o_0_9_6_0_TSLA + x_0_9_6_0_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6_1: o_0_9_6_1_TSLA + x_0_9_6_1_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6_2: o_0_9_6_2_TSLA + x_0_9_6_2_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6_3: o_0_9_6_3_TSLA + x_0_9_6_3_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6_4: o_0_9_6_4_TSLA + x_0_9_6_4_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_6_5: o_0_9_6_5_TSLA + x_0_9_6_5_TSLA - x_0_9_6_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7: o_0_9_7_TSLA + x_0_9_7_TSLA - x_0_9_TSLA >= 0
B_abs_stockTSLA_in_0_9_7_0: o_0_9_7_0_TSLA + x_0_9_7_0_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7_1: o_0_9_7_1_TSLA + x_0_9_7_1_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7_2: o_0_9_7_2_TSLA + x_0_9_7_2_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7_3: o_0_9_7_3_TSLA + x_0_9_7_3_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7_4: o_0_9_7_4_TSLA + x_0_9_7_4_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockTSLA_in_0_9_7_5: o_0_9_7_5_TSLA + x_0_9_7_5_TSLA - x_0_9_7_TSLA
 >= 0
B_abs_stockVRTX_in_0_0: o_0_0_VRTX + x_0_0_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_0: o_0_0_0_VRTX + x_0_0_0_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_0_0: o_0_0_0_0_VRTX + x_0_0_0_0_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_0_1: o_0_0_0_1_VRTX + x_0_0_0_1_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_0_2: o_0_0_0_2_VRTX + x_0_0_0_2_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_0_3: o_0_0_0_3_VRTX + x_0_0_0_3_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_0_4: o_0_0_0_4_VRTX + x_0_0_0_4_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_0_5: o_0_0_0_5_VRTX + x_0_0_0_5_VRTX - x_0_0_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1: o_0_0_1_VRTX + x_0_0_1_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_1_0: o_0_0_1_0_VRTX + x_0_0_1_0_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1_1: o_0_0_1_1_VRTX + x_0_0_1_1_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1_2: o_0_0_1_2_VRTX + x_0_0_1_2_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1_3: o_0_0_1_3_VRTX + x_0_0_1_3_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1_4: o_0_0_1_4_VRTX + x_0_0_1_4_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_1_5: o_0_0_1_5_VRTX + x_0_0_1_5_VRTX - x_0_0_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2: o_0_0_2_VRTX + x_0_0_2_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_2_0: o_0_0_2_0_VRTX + x_0_0_2_0_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2_1: o_0_0_2_1_VRTX + x_0_0_2_1_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2_2: o_0_0_2_2_VRTX + x_0_0_2_2_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2_3: o_0_0_2_3_VRTX + x_0_0_2_3_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2_4: o_0_0_2_4_VRTX + x_0_0_2_4_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_2_5: o_0_0_2_5_VRTX + x_0_0_2_5_VRTX - x_0_0_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3: o_0_0_3_VRTX + x_0_0_3_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_3_0: o_0_0_3_0_VRTX + x_0_0_3_0_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3_1: o_0_0_3_1_VRTX + x_0_0_3_1_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3_2: o_0_0_3_2_VRTX + x_0_0_3_2_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3_3: o_0_0_3_3_VRTX + x_0_0_3_3_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3_4: o_0_0_3_4_VRTX + x_0_0_3_4_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_3_5: o_0_0_3_5_VRTX + x_0_0_3_5_VRTX - x_0_0_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4: o_0_0_4_VRTX + x_0_0_4_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_4_0: o_0_0_4_0_VRTX + x_0_0_4_0_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4_1: o_0_0_4_1_VRTX + x_0_0_4_1_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4_2: o_0_0_4_2_VRTX + x_0_0_4_2_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4_3: o_0_0_4_3_VRTX + x_0_0_4_3_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4_4: o_0_0_4_4_VRTX + x_0_0_4_4_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_4_5: o_0_0_4_5_VRTX + x_0_0_4_5_VRTX - x_0_0_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5: o_0_0_5_VRTX + x_0_0_5_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_5_0: o_0_0_5_0_VRTX + x_0_0_5_0_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5_1: o_0_0_5_1_VRTX + x_0_0_5_1_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5_2: o_0_0_5_2_VRTX + x_0_0_5_2_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5_3: o_0_0_5_3_VRTX + x_0_0_5_3_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5_4: o_0_0_5_4_VRTX + x_0_0_5_4_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_5_5: o_0_0_5_5_VRTX + x_0_0_5_5_VRTX - x_0_0_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6: o_0_0_6_VRTX + x_0_0_6_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_6_0: o_0_0_6_0_VRTX + x_0_0_6_0_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6_1: o_0_0_6_1_VRTX + x_0_0_6_1_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6_2: o_0_0_6_2_VRTX + x_0_0_6_2_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6_3: o_0_0_6_3_VRTX + x_0_0_6_3_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6_4: o_0_0_6_4_VRTX + x_0_0_6_4_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_6_5: o_0_0_6_5_VRTX + x_0_0_6_5_VRTX - x_0_0_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7: o_0_0_7_VRTX + x_0_0_7_VRTX - x_0_0_VRTX >= 0
B_abs_stockVRTX_in_0_0_7_0: o_0_0_7_0_VRTX + x_0_0_7_0_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7_1: o_0_0_7_1_VRTX + x_0_0_7_1_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7_2: o_0_0_7_2_VRTX + x_0_0_7_2_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7_3: o_0_0_7_3_VRTX + x_0_0_7_3_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7_4: o_0_0_7_4_VRTX + x_0_0_7_4_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_0_7_5: o_0_0_7_5_VRTX + x_0_0_7_5_VRTX - x_0_0_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1: o_0_1_VRTX + x_0_1_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_1_0: o_0_1_0_VRTX + x_0_1_0_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_0_0: o_0_1_0_0_VRTX + x_0_1_0_0_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_0_1: o_0_1_0_1_VRTX + x_0_1_0_1_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_0_2: o_0_1_0_2_VRTX + x_0_1_0_2_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_0_3: o_0_1_0_3_VRTX + x_0_1_0_3_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_0_4: o_0_1_0_4_VRTX + x_0_1_0_4_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_0_5: o_0_1_0_5_VRTX + x_0_1_0_5_VRTX - x_0_1_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1: o_0_1_1_VRTX + x_0_1_1_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_1_0: o_0_1_1_0_VRTX + x_0_1_1_0_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1_1: o_0_1_1_1_VRTX + x_0_1_1_1_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1_2: o_0_1_1_2_VRTX + x_0_1_1_2_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1_3: o_0_1_1_3_VRTX + x_0_1_1_3_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1_4: o_0_1_1_4_VRTX + x_0_1_1_4_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_1_5: o_0_1_1_5_VRTX + x_0_1_1_5_VRTX - x_0_1_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2: o_0_1_2_VRTX + x_0_1_2_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_2_0: o_0_1_2_0_VRTX + x_0_1_2_0_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2_1: o_0_1_2_1_VRTX + x_0_1_2_1_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2_2: o_0_1_2_2_VRTX + x_0_1_2_2_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2_3: o_0_1_2_3_VRTX + x_0_1_2_3_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2_4: o_0_1_2_4_VRTX + x_0_1_2_4_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_2_5: o_0_1_2_5_VRTX + x_0_1_2_5_VRTX - x_0_1_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3: o_0_1_3_VRTX + x_0_1_3_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_3_0: o_0_1_3_0_VRTX + x_0_1_3_0_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3_1: o_0_1_3_1_VRTX + x_0_1_3_1_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3_2: o_0_1_3_2_VRTX + x_0_1_3_2_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3_3: o_0_1_3_3_VRTX + x_0_1_3_3_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3_4: o_0_1_3_4_VRTX + x_0_1_3_4_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_3_5: o_0_1_3_5_VRTX + x_0_1_3_5_VRTX - x_0_1_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4: o_0_1_4_VRTX + x_0_1_4_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_4_0: o_0_1_4_0_VRTX + x_0_1_4_0_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4_1: o_0_1_4_1_VRTX + x_0_1_4_1_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4_2: o_0_1_4_2_VRTX + x_0_1_4_2_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4_3: o_0_1_4_3_VRTX + x_0_1_4_3_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4_4: o_0_1_4_4_VRTX + x_0_1_4_4_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_4_5: o_0_1_4_5_VRTX + x_0_1_4_5_VRTX - x_0_1_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5: o_0_1_5_VRTX + x_0_1_5_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_5_0: o_0_1_5_0_VRTX + x_0_1_5_0_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5_1: o_0_1_5_1_VRTX + x_0_1_5_1_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5_2: o_0_1_5_2_VRTX + x_0_1_5_2_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5_3: o_0_1_5_3_VRTX + x_0_1_5_3_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5_4: o_0_1_5_4_VRTX + x_0_1_5_4_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_5_5: o_0_1_5_5_VRTX + x_0_1_5_5_VRTX - x_0_1_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6: o_0_1_6_VRTX + x_0_1_6_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_6_0: o_0_1_6_0_VRTX + x_0_1_6_0_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6_1: o_0_1_6_1_VRTX + x_0_1_6_1_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6_2: o_0_1_6_2_VRTX + x_0_1_6_2_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6_3: o_0_1_6_3_VRTX + x_0_1_6_3_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6_4: o_0_1_6_4_VRTX + x_0_1_6_4_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_6_5: o_0_1_6_5_VRTX + x_0_1_6_5_VRTX - x_0_1_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7: o_0_1_7_VRTX + x_0_1_7_VRTX - x_0_1_VRTX >= 0
B_abs_stockVRTX_in_0_1_7_0: o_0_1_7_0_VRTX + x_0_1_7_0_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7_1: o_0_1_7_1_VRTX + x_0_1_7_1_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7_2: o_0_1_7_2_VRTX + x_0_1_7_2_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7_3: o_0_1_7_3_VRTX + x_0_1_7_3_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7_4: o_0_1_7_4_VRTX + x_0_1_7_4_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_1_7_5: o_0_1_7_5_VRTX + x_0_1_7_5_VRTX - x_0_1_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2: o_0_2_VRTX + x_0_2_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_2_0: o_0_2_0_VRTX + x_0_2_0_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_0_0: o_0_2_0_0_VRTX + x_0_2_0_0_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_0_1: o_0_2_0_1_VRTX + x_0_2_0_1_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_0_2: o_0_2_0_2_VRTX + x_0_2_0_2_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_0_3: o_0_2_0_3_VRTX + x_0_2_0_3_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_0_4: o_0_2_0_4_VRTX + x_0_2_0_4_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_0_5: o_0_2_0_5_VRTX + x_0_2_0_5_VRTX - x_0_2_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1: o_0_2_1_VRTX + x_0_2_1_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_1_0: o_0_2_1_0_VRTX + x_0_2_1_0_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1_1: o_0_2_1_1_VRTX + x_0_2_1_1_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1_2: o_0_2_1_2_VRTX + x_0_2_1_2_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1_3: o_0_2_1_3_VRTX + x_0_2_1_3_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1_4: o_0_2_1_4_VRTX + x_0_2_1_4_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_1_5: o_0_2_1_5_VRTX + x_0_2_1_5_VRTX - x_0_2_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2: o_0_2_2_VRTX + x_0_2_2_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_2_0: o_0_2_2_0_VRTX + x_0_2_2_0_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2_1: o_0_2_2_1_VRTX + x_0_2_2_1_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2_2: o_0_2_2_2_VRTX + x_0_2_2_2_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2_3: o_0_2_2_3_VRTX + x_0_2_2_3_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2_4: o_0_2_2_4_VRTX + x_0_2_2_4_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_2_5: o_0_2_2_5_VRTX + x_0_2_2_5_VRTX - x_0_2_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3: o_0_2_3_VRTX + x_0_2_3_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_3_0: o_0_2_3_0_VRTX + x_0_2_3_0_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3_1: o_0_2_3_1_VRTX + x_0_2_3_1_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3_2: o_0_2_3_2_VRTX + x_0_2_3_2_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3_3: o_0_2_3_3_VRTX + x_0_2_3_3_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3_4: o_0_2_3_4_VRTX + x_0_2_3_4_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_3_5: o_0_2_3_5_VRTX + x_0_2_3_5_VRTX - x_0_2_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4: o_0_2_4_VRTX + x_0_2_4_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_4_0: o_0_2_4_0_VRTX + x_0_2_4_0_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4_1: o_0_2_4_1_VRTX + x_0_2_4_1_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4_2: o_0_2_4_2_VRTX + x_0_2_4_2_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4_3: o_0_2_4_3_VRTX + x_0_2_4_3_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4_4: o_0_2_4_4_VRTX + x_0_2_4_4_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_4_5: o_0_2_4_5_VRTX + x_0_2_4_5_VRTX - x_0_2_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5: o_0_2_5_VRTX + x_0_2_5_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_5_0: o_0_2_5_0_VRTX + x_0_2_5_0_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5_1: o_0_2_5_1_VRTX + x_0_2_5_1_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5_2: o_0_2_5_2_VRTX + x_0_2_5_2_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5_3: o_0_2_5_3_VRTX + x_0_2_5_3_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5_4: o_0_2_5_4_VRTX + x_0_2_5_4_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_5_5: o_0_2_5_5_VRTX + x_0_2_5_5_VRTX - x_0_2_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6: o_0_2_6_VRTX + x_0_2_6_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_6_0: o_0_2_6_0_VRTX + x_0_2_6_0_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6_1: o_0_2_6_1_VRTX + x_0_2_6_1_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6_2: o_0_2_6_2_VRTX + x_0_2_6_2_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6_3: o_0_2_6_3_VRTX + x_0_2_6_3_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6_4: o_0_2_6_4_VRTX + x_0_2_6_4_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_6_5: o_0_2_6_5_VRTX + x_0_2_6_5_VRTX - x_0_2_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7: o_0_2_7_VRTX + x_0_2_7_VRTX - x_0_2_VRTX >= 0
B_abs_stockVRTX_in_0_2_7_0: o_0_2_7_0_VRTX + x_0_2_7_0_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7_1: o_0_2_7_1_VRTX + x_0_2_7_1_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7_2: o_0_2_7_2_VRTX + x_0_2_7_2_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7_3: o_0_2_7_3_VRTX + x_0_2_7_3_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7_4: o_0_2_7_4_VRTX + x_0_2_7_4_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_2_7_5: o_0_2_7_5_VRTX + x_0_2_7_5_VRTX - x_0_2_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3: o_0_3_VRTX + x_0_3_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_3_0: o_0_3_0_VRTX + x_0_3_0_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_0_0: o_0_3_0_0_VRTX + x_0_3_0_0_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_0_1: o_0_3_0_1_VRTX + x_0_3_0_1_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_0_2: o_0_3_0_2_VRTX + x_0_3_0_2_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_0_3: o_0_3_0_3_VRTX + x_0_3_0_3_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_0_4: o_0_3_0_4_VRTX + x_0_3_0_4_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_0_5: o_0_3_0_5_VRTX + x_0_3_0_5_VRTX - x_0_3_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1: o_0_3_1_VRTX + x_0_3_1_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_1_0: o_0_3_1_0_VRTX + x_0_3_1_0_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1_1: o_0_3_1_1_VRTX + x_0_3_1_1_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1_2: o_0_3_1_2_VRTX + x_0_3_1_2_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1_3: o_0_3_1_3_VRTX + x_0_3_1_3_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1_4: o_0_3_1_4_VRTX + x_0_3_1_4_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_1_5: o_0_3_1_5_VRTX + x_0_3_1_5_VRTX - x_0_3_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2: o_0_3_2_VRTX + x_0_3_2_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_2_0: o_0_3_2_0_VRTX + x_0_3_2_0_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2_1: o_0_3_2_1_VRTX + x_0_3_2_1_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2_2: o_0_3_2_2_VRTX + x_0_3_2_2_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2_3: o_0_3_2_3_VRTX + x_0_3_2_3_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2_4: o_0_3_2_4_VRTX + x_0_3_2_4_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_2_5: o_0_3_2_5_VRTX + x_0_3_2_5_VRTX - x_0_3_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3: o_0_3_3_VRTX + x_0_3_3_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_3_0: o_0_3_3_0_VRTX + x_0_3_3_0_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3_1: o_0_3_3_1_VRTX + x_0_3_3_1_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3_2: o_0_3_3_2_VRTX + x_0_3_3_2_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3_3: o_0_3_3_3_VRTX + x_0_3_3_3_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3_4: o_0_3_3_4_VRTX + x_0_3_3_4_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_3_5: o_0_3_3_5_VRTX + x_0_3_3_5_VRTX - x_0_3_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4: o_0_3_4_VRTX + x_0_3_4_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_4_0: o_0_3_4_0_VRTX + x_0_3_4_0_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4_1: o_0_3_4_1_VRTX + x_0_3_4_1_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4_2: o_0_3_4_2_VRTX + x_0_3_4_2_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4_3: o_0_3_4_3_VRTX + x_0_3_4_3_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4_4: o_0_3_4_4_VRTX + x_0_3_4_4_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_4_5: o_0_3_4_5_VRTX + x_0_3_4_5_VRTX - x_0_3_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5: o_0_3_5_VRTX + x_0_3_5_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_5_0: o_0_3_5_0_VRTX + x_0_3_5_0_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5_1: o_0_3_5_1_VRTX + x_0_3_5_1_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5_2: o_0_3_5_2_VRTX + x_0_3_5_2_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5_3: o_0_3_5_3_VRTX + x_0_3_5_3_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5_4: o_0_3_5_4_VRTX + x_0_3_5_4_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_5_5: o_0_3_5_5_VRTX + x_0_3_5_5_VRTX - x_0_3_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6: o_0_3_6_VRTX + x_0_3_6_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_6_0: o_0_3_6_0_VRTX + x_0_3_6_0_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6_1: o_0_3_6_1_VRTX + x_0_3_6_1_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6_2: o_0_3_6_2_VRTX + x_0_3_6_2_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6_3: o_0_3_6_3_VRTX + x_0_3_6_3_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6_4: o_0_3_6_4_VRTX + x_0_3_6_4_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_6_5: o_0_3_6_5_VRTX + x_0_3_6_5_VRTX - x_0_3_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7: o_0_3_7_VRTX + x_0_3_7_VRTX - x_0_3_VRTX >= 0
B_abs_stockVRTX_in_0_3_7_0: o_0_3_7_0_VRTX + x_0_3_7_0_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7_1: o_0_3_7_1_VRTX + x_0_3_7_1_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7_2: o_0_3_7_2_VRTX + x_0_3_7_2_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7_3: o_0_3_7_3_VRTX + x_0_3_7_3_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7_4: o_0_3_7_4_VRTX + x_0_3_7_4_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_3_7_5: o_0_3_7_5_VRTX + x_0_3_7_5_VRTX - x_0_3_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4: o_0_4_VRTX + x_0_4_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_4_0: o_0_4_0_VRTX + x_0_4_0_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_0_0: o_0_4_0_0_VRTX + x_0_4_0_0_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_0_1: o_0_4_0_1_VRTX + x_0_4_0_1_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_0_2: o_0_4_0_2_VRTX + x_0_4_0_2_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_0_3: o_0_4_0_3_VRTX + x_0_4_0_3_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_0_4: o_0_4_0_4_VRTX + x_0_4_0_4_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_0_5: o_0_4_0_5_VRTX + x_0_4_0_5_VRTX - x_0_4_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1: o_0_4_1_VRTX + x_0_4_1_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_1_0: o_0_4_1_0_VRTX + x_0_4_1_0_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1_1: o_0_4_1_1_VRTX + x_0_4_1_1_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1_2: o_0_4_1_2_VRTX + x_0_4_1_2_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1_3: o_0_4_1_3_VRTX + x_0_4_1_3_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1_4: o_0_4_1_4_VRTX + x_0_4_1_4_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_1_5: o_0_4_1_5_VRTX + x_0_4_1_5_VRTX - x_0_4_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2: o_0_4_2_VRTX + x_0_4_2_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_2_0: o_0_4_2_0_VRTX + x_0_4_2_0_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2_1: o_0_4_2_1_VRTX + x_0_4_2_1_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2_2: o_0_4_2_2_VRTX + x_0_4_2_2_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2_3: o_0_4_2_3_VRTX + x_0_4_2_3_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2_4: o_0_4_2_4_VRTX + x_0_4_2_4_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_2_5: o_0_4_2_5_VRTX + x_0_4_2_5_VRTX - x_0_4_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3: o_0_4_3_VRTX + x_0_4_3_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_3_0: o_0_4_3_0_VRTX + x_0_4_3_0_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3_1: o_0_4_3_1_VRTX + x_0_4_3_1_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3_2: o_0_4_3_2_VRTX + x_0_4_3_2_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3_3: o_0_4_3_3_VRTX + x_0_4_3_3_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3_4: o_0_4_3_4_VRTX + x_0_4_3_4_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_3_5: o_0_4_3_5_VRTX + x_0_4_3_5_VRTX - x_0_4_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4: o_0_4_4_VRTX + x_0_4_4_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_4_0: o_0_4_4_0_VRTX + x_0_4_4_0_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4_1: o_0_4_4_1_VRTX + x_0_4_4_1_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4_2: o_0_4_4_2_VRTX + x_0_4_4_2_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4_3: o_0_4_4_3_VRTX + x_0_4_4_3_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4_4: o_0_4_4_4_VRTX + x_0_4_4_4_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_4_5: o_0_4_4_5_VRTX + x_0_4_4_5_VRTX - x_0_4_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5: o_0_4_5_VRTX + x_0_4_5_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_5_0: o_0_4_5_0_VRTX + x_0_4_5_0_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5_1: o_0_4_5_1_VRTX + x_0_4_5_1_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5_2: o_0_4_5_2_VRTX + x_0_4_5_2_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5_3: o_0_4_5_3_VRTX + x_0_4_5_3_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5_4: o_0_4_5_4_VRTX + x_0_4_5_4_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_5_5: o_0_4_5_5_VRTX + x_0_4_5_5_VRTX - x_0_4_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6: o_0_4_6_VRTX + x_0_4_6_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_6_0: o_0_4_6_0_VRTX + x_0_4_6_0_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6_1: o_0_4_6_1_VRTX + x_0_4_6_1_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6_2: o_0_4_6_2_VRTX + x_0_4_6_2_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6_3: o_0_4_6_3_VRTX + x_0_4_6_3_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6_4: o_0_4_6_4_VRTX + x_0_4_6_4_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_6_5: o_0_4_6_5_VRTX + x_0_4_6_5_VRTX - x_0_4_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7: o_0_4_7_VRTX + x_0_4_7_VRTX - x_0_4_VRTX >= 0
B_abs_stockVRTX_in_0_4_7_0: o_0_4_7_0_VRTX + x_0_4_7_0_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7_1: o_0_4_7_1_VRTX + x_0_4_7_1_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7_2: o_0_4_7_2_VRTX + x_0_4_7_2_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7_3: o_0_4_7_3_VRTX + x_0_4_7_3_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7_4: o_0_4_7_4_VRTX + x_0_4_7_4_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_4_7_5: o_0_4_7_5_VRTX + x_0_4_7_5_VRTX - x_0_4_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5: o_0_5_VRTX + x_0_5_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_5_0: o_0_5_0_VRTX + x_0_5_0_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_0_0: o_0_5_0_0_VRTX + x_0_5_0_0_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_0_1: o_0_5_0_1_VRTX + x_0_5_0_1_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_0_2: o_0_5_0_2_VRTX + x_0_5_0_2_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_0_3: o_0_5_0_3_VRTX + x_0_5_0_3_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_0_4: o_0_5_0_4_VRTX + x_0_5_0_4_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_0_5: o_0_5_0_5_VRTX + x_0_5_0_5_VRTX - x_0_5_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1: o_0_5_1_VRTX + x_0_5_1_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_1_0: o_0_5_1_0_VRTX + x_0_5_1_0_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1_1: o_0_5_1_1_VRTX + x_0_5_1_1_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1_2: o_0_5_1_2_VRTX + x_0_5_1_2_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1_3: o_0_5_1_3_VRTX + x_0_5_1_3_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1_4: o_0_5_1_4_VRTX + x_0_5_1_4_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_1_5: o_0_5_1_5_VRTX + x_0_5_1_5_VRTX - x_0_5_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2: o_0_5_2_VRTX + x_0_5_2_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_2_0: o_0_5_2_0_VRTX + x_0_5_2_0_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2_1: o_0_5_2_1_VRTX + x_0_5_2_1_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2_2: o_0_5_2_2_VRTX + x_0_5_2_2_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2_3: o_0_5_2_3_VRTX + x_0_5_2_3_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2_4: o_0_5_2_4_VRTX + x_0_5_2_4_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_2_5: o_0_5_2_5_VRTX + x_0_5_2_5_VRTX - x_0_5_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3: o_0_5_3_VRTX + x_0_5_3_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_3_0: o_0_5_3_0_VRTX + x_0_5_3_0_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3_1: o_0_5_3_1_VRTX + x_0_5_3_1_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3_2: o_0_5_3_2_VRTX + x_0_5_3_2_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3_3: o_0_5_3_3_VRTX + x_0_5_3_3_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3_4: o_0_5_3_4_VRTX + x_0_5_3_4_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_3_5: o_0_5_3_5_VRTX + x_0_5_3_5_VRTX - x_0_5_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4: o_0_5_4_VRTX + x_0_5_4_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_4_0: o_0_5_4_0_VRTX + x_0_5_4_0_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4_1: o_0_5_4_1_VRTX + x_0_5_4_1_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4_2: o_0_5_4_2_VRTX + x_0_5_4_2_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4_3: o_0_5_4_3_VRTX + x_0_5_4_3_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4_4: o_0_5_4_4_VRTX + x_0_5_4_4_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_4_5: o_0_5_4_5_VRTX + x_0_5_4_5_VRTX - x_0_5_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5: o_0_5_5_VRTX + x_0_5_5_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_5_0: o_0_5_5_0_VRTX + x_0_5_5_0_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5_1: o_0_5_5_1_VRTX + x_0_5_5_1_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5_2: o_0_5_5_2_VRTX + x_0_5_5_2_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5_3: o_0_5_5_3_VRTX + x_0_5_5_3_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5_4: o_0_5_5_4_VRTX + x_0_5_5_4_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_5_5: o_0_5_5_5_VRTX + x_0_5_5_5_VRTX - x_0_5_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6: o_0_5_6_VRTX + x_0_5_6_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_6_0: o_0_5_6_0_VRTX + x_0_5_6_0_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6_1: o_0_5_6_1_VRTX + x_0_5_6_1_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6_2: o_0_5_6_2_VRTX + x_0_5_6_2_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6_3: o_0_5_6_3_VRTX + x_0_5_6_3_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6_4: o_0_5_6_4_VRTX + x_0_5_6_4_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_6_5: o_0_5_6_5_VRTX + x_0_5_6_5_VRTX - x_0_5_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7: o_0_5_7_VRTX + x_0_5_7_VRTX - x_0_5_VRTX >= 0
B_abs_stockVRTX_in_0_5_7_0: o_0_5_7_0_VRTX + x_0_5_7_0_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7_1: o_0_5_7_1_VRTX + x_0_5_7_1_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7_2: o_0_5_7_2_VRTX + x_0_5_7_2_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7_3: o_0_5_7_3_VRTX + x_0_5_7_3_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7_4: o_0_5_7_4_VRTX + x_0_5_7_4_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_5_7_5: o_0_5_7_5_VRTX + x_0_5_7_5_VRTX - x_0_5_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6: o_0_6_VRTX + x_0_6_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_6_0: o_0_6_0_VRTX + x_0_6_0_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_0_0: o_0_6_0_0_VRTX + x_0_6_0_0_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_0_1: o_0_6_0_1_VRTX + x_0_6_0_1_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_0_2: o_0_6_0_2_VRTX + x_0_6_0_2_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_0_3: o_0_6_0_3_VRTX + x_0_6_0_3_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_0_4: o_0_6_0_4_VRTX + x_0_6_0_4_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_0_5: o_0_6_0_5_VRTX + x_0_6_0_5_VRTX - x_0_6_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1: o_0_6_1_VRTX + x_0_6_1_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_1_0: o_0_6_1_0_VRTX + x_0_6_1_0_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1_1: o_0_6_1_1_VRTX + x_0_6_1_1_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1_2: o_0_6_1_2_VRTX + x_0_6_1_2_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1_3: o_0_6_1_3_VRTX + x_0_6_1_3_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1_4: o_0_6_1_4_VRTX + x_0_6_1_4_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_1_5: o_0_6_1_5_VRTX + x_0_6_1_5_VRTX - x_0_6_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2: o_0_6_2_VRTX + x_0_6_2_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_2_0: o_0_6_2_0_VRTX + x_0_6_2_0_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2_1: o_0_6_2_1_VRTX + x_0_6_2_1_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2_2: o_0_6_2_2_VRTX + x_0_6_2_2_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2_3: o_0_6_2_3_VRTX + x_0_6_2_3_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2_4: o_0_6_2_4_VRTX + x_0_6_2_4_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_2_5: o_0_6_2_5_VRTX + x_0_6_2_5_VRTX - x_0_6_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3: o_0_6_3_VRTX + x_0_6_3_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_3_0: o_0_6_3_0_VRTX + x_0_6_3_0_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3_1: o_0_6_3_1_VRTX + x_0_6_3_1_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3_2: o_0_6_3_2_VRTX + x_0_6_3_2_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3_3: o_0_6_3_3_VRTX + x_0_6_3_3_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3_4: o_0_6_3_4_VRTX + x_0_6_3_4_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_3_5: o_0_6_3_5_VRTX + x_0_6_3_5_VRTX - x_0_6_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4: o_0_6_4_VRTX + x_0_6_4_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_4_0: o_0_6_4_0_VRTX + x_0_6_4_0_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4_1: o_0_6_4_1_VRTX + x_0_6_4_1_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4_2: o_0_6_4_2_VRTX + x_0_6_4_2_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4_3: o_0_6_4_3_VRTX + x_0_6_4_3_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4_4: o_0_6_4_4_VRTX + x_0_6_4_4_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_4_5: o_0_6_4_5_VRTX + x_0_6_4_5_VRTX - x_0_6_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5: o_0_6_5_VRTX + x_0_6_5_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_5_0: o_0_6_5_0_VRTX + x_0_6_5_0_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5_1: o_0_6_5_1_VRTX + x_0_6_5_1_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5_2: o_0_6_5_2_VRTX + x_0_6_5_2_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5_3: o_0_6_5_3_VRTX + x_0_6_5_3_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5_4: o_0_6_5_4_VRTX + x_0_6_5_4_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_5_5: o_0_6_5_5_VRTX + x_0_6_5_5_VRTX - x_0_6_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6: o_0_6_6_VRTX + x_0_6_6_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_6_0: o_0_6_6_0_VRTX + x_0_6_6_0_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6_1: o_0_6_6_1_VRTX + x_0_6_6_1_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6_2: o_0_6_6_2_VRTX + x_0_6_6_2_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6_3: o_0_6_6_3_VRTX + x_0_6_6_3_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6_4: o_0_6_6_4_VRTX + x_0_6_6_4_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_6_5: o_0_6_6_5_VRTX + x_0_6_6_5_VRTX - x_0_6_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7: o_0_6_7_VRTX + x_0_6_7_VRTX - x_0_6_VRTX >= 0
B_abs_stockVRTX_in_0_6_7_0: o_0_6_7_0_VRTX + x_0_6_7_0_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7_1: o_0_6_7_1_VRTX + x_0_6_7_1_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7_2: o_0_6_7_2_VRTX + x_0_6_7_2_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7_3: o_0_6_7_3_VRTX + x_0_6_7_3_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7_4: o_0_6_7_4_VRTX + x_0_6_7_4_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_6_7_5: o_0_6_7_5_VRTX + x_0_6_7_5_VRTX - x_0_6_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7: o_0_7_VRTX + x_0_7_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_7_0: o_0_7_0_VRTX + x_0_7_0_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_0_0: o_0_7_0_0_VRTX + x_0_7_0_0_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_0_1: o_0_7_0_1_VRTX + x_0_7_0_1_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_0_2: o_0_7_0_2_VRTX + x_0_7_0_2_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_0_3: o_0_7_0_3_VRTX + x_0_7_0_3_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_0_4: o_0_7_0_4_VRTX + x_0_7_0_4_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_0_5: o_0_7_0_5_VRTX + x_0_7_0_5_VRTX - x_0_7_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1: o_0_7_1_VRTX + x_0_7_1_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_1_0: o_0_7_1_0_VRTX + x_0_7_1_0_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1_1: o_0_7_1_1_VRTX + x_0_7_1_1_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1_2: o_0_7_1_2_VRTX + x_0_7_1_2_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1_3: o_0_7_1_3_VRTX + x_0_7_1_3_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1_4: o_0_7_1_4_VRTX + x_0_7_1_4_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_1_5: o_0_7_1_5_VRTX + x_0_7_1_5_VRTX - x_0_7_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2: o_0_7_2_VRTX + x_0_7_2_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_2_0: o_0_7_2_0_VRTX + x_0_7_2_0_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2_1: o_0_7_2_1_VRTX + x_0_7_2_1_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2_2: o_0_7_2_2_VRTX + x_0_7_2_2_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2_3: o_0_7_2_3_VRTX + x_0_7_2_3_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2_4: o_0_7_2_4_VRTX + x_0_7_2_4_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_2_5: o_0_7_2_5_VRTX + x_0_7_2_5_VRTX - x_0_7_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3: o_0_7_3_VRTX + x_0_7_3_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_3_0: o_0_7_3_0_VRTX + x_0_7_3_0_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3_1: o_0_7_3_1_VRTX + x_0_7_3_1_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3_2: o_0_7_3_2_VRTX + x_0_7_3_2_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3_3: o_0_7_3_3_VRTX + x_0_7_3_3_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3_4: o_0_7_3_4_VRTX + x_0_7_3_4_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_3_5: o_0_7_3_5_VRTX + x_0_7_3_5_VRTX - x_0_7_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4: o_0_7_4_VRTX + x_0_7_4_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_4_0: o_0_7_4_0_VRTX + x_0_7_4_0_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4_1: o_0_7_4_1_VRTX + x_0_7_4_1_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4_2: o_0_7_4_2_VRTX + x_0_7_4_2_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4_3: o_0_7_4_3_VRTX + x_0_7_4_3_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4_4: o_0_7_4_4_VRTX + x_0_7_4_4_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_4_5: o_0_7_4_5_VRTX + x_0_7_4_5_VRTX - x_0_7_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5: o_0_7_5_VRTX + x_0_7_5_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_5_0: o_0_7_5_0_VRTX + x_0_7_5_0_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5_1: o_0_7_5_1_VRTX + x_0_7_5_1_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5_2: o_0_7_5_2_VRTX + x_0_7_5_2_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5_3: o_0_7_5_3_VRTX + x_0_7_5_3_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5_4: o_0_7_5_4_VRTX + x_0_7_5_4_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_5_5: o_0_7_5_5_VRTX + x_0_7_5_5_VRTX - x_0_7_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6: o_0_7_6_VRTX + x_0_7_6_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_6_0: o_0_7_6_0_VRTX + x_0_7_6_0_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6_1: o_0_7_6_1_VRTX + x_0_7_6_1_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6_2: o_0_7_6_2_VRTX + x_0_7_6_2_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6_3: o_0_7_6_3_VRTX + x_0_7_6_3_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6_4: o_0_7_6_4_VRTX + x_0_7_6_4_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_6_5: o_0_7_6_5_VRTX + x_0_7_6_5_VRTX - x_0_7_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7: o_0_7_7_VRTX + x_0_7_7_VRTX - x_0_7_VRTX >= 0
B_abs_stockVRTX_in_0_7_7_0: o_0_7_7_0_VRTX + x_0_7_7_0_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7_1: o_0_7_7_1_VRTX + x_0_7_7_1_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7_2: o_0_7_7_2_VRTX + x_0_7_7_2_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7_3: o_0_7_7_3_VRTX + x_0_7_7_3_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7_4: o_0_7_7_4_VRTX + x_0_7_7_4_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_7_7_5: o_0_7_7_5_VRTX + x_0_7_7_5_VRTX - x_0_7_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8: o_0_8_VRTX + x_0_8_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_8_0: o_0_8_0_VRTX + x_0_8_0_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_0_0: o_0_8_0_0_VRTX + x_0_8_0_0_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_0_1: o_0_8_0_1_VRTX + x_0_8_0_1_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_0_2: o_0_8_0_2_VRTX + x_0_8_0_2_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_0_3: o_0_8_0_3_VRTX + x_0_8_0_3_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_0_4: o_0_8_0_4_VRTX + x_0_8_0_4_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_0_5: o_0_8_0_5_VRTX + x_0_8_0_5_VRTX - x_0_8_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1: o_0_8_1_VRTX + x_0_8_1_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_1_0: o_0_8_1_0_VRTX + x_0_8_1_0_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1_1: o_0_8_1_1_VRTX + x_0_8_1_1_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1_2: o_0_8_1_2_VRTX + x_0_8_1_2_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1_3: o_0_8_1_3_VRTX + x_0_8_1_3_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1_4: o_0_8_1_4_VRTX + x_0_8_1_4_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_1_5: o_0_8_1_5_VRTX + x_0_8_1_5_VRTX - x_0_8_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2: o_0_8_2_VRTX + x_0_8_2_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_2_0: o_0_8_2_0_VRTX + x_0_8_2_0_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2_1: o_0_8_2_1_VRTX + x_0_8_2_1_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2_2: o_0_8_2_2_VRTX + x_0_8_2_2_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2_3: o_0_8_2_3_VRTX + x_0_8_2_3_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2_4: o_0_8_2_4_VRTX + x_0_8_2_4_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_2_5: o_0_8_2_5_VRTX + x_0_8_2_5_VRTX - x_0_8_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3: o_0_8_3_VRTX + x_0_8_3_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_3_0: o_0_8_3_0_VRTX + x_0_8_3_0_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3_1: o_0_8_3_1_VRTX + x_0_8_3_1_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3_2: o_0_8_3_2_VRTX + x_0_8_3_2_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3_3: o_0_8_3_3_VRTX + x_0_8_3_3_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3_4: o_0_8_3_4_VRTX + x_0_8_3_4_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_3_5: o_0_8_3_5_VRTX + x_0_8_3_5_VRTX - x_0_8_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4: o_0_8_4_VRTX + x_0_8_4_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_4_0: o_0_8_4_0_VRTX + x_0_8_4_0_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4_1: o_0_8_4_1_VRTX + x_0_8_4_1_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4_2: o_0_8_4_2_VRTX + x_0_8_4_2_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4_3: o_0_8_4_3_VRTX + x_0_8_4_3_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4_4: o_0_8_4_4_VRTX + x_0_8_4_4_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_4_5: o_0_8_4_5_VRTX + x_0_8_4_5_VRTX - x_0_8_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5: o_0_8_5_VRTX + x_0_8_5_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_5_0: o_0_8_5_0_VRTX + x_0_8_5_0_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5_1: o_0_8_5_1_VRTX + x_0_8_5_1_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5_2: o_0_8_5_2_VRTX + x_0_8_5_2_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5_3: o_0_8_5_3_VRTX + x_0_8_5_3_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5_4: o_0_8_5_4_VRTX + x_0_8_5_4_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_5_5: o_0_8_5_5_VRTX + x_0_8_5_5_VRTX - x_0_8_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6: o_0_8_6_VRTX + x_0_8_6_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_6_0: o_0_8_6_0_VRTX + x_0_8_6_0_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6_1: o_0_8_6_1_VRTX + x_0_8_6_1_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6_2: o_0_8_6_2_VRTX + x_0_8_6_2_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6_3: o_0_8_6_3_VRTX + x_0_8_6_3_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6_4: o_0_8_6_4_VRTX + x_0_8_6_4_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_6_5: o_0_8_6_5_VRTX + x_0_8_6_5_VRTX - x_0_8_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7: o_0_8_7_VRTX + x_0_8_7_VRTX - x_0_8_VRTX >= 0
B_abs_stockVRTX_in_0_8_7_0: o_0_8_7_0_VRTX + x_0_8_7_0_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7_1: o_0_8_7_1_VRTX + x_0_8_7_1_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7_2: o_0_8_7_2_VRTX + x_0_8_7_2_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7_3: o_0_8_7_3_VRTX + x_0_8_7_3_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7_4: o_0_8_7_4_VRTX + x_0_8_7_4_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_8_7_5: o_0_8_7_5_VRTX + x_0_8_7_5_VRTX - x_0_8_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9: o_0_9_VRTX + x_0_9_VRTX - x_0_VRTX >= 0
B_abs_stockVRTX_in_0_9_0: o_0_9_0_VRTX + x_0_9_0_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_0_0: o_0_9_0_0_VRTX + x_0_9_0_0_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_0_1: o_0_9_0_1_VRTX + x_0_9_0_1_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_0_2: o_0_9_0_2_VRTX + x_0_9_0_2_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_0_3: o_0_9_0_3_VRTX + x_0_9_0_3_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_0_4: o_0_9_0_4_VRTX + x_0_9_0_4_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_0_5: o_0_9_0_5_VRTX + x_0_9_0_5_VRTX - x_0_9_0_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1: o_0_9_1_VRTX + x_0_9_1_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_1_0: o_0_9_1_0_VRTX + x_0_9_1_0_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1_1: o_0_9_1_1_VRTX + x_0_9_1_1_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1_2: o_0_9_1_2_VRTX + x_0_9_1_2_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1_3: o_0_9_1_3_VRTX + x_0_9_1_3_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1_4: o_0_9_1_4_VRTX + x_0_9_1_4_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_1_5: o_0_9_1_5_VRTX + x_0_9_1_5_VRTX - x_0_9_1_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2: o_0_9_2_VRTX + x_0_9_2_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_2_0: o_0_9_2_0_VRTX + x_0_9_2_0_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2_1: o_0_9_2_1_VRTX + x_0_9_2_1_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2_2: o_0_9_2_2_VRTX + x_0_9_2_2_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2_3: o_0_9_2_3_VRTX + x_0_9_2_3_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2_4: o_0_9_2_4_VRTX + x_0_9_2_4_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_2_5: o_0_9_2_5_VRTX + x_0_9_2_5_VRTX - x_0_9_2_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3: o_0_9_3_VRTX + x_0_9_3_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_3_0: o_0_9_3_0_VRTX + x_0_9_3_0_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3_1: o_0_9_3_1_VRTX + x_0_9_3_1_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3_2: o_0_9_3_2_VRTX + x_0_9_3_2_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3_3: o_0_9_3_3_VRTX + x_0_9_3_3_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3_4: o_0_9_3_4_VRTX + x_0_9_3_4_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_3_5: o_0_9_3_5_VRTX + x_0_9_3_5_VRTX - x_0_9_3_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4: o_0_9_4_VRTX + x_0_9_4_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_4_0: o_0_9_4_0_VRTX + x_0_9_4_0_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4_1: o_0_9_4_1_VRTX + x_0_9_4_1_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4_2: o_0_9_4_2_VRTX + x_0_9_4_2_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4_3: o_0_9_4_3_VRTX + x_0_9_4_3_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4_4: o_0_9_4_4_VRTX + x_0_9_4_4_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_4_5: o_0_9_4_5_VRTX + x_0_9_4_5_VRTX - x_0_9_4_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5: o_0_9_5_VRTX + x_0_9_5_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_5_0: o_0_9_5_0_VRTX + x_0_9_5_0_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5_1: o_0_9_5_1_VRTX + x_0_9_5_1_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5_2: o_0_9_5_2_VRTX + x_0_9_5_2_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5_3: o_0_9_5_3_VRTX + x_0_9_5_3_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5_4: o_0_9_5_4_VRTX + x_0_9_5_4_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_5_5: o_0_9_5_5_VRTX + x_0_9_5_5_VRTX - x_0_9_5_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6: o_0_9_6_VRTX + x_0_9_6_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_6_0: o_0_9_6_0_VRTX + x_0_9_6_0_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6_1: o_0_9_6_1_VRTX + x_0_9_6_1_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6_2: o_0_9_6_2_VRTX + x_0_9_6_2_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6_3: o_0_9_6_3_VRTX + x_0_9_6_3_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6_4: o_0_9_6_4_VRTX + x_0_9_6_4_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_6_5: o_0_9_6_5_VRTX + x_0_9_6_5_VRTX - x_0_9_6_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7: o_0_9_7_VRTX + x_0_9_7_VRTX - x_0_9_VRTX >= 0
B_abs_stockVRTX_in_0_9_7_0: o_0_9_7_0_VRTX + x_0_9_7_0_VRTX - x_0_9_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7_1: o_0_9_7_1_VRTX + x_0_9_7_1_VRTX - x_0_9_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7_2: o_0_9_7_2_VRTX + x_0_9_7_2_VRTX - x_0_9_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7_3: o_0_9_7_3_VRTX + x_0_9_7_3_VRTX - x_0_9_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7_4: o_0_9_7_4_VRTX + x_0_9_7_4_VRTX - x_0_9_7_VRTX
 >= 0
B_abs_stockVRTX_in_0_9_7_5: o_0_9_7_5_VRTX + x_0_9_7_5_VRTX - x_0_9_7_VRTX
 >= 0
budget_in_0: x_0_AMD + x_0_AMGN + x_0_ASML + x_0_DLTR + x_0_MTCH + x_0_NFLX
 + x_0_QCOM + x_0_SBUX + x_0_TSLA + x_0_VRTX = 1
budget_in_0_0: 0.02 o_0_0_AMD + 0.02 o_0_0_AMGN + 0.02 o_0_0_ASML
 + 0.02 o_0_0_DLTR + 0.02 o_0_0_MTCH + 0.02 o_0_0_NFLX + 0.02 o_0_0_QCOM
 + 0.02 o_0_0_SBUX + 0.02 o_0_0_TSLA + 0.02 o_0_0_VRTX + x_0_0_AMD
 + x_0_0_AMGN + x_0_0_ASML + x_0_0_DLTR + x_0_0_MTCH + x_0_0_NFLX + x_0_0_QCOM
 + x_0_0_SBUX + x_0_0_TSLA + x_0_0_VRTX - 1.154843811 x_0_AMD
 - 0.937507639008 x_0_AMGN - 1.06023965407 x_0_ASML - 1.01570059578 x_0_DLTR
 - 1.07886711655 x_0_MTCH - 0.923298228833 x_0_NFLX - 0.932957173436 x_0_QCOM
 - 1.04356550404 x_0_SBUX - 1.04646169852 x_0_TSLA - 0.883385214771 x_0_VRTX
 = 0
budget_in_0_0_0: 0.02 o_0_0_0_AMD + 0.02 o_0_0_0_AMGN + 0.02 o_0_0_0_ASML
 + 0.02 o_0_0_0_DLTR + 0.02 o_0_0_0_MTCH + 0.02 o_0_0_0_NFLX
 + 0.02 o_0_0_0_QCOM + 0.02 o_0_0_0_SBUX + 0.02 o_0_0_0_TSLA
 + 0.02 o_0_0_0_VRTX + x_0_0_0_AMD + x_0_0_0_AMGN + x_0_0_0_ASML
 + x_0_0_0_DLTR + x_0_0_0_MTCH + x_0_0_0_NFLX + x_0_0_0_QCOM + x_0_0_0_SBUX
 + x_0_0_0_TSLA + x_0_0_0_VRTX - 0.96241848816 x_0_0_AMD
 - 1.08690542513 x_0_0_AMGN - 0.966418464057 x_0_0_ASML
 - 1.00713245319 x_0_0_DLTR - 1.17362316411 x_0_0_MTCH
 - 0.889751176224 x_0_0_NFLX - 0.981945309162 x_0_0_QCOM
 - 0.993265089565 x_0_0_SBUX - 0.979016562651 x_0_0_TSLA
 - 1.00955107962 x_0_0_VRTX = 0
budget_in_0_0_0_0: 0.02 o_0_0_0_0_AMD + 0.02 o_0_0_0_0_AMGN
 + 0.02 o_0_0_0_0_ASML + 0.02 o_0_0_0_0_DLTR + 0.02 o_0_0_0_0_MTCH
 + 0.02 o_0_0_0_0_NFLX + 0.02 o_0_0_0_0_QCOM + 0.02 o_0_0_0_0_SBUX
 + 0.02 o_0_0_0_0_TSLA + 0.02 o_0_0_0_0_VRTX + x_0_0_0_0_AMD + x_0_0_0_0_AMGN
 + x_0_0_0_0_ASML + x_0_0_0_0_DLTR + x_0_0_0_0_MTCH + x_0_0_0_0_NFLX
 + x_0_0_0_0_QCOM + x_0_0_0_0_SBUX + x_0_0_0_0_TSLA + x_0_0_0_0_VRTX
 - 1.05364921378 x_0_0_0_AMD - 0.818171849341 x_0_0_0_AMGN
 - 0.953643447184 x_0_0_0_ASML - 1.03231944273 x_0_0_0_DLTR
 - 1.11639524579 x_0_0_0_MTCH - 1.07375297771 x_0_0_0_NFLX
 - 1.1195439021 x_0_0_0_QCOM - 1.00757601544 x_0_0_0_SBUX
 - 0.955344087007 x_0_0_0_TSLA - 0.751707597404 x_0_0_0_VRTX = 0
budget_in_0_0_0_1: 0.02 o_0_0_0_1_AMD + 0.02 o_0_0_0_1_AMGN
 + 0.02 o_0_0_0_1_ASML + 0.02 o_0_0_0_1_DLTR + 0.02 o_0_0_0_1_MTCH
 + 0.02 o_0_0_0_1_NFLX + 0.02 o_0_0_0_1_QCOM + 0.02 o_0_0_0_1_SBUX
 + 0.02 o_0_0_0_1_TSLA + 0.02 o_0_0_0_1_VRTX + x_0_0_0_1_AMD + x_0_0_0_1_AMGN
 + x_0_0_0_1_ASML + x_0_0_0_1_DLTR + x_0_0_0_1_MTCH + x_0_0_0_1_NFLX
 + x_0_0_0_1_QCOM + x_0_0_0_1_SBUX + x_0_0_0_1_TSLA + x_0_0_0_1_VRTX
 - 0.977059036146 x_0_0_0_AMD - 1.20894761562 x_0_0_0_AMGN
 - 1.28239683275 x_0_0_0_ASML - 0.956039927346 x_0_0_0_DLTR
 - 0.80880714803 x_0_0_0_MTCH - 0.744609156771 x_0_0_0_NFLX
 - 1.30525839478 x_0_0_0_QCOM - 0.940459144268 x_0_0_0_SBUX
 - 0.842053479564 x_0_0_0_TSLA - 1.24282553258 x_0_0_0_VRTX = 0
budget_in_0_0_0_2: 0.02 o_0_0_0_2_AMD + 0.02 o_0_0_0_2_AMGN
 + 0.02 o_0_0_0_2_ASML + 0.02 o_0_0_0_2_DLTR + 0.02 o_0_0_0_2_MTCH
 + 0.02 o_0_0_0_2_NFLX + 0.02 o_0_0_0_2_QCOM + 0.02 o_0_0_0_2_SBUX
 + 0.02 o_0_0_0_2_TSLA + 0.02 o_0_0_0_2_VRTX + x_0_0_0_2_AMD + x_0_0_0_2_AMGN
 + x_0_0_0_2_ASML + x_0_0_0_2_DLTR + x_0_0_0_2_MTCH + x_0_0_0_2_NFLX
 + x_0_0_0_2_QCOM + x_0_0_0_2_SBUX + x_0_0_0_2_TSLA + x_0_0_0_2_VRTX
 - 0.739359442785 x_0_0_0_AMD - 0.875947611103 x_0_0_0_AMGN
 - 1.15460543136 x_0_0_0_ASML - 1.16605998086 x_0_0_0_DLTR
 - 0.947259152101 x_0_0_0_MTCH - 0.7934281847 x_0_0_0_NFLX
 - 1.05639212388 x_0_0_0_QCOM - 0.872324990284 x_0_0_0_SBUX
 - 1.1726499285 x_0_0_0_TSLA - 1.20049748246 x_0_0_0_VRTX = 0
budget_in_0_0_0_3: 0.02 o_0_0_0_3_AMD + 0.02 o_0_0_0_3_AMGN
 + 0.02 o_0_0_0_3_ASML + 0.02 o_0_0_0_3_DLTR + 0.02 o_0_0_0_3_MTCH
 + 0.02 o_0_0_0_3_NFLX + 0.02 o_0_0_0_3_QCOM + 0.02 o_0_0_0_3_SBUX
 + 0.02 o_0_0_0_3_TSLA + 0.02 o_0_0_0_3_VRTX + x_0_0_0_3_AMD + x_0_0_0_3_AMGN
 + x_0_0_0_3_ASML + x_0_0_0_3_DLTR + x_0_0_0_3_MTCH + x_0_0_0_3_NFLX
 + x_0_0_0_3_QCOM + x_0_0_0_3_SBUX + x_0_0_0_3_TSLA + x_0_0_0_3_VRTX
 - 1.07053055308 x_0_0_0_AMD - 0.879588976858 x_0_0_0_AMGN
 - 0.661166822921 x_0_0_0_ASML - 1.18854808887 x_0_0_0_DLTR
 - 1.00817431417 x_0_0_0_MTCH - 1.24323590081 x_0_0_0_NFLX
 - 1.07125402028 x_0_0_0_QCOM - 0.944616337093 x_0_0_0_SBUX
 - 0.986524199308 x_0_0_0_TSLA - 0.850919865987 x_0_0_0_VRTX = 0
budget_in_0_0_0_4: 0.02 o_0_0_0_4_AMD + 0.02 o_0_0_0_4_AMGN
 + 0.02 o_0_0_0_4_ASML + 0.02 o_0_0_0_4_DLTR + 0.02 o_0_0_0_4_MTCH
 + 0.02 o_0_0_0_4_NFLX + 0.02 o_0_0_0_4_QCOM + 0.02 o_0_0_0_4_SBUX
 + 0.02 o_0_0_0_4_TSLA + 0.02 o_0_0_0_4_VRTX + x_0_0_0_4_AMD + x_0_0_0_4_AMGN
 + x_0_0_0_4_ASML + x_0_0_0_4_DLTR + x_0_0_0_4_MTCH + x_0_0_0_4_NFLX
 + x_0_0_0_4_QCOM + x_0_0_0_4_SBUX + x_0_0_0_4_TSLA + x_0_0_0_4_VRTX
 - 1.23215790665 x_0_0_0_AMD - 0.933488954407 x_0_0_0_AMGN
 - 1.00285755597 x_0_0_0_ASML - 1.00313621706 x_0_0_0_DLTR
 - 1.00273285583 x_0_0_0_MTCH - 1.00284835326 x_0_0_0_NFLX
 - 1.00351595931 x_0_0_0_QCOM - 1.00331496557 x_0_0_0_SBUX
 - 1.32066388626 x_0_0_0_TSLA - 1.01847960393 x_0_0_0_VRTX = 0
budget_in_0_0_0_5: 0.02 o_0_0_0_5_AMD + 0.02 o_0_0_0_5_AMGN
 + 0.02 o_0_0_0_5_ASML + 0.02 o_0_0_0_5_DLTR + 0.02 o_0_0_0_5_MTCH
 + 0.02 o_0_0_0_5_NFLX + 0.02 o_0_0_0_5_QCOM + 0.02 o_0_0_0_5_SBUX
 + 0.02 o_0_0_0_5_TSLA + 0.02 o_0_0_0_5_VRTX + x_0_0_0_5_AMD + x_0_0_0_5_AMGN
 + x_0_0_0_5_ASML + x_0_0_0_5_DLTR + x_0_0_0_5_MTCH + x_0_0_0_5_NFLX
 + x_0_0_0_5_QCOM + x_0_0_0_5_SBUX + x_0_0_0_5_TSLA + x_0_0_0_5_VRTX
 - 0.585995663026 x_0_0_0_AMD - 1.03569913377 x_0_0_0_AMGN
 - 1.18402659232 x_0_0_0_ASML - 0.929233439366 x_0_0_0_DLTR
 - 1.19079067657 x_0_0_0_MTCH - 0.983187902025 x_0_0_0_NFLX
 - 0.951274157605 x_0_0_0_QCOM - 0.867395926077 x_0_0_0_SBUX
 - 0.891307026583 x_0_0_0_TSLA - 1.15142296244 x_0_0_0_VRTX = 0
budget_in_0_0_1: 0.02 o_0_0_1_AMD + 0.02 o_0_0_1_AMGN + 0.02 o_0_0_1_ASML
 + 0.02 o_0_0_1_DLTR + 0.02 o_0_0_1_MTCH + 0.02 o_0_0_1_NFLX
 + 0.02 o_0_0_1_QCOM + 0.02 o_0_0_1_SBUX + 0.02 o_0_0_1_TSLA
 + 0.02 o_0_0_1_VRTX + x_0_0_1_AMD + x_0_0_1_AMGN + x_0_0_1_ASML
 + x_0_0_1_DLTR + x_0_0_1_MTCH + x_0_0_1_NFLX + x_0_0_1_QCOM + x_0_0_1_SBUX
 + x_0_0_1_TSLA + x_0_0_1_VRTX - 0.977233014136 x_0_0_AMD
 - 0.948942094486 x_0_0_AMGN - 1.01837968137 x_0_0_ASML
 - 1.02159515055 x_0_0_DLTR - 1.04465476071 x_0_0_MTCH
 - 1.02637143926 x_0_0_NFLX - 0.958742662682 x_0_0_QCOM
 - 0.993097015219 x_0_0_SBUX - 0.930608290696 x_0_0_TSLA
 - 1.02359326044 x_0_0_VRTX = 0
budget_in_0_0_1_0: 0.02 o_0_0_1_0_AMD + 0.02 o_0_0_1_0_AMGN
 + 0.02 o_0_0_1_0_ASML + 0.02 o_0_0_1_0_DLTR + 0.02 o_0_0_1_0_MTCH
 + 0.02 o_0_0_1_0_NFLX + 0.02 o_0_0_1_0_QCOM + 0.02 o_0_0_1_0_SBUX
 + 0.02 o_0_0_1_0_TSLA + 0.02 o_0_0_1_0_VRTX + x_0_0_1_0_AMD + x_0_0_1_0_AMGN
 + x_0_0_1_0_ASML + x_0_0_1_0_DLTR + x_0_0_1_0_MTCH + x_0_0_1_0_NFLX
 + x_0_0_1_0_QCOM + x_0_0_1_0_SBUX + x_0_0_1_0_TSLA + x_0_0_1_0_VRTX
 - 1.05364921378 x_0_0_1_AMD - 0.818171849341 x_0_0_1_AMGN
 - 0.953643447184 x_0_0_1_ASML - 1.03231944273 x_0_0_1_DLTR
 - 1.11639524579 x_0_0_1_MTCH - 1.07375297771 x_0_0_1_NFLX
 - 1.1195439021 x_0_0_1_QCOM - 1.00757601544 x_0_0_1_SBUX
 - 0.955344087007 x_0_0_1_TSLA - 0.751707597404 x_0_0_1_VRTX = 0
budget_in_0_0_1_1: 0.02 o_0_0_1_1_AMD + 0.02 o_0_0_1_1_AMGN
 + 0.02 o_0_0_1_1_ASML + 0.02 o_0_0_1_1_DLTR + 0.02 o_0_0_1_1_MTCH
 + 0.02 o_0_0_1_1_NFLX + 0.02 o_0_0_1_1_QCOM + 0.02 o_0_0_1_1_SBUX
 + 0.02 o_0_0_1_1_TSLA + 0.02 o_0_0_1_1_VRTX + x_0_0_1_1_AMD + x_0_0_1_1_AMGN
 + x_0_0_1_1_ASML + x_0_0_1_1_DLTR + x_0_0_1_1_MTCH + x_0_0_1_1_NFLX
 + x_0_0_1_1_QCOM + x_0_0_1_1_SBUX + x_0_0_1_1_TSLA + x_0_0_1_1_VRTX
 - 0.977059036146 x_0_0_1_AMD - 1.20894761562 x_0_0_1_AMGN
 - 1.28239683275 x_0_0_1_ASML - 0.956039927346 x_0_0_1_DLTR
 - 0.80880714803 x_0_0_1_MTCH - 0.744609156771 x_0_0_1_NFLX
 - 1.30525839478 x_0_0_1_QCOM - 0.940459144268 x_0_0_1_SBUX
 - 0.842053479564 x_0_0_1_TSLA - 1.24282553258 x_0_0_1_VRTX = 0
budget_in_0_0_1_2: 0.02 o_0_0_1_2_AMD + 0.02 o_0_0_1_2_AMGN
 + 0.02 o_0_0_1_2_ASML + 0.02 o_0_0_1_2_DLTR + 0.02 o_0_0_1_2_MTCH
 + 0.02 o_0_0_1_2_NFLX + 0.02 o_0_0_1_2_QCOM + 0.02 o_0_0_1_2_SBUX
 + 0.02 o_0_0_1_2_TSLA + 0.02 o_0_0_1_2_VRTX + x_0_0_1_2_AMD + x_0_0_1_2_AMGN
 + x_0_0_1_2_ASML + x_0_0_1_2_DLTR + x_0_0_1_2_MTCH + x_0_0_1_2_NFLX
 + x_0_0_1_2_QCOM + x_0_0_1_2_SBUX + x_0_0_1_2_TSLA + x_0_0_1_2_VRTX
 - 0.739359442785 x_0_0_1_AMD - 0.875947611103 x_0_0_1_AMGN
 - 1.15460543136 x_0_0_1_ASML - 1.16605998086 x_0_0_1_DLTR
 - 0.947259152101 x_0_0_1_MTCH - 0.7934281847 x_0_0_1_NFLX
 - 1.05639212388 x_0_0_1_QCOM - 0.872324990284 x_0_0_1_SBUX
 - 1.1726499285 x_0_0_1_TSLA - 1.20049748246 x_0_0_1_VRTX = 0
budget_in_0_0_1_3: 0.02 o_0_0_1_3_AMD + 0.02 o_0_0_1_3_AMGN
 + 0.02 o_0_0_1_3_ASML + 0.02 o_0_0_1_3_DLTR + 0.02 o_0_0_1_3_MTCH
 + 0.02 o_0_0_1_3_NFLX + 0.02 o_0_0_1_3_QCOM + 0.02 o_0_0_1_3_SBUX
 + 0.02 o_0_0_1_3_TSLA + 0.02 o_0_0_1_3_VRTX + x_0_0_1_3_AMD + x_0_0_1_3_AMGN
 + x_0_0_1_3_ASML + x_0_0_1_3_DLTR + x_0_0_1_3_MTCH + x_0_0_1_3_NFLX
 + x_0_0_1_3_QCOM + x_0_0_1_3_SBUX + x_0_0_1_3_TSLA + x_0_0_1_3_VRTX
 - 1.07053055308 x_0_0_1_AMD - 0.879588976858 x_0_0_1_AMGN
 - 0.661166822921 x_0_0_1_ASML - 1.18854808887 x_0_0_1_DLTR
 - 1.00817431417 x_0_0_1_MTCH - 1.24323590081 x_0_0_1_NFLX
 - 1.07125402028 x_0_0_1_QCOM - 0.944616337093 x_0_0_1_SBUX
 - 0.986524199308 x_0_0_1_TSLA - 0.850919865987 x_0_0_1_VRTX = 0
budget_in_0_0_1_4: 0.02 o_0_0_1_4_AMD + 0.02 o_0_0_1_4_AMGN
 + 0.02 o_0_0_1_4_ASML + 0.02 o_0_0_1_4_DLTR + 0.02 o_0_0_1_4_MTCH
 + 0.02 o_0_0_1_4_NFLX + 0.02 o_0_0_1_4_QCOM + 0.02 o_0_0_1_4_SBUX
 + 0.02 o_0_0_1_4_TSLA + 0.02 o_0_0_1_4_VRTX + x_0_0_1_4_AMD + x_0_0_1_4_AMGN
 + x_0_0_1_4_ASML + x_0_0_1_4_DLTR + x_0_0_1_4_MTCH + x_0_0_1_4_NFLX
 + x_0_0_1_4_QCOM + x_0_0_1_4_SBUX + x_0_0_1_4_TSLA + x_0_0_1_4_VRTX
 - 1.23215790665 x_0_0_1_AMD - 0.933488954407 x_0_0_1_AMGN
 - 1.00285755597 x_0_0_1_ASML - 1.00313621706 x_0_0_1_DLTR
 - 1.00273285583 x_0_0_1_MTCH - 1.00284835326 x_0_0_1_NFLX
 - 1.00351595931 x_0_0_1_QCOM - 1.00331496557 x_0_0_1_SBUX
 - 1.32066388626 x_0_0_1_TSLA - 1.01847960393 x_0_0_1_VRTX = 0
budget_in_0_0_1_5: 0.02 o_0_0_1_5_AMD + 0.02 o_0_0_1_5_AMGN
 + 0.02 o_0_0_1_5_ASML + 0.02 o_0_0_1_5_DLTR + 0.02 o_0_0_1_5_MTCH
 + 0.02 o_0_0_1_5_NFLX + 0.02 o_0_0_1_5_QCOM + 0.02 o_0_0_1_5_SBUX
 + 0.02 o_0_0_1_5_TSLA + 0.02 o_0_0_1_5_VRTX + x_0_0_1_5_AMD + x_0_0_1_5_AMGN
 + x_0_0_1_5_ASML + x_0_0_1_5_DLTR + x_0_0_1_5_MTCH + x_0_0_1_5_NFLX
 + x_0_0_1_5_QCOM + x_0_0_1_5_SBUX + x_0_0_1_5_TSLA + x_0_0_1_5_VRTX
 - 0.585995663026 x_0_0_1_AMD - 1.03569913377 x_0_0_1_AMGN
 - 1.18402659232 x_0_0_1_ASML - 0.929233439366 x_0_0_1_DLTR
 - 1.19079067657 x_0_0_1_MTCH - 0.983187902025 x_0_0_1_NFLX
 - 0.951274157605 x_0_0_1_QCOM - 0.867395926077 x_0_0_1_SBUX
 - 0.891307026583 x_0_0_1_TSLA - 1.15142296244 x_0_0_1_VRTX = 0
budget_in_0_0_2: 0.02 o_0_0_2_AMD + 0.02 o_0_0_2_AMGN + 0.02 o_0_0_2_ASML
 + 0.02 o_0_0_2_DLTR + 0.02 o_0_0_2_MTCH + 0.02 o_0_0_2_NFLX
 + 0.02 o_0_0_2_QCOM + 0.02 o_0_0_2_SBUX + 0.02 o_0_0_2_TSLA
 + 0.02 o_0_0_2_VRTX + x_0_0_2_AMD + x_0_0_2_AMGN + x_0_0_2_ASML
 + x_0_0_2_DLTR + x_0_0_2_MTCH + x_0_0_2_NFLX + x_0_0_2_QCOM + x_0_0_2_SBUX
 + x_0_0_2_TSLA + x_0_0_2_VRTX - 1.06844410226 x_0_0_AMD
 - 1.0214645984 x_0_0_AMGN - 1.00668679697 x_0_0_ASML
 - 1.04423130986 x_0_0_DLTR - 0.949671554363 x_0_0_MTCH
 - 1.03309879738 x_0_0_NFLX - 0.99111313265 x_0_0_QCOM
 - 1.02397543285 x_0_0_SBUX - 0.967333228097 x_0_0_TSLA
 - 0.961532351943 x_0_0_VRTX = 0
budget_in_0_0_2_0: 0.02 o_0_0_2_0_AMD + 0.02 o_0_0_2_0_AMGN
 + 0.02 o_0_0_2_0_ASML + 0.02 o_0_0_2_0_DLTR + 0.02 o_0_0_2_0_MTCH
 + 0.02 o_0_0_2_0_NFLX + 0.02 o_0_0_2_0_QCOM + 0.02 o_0_0_2_0_SBUX
 + 0.02 o_0_0_2_0_TSLA + 0.02 o_0_0_2_0_VRTX + x_0_0_2_0_AMD + x_0_0_2_0_AMGN
 + x_0_0_2_0_ASML + x_0_0_2_0_DLTR + x_0_0_2_0_MTCH + x_0_0_2_0_NFLX
 + x_0_0_2_0_QCOM + x_0_0_2_0_SBUX + x_0_0_2_0_TSLA + x_0_0_2_0_VRTX
 - 1.05364921378 x_0_0_2_AMD - 0.818171849341 x_0_0_2_AMGN
 - 0.953643447184 x_0_0_2_ASML - 1.03231944273 x_0_0_2_DLTR
 - 1.11639524579 x_0_0_2_MTCH - 1.07375297771 x_0_0_2_NFLX
 - 1.1195439021 x_0_0_2_QCOM - 1.00757601544 x_0_0_2_SBUX
 - 0.955344087007 x_0_0_2_TSLA - 0.751707597404 x_0_0_2_VRTX = 0
budget_in_0_0_2_1: 0.02 o_0_0_2_1_AMD + 0.02 o_0_0_2_1_AMGN
 + 0.02 o_0_0_2_1_ASML + 0.02 o_0_0_2_1_DLTR + 0.02 o_0_0_2_1_MTCH
 + 0.02 o_0_0_2_1_NFLX + 0.02 o_0_0_2_1_QCOM + 0.02 o_0_0_2_1_SBUX
 + 0.02 o_0_0_2_1_TSLA + 0.02 o_0_0_2_1_VRTX + x_0_0_2_1_AMD + x_0_0_2_1_AMGN
 + x_0_0_2_1_ASML + x_0_0_2_1_DLTR + x_0_0_2_1_MTCH + x_0_0_2_1_NFLX
 + x_0_0_2_1_QCOM + x_0_0_2_1_SBUX + x_0_0_2_1_TSLA + x_0_0_2_1_VRTX
 - 0.977059036146 x_0_0_2_AMD - 1.20894761562 x_0_0_2_AMGN
 - 1.28239683275 x_0_0_2_ASML - 0.956039927346 x_0_0_2_DLTR
 - 0.80880714803 x_0_0_2_MTCH - 0.744609156771 x_0_0_2_NFLX
 - 1.30525839478 x_0_0_2_QCOM - 0.940459144268 x_0_0_2_SBUX
 - 0.842053479564 x_0_0_2_TSLA - 1.24282553258 x_0_0_2_VRTX = 0
budget_in_0_0_2_2: 0.02 o_0_0_2_2_AMD + 0.02 o_0_0_2_2_AMGN
 + 0.02 o_0_0_2_2_ASML + 0.02 o_0_0_2_2_DLTR + 0.02 o_0_0_2_2_MTCH
 + 0.02 o_0_0_2_2_NFLX + 0.02 o_0_0_2_2_QCOM + 0.02 o_0_0_2_2_SBUX
 + 0.02 o_0_0_2_2_TSLA + 0.02 o_0_0_2_2_VRTX + x_0_0_2_2_AMD + x_0_0_2_2_AMGN
 + x_0_0_2_2_ASML + x_0_0_2_2_DLTR + x_0_0_2_2_MTCH + x_0_0_2_2_NFLX
 + x_0_0_2_2_QCOM + x_0_0_2_2_SBUX + x_0_0_2_2_TSLA + x_0_0_2_2_VRTX
 - 0.739359442785 x_0_0_2_AMD - 0.875947611103 x_0_0_2_AMGN
 - 1.15460543136 x_0_0_2_ASML - 1.16605998086 x_0_0_2_DLTR
 - 0.947259152101 x_0_0_2_MTCH - 0.7934281847 x_0_0_2_NFLX
 - 1.05639212388 x_0_0_2_QCOM - 0.872324990284 x_0_0_2_SBUX
 - 1.1726499285 x_0_0_2_TSLA - 1.20049748246 x_0_0_2_VRTX = 0
budget_in_0_0_2_3: 0.02 o_0_0_2_3_AMD + 0.02 o_0_0_2_3_AMGN
 + 0.02 o_0_0_2_3_ASML + 0.02 o_0_0_2_3_DLTR + 0.02 o_0_0_2_3_MTCH
 + 0.02 o_0_0_2_3_NFLX + 0.02 o_0_0_2_3_QCOM + 0.02 o_0_0_2_3_SBUX
 + 0.02 o_0_0_2_3_TSLA + 0.02 o_0_0_2_3_VRTX + x_0_0_2_3_AMD + x_0_0_2_3_AMGN
 + x_0_0_2_3_ASML + x_0_0_2_3_DLTR + x_0_0_2_3_MTCH + x_0_0_2_3_NFLX
 + x_0_0_2_3_QCOM + x_0_0_2_3_SBUX + x_0_0_2_3_TSLA + x_0_0_2_3_VRTX
 - 1.07053055308 x_0_0_2_AMD - 0.879588976858 x_0_0_2_AMGN
 - 0.661166822921 x_0_0_2_ASML - 1.18854808887 x_0_0_2_DLTR
 - 1.00817431417 x_0_0_2_MTCH - 1.24323590081 x_0_0_2_NFLX
 - 1.07125402028 x_0_0_2_QCOM - 0.944616337093 x_0_0_2_SBUX
 - 0.986524199308 x_0_0_2_TSLA - 0.850919865987 x_0_0_2_VRTX = 0
budget_in_0_0_2_4: 0.02 o_0_0_2_4_AMD + 0.02 o_0_0_2_4_AMGN
 + 0.02 o_0_0_2_4_ASML + 0.02 o_0_0_2_4_DLTR + 0.02 o_0_0_2_4_MTCH
 + 0.02 o_0_0_2_4_NFLX + 0.02 o_0_0_2_4_QCOM + 0.02 o_0_0_2_4_SBUX
 + 0.02 o_0_0_2_4_TSLA + 0.02 o_0_0_2_4_VRTX + x_0_0_2_4_AMD + x_0_0_2_4_AMGN
 + x_0_0_2_4_ASML + x_0_0_2_4_DLTR + x_0_0_2_4_MTCH + x_0_0_2_4_NFLX
 + x_0_0_2_4_QCOM + x_0_0_2_4_SBUX + x_0_0_2_4_TSLA + x_0_0_2_4_VRTX
 - 1.23215790665 x_0_0_2_AMD - 0.933488954407 x_0_0_2_AMGN
 - 1.00285755597 x_0_0_2_ASML - 1.00313621706 x_0_0_2_DLTR
 - 1.00273285583 x_0_0_2_MTCH - 1.00284835326 x_0_0_2_NFLX
 - 1.00351595931 x_0_0_2_QCOM - 1.00331496557 x_0_0_2_SBUX
 - 1.32066388626 x_0_0_2_TSLA - 1.01847960393 x_0_0_2_VRTX = 0
budget_in_0_0_2_5: 0.02 o_0_0_2_5_AMD + 0.02 o_0_0_2_5_AMGN
 + 0.02 o_0_0_2_5_ASML + 0.02 o_0_0_2_5_DLTR + 0.02 o_0_0_2_5_MTCH
 + 0.02 o_0_0_2_5_NFLX + 0.02 o_0_0_2_5_QCOM + 0.02 o_0_0_2_5_SBUX
 + 0.02 o_0_0_2_5_TSLA + 0.02 o_0_0_2_5_VRTX + x_0_0_2_5_AMD + x_0_0_2_5_AMGN
 + x_0_0_2_5_ASML + x_0_0_2_5_DLTR + x_0_0_2_5_MTCH + x_0_0_2_5_NFLX
 + x_0_0_2_5_QCOM + x_0_0_2_5_SBUX + x_0_0_2_5_TSLA + x_0_0_2_5_VRTX
 - 0.585995663026 x_0_0_2_AMD - 1.03569913377 x_0_0_2_AMGN
 - 1.18402659232 x_0_0_2_ASML - 0.929233439366 x_0_0_2_DLTR
 - 1.19079067657 x_0_0_2_MTCH - 0.983187902025 x_0_0_2_NFLX
 - 0.951274157605 x_0_0_2_QCOM - 0.867395926077 x_0_0_2_SBUX
 - 0.891307026583 x_0_0_2_TSLA - 1.15142296244 x_0_0_2_VRTX = 0
budget_in_0_0_3: 0.02 o_0_0_3_AMD + 0.02 o_0_0_3_AMGN + 0.02 o_0_0_3_ASML
 + 0.02 o_0_0_3_DLTR + 0.02 o_0_0_3_MTCH + 0.02 o_0_0_3_NFLX
 + 0.02 o_0_0_3_QCOM + 0.02 o_0_0_3_SBUX + 0.02 o_0_0_3_TSLA
 + 0.02 o_0_0_3_VRTX + x_0_0_3_AMD + x_0_0_3_AMGN + x_0_0_3_ASML
 + x_0_0_3_DLTR + x_0_0_3_MTCH + x_0_0_3_NFLX + x_0_0_3_QCOM + x_0_0_3_SBUX
 + x_0_0_3_TSLA + x_0_0_3_VRTX - 1.06577386075 x_0_0_AMD
 - 1.03507492389 x_0_0_AMGN - 0.913186014074 x_0_0_ASML
 - 1.03792048785 x_0_0_DLTR - 1.07482664821 x_0_0_MTCH
 - 0.943989525628 x_0_0_NFLX - 1.06569610607 x_0_0_QCOM
 - 0.978425872544 x_0_0_SBUX - 0.994470881579 x_0_0_TSLA
 - 1.04803668943 x_0_0_VRTX = 0
budget_in_0_0_3_0: 0.02 o_0_0_3_0_AMD + 0.02 o_0_0_3_0_AMGN
 + 0.02 o_0_0_3_0_ASML + 0.02 o_0_0_3_0_DLTR + 0.02 o_0_0_3_0_MTCH
 + 0.02 o_0_0_3_0_NFLX + 0.02 o_0_0_3_0_QCOM + 0.02 o_0_0_3_0_SBUX
 + 0.02 o_0_0_3_0_TSLA + 0.02 o_0_0_3_0_VRTX + x_0_0_3_0_AMD + x_0_0_3_0_AMGN
 + x_0_0_3_0_ASML + x_0_0_3_0_DLTR + x_0_0_3_0_MTCH + x_0_0_3_0_NFLX
 + x_0_0_3_0_QCOM + x_0_0_3_0_SBUX + x_0_0_3_0_TSLA + x_0_0_3_0_VRTX
 - 1.05364921378 x_0_0_3_AMD - 0.818171849341 x_0_0_3_AMGN
 - 0.953643447184 x_0_0_3_ASML - 1.03231944273 x_0_0_3_DLTR
 - 1.11639524579 x_0_0_3_MTCH - 1.07375297771 x_0_0_3_NFLX
 - 1.1195439021 x_0_0_3_QCOM - 1.00757601544 x_0_0_3_SBUX
 - 0.955344087007 x_0_0_3_TSLA - 0.751707597404 x_0_0_3_VRTX = 0
budget_in_0_0_3_1: 0.02 o_0_0_3_1_AMD + 0.02 o_0_0_3_1_AMGN
 + 0.02 o_0_0_3_1_ASML + 0.02 o_0_0_3_1_DLTR + 0.02 o_0_0_3_1_MTCH
 + 0.02 o_0_0_3_1_NFLX + 0.02 o_0_0_3_1_QCOM + 0.02 o_0_0_3_1_SBUX
 + 0.02 o_0_0_3_1_TSLA + 0.02 o_0_0_3_1_VRTX + x_0_0_3_1_AMD + x_0_0_3_1_AMGN
 + x_0_0_3_1_ASML + x_0_0_3_1_DLTR + x_0_0_3_1_MTCH + x_0_0_3_1_NFLX
 + x_0_0_3_1_QCOM + x_0_0_3_1_SBUX + x_0_0_3_1_TSLA + x_0_0_3_1_VRTX
 - 0.977059036146 x_0_0_3_AMD - 1.20894761562 x_0_0_3_AMGN
 - 1.28239683275 x_0_0_3_ASML - 0.956039927346 x_0_0_3_DLTR
 - 0.80880714803 x_0_0_3_MTCH - 0.744609156771 x_0_0_3_NFLX
 - 1.30525839478 x_0_0_3_QCOM - 0.940459144268 x_0_0_3_SBUX
 - 0.842053479564 x_0_0_3_TSLA - 1.24282553258 x_0_0_3_VRTX = 0
budget_in_0_0_3_2: 0.02 o_0_0_3_2_AMD + 0.02 o_0_0_3_2_AMGN
 + 0.02 o_0_0_3_2_ASML + 0.02 o_0_0_3_2_DLTR + 0.02 o_0_0_3_2_MTCH
 + 0.02 o_0_0_3_2_NFLX + 0.02 o_0_0_3_2_QCOM + 0.02 o_0_0_3_2_SBUX
 + 0.02 o_0_0_3_2_TSLA + 0.02 o_0_0_3_2_VRTX + x_0_0_3_2_AMD + x_0_0_3_2_AMGN
 + x_0_0_3_2_ASML + x_0_0_3_2_DLTR + x_0_0_3_2_MTCH + x_0_0_3_2_NFLX
 + x_0_0_3_2_QCOM + x_0_0_3_2_SBUX + x_0_0_3_2_TSLA + x_0_0_3_2_VRTX
 - 0.739359442785 x_0_0_3_AMD - 0.875947611103 x_0_0_3_AMGN
 - 1.15460543136 x_0_0_3_ASML - 1.16605998086 x_0_0_3_DLTR
 - 0.947259152101 x_0_0_3_MTCH - 0.7934281847 x_0_0_3_NFLX
 - 1.05639212388 x_0_0_3_QCOM - 0.872324990284 x_0_0_3_SBUX
 - 1.1726499285 x_0_0_3_TSLA - 1.20049748246 x_0_0_3_VRTX = 0
budget_in_0_0_3_3: 0.02 o_0_0_3_3_AMD + 0.02 o_0_0_3_3_AMGN
 + 0.02 o_0_0_3_3_ASML + 0.02 o_0_0_3_3_DLTR + 0.02 o_0_0_3_3_MTCH
 + 0.02 o_0_0_3_3_NFLX + 0.02 o_0_0_3_3_QCOM + 0.02 o_0_0_3_3_SBUX
 + 0.02 o_0_0_3_3_TSLA + 0.02 o_0_0_3_3_VRTX + x_0_0_3_3_AMD + x_0_0_3_3_AMGN
 + x_0_0_3_3_ASML + x_0_0_3_3_DLTR + x_0_0_3_3_MTCH + x_0_0_3_3_NFLX
 + x_0_0_3_3_QCOM + x_0_0_3_3_SBUX + x_0_0_3_3_TSLA + x_0_0_3_3_VRTX
 - 1.07053055308 x_0_0_3_AMD - 0.879588976858 x_0_0_3_AMGN
 - 0.661166822921 x_0_0_3_ASML - 1.18854808887 x_0_0_3_DLTR
 - 1.00817431417 x_0_0_3_MTCH - 1.24323590081 x_0_0_3_NFLX
 - 1.07125402028 x_0_0_3_QCOM - 0.944616337093 x_0_0_3_SBUX
 - 0.986524199308 x_0_0_3_TSLA - 0.850919865987 x_0_0_3_VRTX = 0
budget_in_0_0_3_4: 0.02 o_0_0_3_4_AMD + 0.02 o_0_0_3_4_AMGN
 + 0.02 o_0_0_3_4_ASML + 0.02 o_0_0_3_4_DLTR + 0.02 o_0_0_3_4_MTCH
 + 0.02 o_0_0_3_4_NFLX + 0.02 o_0_0_3_4_QCOM + 0.02 o_0_0_3_4_SBUX
 + 0.02 o_0_0_3_4_TSLA + 0.02 o_0_0_3_4_VRTX + x_0_0_3_4_AMD + x_0_0_3_4_AMGN
 + x_0_0_3_4_ASML + x_0_0_3_4_DLTR + x_0_0_3_4_MTCH + x_0_0_3_4_NFLX
 + x_0_0_3_4_QCOM + x_0_0_3_4_SBUX + x_0_0_3_4_TSLA + x_0_0_3_4_VRTX
 - 1.23215790665 x_0_0_3_AMD - 0.933488954407 x_0_0_3_AMGN
 - 1.00285755597 x_0_0_3_ASML - 1.00313621706 x_0_0_3_DLTR
 - 1.00273285583 x_0_0_3_MTCH - 1.00284835326 x_0_0_3_NFLX
 - 1.00351595931 x_0_0_3_QCOM - 1.00331496557 x_0_0_3_SBUX
 - 1.32066388626 x_0_0_3_TSLA - 1.01847960393 x_0_0_3_VRTX = 0
budget_in_0_0_3_5: 0.02 o_0_0_3_5_AMD + 0.02 o_0_0_3_5_AMGN
 + 0.02 o_0_0_3_5_ASML + 0.02 o_0_0_3_5_DLTR + 0.02 o_0_0_3_5_MTCH
 + 0.02 o_0_0_3_5_NFLX + 0.02 o_0_0_3_5_QCOM + 0.02 o_0_0_3_5_SBUX
 + 0.02 o_0_0_3_5_TSLA + 0.02 o_0_0_3_5_VRTX + x_0_0_3_5_AMD + x_0_0_3_5_AMGN
 + x_0_0_3_5_ASML + x_0_0_3_5_DLTR + x_0_0_3_5_MTCH + x_0_0_3_5_NFLX
 + x_0_0_3_5_QCOM + x_0_0_3_5_SBUX + x_0_0_3_5_TSLA + x_0_0_3_5_VRTX
 - 0.585995663026 x_0_0_3_AMD - 1.03569913377 x_0_0_3_AMGN
 - 1.18402659232 x_0_0_3_ASML - 0.929233439366 x_0_0_3_DLTR
 - 1.19079067657 x_0_0_3_MTCH - 0.983187902025 x_0_0_3_NFLX
 - 0.951274157605 x_0_0_3_QCOM - 0.867395926077 x_0_0_3_SBUX
 - 0.891307026583 x_0_0_3_TSLA - 1.15142296244 x_0_0_3_VRTX = 0
budget_in_0_0_4: 0.02 o_0_0_4_AMD + 0.02 o_0_0_4_AMGN + 0.02 o_0_0_4_ASML
 + 0.02 o_0_0_4_DLTR + 0.02 o_0_0_4_MTCH + 0.02 o_0_0_4_NFLX
 + 0.02 o_0_0_4_QCOM + 0.02 o_0_0_4_SBUX + 0.02 o_0_0_4_TSLA
 + 0.02 o_0_0_4_VRTX + x_0_0_4_AMD + x_0_0_4_AMGN + x_0_0_4_ASML
 + x_0_0_4_DLTR + x_0_0_4_MTCH + x_0_0_4_NFLX + x_0_0_4_QCOM + x_0_0_4_SBUX
 + x_0_0_4_TSLA + x_0_0_4_VRTX - 1.05394352735 x_0_0_AMD
 - 0.976711950261 x_0_0_AMGN - 0.977290493592 x_0_0_ASML
 - 0.935112839434 x_0_0_DLTR - 1.02541386373 x_0_0_MTCH
 - 0.947100112892 x_0_0_NFLX - 0.968133530923 x_0_0_QCOM
 - 1.18495687839 x_0_0_SBUX - 0.906170331414 x_0_0_TSLA
 - 0.985005398121 x_0_0_VRTX = 0
budget_in_0_0_4_0: 0.02 o_0_0_4_0_AMD + 0.02 o_0_0_4_0_AMGN
 + 0.02 o_0_0_4_0_ASML + 0.02 o_0_0_4_0_DLTR + 0.02 o_0_0_4_0_MTCH
 + 0.02 o_0_0_4_0_NFLX + 0.02 o_0_0_4_0_QCOM + 0.02 o_0_0_4_0_SBUX
 + 0.02 o_0_0_4_0_TSLA + 0.02 o_0_0_4_0_VRTX + x_0_0_4_0_AMD + x_0_0_4_0_AMGN
 + x_0_0_4_0_ASML + x_0_0_4_0_DLTR + x_0_0_4_0_MTCH + x_0_0_4_0_NFLX
 + x_0_0_4_0_QCOM + x_0_0_4_0_SBUX + x_0_0_4_0_TSLA + x_0_0_4_0_VRTX
 - 1.05364921378 x_0_0_4_AMD - 0.818171849341 x_0_0_4_AMGN
 - 0.953643447184 x_0_0_4_ASML - 1.03231944273 x_0_0_4_DLTR
 - 1.11639524579 x_0_0_4_MTCH - 1.07375297771 x_0_0_4_NFLX
 - 1.1195439021 x_0_0_4_QCOM - 1.00757601544 x_0_0_4_SBUX
 - 0.955344087007 x_0_0_4_TSLA - 0.751707597404 x_0_0_4_VRTX = 0
budget_in_0_0_4_1: 0.02 o_0_0_4_1_AMD + 0.02 o_0_0_4_1_AMGN
 + 0.02 o_0_0_4_1_ASML + 0.02 o_0_0_4_1_DLTR + 0.02 o_0_0_4_1_MTCH
 + 0.02 o_0_0_4_1_NFLX + 0.02 o_0_0_4_1_QCOM + 0.02 o_0_0_4_1_SBUX
 + 0.02 o_0_0_4_1_TSLA + 0.02 o_0_0_4_1_VRTX + x_0_0_4_1_AMD + x_0_0_4_1_AMGN
 + x_0_0_4_1_ASML + x_0_0_4_1_DLTR + x_0_0_4_1_MTCH + x_0_0_4_1_NFLX
 + x_0_0_4_1_QCOM + x_0_0_4_1_SBUX + x_0_0_4_1_TSLA + x_0_0_4_1_VRTX
 - 0.977059036146 x_0_0_4_AMD - 1.20894761562 x_0_0_4_AMGN
 - 1.28239683275 x_0_0_4_ASML - 0.956039927346 x_0_0_4_DLTR
 - 0.80880714803 x_0_0_4_MTCH - 0.744609156771 x_0_0_4_NFLX
 - 1.30525839478 x_0_0_4_QCOM - 0.940459144268 x_0_0_4_SBUX
 - 0.842053479564 x_0_0_4_TSLA - 1.24282553258 x_0_0_4_VRTX = 0
budget_in_0_0_4_2: 0.02 o_0_0_4_2_AMD + 0.02 o_0_0_4_2_AMGN
 + 0.02 o_0_0_4_2_ASML + 0.02 o_0_0_4_2_DLTR + 0.02 o_0_0_4_2_MTCH
 + 0.02 o_0_0_4_2_NFLX + 0.02 o_0_0_4_2_QCOM + 0.02 o_0_0_4_2_SBUX
 + 0.02 o_0_0_4_2_TSLA + 0.02 o_0_0_4_2_VRTX + x_0_0_4_2_AMD + x_0_0_4_2_AMGN
 + x_0_0_4_2_ASML + x_0_0_4_2_DLTR + x_0_0_4_2_MTCH + x_0_0_4_2_NFLX
 + x_0_0_4_2_QCOM + x_0_0_4_2_SBUX + x_0_0_4_2_TSLA + x_0_0_4_2_VRTX
 - 0.739359442785 x_0_0_4_AMD - 0.875947611103 x_0_0_4_AMGN
 - 1.15460543136 x_0_0_4_ASML - 1.16605998086 x_0_0_4_DLTR
 - 0.947259152101 x_0_0_4_MTCH - 0.7934281847 x_0_0_4_NFLX
 - 1.05639212388 x_0_0_4_QCOM - 0.872324990284 x_0_0_4_SBUX
 - 1.1726499285 x_0_0_4_TSLA - 1.20049748246 x_0_0_4_VRTX = 0
budget_in_0_0_4_3: 0.02 o_0_0_4_3_AMD + 0.02 o_0_0_4_3_AMGN
 + 0.02 o_0_0_4_3_ASML + 0.02 o_0_0_4_3_DLTR + 0.02 o_0_0_4_3_MTCH
 + 0.02 o_0_0_4_3_NFLX + 0.02 o_0_0_4_3_QCOM + 0.02 o_0_0_4_3_SBUX
 + 0.02 o_0_0_4_3_TSLA + 0.02 o_0_0_4_3_VRTX + x_0_0_4_3_AMD + x_0_0_4_3_AMGN
 + x_0_0_4_3_ASML + x_0_0_4_3_DLTR + x_0_0_4_3_MTCH + x_0_0_4_3_NFLX
 + x_0_0_4_3_QCOM + x_0_0_4_3_SBUX + x_0_0_4_3_TSLA + x_0_0_4_3_VRTX
 - 1.07053055308 x_0_0_4_AMD - 0.879588976858 x_0_0_4_AMGN
 - 0.661166822921 x_0_0_4_ASML - 1.18854808887 x_0_0_4_DLTR
 - 1.00817431417 x_0_0_4_MTCH - 1.24323590081 x_0_0_4_NFLX
 - 1.07125402028 x_0_0_4_QCOM - 0.944616337093 x_0_0_4_SBUX
 - 0.986524199308 x_0_0_4_TSLA - 0.850919865987 x_0_0_4_VRTX = 0
budget_in_0_0_4_4: 0.02 o_0_0_4_4_AMD + 0.02 o_0_0_4_4_AMGN
 + 0.02 o_0_0_4_4_ASML + 0.02 o_0_0_4_4_DLTR + 0.02 o_0_0_4_4_MTCH
 + 0.02 o_0_0_4_4_NFLX + 0.02 o_0_0_4_4_QCOM + 0.02 o_0_0_4_4_SBUX
 + 0.02 o_0_0_4_4_TSLA + 0.02 o_0_0_4_4_VRTX + x_0_0_4_4_AMD + x_0_0_4_4_AMGN
 + x_0_0_4_4_ASML + x_0_0_4_4_DLTR + x_0_0_4_4_MTCH + x_0_0_4_4_NFLX
 + x_0_0_4_4_QCOM + x_0_0_4_4_SBUX + x_0_0_4_4_TSLA + x_0_0_4_4_VRTX
 - 1.23215790665 x_0_0_4_AMD - 0.933488954407 x_0_0_4_AMGN
 - 1.00285755597 x_0_0_4_ASML - 1.00313621706 x_0_0_4_DLTR
 - 1.00273285583 x_0_0_4_MTCH - 1.00284835326 x_0_0_4_NFLX
 - 1.00351595931 x_0_0_4_QCOM - 1.00331496557 x_0_0_4_SBUX
 - 1.32066388626 x_0_0_4_TSLA - 1.01847960393 x_0_0_4_VRTX = 0
budget_in_0_0_4_5: 0.02 o_0_0_4_5_AMD + 0.02 o_0_0_4_5_AMGN
 + 0.02 o_0_0_4_5_ASML + 0.02 o_0_0_4_5_DLTR + 0.02 o_0_0_4_5_MTCH
 + 0.02 o_0_0_4_5_NFLX + 0.02 o_0_0_4_5_QCOM + 0.02 o_0_0_4_5_SBUX
 + 0.02 o_0_0_4_5_TSLA + 0.02 o_0_0_4_5_VRTX + x_0_0_4_5_AMD + x_0_0_4_5_AMGN
 + x_0_0_4_5_ASML + x_0_0_4_5_DLTR + x_0_0_4_5_MTCH + x_0_0_4_5_NFLX
 + x_0_0_4_5_QCOM + x_0_0_4_5_SBUX + x_0_0_4_5_TSLA + x_0_0_4_5_VRTX
 - 0.585995663026 x_0_0_4_AMD - 1.03569913377 x_0_0_4_AMGN
 - 1.18402659232 x_0_0_4_ASML - 0.929233439366 x_0_0_4_DLTR
 - 1.19079067657 x_0_0_4_MTCH - 0.983187902025 x_0_0_4_NFLX
 - 0.951274157605 x_0_0_4_QCOM - 0.867395926077 x_0_0_4_SBUX
 - 0.891307026583 x_0_0_4_TSLA - 1.15142296244 x_0_0_4_VRTX = 0
budget_in_0_0_5: 0.02 o_0_0_5_AMD + 0.02 o_0_0_5_AMGN + 0.02 o_0_0_5_ASML
 + 0.02 o_0_0_5_DLTR + 0.02 o_0_0_5_MTCH + 0.02 o_0_0_5_NFLX
 + 0.02 o_0_0_5_QCOM + 0.02 o_0_0_5_SBUX + 0.02 o_0_0_5_TSLA
 + 0.02 o_0_0_5_VRTX + x_0_0_5_AMD + x_0_0_5_AMGN + x_0_0_5_ASML
 + x_0_0_5_DLTR + x_0_0_5_MTCH + x_0_0_5_NFLX + x_0_0_5_QCOM + x_0_0_5_SBUX
 + x_0_0_5_TSLA + x_0_0_5_VRTX - 0.994646737897 x_0_0_AMD
 - 1.01794807395 x_0_0_AMGN - 1.04626610085 x_0_0_ASML
 - 1.04200474311 x_0_0_DLTR - 0.988764410465 x_0_0_MTCH
 - 1.04336091121 x_0_0_NFLX - 0.975094116505 x_0_0_QCOM
 - 1.05427602198 x_0_0_SBUX - 0.947479777656 x_0_0_TSLA
 - 1.00495598889 x_0_0_VRTX = 0
budget_in_0_0_5_0: 0.02 o_0_0_5_0_AMD + 0.02 o_0_0_5_0_AMGN
 + 0.02 o_0_0_5_0_ASML + 0.02 o_0_0_5_0_DLTR + 0.02 o_0_0_5_0_MTCH
 + 0.02 o_0_0_5_0_NFLX + 0.02 o_0_0_5_0_QCOM + 0.02 o_0_0_5_0_SBUX
 + 0.02 o_0_0_5_0_TSLA + 0.02 o_0_0_5_0_VRTX + x_0_0_5_0_AMD + x_0_0_5_0_AMGN
 + x_0_0_5_0_ASML + x_0_0_5_0_DLTR + x_0_0_5_0_MTCH + x_0_0_5_0_NFLX
 + x_0_0_5_0_QCOM + x_0_0_5_0_SBUX + x_0_0_5_0_TSLA + x_0_0_5_0_VRTX
 - 1.05364921378 x_0_0_5_AMD - 0.818171849341 x_0_0_5_AMGN
 - 0.953643447184 x_0_0_5_ASML - 1.03231944273 x_0_0_5_DLTR
 - 1.11639524579 x_0_0_5_MTCH - 1.07375297771 x_0_0_5_NFLX
 - 1.1195439021 x_0_0_5_QCOM - 1.00757601544 x_0_0_5_SBUX
 - 0.955344087007 x_0_0_5_TSLA - 0.751707597404 x_0_0_5_VRTX = 0
budget_in_0_0_5_1: 0.02 o_0_0_5_1_AMD + 0.02 o_0_0_5_1_AMGN
 + 0.02 o_0_0_5_1_ASML + 0.02 o_0_0_5_1_DLTR + 0.02 o_0_0_5_1_MTCH
 + 0.02 o_0_0_5_1_NFLX + 0.02 o_0_0_5_1_QCOM + 0.02 o_0_0_5_1_SBUX
 + 0.02 o_0_0_5_1_TSLA + 0.02 o_0_0_5_1_VRTX + x_0_0_5_1_AMD + x_0_0_5_1_AMGN
 + x_0_0_5_1_ASML + x_0_0_5_1_DLTR + x_0_0_5_1_MTCH + x_0_0_5_1_NFLX
 + x_0_0_5_1_QCOM + x_0_0_5_1_SBUX + x_0_0_5_1_TSLA + x_0_0_5_1_VRTX
 - 0.977059036146 x_0_0_5_AMD - 1.20894761562 x_0_0_5_AMGN
 - 1.28239683275 x_0_0_5_ASML - 0.956039927346 x_0_0_5_DLTR
 - 0.80880714803 x_0_0_5_MTCH - 0.744609156771 x_0_0_5_NFLX
 - 1.30525839478 x_0_0_5_QCOM - 0.940459144268 x_0_0_5_SBUX
 - 0.842053479564 x_0_0_5_TSLA - 1.24282553258 x_0_0_5_VRTX = 0
budget_in_0_0_5_2: 0.02 o_0_0_5_2_AMD + 0.02 o_0_0_5_2_AMGN
 + 0.02 o_0_0_5_2_ASML + 0.02 o_0_0_5_2_DLTR + 0.02 o_0_0_5_2_MTCH
 + 0.02 o_0_0_5_2_NFLX + 0.02 o_0_0_5_2_QCOM + 0.02 o_0_0_5_2_SBUX
 + 0.02 o_0_0_5_2_TSLA + 0.02 o_0_0_5_2_VRTX + x_0_0_5_2_AMD + x_0_0_5_2_AMGN
 + x_0_0_5_2_ASML + x_0_0_5_2_DLTR + x_0_0_5_2_MTCH + x_0_0_5_2_NFLX
 + x_0_0_5_2_QCOM + x_0_0_5_2_SBUX + x_0_0_5_2_TSLA + x_0_0_5_2_VRTX
 - 0.739359442785 x_0_0_5_AMD - 0.875947611103 x_0_0_5_AMGN
 - 1.15460543136 x_0_0_5_ASML - 1.16605998086 x_0_0_5_DLTR
 - 0.947259152101 x_0_0_5_MTCH - 0.7934281847 x_0_0_5_NFLX
 - 1.05639212388 x_0_0_5_QCOM - 0.872324990284 x_0_0_5_SBUX
 - 1.1726499285 x_0_0_5_TSLA - 1.20049748246 x_0_0_5_VRTX = 0
budget_in_0_0_5_3: 0.02 o_0_0_5_3_AMD + 0.02 o_0_0_5_3_AMGN
 + 0.02 o_0_0_5_3_ASML + 0.02 o_0_0_5_3_DLTR + 0.02 o_0_0_5_3_MTCH
 + 0.02 o_0_0_5_3_NFLX + 0.02 o_0_0_5_3_QCOM + 0.02 o_0_0_5_3_SBUX
 + 0.02 o_0_0_5_3_TSLA + 0.02 o_0_0_5_3_VRTX + x_0_0_5_3_AMD + x_0_0_5_3_AMGN
 + x_0_0_5_3_ASML + x_0_0_5_3_DLTR + x_0_0_5_3_MTCH + x_0_0_5_3_NFLX
 + x_0_0_5_3_QCOM + x_0_0_5_3_SBUX + x_0_0_5_3_TSLA + x_0_0_5_3_VRTX
 - 1.07053055308 x_0_0_5_AMD - 0.879588976858 x_0_0_5_AMGN
 - 0.661166822921 x_0_0_5_ASML - 1.18854808887 x_0_0_5_DLTR
 - 1.00817431417 x_0_0_5_MTCH - 1.24323590081 x_0_0_5_NFLX
 - 1.07125402028 x_0_0_5_QCOM - 0.944616337093 x_0_0_5_SBUX
 - 0.986524199308 x_0_0_5_TSLA - 0.850919865987 x_0_0_5_VRTX = 0
budget_in_0_0_5_4: 0.02 o_0_0_5_4_AMD + 0.02 o_0_0_5_4_AMGN
 + 0.02 o_0_0_5_4_ASML + 0.02 o_0_0_5_4_DLTR + 0.02 o_0_0_5_4_MTCH
 + 0.02 o_0_0_5_4_NFLX + 0.02 o_0_0_5_4_QCOM + 0.02 o_0_0_5_4_SBUX
 + 0.02 o_0_0_5_4_TSLA + 0.02 o_0_0_5_4_VRTX + x_0_0_5_4_AMD + x_0_0_5_4_AMGN
 + x_0_0_5_4_ASML + x_0_0_5_4_DLTR + x_0_0_5_4_MTCH + x_0_0_5_4_NFLX
 + x_0_0_5_4_QCOM + x_0_0_5_4_SBUX + x_0_0_5_4_TSLA + x_0_0_5_4_VRTX
 - 1.23215790665 x_0_0_5_AMD - 0.933488954407 x_0_0_5_AMGN
 - 1.00285755597 x_0_0_5_ASML - 1.00313621706 x_0_0_5_DLTR
 - 1.00273285583 x_0_0_5_MTCH - 1.00284835326 x_0_0_5_NFLX
 - 1.00351595931 x_0_0_5_QCOM - 1.00331496557 x_0_0_5_SBUX
 - 1.32066388626 x_0_0_5_TSLA - 1.01847960393 x_0_0_5_VRTX = 0
budget_in_0_0_5_5: 0.02 o_0_0_5_5_AMD + 0.02 o_0_0_5_5_AMGN
 + 0.02 o_0_0_5_5_ASML + 0.02 o_0_0_5_5_DLTR + 0.02 o_0_0_5_5_MTCH
 + 0.02 o_0_0_5_5_NFLX + 0.02 o_0_0_5_5_QCOM + 0.02 o_0_0_5_5_SBUX
 + 0.02 o_0_0_5_5_TSLA + 0.02 o_0_0_5_5_VRTX + x_0_0_5_5_AMD + x_0_0_5_5_AMGN
 + x_0_0_5_5_ASML + x_0_0_5_5_DLTR + x_0_0_5_5_MTCH + x_0_0_5_5_NFLX
 + x_0_0_5_5_QCOM + x_0_0_5_5_SBUX + x_0_0_5_5_TSLA + x_0_0_5_5_VRTX
 - 0.585995663026 x_0_0_5_AMD - 1.03569913377 x_0_0_5_AMGN
 - 1.18402659232 x_0_0_5_ASML - 0.929233439366 x_0_0_5_DLTR
 - 1.19079067657 x_0_0_5_MTCH - 0.983187902025 x_0_0_5_NFLX
 - 0.951274157605 x_0_0_5_QCOM - 0.867395926077 x_0_0_5_SBUX
 - 0.891307026583 x_0_0_5_TSLA - 1.15142296244 x_0_0_5_VRTX = 0
budget_in_0_0_6: 0.02 o_0_0_6_AMD + 0.02 o_0_0_6_AMGN + 0.02 o_0_0_6_ASML
 + 0.02 o_0_0_6_DLTR + 0.02 o_0_0_6_MTCH + 0.02 o_0_0_6_NFLX
 + 0.02 o_0_0_6_QCOM + 0.02 o_0_0_6_SBUX + 0.02 o_0_0_6_TSLA
 + 0.02 o_0_0_6_VRTX + x_0_0_6_AMD + x_0_0_6_AMGN + x_0_0_6_ASML
 + x_0_0_6_DLTR + x_0_0_6_MTCH + x_0_0_6_NFLX + x_0_0_6_QCOM + x_0_0_6_SBUX
 + x_0_0_6_TSLA + x_0_0_6_VRTX - 1.01392415625 x_0_0_AMD
 - 0.989116583165 x_0_0_AMGN - 1.00233687993 x_0_0_ASML
 - 1.04597807654 x_0_0_DLTR - 0.954747279597 x_0_0_MTCH
 - 0.912941443717 x_0_0_NFLX - 0.999276520842 x_0_0_QCOM
 - 1.08233071653 x_0_0_SBUX - 1.06919498439 x_0_0_TSLA
 - 0.903741883324 x_0_0_VRTX = 0
budget_in_0_0_6_0: 0.02 o_0_0_6_0_AMD + 0.02 o_0_0_6_0_AMGN
 + 0.02 o_0_0_6_0_ASML + 0.02 o_0_0_6_0_DLTR + 0.02 o_0_0_6_0_MTCH
 + 0.02 o_0_0_6_0_NFLX + 0.02 o_0_0_6_0_QCOM + 0.02 o_0_0_6_0_SBUX
 + 0.02 o_0_0_6_0_TSLA + 0.02 o_0_0_6_0_VRTX + x_0_0_6_0_AMD + x_0_0_6_0_AMGN
 + x_0_0_6_0_ASML + x_0_0_6_0_DLTR + x_0_0_6_0_MTCH + x_0_0_6_0_NFLX
 + x_0_0_6_0_QCOM + x_0_0_6_0_SBUX + x_0_0_6_0_TSLA + x_0_0_6_0_VRTX
 - 1.05364921378 x_0_0_6_AMD - 0.818171849341 x_0_0_6_AMGN
 - 0.953643447184 x_0_0_6_ASML - 1.03231944273 x_0_0_6_DLTR
 - 1.11639524579 x_0_0_6_MTCH - 1.07375297771 x_0_0_6_NFLX
 - 1.1195439021 x_0_0_6_QCOM - 1.00757601544 x_0_0_6_SBUX
 - 0.955344087007 x_0_0_6_TSLA - 0.751707597404 x_0_0_6_VRTX = 0
budget_in_0_0_6_1: 0.02 o_0_0_6_1_AMD + 0.02 o_0_0_6_1_AMGN
 + 0.02 o_0_0_6_1_ASML + 0.02 o_0_0_6_1_DLTR + 0.02 o_0_0_6_1_MTCH
 + 0.02 o_0_0_6_1_NFLX + 0.02 o_0_0_6_1_QCOM + 0.02 o_0_0_6_1_SBUX
 + 0.02 o_0_0_6_1_TSLA + 0.02 o_0_0_6_1_VRTX + x_0_0_6_1_AMD + x_0_0_6_1_AMGN
 + x_0_0_6_1_ASML + x_0_0_6_1_DLTR + x_0_0_6_1_MTCH + x_0_0_6_1_NFLX
 + x_0_0_6_1_QCOM + x_0_0_6_1_SBUX + x_0_0_6_1_TSLA + x_0_0_6_1_VRTX
 - 0.977059036146 x_0_0_6_AMD - 1.20894761562 x_0_0_6_AMGN
 - 1.28239683275 x_0_0_6_ASML - 0.956039927346 x_0_0_6_DLTR
 - 0.80880714803 x_0_0_6_MTCH - 0.744609156771 x_0_0_6_NFLX
 - 1.30525839478 x_0_0_6_QCOM - 0.940459144268 x_0_0_6_SBUX
 - 0.842053479564 x_0_0_6_TSLA - 1.24282553258 x_0_0_6_VRTX = 0
budget_in_0_0_6_2: 0.02 o_0_0_6_2_AMD + 0.02 o_0_0_6_2_AMGN
 + 0.02 o_0_0_6_2_ASML + 0.02 o_0_0_6_2_DLTR + 0.02 o_0_0_6_2_MTCH
 + 0.02 o_0_0_6_2_NFLX + 0.02 o_0_0_6_2_QCOM + 0.02 o_0_0_6_2_SBUX
 + 0.02 o_0_0_6_2_TSLA + 0.02 o_0_0_6_2_VRTX + x_0_0_6_2_AMD + x_0_0_6_2_AMGN
 + x_0_0_6_2_ASML + x_0_0_6_2_DLTR + x_0_0_6_2_MTCH + x_0_0_6_2_NFLX
 + x_0_0_6_2_QCOM + x_0_0_6_2_SBUX + x_0_0_6_2_TSLA + x_0_0_6_2_VRTX
 - 0.739359442785 x_0_0_6_AMD - 0.875947611103 x_0_0_6_AMGN
 - 1.15460543136 x_0_0_6_ASML - 1.16605998086 x_0_0_6_DLTR
 - 0.947259152101 x_0_0_6_MTCH - 0.7934281847 x_0_0_6_NFLX
 - 1.05639212388 x_0_0_6_QCOM - 0.872324990284 x_0_0_6_SBUX
 - 1.1726499285 x_0_0_6_TSLA - 1.20049748246 x_0_0_6_VRTX = 0
budget_in_0_0_6_3: 0.02 o_0_0_6_3_AMD + 0.02 o_0_0_6_3_AMGN
 + 0.02 o_0_0_6_3_ASML + 0.02 o_0_0_6_3_DLTR + 0.02 o_0_0_6_3_MTCH
 + 0.02 o_0_0_6_3_NFLX + 0.02 o_0_0_6_3_QCOM + 0.02 o_0_0_6_3_SBUX
 + 0.02 o_0_0_6_3_TSLA + 0.02 o_0_0_6_3_VRTX + x_0_0_6_3_AMD + x_0_0_6_3_AMGN
 + x_0_0_6_3_ASML + x_0_0_6_3_DLTR + x_0_0_6_3_MTCH + x_0_0_6_3_NFLX
 + x_0_0_6_3_QCOM + x_0_0_6_3_SBUX + x_0_0_6_3_TSLA + x_0_0_6_3_VRTX
 - 1.07053055308 x_0_0_6_AMD - 0.879588976858 x_0_0_6_AMGN
 - 0.661166822921 x_0_0_6_ASML - 1.18854808887 x_0_0_6_DLTR
 - 1.00817431417 x_0_0_6_MTCH - 1.24323590081 x_0_0_6_NFLX
 - 1.07125402028 x_0_0_6_QCOM - 0.944616337093 x_0_0_6_SBUX
 - 0.986524199308 x_0_0_6_TSLA - 0.850919865987 x_0_0_6_VRTX = 0
budget_in_0_0_6_4: 0.02 o_0_0_6_4_AMD + 0.02 o_0_0_6_4_AMGN
 + 0.02 o_0_0_6_4_ASML + 0.02 o_0_0_6_4_DLTR + 0.02 o_0_0_6_4_MTCH
 + 0.02 o_0_0_6_4_NFLX + 0.02 o_0_0_6_4_QCOM + 0.02 o_0_0_6_4_SBUX
 + 0.02 o_0_0_6_4_TSLA + 0.02 o_0_0_6_4_VRTX + x_0_0_6_4_AMD + x_0_0_6_4_AMGN
 + x_0_0_6_4_ASML + x_0_0_6_4_DLTR + x_0_0_6_4_MTCH + x_0_0_6_4_NFLX
 + x_0_0_6_4_QCOM + x_0_0_6_4_SBUX + x_0_0_6_4_TSLA + x_0_0_6_4_VRTX
 - 1.23215790665 x_0_0_6_AMD - 0.933488954407 x_0_0_6_AMGN
 - 1.00285755597 x_0_0_6_ASML - 1.00313621706 x_0_0_6_DLTR
 - 1.00273285583 x_0_0_6_MTCH - 1.00284835326 x_0_0_6_NFLX
 - 1.00351595931 x_0_0_6_QCOM - 1.00331496557 x_0_0_6_SBUX
 - 1.32066388626 x_0_0_6_TSLA - 1.01847960393 x_0_0_6_VRTX = 0
budget_in_0_0_6_5: 0.02 o_0_0_6_5_AMD + 0.02 o_0_0_6_5_AMGN
 + 0.02 o_0_0_6_5_ASML + 0.02 o_0_0_6_5_DLTR + 0.02 o_0_0_6_5_MTCH
 + 0.02 o_0_0_6_5_NFLX + 0.02 o_0_0_6_5_QCOM + 0.02 o_0_0_6_5_SBUX
 + 0.02 o_0_0_6_5_TSLA + 0.02 o_0_0_6_5_VRTX + x_0_0_6_5_AMD + x_0_0_6_5_AMGN
 + x_0_0_6_5_ASML + x_0_0_6_5_DLTR + x_0_0_6_5_MTCH + x_0_0_6_5_NFLX
 + x_0_0_6_5_QCOM + x_0_0_6_5_SBUX + x_0_0_6_5_TSLA + x_0_0_6_5_VRTX
 - 0.585995663026 x_0_0_6_AMD - 1.03569913377 x_0_0_6_AMGN
 - 1.18402659232 x_0_0_6_ASML - 0.929233439366 x_0_0_6_DLTR
 - 1.19079067657 x_0_0_6_MTCH - 0.983187902025 x_0_0_6_NFLX
 - 0.951274157605 x_0_0_6_QCOM - 0.867395926077 x_0_0_6_SBUX
 - 0.891307026583 x_0_0_6_TSLA - 1.15142296244 x_0_0_6_VRTX = 0
budget_in_0_0_7: 0.02 o_0_0_7_AMD + 0.02 o_0_0_7_AMGN + 0.02 o_0_0_7_ASML
 + 0.02 o_0_0_7_DLTR + 0.02 o_0_0_7_MTCH + 0.02 o_0_0_7_NFLX
 + 0.02 o_0_0_7_QCOM + 0.02 o_0_0_7_SBUX + 0.02 o_0_0_7_TSLA
 + 0.02 o_0_0_7_VRTX + x_0_0_7_AMD + x_0_0_7_AMGN + x_0_0_7_ASML
 + x_0_0_7_DLTR + x_0_0_7_MTCH + x_0_0_7_NFLX + x_0_0_7_QCOM + x_0_0_7_SBUX
 + x_0_0_7_TSLA + x_0_0_7_VRTX - 1.06429517472 x_0_0_AMD
 - 1.10989245697 x_0_0_AMGN - 1.01659391217 x_0_0_ASML
 - 0.949523265291 x_0_0_DLTR - 0.963874259775 x_0_0_MTCH
 - 0.926513097924 x_0_0_NFLX - 1.09876524362 x_0_0_QCOM
 - 0.972466711832 x_0_0_SBUX - 1.12799377333 x_0_0_TSLA
 - 0.989128882071 x_0_0_VRTX = 0
budget_in_0_0_7_0: 0.02 o_0_0_7_0_AMD + 0.02 o_0_0_7_0_AMGN
 + 0.02 o_0_0_7_0_ASML + 0.02 o_0_0_7_0_DLTR + 0.02 o_0_0_7_0_MTCH
 + 0.02 o_0_0_7_0_NFLX + 0.02 o_0_0_7_0_QCOM + 0.02 o_0_0_7_0_SBUX
 + 0.02 o_0_0_7_0_TSLA + 0.02 o_0_0_7_0_VRTX + x_0_0_7_0_AMD + x_0_0_7_0_AMGN
 + x_0_0_7_0_ASML + x_0_0_7_0_DLTR + x_0_0_7_0_MTCH + x_0_0_7_0_NFLX
 + x_0_0_7_0_QCOM + x_0_0_7_0_SBUX + x_0_0_7_0_TSLA + x_0_0_7_0_VRTX
 - 1.05364921378 x_0_0_7_AMD - 0.818171849341 x_0_0_7_AMGN
 - 0.953643447184 x_0_0_7_ASML - 1.03231944273 x_0_0_7_DLTR
 - 1.11639524579 x_0_0_7_MTCH - 1.07375297771 x_0_0_7_NFLX
 - 1.1195439021 x_0_0_7_QCOM - 1.00757601544 x_0_0_7_SBUX
 - 0.955344087007 x_0_0_7_TSLA - 0.751707597404 x_0_0_7_VRTX = 0
budget_in_0_0_7_1: 0.02 o_0_0_7_1_AMD + 0.02 o_0_0_7_1_AMGN
 + 0.02 o_0_0_7_1_ASML + 0.02 o_0_0_7_1_DLTR + 0.02 o_0_0_7_1_MTCH
 + 0.02 o_0_0_7_1_NFLX + 0.02 o_0_0_7_1_QCOM + 0.02 o_0_0_7_1_SBUX
 + 0.02 o_0_0_7_1_TSLA + 0.02 o_0_0_7_1_VRTX + x_0_0_7_1_AMD + x_0_0_7_1_AMGN
 + x_0_0_7_1_ASML + x_0_0_7_1_DLTR + x_0_0_7_1_MTCH + x_0_0_7_1_NFLX
 + x_0_0_7_1_QCOM + x_0_0_7_1_SBUX + x_0_0_7_1_TSLA + x_0_0_7_1_VRTX
 - 0.977059036146 x_0_0_7_AMD - 1.20894761562 x_0_0_7_AMGN
 - 1.28239683275 x_0_0_7_ASML - 0.956039927346 x_0_0_7_DLTR
 - 0.80880714803 x_0_0_7_MTCH - 0.744609156771 x_0_0_7_NFLX
 - 1.30525839478 x_0_0_7_QCOM - 0.940459144268 x_0_0_7_SBUX
 - 0.842053479564 x_0_0_7_TSLA - 1.24282553258 x_0_0_7_VRTX = 0
budget_in_0_0_7_2: 0.02 o_0_0_7_2_AMD + 0.02 o_0_0_7_2_AMGN
 + 0.02 o_0_0_7_2_ASML + 0.02 o_0_0_7_2_DLTR + 0.02 o_0_0_7_2_MTCH
 + 0.02 o_0_0_7_2_NFLX + 0.02 o_0_0_7_2_QCOM + 0.02 o_0_0_7_2_SBUX
 + 0.02 o_0_0_7_2_TSLA + 0.02 o_0_0_7_2_VRTX + x_0_0_7_2_AMD + x_0_0_7_2_AMGN
 + x_0_0_7_2_ASML + x_0_0_7_2_DLTR + x_0_0_7_2_MTCH + x_0_0_7_2_NFLX
 + x_0_0_7_2_QCOM + x_0_0_7_2_SBUX + x_0_0_7_2_TSLA + x_0_0_7_2_VRTX
 - 0.739359442785 x_0_0_7_AMD - 0.875947611103 x_0_0_7_AMGN
 - 1.15460543136 x_0_0_7_ASML - 1.16605998086 x_0_0_7_DLTR
 - 0.947259152101 x_0_0_7_MTCH - 0.7934281847 x_0_0_7_NFLX
 - 1.05639212388 x_0_0_7_QCOM - 0.872324990284 x_0_0_7_SBUX
 - 1.1726499285 x_0_0_7_TSLA - 1.20049748246 x_0_0_7_VRTX = 0
budget_in_0_0_7_3: 0.02 o_0_0_7_3_AMD + 0.02 o_0_0_7_3_AMGN
 + 0.02 o_0_0_7_3_ASML + 0.02 o_0_0_7_3_DLTR + 0.02 o_0_0_7_3_MTCH
 + 0.02 o_0_0_7_3_NFLX + 0.02 o_0_0_7_3_QCOM + 0.02 o_0_0_7_3_SBUX
 + 0.02 o_0_0_7_3_TSLA + 0.02 o_0_0_7_3_VRTX + x_0_0_7_3_AMD + x_0_0_7_3_AMGN
 + x_0_0_7_3_ASML + x_0_0_7_3_DLTR + x_0_0_7_3_MTCH + x_0_0_7_3_NFLX
 + x_0_0_7_3_QCOM + x_0_0_7_3_SBUX + x_0_0_7_3_TSLA + x_0_0_7_3_VRTX
 - 1.07053055308 x_0_0_7_AMD - 0.879588976858 x_0_0_7_AMGN
 - 0.661166822921 x_0_0_7_ASML - 1.18854808887 x_0_0_7_DLTR
 - 1.00817431417 x_0_0_7_MTCH - 1.24323590081 x_0_0_7_NFLX
 - 1.07125402028 x_0_0_7_QCOM - 0.944616337093 x_0_0_7_SBUX
 - 0.986524199308 x_0_0_7_TSLA - 0.850919865987 x_0_0_7_VRTX = 0
budget_in_0_0_7_4: 0.02 o_0_0_7_4_AMD + 0.02 o_0_0_7_4_AMGN
 + 0.02 o_0_0_7_4_ASML + 0.02 o_0_0_7_4_DLTR + 0.02 o_0_0_7_4_MTCH
 + 0.02 o_0_0_7_4_NFLX + 0.02 o_0_0_7_4_QCOM + 0.02 o_0_0_7_4_SBUX
 + 0.02 o_0_0_7_4_TSLA + 0.02 o_0_0_7_4_VRTX + x_0_0_7_4_AMD + x_0_0_7_4_AMGN
 + x_0_0_7_4_ASML + x_0_0_7_4_DLTR + x_0_0_7_4_MTCH + x_0_0_7_4_NFLX
 + x_0_0_7_4_QCOM + x_0_0_7_4_SBUX + x_0_0_7_4_TSLA + x_0_0_7_4_VRTX
 - 1.23215790665 x_0_0_7_AMD - 0.933488954407 x_0_0_7_AMGN
 - 1.00285755597 x_0_0_7_ASML - 1.00313621706 x_0_0_7_DLTR
 - 1.00273285583 x_0_0_7_MTCH - 1.00284835326 x_0_0_7_NFLX
 - 1.00351595931 x_0_0_7_QCOM - 1.00331496557 x_0_0_7_SBUX
 - 1.32066388626 x_0_0_7_TSLA - 1.01847960393 x_0_0_7_VRTX = 0
budget_in_0_0_7_5: 0.02 o_0_0_7_5_AMD + 0.02 o_0_0_7_5_AMGN
 + 0.02 o_0_0_7_5_ASML + 0.02 o_0_0_7_5_DLTR + 0.02 o_0_0_7_5_MTCH
 + 0.02 o_0_0_7_5_NFLX + 0.02 o_0_0_7_5_QCOM + 0.02 o_0_0_7_5_SBUX
 + 0.02 o_0_0_7_5_TSLA + 0.02 o_0_0_7_5_VRTX + x_0_0_7_5_AMD + x_0_0_7_5_AMGN
 + x_0_0_7_5_ASML + x_0_0_7_5_DLTR + x_0_0_7_5_MTCH + x_0_0_7_5_NFLX
 + x_0_0_7_5_QCOM + x_0_0_7_5_SBUX + x_0_0_7_5_TSLA + x_0_0_7_5_VRTX
 - 0.585995663026 x_0_0_7_AMD - 1.03569913377 x_0_0_7_AMGN
 - 1.18402659232 x_0_0_7_ASML - 0.929233439366 x_0_0_7_DLTR
 - 1.19079067657 x_0_0_7_MTCH - 0.983187902025 x_0_0_7_NFLX
 - 0.951274157605 x_0_0_7_QCOM - 0.867395926077 x_0_0_7_SBUX
 - 0.891307026583 x_0_0_7_TSLA - 1.15142296244 x_0_0_7_VRTX = 0
budget_in_0_1: 0.02 o_0_1_AMD + 0.02 o_0_1_AMGN + 0.02 o_0_1_ASML
 + 0.02 o_0_1_DLTR + 0.02 o_0_1_MTCH + 0.02 o_0_1_NFLX + 0.02 o_0_1_QCOM
 + 0.02 o_0_1_SBUX + 0.02 o_0_1_TSLA + 0.02 o_0_1_VRTX + x_0_1_AMD
 + x_0_1_AMGN + x_0_1_ASML + x_0_1_DLTR + x_0_1_MTCH + x_0_1_NFLX + x_0_1_QCOM
 + x_0_1_SBUX + x_0_1_TSLA + x_0_1_VRTX - 1.00812483614 x_0_AMD
 - 0.968568943741 x_0_AMGN - 1.02798104509 x_0_ASML - 1.05016591136 x_0_DLTR
 - 1.01669137295 x_0_MTCH - 0.981821922357 x_0_NFLX - 0.939324153698 x_0_QCOM
 - 0.975292212117 x_0_SBUX - 1.01761418868 x_0_TSLA - 1.04660853762 x_0_VRTX
 = 0
budget_in_0_1_0: 0.02 o_0_1_0_AMD + 0.02 o_0_1_0_AMGN + 0.02 o_0_1_0_ASML
 + 0.02 o_0_1_0_DLTR + 0.02 o_0_1_0_MTCH + 0.02 o_0_1_0_NFLX
 + 0.02 o_0_1_0_QCOM + 0.02 o_0_1_0_SBUX + 0.02 o_0_1_0_TSLA
 + 0.02 o_0_1_0_VRTX + x_0_1_0_AMD + x_0_1_0_AMGN + x_0_1_0_ASML
 + x_0_1_0_DLTR + x_0_1_0_MTCH + x_0_1_0_NFLX + x_0_1_0_QCOM + x_0_1_0_SBUX
 + x_0_1_0_TSLA + x_0_1_0_VRTX - 0.96241848816 x_0_1_AMD
 - 1.08690542513 x_0_1_AMGN - 0.966418464057 x_0_1_ASML
 - 1.00713245319 x_0_1_DLTR - 1.17362316411 x_0_1_MTCH
 - 0.889751176224 x_0_1_NFLX - 0.981945309162 x_0_1_QCOM
 - 0.993265089565 x_0_1_SBUX - 0.979016562651 x_0_1_TSLA
 - 1.00955107962 x_0_1_VRTX = 0
budget_in_0_1_0_0: 0.02 o_0_1_0_0_AMD + 0.02 o_0_1_0_0_AMGN
 + 0.02 o_0_1_0_0_ASML + 0.02 o_0_1_0_0_DLTR + 0.02 o_0_1_0_0_MTCH
 + 0.02 o_0_1_0_0_NFLX + 0.02 o_0_1_0_0_QCOM + 0.02 o_0_1_0_0_SBUX
 + 0.02 o_0_1_0_0_TSLA + 0.02 o_0_1_0_0_VRTX + x_0_1_0_0_AMD + x_0_1_0_0_AMGN
 + x_0_1_0_0_ASML + x_0_1_0_0_DLTR + x_0_1_0_0_MTCH + x_0_1_0_0_NFLX
 + x_0_1_0_0_QCOM + x_0_1_0_0_SBUX + x_0_1_0_0_TSLA + x_0_1_0_0_VRTX
 - 1.05364921378 x_0_1_0_AMD - 0.818171849341 x_0_1_0_AMGN
 - 0.953643447184 x_0_1_0_ASML - 1.03231944273 x_0_1_0_DLTR
 - 1.11639524579 x_0_1_0_MTCH - 1.07375297771 x_0_1_0_NFLX
 - 1.1195439021 x_0_1_0_QCOM - 1.00757601544 x_0_1_0_SBUX
 - 0.955344087007 x_0_1_0_TSLA - 0.751707597404 x_0_1_0_VRTX = 0
budget_in_0_1_0_1: 0.02 o_0_1_0_1_AMD + 0.02 o_0_1_0_1_AMGN
 + 0.02 o_0_1_0_1_ASML + 0.02 o_0_1_0_1_DLTR + 0.02 o_0_1_0_1_MTCH
 + 0.02 o_0_1_0_1_NFLX + 0.02 o_0_1_0_1_QCOM + 0.02 o_0_1_0_1_SBUX
 + 0.02 o_0_1_0_1_TSLA + 0.02 o_0_1_0_1_VRTX + x_0_1_0_1_AMD + x_0_1_0_1_AMGN
 + x_0_1_0_1_ASML + x_0_1_0_1_DLTR + x_0_1_0_1_MTCH + x_0_1_0_1_NFLX
 + x_0_1_0_1_QCOM + x_0_1_0_1_SBUX + x_0_1_0_1_TSLA + x_0_1_0_1_VRTX
 - 0.977059036146 x_0_1_0_AMD - 1.20894761562 x_0_1_0_AMGN
 - 1.28239683275 x_0_1_0_ASML - 0.956039927346 x_0_1_0_DLTR
 - 0.80880714803 x_0_1_0_MTCH - 0.744609156771 x_0_1_0_NFLX
 - 1.30525839478 x_0_1_0_QCOM - 0.940459144268 x_0_1_0_SBUX
 - 0.842053479564 x_0_1_0_TSLA - 1.24282553258 x_0_1_0_VRTX = 0
budget_in_0_1_0_2: 0.02 o_0_1_0_2_AMD + 0.02 o_0_1_0_2_AMGN
 + 0.02 o_0_1_0_2_ASML + 0.02 o_0_1_0_2_DLTR + 0.02 o_0_1_0_2_MTCH
 + 0.02 o_0_1_0_2_NFLX + 0.02 o_0_1_0_2_QCOM + 0.02 o_0_1_0_2_SBUX
 + 0.02 o_0_1_0_2_TSLA + 0.02 o_0_1_0_2_VRTX + x_0_1_0_2_AMD + x_0_1_0_2_AMGN
 + x_0_1_0_2_ASML + x_0_1_0_2_DLTR + x_0_1_0_2_MTCH + x_0_1_0_2_NFLX
 + x_0_1_0_2_QCOM + x_0_1_0_2_SBUX + x_0_1_0_2_TSLA + x_0_1_0_2_VRTX
 - 0.739359442785 x_0_1_0_AMD - 0.875947611103 x_0_1_0_AMGN
 - 1.15460543136 x_0_1_0_ASML - 1.16605998086 x_0_1_0_DLTR
 - 0.947259152101 x_0_1_0_MTCH - 0.7934281847 x_0_1_0_NFLX
 - 1.05639212388 x_0_1_0_QCOM - 0.872324990284 x_0_1_0_SBUX
 - 1.1726499285 x_0_1_0_TSLA - 1.20049748246 x_0_1_0_VRTX = 0
budget_in_0_1_0_3: 0.02 o_0_1_0_3_AMD + 0.02 o_0_1_0_3_AMGN
 + 0.02 o_0_1_0_3_ASML + 0.02 o_0_1_0_3_DLTR + 0.02 o_0_1_0_3_MTCH
 + 0.02 o_0_1_0_3_NFLX + 0.02 o_0_1_0_3_QCOM + 0.02 o_0_1_0_3_SBUX
 + 0.02 o_0_1_0_3_TSLA + 0.02 o_0_1_0_3_VRTX + x_0_1_0_3_AMD + x_0_1_0_3_AMGN
 + x_0_1_0_3_ASML + x_0_1_0_3_DLTR + x_0_1_0_3_MTCH + x_0_1_0_3_NFLX
 + x_0_1_0_3_QCOM + x_0_1_0_3_SBUX + x_0_1_0_3_TSLA + x_0_1_0_3_VRTX
 - 1.07053055308 x_0_1_0_AMD - 0.879588976858 x_0_1_0_AMGN
 - 0.661166822921 x_0_1_0_ASML - 1.18854808887 x_0_1_0_DLTR
 - 1.00817431417 x_0_1_0_MTCH - 1.24323590081 x_0_1_0_NFLX
 - 1.07125402028 x_0_1_0_QCOM - 0.944616337093 x_0_1_0_SBUX
 - 0.986524199308 x_0_1_0_TSLA - 0.850919865987 x_0_1_0_VRTX = 0
budget_in_0_1_0_4: 0.02 o_0_1_0_4_AMD + 0.02 o_0_1_0_4_AMGN
 + 0.02 o_0_1_0_4_ASML + 0.02 o_0_1_0_4_DLTR + 0.02 o_0_1_0_4_MTCH
 + 0.02 o_0_1_0_4_NFLX + 0.02 o_0_1_0_4_QCOM + 0.02 o_0_1_0_4_SBUX
 + 0.02 o_0_1_0_4_TSLA + 0.02 o_0_1_0_4_VRTX + x_0_1_0_4_AMD + x_0_1_0_4_AMGN
 + x_0_1_0_4_ASML + x_0_1_0_4_DLTR + x_0_1_0_4_MTCH + x_0_1_0_4_NFLX
 + x_0_1_0_4_QCOM + x_0_1_0_4_SBUX + x_0_1_0_4_TSLA + x_0_1_0_4_VRTX
 - 1.23215790665 x_0_1_0_AMD - 0.933488954407 x_0_1_0_AMGN
 - 1.00285755597 x_0_1_0_ASML - 1.00313621706 x_0_1_0_DLTR
 - 1.00273285583 x_0_1_0_MTCH - 1.00284835326 x_0_1_0_NFLX
 - 1.00351595931 x_0_1_0_QCOM - 1.00331496557 x_0_1_0_SBUX
 - 1.32066388626 x_0_1_0_TSLA - 1.01847960393 x_0_1_0_VRTX = 0
budget_in_0_1_0_5: 0.02 o_0_1_0_5_AMD + 0.02 o_0_1_0_5_AMGN
 + 0.02 o_0_1_0_5_ASML + 0.02 o_0_1_0_5_DLTR + 0.02 o_0_1_0_5_MTCH
 + 0.02 o_0_1_0_5_NFLX + 0.02 o_0_1_0_5_QCOM + 0.02 o_0_1_0_5_SBUX
 + 0.02 o_0_1_0_5_TSLA + 0.02 o_0_1_0_5_VRTX + x_0_1_0_5_AMD + x_0_1_0_5_AMGN
 + x_0_1_0_5_ASML + x_0_1_0_5_DLTR + x_0_1_0_5_MTCH + x_0_1_0_5_NFLX
 + x_0_1_0_5_QCOM + x_0_1_0_5_SBUX + x_0_1_0_5_TSLA + x_0_1_0_5_VRTX
 - 0.585995663026 x_0_1_0_AMD - 1.03569913377 x_0_1_0_AMGN
 - 1.18402659232 x_0_1_0_ASML - 0.929233439366 x_0_1_0_DLTR
 - 1.19079067657 x_0_1_0_MTCH - 0.983187902025 x_0_1_0_NFLX
 - 0.951274157605 x_0_1_0_QCOM - 0.867395926077 x_0_1_0_SBUX
 - 0.891307026583 x_0_1_0_TSLA - 1.15142296244 x_0_1_0_VRTX = 0
budget_in_0_1_1: 0.02 o_0_1_1_AMD + 0.02 o_0_1_1_AMGN + 0.02 o_0_1_1_ASML
 + 0.02 o_0_1_1_DLTR + 0.02 o_0_1_1_MTCH + 0.02 o_0_1_1_NFLX
 + 0.02 o_0_1_1_QCOM + 0.02 o_0_1_1_SBUX + 0.02 o_0_1_1_TSLA
 + 0.02 o_0_1_1_VRTX + x_0_1_1_AMD + x_0_1_1_AMGN + x_0_1_1_ASML
 + x_0_1_1_DLTR + x_0_1_1_MTCH + x_0_1_1_NFLX + x_0_1_1_QCOM + x_0_1_1_SBUX
 + x_0_1_1_TSLA + x_0_1_1_VRTX - 0.977233014136 x_0_1_AMD
 - 0.948942094486 x_0_1_AMGN - 1.01837968137 x_0_1_ASML
 - 1.02159515055 x_0_1_DLTR - 1.04465476071 x_0_1_MTCH
 - 1.02637143926 x_0_1_NFLX - 0.958742662682 x_0_1_QCOM
 - 0.993097015219 x_0_1_SBUX - 0.930608290696 x_0_1_TSLA
 - 1.02359326044 x_0_1_VRTX = 0
budget_in_0_1_1_0: 0.02 o_0_1_1_0_AMD + 0.02 o_0_1_1_0_AMGN
 + 0.02 o_0_1_1_0_ASML + 0.02 o_0_1_1_0_DLTR + 0.02 o_0_1_1_0_MTCH
 + 0.02 o_0_1_1_0_NFLX + 0.02 o_0_1_1_0_QCOM + 0.02 o_0_1_1_0_SBUX
 + 0.02 o_0_1_1_0_TSLA + 0.02 o_0_1_1_0_VRTX + x_0_1_1_0_AMD + x_0_1_1_0_AMGN
 + x_0_1_1_0_ASML + x_0_1_1_0_DLTR + x_0_1_1_0_MTCH + x_0_1_1_0_NFLX
 + x_0_1_1_0_QCOM + x_0_1_1_0_SBUX + x_0_1_1_0_TSLA + x_0_1_1_0_VRTX
 - 1.05364921378 x_0_1_1_AMD - 0.818171849341 x_0_1_1_AMGN
 - 0.953643447184 x_0_1_1_ASML - 1.03231944273 x_0_1_1_DLTR
 - 1.11639524579 x_0_1_1_MTCH - 1.07375297771 x_0_1_1_NFLX
 - 1.1195439021 x_0_1_1_QCOM - 1.00757601544 x_0_1_1_SBUX
 - 0.955344087007 x_0_1_1_TSLA - 0.751707597404 x_0_1_1_VRTX = 0
budget_in_0_1_1_1: 0.02 o_0_1_1_1_AMD + 0.02 o_0_1_1_1_AMGN
 + 0.02 o_0_1_1_1_ASML + 0.02 o_0_1_1_1_DLTR + 0.02 o_0_1_1_1_MTCH
 + 0.02 o_0_1_1_1_NFLX + 0.02 o_0_1_1_1_QCOM + 0.02 o_0_1_1_1_SBUX
 + 0.02 o_0_1_1_1_TSLA + 0.02 o_0_1_1_1_VRTX + x_0_1_1_1_AMD + x_0_1_1_1_AMGN
 + x_0_1_1_1_ASML + x_0_1_1_1_DLTR + x_0_1_1_1_MTCH + x_0_1_1_1_NFLX
 + x_0_1_1_1_QCOM + x_0_1_1_1_SBUX + x_0_1_1_1_TSLA + x_0_1_1_1_VRTX
 - 0.977059036146 x_0_1_1_AMD - 1.20894761562 x_0_1_1_AMGN
 - 1.28239683275 x_0_1_1_ASML - 0.956039927346 x_0_1_1_DLTR
 - 0.80880714803 x_0_1_1_MTCH - 0.744609156771 x_0_1_1_NFLX
 - 1.30525839478 x_0_1_1_QCOM - 0.940459144268 x_0_1_1_SBUX
 - 0.842053479564 x_0_1_1_TSLA - 1.24282553258 x_0_1_1_VRTX = 0
budget_in_0_1_1_2: 0.02 o_0_1_1_2_AMD + 0.02 o_0_1_1_2_AMGN
 + 0.02 o_0_1_1_2_ASML + 0.02 o_0_1_1_2_DLTR + 0.02 o_0_1_1_2_MTCH
 + 0.02 o_0_1_1_2_NFLX + 0.02 o_0_1_1_2_QCOM + 0.02 o_0_1_1_2_SBUX
 + 0.02 o_0_1_1_2_TSLA + 0.02 o_0_1_1_2_VRTX + x_0_1_1_2_AMD + x_0_1_1_2_AMGN
 + x_0_1_1_2_ASML + x_0_1_1_2_DLTR + x_0_1_1_2_MTCH + x_0_1_1_2_NFLX
 + x_0_1_1_2_QCOM + x_0_1_1_2_SBUX + x_0_1_1_2_TSLA + x_0_1_1_2_VRTX
 - 0.739359442785 x_0_1_1_AMD - 0.875947611103 x_0_1_1_AMGN
 - 1.15460543136 x_0_1_1_ASML - 1.16605998086 x_0_1_1_DLTR
 - 0.947259152101 x_0_1_1_MTCH - 0.7934281847 x_0_1_1_NFLX
 - 1.05639212388 x_0_1_1_QCOM - 0.872324990284 x_0_1_1_SBUX
 - 1.1726499285 x_0_1_1_TSLA - 1.20049748246 x_0_1_1_VRTX = 0
budget_in_0_1_1_3: 0.02 o_0_1_1_3_AMD + 0.02 o_0_1_1_3_AMGN
 + 0.02 o_0_1_1_3_ASML + 0.02 o_0_1_1_3_DLTR + 0.02 o_0_1_1_3_MTCH
 + 0.02 o_0_1_1_3_NFLX + 0.02 o_0_1_1_3_QCOM + 0.02 o_0_1_1_3_SBUX
 + 0.02 o_0_1_1_3_TSLA + 0.02 o_0_1_1_3_VRTX + x_0_1_1_3_AMD + x_0_1_1_3_AMGN
 + x_0_1_1_3_ASML + x_0_1_1_3_DLTR + x_0_1_1_3_MTCH + x_0_1_1_3_NFLX
 + x_0_1_1_3_QCOM + x_0_1_1_3_SBUX + x_0_1_1_3_TSLA + x_0_1_1_3_VRTX
 - 1.07053055308 x_0_1_1_AMD - 0.879588976858 x_0_1_1_AMGN
 - 0.661166822921 x_0_1_1_ASML - 1.18854808887 x_0_1_1_DLTR
 - 1.00817431417 x_0_1_1_MTCH - 1.24323590081 x_0_1_1_NFLX
 - 1.07125402028 x_0_1_1_QCOM - 0.944616337093 x_0_1_1_SBUX
 - 0.986524199308 x_0_1_1_TSLA - 0.850919865987 x_0_1_1_VRTX = 0
budget_in_0_1_1_4: 0.02 o_0_1_1_4_AMD + 0.02 o_0_1_1_4_AMGN
 + 0.02 o_0_1_1_4_ASML + 0.02 o_0_1_1_4_DLTR + 0.02 o_0_1_1_4_MTCH
 + 0.02 o_0_1_1_4_NFLX + 0.02 o_0_1_1_4_QCOM + 0.02 o_0_1_1_4_SBUX
 + 0.02 o_0_1_1_4_TSLA + 0.02 o_0_1_1_4_VRTX + x_0_1_1_4_AMD + x_0_1_1_4_AMGN
 + x_0_1_1_4_ASML + x_0_1_1_4_DLTR + x_0_1_1_4_MTCH + x_0_1_1_4_NFLX
 + x_0_1_1_4_QCOM + x_0_1_1_4_SBUX + x_0_1_1_4_TSLA + x_0_1_1_4_VRTX
 - 1.23215790665 x_0_1_1_AMD - 0.933488954407 x_0_1_1_AMGN
 - 1.00285755597 x_0_1_1_ASML - 1.00313621706 x_0_1_1_DLTR
 - 1.00273285583 x_0_1_1_MTCH - 1.00284835326 x_0_1_1_NFLX
 - 1.00351595931 x_0_1_1_QCOM - 1.00331496557 x_0_1_1_SBUX
 - 1.32066388626 x_0_1_1_TSLA - 1.01847960393 x_0_1_1_VRTX = 0
budget_in_0_1_1_5: 0.02 o_0_1_1_5_AMD + 0.02 o_0_1_1_5_AMGN
 + 0.02 o_0_1_1_5_ASML + 0.02 o_0_1_1_5_DLTR + 0.02 o_0_1_1_5_MTCH
 + 0.02 o_0_1_1_5_NFLX + 0.02 o_0_1_1_5_QCOM + 0.02 o_0_1_1_5_SBUX
 + 0.02 o_0_1_1_5_TSLA + 0.02 o_0_1_1_5_VRTX + x_0_1_1_5_AMD + x_0_1_1_5_AMGN
 + x_0_1_1_5_ASML + x_0_1_1_5_DLTR + x_0_1_1_5_MTCH + x_0_1_1_5_NFLX
 + x_0_1_1_5_QCOM + x_0_1_1_5_SBUX + x_0_1_1_5_TSLA + x_0_1_1_5_VRTX
 - 0.585995663026 x_0_1_1_AMD - 1.03569913377 x_0_1_1_AMGN
 - 1.18402659232 x_0_1_1_ASML - 0.929233439366 x_0_1_1_DLTR
 - 1.19079067657 x_0_1_1_MTCH - 0.983187902025 x_0_1_1_NFLX
 - 0.951274157605 x_0_1_1_QCOM - 0.867395926077 x_0_1_1_SBUX
 - 0.891307026583 x_0_1_1_TSLA - 1.15142296244 x_0_1_1_VRTX = 0
budget_in_0_1_2: 0.02 o_0_1_2_AMD + 0.02 o_0_1_2_AMGN + 0.02 o_0_1_2_ASML
 + 0.02 o_0_1_2_DLTR + 0.02 o_0_1_2_MTCH + 0.02 o_0_1_2_NFLX
 + 0.02 o_0_1_2_QCOM + 0.02 o_0_1_2_SBUX + 0.02 o_0_1_2_TSLA
 + 0.02 o_0_1_2_VRTX + x_0_1_2_AMD + x_0_1_2_AMGN + x_0_1_2_ASML
 + x_0_1_2_DLTR + x_0_1_2_MTCH + x_0_1_2_NFLX + x_0_1_2_QCOM + x_0_1_2_SBUX
 + x_0_1_2_TSLA + x_0_1_2_VRTX - 1.06844410226 x_0_1_AMD
 - 1.0214645984 x_0_1_AMGN - 1.00668679697 x_0_1_ASML
 - 1.04423130986 x_0_1_DLTR - 0.949671554363 x_0_1_MTCH
 - 1.03309879738 x_0_1_NFLX - 0.99111313265 x_0_1_QCOM
 - 1.02397543285 x_0_1_SBUX - 0.967333228097 x_0_1_TSLA
 - 0.961532351943 x_0_1_VRTX = 0
budget_in_0_1_2_0: 0.02 o_0_1_2_0_AMD + 0.02 o_0_1_2_0_AMGN
 + 0.02 o_0_1_2_0_ASML + 0.02 o_0_1_2_0_DLTR + 0.02 o_0_1_2_0_MTCH
 + 0.02 o_0_1_2_0_NFLX + 0.02 o_0_1_2_0_QCOM + 0.02 o_0_1_2_0_SBUX
 + 0.02 o_0_1_2_0_TSLA + 0.02 o_0_1_2_0_VRTX + x_0_1_2_0_AMD + x_0_1_2_0_AMGN
 + x_0_1_2_0_ASML + x_0_1_2_0_DLTR + x_0_1_2_0_MTCH + x_0_1_2_0_NFLX
 + x_0_1_2_0_QCOM + x_0_1_2_0_SBUX + x_0_1_2_0_TSLA + x_0_1_2_0_VRTX
 - 1.05364921378 x_0_1_2_AMD - 0.818171849341 x_0_1_2_AMGN
 - 0.953643447184 x_0_1_2_ASML - 1.03231944273 x_0_1_2_DLTR
 - 1.11639524579 x_0_1_2_MTCH - 1.07375297771 x_0_1_2_NFLX
 - 1.1195439021 x_0_1_2_QCOM - 1.00757601544 x_0_1_2_SBUX
 - 0.955344087007 x_0_1_2_TSLA - 0.751707597404 x_0_1_2_VRTX = 0
budget_in_0_1_2_1: 0.02 o_0_1_2_1_AMD + 0.02 o_0_1_2_1_AMGN
 + 0.02 o_0_1_2_1_ASML + 0.02 o_0_1_2_1_DLTR + 0.02 o_0_1_2_1_MTCH
 + 0.02 o_0_1_2_1_NFLX + 0.02 o_0_1_2_1_QCOM + 0.02 o_0_1_2_1_SBUX
 + 0.02 o_0_1_2_1_TSLA + 0.02 o_0_1_2_1_VRTX + x_0_1_2_1_AMD + x_0_1_2_1_AMGN
 + x_0_1_2_1_ASML + x_0_1_2_1_DLTR + x_0_1_2_1_MTCH + x_0_1_2_1_NFLX
 + x_0_1_2_1_QCOM + x_0_1_2_1_SBUX + x_0_1_2_1_TSLA + x_0_1_2_1_VRTX
 - 0.977059036146 x_0_1_2_AMD - 1.20894761562 x_0_1_2_AMGN
 - 1.28239683275 x_0_1_2_ASML - 0.956039927346 x_0_1_2_DLTR
 - 0.80880714803 x_0_1_2_MTCH - 0.744609156771 x_0_1_2_NFLX
 - 1.30525839478 x_0_1_2_QCOM - 0.940459144268 x_0_1_2_SBUX
 - 0.842053479564 x_0_1_2_TSLA - 1.24282553258 x_0_1_2_VRTX = 0
budget_in_0_1_2_2: 0.02 o_0_1_2_2_AMD + 0.02 o_0_1_2_2_AMGN
 + 0.02 o_0_1_2_2_ASML + 0.02 o_0_1_2_2_DLTR + 0.02 o_0_1_2_2_MTCH
 + 0.02 o_0_1_2_2_NFLX + 0.02 o_0_1_2_2_QCOM + 0.02 o_0_1_2_2_SBUX
 + 0.02 o_0_1_2_2_TSLA + 0.02 o_0_1_2_2_VRTX + x_0_1_2_2_AMD + x_0_1_2_2_AMGN
 + x_0_1_2_2_ASML + x_0_1_2_2_DLTR + x_0_1_2_2_MTCH + x_0_1_2_2_NFLX
 + x_0_1_2_2_QCOM + x_0_1_2_2_SBUX + x_0_1_2_2_TSLA + x_0_1_2_2_VRTX
 - 0.739359442785 x_0_1_2_AMD - 0.875947611103 x_0_1_2_AMGN
 - 1.15460543136 x_0_1_2_ASML - 1.16605998086 x_0_1_2_DLTR
 - 0.947259152101 x_0_1_2_MTCH - 0.7934281847 x_0_1_2_NFLX
 - 1.05639212388 x_0_1_2_QCOM - 0.872324990284 x_0_1_2_SBUX
 - 1.1726499285 x_0_1_2_TSLA - 1.20049748246 x_0_1_2_VRTX = 0
budget_in_0_1_2_3: 0.02 o_0_1_2_3_AMD + 0.02 o_0_1_2_3_AMGN
 + 0.02 o_0_1_2_3_ASML + 0.02 o_0_1_2_3_DLTR + 0.02 o_0_1_2_3_MTCH
 + 0.02 o_0_1_2_3_NFLX + 0.02 o_0_1_2_3_QCOM + 0.02 o_0_1_2_3_SBUX
 + 0.02 o_0_1_2_3_TSLA + 0.02 o_0_1_2_3_VRTX + x_0_1_2_3_AMD + x_0_1_2_3_AMGN
 + x_0_1_2_3_ASML + x_0_1_2_3_DLTR + x_0_1_2_3_MTCH + x_0_1_2_3_NFLX
 + x_0_1_2_3_QCOM + x_0_1_2_3_SBUX + x_0_1_2_3_TSLA + x_0_1_2_3_VRTX
 - 1.07053055308 x_0_1_2_AMD - 0.879588976858 x_0_1_2_AMGN
 - 0.661166822921 x_0_1_2_ASML - 1.18854808887 x_0_1_2_DLTR
 - 1.00817431417 x_0_1_2_MTCH - 1.24323590081 x_0_1_2_NFLX
 - 1.07125402028 x_0_1_2_QCOM - 0.944616337093 x_0_1_2_SBUX
 - 0.986524199308 x_0_1_2_TSLA - 0.850919865987 x_0_1_2_VRTX = 0
budget_in_0_1_2_4: 0.02 o_0_1_2_4_AMD + 0.02 o_0_1_2_4_AMGN
 + 0.02 o_0_1_2_4_ASML + 0.02 o_0_1_2_4_DLTR + 0.02 o_0_1_2_4_MTCH
 + 0.02 o_0_1_2_4_NFLX + 0.02 o_0_1_2_4_QCOM + 0.02 o_0_1_2_4_SBUX
 + 0.02 o_0_1_2_4_TSLA + 0.02 o_0_1_2_4_VRTX + x_0_1_2_4_AMD + x_0_1_2_4_AMGN
 + x_0_1_2_4_ASML + x_0_1_2_4_DLTR + x_0_1_2_4_MTCH + x_0_1_2_4_NFLX
 + x_0_1_2_4_QCOM + x_0_1_2_4_SBUX + x_0_1_2_4_TSLA + x_0_1_2_4_VRTX
 - 1.23215790665 x_0_1_2_AMD - 0.933488954407 x_0_1_2_AMGN
 - 1.00285755597 x_0_1_2_ASML - 1.00313621706 x_0_1_2_DLTR
 - 1.00273285583 x_0_1_2_MTCH - 1.00284835326 x_0_1_2_NFLX
 - 1.00351595931 x_0_1_2_QCOM - 1.00331496557 x_0_1_2_SBUX
 - 1.32066388626 x_0_1_2_TSLA - 1.01847960393 x_0_1_2_VRTX = 0
budget_in_0_1_2_5: 0.02 o_0_1_2_5_AMD + 0.02 o_0_1_2_5_AMGN
 + 0.02 o_0_1_2_5_ASML + 0.02 o_0_1_2_5_DLTR + 0.02 o_0_1_2_5_MTCH
 + 0.02 o_0_1_2_5_NFLX + 0.02 o_0_1_2_5_QCOM + 0.02 o_0_1_2_5_SBUX
 + 0.02 o_0_1_2_5_TSLA + 0.02 o_0_1_2_5_VRTX + x_0_1_2_5_AMD + x_0_1_2_5_AMGN
 + x_0_1_2_5_ASML + x_0_1_2_5_DLTR + x_0_1_2_5_MTCH + x_0_1_2_5_NFLX
 + x_0_1_2_5_QCOM + x_0_1_2_5_SBUX + x_0_1_2_5_TSLA + x_0_1_2_5_VRTX
 - 0.585995663026 x_0_1_2_AMD - 1.03569913377 x_0_1_2_AMGN
 - 1.18402659232 x_0_1_2_ASML - 0.929233439366 x_0_1_2_DLTR
 - 1.19079067657 x_0_1_2_MTCH - 0.983187902025 x_0_1_2_NFLX
 - 0.951274157605 x_0_1_2_QCOM - 0.867395926077 x_0_1_2_SBUX
 - 0.891307026583 x_0_1_2_TSLA - 1.15142296244 x_0_1_2_VRTX = 0
budget_in_0_1_3: 0.02 o_0_1_3_AMD + 0.02 o_0_1_3_AMGN + 0.02 o_0_1_3_ASML
 + 0.02 o_0_1_3_DLTR + 0.02 o_0_1_3_MTCH + 0.02 o_0_1_3_NFLX
 + 0.02 o_0_1_3_QCOM + 0.02 o_0_1_3_SBUX + 0.02 o_0_1_3_TSLA
 + 0.02 o_0_1_3_VRTX + x_0_1_3_AMD + x_0_1_3_AMGN + x_0_1_3_ASML
 + x_0_1_3_DLTR + x_0_1_3_MTCH + x_0_1_3_NFLX + x_0_1_3_QCOM + x_0_1_3_SBUX
 + x_0_1_3_TSLA + x_0_1_3_VRTX - 1.06577386075 x_0_1_AMD
 - 1.03507492389 x_0_1_AMGN - 0.913186014074 x_0_1_ASML
 - 1.03792048785 x_0_1_DLTR - 1.07482664821 x_0_1_MTCH
 - 0.943989525628 x_0_1_NFLX - 1.06569610607 x_0_1_QCOM
 - 0.978425872544 x_0_1_SBUX - 0.994470881579 x_0_1_TSLA
 - 1.04803668943 x_0_1_VRTX = 0
budget_in_0_1_3_0: 0.02 o_0_1_3_0_AMD + 0.02 o_0_1_3_0_AMGN
 + 0.02 o_0_1_3_0_ASML + 0.02 o_0_1_3_0_DLTR + 0.02 o_0_1_3_0_MTCH
 + 0.02 o_0_1_3_0_NFLX + 0.02 o_0_1_3_0_QCOM + 0.02 o_0_1_3_0_SBUX
 + 0.02 o_0_1_3_0_TSLA + 0.02 o_0_1_3_0_VRTX + x_0_1_3_0_AMD + x_0_1_3_0_AMGN
 + x_0_1_3_0_ASML + x_0_1_3_0_DLTR + x_0_1_3_0_MTCH + x_0_1_3_0_NFLX
 + x_0_1_3_0_QCOM + x_0_1_3_0_SBUX + x_0_1_3_0_TSLA + x_0_1_3_0_VRTX
 - 1.05364921378 x_0_1_3_AMD - 0.818171849341 x_0_1_3_AMGN
 - 0.953643447184 x_0_1_3_ASML - 1.03231944273 x_0_1_3_DLTR
 - 1.11639524579 x_0_1_3_MTCH - 1.07375297771 x_0_1_3_NFLX
 - 1.1195439021 x_0_1_3_QCOM - 1.00757601544 x_0_1_3_SBUX
 - 0.955344087007 x_0_1_3_TSLA - 0.751707597404 x_0_1_3_VRTX = 0
budget_in_0_1_3_1: 0.02 o_0_1_3_1_AMD + 0.02 o_0_1_3_1_AMGN
 + 0.02 o_0_1_3_1_ASML + 0.02 o_0_1_3_1_DLTR + 0.02 o_0_1_3_1_MTCH
 + 0.02 o_0_1_3_1_NFLX + 0.02 o_0_1_3_1_QCOM + 0.02 o_0_1_3_1_SBUX
 + 0.02 o_0_1_3_1_TSLA + 0.02 o_0_1_3_1_VRTX + x_0_1_3_1_AMD + x_0_1_3_1_AMGN
 + x_0_1_3_1_ASML + x_0_1_3_1_DLTR + x_0_1_3_1_MTCH + x_0_1_3_1_NFLX
 + x_0_1_3_1_QCOM + x_0_1_3_1_SBUX + x_0_1_3_1_TSLA + x_0_1_3_1_VRTX
 - 0.977059036146 x_0_1_3_AMD - 1.20894761562 x_0_1_3_AMGN
 - 1.28239683275 x_0_1_3_ASML - 0.956039927346 x_0_1_3_DLTR
 - 0.80880714803 x_0_1_3_MTCH - 0.744609156771 x_0_1_3_NFLX
 - 1.30525839478 x_0_1_3_QCOM - 0.940459144268 x_0_1_3_SBUX
 - 0.842053479564 x_0_1_3_TSLA - 1.24282553258 x_0_1_3_VRTX = 0
budget_in_0_1_3_2: 0.02 o_0_1_3_2_AMD + 0.02 o_0_1_3_2_AMGN
 + 0.02 o_0_1_3_2_ASML + 0.02 o_0_1_3_2_DLTR + 0.02 o_0_1_3_2_MTCH
 + 0.02 o_0_1_3_2_NFLX + 0.02 o_0_1_3_2_QCOM + 0.02 o_0_1_3_2_SBUX
 + 0.02 o_0_1_3_2_TSLA + 0.02 o_0_1_3_2_VRTX + x_0_1_3_2_AMD + x_0_1_3_2_AMGN
 + x_0_1_3_2_ASML + x_0_1_3_2_DLTR + x_0_1_3_2_MTCH + x_0_1_3_2_NFLX
 + x_0_1_3_2_QCOM + x_0_1_3_2_SBUX + x_0_1_3_2_TSLA + x_0_1_3_2_VRTX
 - 0.739359442785 x_0_1_3_AMD - 0.875947611103 x_0_1_3_AMGN
 - 1.15460543136 x_0_1_3_ASML - 1.16605998086 x_0_1_3_DLTR
 - 0.947259152101 x_0_1_3_MTCH - 0.7934281847 x_0_1_3_NFLX
 - 1.05639212388 x_0_1_3_QCOM - 0.872324990284 x_0_1_3_SBUX
 - 1.1726499285 x_0_1_3_TSLA - 1.20049748246 x_0_1_3_VRTX = 0
budget_in_0_1_3_3: 0.02 o_0_1_3_3_AMD + 0.02 o_0_1_3_3_AMGN
 + 0.02 o_0_1_3_3_ASML + 0.02 o_0_1_3_3_DLTR + 0.02 o_0_1_3_3_MTCH
 + 0.02 o_0_1_3_3_NFLX + 0.02 o_0_1_3_3_QCOM + 0.02 o_0_1_3_3_SBUX
 + 0.02 o_0_1_3_3_TSLA + 0.02 o_0_1_3_3_VRTX + x_0_1_3_3_AMD + x_0_1_3_3_AMGN
 + x_0_1_3_3_ASML + x_0_1_3_3_DLTR + x_0_1_3_3_MTCH + x_0_1_3_3_NFLX
 + x_0_1_3_3_QCOM + x_0_1_3_3_SBUX + x_0_1_3_3_TSLA + x_0_1_3_3_VRTX
 - 1.07053055308 x_0_1_3_AMD - 0.879588976858 x_0_1_3_AMGN
 - 0.661166822921 x_0_1_3_ASML - 1.18854808887 x_0_1_3_DLTR
 - 1.00817431417 x_0_1_3_MTCH - 1.24323590081 x_0_1_3_NFLX
 - 1.07125402028 x_0_1_3_QCOM - 0.944616337093 x_0_1_3_SBUX
 - 0.986524199308 x_0_1_3_TSLA - 0.850919865987 x_0_1_3_VRTX = 0
budget_in_0_1_3_4: 0.02 o_0_1_3_4_AMD + 0.02 o_0_1_3_4_AMGN
 + 0.02 o_0_1_3_4_ASML + 0.02 o_0_1_3_4_DLTR + 0.02 o_0_1_3_4_MTCH
 + 0.02 o_0_1_3_4_NFLX + 0.02 o_0_1_3_4_QCOM + 0.02 o_0_1_3_4_SBUX
 + 0.02 o_0_1_3_4_TSLA + 0.02 o_0_1_3_4_VRTX + x_0_1_3_4_AMD + x_0_1_3_4_AMGN
 + x_0_1_3_4_ASML + x_0_1_3_4_DLTR + x_0_1_3_4_MTCH + x_0_1_3_4_NFLX
 + x_0_1_3_4_QCOM + x_0_1_3_4_SBUX + x_0_1_3_4_TSLA + x_0_1_3_4_VRTX
 - 1.23215790665 x_0_1_3_AMD - 0.933488954407 x_0_1_3_AMGN
 - 1.00285755597 x_0_1_3_ASML - 1.00313621706 x_0_1_3_DLTR
 - 1.00273285583 x_0_1_3_MTCH - 1.00284835326 x_0_1_3_NFLX
 - 1.00351595931 x_0_1_3_QCOM - 1.00331496557 x_0_1_3_SBUX
 - 1.32066388626 x_0_1_3_TSLA - 1.01847960393 x_0_1_3_VRTX = 0
budget_in_0_1_3_5: 0.02 o_0_1_3_5_AMD + 0.02 o_0_1_3_5_AMGN
 + 0.02 o_0_1_3_5_ASML + 0.02 o_0_1_3_5_DLTR + 0.02 o_0_1_3_5_MTCH
 + 0.02 o_0_1_3_5_NFLX + 0.02 o_0_1_3_5_QCOM + 0.02 o_0_1_3_5_SBUX
 + 0.02 o_0_1_3_5_TSLA + 0.02 o_0_1_3_5_VRTX + x_0_1_3_5_AMD + x_0_1_3_5_AMGN
 + x_0_1_3_5_ASML + x_0_1_3_5_DLTR + x_0_1_3_5_MTCH + x_0_1_3_5_NFLX
 + x_0_1_3_5_QCOM + x_0_1_3_5_SBUX + x_0_1_3_5_TSLA + x_0_1_3_5_VRTX
 - 0.585995663026 x_0_1_3_AMD - 1.03569913377 x_0_1_3_AMGN
 - 1.18402659232 x_0_1_3_ASML - 0.929233439366 x_0_1_3_DLTR
 - 1.19079067657 x_0_1_3_MTCH - 0.983187902025 x_0_1_3_NFLX
 - 0.951274157605 x_0_1_3_QCOM - 0.867395926077 x_0_1_3_SBUX
 - 0.891307026583 x_0_1_3_TSLA - 1.15142296244 x_0_1_3_VRTX = 0
budget_in_0_1_4: 0.02 o_0_1_4_AMD + 0.02 o_0_1_4_AMGN + 0.02 o_0_1_4_ASML
 + 0.02 o_0_1_4_DLTR + 0.02 o_0_1_4_MTCH + 0.02 o_0_1_4_NFLX
 + 0.02 o_0_1_4_QCOM + 0.02 o_0_1_4_SBUX + 0.02 o_0_1_4_TSLA
 + 0.02 o_0_1_4_VRTX + x_0_1_4_AMD + x_0_1_4_AMGN + x_0_1_4_ASML
 + x_0_1_4_DLTR + x_0_1_4_MTCH + x_0_1_4_NFLX + x_0_1_4_QCOM + x_0_1_4_SBUX
 + x_0_1_4_TSLA + x_0_1_4_VRTX - 1.05394352735 x_0_1_AMD
 - 0.976711950261 x_0_1_AMGN - 0.977290493592 x_0_1_ASML
 - 0.935112839434 x_0_1_DLTR - 1.02541386373 x_0_1_MTCH
 - 0.947100112892 x_0_1_NFLX - 0.968133530923 x_0_1_QCOM
 - 1.18495687839 x_0_1_SBUX - 0.906170331414 x_0_1_TSLA
 - 0.985005398121 x_0_1_VRTX = 0
budget_in_0_1_4_0: 0.02 o_0_1_4_0_AMD + 0.02 o_0_1_4_0_AMGN
 + 0.02 o_0_1_4_0_ASML + 0.02 o_0_1_4_0_DLTR + 0.02 o_0_1_4_0_MTCH
 + 0.02 o_0_1_4_0_NFLX + 0.02 o_0_1_4_0_QCOM + 0.02 o_0_1_4_0_SBUX
 + 0.02 o_0_1_4_0_TSLA + 0.02 o_0_1_4_0_VRTX + x_0_1_4_0_AMD + x_0_1_4_0_AMGN
 + x_0_1_4_0_ASML + x_0_1_4_0_DLTR + x_0_1_4_0_MTCH + x_0_1_4_0_NFLX
 + x_0_1_4_0_QCOM + x_0_1_4_0_SBUX + x_0_1_4_0_TSLA + x_0_1_4_0_VRTX
 - 1.05364921378 x_0_1_4_AMD - 0.818171849341 x_0_1_4_AMGN
 - 0.953643447184 x_0_1_4_ASML - 1.03231944273 x_0_1_4_DLTR
 - 1.11639524579 x_0_1_4_MTCH - 1.07375297771 x_0_1_4_NFLX
 - 1.1195439021 x_0_1_4_QCOM - 1.00757601544 x_0_1_4_SBUX
 - 0.955344087007 x_0_1_4_TSLA - 0.751707597404 x_0_1_4_VRTX = 0
budget_in_0_1_4_1: 0.02 o_0_1_4_1_AMD + 0.02 o_0_1_4_1_AMGN
 + 0.02 o_0_1_4_1_ASML + 0.02 o_0_1_4_1_DLTR + 0.02 o_0_1_4_1_MTCH
 + 0.02 o_0_1_4_1_NFLX + 0.02 o_0_1_4_1_QCOM + 0.02 o_0_1_4_1_SBUX
 + 0.02 o_0_1_4_1_TSLA + 0.02 o_0_1_4_1_VRTX + x_0_1_4_1_AMD + x_0_1_4_1_AMGN
 + x_0_1_4_1_ASML + x_0_1_4_1_DLTR + x_0_1_4_1_MTCH + x_0_1_4_1_NFLX
 + x_0_1_4_1_QCOM + x_0_1_4_1_SBUX + x_0_1_4_1_TSLA + x_0_1_4_1_VRTX
 - 0.977059036146 x_0_1_4_AMD - 1.20894761562 x_0_1_4_AMGN
 - 1.28239683275 x_0_1_4_ASML - 0.956039927346 x_0_1_4_DLTR
 - 0.80880714803 x_0_1_4_MTCH - 0.744609156771 x_0_1_4_NFLX
 - 1.30525839478 x_0_1_4_QCOM - 0.940459144268 x_0_1_4_SBUX
 - 0.842053479564 x_0_1_4_TSLA - 1.24282553258 x_0_1_4_VRTX = 0
budget_in_0_1_4_2: 0.02 o_0_1_4_2_AMD + 0.02 o_0_1_4_2_AMGN
 + 0.02 o_0_1_4_2_ASML + 0.02 o_0_1_4_2_DLTR + 0.02 o_0_1_4_2_MTCH
 + 0.02 o_0_1_4_2_NFLX + 0.02 o_0_1_4_2_QCOM + 0.02 o_0_1_4_2_SBUX
 + 0.02 o_0_1_4_2_TSLA + 0.02 o_0_1_4_2_VRTX + x_0_1_4_2_AMD + x_0_1_4_2_AMGN
 + x_0_1_4_2_ASML + x_0_1_4_2_DLTR + x_0_1_4_2_MTCH + x_0_1_4_2_NFLX
 + x_0_1_4_2_QCOM + x_0_1_4_2_SBUX + x_0_1_4_2_TSLA + x_0_1_4_2_VRTX
 - 0.739359442785 x_0_1_4_AMD - 0.875947611103 x_0_1_4_AMGN
 - 1.15460543136 x_0_1_4_ASML - 1.16605998086 x_0_1_4_DLTR
 - 0.947259152101 x_0_1_4_MTCH - 0.7934281847 x_0_1_4_NFLX
 - 1.05639212388 x_0_1_4_QCOM - 0.872324990284 x_0_1_4_SBUX
 - 1.1726499285 x_0_1_4_TSLA - 1.20049748246 x_0_1_4_VRTX = 0
budget_in_0_1_4_3: 0.02 o_0_1_4_3_AMD + 0.02 o_0_1_4_3_AMGN
 + 0.02 o_0_1_4_3_ASML + 0.02 o_0_1_4_3_DLTR + 0.02 o_0_1_4_3_MTCH
 + 0.02 o_0_1_4_3_NFLX + 0.02 o_0_1_4_3_QCOM + 0.02 o_0_1_4_3_SBUX
 + 0.02 o_0_1_4_3_TSLA + 0.02 o_0_1_4_3_VRTX + x_0_1_4_3_AMD + x_0_1_4_3_AMGN
 + x_0_1_4_3_ASML + x_0_1_4_3_DLTR + x_0_1_4_3_MTCH + x_0_1_4_3_NFLX
 + x_0_1_4_3_QCOM + x_0_1_4_3_SBUX + x_0_1_4_3_TSLA + x_0_1_4_3_VRTX
 - 1.07053055308 x_0_1_4_AMD - 0.879588976858 x_0_1_4_AMGN
 - 0.661166822921 x_0_1_4_ASML - 1.18854808887 x_0_1_4_DLTR
 - 1.00817431417 x_0_1_4_MTCH - 1.24323590081 x_0_1_4_NFLX
 - 1.07125402028 x_0_1_4_QCOM - 0.944616337093 x_0_1_4_SBUX
 - 0.986524199308 x_0_1_4_TSLA - 0.850919865987 x_0_1_4_VRTX = 0
budget_in_0_1_4_4: 0.02 o_0_1_4_4_AMD + 0.02 o_0_1_4_4_AMGN
 + 0.02 o_0_1_4_4_ASML + 0.02 o_0_1_4_4_DLTR + 0.02 o_0_1_4_4_MTCH
 + 0.02 o_0_1_4_4_NFLX + 0.02 o_0_1_4_4_QCOM + 0.02 o_0_1_4_4_SBUX
 + 0.02 o_0_1_4_4_TSLA + 0.02 o_0_1_4_4_VRTX + x_0_1_4_4_AMD + x_0_1_4_4_AMGN
 + x_0_1_4_4_ASML + x_0_1_4_4_DLTR + x_0_1_4_4_MTCH + x_0_1_4_4_NFLX
 + x_0_1_4_4_QCOM + x_0_1_4_4_SBUX + x_0_1_4_4_TSLA + x_0_1_4_4_VRTX
 - 1.23215790665 x_0_1_4_AMD - 0.933488954407 x_0_1_4_AMGN
 - 1.00285755597 x_0_1_4_ASML - 1.00313621706 x_0_1_4_DLTR
 - 1.00273285583 x_0_1_4_MTCH - 1.00284835326 x_0_1_4_NFLX
 - 1.00351595931 x_0_1_4_QCOM - 1.00331496557 x_0_1_4_SBUX
 - 1.32066388626 x_0_1_4_TSLA - 1.01847960393 x_0_1_4_VRTX = 0
budget_in_0_1_4_5: 0.02 o_0_1_4_5_AMD + 0.02 o_0_1_4_5_AMGN
 + 0.02 o_0_1_4_5_ASML + 0.02 o_0_1_4_5_DLTR + 0.02 o_0_1_4_5_MTCH
 + 0.02 o_0_1_4_5_NFLX + 0.02 o_0_1_4_5_QCOM + 0.02 o_0_1_4_5_SBUX
 + 0.02 o_0_1_4_5_TSLA + 0.02 o_0_1_4_5_VRTX + x_0_1_4_5_AMD + x_0_1_4_5_AMGN
 + x_0_1_4_5_ASML + x_0_1_4_5_DLTR + x_0_1_4_5_MTCH + x_0_1_4_5_NFLX
 + x_0_1_4_5_QCOM + x_0_1_4_5_SBUX + x_0_1_4_5_TSLA + x_0_1_4_5_VRTX
 - 0.585995663026 x_0_1_4_AMD - 1.03569913377 x_0_1_4_AMGN
 - 1.18402659232 x_0_1_4_ASML - 0.929233439366 x_0_1_4_DLTR
 - 1.19079067657 x_0_1_4_MTCH - 0.983187902025 x_0_1_4_NFLX
 - 0.951274157605 x_0_1_4_QCOM - 0.867395926077 x_0_1_4_SBUX
 - 0.891307026583 x_0_1_4_TSLA - 1.15142296244 x_0_1_4_VRTX = 0
budget_in_0_1_5: 0.02 o_0_1_5_AMD + 0.02 o_0_1_5_AMGN + 0.02 o_0_1_5_ASML
 + 0.02 o_0_1_5_DLTR + 0.02 o_0_1_5_MTCH + 0.02 o_0_1_5_NFLX
 + 0.02 o_0_1_5_QCOM + 0.02 o_0_1_5_SBUX + 0.02 o_0_1_5_TSLA
 + 0.02 o_0_1_5_VRTX + x_0_1_5_AMD + x_0_1_5_AMGN + x_0_1_5_ASML
 + x_0_1_5_DLTR + x_0_1_5_MTCH + x_0_1_5_NFLX + x_0_1_5_QCOM + x_0_1_5_SBUX
 + x_0_1_5_TSLA + x_0_1_5_VRTX - 0.994646737897 x_0_1_AMD
 - 1.01794807395 x_0_1_AMGN - 1.04626610085 x_0_1_ASML
 - 1.04200474311 x_0_1_DLTR - 0.988764410465 x_0_1_MTCH
 - 1.04336091121 x_0_1_NFLX - 0.975094116505 x_0_1_QCOM
 - 1.05427602198 x_0_1_SBUX - 0.947479777656 x_0_1_TSLA
 - 1.00495598889 x_0_1_VRTX = 0
budget_in_0_1_5_0: 0.02 o_0_1_5_0_AMD + 0.02 o_0_1_5_0_AMGN
 + 0.02 o_0_1_5_0_ASML + 0.02 o_0_1_5_0_DLTR + 0.02 o_0_1_5_0_MTCH
 + 0.02 o_0_1_5_0_NFLX + 0.02 o_0_1_5_0_QCOM + 0.02 o_0_1_5_0_SBUX
 + 0.02 o_0_1_5_0_TSLA + 0.02 o_0_1_5_0_VRTX + x_0_1_5_0_AMD + x_0_1_5_0_AMGN
 + x_0_1_5_0_ASML + x_0_1_5_0_DLTR + x_0_1_5_0_MTCH + x_0_1_5_0_NFLX
 + x_0_1_5_0_QCOM + x_0_1_5_0_SBUX + x_0_1_5_0_TSLA + x_0_1_5_0_VRTX
 - 1.05364921378 x_0_1_5_AMD - 0.818171849341 x_0_1_5_AMGN
 - 0.953643447184 x_0_1_5_ASML - 1.03231944273 x_0_1_5_DLTR
 - 1.11639524579 x_0_1_5_MTCH - 1.07375297771 x_0_1_5_NFLX
 - 1.1195439021 x_0_1_5_QCOM - 1.00757601544 x_0_1_5_SBUX
 - 0.955344087007 x_0_1_5_TSLA - 0.751707597404 x_0_1_5_VRTX = 0
budget_in_0_1_5_1: 0.02 o_0_1_5_1_AMD + 0.02 o_0_1_5_1_AMGN
 + 0.02 o_0_1_5_1_ASML + 0.02 o_0_1_5_1_DLTR + 0.02 o_0_1_5_1_MTCH
 + 0.02 o_0_1_5_1_NFLX + 0.02 o_0_1_5_1_QCOM + 0.02 o_0_1_5_1_SBUX
 + 0.02 o_0_1_5_1_TSLA + 0.02 o_0_1_5_1_VRTX + x_0_1_5_1_AMD + x_0_1_5_1_AMGN
 + x_0_1_5_1_ASML + x_0_1_5_1_DLTR + x_0_1_5_1_MTCH + x_0_1_5_1_NFLX
 + x_0_1_5_1_QCOM + x_0_1_5_1_SBUX + x_0_1_5_1_TSLA + x_0_1_5_1_VRTX
 - 0.977059036146 x_0_1_5_AMD - 1.20894761562 x_0_1_5_AMGN
 - 1.28239683275 x_0_1_5_ASML - 0.956039927346 x_0_1_5_DLTR
 - 0.80880714803 x_0_1_5_MTCH - 0.744609156771 x_0_1_5_NFLX
 - 1.30525839478 x_0_1_5_QCOM - 0.940459144268 x_0_1_5_SBUX
 - 0.842053479564 x_0_1_5_TSLA - 1.24282553258 x_0_1_5_VRTX = 0
budget_in_0_1_5_2: 0.02 o_0_1_5_2_AMD + 0.02 o_0_1_5_2_AMGN
 + 0.02 o_0_1_5_2_ASML + 0.02 o_0_1_5_2_DLTR + 0.02 o_0_1_5_2_MTCH
 + 0.02 o_0_1_5_2_NFLX + 0.02 o_0_1_5_2_QCOM + 0.02 o_0_1_5_2_SBUX
 + 0.02 o_0_1_5_2_TSLA + 0.02 o_0_1_5_2_VRTX + x_0_1_5_2_AMD + x_0_1_5_2_AMGN
 + x_0_1_5_2_ASML + x_0_1_5_2_DLTR + x_0_1_5_2_MTCH + x_0_1_5_2_NFLX
 + x_0_1_5_2_QCOM + x_0_1_5_2_SBUX + x_0_1_5_2_TSLA + x_0_1_5_2_VRTX
 - 0.739359442785 x_0_1_5_AMD - 0.875947611103 x_0_1_5_AMGN
 - 1.15460543136 x_0_1_5_ASML - 1.16605998086 x_0_1_5_DLTR
 - 0.947259152101 x_0_1_5_MTCH - 0.7934281847 x_0_1_5_NFLX
 - 1.05639212388 x_0_1_5_QCOM - 0.872324990284 x_0_1_5_SBUX
 - 1.1726499285 x_0_1_5_TSLA - 1.20049748246 x_0_1_5_VRTX = 0
budget_in_0_1_5_3: 0.02 o_0_1_5_3_AMD + 0.02 o_0_1_5_3_AMGN
 + 0.02 o_0_1_5_3_ASML + 0.02 o_0_1_5_3_DLTR + 0.02 o_0_1_5_3_MTCH
 + 0.02 o_0_1_5_3_NFLX + 0.02 o_0_1_5_3_QCOM + 0.02 o_0_1_5_3_SBUX
 + 0.02 o_0_1_5_3_TSLA + 0.02 o_0_1_5_3_VRTX + x_0_1_5_3_AMD + x_0_1_5_3_AMGN
 + x_0_1_5_3_ASML + x_0_1_5_3_DLTR + x_0_1_5_3_MTCH + x_0_1_5_3_NFLX
 + x_0_1_5_3_QCOM + x_0_1_5_3_SBUX + x_0_1_5_3_TSLA + x_0_1_5_3_VRTX
 - 1.07053055308 x_0_1_5_AMD - 0.879588976858 x_0_1_5_AMGN
 - 0.661166822921 x_0_1_5_ASML - 1.18854808887 x_0_1_5_DLTR
 - 1.00817431417 x_0_1_5_MTCH - 1.24323590081 x_0_1_5_NFLX
 - 1.07125402028 x_0_1_5_QCOM - 0.944616337093 x_0_1_5_SBUX
 - 0.986524199308 x_0_1_5_TSLA - 0.850919865987 x_0_1_5_VRTX = 0
budget_in_0_1_5_4: 0.02 o_0_1_5_4_AMD + 0.02 o_0_1_5_4_AMGN
 + 0.02 o_0_1_5_4_ASML + 0.02 o_0_1_5_4_DLTR + 0.02 o_0_1_5_4_MTCH
 + 0.02 o_0_1_5_4_NFLX + 0.02 o_0_1_5_4_QCOM + 0.02 o_0_1_5_4_SBUX
 + 0.02 o_0_1_5_4_TSLA + 0.02 o_0_1_5_4_VRTX + x_0_1_5_4_AMD + x_0_1_5_4_AMGN
 + x_0_1_5_4_ASML + x_0_1_5_4_DLTR + x_0_1_5_4_MTCH + x_0_1_5_4_NFLX
 + x_0_1_5_4_QCOM + x_0_1_5_4_SBUX + x_0_1_5_4_TSLA + x_0_1_5_4_VRTX
 - 1.23215790665 x_0_1_5_AMD - 0.933488954407 x_0_1_5_AMGN
 - 1.00285755597 x_0_1_5_ASML - 1.00313621706 x_0_1_5_DLTR
 - 1.00273285583 x_0_1_5_MTCH - 1.00284835326 x_0_1_5_NFLX
 - 1.00351595931 x_0_1_5_QCOM - 1.00331496557 x_0_1_5_SBUX
 - 1.32066388626 x_0_1_5_TSLA - 1.01847960393 x_0_1_5_VRTX = 0
budget_in_0_1_5_5: 0.02 o_0_1_5_5_AMD + 0.02 o_0_1_5_5_AMGN
 + 0.02 o_0_1_5_5_ASML + 0.02 o_0_1_5_5_DLTR + 0.02 o_0_1_5_5_MTCH
 + 0.02 o_0_1_5_5_NFLX + 0.02 o_0_1_5_5_QCOM + 0.02 o_0_1_5_5_SBUX
 + 0.02 o_0_1_5_5_TSLA + 0.02 o_0_1_5_5_VRTX + x_0_1_5_5_AMD + x_0_1_5_5_AMGN
 + x_0_1_5_5_ASML + x_0_1_5_5_DLTR + x_0_1_5_5_MTCH + x_0_1_5_5_NFLX
 + x_0_1_5_5_QCOM + x_0_1_5_5_SBUX + x_0_1_5_5_TSLA + x_0_1_5_5_VRTX
 - 0.585995663026 x_0_1_5_AMD - 1.03569913377 x_0_1_5_AMGN
 - 1.18402659232 x_0_1_5_ASML - 0.929233439366 x_0_1_5_DLTR
 - 1.19079067657 x_0_1_5_MTCH - 0.983187902025 x_0_1_5_NFLX
 - 0.951274157605 x_0_1_5_QCOM - 0.867395926077 x_0_1_5_SBUX
 - 0.891307026583 x_0_1_5_TSLA - 1.15142296244 x_0_1_5_VRTX = 0
budget_in_0_1_6: 0.02 o_0_1_6_AMD + 0.02 o_0_1_6_AMGN + 0.02 o_0_1_6_ASML
 + 0.02 o_0_1_6_DLTR + 0.02 o_0_1_6_MTCH + 0.02 o_0_1_6_NFLX
 + 0.02 o_0_1_6_QCOM + 0.02 o_0_1_6_SBUX + 0.02 o_0_1_6_TSLA
 + 0.02 o_0_1_6_VRTX + x_0_1_6_AMD + x_0_1_6_AMGN + x_0_1_6_ASML
 + x_0_1_6_DLTR + x_0_1_6_MTCH + x_0_1_6_NFLX + x_0_1_6_QCOM + x_0_1_6_SBUX
 + x_0_1_6_TSLA + x_0_1_6_VRTX - 1.01392415625 x_0_1_AMD
 - 0.989116583165 x_0_1_AMGN - 1.00233687993 x_0_1_ASML
 - 1.04597807654 x_0_1_DLTR - 0.954747279597 x_0_1_MTCH
 - 0.912941443717 x_0_1_NFLX - 0.999276520842 x_0_1_QCOM
 - 1.08233071653 x_0_1_SBUX - 1.06919498439 x_0_1_TSLA
 - 0.903741883324 x_0_1_VRTX = 0
budget_in_0_1_6_0: 0.02 o_0_1_6_0_AMD + 0.02 o_0_1_6_0_AMGN
 + 0.02 o_0_1_6_0_ASML + 0.02 o_0_1_6_0_DLTR + 0.02 o_0_1_6_0_MTCH
 + 0.02 o_0_1_6_0_NFLX + 0.02 o_0_1_6_0_QCOM + 0.02 o_0_1_6_0_SBUX
 + 0.02 o_0_1_6_0_TSLA + 0.02 o_0_1_6_0_VRTX + x_0_1_6_0_AMD + x_0_1_6_0_AMGN
 + x_0_1_6_0_ASML + x_0_1_6_0_DLTR + x_0_1_6_0_MTCH + x_0_1_6_0_NFLX
 + x_0_1_6_0_QCOM + x_0_1_6_0_SBUX + x_0_1_6_0_TSLA + x_0_1_6_0_VRTX
 - 1.05364921378 x_0_1_6_AMD - 0.818171849341 x_0_1_6_AMGN
 - 0.953643447184 x_0_1_6_ASML - 1.03231944273 x_0_1_6_DLTR
 - 1.11639524579 x_0_1_6_MTCH - 1.07375297771 x_0_1_6_NFLX
 - 1.1195439021 x_0_1_6_QCOM - 1.00757601544 x_0_1_6_SBUX
 - 0.955344087007 x_0_1_6_TSLA - 0.751707597404 x_0_1_6_VRTX = 0
budget_in_0_1_6_1: 0.02 o_0_1_6_1_AMD + 0.02 o_0_1_6_1_AMGN
 + 0.02 o_0_1_6_1_ASML + 0.02 o_0_1_6_1_DLTR + 0.02 o_0_1_6_1_MTCH
 + 0.02 o_0_1_6_1_NFLX + 0.02 o_0_1_6_1_QCOM + 0.02 o_0_1_6_1_SBUX
 + 0.02 o_0_1_6_1_TSLA + 0.02 o_0_1_6_1_VRTX + x_0_1_6_1_AMD + x_0_1_6_1_AMGN
 + x_0_1_6_1_ASML + x_0_1_6_1_DLTR + x_0_1_6_1_MTCH + x_0_1_6_1_NFLX
 + x_0_1_6_1_QCOM + x_0_1_6_1_SBUX + x_0_1_6_1_TSLA + x_0_1_6_1_VRTX
 - 0.977059036146 x_0_1_6_AMD - 1.20894761562 x_0_1_6_AMGN
 - 1.28239683275 x_0_1_6_ASML - 0.956039927346 x_0_1_6_DLTR
 - 0.80880714803 x_0_1_6_MTCH - 0.744609156771 x_0_1_6_NFLX
 - 1.30525839478 x_0_1_6_QCOM - 0.940459144268 x_0_1_6_SBUX
 - 0.842053479564 x_0_1_6_TSLA - 1.24282553258 x_0_1_6_VRTX = 0
budget_in_0_1_6_2: 0.02 o_0_1_6_2_AMD + 0.02 o_0_1_6_2_AMGN
 + 0.02 o_0_1_6_2_ASML + 0.02 o_0_1_6_2_DLTR + 0.02 o_0_1_6_2_MTCH
 + 0.02 o_0_1_6_2_NFLX + 0.02 o_0_1_6_2_QCOM + 0.02 o_0_1_6_2_SBUX
 + 0.02 o_0_1_6_2_TSLA + 0.02 o_0_1_6_2_VRTX + x_0_1_6_2_AMD + x_0_1_6_2_AMGN
 + x_0_1_6_2_ASML + x_0_1_6_2_DLTR + x_0_1_6_2_MTCH + x_0_1_6_2_NFLX
 + x_0_1_6_2_QCOM + x_0_1_6_2_SBUX + x_0_1_6_2_TSLA + x_0_1_6_2_VRTX
 - 0.739359442785 x_0_1_6_AMD - 0.875947611103 x_0_1_6_AMGN
 - 1.15460543136 x_0_1_6_ASML - 1.16605998086 x_0_1_6_DLTR
 - 0.947259152101 x_0_1_6_MTCH - 0.7934281847 x_0_1_6_NFLX
 - 1.05639212388 x_0_1_6_QCOM - 0.872324990284 x_0_1_6_SBUX
 - 1.1726499285 x_0_1_6_TSLA - 1.20049748246 x_0_1_6_VRTX = 0
budget_in_0_1_6_3: 0.02 o_0_1_6_3_AMD + 0.02 o_0_1_6_3_AMGN
 + 0.02 o_0_1_6_3_ASML + 0.02 o_0_1_6_3_DLTR + 0.02 o_0_1_6_3_MTCH
 + 0.02 o_0_1_6_3_NFLX + 0.02 o_0_1_6_3_QCOM + 0.02 o_0_1_6_3_SBUX
 + 0.02 o_0_1_6_3_TSLA + 0.02 o_0_1_6_3_VRTX + x_0_1_6_3_AMD + x_0_1_6_3_AMGN
 + x_0_1_6_3_ASML + x_0_1_6_3_DLTR + x_0_1_6_3_MTCH + x_0_1_6_3_NFLX
 + x_0_1_6_3_QCOM + x_0_1_6_3_SBUX + x_0_1_6_3_TSLA + x_0_1_6_3_VRTX
 - 1.07053055308 x_0_1_6_AMD - 0.879588976858 x_0_1_6_AMGN
 - 0.661166822921 x_0_1_6_ASML - 1.18854808887 x_0_1_6_DLTR
 - 1.00817431417 x_0_1_6_MTCH - 1.24323590081 x_0_1_6_NFLX
 - 1.07125402028 x_0_1_6_QCOM - 0.944616337093 x_0_1_6_SBUX
 - 0.986524199308 x_0_1_6_TSLA - 0.850919865987 x_0_1_6_VRTX = 0
budget_in_0_1_6_4: 0.02 o_0_1_6_4_AMD + 0.02 o_0_1_6_4_AMGN
 + 0.02 o_0_1_6_4_ASML + 0.02 o_0_1_6_4_DLTR + 0.02 o_0_1_6_4_MTCH
 + 0.02 o_0_1_6_4_NFLX + 0.02 o_0_1_6_4_QCOM + 0.02 o_0_1_6_4_SBUX
 + 0.02 o_0_1_6_4_TSLA + 0.02 o_0_1_6_4_VRTX + x_0_1_6_4_AMD + x_0_1_6_4_AMGN
 + x_0_1_6_4_ASML + x_0_1_6_4_DLTR + x_0_1_6_4_MTCH + x_0_1_6_4_NFLX
 + x_0_1_6_4_QCOM + x_0_1_6_4_SBUX + x_0_1_6_4_TSLA + x_0_1_6_4_VRTX
 - 1.23215790665 x_0_1_6_AMD - 0.933488954407 x_0_1_6_AMGN
 - 1.00285755597 x_0_1_6_ASML - 1.00313621706 x_0_1_6_DLTR
 - 1.00273285583 x_0_1_6_MTCH - 1.00284835326 x_0_1_6_NFLX
 - 1.00351595931 x_0_1_6_QCOM - 1.00331496557 x_0_1_6_SBUX
 - 1.32066388626 x_0_1_6_TSLA - 1.01847960393 x_0_1_6_VRTX = 0
budget_in_0_1_6_5: 0.02 o_0_1_6_5_AMD + 0.02 o_0_1_6_5_AMGN
 + 0.02 o_0_1_6_5_ASML + 0.02 o_0_1_6_5_DLTR + 0.02 o_0_1_6_5_MTCH
 + 0.02 o_0_1_6_5_NFLX + 0.02 o_0_1_6_5_QCOM + 0.02 o_0_1_6_5_SBUX
 + 0.02 o_0_1_6_5_TSLA + 0.02 o_0_1_6_5_VRTX + x_0_1_6_5_AMD + x_0_1_6_5_AMGN
 + x_0_1_6_5_ASML + x_0_1_6_5_DLTR + x_0_1_6_5_MTCH + x_0_1_6_5_NFLX
 + x_0_1_6_5_QCOM + x_0_1_6_5_SBUX + x_0_1_6_5_TSLA + x_0_1_6_5_VRTX
 - 0.585995663026 x_0_1_6_AMD - 1.03569913377 x_0_1_6_AMGN
 - 1.18402659232 x_0_1_6_ASML - 0.929233439366 x_0_1_6_DLTR
 - 1.19079067657 x_0_1_6_MTCH - 0.983187902025 x_0_1_6_NFLX
 - 0.951274157605 x_0_1_6_QCOM - 0.867395926077 x_0_1_6_SBUX
 - 0.891307026583 x_0_1_6_TSLA - 1.15142296244 x_0_1_6_VRTX = 0
budget_in_0_1_7: 0.02 o_0_1_7_AMD + 0.02 o_0_1_7_AMGN + 0.02 o_0_1_7_ASML
 + 0.02 o_0_1_7_DLTR + 0.02 o_0_1_7_MTCH + 0.02 o_0_1_7_NFLX
 + 0.02 o_0_1_7_QCOM + 0.02 o_0_1_7_SBUX + 0.02 o_0_1_7_TSLA
 + 0.02 o_0_1_7_VRTX + x_0_1_7_AMD + x_0_1_7_AMGN + x_0_1_7_ASML
 + x_0_1_7_DLTR + x_0_1_7_MTCH + x_0_1_7_NFLX + x_0_1_7_QCOM + x_0_1_7_SBUX
 + x_0_1_7_TSLA + x_0_1_7_VRTX - 1.06429517472 x_0_1_AMD
 - 1.10989245697 x_0_1_AMGN - 1.01659391217 x_0_1_ASML
 - 0.949523265291 x_0_1_DLTR - 0.963874259775 x_0_1_MTCH
 - 0.926513097924 x_0_1_NFLX - 1.09876524362 x_0_1_QCOM
 - 0.972466711832 x_0_1_SBUX - 1.12799377333 x_0_1_TSLA
 - 0.989128882071 x_0_1_VRTX = 0
budget_in_0_1_7_0: 0.02 o_0_1_7_0_AMD + 0.02 o_0_1_7_0_AMGN
 + 0.02 o_0_1_7_0_ASML + 0.02 o_0_1_7_0_DLTR + 0.02 o_0_1_7_0_MTCH
 + 0.02 o_0_1_7_0_NFLX + 0.02 o_0_1_7_0_QCOM + 0.02 o_0_1_7_0_SBUX
 + 0.02 o_0_1_7_0_TSLA + 0.02 o_0_1_7_0_VRTX + x_0_1_7_0_AMD + x_0_1_7_0_AMGN
 + x_0_1_7_0_ASML + x_0_1_7_0_DLTR + x_0_1_7_0_MTCH + x_0_1_7_0_NFLX
 + x_0_1_7_0_QCOM + x_0_1_7_0_SBUX + x_0_1_7_0_TSLA + x_0_1_7_0_VRTX
 - 1.05364921378 x_0_1_7_AMD - 0.818171849341 x_0_1_7_AMGN
 - 0.953643447184 x_0_1_7_ASML - 1.03231944273 x_0_1_7_DLTR
 - 1.11639524579 x_0_1_7_MTCH - 1.07375297771 x_0_1_7_NFLX
 - 1.1195439021 x_0_1_7_QCOM - 1.00757601544 x_0_1_7_SBUX
 - 0.955344087007 x_0_1_7_TSLA - 0.751707597404 x_0_1_7_VRTX = 0
budget_in_0_1_7_1: 0.02 o_0_1_7_1_AMD + 0.02 o_0_1_7_1_AMGN
 + 0.02 o_0_1_7_1_ASML + 0.02 o_0_1_7_1_DLTR + 0.02 o_0_1_7_1_MTCH
 + 0.02 o_0_1_7_1_NFLX + 0.02 o_0_1_7_1_QCOM + 0.02 o_0_1_7_1_SBUX
 + 0.02 o_0_1_7_1_TSLA + 0.02 o_0_1_7_1_VRTX + x_0_1_7_1_AMD + x_0_1_7_1_AMGN
 + x_0_1_7_1_ASML + x_0_1_7_1_DLTR + x_0_1_7_1_MTCH + x_0_1_7_1_NFLX
 + x_0_1_7_1_QCOM + x_0_1_7_1_SBUX + x_0_1_7_1_TSLA + x_0_1_7_1_VRTX
 - 0.977059036146 x_0_1_7_AMD - 1.20894761562 x_0_1_7_AMGN
 - 1.28239683275 x_0_1_7_ASML - 0.956039927346 x_0_1_7_DLTR
 - 0.80880714803 x_0_1_7_MTCH - 0.744609156771 x_0_1_7_NFLX
 - 1.30525839478 x_0_1_7_QCOM - 0.940459144268 x_0_1_7_SBUX
 - 0.842053479564 x_0_1_7_TSLA - 1.24282553258 x_0_1_7_VRTX = 0
budget_in_0_1_7_2: 0.02 o_0_1_7_2_AMD + 0.02 o_0_1_7_2_AMGN
 + 0.02 o_0_1_7_2_ASML + 0.02 o_0_1_7_2_DLTR + 0.02 o_0_1_7_2_MTCH
 + 0.02 o_0_1_7_2_NFLX + 0.02 o_0_1_7_2_QCOM + 0.02 o_0_1_7_2_SBUX
 + 0.02 o_0_1_7_2_TSLA + 0.02 o_0_1_7_2_VRTX + x_0_1_7_2_AMD + x_0_1_7_2_AMGN
 + x_0_1_7_2_ASML + x_0_1_7_2_DLTR + x_0_1_7_2_MTCH + x_0_1_7_2_NFLX
 + x_0_1_7_2_QCOM + x_0_1_7_2_SBUX + x_0_1_7_2_TSLA + x_0_1_7_2_VRTX
 - 0.739359442785 x_0_1_7_AMD - 0.875947611103 x_0_1_7_AMGN
 - 1.15460543136 x_0_1_7_ASML - 1.16605998086 x_0_1_7_DLTR
 - 0.947259152101 x_0_1_7_MTCH - 0.7934281847 x_0_1_7_NFLX
 - 1.05639212388 x_0_1_7_QCOM - 0.872324990284 x_0_1_7_SBUX
 - 1.1726499285 x_0_1_7_TSLA - 1.20049748246 x_0_1_7_VRTX = 0
budget_in_0_1_7_3: 0.02 o_0_1_7_3_AMD + 0.02 o_0_1_7_3_AMGN
 + 0.02 o_0_1_7_3_ASML + 0.02 o_0_1_7_3_DLTR + 0.02 o_0_1_7_3_MTCH
 + 0.02 o_0_1_7_3_NFLX + 0.02 o_0_1_7_3_QCOM + 0.02 o_0_1_7_3_SBUX
 + 0.02 o_0_1_7_3_TSLA + 0.02 o_0_1_7_3_VRTX + x_0_1_7_3_AMD + x_0_1_7_3_AMGN
 + x_0_1_7_3_ASML + x_0_1_7_3_DLTR + x_0_1_7_3_MTCH + x_0_1_7_3_NFLX
 + x_0_1_7_3_QCOM + x_0_1_7_3_SBUX + x_0_1_7_3_TSLA + x_0_1_7_3_VRTX
 - 1.07053055308 x_0_1_7_AMD - 0.879588976858 x_0_1_7_AMGN
 - 0.661166822921 x_0_1_7_ASML - 1.18854808887 x_0_1_7_DLTR
 - 1.00817431417 x_0_1_7_MTCH - 1.24323590081 x_0_1_7_NFLX
 - 1.07125402028 x_0_1_7_QCOM - 0.944616337093 x_0_1_7_SBUX
 - 0.986524199308 x_0_1_7_TSLA - 0.850919865987 x_0_1_7_VRTX = 0
budget_in_0_1_7_4: 0.02 o_0_1_7_4_AMD + 0.02 o_0_1_7_4_AMGN
 + 0.02 o_0_1_7_4_ASML + 0.02 o_0_1_7_4_DLTR + 0.02 o_0_1_7_4_MTCH
 + 0.02 o_0_1_7_4_NFLX + 0.02 o_0_1_7_4_QCOM + 0.02 o_0_1_7_4_SBUX
 + 0.02 o_0_1_7_4_TSLA + 0.02 o_0_1_7_4_VRTX + x_0_1_7_4_AMD + x_0_1_7_4_AMGN
 + x_0_1_7_4_ASML + x_0_1_7_4_DLTR + x_0_1_7_4_MTCH + x_0_1_7_4_NFLX
 + x_0_1_7_4_QCOM + x_0_1_7_4_SBUX + x_0_1_7_4_TSLA + x_0_1_7_4_VRTX
 - 1.23215790665 x_0_1_7_AMD - 0.933488954407 x_0_1_7_AMGN
 - 1.00285755597 x_0_1_7_ASML - 1.00313621706 x_0_1_7_DLTR
 - 1.00273285583 x_0_1_7_MTCH - 1.00284835326 x_0_1_7_NFLX
 - 1.00351595931 x_0_1_7_QCOM - 1.00331496557 x_0_1_7_SBUX
 - 1.32066388626 x_0_1_7_TSLA - 1.01847960393 x_0_1_7_VRTX = 0
budget_in_0_1_7_5: 0.02 o_0_1_7_5_AMD + 0.02 o_0_1_7_5_AMGN
 + 0.02 o_0_1_7_5_ASML + 0.02 o_0_1_7_5_DLTR + 0.02 o_0_1_7_5_MTCH
 + 0.02 o_0_1_7_5_NFLX + 0.02 o_0_1_7_5_QCOM + 0.02 o_0_1_7_5_SBUX
 + 0.02 o_0_1_7_5_TSLA + 0.02 o_0_1_7_5_VRTX + x_0_1_7_5_AMD + x_0_1_7_5_AMGN
 + x_0_1_7_5_ASML + x_0_1_7_5_DLTR + x_0_1_7_5_MTCH + x_0_1_7_5_NFLX
 + x_0_1_7_5_QCOM + x_0_1_7_5_SBUX + x_0_1_7_5_TSLA + x_0_1_7_5_VRTX
 - 0.585995663026 x_0_1_7_AMD - 1.03569913377 x_0_1_7_AMGN
 - 1.18402659232 x_0_1_7_ASML - 0.929233439366 x_0_1_7_DLTR
 - 1.19079067657 x_0_1_7_MTCH - 0.983187902025 x_0_1_7_NFLX
 - 0.951274157605 x_0_1_7_QCOM - 0.867395926077 x_0_1_7_SBUX
 - 0.891307026583 x_0_1_7_TSLA - 1.15142296244 x_0_1_7_VRTX = 0
budget_in_0_2: 0.02 o_0_2_AMD + 0.02 o_0_2_AMGN + 0.02 o_0_2_ASML
 + 0.02 o_0_2_DLTR + 0.02 o_0_2_MTCH + 0.02 o_0_2_NFLX + 0.02 o_0_2_QCOM
 + 0.02 o_0_2_SBUX + 0.02 o_0_2_TSLA + 0.02 o_0_2_VRTX + x_0_2_AMD
 + x_0_2_AMGN + x_0_2_ASML + x_0_2_DLTR + x_0_2_MTCH + x_0_2_NFLX + x_0_2_QCOM
 + x_0_2_SBUX + x_0_2_TSLA + x_0_2_VRTX - 1.03322570007 x_0_AMD
 - 0.977566604142 x_0_AMGN - 1.02514299239 x_0_ASML - 1.06545958367 x_0_DLTR
 - 0.966052832087 x_0_MTCH - 0.976540654477 x_0_NFLX - 0.941849412544 x_0_QCOM
 - 1.07273929165 x_0_SBUX - 0.986114006796 x_0_TSLA - 1.01389693557 x_0_VRTX
 = 0
budget_in_0_2_0: 0.02 o_0_2_0_AMD + 0.02 o_0_2_0_AMGN + 0.02 o_0_2_0_ASML
 + 0.02 o_0_2_0_DLTR + 0.02 o_0_2_0_MTCH + 0.02 o_0_2_0_NFLX
 + 0.02 o_0_2_0_QCOM + 0.02 o_0_2_0_SBUX + 0.02 o_0_2_0_TSLA
 + 0.02 o_0_2_0_VRTX + x_0_2_0_AMD + x_0_2_0_AMGN + x_0_2_0_ASML
 + x_0_2_0_DLTR + x_0_2_0_MTCH + x_0_2_0_NFLX + x_0_2_0_QCOM + x_0_2_0_SBUX
 + x_0_2_0_TSLA + x_0_2_0_VRTX - 0.96241848816 x_0_2_AMD
 - 1.08690542513 x_0_2_AMGN - 0.966418464057 x_0_2_ASML
 - 1.00713245319 x_0_2_DLTR - 1.17362316411 x_0_2_MTCH
 - 0.889751176224 x_0_2_NFLX - 0.981945309162 x_0_2_QCOM
 - 0.993265089565 x_0_2_SBUX - 0.979016562651 x_0_2_TSLA
 - 1.00955107962 x_0_2_VRTX = 0
budget_in_0_2_0_0: 0.02 o_0_2_0_0_AMD + 0.02 o_0_2_0_0_AMGN
 + 0.02 o_0_2_0_0_ASML + 0.02 o_0_2_0_0_DLTR + 0.02 o_0_2_0_0_MTCH
 + 0.02 o_0_2_0_0_NFLX + 0.02 o_0_2_0_0_QCOM + 0.02 o_0_2_0_0_SBUX
 + 0.02 o_0_2_0_0_TSLA + 0.02 o_0_2_0_0_VRTX + x_0_2_0_0_AMD + x_0_2_0_0_AMGN
 + x_0_2_0_0_ASML + x_0_2_0_0_DLTR + x_0_2_0_0_MTCH + x_0_2_0_0_NFLX
 + x_0_2_0_0_QCOM + x_0_2_0_0_SBUX + x_0_2_0_0_TSLA + x_0_2_0_0_VRTX
 - 1.05364921378 x_0_2_0_AMD - 0.818171849341 x_0_2_0_AMGN
 - 0.953643447184 x_0_2_0_ASML - 1.03231944273 x_0_2_0_DLTR
 - 1.11639524579 x_0_2_0_MTCH - 1.07375297771 x_0_2_0_NFLX
 - 1.1195439021 x_0_2_0_QCOM - 1.00757601544 x_0_2_0_SBUX
 - 0.955344087007 x_0_2_0_TSLA - 0.751707597404 x_0_2_0_VRTX = 0
budget_in_0_2_0_1: 0.02 o_0_2_0_1_AMD + 0.02 o_0_2_0_1_AMGN
 + 0.02 o_0_2_0_1_ASML + 0.02 o_0_2_0_1_DLTR + 0.02 o_0_2_0_1_MTCH
 + 0.02 o_0_2_0_1_NFLX + 0.02 o_0_2_0_1_QCOM + 0.02 o_0_2_0_1_SBUX
 + 0.02 o_0_2_0_1_TSLA + 0.02 o_0_2_0_1_VRTX + x_0_2_0_1_AMD + x_0_2_0_1_AMGN
 + x_0_2_0_1_ASML + x_0_2_0_1_DLTR + x_0_2_0_1_MTCH + x_0_2_0_1_NFLX
 + x_0_2_0_1_QCOM + x_0_2_0_1_SBUX + x_0_2_0_1_TSLA + x_0_2_0_1_VRTX
 - 0.977059036146 x_0_2_0_AMD - 1.20894761562 x_0_2_0_AMGN
 - 1.28239683275 x_0_2_0_ASML - 0.956039927346 x_0_2_0_DLTR
 - 0.80880714803 x_0_2_0_MTCH - 0.744609156771 x_0_2_0_NFLX
 - 1.30525839478 x_0_2_0_QCOM - 0.940459144268 x_0_2_0_SBUX
 - 0.842053479564 x_0_2_0_TSLA - 1.24282553258 x_0_2_0_VRTX = 0
budget_in_0_2_0_2: 0.02 o_0_2_0_2_AMD + 0.02 o_0_2_0_2_AMGN
 + 0.02 o_0_2_0_2_ASML + 0.02 o_0_2_0_2_DLTR + 0.02 o_0_2_0_2_MTCH
 + 0.02 o_0_2_0_2_NFLX + 0.02 o_0_2_0_2_QCOM + 0.02 o_0_2_0_2_SBUX
 + 0.02 o_0_2_0_2_TSLA + 0.02 o_0_2_0_2_VRTX + x_0_2_0_2_AMD + x_0_2_0_2_AMGN
 + x_0_2_0_2_ASML + x_0_2_0_2_DLTR + x_0_2_0_2_MTCH + x_0_2_0_2_NFLX
 + x_0_2_0_2_QCOM + x_0_2_0_2_SBUX + x_0_2_0_2_TSLA + x_0_2_0_2_VRTX
 - 0.739359442785 x_0_2_0_AMD - 0.875947611103 x_0_2_0_AMGN
 - 1.15460543136 x_0_2_0_ASML - 1.16605998086 x_0_2_0_DLTR
 - 0.947259152101 x_0_2_0_MTCH - 0.7934281847 x_0_2_0_NFLX
 - 1.05639212388 x_0_2_0_QCOM - 0.872324990284 x_0_2_0_SBUX
 - 1.1726499285 x_0_2_0_TSLA - 1.20049748246 x_0_2_0_VRTX = 0
budget_in_0_2_0_3: 0.02 o_0_2_0_3_AMD + 0.02 o_0_2_0_3_AMGN
 + 0.02 o_0_2_0_3_ASML + 0.02 o_0_2_0_3_DLTR + 0.02 o_0_2_0_3_MTCH
 + 0.02 o_0_2_0_3_NFLX + 0.02 o_0_2_0_3_QCOM + 0.02 o_0_2_0_3_SBUX
 + 0.02 o_0_2_0_3_TSLA + 0.02 o_0_2_0_3_VRTX + x_0_2_0_3_AMD + x_0_2_0_3_AMGN
 + x_0_2_0_3_ASML + x_0_2_0_3_DLTR + x_0_2_0_3_MTCH + x_0_2_0_3_NFLX
 + x_0_2_0_3_QCOM + x_0_2_0_3_SBUX + x_0_2_0_3_TSLA + x_0_2_0_3_VRTX
 - 1.07053055308 x_0_2_0_AMD - 0.879588976858 x_0_2_0_AMGN
 - 0.661166822921 x_0_2_0_ASML - 1.18854808887 x_0_2_0_DLTR
 - 1.00817431417 x_0_2_0_MTCH - 1.24323590081 x_0_2_0_NFLX
 - 1.07125402028 x_0_2_0_QCOM - 0.944616337093 x_0_2_0_SBUX
 - 0.986524199308 x_0_2_0_TSLA - 0.850919865987 x_0_2_0_VRTX = 0
budget_in_0_2_0_4: 0.02 o_0_2_0_4_AMD + 0.02 o_0_2_0_4_AMGN
 + 0.02 o_0_2_0_4_ASML + 0.02 o_0_2_0_4_DLTR + 0.02 o_0_2_0_4_MTCH
 + 0.02 o_0_2_0_4_NFLX + 0.02 o_0_2_0_4_QCOM + 0.02 o_0_2_0_4_SBUX
 + 0.02 o_0_2_0_4_TSLA + 0.02 o_0_2_0_4_VRTX + x_0_2_0_4_AMD + x_0_2_0_4_AMGN
 + x_0_2_0_4_ASML + x_0_2_0_4_DLTR + x_0_2_0_4_MTCH + x_0_2_0_4_NFLX
 + x_0_2_0_4_QCOM + x_0_2_0_4_SBUX + x_0_2_0_4_TSLA + x_0_2_0_4_VRTX
 - 1.23215790665 x_0_2_0_AMD - 0.933488954407 x_0_2_0_AMGN
 - 1.00285755597 x_0_2_0_ASML - 1.00313621706 x_0_2_0_DLTR
 - 1.00273285583 x_0_2_0_MTCH - 1.00284835326 x_0_2_0_NFLX
 - 1.00351595931 x_0_2_0_QCOM - 1.00331496557 x_0_2_0_SBUX
 - 1.32066388626 x_0_2_0_TSLA - 1.01847960393 x_0_2_0_VRTX = 0
budget_in_0_2_0_5: 0.02 o_0_2_0_5_AMD + 0.02 o_0_2_0_5_AMGN
 + 0.02 o_0_2_0_5_ASML + 0.02 o_0_2_0_5_DLTR + 0.02 o_0_2_0_5_MTCH
 + 0.02 o_0_2_0_5_NFLX + 0.02 o_0_2_0_5_QCOM + 0.02 o_0_2_0_5_SBUX
 + 0.02 o_0_2_0_5_TSLA + 0.02 o_0_2_0_5_VRTX + x_0_2_0_5_AMD + x_0_2_0_5_AMGN
 + x_0_2_0_5_ASML + x_0_2_0_5_DLTR + x_0_2_0_5_MTCH + x_0_2_0_5_NFLX
 + x_0_2_0_5_QCOM + x_0_2_0_5_SBUX + x_0_2_0_5_TSLA + x_0_2_0_5_VRTX
 - 0.585995663026 x_0_2_0_AMD - 1.03569913377 x_0_2_0_AMGN
 - 1.18402659232 x_0_2_0_ASML - 0.929233439366 x_0_2_0_DLTR
 - 1.19079067657 x_0_2_0_MTCH - 0.983187902025 x_0_2_0_NFLX
 - 0.951274157605 x_0_2_0_QCOM - 0.867395926077 x_0_2_0_SBUX
 - 0.891307026583 x_0_2_0_TSLA - 1.15142296244 x_0_2_0_VRTX = 0
budget_in_0_2_1: 0.02 o_0_2_1_AMD + 0.02 o_0_2_1_AMGN + 0.02 o_0_2_1_ASML
 + 0.02 o_0_2_1_DLTR + 0.02 o_0_2_1_MTCH + 0.02 o_0_2_1_NFLX
 + 0.02 o_0_2_1_QCOM + 0.02 o_0_2_1_SBUX + 0.02 o_0_2_1_TSLA
 + 0.02 o_0_2_1_VRTX + x_0_2_1_AMD + x_0_2_1_AMGN + x_0_2_1_ASML
 + x_0_2_1_DLTR + x_0_2_1_MTCH + x_0_2_1_NFLX + x_0_2_1_QCOM + x_0_2_1_SBUX
 + x_0_2_1_TSLA + x_0_2_1_VRTX - 0.977233014136 x_0_2_AMD
 - 0.948942094486 x_0_2_AMGN - 1.01837968137 x_0_2_ASML
 - 1.02159515055 x_0_2_DLTR - 1.04465476071 x_0_2_MTCH
 - 1.02637143926 x_0_2_NFLX - 0.958742662682 x_0_2_QCOM
 - 0.993097015219 x_0_2_SBUX - 0.930608290696 x_0_2_TSLA
 - 1.02359326044 x_0_2_VRTX = 0
budget_in_0_2_1_0: 0.02 o_0_2_1_0_AMD + 0.02 o_0_2_1_0_AMGN
 + 0.02 o_0_2_1_0_ASML + 0.02 o_0_2_1_0_DLTR + 0.02 o_0_2_1_0_MTCH
 + 0.02 o_0_2_1_0_NFLX + 0.02 o_0_2_1_0_QCOM + 0.02 o_0_2_1_0_SBUX
 + 0.02 o_0_2_1_0_TSLA + 0.02 o_0_2_1_0_VRTX + x_0_2_1_0_AMD + x_0_2_1_0_AMGN
 + x_0_2_1_0_ASML + x_0_2_1_0_DLTR + x_0_2_1_0_MTCH + x_0_2_1_0_NFLX
 + x_0_2_1_0_QCOM + x_0_2_1_0_SBUX + x_0_2_1_0_TSLA + x_0_2_1_0_VRTX
 - 1.05364921378 x_0_2_1_AMD - 0.818171849341 x_0_2_1_AMGN
 - 0.953643447184 x_0_2_1_ASML - 1.03231944273 x_0_2_1_DLTR
 - 1.11639524579 x_0_2_1_MTCH - 1.07375297771 x_0_2_1_NFLX
 - 1.1195439021 x_0_2_1_QCOM - 1.00757601544 x_0_2_1_SBUX
 - 0.955344087007 x_0_2_1_TSLA - 0.751707597404 x_0_2_1_VRTX = 0
budget_in_0_2_1_1: 0.02 o_0_2_1_1_AMD + 0.02 o_0_2_1_1_AMGN
 + 0.02 o_0_2_1_1_ASML + 0.02 o_0_2_1_1_DLTR + 0.02 o_0_2_1_1_MTCH
 + 0.02 o_0_2_1_1_NFLX + 0.02 o_0_2_1_1_QCOM + 0.02 o_0_2_1_1_SBUX
 + 0.02 o_0_2_1_1_TSLA + 0.02 o_0_2_1_1_VRTX + x_0_2_1_1_AMD + x_0_2_1_1_AMGN
 + x_0_2_1_1_ASML + x_0_2_1_1_DLTR + x_0_2_1_1_MTCH + x_0_2_1_1_NFLX
 + x_0_2_1_1_QCOM + x_0_2_1_1_SBUX + x_0_2_1_1_TSLA + x_0_2_1_1_VRTX
 - 0.977059036146 x_0_2_1_AMD - 1.20894761562 x_0_2_1_AMGN
 - 1.28239683275 x_0_2_1_ASML - 0.956039927346 x_0_2_1_DLTR
 - 0.80880714803 x_0_2_1_MTCH - 0.744609156771 x_0_2_1_NFLX
 - 1.30525839478 x_0_2_1_QCOM - 0.940459144268 x_0_2_1_SBUX
 - 0.842053479564 x_0_2_1_TSLA - 1.24282553258 x_0_2_1_VRTX = 0
budget_in_0_2_1_2: 0.02 o_0_2_1_2_AMD + 0.02 o_0_2_1_2_AMGN
 + 0.02 o_0_2_1_2_ASML + 0.02 o_0_2_1_2_DLTR + 0.02 o_0_2_1_2_MTCH
 + 0.02 o_0_2_1_2_NFLX + 0.02 o_0_2_1_2_QCOM + 0.02 o_0_2_1_2_SBUX
 + 0.02 o_0_2_1_2_TSLA + 0.02 o_0_2_1_2_VRTX + x_0_2_1_2_AMD + x_0_2_1_2_AMGN
 + x_0_2_1_2_ASML + x_0_2_1_2_DLTR + x_0_2_1_2_MTCH + x_0_2_1_2_NFLX
 + x_0_2_1_2_QCOM + x_0_2_1_2_SBUX + x_0_2_1_2_TSLA + x_0_2_1_2_VRTX
 - 0.739359442785 x_0_2_1_AMD - 0.875947611103 x_0_2_1_AMGN
 - 1.15460543136 x_0_2_1_ASML - 1.16605998086 x_0_2_1_DLTR
 - 0.947259152101 x_0_2_1_MTCH - 0.7934281847 x_0_2_1_NFLX
 - 1.05639212388 x_0_2_1_QCOM - 0.872324990284 x_0_2_1_SBUX
 - 1.1726499285 x_0_2_1_TSLA - 1.20049748246 x_0_2_1_VRTX = 0
budget_in_0_2_1_3: 0.02 o_0_2_1_3_AMD + 0.02 o_0_2_1_3_AMGN
 + 0.02 o_0_2_1_3_ASML + 0.02 o_0_2_1_3_DLTR + 0.02 o_0_2_1_3_MTCH
 + 0.02 o_0_2_1_3_NFLX + 0.02 o_0_2_1_3_QCOM + 0.02 o_0_2_1_3_SBUX
 + 0.02 o_0_2_1_3_TSLA + 0.02 o_0_2_1_3_VRTX + x_0_2_1_3_AMD + x_0_2_1_3_AMGN
 + x_0_2_1_3_ASML + x_0_2_1_3_DLTR + x_0_2_1_3_MTCH + x_0_2_1_3_NFLX
 + x_0_2_1_3_QCOM + x_0_2_1_3_SBUX + x_0_2_1_3_TSLA + x_0_2_1_3_VRTX
 - 1.07053055308 x_0_2_1_AMD - 0.879588976858 x_0_2_1_AMGN
 - 0.661166822921 x_0_2_1_ASML - 1.18854808887 x_0_2_1_DLTR
 - 1.00817431417 x_0_2_1_MTCH - 1.24323590081 x_0_2_1_NFLX
 - 1.07125402028 x_0_2_1_QCOM - 0.944616337093 x_0_2_1_SBUX
 - 0.986524199308 x_0_2_1_TSLA - 0.850919865987 x_0_2_1_VRTX = 0
budget_in_0_2_1_4: 0.02 o_0_2_1_4_AMD + 0.02 o_0_2_1_4_AMGN
 + 0.02 o_0_2_1_4_ASML + 0.02 o_0_2_1_4_DLTR + 0.02 o_0_2_1_4_MTCH
 + 0.02 o_0_2_1_4_NFLX + 0.02 o_0_2_1_4_QCOM + 0.02 o_0_2_1_4_SBUX
 + 0.02 o_0_2_1_4_TSLA + 0.02 o_0_2_1_4_VRTX + x_0_2_1_4_AMD + x_0_2_1_4_AMGN
 + x_0_2_1_4_ASML + x_0_2_1_4_DLTR + x_0_2_1_4_MTCH + x_0_2_1_4_NFLX
 + x_0_2_1_4_QCOM + x_0_2_1_4_SBUX + x_0_2_1_4_TSLA + x_0_2_1_4_VRTX
 - 1.23215790665 x_0_2_1_AMD - 0.933488954407 x_0_2_1_AMGN
 - 1.00285755597 x_0_2_1_ASML - 1.00313621706 x_0_2_1_DLTR
 - 1.00273285583 x_0_2_1_MTCH - 1.00284835326 x_0_2_1_NFLX
 - 1.00351595931 x_0_2_1_QCOM - 1.00331496557 x_0_2_1_SBUX
 - 1.32066388626 x_0_2_1_TSLA - 1.01847960393 x_0_2_1_VRTX = 0
budget_in_0_2_1_5: 0.02 o_0_2_1_5_AMD + 0.02 o_0_2_1_5_AMGN
 + 0.02 o_0_2_1_5_ASML + 0.02 o_0_2_1_5_DLTR + 0.02 o_0_2_1_5_MTCH
 + 0.02 o_0_2_1_5_NFLX + 0.02 o_0_2_1_5_QCOM + 0.02 o_0_2_1_5_SBUX
 + 0.02 o_0_2_1_5_TSLA + 0.02 o_0_2_1_5_VRTX + x_0_2_1_5_AMD + x_0_2_1_5_AMGN
 + x_0_2_1_5_ASML + x_0_2_1_5_DLTR + x_0_2_1_5_MTCH + x_0_2_1_5_NFLX
 + x_0_2_1_5_QCOM + x_0_2_1_5_SBUX + x_0_2_1_5_TSLA + x_0_2_1_5_VRTX
 - 0.585995663026 x_0_2_1_AMD - 1.03569913377 x_0_2_1_AMGN
 - 1.18402659232 x_0_2_1_ASML - 0.929233439366 x_0_2_1_DLTR
 - 1.19079067657 x_0_2_1_MTCH - 0.983187902025 x_0_2_1_NFLX
 - 0.951274157605 x_0_2_1_QCOM - 0.867395926077 x_0_2_1_SBUX
 - 0.891307026583 x_0_2_1_TSLA - 1.15142296244 x_0_2_1_VRTX = 0
budget_in_0_2_2: 0.02 o_0_2_2_AMD + 0.02 o_0_2_2_AMGN + 0.02 o_0_2_2_ASML
 + 0.02 o_0_2_2_DLTR + 0.02 o_0_2_2_MTCH + 0.02 o_0_2_2_NFLX
 + 0.02 o_0_2_2_QCOM + 0.02 o_0_2_2_SBUX + 0.02 o_0_2_2_TSLA
 + 0.02 o_0_2_2_VRTX + x_0_2_2_AMD + x_0_2_2_AMGN + x_0_2_2_ASML
 + x_0_2_2_DLTR + x_0_2_2_MTCH + x_0_2_2_NFLX + x_0_2_2_QCOM + x_0_2_2_SBUX
 + x_0_2_2_TSLA + x_0_2_2_VRTX - 1.06844410226 x_0_2_AMD
 - 1.0214645984 x_0_2_AMGN - 1.00668679697 x_0_2_ASML
 - 1.04423130986 x_0_2_DLTR - 0.949671554363 x_0_2_MTCH
 - 1.03309879738 x_0_2_NFLX - 0.99111313265 x_0_2_QCOM
 - 1.02397543285 x_0_2_SBUX - 0.967333228097 x_0_2_TSLA
 - 0.961532351943 x_0_2_VRTX = 0
budget_in_0_2_2_0: 0.02 o_0_2_2_0_AMD + 0.02 o_0_2_2_0_AMGN
 + 0.02 o_0_2_2_0_ASML + 0.02 o_0_2_2_0_DLTR + 0.02 o_0_2_2_0_MTCH
 + 0.02 o_0_2_2_0_NFLX + 0.02 o_0_2_2_0_QCOM + 0.02 o_0_2_2_0_SBUX
 + 0.02 o_0_2_2_0_TSLA + 0.02 o_0_2_2_0_VRTX + x_0_2_2_0_AMD + x_0_2_2_0_AMGN
 + x_0_2_2_0_ASML + x_0_2_2_0_DLTR + x_0_2_2_0_MTCH + x_0_2_2_0_NFLX
 + x_0_2_2_0_QCOM + x_0_2_2_0_SBUX + x_0_2_2_0_TSLA + x_0_2_2_0_VRTX
 - 1.05364921378 x_0_2_2_AMD - 0.818171849341 x_0_2_2_AMGN
 - 0.953643447184 x_0_2_2_ASML - 1.03231944273 x_0_2_2_DLTR
 - 1.11639524579 x_0_2_2_MTCH - 1.07375297771 x_0_2_2_NFLX
 - 1.1195439021 x_0_2_2_QCOM - 1.00757601544 x_0_2_2_SBUX
 - 0.955344087007 x_0_2_2_TSLA - 0.751707597404 x_0_2_2_VRTX = 0
budget_in_0_2_2_1: 0.02 o_0_2_2_1_AMD + 0.02 o_0_2_2_1_AMGN
 + 0.02 o_0_2_2_1_ASML + 0.02 o_0_2_2_1_DLTR + 0.02 o_0_2_2_1_MTCH
 + 0.02 o_0_2_2_1_NFLX + 0.02 o_0_2_2_1_QCOM + 0.02 o_0_2_2_1_SBUX
 + 0.02 o_0_2_2_1_TSLA + 0.02 o_0_2_2_1_VRTX + x_0_2_2_1_AMD + x_0_2_2_1_AMGN
 + x_0_2_2_1_ASML + x_0_2_2_1_DLTR + x_0_2_2_1_MTCH + x_0_2_2_1_NFLX
 + x_0_2_2_1_QCOM + x_0_2_2_1_SBUX + x_0_2_2_1_TSLA + x_0_2_2_1_VRTX
 - 0.977059036146 x_0_2_2_AMD - 1.20894761562 x_0_2_2_AMGN
 - 1.28239683275 x_0_2_2_ASML - 0.956039927346 x_0_2_2_DLTR
 - 0.80880714803 x_0_2_2_MTCH - 0.744609156771 x_0_2_2_NFLX
 - 1.30525839478 x_0_2_2_QCOM - 0.940459144268 x_0_2_2_SBUX
 - 0.842053479564 x_0_2_2_TSLA - 1.24282553258 x_0_2_2_VRTX = 0
budget_in_0_2_2_2: 0.02 o_0_2_2_2_AMD + 0.02 o_0_2_2_2_AMGN
 + 0.02 o_0_2_2_2_ASML + 0.02 o_0_2_2_2_DLTR + 0.02 o_0_2_2_2_MTCH
 + 0.02 o_0_2_2_2_NFLX + 0.02 o_0_2_2_2_QCOM + 0.02 o_0_2_2_2_SBUX
 + 0.02 o_0_2_2_2_TSLA + 0.02 o_0_2_2_2_VRTX + x_0_2_2_2_AMD + x_0_2_2_2_AMGN
 + x_0_2_2_2_ASML + x_0_2_2_2_DLTR + x_0_2_2_2_MTCH + x_0_2_2_2_NFLX
 + x_0_2_2_2_QCOM + x_0_2_2_2_SBUX + x_0_2_2_2_TSLA + x_0_2_2_2_VRTX
 - 0.739359442785 x_0_2_2_AMD - 0.875947611103 x_0_2_2_AMGN
 - 1.15460543136 x_0_2_2_ASML - 1.16605998086 x_0_2_2_DLTR
 - 0.947259152101 x_0_2_2_MTCH - 0.7934281847 x_0_2_2_NFLX
 - 1.05639212388 x_0_2_2_QCOM - 0.872324990284 x_0_2_2_SBUX
 - 1.1726499285 x_0_2_2_TSLA - 1.20049748246 x_0_2_2_VRTX = 0
budget_in_0_2_2_3: 0.02 o_0_2_2_3_AMD + 0.02 o_0_2_2_3_AMGN
 + 0.02 o_0_2_2_3_ASML + 0.02 o_0_2_2_3_DLTR + 0.02 o_0_2_2_3_MTCH
 + 0.02 o_0_2_2_3_NFLX + 0.02 o_0_2_2_3_QCOM + 0.02 o_0_2_2_3_SBUX
 + 0.02 o_0_2_2_3_TSLA + 0.02 o_0_2_2_3_VRTX + x_0_2_2_3_AMD + x_0_2_2_3_AMGN
 + x_0_2_2_3_ASML + x_0_2_2_3_DLTR + x_0_2_2_3_MTCH + x_0_2_2_3_NFLX
 + x_0_2_2_3_QCOM + x_0_2_2_3_SBUX + x_0_2_2_3_TSLA + x_0_2_2_3_VRTX
 - 1.07053055308 x_0_2_2_AMD - 0.879588976858 x_0_2_2_AMGN
 - 0.661166822921 x_0_2_2_ASML - 1.18854808887 x_0_2_2_DLTR
 - 1.00817431417 x_0_2_2_MTCH - 1.24323590081 x_0_2_2_NFLX
 - 1.07125402028 x_0_2_2_QCOM - 0.944616337093 x_0_2_2_SBUX
 - 0.986524199308 x_0_2_2_TSLA - 0.850919865987 x_0_2_2_VRTX = 0
budget_in_0_2_2_4: 0.02 o_0_2_2_4_AMD + 0.02 o_0_2_2_4_AMGN
 + 0.02 o_0_2_2_4_ASML + 0.02 o_0_2_2_4_DLTR + 0.02 o_0_2_2_4_MTCH
 + 0.02 o_0_2_2_4_NFLX + 0.02 o_0_2_2_4_QCOM + 0.02 o_0_2_2_4_SBUX
 + 0.02 o_0_2_2_4_TSLA + 0.02 o_0_2_2_4_VRTX + x_0_2_2_4_AMD + x_0_2_2_4_AMGN
 + x_0_2_2_4_ASML + x_0_2_2_4_DLTR + x_0_2_2_4_MTCH + x_0_2_2_4_NFLX
 + x_0_2_2_4_QCOM + x_0_2_2_4_SBUX + x_0_2_2_4_TSLA + x_0_2_2_4_VRTX
 - 1.23215790665 x_0_2_2_AMD - 0.933488954407 x_0_2_2_AMGN
 - 1.00285755597 x_0_2_2_ASML - 1.00313621706 x_0_2_2_DLTR
 - 1.00273285583 x_0_2_2_MTCH - 1.00284835326 x_0_2_2_NFLX
 - 1.00351595931 x_0_2_2_QCOM - 1.00331496557 x_0_2_2_SBUX
 - 1.32066388626 x_0_2_2_TSLA - 1.01847960393 x_0_2_2_VRTX = 0
budget_in_0_2_2_5: 0.02 o_0_2_2_5_AMD + 0.02 o_0_2_2_5_AMGN
 + 0.02 o_0_2_2_5_ASML + 0.02 o_0_2_2_5_DLTR + 0.02 o_0_2_2_5_MTCH
 + 0.02 o_0_2_2_5_NFLX + 0.02 o_0_2_2_5_QCOM + 0.02 o_0_2_2_5_SBUX
 + 0.02 o_0_2_2_5_TSLA + 0.02 o_0_2_2_5_VRTX + x_0_2_2_5_AMD + x_0_2_2_5_AMGN
 + x_0_2_2_5_ASML + x_0_2_2_5_DLTR + x_0_2_2_5_MTCH + x_0_2_2_5_NFLX
 + x_0_2_2_5_QCOM + x_0_2_2_5_SBUX + x_0_2_2_5_TSLA + x_0_2_2_5_VRTX
 - 0.585995663026 x_0_2_2_AMD - 1.03569913377 x_0_2_2_AMGN
 - 1.18402659232 x_0_2_2_ASML - 0.929233439366 x_0_2_2_DLTR
 - 1.19079067657 x_0_2_2_MTCH - 0.983187902025 x_0_2_2_NFLX
 - 0.951274157605 x_0_2_2_QCOM - 0.867395926077 x_0_2_2_SBUX
 - 0.891307026583 x_0_2_2_TSLA - 1.15142296244 x_0_2_2_VRTX = 0
budget_in_0_2_3: 0.02 o_0_2_3_AMD + 0.02 o_0_2_3_AMGN + 0.02 o_0_2_3_ASML
 + 0.02 o_0_2_3_DLTR + 0.02 o_0_2_3_MTCH + 0.02 o_0_2_3_NFLX
 + 0.02 o_0_2_3_QCOM + 0.02 o_0_2_3_SBUX + 0.02 o_0_2_3_TSLA
 + 0.02 o_0_2_3_VRTX + x_0_2_3_AMD + x_0_2_3_AMGN + x_0_2_3_ASML
 + x_0_2_3_DLTR + x_0_2_3_MTCH + x_0_2_3_NFLX + x_0_2_3_QCOM + x_0_2_3_SBUX
 + x_0_2_3_TSLA + x_0_2_3_VRTX - 1.06577386075 x_0_2_AMD
 - 1.03507492389 x_0_2_AMGN - 0.913186014074 x_0_2_ASML
 - 1.03792048785 x_0_2_DLTR - 1.07482664821 x_0_2_MTCH
 - 0.943989525628 x_0_2_NFLX - 1.06569610607 x_0_2_QCOM
 - 0.978425872544 x_0_2_SBUX - 0.994470881579 x_0_2_TSLA
 - 1.04803668943 x_0_2_VRTX = 0
budget_in_0_2_3_0: 0.02 o_0_2_3_0_AMD + 0.02 o_0_2_3_0_AMGN
 + 0.02 o_0_2_3_0_ASML + 0.02 o_0_2_3_0_DLTR + 0.02 o_0_2_3_0_MTCH
 + 0.02 o_0_2_3_0_NFLX + 0.02 o_0_2_3_0_QCOM + 0.02 o_0_2_3_0_SBUX
 + 0.02 o_0_2_3_0_TSLA + 0.02 o_0_2_3_0_VRTX + x_0_2_3_0_AMD + x_0_2_3_0_AMGN
 + x_0_2_3_0_ASML + x_0_2_3_0_DLTR + x_0_2_3_0_MTCH + x_0_2_3_0_NFLX
 + x_0_2_3_0_QCOM + x_0_2_3_0_SBUX + x_0_2_3_0_TSLA + x_0_2_3_0_VRTX
 - 1.05364921378 x_0_2_3_AMD - 0.818171849341 x_0_2_3_AMGN
 - 0.953643447184 x_0_2_3_ASML - 1.03231944273 x_0_2_3_DLTR
 - 1.11639524579 x_0_2_3_MTCH - 1.07375297771 x_0_2_3_NFLX
 - 1.1195439021 x_0_2_3_QCOM - 1.00757601544 x_0_2_3_SBUX
 - 0.955344087007 x_0_2_3_TSLA - 0.751707597404 x_0_2_3_VRTX = 0
budget_in_0_2_3_1: 0.02 o_0_2_3_1_AMD + 0.02 o_0_2_3_1_AMGN
 + 0.02 o_0_2_3_1_ASML + 0.02 o_0_2_3_1_DLTR + 0.02 o_0_2_3_1_MTCH
 + 0.02 o_0_2_3_1_NFLX + 0.02 o_0_2_3_1_QCOM + 0.02 o_0_2_3_1_SBUX
 + 0.02 o_0_2_3_1_TSLA + 0.02 o_0_2_3_1_VRTX + x_0_2_3_1_AMD + x_0_2_3_1_AMGN
 + x_0_2_3_1_ASML + x_0_2_3_1_DLTR + x_0_2_3_1_MTCH + x_0_2_3_1_NFLX
 + x_0_2_3_1_QCOM + x_0_2_3_1_SBUX + x_0_2_3_1_TSLA + x_0_2_3_1_VRTX
 - 0.977059036146 x_0_2_3_AMD - 1.20894761562 x_0_2_3_AMGN
 - 1.28239683275 x_0_2_3_ASML - 0.956039927346 x_0_2_3_DLTR
 - 0.80880714803 x_0_2_3_MTCH - 0.744609156771 x_0_2_3_NFLX
 - 1.30525839478 x_0_2_3_QCOM - 0.940459144268 x_0_2_3_SBUX
 - 0.842053479564 x_0_2_3_TSLA - 1.24282553258 x_0_2_3_VRTX = 0
budget_in_0_2_3_2: 0.02 o_0_2_3_2_AMD + 0.02 o_0_2_3_2_AMGN
 + 0.02 o_0_2_3_2_ASML + 0.02 o_0_2_3_2_DLTR + 0.02 o_0_2_3_2_MTCH
 + 0.02 o_0_2_3_2_NFLX + 0.02 o_0_2_3_2_QCOM + 0.02 o_0_2_3_2_SBUX
 + 0.02 o_0_2_3_2_TSLA + 0.02 o_0_2_3_2_VRTX + x_0_2_3_2_AMD + x_0_2_3_2_AMGN
 + x_0_2_3_2_ASML + x_0_2_3_2_DLTR + x_0_2_3_2_MTCH + x_0_2_3_2_NFLX
 + x_0_2_3_2_QCOM + x_0_2_3_2_SBUX + x_0_2_3_2_TSLA + x_0_2_3_2_VRTX
 - 0.739359442785 x_0_2_3_AMD - 0.875947611103 x_0_2_3_AMGN
 - 1.15460543136 x_0_2_3_ASML - 1.16605998086 x_0_2_3_DLTR
 - 0.947259152101 x_0_2_3_MTCH - 0.7934281847 x_0_2_3_NFLX
 - 1.05639212388 x_0_2_3_QCOM - 0.872324990284 x_0_2_3_SBUX
 - 1.1726499285 x_0_2_3_TSLA - 1.20049748246 x_0_2_3_VRTX = 0
budget_in_0_2_3_3: 0.02 o_0_2_3_3_AMD + 0.02 o_0_2_3_3_AMGN
 + 0.02 o_0_2_3_3_ASML + 0.02 o_0_2_3_3_DLTR + 0.02 o_0_2_3_3_MTCH
 + 0.02 o_0_2_3_3_NFLX + 0.02 o_0_2_3_3_QCOM + 0.02 o_0_2_3_3_SBUX
 + 0.02 o_0_2_3_3_TSLA + 0.02 o_0_2_3_3_VRTX + x_0_2_3_3_AMD + x_0_2_3_3_AMGN
 + x_0_2_3_3_ASML + x_0_2_3_3_DLTR + x_0_2_3_3_MTCH + x_0_2_3_3_NFLX
 + x_0_2_3_3_QCOM + x_0_2_3_3_SBUX + x_0_2_3_3_TSLA + x_0_2_3_3_VRTX
 - 1.07053055308 x_0_2_3_AMD - 0.879588976858 x_0_2_3_AMGN
 - 0.661166822921 x_0_2_3_ASML - 1.18854808887 x_0_2_3_DLTR
 - 1.00817431417 x_0_2_3_MTCH - 1.24323590081 x_0_2_3_NFLX
 - 1.07125402028 x_0_2_3_QCOM - 0.944616337093 x_0_2_3_SBUX
 - 0.986524199308 x_0_2_3_TSLA - 0.850919865987 x_0_2_3_VRTX = 0
budget_in_0_2_3_4: 0.02 o_0_2_3_4_AMD + 0.02 o_0_2_3_4_AMGN
 + 0.02 o_0_2_3_4_ASML + 0.02 o_0_2_3_4_DLTR + 0.02 o_0_2_3_4_MTCH
 + 0.02 o_0_2_3_4_NFLX + 0.02 o_0_2_3_4_QCOM + 0.02 o_0_2_3_4_SBUX
 + 0.02 o_0_2_3_4_TSLA + 0.02 o_0_2_3_4_VRTX + x_0_2_3_4_AMD + x_0_2_3_4_AMGN
 + x_0_2_3_4_ASML + x_0_2_3_4_DLTR + x_0_2_3_4_MTCH + x_0_2_3_4_NFLX
 + x_0_2_3_4_QCOM + x_0_2_3_4_SBUX + x_0_2_3_4_TSLA + x_0_2_3_4_VRTX
 - 1.23215790665 x_0_2_3_AMD - 0.933488954407 x_0_2_3_AMGN
 - 1.00285755597 x_0_2_3_ASML - 1.00313621706 x_0_2_3_DLTR
 - 1.00273285583 x_0_2_3_MTCH - 1.00284835326 x_0_2_3_NFLX
 - 1.00351595931 x_0_2_3_QCOM - 1.00331496557 x_0_2_3_SBUX
 - 1.32066388626 x_0_2_3_TSLA - 1.01847960393 x_0_2_3_VRTX = 0
budget_in_0_2_3_5: 0.02 o_0_2_3_5_AMD + 0.02 o_0_2_3_5_AMGN
 + 0.02 o_0_2_3_5_ASML + 0.02 o_0_2_3_5_DLTR + 0.02 o_0_2_3_5_MTCH
 + 0.02 o_0_2_3_5_NFLX + 0.02 o_0_2_3_5_QCOM + 0.02 o_0_2_3_5_SBUX
 + 0.02 o_0_2_3_5_TSLA + 0.02 o_0_2_3_5_VRTX + x_0_2_3_5_AMD + x_0_2_3_5_AMGN
 + x_0_2_3_5_ASML + x_0_2_3_5_DLTR + x_0_2_3_5_MTCH + x_0_2_3_5_NFLX
 + x_0_2_3_5_QCOM + x_0_2_3_5_SBUX + x_0_2_3_5_TSLA + x_0_2_3_5_VRTX
 - 0.585995663026 x_0_2_3_AMD - 1.03569913377 x_0_2_3_AMGN
 - 1.18402659232 x_0_2_3_ASML - 0.929233439366 x_0_2_3_DLTR
 - 1.19079067657 x_0_2_3_MTCH - 0.983187902025 x_0_2_3_NFLX
 - 0.951274157605 x_0_2_3_QCOM - 0.867395926077 x_0_2_3_SBUX
 - 0.891307026583 x_0_2_3_TSLA - 1.15142296244 x_0_2_3_VRTX = 0
budget_in_0_2_4: 0.02 o_0_2_4_AMD + 0.02 o_0_2_4_AMGN + 0.02 o_0_2_4_ASML
 + 0.02 o_0_2_4_DLTR + 0.02 o_0_2_4_MTCH + 0.02 o_0_2_4_NFLX
 + 0.02 o_0_2_4_QCOM + 0.02 o_0_2_4_SBUX + 0.02 o_0_2_4_TSLA
 + 0.02 o_0_2_4_VRTX + x_0_2_4_AMD + x_0_2_4_AMGN + x_0_2_4_ASML
 + x_0_2_4_DLTR + x_0_2_4_MTCH + x_0_2_4_NFLX + x_0_2_4_QCOM + x_0_2_4_SBUX
 + x_0_2_4_TSLA + x_0_2_4_VRTX - 1.05394352735 x_0_2_AMD
 - 0.976711950261 x_0_2_AMGN - 0.977290493592 x_0_2_ASML
 - 0.935112839434 x_0_2_DLTR - 1.02541386373 x_0_2_MTCH
 - 0.947100112892 x_0_2_NFLX - 0.968133530923 x_0_2_QCOM
 - 1.18495687839 x_0_2_SBUX - 0.906170331414 x_0_2_TSLA
 - 0.985005398121 x_0_2_VRTX = 0
budget_in_0_2_4_0: 0.02 o_0_2_4_0_AMD + 0.02 o_0_2_4_0_AMGN
 + 0.02 o_0_2_4_0_ASML + 0.02 o_0_2_4_0_DLTR + 0.02 o_0_2_4_0_MTCH
 + 0.02 o_0_2_4_0_NFLX + 0.02 o_0_2_4_0_QCOM + 0.02 o_0_2_4_0_SBUX
 + 0.02 o_0_2_4_0_TSLA + 0.02 o_0_2_4_0_VRTX + x_0_2_4_0_AMD + x_0_2_4_0_AMGN
 + x_0_2_4_0_ASML + x_0_2_4_0_DLTR + x_0_2_4_0_MTCH + x_0_2_4_0_NFLX
 + x_0_2_4_0_QCOM + x_0_2_4_0_SBUX + x_0_2_4_0_TSLA + x_0_2_4_0_VRTX
 - 1.05364921378 x_0_2_4_AMD - 0.818171849341 x_0_2_4_AMGN
 - 0.953643447184 x_0_2_4_ASML - 1.03231944273 x_0_2_4_DLTR
 - 1.11639524579 x_0_2_4_MTCH - 1.07375297771 x_0_2_4_NFLX
 - 1.1195439021 x_0_2_4_QCOM - 1.00757601544 x_0_2_4_SBUX
 - 0.955344087007 x_0_2_4_TSLA - 0.751707597404 x_0_2_4_VRTX = 0
budget_in_0_2_4_1: 0.02 o_0_2_4_1_AMD + 0.02 o_0_2_4_1_AMGN
 + 0.02 o_0_2_4_1_ASML + 0.02 o_0_2_4_1_DLTR + 0.02 o_0_2_4_1_MTCH
 + 0.02 o_0_2_4_1_NFLX + 0.02 o_0_2_4_1_QCOM + 0.02 o_0_2_4_1_SBUX
 + 0.02 o_0_2_4_1_TSLA + 0.02 o_0_2_4_1_VRTX + x_0_2_4_1_AMD + x_0_2_4_1_AMGN
 + x_0_2_4_1_ASML + x_0_2_4_1_DLTR + x_0_2_4_1_MTCH + x_0_2_4_1_NFLX
 + x_0_2_4_1_QCOM + x_0_2_4_1_SBUX + x_0_2_4_1_TSLA + x_0_2_4_1_VRTX
 - 0.977059036146 x_0_2_4_AMD - 1.20894761562 x_0_2_4_AMGN
 - 1.28239683275 x_0_2_4_ASML - 0.956039927346 x_0_2_4_DLTR
 - 0.80880714803 x_0_2_4_MTCH - 0.744609156771 x_0_2_4_NFLX
 - 1.30525839478 x_0_2_4_QCOM - 0.940459144268 x_0_2_4_SBUX
 - 0.842053479564 x_0_2_4_TSLA - 1.24282553258 x_0_2_4_VRTX = 0
budget_in_0_2_4_2: 0.02 o_0_2_4_2_AMD + 0.02 o_0_2_4_2_AMGN
 + 0.02 o_0_2_4_2_ASML + 0.02 o_0_2_4_2_DLTR + 0.02 o_0_2_4_2_MTCH
 + 0.02 o_0_2_4_2_NFLX + 0.02 o_0_2_4_2_QCOM + 0.02 o_0_2_4_2_SBUX
 + 0.02 o_0_2_4_2_TSLA + 0.02 o_0_2_4_2_VRTX + x_0_2_4_2_AMD + x_0_2_4_2_AMGN
 + x_0_2_4_2_ASML + x_0_2_4_2_DLTR + x_0_2_4_2_MTCH + x_0_2_4_2_NFLX
 + x_0_2_4_2_QCOM + x_0_2_4_2_SBUX + x_0_2_4_2_TSLA + x_0_2_4_2_VRTX
 - 0.739359442785 x_0_2_4_AMD - 0.875947611103 x_0_2_4_AMGN
 - 1.15460543136 x_0_2_4_ASML - 1.16605998086 x_0_2_4_DLTR
 - 0.947259152101 x_0_2_4_MTCH - 0.7934281847 x_0_2_4_NFLX
 - 1.05639212388 x_0_2_4_QCOM - 0.872324990284 x_0_2_4_SBUX
 - 1.1726499285 x_0_2_4_TSLA - 1.20049748246 x_0_2_4_VRTX = 0
budget_in_0_2_4_3: 0.02 o_0_2_4_3_AMD + 0.02 o_0_2_4_3_AMGN
 + 0.02 o_0_2_4_3_ASML + 0.02 o_0_2_4_3_DLTR + 0.02 o_0_2_4_3_MTCH
 + 0.02 o_0_2_4_3_NFLX + 0.02 o_0_2_4_3_QCOM + 0.02 o_0_2_4_3_SBUX
 + 0.02 o_0_2_4_3_TSLA + 0.02 o_0_2_4_3_VRTX + x_0_2_4_3_AMD + x_0_2_4_3_AMGN
 + x_0_2_4_3_ASML + x_0_2_4_3_DLTR + x_0_2_4_3_MTCH + x_0_2_4_3_NFLX
 + x_0_2_4_3_QCOM + x_0_2_4_3_SBUX + x_0_2_4_3_TSLA + x_0_2_4_3_VRTX
 - 1.07053055308 x_0_2_4_AMD - 0.879588976858 x_0_2_4_AMGN
 - 0.661166822921 x_0_2_4_ASML - 1.18854808887 x_0_2_4_DLTR
 - 1.00817431417 x_0_2_4_MTCH - 1.24323590081 x_0_2_4_NFLX
 - 1.07125402028 x_0_2_4_QCOM - 0.944616337093 x_0_2_4_SBUX
 - 0.986524199308 x_0_2_4_TSLA - 0.850919865987 x_0_2_4_VRTX = 0
budget_in_0_2_4_4: 0.02 o_0_2_4_4_AMD + 0.02 o_0_2_4_4_AMGN
 + 0.02 o_0_2_4_4_ASML + 0.02 o_0_2_4_4_DLTR + 0.02 o_0_2_4_4_MTCH
 + 0.02 o_0_2_4_4_NFLX + 0.02 o_0_2_4_4_QCOM + 0.02 o_0_2_4_4_SBUX
 + 0.02 o_0_2_4_4_TSLA + 0.02 o_0_2_4_4_VRTX + x_0_2_4_4_AMD + x_0_2_4_4_AMGN
 + x_0_2_4_4_ASML + x_0_2_4_4_DLTR + x_0_2_4_4_MTCH + x_0_2_4_4_NFLX
 + x_0_2_4_4_QCOM + x_0_2_4_4_SBUX + x_0_2_4_4_TSLA + x_0_2_4_4_VRTX
 - 1.23215790665 x_0_2_4_AMD - 0.933488954407 x_0_2_4_AMGN
 - 1.00285755597 x_0_2_4_ASML - 1.00313621706 x_0_2_4_DLTR
 - 1.00273285583 x_0_2_4_MTCH - 1.00284835326 x_0_2_4_NFLX
 - 1.00351595931 x_0_2_4_QCOM - 1.00331496557 x_0_2_4_SBUX
 - 1.32066388626 x_0_2_4_TSLA - 1.01847960393 x_0_2_4_VRTX = 0
budget_in_0_2_4_5: 0.02 o_0_2_4_5_AMD + 0.02 o_0_2_4_5_AMGN
 + 0.02 o_0_2_4_5_ASML + 0.02 o_0_2_4_5_DLTR + 0.02 o_0_2_4_5_MTCH
 + 0.02 o_0_2_4_5_NFLX + 0.02 o_0_2_4_5_QCOM + 0.02 o_0_2_4_5_SBUX
 + 0.02 o_0_2_4_5_TSLA + 0.02 o_0_2_4_5_VRTX + x_0_2_4_5_AMD + x_0_2_4_5_AMGN
 + x_0_2_4_5_ASML + x_0_2_4_5_DLTR + x_0_2_4_5_MTCH + x_0_2_4_5_NFLX
 + x_0_2_4_5_QCOM + x_0_2_4_5_SBUX + x_0_2_4_5_TSLA + x_0_2_4_5_VRTX
 - 0.585995663026 x_0_2_4_AMD - 1.03569913377 x_0_2_4_AMGN
 - 1.18402659232 x_0_2_4_ASML - 0.929233439366 x_0_2_4_DLTR
 - 1.19079067657 x_0_2_4_MTCH - 0.983187902025 x_0_2_4_NFLX
 - 0.951274157605 x_0_2_4_QCOM - 0.867395926077 x_0_2_4_SBUX
 - 0.891307026583 x_0_2_4_TSLA - 1.15142296244 x_0_2_4_VRTX = 0
budget_in_0_2_5: 0.02 o_0_2_5_AMD + 0.02 o_0_2_5_AMGN + 0.02 o_0_2_5_ASML
 + 0.02 o_0_2_5_DLTR + 0.02 o_0_2_5_MTCH + 0.02 o_0_2_5_NFLX
 + 0.02 o_0_2_5_QCOM + 0.02 o_0_2_5_SBUX + 0.02 o_0_2_5_TSLA
 + 0.02 o_0_2_5_VRTX + x_0_2_5_AMD + x_0_2_5_AMGN + x_0_2_5_ASML
 + x_0_2_5_DLTR + x_0_2_5_MTCH + x_0_2_5_NFLX + x_0_2_5_QCOM + x_0_2_5_SBUX
 + x_0_2_5_TSLA + x_0_2_5_VRTX - 0.994646737897 x_0_2_AMD
 - 1.01794807395 x_0_2_AMGN - 1.04626610085 x_0_2_ASML
 - 1.04200474311 x_0_2_DLTR - 0.988764410465 x_0_2_MTCH
 - 1.04336091121 x_0_2_NFLX - 0.975094116505 x_0_2_QCOM
 - 1.05427602198 x_0_2_SBUX - 0.947479777656 x_0_2_TSLA
 - 1.00495598889 x_0_2_VRTX = 0
budget_in_0_2_5_0: 0.02 o_0_2_5_0_AMD + 0.02 o_0_2_5_0_AMGN
 + 0.02 o_0_2_5_0_ASML + 0.02 o_0_2_5_0_DLTR + 0.02 o_0_2_5_0_MTCH
 + 0.02 o_0_2_5_0_NFLX + 0.02 o_0_2_5_0_QCOM + 0.02 o_0_2_5_0_SBUX
 + 0.02 o_0_2_5_0_TSLA + 0.02 o_0_2_5_0_VRTX + x_0_2_5_0_AMD + x_0_2_5_0_AMGN
 + x_0_2_5_0_ASML + x_0_2_5_0_DLTR + x_0_2_5_0_MTCH + x_0_2_5_0_NFLX
 + x_0_2_5_0_QCOM + x_0_2_5_0_SBUX + x_0_2_5_0_TSLA + x_0_2_5_0_VRTX
 - 1.05364921378 x_0_2_5_AMD - 0.818171849341 x_0_2_5_AMGN
 - 0.953643447184 x_0_2_5_ASML - 1.03231944273 x_0_2_5_DLTR
 - 1.11639524579 x_0_2_5_MTCH - 1.07375297771 x_0_2_5_NFLX
 - 1.1195439021 x_0_2_5_QCOM - 1.00757601544 x_0_2_5_SBUX
 - 0.955344087007 x_0_2_5_TSLA - 0.751707597404 x_0_2_5_VRTX = 0
budget_in_0_2_5_1: 0.02 o_0_2_5_1_AMD + 0.02 o_0_2_5_1_AMGN
 + 0.02 o_0_2_5_1_ASML + 0.02 o_0_2_5_1_DLTR + 0.02 o_0_2_5_1_MTCH
 + 0.02 o_0_2_5_1_NFLX + 0.02 o_0_2_5_1_QCOM + 0.02 o_0_2_5_1_SBUX
 + 0.02 o_0_2_5_1_TSLA + 0.02 o_0_2_5_1_VRTX + x_0_2_5_1_AMD + x_0_2_5_1_AMGN
 + x_0_2_5_1_ASML + x_0_2_5_1_DLTR + x_0_2_5_1_MTCH + x_0_2_5_1_NFLX
 + x_0_2_5_1_QCOM + x_0_2_5_1_SBUX + x_0_2_5_1_TSLA + x_0_2_5_1_VRTX
 - 0.977059036146 x_0_2_5_AMD - 1.20894761562 x_0_2_5_AMGN
 - 1.28239683275 x_0_2_5_ASML - 0.956039927346 x_0_2_5_DLTR
 - 0.80880714803 x_0_2_5_MTCH - 0.744609156771 x_0_2_5_NFLX
 - 1.30525839478 x_0_2_5_QCOM - 0.940459144268 x_0_2_5_SBUX
 - 0.842053479564 x_0_2_5_TSLA - 1.24282553258 x_0_2_5_VRTX = 0
budget_in_0_2_5_2: 0.02 o_0_2_5_2_AMD + 0.02 o_0_2_5_2_AMGN
 + 0.02 o_0_2_5_2_ASML + 0.02 o_0_2_5_2_DLTR + 0.02 o_0_2_5_2_MTCH
 + 0.02 o_0_2_5_2_NFLX + 0.02 o_0_2_5_2_QCOM + 0.02 o_0_2_5_2_SBUX
 + 0.02 o_0_2_5_2_TSLA + 0.02 o_0_2_5_2_VRTX + x_0_2_5_2_AMD + x_0_2_5_2_AMGN
 + x_0_2_5_2_ASML + x_0_2_5_2_DLTR + x_0_2_5_2_MTCH + x_0_2_5_2_NFLX
 + x_0_2_5_2_QCOM + x_0_2_5_2_SBUX + x_0_2_5_2_TSLA + x_0_2_5_2_VRTX
 - 0.739359442785 x_0_2_5_AMD - 0.875947611103 x_0_2_5_AMGN
 - 1.15460543136 x_0_2_5_ASML - 1.16605998086 x_0_2_5_DLTR
 - 0.947259152101 x_0_2_5_MTCH - 0.7934281847 x_0_2_5_NFLX
 - 1.05639212388 x_0_2_5_QCOM - 0.872324990284 x_0_2_5_SBUX
 - 1.1726499285 x_0_2_5_TSLA - 1.20049748246 x_0_2_5_VRTX = 0
budget_in_0_2_5_3: 0.02 o_0_2_5_3_AMD + 0.02 o_0_2_5_3_AMGN
 + 0.02 o_0_2_5_3_ASML + 0.02 o_0_2_5_3_DLTR + 0.02 o_0_2_5_3_MTCH
 + 0.02 o_0_2_5_3_NFLX + 0.02 o_0_2_5_3_QCOM + 0.02 o_0_2_5_3_SBUX
 + 0.02 o_0_2_5_3_TSLA + 0.02 o_0_2_5_3_VRTX + x_0_2_5_3_AMD + x_0_2_5_3_AMGN
 + x_0_2_5_3_ASML + x_0_2_5_3_DLTR + x_0_2_5_3_MTCH + x_0_2_5_3_NFLX
 + x_0_2_5_3_QCOM + x_0_2_5_3_SBUX + x_0_2_5_3_TSLA + x_0_2_5_3_VRTX
 - 1.07053055308 x_0_2_5_AMD - 0.879588976858 x_0_2_5_AMGN
 - 0.661166822921 x_0_2_5_ASML - 1.18854808887 x_0_2_5_DLTR
 - 1.00817431417 x_0_2_5_MTCH - 1.24323590081 x_0_2_5_NFLX
 - 1.07125402028 x_0_2_5_QCOM - 0.944616337093 x_0_2_5_SBUX
 - 0.986524199308 x_0_2_5_TSLA - 0.850919865987 x_0_2_5_VRTX = 0
budget_in_0_2_5_4: 0.02 o_0_2_5_4_AMD + 0.02 o_0_2_5_4_AMGN
 + 0.02 o_0_2_5_4_ASML + 0.02 o_0_2_5_4_DLTR + 0.02 o_0_2_5_4_MTCH
 + 0.02 o_0_2_5_4_NFLX + 0.02 o_0_2_5_4_QCOM + 0.02 o_0_2_5_4_SBUX
 + 0.02 o_0_2_5_4_TSLA + 0.02 o_0_2_5_4_VRTX + x_0_2_5_4_AMD + x_0_2_5_4_AMGN
 + x_0_2_5_4_ASML + x_0_2_5_4_DLTR + x_0_2_5_4_MTCH + x_0_2_5_4_NFLX
 + x_0_2_5_4_QCOM + x_0_2_5_4_SBUX + x_0_2_5_4_TSLA + x_0_2_5_4_VRTX
 - 1.23215790665 x_0_2_5_AMD - 0.933488954407 x_0_2_5_AMGN
 - 1.00285755597 x_0_2_5_ASML - 1.00313621706 x_0_2_5_DLTR
 - 1.00273285583 x_0_2_5_MTCH - 1.00284835326 x_0_2_5_NFLX
 - 1.00351595931 x_0_2_5_QCOM - 1.00331496557 x_0_2_5_SBUX
 - 1.32066388626 x_0_2_5_TSLA - 1.01847960393 x_0_2_5_VRTX = 0
budget_in_0_2_5_5: 0.02 o_0_2_5_5_AMD + 0.02 o_0_2_5_5_AMGN
 + 0.02 o_0_2_5_5_ASML + 0.02 o_0_2_5_5_DLTR + 0.02 o_0_2_5_5_MTCH
 + 0.02 o_0_2_5_5_NFLX + 0.02 o_0_2_5_5_QCOM + 0.02 o_0_2_5_5_SBUX
 + 0.02 o_0_2_5_5_TSLA + 0.02 o_0_2_5_5_VRTX + x_0_2_5_5_AMD + x_0_2_5_5_AMGN
 + x_0_2_5_5_ASML + x_0_2_5_5_DLTR + x_0_2_5_5_MTCH + x_0_2_5_5_NFLX
 + x_0_2_5_5_QCOM + x_0_2_5_5_SBUX + x_0_2_5_5_TSLA + x_0_2_5_5_VRTX
 - 0.585995663026 x_0_2_5_AMD - 1.03569913377 x_0_2_5_AMGN
 - 1.18402659232 x_0_2_5_ASML - 0.929233439366 x_0_2_5_DLTR
 - 1.19079067657 x_0_2_5_MTCH - 0.983187902025 x_0_2_5_NFLX
 - 0.951274157605 x_0_2_5_QCOM - 0.867395926077 x_0_2_5_SBUX
 - 0.891307026583 x_0_2_5_TSLA - 1.15142296244 x_0_2_5_VRTX = 0
budget_in_0_2_6: 0.02 o_0_2_6_AMD + 0.02 o_0_2_6_AMGN + 0.02 o_0_2_6_ASML
 + 0.02 o_0_2_6_DLTR + 0.02 o_0_2_6_MTCH + 0.02 o_0_2_6_NFLX
 + 0.02 o_0_2_6_QCOM + 0.02 o_0_2_6_SBUX + 0.02 o_0_2_6_TSLA
 + 0.02 o_0_2_6_VRTX + x_0_2_6_AMD + x_0_2_6_AMGN + x_0_2_6_ASML
 + x_0_2_6_DLTR + x_0_2_6_MTCH + x_0_2_6_NFLX + x_0_2_6_QCOM + x_0_2_6_SBUX
 + x_0_2_6_TSLA + x_0_2_6_VRTX - 1.01392415625 x_0_2_AMD
 - 0.989116583165 x_0_2_AMGN - 1.00233687993 x_0_2_ASML
 - 1.04597807654 x_0_2_DLTR - 0.954747279597 x_0_2_MTCH
 - 0.912941443717 x_0_2_NFLX - 0.999276520842 x_0_2_QCOM
 - 1.08233071653 x_0_2_SBUX - 1.06919498439 x_0_2_TSLA
 - 0.903741883324 x_0_2_VRTX = 0
budget_in_0_2_6_0: 0.02 o_0_2_6_0_AMD + 0.02 o_0_2_6_0_AMGN
 + 0.02 o_0_2_6_0_ASML + 0.02 o_0_2_6_0_DLTR + 0.02 o_0_2_6_0_MTCH
 + 0.02 o_0_2_6_0_NFLX + 0.02 o_0_2_6_0_QCOM + 0.02 o_0_2_6_0_SBUX
 + 0.02 o_0_2_6_0_TSLA + 0.02 o_0_2_6_0_VRTX + x_0_2_6_0_AMD + x_0_2_6_0_AMGN
 + x_0_2_6_0_ASML + x_0_2_6_0_DLTR + x_0_2_6_0_MTCH + x_0_2_6_0_NFLX
 + x_0_2_6_0_QCOM + x_0_2_6_0_SBUX + x_0_2_6_0_TSLA + x_0_2_6_0_VRTX
 - 1.05364921378 x_0_2_6_AMD - 0.818171849341 x_0_2_6_AMGN
 - 0.953643447184 x_0_2_6_ASML - 1.03231944273 x_0_2_6_DLTR
 - 1.11639524579 x_0_2_6_MTCH - 1.07375297771 x_0_2_6_NFLX
 - 1.1195439021 x_0_2_6_QCOM - 1.00757601544 x_0_2_6_SBUX
 - 0.955344087007 x_0_2_6_TSLA - 0.751707597404 x_0_2_6_VRTX = 0
budget_in_0_2_6_1: 0.02 o_0_2_6_1_AMD + 0.02 o_0_2_6_1_AMGN
 + 0.02 o_0_2_6_1_ASML + 0.02 o_0_2_6_1_DLTR + 0.02 o_0_2_6_1_MTCH
 + 0.02 o_0_2_6_1_NFLX + 0.02 o_0_2_6_1_QCOM + 0.02 o_0_2_6_1_SBUX
 + 0.02 o_0_2_6_1_TSLA + 0.02 o_0_2_6_1_VRTX + x_0_2_6_1_AMD + x_0_2_6_1_AMGN
 + x_0_2_6_1_ASML + x_0_2_6_1_DLTR + x_0_2_6_1_MTCH + x_0_2_6_1_NFLX
 + x_0_2_6_1_QCOM + x_0_2_6_1_SBUX + x_0_2_6_1_TSLA + x_0_2_6_1_VRTX
 - 0.977059036146 x_0_2_6_AMD - 1.20894761562 x_0_2_6_AMGN
 - 1.28239683275 x_0_2_6_ASML - 0.956039927346 x_0_2_6_DLTR
 - 0.80880714803 x_0_2_6_MTCH - 0.744609156771 x_0_2_6_NFLX
 - 1.30525839478 x_0_2_6_QCOM - 0.940459144268 x_0_2_6_SBUX
 - 0.842053479564 x_0_2_6_TSLA - 1.24282553258 x_0_2_6_VRTX = 0
budget_in_0_2_6_2: 0.02 o_0_2_6_2_AMD + 0.02 o_0_2_6_2_AMGN
 + 0.02 o_0_2_6_2_ASML + 0.02 o_0_2_6_2_DLTR + 0.02 o_0_2_6_2_MTCH
 + 0.02 o_0_2_6_2_NFLX + 0.02 o_0_2_6_2_QCOM + 0.02 o_0_2_6_2_SBUX
 + 0.02 o_0_2_6_2_TSLA + 0.02 o_0_2_6_2_VRTX + x_0_2_6_2_AMD + x_0_2_6_2_AMGN
 + x_0_2_6_2_ASML + x_0_2_6_2_DLTR + x_0_2_6_2_MTCH + x_0_2_6_2_NFLX
 + x_0_2_6_2_QCOM + x_0_2_6_2_SBUX + x_0_2_6_2_TSLA + x_0_2_6_2_VRTX
 - 0.739359442785 x_0_2_6_AMD - 0.875947611103 x_0_2_6_AMGN
 - 1.15460543136 x_0_2_6_ASML - 1.16605998086 x_0_2_6_DLTR
 - 0.947259152101 x_0_2_6_MTCH - 0.7934281847 x_0_2_6_NFLX
 - 1.05639212388 x_0_2_6_QCOM - 0.872324990284 x_0_2_6_SBUX
 - 1.1726499285 x_0_2_6_TSLA - 1.20049748246 x_0_2_6_VRTX = 0
budget_in_0_2_6_3: 0.02 o_0_2_6_3_AMD + 0.02 o_0_2_6_3_AMGN
 + 0.02 o_0_2_6_3_ASML + 0.02 o_0_2_6_3_DLTR + 0.02 o_0_2_6_3_MTCH
 + 0.02 o_0_2_6_3_NFLX + 0.02 o_0_2_6_3_QCOM + 0.02 o_0_2_6_3_SBUX
 + 0.02 o_0_2_6_3_TSLA + 0.02 o_0_2_6_3_VRTX + x_0_2_6_3_AMD + x_0_2_6_3_AMGN
 + x_0_2_6_3_ASML + x_0_2_6_3_DLTR + x_0_2_6_3_MTCH + x_0_2_6_3_NFLX
 + x_0_2_6_3_QCOM + x_0_2_6_3_SBUX + x_0_2_6_3_TSLA + x_0_2_6_3_VRTX
 - 1.07053055308 x_0_2_6_AMD - 0.879588976858 x_0_2_6_AMGN
 - 0.661166822921 x_0_2_6_ASML - 1.18854808887 x_0_2_6_DLTR
 - 1.00817431417 x_0_2_6_MTCH - 1.24323590081 x_0_2_6_NFLX
 - 1.07125402028 x_0_2_6_QCOM - 0.944616337093 x_0_2_6_SBUX
 - 0.986524199308 x_0_2_6_TSLA - 0.850919865987 x_0_2_6_VRTX = 0
budget_in_0_2_6_4: 0.02 o_0_2_6_4_AMD + 0.02 o_0_2_6_4_AMGN
 + 0.02 o_0_2_6_4_ASML + 0.02 o_0_2_6_4_DLTR + 0.02 o_0_2_6_4_MTCH
 + 0.02 o_0_2_6_4_NFLX + 0.02 o_0_2_6_4_QCOM + 0.02 o_0_2_6_4_SBUX
 + 0.02 o_0_2_6_4_TSLA + 0.02 o_0_2_6_4_VRTX + x_0_2_6_4_AMD + x_0_2_6_4_AMGN
 + x_0_2_6_4_ASML + x_0_2_6_4_DLTR + x_0_2_6_4_MTCH + x_0_2_6_4_NFLX
 + x_0_2_6_4_QCOM + x_0_2_6_4_SBUX + x_0_2_6_4_TSLA + x_0_2_6_4_VRTX
 - 1.23215790665 x_0_2_6_AMD - 0.933488954407 x_0_2_6_AMGN
 - 1.00285755597 x_0_2_6_ASML - 1.00313621706 x_0_2_6_DLTR
 - 1.00273285583 x_0_2_6_MTCH - 1.00284835326 x_0_2_6_NFLX
 - 1.00351595931 x_0_2_6_QCOM - 1.00331496557 x_0_2_6_SBUX
 - 1.32066388626 x_0_2_6_TSLA - 1.01847960393 x_0_2_6_VRTX = 0
budget_in_0_2_6_5: 0.02 o_0_2_6_5_AMD + 0.02 o_0_2_6_5_AMGN
 + 0.02 o_0_2_6_5_ASML + 0.02 o_0_2_6_5_DLTR + 0.02 o_0_2_6_5_MTCH
 + 0.02 o_0_2_6_5_NFLX + 0.02 o_0_2_6_5_QCOM + 0.02 o_0_2_6_5_SBUX
 + 0.02 o_0_2_6_5_TSLA + 0.02 o_0_2_6_5_VRTX + x_0_2_6_5_AMD + x_0_2_6_5_AMGN
 + x_0_2_6_5_ASML + x_0_2_6_5_DLTR + x_0_2_6_5_MTCH + x_0_2_6_5_NFLX
 + x_0_2_6_5_QCOM + x_0_2_6_5_SBUX + x_0_2_6_5_TSLA + x_0_2_6_5_VRTX
 - 0.585995663026 x_0_2_6_AMD - 1.03569913377 x_0_2_6_AMGN
 - 1.18402659232 x_0_2_6_ASML - 0.929233439366 x_0_2_6_DLTR
 - 1.19079067657 x_0_2_6_MTCH - 0.983187902025 x_0_2_6_NFLX
 - 0.951274157605 x_0_2_6_QCOM - 0.867395926077 x_0_2_6_SBUX
 - 0.891307026583 x_0_2_6_TSLA - 1.15142296244 x_0_2_6_VRTX = 0
budget_in_0_2_7: 0.02 o_0_2_7_AMD + 0.02 o_0_2_7_AMGN + 0.02 o_0_2_7_ASML
 + 0.02 o_0_2_7_DLTR + 0.02 o_0_2_7_MTCH + 0.02 o_0_2_7_NFLX
 + 0.02 o_0_2_7_QCOM + 0.02 o_0_2_7_SBUX + 0.02 o_0_2_7_TSLA
 + 0.02 o_0_2_7_VRTX + x_0_2_7_AMD + x_0_2_7_AMGN + x_0_2_7_ASML
 + x_0_2_7_DLTR + x_0_2_7_MTCH + x_0_2_7_NFLX + x_0_2_7_QCOM + x_0_2_7_SBUX
 + x_0_2_7_TSLA + x_0_2_7_VRTX - 1.06429517472 x_0_2_AMD
 - 1.10989245697 x_0_2_AMGN - 1.01659391217 x_0_2_ASML
 - 0.949523265291 x_0_2_DLTR - 0.963874259775 x_0_2_MTCH
 - 0.926513097924 x_0_2_NFLX - 1.09876524362 x_0_2_QCOM
 - 0.972466711832 x_0_2_SBUX - 1.12799377333 x_0_2_TSLA
 - 0.989128882071 x_0_2_VRTX = 0
budget_in_0_2_7_0: 0.02 o_0_2_7_0_AMD + 0.02 o_0_2_7_0_AMGN
 + 0.02 o_0_2_7_0_ASML + 0.02 o_0_2_7_0_DLTR + 0.02 o_0_2_7_0_MTCH
 + 0.02 o_0_2_7_0_NFLX + 0.02 o_0_2_7_0_QCOM + 0.02 o_0_2_7_0_SBUX
 + 0.02 o_0_2_7_0_TSLA + 0.02 o_0_2_7_0_VRTX + x_0_2_7_0_AMD + x_0_2_7_0_AMGN
 + x_0_2_7_0_ASML + x_0_2_7_0_DLTR + x_0_2_7_0_MTCH + x_0_2_7_0_NFLX
 + x_0_2_7_0_QCOM + x_0_2_7_0_SBUX + x_0_2_7_0_TSLA + x_0_2_7_0_VRTX
 - 1.05364921378 x_0_2_7_AMD - 0.818171849341 x_0_2_7_AMGN
 - 0.953643447184 x_0_2_7_ASML - 1.03231944273 x_0_2_7_DLTR
 - 1.11639524579 x_0_2_7_MTCH - 1.07375297771 x_0_2_7_NFLX
 - 1.1195439021 x_0_2_7_QCOM - 1.00757601544 x_0_2_7_SBUX
 - 0.955344087007 x_0_2_7_TSLA - 0.751707597404 x_0_2_7_VRTX = 0
budget_in_0_2_7_1: 0.02 o_0_2_7_1_AMD + 0.02 o_0_2_7_1_AMGN
 + 0.02 o_0_2_7_1_ASML + 0.02 o_0_2_7_1_DLTR + 0.02 o_0_2_7_1_MTCH
 + 0.02 o_0_2_7_1_NFLX + 0.02 o_0_2_7_1_QCOM + 0.02 o_0_2_7_1_SBUX
 + 0.02 o_0_2_7_1_TSLA + 0.02 o_0_2_7_1_VRTX + x_0_2_7_1_AMD + x_0_2_7_1_AMGN
 + x_0_2_7_1_ASML + x_0_2_7_1_DLTR + x_0_2_7_1_MTCH + x_0_2_7_1_NFLX
 + x_0_2_7_1_QCOM + x_0_2_7_1_SBUX + x_0_2_7_1_TSLA + x_0_2_7_1_VRTX
 - 0.977059036146 x_0_2_7_AMD - 1.20894761562 x_0_2_7_AMGN
 - 1.28239683275 x_0_2_7_ASML - 0.956039927346 x_0_2_7_DLTR
 - 0.80880714803 x_0_2_7_MTCH - 0.744609156771 x_0_2_7_NFLX
 - 1.30525839478 x_0_2_7_QCOM - 0.940459144268 x_0_2_7_SBUX
 - 0.842053479564 x_0_2_7_TSLA - 1.24282553258 x_0_2_7_VRTX = 0
budget_in_0_2_7_2: 0.02 o_0_2_7_2_AMD + 0.02 o_0_2_7_2_AMGN
 + 0.02 o_0_2_7_2_ASML + 0.02 o_0_2_7_2_DLTR + 0.02 o_0_2_7_2_MTCH
 + 0.02 o_0_2_7_2_NFLX + 0.02 o_0_2_7_2_QCOM + 0.02 o_0_2_7_2_SBUX
 + 0.02 o_0_2_7_2_TSLA + 0.02 o_0_2_7_2_VRTX + x_0_2_7_2_AMD + x_0_2_7_2_AMGN
 + x_0_2_7_2_ASML + x_0_2_7_2_DLTR + x_0_2_7_2_MTCH + x_0_2_7_2_NFLX
 + x_0_2_7_2_QCOM + x_0_2_7_2_SBUX + x_0_2_7_2_TSLA + x_0_2_7_2_VRTX
 - 0.739359442785 x_0_2_7_AMD - 0.875947611103 x_0_2_7_AMGN
 - 1.15460543136 x_0_2_7_ASML - 1.16605998086 x_0_2_7_DLTR
 - 0.947259152101 x_0_2_7_MTCH - 0.7934281847 x_0_2_7_NFLX
 - 1.05639212388 x_0_2_7_QCOM - 0.872324990284 x_0_2_7_SBUX
 - 1.1726499285 x_0_2_7_TSLA - 1.20049748246 x_0_2_7_VRTX = 0
budget_in_0_2_7_3: 0.02 o_0_2_7_3_AMD + 0.02 o_0_2_7_3_AMGN
 + 0.02 o_0_2_7_3_ASML + 0.02 o_0_2_7_3_DLTR + 0.02 o_0_2_7_3_MTCH
 + 0.02 o_0_2_7_3_NFLX + 0.02 o_0_2_7_3_QCOM + 0.02 o_0_2_7_3_SBUX
 + 0.02 o_0_2_7_3_TSLA + 0.02 o_0_2_7_3_VRTX + x_0_2_7_3_AMD + x_0_2_7_3_AMGN
 + x_0_2_7_3_ASML + x_0_2_7_3_DLTR + x_0_2_7_3_MTCH + x_0_2_7_3_NFLX
 + x_0_2_7_3_QCOM + x_0_2_7_3_SBUX + x_0_2_7_3_TSLA + x_0_2_7_3_VRTX
 - 1.07053055308 x_0_2_7_AMD - 0.879588976858 x_0_2_7_AMGN
 - 0.661166822921 x_0_2_7_ASML - 1.18854808887 x_0_2_7_DLTR
 - 1.00817431417 x_0_2_7_MTCH - 1.24323590081 x_0_2_7_NFLX
 - 1.07125402028 x_0_2_7_QCOM - 0.944616337093 x_0_2_7_SBUX
 - 0.986524199308 x_0_2_7_TSLA - 0.850919865987 x_0_2_7_VRTX = 0
budget_in_0_2_7_4: 0.02 o_0_2_7_4_AMD + 0.02 o_0_2_7_4_AMGN
 + 0.02 o_0_2_7_4_ASML + 0.02 o_0_2_7_4_DLTR + 0.02 o_0_2_7_4_MTCH
 + 0.02 o_0_2_7_4_NFLX + 0.02 o_0_2_7_4_QCOM + 0.02 o_0_2_7_4_SBUX
 + 0.02 o_0_2_7_4_TSLA + 0.02 o_0_2_7_4_VRTX + x_0_2_7_4_AMD + x_0_2_7_4_AMGN
 + x_0_2_7_4_ASML + x_0_2_7_4_DLTR + x_0_2_7_4_MTCH + x_0_2_7_4_NFLX
 + x_0_2_7_4_QCOM + x_0_2_7_4_SBUX + x_0_2_7_4_TSLA + x_0_2_7_4_VRTX
 - 1.23215790665 x_0_2_7_AMD - 0.933488954407 x_0_2_7_AMGN
 - 1.00285755597 x_0_2_7_ASML - 1.00313621706 x_0_2_7_DLTR
 - 1.00273285583 x_0_2_7_MTCH - 1.00284835326 x_0_2_7_NFLX
 - 1.00351595931 x_0_2_7_QCOM - 1.00331496557 x_0_2_7_SBUX
 - 1.32066388626 x_0_2_7_TSLA - 1.01847960393 x_0_2_7_VRTX = 0
budget_in_0_2_7_5: 0.02 o_0_2_7_5_AMD + 0.02 o_0_2_7_5_AMGN
 + 0.02 o_0_2_7_5_ASML + 0.02 o_0_2_7_5_DLTR + 0.02 o_0_2_7_5_MTCH
 + 0.02 o_0_2_7_5_NFLX + 0.02 o_0_2_7_5_QCOM + 0.02 o_0_2_7_5_SBUX
 + 0.02 o_0_2_7_5_TSLA + 0.02 o_0_2_7_5_VRTX + x_0_2_7_5_AMD + x_0_2_7_5_AMGN
 + x_0_2_7_5_ASML + x_0_2_7_5_DLTR + x_0_2_7_5_MTCH + x_0_2_7_5_NFLX
 + x_0_2_7_5_QCOM + x_0_2_7_5_SBUX + x_0_2_7_5_TSLA + x_0_2_7_5_VRTX
 - 0.585995663026 x_0_2_7_AMD - 1.03569913377 x_0_2_7_AMGN
 - 1.18402659232 x_0_2_7_ASML - 0.929233439366 x_0_2_7_DLTR
 - 1.19079067657 x_0_2_7_MTCH - 0.983187902025 x_0_2_7_NFLX
 - 0.951274157605 x_0_2_7_QCOM - 0.867395926077 x_0_2_7_SBUX
 - 0.891307026583 x_0_2_7_TSLA - 1.15142296244 x_0_2_7_VRTX = 0
budget_in_0_3: 0.02 o_0_3_AMD + 0.02 o_0_3_AMGN + 0.02 o_0_3_ASML
 + 0.02 o_0_3_DLTR + 0.02 o_0_3_MTCH + 0.02 o_0_3_NFLX + 0.02 o_0_3_QCOM
 + 0.02 o_0_3_SBUX + 0.02 o_0_3_TSLA + 0.02 o_0_3_VRTX + x_0_3_AMD
 + x_0_3_AMGN + x_0_3_ASML + x_0_3_DLTR + x_0_3_MTCH + x_0_3_NFLX + x_0_3_QCOM
 + x_0_3_SBUX + x_0_3_TSLA + x_0_3_VRTX - 1.03474100926 x_0_AMD
 - 0.985404441561 x_0_AMGN - 1.0158010921 x_0_ASML - 0.983190659026 x_0_DLTR
 - 0.98692699678 x_0_MTCH - 1.08412851265 x_0_NFLX - 0.925806735522 x_0_QCOM
 - 0.990004705251 x_0_SBUX - 1.03105226927 x_0_TSLA - 0.997418385431 x_0_VRTX
 = 0
budget_in_0_3_0: 0.02 o_0_3_0_AMD + 0.02 o_0_3_0_AMGN + 0.02 o_0_3_0_ASML
 + 0.02 o_0_3_0_DLTR + 0.02 o_0_3_0_MTCH + 0.02 o_0_3_0_NFLX
 + 0.02 o_0_3_0_QCOM + 0.02 o_0_3_0_SBUX + 0.02 o_0_3_0_TSLA
 + 0.02 o_0_3_0_VRTX + x_0_3_0_AMD + x_0_3_0_AMGN + x_0_3_0_ASML
 + x_0_3_0_DLTR + x_0_3_0_MTCH + x_0_3_0_NFLX + x_0_3_0_QCOM + x_0_3_0_SBUX
 + x_0_3_0_TSLA + x_0_3_0_VRTX - 0.96241848816 x_0_3_AMD
 - 1.08690542513 x_0_3_AMGN - 0.966418464057 x_0_3_ASML
 - 1.00713245319 x_0_3_DLTR - 1.17362316411 x_0_3_MTCH
 - 0.889751176224 x_0_3_NFLX - 0.981945309162 x_0_3_QCOM
 - 0.993265089565 x_0_3_SBUX - 0.979016562651 x_0_3_TSLA
 - 1.00955107962 x_0_3_VRTX = 0
budget_in_0_3_0_0: 0.02 o_0_3_0_0_AMD + 0.02 o_0_3_0_0_AMGN
 + 0.02 o_0_3_0_0_ASML + 0.02 o_0_3_0_0_DLTR + 0.02 o_0_3_0_0_MTCH
 + 0.02 o_0_3_0_0_NFLX + 0.02 o_0_3_0_0_QCOM + 0.02 o_0_3_0_0_SBUX
 + 0.02 o_0_3_0_0_TSLA + 0.02 o_0_3_0_0_VRTX + x_0_3_0_0_AMD + x_0_3_0_0_AMGN
 + x_0_3_0_0_ASML + x_0_3_0_0_DLTR + x_0_3_0_0_MTCH + x_0_3_0_0_NFLX
 + x_0_3_0_0_QCOM + x_0_3_0_0_SBUX + x_0_3_0_0_TSLA + x_0_3_0_0_VRTX
 - 1.05364921378 x_0_3_0_AMD - 0.818171849341 x_0_3_0_AMGN
 - 0.953643447184 x_0_3_0_ASML - 1.03231944273 x_0_3_0_DLTR
 - 1.11639524579 x_0_3_0_MTCH - 1.07375297771 x_0_3_0_NFLX
 - 1.1195439021 x_0_3_0_QCOM - 1.00757601544 x_0_3_0_SBUX
 - 0.955344087007 x_0_3_0_TSLA - 0.751707597404 x_0_3_0_VRTX = 0
budget_in_0_3_0_1: 0.02 o_0_3_0_1_AMD + 0.02 o_0_3_0_1_AMGN
 + 0.02 o_0_3_0_1_ASML + 0.02 o_0_3_0_1_DLTR + 0.02 o_0_3_0_1_MTCH
 + 0.02 o_0_3_0_1_NFLX + 0.02 o_0_3_0_1_QCOM + 0.02 o_0_3_0_1_SBUX
 + 0.02 o_0_3_0_1_TSLA + 0.02 o_0_3_0_1_VRTX + x_0_3_0_1_AMD + x_0_3_0_1_AMGN
 + x_0_3_0_1_ASML + x_0_3_0_1_DLTR + x_0_3_0_1_MTCH + x_0_3_0_1_NFLX
 + x_0_3_0_1_QCOM + x_0_3_0_1_SBUX + x_0_3_0_1_TSLA + x_0_3_0_1_VRTX
 - 0.977059036146 x_0_3_0_AMD - 1.20894761562 x_0_3_0_AMGN
 - 1.28239683275 x_0_3_0_ASML - 0.956039927346 x_0_3_0_DLTR
 - 0.80880714803 x_0_3_0_MTCH - 0.744609156771 x_0_3_0_NFLX
 - 1.30525839478 x_0_3_0_QCOM - 0.940459144268 x_0_3_0_SBUX
 - 0.842053479564 x_0_3_0_TSLA - 1.24282553258 x_0_3_0_VRTX = 0
budget_in_0_3_0_2: 0.02 o_0_3_0_2_AMD + 0.02 o_0_3_0_2_AMGN
 + 0.02 o_0_3_0_2_ASML + 0.02 o_0_3_0_2_DLTR + 0.02 o_0_3_0_2_MTCH
 + 0.02 o_0_3_0_2_NFLX + 0.02 o_0_3_0_2_QCOM + 0.02 o_0_3_0_2_SBUX
 + 0.02 o_0_3_0_2_TSLA + 0.02 o_0_3_0_2_VRTX + x_0_3_0_2_AMD + x_0_3_0_2_AMGN
 + x_0_3_0_2_ASML + x_0_3_0_2_DLTR + x_0_3_0_2_MTCH + x_0_3_0_2_NFLX
 + x_0_3_0_2_QCOM + x_0_3_0_2_SBUX + x_0_3_0_2_TSLA + x_0_3_0_2_VRTX
 - 0.739359442785 x_0_3_0_AMD - 0.875947611103 x_0_3_0_AMGN
 - 1.15460543136 x_0_3_0_ASML - 1.16605998086 x_0_3_0_DLTR
 - 0.947259152101 x_0_3_0_MTCH - 0.7934281847 x_0_3_0_NFLX
 - 1.05639212388 x_0_3_0_QCOM - 0.872324990284 x_0_3_0_SBUX
 - 1.1726499285 x_0_3_0_TSLA - 1.20049748246 x_0_3_0_VRTX = 0
budget_in_0_3_0_3: 0.02 o_0_3_0_3_AMD + 0.02 o_0_3_0_3_AMGN
 + 0.02 o_0_3_0_3_ASML + 0.02 o_0_3_0_3_DLTR + 0.02 o_0_3_0_3_MTCH
 + 0.02 o_0_3_0_3_NFLX + 0.02 o_0_3_0_3_QCOM + 0.02 o_0_3_0_3_SBUX
 + 0.02 o_0_3_0_3_TSLA + 0.02 o_0_3_0_3_VRTX + x_0_3_0_3_AMD + x_0_3_0_3_AMGN
 + x_0_3_0_3_ASML + x_0_3_0_3_DLTR + x_0_3_0_3_MTCH + x_0_3_0_3_NFLX
 + x_0_3_0_3_QCOM + x_0_3_0_3_SBUX + x_0_3_0_3_TSLA + x_0_3_0_3_VRTX
 - 1.07053055308 x_0_3_0_AMD - 0.879588976858 x_0_3_0_AMGN
 - 0.661166822921 x_0_3_0_ASML - 1.18854808887 x_0_3_0_DLTR
 - 1.00817431417 x_0_3_0_MTCH - 1.24323590081 x_0_3_0_NFLX
 - 1.07125402028 x_0_3_0_QCOM - 0.944616337093 x_0_3_0_SBUX
 - 0.986524199308 x_0_3_0_TSLA - 0.850919865987 x_0_3_0_VRTX = 0
budget_in_0_3_0_4: 0.02 o_0_3_0_4_AMD + 0.02 o_0_3_0_4_AMGN
 + 0.02 o_0_3_0_4_ASML + 0.02 o_0_3_0_4_DLTR + 0.02 o_0_3_0_4_MTCH
 + 0.02 o_0_3_0_4_NFLX + 0.02 o_0_3_0_4_QCOM + 0.02 o_0_3_0_4_SBUX
 + 0.02 o_0_3_0_4_TSLA + 0.02 o_0_3_0_4_VRTX + x_0_3_0_4_AMD + x_0_3_0_4_AMGN
 + x_0_3_0_4_ASML + x_0_3_0_4_DLTR + x_0_3_0_4_MTCH + x_0_3_0_4_NFLX
 + x_0_3_0_4_QCOM + x_0_3_0_4_SBUX + x_0_3_0_4_TSLA + x_0_3_0_4_VRTX
 - 1.23215790665 x_0_3_0_AMD - 0.933488954407 x_0_3_0_AMGN
 - 1.00285755597 x_0_3_0_ASML - 1.00313621706 x_0_3_0_DLTR
 - 1.00273285583 x_0_3_0_MTCH - 1.00284835326 x_0_3_0_NFLX
 - 1.00351595931 x_0_3_0_QCOM - 1.00331496557 x_0_3_0_SBUX
 - 1.32066388626 x_0_3_0_TSLA - 1.01847960393 x_0_3_0_VRTX = 0
budget_in_0_3_0_5: 0.02 o_0_3_0_5_AMD + 0.02 o_0_3_0_5_AMGN
 + 0.02 o_0_3_0_5_ASML + 0.02 o_0_3_0_5_DLTR + 0.02 o_0_3_0_5_MTCH
 + 0.02 o_0_3_0_5_NFLX + 0.02 o_0_3_0_5_QCOM + 0.02 o_0_3_0_5_SBUX
 + 0.02 o_0_3_0_5_TSLA + 0.02 o_0_3_0_5_VRTX + x_0_3_0_5_AMD + x_0_3_0_5_AMGN
 + x_0_3_0_5_ASML + x_0_3_0_5_DLTR + x_0_3_0_5_MTCH + x_0_3_0_5_NFLX
 + x_0_3_0_5_QCOM + x_0_3_0_5_SBUX + x_0_3_0_5_TSLA + x_0_3_0_5_VRTX
 - 0.585995663026 x_0_3_0_AMD - 1.03569913377 x_0_3_0_AMGN
 - 1.18402659232 x_0_3_0_ASML - 0.929233439366 x_0_3_0_DLTR
 - 1.19079067657 x_0_3_0_MTCH - 0.983187902025 x_0_3_0_NFLX
 - 0.951274157605 x_0_3_0_QCOM - 0.867395926077 x_0_3_0_SBUX
 - 0.891307026583 x_0_3_0_TSLA - 1.15142296244 x_0_3_0_VRTX = 0
budget_in_0_3_1: 0.02 o_0_3_1_AMD + 0.02 o_0_3_1_AMGN + 0.02 o_0_3_1_ASML
 + 0.02 o_0_3_1_DLTR + 0.02 o_0_3_1_MTCH + 0.02 o_0_3_1_NFLX
 + 0.02 o_0_3_1_QCOM + 0.02 o_0_3_1_SBUX + 0.02 o_0_3_1_TSLA
 + 0.02 o_0_3_1_VRTX + x_0_3_1_AMD + x_0_3_1_AMGN + x_0_3_1_ASML
 + x_0_3_1_DLTR + x_0_3_1_MTCH + x_0_3_1_NFLX + x_0_3_1_QCOM + x_0_3_1_SBUX
 + x_0_3_1_TSLA + x_0_3_1_VRTX - 0.977233014136 x_0_3_AMD
 - 0.948942094486 x_0_3_AMGN - 1.01837968137 x_0_3_ASML
 - 1.02159515055 x_0_3_DLTR - 1.04465476071 x_0_3_MTCH
 - 1.02637143926 x_0_3_NFLX - 0.958742662682 x_0_3_QCOM
 - 0.993097015219 x_0_3_SBUX - 0.930608290696 x_0_3_TSLA
 - 1.02359326044 x_0_3_VRTX = 0
budget_in_0_3_1_0: 0.02 o_0_3_1_0_AMD + 0.02 o_0_3_1_0_AMGN
 + 0.02 o_0_3_1_0_ASML + 0.02 o_0_3_1_0_DLTR + 0.02 o_0_3_1_0_MTCH
 + 0.02 o_0_3_1_0_NFLX + 0.02 o_0_3_1_0_QCOM + 0.02 o_0_3_1_0_SBUX
 + 0.02 o_0_3_1_0_TSLA + 0.02 o_0_3_1_0_VRTX + x_0_3_1_0_AMD + x_0_3_1_0_AMGN
 + x_0_3_1_0_ASML + x_0_3_1_0_DLTR + x_0_3_1_0_MTCH + x_0_3_1_0_NFLX
 + x_0_3_1_0_QCOM + x_0_3_1_0_SBUX + x_0_3_1_0_TSLA + x_0_3_1_0_VRTX
 - 1.05364921378 x_0_3_1_AMD - 0.818171849341 x_0_3_1_AMGN
 - 0.953643447184 x_0_3_1_ASML - 1.03231944273 x_0_3_1_DLTR
 - 1.11639524579 x_0_3_1_MTCH - 1.07375297771 x_0_3_1_NFLX
 - 1.1195439021 x_0_3_1_QCOM - 1.00757601544 x_0_3_1_SBUX
 - 0.955344087007 x_0_3_1_TSLA - 0.751707597404 x_0_3_1_VRTX = 0
budget_in_0_3_1_1: 0.02 o_0_3_1_1_AMD + 0.02 o_0_3_1_1_AMGN
 + 0.02 o_0_3_1_1_ASML + 0.02 o_0_3_1_1_DLTR + 0.02 o_0_3_1_1_MTCH
 + 0.02 o_0_3_1_1_NFLX + 0.02 o_0_3_1_1_QCOM + 0.02 o_0_3_1_1_SBUX
 + 0.02 o_0_3_1_1_TSLA + 0.02 o_0_3_1_1_VRTX + x_0_3_1_1_AMD + x_0_3_1_1_AMGN
 + x_0_3_1_1_ASML + x_0_3_1_1_DLTR + x_0_3_1_1_MTCH + x_0_3_1_1_NFLX
 + x_0_3_1_1_QCOM + x_0_3_1_1_SBUX + x_0_3_1_1_TSLA + x_0_3_1_1_VRTX
 - 0.977059036146 x_0_3_1_AMD - 1.20894761562 x_0_3_1_AMGN
 - 1.28239683275 x_0_3_1_ASML - 0.956039927346 x_0_3_1_DLTR
 - 0.80880714803 x_0_3_1_MTCH - 0.744609156771 x_0_3_1_NFLX
 - 1.30525839478 x_0_3_1_QCOM - 0.940459144268 x_0_3_1_SBUX
 - 0.842053479564 x_0_3_1_TSLA - 1.24282553258 x_0_3_1_VRTX = 0
budget_in_0_3_1_2: 0.02 o_0_3_1_2_AMD + 0.02 o_0_3_1_2_AMGN
 + 0.02 o_0_3_1_2_ASML + 0.02 o_0_3_1_2_DLTR + 0.02 o_0_3_1_2_MTCH
 + 0.02 o_0_3_1_2_NFLX + 0.02 o_0_3_1_2_QCOM + 0.02 o_0_3_1_2_SBUX
 + 0.02 o_0_3_1_2_TSLA + 0.02 o_0_3_1_2_VRTX + x_0_3_1_2_AMD + x_0_3_1_2_AMGN
 + x_0_3_1_2_ASML + x_0_3_1_2_DLTR + x_0_3_1_2_MTCH + x_0_3_1_2_NFLX
 + x_0_3_1_2_QCOM + x_0_3_1_2_SBUX + x_0_3_1_2_TSLA + x_0_3_1_2_VRTX
 - 0.739359442785 x_0_3_1_AMD - 0.875947611103 x_0_3_1_AMGN
 - 1.15460543136 x_0_3_1_ASML - 1.16605998086 x_0_3_1_DLTR
 - 0.947259152101 x_0_3_1_MTCH - 0.7934281847 x_0_3_1_NFLX
 - 1.05639212388 x_0_3_1_QCOM - 0.872324990284 x_0_3_1_SBUX
 - 1.1726499285 x_0_3_1_TSLA - 1.20049748246 x_0_3_1_VRTX = 0
budget_in_0_3_1_3: 0.02 o_0_3_1_3_AMD + 0.02 o_0_3_1_3_AMGN
 + 0.02 o_0_3_1_3_ASML + 0.02 o_0_3_1_3_DLTR + 0.02 o_0_3_1_3_MTCH
 + 0.02 o_0_3_1_3_NFLX + 0.02 o_0_3_1_3_QCOM + 0.02 o_0_3_1_3_SBUX
 + 0.02 o_0_3_1_3_TSLA + 0.02 o_0_3_1_3_VRTX + x_0_3_1_3_AMD + x_0_3_1_3_AMGN
 + x_0_3_1_3_ASML + x_0_3_1_3_DLTR + x_0_3_1_3_MTCH + x_0_3_1_3_NFLX
 + x_0_3_1_3_QCOM + x_0_3_1_3_SBUX + x_0_3_1_3_TSLA + x_0_3_1_3_VRTX
 - 1.07053055308 x_0_3_1_AMD - 0.879588976858 x_0_3_1_AMGN
 - 0.661166822921 x_0_3_1_ASML - 1.18854808887 x_0_3_1_DLTR
 - 1.00817431417 x_0_3_1_MTCH - 1.24323590081 x_0_3_1_NFLX
 - 1.07125402028 x_0_3_1_QCOM - 0.944616337093 x_0_3_1_SBUX
 - 0.986524199308 x_0_3_1_TSLA - 0.850919865987 x_0_3_1_VRTX = 0
budget_in_0_3_1_4: 0.02 o_0_3_1_4_AMD + 0.02 o_0_3_1_4_AMGN
 + 0.02 o_0_3_1_4_ASML + 0.02 o_0_3_1_4_DLTR + 0.02 o_0_3_1_4_MTCH
 + 0.02 o_0_3_1_4_NFLX + 0.02 o_0_3_1_4_QCOM + 0.02 o_0_3_1_4_SBUX
 + 0.02 o_0_3_1_4_TSLA + 0.02 o_0_3_1_4_VRTX + x_0_3_1_4_AMD + x_0_3_1_4_AMGN
 + x_0_3_1_4_ASML + x_0_3_1_4_DLTR + x_0_3_1_4_MTCH + x_0_3_1_4_NFLX
 + x_0_3_1_4_QCOM + x_0_3_1_4_SBUX + x_0_3_1_4_TSLA + x_0_3_1_4_VRTX
 - 1.23215790665 x_0_3_1_AMD - 0.933488954407 x_0_3_1_AMGN
 - 1.00285755597 x_0_3_1_ASML - 1.00313621706 x_0_3_1_DLTR
 - 1.00273285583 x_0_3_1_MTCH - 1.00284835326 x_0_3_1_NFLX
 - 1.00351595931 x_0_3_1_QCOM - 1.00331496557 x_0_3_1_SBUX
 - 1.32066388626 x_0_3_1_TSLA - 1.01847960393 x_0_3_1_VRTX = 0
budget_in_0_3_1_5: 0.02 o_0_3_1_5_AMD + 0.02 o_0_3_1_5_AMGN
 + 0.02 o_0_3_1_5_ASML + 0.02 o_0_3_1_5_DLTR + 0.02 o_0_3_1_5_MTCH
 + 0.02 o_0_3_1_5_NFLX + 0.02 o_0_3_1_5_QCOM + 0.02 o_0_3_1_5_SBUX
 + 0.02 o_0_3_1_5_TSLA + 0.02 o_0_3_1_5_VRTX + x_0_3_1_5_AMD + x_0_3_1_5_AMGN
 + x_0_3_1_5_ASML + x_0_3_1_5_DLTR + x_0_3_1_5_MTCH + x_0_3_1_5_NFLX
 + x_0_3_1_5_QCOM + x_0_3_1_5_SBUX + x_0_3_1_5_TSLA + x_0_3_1_5_VRTX
 - 0.585995663026 x_0_3_1_AMD - 1.03569913377 x_0_3_1_AMGN
 - 1.18402659232 x_0_3_1_ASML - 0.929233439366 x_0_3_1_DLTR
 - 1.19079067657 x_0_3_1_MTCH - 0.983187902025 x_0_3_1_NFLX
 - 0.951274157605 x_0_3_1_QCOM - 0.867395926077 x_0_3_1_SBUX
 - 0.891307026583 x_0_3_1_TSLA - 1.15142296244 x_0_3_1_VRTX = 0
budget_in_0_3_2: 0.02 o_0_3_2_AMD + 0.02 o_0_3_2_AMGN + 0.02 o_0_3_2_ASML
 + 0.02 o_0_3_2_DLTR + 0.02 o_0_3_2_MTCH + 0.02 o_0_3_2_NFLX
 + 0.02 o_0_3_2_QCOM + 0.02 o_0_3_2_SBUX + 0.02 o_0_3_2_TSLA
 + 0.02 o_0_3_2_VRTX + x_0_3_2_AMD + x_0_3_2_AMGN + x_0_3_2_ASML
 + x_0_3_2_DLTR + x_0_3_2_MTCH + x_0_3_2_NFLX + x_0_3_2_QCOM + x_0_3_2_SBUX
 + x_0_3_2_TSLA + x_0_3_2_VRTX - 1.06844410226 x_0_3_AMD
 - 1.0214645984 x_0_3_AMGN - 1.00668679697 x_0_3_ASML
 - 1.04423130986 x_0_3_DLTR - 0.949671554363 x_0_3_MTCH
 - 1.03309879738 x_0_3_NFLX - 0.99111313265 x_0_3_QCOM
 - 1.02397543285 x_0_3_SBUX - 0.967333228097 x_0_3_TSLA
 - 0.961532351943 x_0_3_VRTX = 0
budget_in_0_3_2_0: 0.02 o_0_3_2_0_AMD + 0.02 o_0_3_2_0_AMGN
 + 0.02 o_0_3_2_0_ASML + 0.02 o_0_3_2_0_DLTR + 0.02 o_0_3_2_0_MTCH
 + 0.02 o_0_3_2_0_NFLX + 0.02 o_0_3_2_0_QCOM + 0.02 o_0_3_2_0_SBUX
 + 0.02 o_0_3_2_0_TSLA + 0.02 o_0_3_2_0_VRTX + x_0_3_2_0_AMD + x_0_3_2_0_AMGN
 + x_0_3_2_0_ASML + x_0_3_2_0_DLTR + x_0_3_2_0_MTCH + x_0_3_2_0_NFLX
 + x_0_3_2_0_QCOM + x_0_3_2_0_SBUX + x_0_3_2_0_TSLA + x_0_3_2_0_VRTX
 - 1.05364921378 x_0_3_2_AMD - 0.818171849341 x_0_3_2_AMGN
 - 0.953643447184 x_0_3_2_ASML - 1.03231944273 x_0_3_2_DLTR
 - 1.11639524579 x_0_3_2_MTCH - 1.07375297771 x_0_3_2_NFLX
 - 1.1195439021 x_0_3_2_QCOM - 1.00757601544 x_0_3_2_SBUX
 - 0.955344087007 x_0_3_2_TSLA - 0.751707597404 x_0_3_2_VRTX = 0
budget_in_0_3_2_1: 0.02 o_0_3_2_1_AMD + 0.02 o_0_3_2_1_AMGN
 + 0.02 o_0_3_2_1_ASML + 0.02 o_0_3_2_1_DLTR + 0.02 o_0_3_2_1_MTCH
 + 0.02 o_0_3_2_1_NFLX + 0.02 o_0_3_2_1_QCOM + 0.02 o_0_3_2_1_SBUX
 + 0.02 o_0_3_2_1_TSLA + 0.02 o_0_3_2_1_VRTX + x_0_3_2_1_AMD + x_0_3_2_1_AMGN
 + x_0_3_2_1_ASML + x_0_3_2_1_DLTR + x_0_3_2_1_MTCH + x_0_3_2_1_NFLX
 + x_0_3_2_1_QCOM + x_0_3_2_1_SBUX + x_0_3_2_1_TSLA + x_0_3_2_1_VRTX
 - 0.977059036146 x_0_3_2_AMD - 1.20894761562 x_0_3_2_AMGN
 - 1.28239683275 x_0_3_2_ASML - 0.956039927346 x_0_3_2_DLTR
 - 0.80880714803 x_0_3_2_MTCH - 0.744609156771 x_0_3_2_NFLX
 - 1.30525839478 x_0_3_2_QCOM - 0.940459144268 x_0_3_2_SBUX
 - 0.842053479564 x_0_3_2_TSLA - 1.24282553258 x_0_3_2_VRTX = 0
budget_in_0_3_2_2: 0.02 o_0_3_2_2_AMD + 0.02 o_0_3_2_2_AMGN
 + 0.02 o_0_3_2_2_ASML + 0.02 o_0_3_2_2_DLTR + 0.02 o_0_3_2_2_MTCH
 + 0.02 o_0_3_2_2_NFLX + 0.02 o_0_3_2_2_QCOM + 0.02 o_0_3_2_2_SBUX
 + 0.02 o_0_3_2_2_TSLA + 0.02 o_0_3_2_2_VRTX + x_0_3_2_2_AMD + x_0_3_2_2_AMGN
 + x_0_3_2_2_ASML + x_0_3_2_2_DLTR + x_0_3_2_2_MTCH + x_0_3_2_2_NFLX
 + x_0_3_2_2_QCOM + x_0_3_2_2_SBUX + x_0_3_2_2_TSLA + x_0_3_2_2_VRTX
 - 0.739359442785 x_0_3_2_AMD - 0.875947611103 x_0_3_2_AMGN
 - 1.15460543136 x_0_3_2_ASML - 1.16605998086 x_0_3_2_DLTR
 - 0.947259152101 x_0_3_2_MTCH - 0.7934281847 x_0_3_2_NFLX
 - 1.05639212388 x_0_3_2_QCOM - 0.872324990284 x_0_3_2_SBUX
 - 1.1726499285 x_0_3_2_TSLA - 1.20049748246 x_0_3_2_VRTX = 0
budget_in_0_3_2_3: 0.02 o_0_3_2_3_AMD + 0.02 o_0_3_2_3_AMGN
 + 0.02 o_0_3_2_3_ASML + 0.02 o_0_3_2_3_DLTR + 0.02 o_0_3_2_3_MTCH
 + 0.02 o_0_3_2_3_NFLX + 0.02 o_0_3_2_3_QCOM + 0.02 o_0_3_2_3_SBUX
 + 0.02 o_0_3_2_3_TSLA + 0.02 o_0_3_2_3_VRTX + x_0_3_2_3_AMD + x_0_3_2_3_AMGN
 + x_0_3_2_3_ASML + x_0_3_2_3_DLTR + x_0_3_2_3_MTCH + x_0_3_2_3_NFLX
 + x_0_3_2_3_QCOM + x_0_3_2_3_SBUX + x_0_3_2_3_TSLA + x_0_3_2_3_VRTX
 - 1.07053055308 x_0_3_2_AMD - 0.879588976858 x_0_3_2_AMGN
 - 0.661166822921 x_0_3_2_ASML - 1.18854808887 x_0_3_2_DLTR
 - 1.00817431417 x_0_3_2_MTCH - 1.24323590081 x_0_3_2_NFLX
 - 1.07125402028 x_0_3_2_QCOM - 0.944616337093 x_0_3_2_SBUX
 - 0.986524199308 x_0_3_2_TSLA - 0.850919865987 x_0_3_2_VRTX = 0
budget_in_0_3_2_4: 0.02 o_0_3_2_4_AMD + 0.02 o_0_3_2_4_AMGN
 + 0.02 o_0_3_2_4_ASML + 0.02 o_0_3_2_4_DLTR + 0.02 o_0_3_2_4_MTCH
 + 0.02 o_0_3_2_4_NFLX + 0.02 o_0_3_2_4_QCOM + 0.02 o_0_3_2_4_SBUX
 + 0.02 o_0_3_2_4_TSLA + 0.02 o_0_3_2_4_VRTX + x_0_3_2_4_AMD + x_0_3_2_4_AMGN
 + x_0_3_2_4_ASML + x_0_3_2_4_DLTR + x_0_3_2_4_MTCH + x_0_3_2_4_NFLX
 + x_0_3_2_4_QCOM + x_0_3_2_4_SBUX + x_0_3_2_4_TSLA + x_0_3_2_4_VRTX
 - 1.23215790665 x_0_3_2_AMD - 0.933488954407 x_0_3_2_AMGN
 - 1.00285755597 x_0_3_2_ASML - 1.00313621706 x_0_3_2_DLTR
 - 1.00273285583 x_0_3_2_MTCH - 1.00284835326 x_0_3_2_NFLX
 - 1.00351595931 x_0_3_2_QCOM - 1.00331496557 x_0_3_2_SBUX
 - 1.32066388626 x_0_3_2_TSLA - 1.01847960393 x_0_3_2_VRTX = 0
budget_in_0_3_2_5: 0.02 o_0_3_2_5_AMD + 0.02 o_0_3_2_5_AMGN
 + 0.02 o_0_3_2_5_ASML + 0.02 o_0_3_2_5_DLTR + 0.02 o_0_3_2_5_MTCH
 + 0.02 o_0_3_2_5_NFLX + 0.02 o_0_3_2_5_QCOM + 0.02 o_0_3_2_5_SBUX
 + 0.02 o_0_3_2_5_TSLA + 0.02 o_0_3_2_5_VRTX + x_0_3_2_5_AMD + x_0_3_2_5_AMGN
 + x_0_3_2_5_ASML + x_0_3_2_5_DLTR + x_0_3_2_5_MTCH + x_0_3_2_5_NFLX
 + x_0_3_2_5_QCOM + x_0_3_2_5_SBUX + x_0_3_2_5_TSLA + x_0_3_2_5_VRTX
 - 0.585995663026 x_0_3_2_AMD - 1.03569913377 x_0_3_2_AMGN
 - 1.18402659232 x_0_3_2_ASML - 0.929233439366 x_0_3_2_DLTR
 - 1.19079067657 x_0_3_2_MTCH - 0.983187902025 x_0_3_2_NFLX
 - 0.951274157605 x_0_3_2_QCOM - 0.867395926077 x_0_3_2_SBUX
 - 0.891307026583 x_0_3_2_TSLA - 1.15142296244 x_0_3_2_VRTX = 0
budget_in_0_3_3: 0.02 o_0_3_3_AMD + 0.02 o_0_3_3_AMGN + 0.02 o_0_3_3_ASML
 + 0.02 o_0_3_3_DLTR + 0.02 o_0_3_3_MTCH + 0.02 o_0_3_3_NFLX
 + 0.02 o_0_3_3_QCOM + 0.02 o_0_3_3_SBUX + 0.02 o_0_3_3_TSLA
 + 0.02 o_0_3_3_VRTX + x_0_3_3_AMD + x_0_3_3_AMGN + x_0_3_3_ASML
 + x_0_3_3_DLTR + x_0_3_3_MTCH + x_0_3_3_NFLX + x_0_3_3_QCOM + x_0_3_3_SBUX
 + x_0_3_3_TSLA + x_0_3_3_VRTX - 1.06577386075 x_0_3_AMD
 - 1.03507492389 x_0_3_AMGN - 0.913186014074 x_0_3_ASML
 - 1.03792048785 x_0_3_DLTR - 1.07482664821 x_0_3_MTCH
 - 0.943989525628 x_0_3_NFLX - 1.06569610607 x_0_3_QCOM
 - 0.978425872544 x_0_3_SBUX - 0.994470881579 x_0_3_TSLA
 - 1.04803668943 x_0_3_VRTX = 0
budget_in_0_3_3_0: 0.02 o_0_3_3_0_AMD + 0.02 o_0_3_3_0_AMGN
 + 0.02 o_0_3_3_0_ASML + 0.02 o_0_3_3_0_DLTR + 0.02 o_0_3_3_0_MTCH
 + 0.02 o_0_3_3_0_NFLX + 0.02 o_0_3_3_0_QCOM + 0.02 o_0_3_3_0_SBUX
 + 0.02 o_0_3_3_0_TSLA + 0.02 o_0_3_3_0_VRTX + x_0_3_3_0_AMD + x_0_3_3_0_AMGN
 + x_0_3_3_0_ASML + x_0_3_3_0_DLTR + x_0_3_3_0_MTCH + x_0_3_3_0_NFLX
 + x_0_3_3_0_QCOM + x_0_3_3_0_SBUX + x_0_3_3_0_TSLA + x_0_3_3_0_VRTX
 - 1.05364921378 x_0_3_3_AMD - 0.818171849341 x_0_3_3_AMGN
 - 0.953643447184 x_0_3_3_ASML - 1.03231944273 x_0_3_3_DLTR
 - 1.11639524579 x_0_3_3_MTCH - 1.07375297771 x_0_3_3_NFLX
 - 1.1195439021 x_0_3_3_QCOM - 1.00757601544 x_0_3_3_SBUX
 - 0.955344087007 x_0_3_3_TSLA - 0.751707597404 x_0_3_3_VRTX = 0
budget_in_0_3_3_1: 0.02 o_0_3_3_1_AMD + 0.02 o_0_3_3_1_AMGN
 + 0.02 o_0_3_3_1_ASML + 0.02 o_0_3_3_1_DLTR + 0.02 o_0_3_3_1_MTCH
 + 0.02 o_0_3_3_1_NFLX + 0.02 o_0_3_3_1_QCOM + 0.02 o_0_3_3_1_SBUX
 + 0.02 o_0_3_3_1_TSLA + 0.02 o_0_3_3_1_VRTX + x_0_3_3_1_AMD + x_0_3_3_1_AMGN
 + x_0_3_3_1_ASML + x_0_3_3_1_DLTR + x_0_3_3_1_MTCH + x_0_3_3_1_NFLX
 + x_0_3_3_1_QCOM + x_0_3_3_1_SBUX + x_0_3_3_1_TSLA + x_0_3_3_1_VRTX
 - 0.977059036146 x_0_3_3_AMD - 1.20894761562 x_0_3_3_AMGN
 - 1.28239683275 x_0_3_3_ASML - 0.956039927346 x_0_3_3_DLTR
 - 0.80880714803 x_0_3_3_MTCH - 0.744609156771 x_0_3_3_NFLX
 - 1.30525839478 x_0_3_3_QCOM - 0.940459144268 x_0_3_3_SBUX
 - 0.842053479564 x_0_3_3_TSLA - 1.24282553258 x_0_3_3_VRTX = 0
budget_in_0_3_3_2: 0.02 o_0_3_3_2_AMD + 0.02 o_0_3_3_2_AMGN
 + 0.02 o_0_3_3_2_ASML + 0.02 o_0_3_3_2_DLTR + 0.02 o_0_3_3_2_MTCH
 + 0.02 o_0_3_3_2_NFLX + 0.02 o_0_3_3_2_QCOM + 0.02 o_0_3_3_2_SBUX
 + 0.02 o_0_3_3_2_TSLA + 0.02 o_0_3_3_2_VRTX + x_0_3_3_2_AMD + x_0_3_3_2_AMGN
 + x_0_3_3_2_ASML + x_0_3_3_2_DLTR + x_0_3_3_2_MTCH + x_0_3_3_2_NFLX
 + x_0_3_3_2_QCOM + x_0_3_3_2_SBUX + x_0_3_3_2_TSLA + x_0_3_3_2_VRTX
 - 0.739359442785 x_0_3_3_AMD - 0.875947611103 x_0_3_3_AMGN
 - 1.15460543136 x_0_3_3_ASML - 1.16605998086 x_0_3_3_DLTR
 - 0.947259152101 x_0_3_3_MTCH - 0.7934281847 x_0_3_3_NFLX
 - 1.05639212388 x_0_3_3_QCOM - 0.872324990284 x_0_3_3_SBUX
 - 1.1726499285 x_0_3_3_TSLA - 1.20049748246 x_0_3_3_VRTX = 0
budget_in_0_3_3_3: 0.02 o_0_3_3_3_AMD + 0.02 o_0_3_3_3_AMGN
 + 0.02 o_0_3_3_3_ASML + 0.02 o_0_3_3_3_DLTR + 0.02 o_0_3_3_3_MTCH
 + 0.02 o_0_3_3_3_NFLX + 0.02 o_0_3_3_3_QCOM + 0.02 o_0_3_3_3_SBUX
 + 0.02 o_0_3_3_3_TSLA + 0.02 o_0_3_3_3_VRTX + x_0_3_3_3_AMD + x_0_3_3_3_AMGN
 + x_0_3_3_3_ASML + x_0_3_3_3_DLTR + x_0_3_3_3_MTCH + x_0_3_3_3_NFLX
 + x_0_3_3_3_QCOM + x_0_3_3_3_SBUX + x_0_3_3_3_TSLA + x_0_3_3_3_VRTX
 - 1.07053055308 x_0_3_3_AMD - 0.879588976858 x_0_3_3_AMGN
 - 0.661166822921 x_0_3_3_ASML - 1.18854808887 x_0_3_3_DLTR
 - 1.00817431417 x_0_3_3_MTCH - 1.24323590081 x_0_3_3_NFLX
 - 1.07125402028 x_0_3_3_QCOM - 0.944616337093 x_0_3_3_SBUX
 - 0.986524199308 x_0_3_3_TSLA - 0.850919865987 x_0_3_3_VRTX = 0
budget_in_0_3_3_4: 0.02 o_0_3_3_4_AMD + 0.02 o_0_3_3_4_AMGN
 + 0.02 o_0_3_3_4_ASML + 0.02 o_0_3_3_4_DLTR + 0.02 o_0_3_3_4_MTCH
 + 0.02 o_0_3_3_4_NFLX + 0.02 o_0_3_3_4_QCOM + 0.02 o_0_3_3_4_SBUX
 + 0.02 o_0_3_3_4_TSLA + 0.02 o_0_3_3_4_VRTX + x_0_3_3_4_AMD + x_0_3_3_4_AMGN
 + x_0_3_3_4_ASML + x_0_3_3_4_DLTR + x_0_3_3_4_MTCH + x_0_3_3_4_NFLX
 + x_0_3_3_4_QCOM + x_0_3_3_4_SBUX + x_0_3_3_4_TSLA + x_0_3_3_4_VRTX
 - 1.23215790665 x_0_3_3_AMD - 0.933488954407 x_0_3_3_AMGN
 - 1.00285755597 x_0_3_3_ASML - 1.00313621706 x_0_3_3_DLTR
 - 1.00273285583 x_0_3_3_MTCH - 1.00284835326 x_0_3_3_NFLX
 - 1.00351595931 x_0_3_3_QCOM - 1.00331496557 x_0_3_3_SBUX
 - 1.32066388626 x_0_3_3_TSLA - 1.01847960393 x_0_3_3_VRTX = 0
budget_in_0_3_3_5: 0.02 o_0_3_3_5_AMD + 0.02 o_0_3_3_5_AMGN
 + 0.02 o_0_3_3_5_ASML + 0.02 o_0_3_3_5_DLTR + 0.02 o_0_3_3_5_MTCH
 + 0.02 o_0_3_3_5_NFLX + 0.02 o_0_3_3_5_QCOM + 0.02 o_0_3_3_5_SBUX
 + 0.02 o_0_3_3_5_TSLA + 0.02 o_0_3_3_5_VRTX + x_0_3_3_5_AMD + x_0_3_3_5_AMGN
 + x_0_3_3_5_ASML + x_0_3_3_5_DLTR + x_0_3_3_5_MTCH + x_0_3_3_5_NFLX
 + x_0_3_3_5_QCOM + x_0_3_3_5_SBUX + x_0_3_3_5_TSLA + x_0_3_3_5_VRTX
 - 0.585995663026 x_0_3_3_AMD - 1.03569913377 x_0_3_3_AMGN
 - 1.18402659232 x_0_3_3_ASML - 0.929233439366 x_0_3_3_DLTR
 - 1.19079067657 x_0_3_3_MTCH - 0.983187902025 x_0_3_3_NFLX
 - 0.951274157605 x_0_3_3_QCOM - 0.867395926077 x_0_3_3_SBUX
 - 0.891307026583 x_0_3_3_TSLA - 1.15142296244 x_0_3_3_VRTX = 0
budget_in_0_3_4: 0.02 o_0_3_4_AMD + 0.02 o_0_3_4_AMGN + 0.02 o_0_3_4_ASML
 + 0.02 o_0_3_4_DLTR + 0.02 o_0_3_4_MTCH + 0.02 o_0_3_4_NFLX
 + 0.02 o_0_3_4_QCOM + 0.02 o_0_3_4_SBUX + 0.02 o_0_3_4_TSLA
 + 0.02 o_0_3_4_VRTX + x_0_3_4_AMD + x_0_3_4_AMGN + x_0_3_4_ASML
 + x_0_3_4_DLTR + x_0_3_4_MTCH + x_0_3_4_NFLX + x_0_3_4_QCOM + x_0_3_4_SBUX
 + x_0_3_4_TSLA + x_0_3_4_VRTX - 1.05394352735 x_0_3_AMD
 - 0.976711950261 x_0_3_AMGN - 0.977290493592 x_0_3_ASML
 - 0.935112839434 x_0_3_DLTR - 1.02541386373 x_0_3_MTCH
 - 0.947100112892 x_0_3_NFLX - 0.968133530923 x_0_3_QCOM
 - 1.18495687839 x_0_3_SBUX - 0.906170331414 x_0_3_TSLA
 - 0.985005398121 x_0_3_VRTX = 0
budget_in_0_3_4_0: 0.02 o_0_3_4_0_AMD + 0.02 o_0_3_4_0_AMGN
 + 0.02 o_0_3_4_0_ASML + 0.02 o_0_3_4_0_DLTR + 0.02 o_0_3_4_0_MTCH
 + 0.02 o_0_3_4_0_NFLX + 0.02 o_0_3_4_0_QCOM + 0.02 o_0_3_4_0_SBUX
 + 0.02 o_0_3_4_0_TSLA + 0.02 o_0_3_4_0_VRTX + x_0_3_4_0_AMD + x_0_3_4_0_AMGN
 + x_0_3_4_0_ASML + x_0_3_4_0_DLTR + x_0_3_4_0_MTCH + x_0_3_4_0_NFLX
 + x_0_3_4_0_QCOM + x_0_3_4_0_SBUX + x_0_3_4_0_TSLA + x_0_3_4_0_VRTX
 - 1.05364921378 x_0_3_4_AMD - 0.818171849341 x_0_3_4_AMGN
 - 0.953643447184 x_0_3_4_ASML - 1.03231944273 x_0_3_4_DLTR
 - 1.11639524579 x_0_3_4_MTCH - 1.07375297771 x_0_3_4_NFLX
 - 1.1195439021 x_0_3_4_QCOM - 1.00757601544 x_0_3_4_SBUX
 - 0.955344087007 x_0_3_4_TSLA - 0.751707597404 x_0_3_4_VRTX = 0
budget_in_0_3_4_1: 0.02 o_0_3_4_1_AMD + 0.02 o_0_3_4_1_AMGN
 + 0.02 o_0_3_4_1_ASML + 0.02 o_0_3_4_1_DLTR + 0.02 o_0_3_4_1_MTCH
 + 0.02 o_0_3_4_1_NFLX + 0.02 o_0_3_4_1_QCOM + 0.02 o_0_3_4_1_SBUX
 + 0.02 o_0_3_4_1_TSLA + 0.02 o_0_3_4_1_VRTX + x_0_3_4_1_AMD + x_0_3_4_1_AMGN
 + x_0_3_4_1_ASML + x_0_3_4_1_DLTR + x_0_3_4_1_MTCH + x_0_3_4_1_NFLX
 + x_0_3_4_1_QCOM + x_0_3_4_1_SBUX + x_0_3_4_1_TSLA + x_0_3_4_1_VRTX
 - 0.977059036146 x_0_3_4_AMD - 1.20894761562 x_0_3_4_AMGN
 - 1.28239683275 x_0_3_4_ASML - 0.956039927346 x_0_3_4_DLTR
 - 0.80880714803 x_0_3_4_MTCH - 0.744609156771 x_0_3_4_NFLX
 - 1.30525839478 x_0_3_4_QCOM - 0.940459144268 x_0_3_4_SBUX
 - 0.842053479564 x_0_3_4_TSLA - 1.24282553258 x_0_3_4_VRTX = 0
budget_in_0_3_4_2: 0.02 o_0_3_4_2_AMD + 0.02 o_0_3_4_2_AMGN
 + 0.02 o_0_3_4_2_ASML + 0.02 o_0_3_4_2_DLTR + 0.02 o_0_3_4_2_MTCH
 + 0.02 o_0_3_4_2_NFLX + 0.02 o_0_3_4_2_QCOM + 0.02 o_0_3_4_2_SBUX
 + 0.02 o_0_3_4_2_TSLA + 0.02 o_0_3_4_2_VRTX + x_0_3_4_2_AMD + x_0_3_4_2_AMGN
 + x_0_3_4_2_ASML + x_0_3_4_2_DLTR + x_0_3_4_2_MTCH + x_0_3_4_2_NFLX
 + x_0_3_4_2_QCOM + x_0_3_4_2_SBUX + x_0_3_4_2_TSLA + x_0_3_4_2_VRTX
 - 0.739359442785 x_0_3_4_AMD - 0.875947611103 x_0_3_4_AMGN
 - 1.15460543136 x_0_3_4_ASML - 1.16605998086 x_0_3_4_DLTR
 - 0.947259152101 x_0_3_4_MTCH - 0.7934281847 x_0_3_4_NFLX
 - 1.05639212388 x_0_3_4_QCOM - 0.872324990284 x_0_3_4_SBUX
 - 1.1726499285 x_0_3_4_TSLA - 1.20049748246 x_0_3_4_VRTX = 0
budget_in_0_3_4_3: 0.02 o_0_3_4_3_AMD + 0.02 o_0_3_4_3_AMGN
 + 0.02 o_0_3_4_3_ASML + 0.02 o_0_3_4_3_DLTR + 0.02 o_0_3_4_3_MTCH
 + 0.02 o_0_3_4_3_NFLX + 0.02 o_0_3_4_3_QCOM + 0.02 o_0_3_4_3_SBUX
 + 0.02 o_0_3_4_3_TSLA + 0.02 o_0_3_4_3_VRTX + x_0_3_4_3_AMD + x_0_3_4_3_AMGN
 + x_0_3_4_3_ASML + x_0_3_4_3_DLTR + x_0_3_4_3_MTCH + x_0_3_4_3_NFLX
 + x_0_3_4_3_QCOM + x_0_3_4_3_SBUX + x_0_3_4_3_TSLA + x_0_3_4_3_VRTX
 - 1.07053055308 x_0_3_4_AMD - 0.879588976858 x_0_3_4_AMGN
 - 0.661166822921 x_0_3_4_ASML - 1.18854808887 x_0_3_4_DLTR
 - 1.00817431417 x_0_3_4_MTCH - 1.24323590081 x_0_3_4_NFLX
 - 1.07125402028 x_0_3_4_QCOM - 0.944616337093 x_0_3_4_SBUX
 - 0.986524199308 x_0_3_4_TSLA - 0.850919865987 x_0_3_4_VRTX = 0
budget_in_0_3_4_4: 0.02 o_0_3_4_4_AMD + 0.02 o_0_3_4_4_AMGN
 + 0.02 o_0_3_4_4_ASML + 0.02 o_0_3_4_4_DLTR + 0.02 o_0_3_4_4_MTCH
 + 0.02 o_0_3_4_4_NFLX + 0.02 o_0_3_4_4_QCOM + 0.02 o_0_3_4_4_SBUX
 + 0.02 o_0_3_4_4_TSLA + 0.02 o_0_3_4_4_VRTX + x_0_3_4_4_AMD + x_0_3_4_4_AMGN
 + x_0_3_4_4_ASML + x_0_3_4_4_DLTR + x_0_3_4_4_MTCH + x_0_3_4_4_NFLX
 + x_0_3_4_4_QCOM + x_0_3_4_4_SBUX + x_0_3_4_4_TSLA + x_0_3_4_4_VRTX
 - 1.23215790665 x_0_3_4_AMD - 0.933488954407 x_0_3_4_AMGN
 - 1.00285755597 x_0_3_4_ASML - 1.00313621706 x_0_3_4_DLTR
 - 1.00273285583 x_0_3_4_MTCH - 1.00284835326 x_0_3_4_NFLX
 - 1.00351595931 x_0_3_4_QCOM - 1.00331496557 x_0_3_4_SBUX
 - 1.32066388626 x_0_3_4_TSLA - 1.01847960393 x_0_3_4_VRTX = 0
budget_in_0_3_4_5: 0.02 o_0_3_4_5_AMD + 0.02 o_0_3_4_5_AMGN
 + 0.02 o_0_3_4_5_ASML + 0.02 o_0_3_4_5_DLTR + 0.02 o_0_3_4_5_MTCH
 + 0.02 o_0_3_4_5_NFLX + 0.02 o_0_3_4_5_QCOM + 0.02 o_0_3_4_5_SBUX
 + 0.02 o_0_3_4_5_TSLA + 0.02 o_0_3_4_5_VRTX + x_0_3_4_5_AMD + x_0_3_4_5_AMGN
 + x_0_3_4_5_ASML + x_0_3_4_5_DLTR + x_0_3_4_5_MTCH + x_0_3_4_5_NFLX
 + x_0_3_4_5_QCOM + x_0_3_4_5_SBUX + x_0_3_4_5_TSLA + x_0_3_4_5_VRTX
 - 0.585995663026 x_0_3_4_AMD - 1.03569913377 x_0_3_4_AMGN
 - 1.18402659232 x_0_3_4_ASML - 0.929233439366 x_0_3_4_DLTR
 - 1.19079067657 x_0_3_4_MTCH - 0.983187902025 x_0_3_4_NFLX
 - 0.951274157605 x_0_3_4_QCOM - 0.867395926077 x_0_3_4_SBUX
 - 0.891307026583 x_0_3_4_TSLA - 1.15142296244 x_0_3_4_VRTX = 0
budget_in_0_3_5: 0.02 o_0_3_5_AMD + 0.02 o_0_3_5_AMGN + 0.02 o_0_3_5_ASML
 + 0.02 o_0_3_5_DLTR + 0.02 o_0_3_5_MTCH + 0.02 o_0_3_5_NFLX
 + 0.02 o_0_3_5_QCOM + 0.02 o_0_3_5_SBUX + 0.02 o_0_3_5_TSLA
 + 0.02 o_0_3_5_VRTX + x_0_3_5_AMD + x_0_3_5_AMGN + x_0_3_5_ASML
 + x_0_3_5_DLTR + x_0_3_5_MTCH + x_0_3_5_NFLX + x_0_3_5_QCOM + x_0_3_5_SBUX
 + x_0_3_5_TSLA + x_0_3_5_VRTX - 0.994646737897 x_0_3_AMD
 - 1.01794807395 x_0_3_AMGN - 1.04626610085 x_0_3_ASML
 - 1.04200474311 x_0_3_DLTR - 0.988764410465 x_0_3_MTCH
 - 1.04336091121 x_0_3_NFLX - 0.975094116505 x_0_3_QCOM
 - 1.05427602198 x_0_3_SBUX - 0.947479777656 x_0_3_TSLA
 - 1.00495598889 x_0_3_VRTX = 0
budget_in_0_3_5_0: 0.02 o_0_3_5_0_AMD + 0.02 o_0_3_5_0_AMGN
 + 0.02 o_0_3_5_0_ASML + 0.02 o_0_3_5_0_DLTR + 0.02 o_0_3_5_0_MTCH
 + 0.02 o_0_3_5_0_NFLX + 0.02 o_0_3_5_0_QCOM + 0.02 o_0_3_5_0_SBUX
 + 0.02 o_0_3_5_0_TSLA + 0.02 o_0_3_5_0_VRTX + x_0_3_5_0_AMD + x_0_3_5_0_AMGN
 + x_0_3_5_0_ASML + x_0_3_5_0_DLTR + x_0_3_5_0_MTCH + x_0_3_5_0_NFLX
 + x_0_3_5_0_QCOM + x_0_3_5_0_SBUX + x_0_3_5_0_TSLA + x_0_3_5_0_VRTX
 - 1.05364921378 x_0_3_5_AMD - 0.818171849341 x_0_3_5_AMGN
 - 0.953643447184 x_0_3_5_ASML - 1.03231944273 x_0_3_5_DLTR
 - 1.11639524579 x_0_3_5_MTCH - 1.07375297771 x_0_3_5_NFLX
 - 1.1195439021 x_0_3_5_QCOM - 1.00757601544 x_0_3_5_SBUX
 - 0.955344087007 x_0_3_5_TSLA - 0.751707597404 x_0_3_5_VRTX = 0
budget_in_0_3_5_1: 0.02 o_0_3_5_1_AMD + 0.02 o_0_3_5_1_AMGN
 + 0.02 o_0_3_5_1_ASML + 0.02 o_0_3_5_1_DLTR + 0.02 o_0_3_5_1_MTCH
 + 0.02 o_0_3_5_1_NFLX + 0.02 o_0_3_5_1_QCOM + 0.02 o_0_3_5_1_SBUX
 + 0.02 o_0_3_5_1_TSLA + 0.02 o_0_3_5_1_VRTX + x_0_3_5_1_AMD + x_0_3_5_1_AMGN
 + x_0_3_5_1_ASML + x_0_3_5_1_DLTR + x_0_3_5_1_MTCH + x_0_3_5_1_NFLX
 + x_0_3_5_1_QCOM + x_0_3_5_1_SBUX + x_0_3_5_1_TSLA + x_0_3_5_1_VRTX
 - 0.977059036146 x_0_3_5_AMD - 1.20894761562 x_0_3_5_AMGN
 - 1.28239683275 x_0_3_5_ASML - 0.956039927346 x_0_3_5_DLTR
 - 0.80880714803 x_0_3_5_MTCH - 0.744609156771 x_0_3_5_NFLX
 - 1.30525839478 x_0_3_5_QCOM - 0.940459144268 x_0_3_5_SBUX
 - 0.842053479564 x_0_3_5_TSLA - 1.24282553258 x_0_3_5_VRTX = 0
budget_in_0_3_5_2: 0.02 o_0_3_5_2_AMD + 0.02 o_0_3_5_2_AMGN
 + 0.02 o_0_3_5_2_ASML + 0.02 o_0_3_5_2_DLTR + 0.02 o_0_3_5_2_MTCH
 + 0.02 o_0_3_5_2_NFLX + 0.02 o_0_3_5_2_QCOM + 0.02 o_0_3_5_2_SBUX
 + 0.02 o_0_3_5_2_TSLA + 0.02 o_0_3_5_2_VRTX + x_0_3_5_2_AMD + x_0_3_5_2_AMGN
 + x_0_3_5_2_ASML + x_0_3_5_2_DLTR + x_0_3_5_2_MTCH + x_0_3_5_2_NFLX
 + x_0_3_5_2_QCOM + x_0_3_5_2_SBUX + x_0_3_5_2_TSLA + x_0_3_5_2_VRTX
 - 0.739359442785 x_0_3_5_AMD - 0.875947611103 x_0_3_5_AMGN
 - 1.15460543136 x_0_3_5_ASML - 1.16605998086 x_0_3_5_DLTR
 - 0.947259152101 x_0_3_5_MTCH - 0.7934281847 x_0_3_5_NFLX
 - 1.05639212388 x_0_3_5_QCOM - 0.872324990284 x_0_3_5_SBUX
 - 1.1726499285 x_0_3_5_TSLA - 1.20049748246 x_0_3_5_VRTX = 0
budget_in_0_3_5_3: 0.02 o_0_3_5_3_AMD + 0.02 o_0_3_5_3_AMGN
 + 0.02 o_0_3_5_3_ASML + 0.02 o_0_3_5_3_DLTR + 0.02 o_0_3_5_3_MTCH
 + 0.02 o_0_3_5_3_NFLX + 0.02 o_0_3_5_3_QCOM + 0.02 o_0_3_5_3_SBUX
 + 0.02 o_0_3_5_3_TSLA + 0.02 o_0_3_5_3_VRTX + x_0_3_5_3_AMD + x_0_3_5_3_AMGN
 + x_0_3_5_3_ASML + x_0_3_5_3_DLTR + x_0_3_5_3_MTCH + x_0_3_5_3_NFLX
 + x_0_3_5_3_QCOM + x_0_3_5_3_SBUX + x_0_3_5_3_TSLA + x_0_3_5_3_VRTX
 - 1.07053055308 x_0_3_5_AMD - 0.879588976858 x_0_3_5_AMGN
 - 0.661166822921 x_0_3_5_ASML - 1.18854808887 x_0_3_5_DLTR
 - 1.00817431417 x_0_3_5_MTCH - 1.24323590081 x_0_3_5_NFLX
 - 1.07125402028 x_0_3_5_QCOM - 0.944616337093 x_0_3_5_SBUX
 - 0.986524199308 x_0_3_5_TSLA - 0.850919865987 x_0_3_5_VRTX = 0
budget_in_0_3_5_4: 0.02 o_0_3_5_4_AMD + 0.02 o_0_3_5_4_AMGN
 + 0.02 o_0_3_5_4_ASML + 0.02 o_0_3_5_4_DLTR + 0.02 o_0_3_5_4_MTCH
 + 0.02 o_0_3_5_4_NFLX + 0.02 o_0_3_5_4_QCOM + 0.02 o_0_3_5_4_SBUX
 + 0.02 o_0_3_5_4_TSLA + 0.02 o_0_3_5_4_VRTX + x_0_3_5_4_AMD + x_0_3_5_4_AMGN
 + x_0_3_5_4_ASML + x_0_3_5_4_DLTR + x_0_3_5_4_MTCH + x_0_3_5_4_NFLX
 + x_0_3_5_4_QCOM + x_0_3_5_4_SBUX + x_0_3_5_4_TSLA + x_0_3_5_4_VRTX
 - 1.23215790665 x_0_3_5_AMD - 0.933488954407 x_0_3_5_AMGN
 - 1.00285755597 x_0_3_5_ASML - 1.00313621706 x_0_3_5_DLTR
 - 1.00273285583 x_0_3_5_MTCH - 1.00284835326 x_0_3_5_NFLX
 - 1.00351595931 x_0_3_5_QCOM - 1.00331496557 x_0_3_5_SBUX
 - 1.32066388626 x_0_3_5_TSLA - 1.01847960393 x_0_3_5_VRTX = 0
budget_in_0_3_5_5: 0.02 o_0_3_5_5_AMD + 0.02 o_0_3_5_5_AMGN
 + 0.02 o_0_3_5_5_ASML + 0.02 o_0_3_5_5_DLTR + 0.02 o_0_3_5_5_MTCH
 + 0.02 o_0_3_5_5_NFLX + 0.02 o_0_3_5_5_QCOM + 0.02 o_0_3_5_5_SBUX
 + 0.02 o_0_3_5_5_TSLA + 0.02 o_0_3_5_5_VRTX + x_0_3_5_5_AMD + x_0_3_5_5_AMGN
 + x_0_3_5_5_ASML + x_0_3_5_5_DLTR + x_0_3_5_5_MTCH + x_0_3_5_5_NFLX
 + x_0_3_5_5_QCOM + x_0_3_5_5_SBUX + x_0_3_5_5_TSLA + x_0_3_5_5_VRTX
 - 0.585995663026 x_0_3_5_AMD - 1.03569913377 x_0_3_5_AMGN
 - 1.18402659232 x_0_3_5_ASML - 0.929233439366 x_0_3_5_DLTR
 - 1.19079067657 x_0_3_5_MTCH - 0.983187902025 x_0_3_5_NFLX
 - 0.951274157605 x_0_3_5_QCOM - 0.867395926077 x_0_3_5_SBUX
 - 0.891307026583 x_0_3_5_TSLA - 1.15142296244 x_0_3_5_VRTX = 0
budget_in_0_3_6: 0.02 o_0_3_6_AMD + 0.02 o_0_3_6_AMGN + 0.02 o_0_3_6_ASML
 + 0.02 o_0_3_6_DLTR + 0.02 o_0_3_6_MTCH + 0.02 o_0_3_6_NFLX
 + 0.02 o_0_3_6_QCOM + 0.02 o_0_3_6_SBUX + 0.02 o_0_3_6_TSLA
 + 0.02 o_0_3_6_VRTX + x_0_3_6_AMD + x_0_3_6_AMGN + x_0_3_6_ASML
 + x_0_3_6_DLTR + x_0_3_6_MTCH + x_0_3_6_NFLX + x_0_3_6_QCOM + x_0_3_6_SBUX
 + x_0_3_6_TSLA + x_0_3_6_VRTX - 1.01392415625 x_0_3_AMD
 - 0.989116583165 x_0_3_AMGN - 1.00233687993 x_0_3_ASML
 - 1.04597807654 x_0_3_DLTR - 0.954747279597 x_0_3_MTCH
 - 0.912941443717 x_0_3_NFLX - 0.999276520842 x_0_3_QCOM
 - 1.08233071653 x_0_3_SBUX - 1.06919498439 x_0_3_TSLA
 - 0.903741883324 x_0_3_VRTX = 0
budget_in_0_3_6_0: 0.02 o_0_3_6_0_AMD + 0.02 o_0_3_6_0_AMGN
 + 0.02 o_0_3_6_0_ASML + 0.02 o_0_3_6_0_DLTR + 0.02 o_0_3_6_0_MTCH
 + 0.02 o_0_3_6_0_NFLX + 0.02 o_0_3_6_0_QCOM + 0.02 o_0_3_6_0_SBUX
 + 0.02 o_0_3_6_0_TSLA + 0.02 o_0_3_6_0_VRTX + x_0_3_6_0_AMD + x_0_3_6_0_AMGN
 + x_0_3_6_0_ASML + x_0_3_6_0_DLTR + x_0_3_6_0_MTCH + x_0_3_6_0_NFLX
 + x_0_3_6_0_QCOM + x_0_3_6_0_SBUX + x_0_3_6_0_TSLA + x_0_3_6_0_VRTX
 - 1.05364921378 x_0_3_6_AMD - 0.818171849341 x_0_3_6_AMGN
 - 0.953643447184 x_0_3_6_ASML - 1.03231944273 x_0_3_6_DLTR
 - 1.11639524579 x_0_3_6_MTCH - 1.07375297771 x_0_3_6_NFLX
 - 1.1195439021 x_0_3_6_QCOM - 1.00757601544 x_0_3_6_SBUX
 - 0.955344087007 x_0_3_6_TSLA - 0.751707597404 x_0_3_6_VRTX = 0
budget_in_0_3_6_1: 0.02 o_0_3_6_1_AMD + 0.02 o_0_3_6_1_AMGN
 + 0.02 o_0_3_6_1_ASML + 0.02 o_0_3_6_1_DLTR + 0.02 o_0_3_6_1_MTCH
 + 0.02 o_0_3_6_1_NFLX + 0.02 o_0_3_6_1_QCOM + 0.02 o_0_3_6_1_SBUX
 + 0.02 o_0_3_6_1_TSLA + 0.02 o_0_3_6_1_VRTX + x_0_3_6_1_AMD + x_0_3_6_1_AMGN
 + x_0_3_6_1_ASML + x_0_3_6_1_DLTR + x_0_3_6_1_MTCH + x_0_3_6_1_NFLX
 + x_0_3_6_1_QCOM + x_0_3_6_1_SBUX + x_0_3_6_1_TSLA + x_0_3_6_1_VRTX
 - 0.977059036146 x_0_3_6_AMD - 1.20894761562 x_0_3_6_AMGN
 - 1.28239683275 x_0_3_6_ASML - 0.956039927346 x_0_3_6_DLTR
 - 0.80880714803 x_0_3_6_MTCH - 0.744609156771 x_0_3_6_NFLX
 - 1.30525839478 x_0_3_6_QCOM - 0.940459144268 x_0_3_6_SBUX
 - 0.842053479564 x_0_3_6_TSLA - 1.24282553258 x_0_3_6_VRTX = 0
budget_in_0_3_6_2: 0.02 o_0_3_6_2_AMD + 0.02 o_0_3_6_2_AMGN
 + 0.02 o_0_3_6_2_ASML + 0.02 o_0_3_6_2_DLTR + 0.02 o_0_3_6_2_MTCH
 + 0.02 o_0_3_6_2_NFLX + 0.02 o_0_3_6_2_QCOM + 0.02 o_0_3_6_2_SBUX
 + 0.02 o_0_3_6_2_TSLA + 0.02 o_0_3_6_2_VRTX + x_0_3_6_2_AMD + x_0_3_6_2_AMGN
 + x_0_3_6_2_ASML + x_0_3_6_2_DLTR + x_0_3_6_2_MTCH + x_0_3_6_2_NFLX
 + x_0_3_6_2_QCOM + x_0_3_6_2_SBUX + x_0_3_6_2_TSLA + x_0_3_6_2_VRTX
 - 0.739359442785 x_0_3_6_AMD - 0.875947611103 x_0_3_6_AMGN
 - 1.15460543136 x_0_3_6_ASML - 1.16605998086 x_0_3_6_DLTR
 - 0.947259152101 x_0_3_6_MTCH - 0.7934281847 x_0_3_6_NFLX
 - 1.05639212388 x_0_3_6_QCOM - 0.872324990284 x_0_3_6_SBUX
 - 1.1726499285 x_0_3_6_TSLA - 1.20049748246 x_0_3_6_VRTX = 0
budget_in_0_3_6_3: 0.02 o_0_3_6_3_AMD + 0.02 o_0_3_6_3_AMGN
 + 0.02 o_0_3_6_3_ASML + 0.02 o_0_3_6_3_DLTR + 0.02 o_0_3_6_3_MTCH
 + 0.02 o_0_3_6_3_NFLX + 0.02 o_0_3_6_3_QCOM + 0.02 o_0_3_6_3_SBUX
 + 0.02 o_0_3_6_3_TSLA + 0.02 o_0_3_6_3_VRTX + x_0_3_6_3_AMD + x_0_3_6_3_AMGN
 + x_0_3_6_3_ASML + x_0_3_6_3_DLTR + x_0_3_6_3_MTCH + x_0_3_6_3_NFLX
 + x_0_3_6_3_QCOM + x_0_3_6_3_SBUX + x_0_3_6_3_TSLA + x_0_3_6_3_VRTX
 - 1.07053055308 x_0_3_6_AMD - 0.879588976858 x_0_3_6_AMGN
 - 0.661166822921 x_0_3_6_ASML - 1.18854808887 x_0_3_6_DLTR
 - 1.00817431417 x_0_3_6_MTCH - 1.24323590081 x_0_3_6_NFLX
 - 1.07125402028 x_0_3_6_QCOM - 0.944616337093 x_0_3_6_SBUX
 - 0.986524199308 x_0_3_6_TSLA - 0.850919865987 x_0_3_6_VRTX = 0
budget_in_0_3_6_4: 0.02 o_0_3_6_4_AMD + 0.02 o_0_3_6_4_AMGN
 + 0.02 o_0_3_6_4_ASML + 0.02 o_0_3_6_4_DLTR + 0.02 o_0_3_6_4_MTCH
 + 0.02 o_0_3_6_4_NFLX + 0.02 o_0_3_6_4_QCOM + 0.02 o_0_3_6_4_SBUX
 + 0.02 o_0_3_6_4_TSLA + 0.02 o_0_3_6_4_VRTX + x_0_3_6_4_AMD + x_0_3_6_4_AMGN
 + x_0_3_6_4_ASML + x_0_3_6_4_DLTR + x_0_3_6_4_MTCH + x_0_3_6_4_NFLX
 + x_0_3_6_4_QCOM + x_0_3_6_4_SBUX + x_0_3_6_4_TSLA + x_0_3_6_4_VRTX
 - 1.23215790665 x_0_3_6_AMD - 0.933488954407 x_0_3_6_AMGN
 - 1.00285755597 x_0_3_6_ASML - 1.00313621706 x_0_3_6_DLTR
 - 1.00273285583 x_0_3_6_MTCH - 1.00284835326 x_0_3_6_NFLX
 - 1.00351595931 x_0_3_6_QCOM - 1.00331496557 x_0_3_6_SBUX
 - 1.32066388626 x_0_3_6_TSLA - 1.01847960393 x_0_3_6_VRTX = 0
budget_in_0_3_6_5: 0.02 o_0_3_6_5_AMD + 0.02 o_0_3_6_5_AMGN
 + 0.02 o_0_3_6_5_ASML + 0.02 o_0_3_6_5_DLTR + 0.02 o_0_3_6_5_MTCH
 + 0.02 o_0_3_6_5_NFLX + 0.02 o_0_3_6_5_QCOM + 0.02 o_0_3_6_5_SBUX
 + 0.02 o_0_3_6_5_TSLA + 0.02 o_0_3_6_5_VRTX + x_0_3_6_5_AMD + x_0_3_6_5_AMGN
 + x_0_3_6_5_ASML + x_0_3_6_5_DLTR + x_0_3_6_5_MTCH + x_0_3_6_5_NFLX
 + x_0_3_6_5_QCOM + x_0_3_6_5_SBUX + x_0_3_6_5_TSLA + x_0_3_6_5_VRTX
 - 0.585995663026 x_0_3_6_AMD - 1.03569913377 x_0_3_6_AMGN
 - 1.18402659232 x_0_3_6_ASML - 0.929233439366 x_0_3_6_DLTR
 - 1.19079067657 x_0_3_6_MTCH - 0.983187902025 x_0_3_6_NFLX
 - 0.951274157605 x_0_3_6_QCOM - 0.867395926077 x_0_3_6_SBUX
 - 0.891307026583 x_0_3_6_TSLA - 1.15142296244 x_0_3_6_VRTX = 0
budget_in_0_3_7: 0.02 o_0_3_7_AMD + 0.02 o_0_3_7_AMGN + 0.02 o_0_3_7_ASML
 + 0.02 o_0_3_7_DLTR + 0.02 o_0_3_7_MTCH + 0.02 o_0_3_7_NFLX
 + 0.02 o_0_3_7_QCOM + 0.02 o_0_3_7_SBUX + 0.02 o_0_3_7_TSLA
 + 0.02 o_0_3_7_VRTX + x_0_3_7_AMD + x_0_3_7_AMGN + x_0_3_7_ASML
 + x_0_3_7_DLTR + x_0_3_7_MTCH + x_0_3_7_NFLX + x_0_3_7_QCOM + x_0_3_7_SBUX
 + x_0_3_7_TSLA + x_0_3_7_VRTX - 1.06429517472 x_0_3_AMD
 - 1.10989245697 x_0_3_AMGN - 1.01659391217 x_0_3_ASML
 - 0.949523265291 x_0_3_DLTR - 0.963874259775 x_0_3_MTCH
 - 0.926513097924 x_0_3_NFLX - 1.09876524362 x_0_3_QCOM
 - 0.972466711832 x_0_3_SBUX - 1.12799377333 x_0_3_TSLA
 - 0.989128882071 x_0_3_VRTX = 0
budget_in_0_3_7_0: 0.02 o_0_3_7_0_AMD + 0.02 o_0_3_7_0_AMGN
 + 0.02 o_0_3_7_0_ASML + 0.02 o_0_3_7_0_DLTR + 0.02 o_0_3_7_0_MTCH
 + 0.02 o_0_3_7_0_NFLX + 0.02 o_0_3_7_0_QCOM + 0.02 o_0_3_7_0_SBUX
 + 0.02 o_0_3_7_0_TSLA + 0.02 o_0_3_7_0_VRTX + x_0_3_7_0_AMD + x_0_3_7_0_AMGN
 + x_0_3_7_0_ASML + x_0_3_7_0_DLTR + x_0_3_7_0_MTCH + x_0_3_7_0_NFLX
 + x_0_3_7_0_QCOM + x_0_3_7_0_SBUX + x_0_3_7_0_TSLA + x_0_3_7_0_VRTX
 - 1.05364921378 x_0_3_7_AMD - 0.818171849341 x_0_3_7_AMGN
 - 0.953643447184 x_0_3_7_ASML - 1.03231944273 x_0_3_7_DLTR
 - 1.11639524579 x_0_3_7_MTCH - 1.07375297771 x_0_3_7_NFLX
 - 1.1195439021 x_0_3_7_QCOM - 1.00757601544 x_0_3_7_SBUX
 - 0.955344087007 x_0_3_7_TSLA - 0.751707597404 x_0_3_7_VRTX = 0
budget_in_0_3_7_1: 0.02 o_0_3_7_1_AMD + 0.02 o_0_3_7_1_AMGN
 + 0.02 o_0_3_7_1_ASML + 0.02 o_0_3_7_1_DLTR + 0.02 o_0_3_7_1_MTCH
 + 0.02 o_0_3_7_1_NFLX + 0.02 o_0_3_7_1_QCOM + 0.02 o_0_3_7_1_SBUX
 + 0.02 o_0_3_7_1_TSLA + 0.02 o_0_3_7_1_VRTX + x_0_3_7_1_AMD + x_0_3_7_1_AMGN
 + x_0_3_7_1_ASML + x_0_3_7_1_DLTR + x_0_3_7_1_MTCH + x_0_3_7_1_NFLX
 + x_0_3_7_1_QCOM + x_0_3_7_1_SBUX + x_0_3_7_1_TSLA + x_0_3_7_1_VRTX
 - 0.977059036146 x_0_3_7_AMD - 1.20894761562 x_0_3_7_AMGN
 - 1.28239683275 x_0_3_7_ASML - 0.956039927346 x_0_3_7_DLTR
 - 0.80880714803 x_0_3_7_MTCH - 0.744609156771 x_0_3_7_NFLX
 - 1.30525839478 x_0_3_7_QCOM - 0.940459144268 x_0_3_7_SBUX
 - 0.842053479564 x_0_3_7_TSLA - 1.24282553258 x_0_3_7_VRTX = 0
budget_in_0_3_7_2: 0.02 o_0_3_7_2_AMD + 0.02 o_0_3_7_2_AMGN
 + 0.02 o_0_3_7_2_ASML + 0.02 o_0_3_7_2_DLTR + 0.02 o_0_3_7_2_MTCH
 + 0.02 o_0_3_7_2_NFLX + 0.02 o_0_3_7_2_QCOM + 0.02 o_0_3_7_2_SBUX
 + 0.02 o_0_3_7_2_TSLA + 0.02 o_0_3_7_2_VRTX + x_0_3_7_2_AMD + x_0_3_7_2_AMGN
 + x_0_3_7_2_ASML + x_0_3_7_2_DLTR + x_0_3_7_2_MTCH + x_0_3_7_2_NFLX
 + x_0_3_7_2_QCOM + x_0_3_7_2_SBUX + x_0_3_7_2_TSLA + x_0_3_7_2_VRTX
 - 0.739359442785 x_0_3_7_AMD - 0.875947611103 x_0_3_7_AMGN
 - 1.15460543136 x_0_3_7_ASML - 1.16605998086 x_0_3_7_DLTR
 - 0.947259152101 x_0_3_7_MTCH - 0.7934281847 x_0_3_7_NFLX
 - 1.05639212388 x_0_3_7_QCOM - 0.872324990284 x_0_3_7_SBUX
 - 1.1726499285 x_0_3_7_TSLA - 1.20049748246 x_0_3_7_VRTX = 0
budget_in_0_3_7_3: 0.02 o_0_3_7_3_AMD + 0.02 o_0_3_7_3_AMGN
 + 0.02 o_0_3_7_3_ASML + 0.02 o_0_3_7_3_DLTR + 0.02 o_0_3_7_3_MTCH
 + 0.02 o_0_3_7_3_NFLX + 0.02 o_0_3_7_3_QCOM + 0.02 o_0_3_7_3_SBUX
 + 0.02 o_0_3_7_3_TSLA + 0.02 o_0_3_7_3_VRTX + x_0_3_7_3_AMD + x_0_3_7_3_AMGN
 + x_0_3_7_3_ASML + x_0_3_7_3_DLTR + x_0_3_7_3_MTCH + x_0_3_7_3_NFLX
 + x_0_3_7_3_QCOM + x_0_3_7_3_SBUX + x_0_3_7_3_TSLA + x_0_3_7_3_VRTX
 - 1.07053055308 x_0_3_7_AMD - 0.879588976858 x_0_3_7_AMGN
 - 0.661166822921 x_0_3_7_ASML - 1.18854808887 x_0_3_7_DLTR
 - 1.00817431417 x_0_3_7_MTCH - 1.24323590081 x_0_3_7_NFLX
 - 1.07125402028 x_0_3_7_QCOM - 0.944616337093 x_0_3_7_SBUX
 - 0.986524199308 x_0_3_7_TSLA - 0.850919865987 x_0_3_7_VRTX = 0
budget_in_0_3_7_4: 0.02 o_0_3_7_4_AMD + 0.02 o_0_3_7_4_AMGN
 + 0.02 o_0_3_7_4_ASML + 0.02 o_0_3_7_4_DLTR + 0.02 o_0_3_7_4_MTCH
 + 0.02 o_0_3_7_4_NFLX + 0.02 o_0_3_7_4_QCOM + 0.02 o_0_3_7_4_SBUX
 + 0.02 o_0_3_7_4_TSLA + 0.02 o_0_3_7_4_VRTX + x_0_3_7_4_AMD + x_0_3_7_4_AMGN
 + x_0_3_7_4_ASML + x_0_3_7_4_DLTR + x_0_3_7_4_MTCH + x_0_3_7_4_NFLX
 + x_0_3_7_4_QCOM + x_0_3_7_4_SBUX + x_0_3_7_4_TSLA + x_0_3_7_4_VRTX
 - 1.23215790665 x_0_3_7_AMD - 0.933488954407 x_0_3_7_AMGN
 - 1.00285755597 x_0_3_7_ASML - 1.00313621706 x_0_3_7_DLTR
 - 1.00273285583 x_0_3_7_MTCH - 1.00284835326 x_0_3_7_NFLX
 - 1.00351595931 x_0_3_7_QCOM - 1.00331496557 x_0_3_7_SBUX
 - 1.32066388626 x_0_3_7_TSLA - 1.01847960393 x_0_3_7_VRTX = 0
budget_in_0_3_7_5: 0.02 o_0_3_7_5_AMD + 0.02 o_0_3_7_5_AMGN
 + 0.02 o_0_3_7_5_ASML + 0.02 o_0_3_7_5_DLTR + 0.02 o_0_3_7_5_MTCH
 + 0.02 o_0_3_7_5_NFLX + 0.02 o_0_3_7_5_QCOM + 0.02 o_0_3_7_5_SBUX
 + 0.02 o_0_3_7_5_TSLA + 0.02 o_0_3_7_5_VRTX + x_0_3_7_5_AMD + x_0_3_7_5_AMGN
 + x_0_3_7_5_ASML + x_0_3_7_5_DLTR + x_0_3_7_5_MTCH + x_0_3_7_5_NFLX
 + x_0_3_7_5_QCOM + x_0_3_7_5_SBUX + x_0_3_7_5_TSLA + x_0_3_7_5_VRTX
 - 0.585995663026 x_0_3_7_AMD - 1.03569913377 x_0_3_7_AMGN
 - 1.18402659232 x_0_3_7_ASML - 0.929233439366 x_0_3_7_DLTR
 - 1.19079067657 x_0_3_7_MTCH - 0.983187902025 x_0_3_7_NFLX
 - 0.951274157605 x_0_3_7_QCOM - 0.867395926077 x_0_3_7_SBUX
 - 0.891307026583 x_0_3_7_TSLA - 1.15142296244 x_0_3_7_VRTX = 0
budget_in_0_4: 0.02 o_0_4_AMD + 0.02 o_0_4_AMGN + 0.02 o_0_4_ASML
 + 0.02 o_0_4_DLTR + 0.02 o_0_4_MTCH + 0.02 o_0_4_NFLX + 0.02 o_0_4_QCOM
 + 0.02 o_0_4_SBUX + 0.02 o_0_4_TSLA + 0.02 o_0_4_VRTX + x_0_4_AMD
 + x_0_4_AMGN + x_0_4_ASML + x_0_4_DLTR + x_0_4_MTCH + x_0_4_NFLX + x_0_4_QCOM
 + x_0_4_SBUX + x_0_4_TSLA + x_0_4_VRTX - 1.08548613156 x_0_AMD
 - 0.941573122254 x_0_AMGN - 1.03521988533 x_0_ASML - 0.939656849972 x_0_DLTR
 - 1.04784874078 x_0_MTCH - 0.972383834936 x_0_NFLX - 0.97439409016 x_0_QCOM
 - 1.02493676894 x_0_SBUX - 0.954180475034 x_0_TSLA - 1.09501193946 x_0_VRTX
 = 0
budget_in_0_4_0: 0.02 o_0_4_0_AMD + 0.02 o_0_4_0_AMGN + 0.02 o_0_4_0_ASML
 + 0.02 o_0_4_0_DLTR + 0.02 o_0_4_0_MTCH + 0.02 o_0_4_0_NFLX
 + 0.02 o_0_4_0_QCOM + 0.02 o_0_4_0_SBUX + 0.02 o_0_4_0_TSLA
 + 0.02 o_0_4_0_VRTX + x_0_4_0_AMD + x_0_4_0_AMGN + x_0_4_0_ASML
 + x_0_4_0_DLTR + x_0_4_0_MTCH + x_0_4_0_NFLX + x_0_4_0_QCOM + x_0_4_0_SBUX
 + x_0_4_0_TSLA + x_0_4_0_VRTX - 0.96241848816 x_0_4_AMD
 - 1.08690542513 x_0_4_AMGN - 0.966418464057 x_0_4_ASML
 - 1.00713245319 x_0_4_DLTR - 1.17362316411 x_0_4_MTCH
 - 0.889751176224 x_0_4_NFLX - 0.981945309162 x_0_4_QCOM
 - 0.993265089565 x_0_4_SBUX - 0.979016562651 x_0_4_TSLA
 - 1.00955107962 x_0_4_VRTX = 0
budget_in_0_4_0_0: 0.02 o_0_4_0_0_AMD + 0.02 o_0_4_0_0_AMGN
 + 0.02 o_0_4_0_0_ASML + 0.02 o_0_4_0_0_DLTR + 0.02 o_0_4_0_0_MTCH
 + 0.02 o_0_4_0_0_NFLX + 0.02 o_0_4_0_0_QCOM + 0.02 o_0_4_0_0_SBUX
 + 0.02 o_0_4_0_0_TSLA + 0.02 o_0_4_0_0_VRTX + x_0_4_0_0_AMD + x_0_4_0_0_AMGN
 + x_0_4_0_0_ASML + x_0_4_0_0_DLTR + x_0_4_0_0_MTCH + x_0_4_0_0_NFLX
 + x_0_4_0_0_QCOM + x_0_4_0_0_SBUX + x_0_4_0_0_TSLA + x_0_4_0_0_VRTX
 - 1.05364921378 x_0_4_0_AMD - 0.818171849341 x_0_4_0_AMGN
 - 0.953643447184 x_0_4_0_ASML - 1.03231944273 x_0_4_0_DLTR
 - 1.11639524579 x_0_4_0_MTCH - 1.07375297771 x_0_4_0_NFLX
 - 1.1195439021 x_0_4_0_QCOM - 1.00757601544 x_0_4_0_SBUX
 - 0.955344087007 x_0_4_0_TSLA - 0.751707597404 x_0_4_0_VRTX = 0
budget_in_0_4_0_1: 0.02 o_0_4_0_1_AMD + 0.02 o_0_4_0_1_AMGN
 + 0.02 o_0_4_0_1_ASML + 0.02 o_0_4_0_1_DLTR + 0.02 o_0_4_0_1_MTCH
 + 0.02 o_0_4_0_1_NFLX + 0.02 o_0_4_0_1_QCOM + 0.02 o_0_4_0_1_SBUX
 + 0.02 o_0_4_0_1_TSLA + 0.02 o_0_4_0_1_VRTX + x_0_4_0_1_AMD + x_0_4_0_1_AMGN
 + x_0_4_0_1_ASML + x_0_4_0_1_DLTR + x_0_4_0_1_MTCH + x_0_4_0_1_NFLX
 + x_0_4_0_1_QCOM + x_0_4_0_1_SBUX + x_0_4_0_1_TSLA + x_0_4_0_1_VRTX
 - 0.977059036146 x_0_4_0_AMD - 1.20894761562 x_0_4_0_AMGN
 - 1.28239683275 x_0_4_0_ASML - 0.956039927346 x_0_4_0_DLTR
 - 0.80880714803 x_0_4_0_MTCH - 0.744609156771 x_0_4_0_NFLX
 - 1.30525839478 x_0_4_0_QCOM - 0.940459144268 x_0_4_0_SBUX
 - 0.842053479564 x_0_4_0_TSLA - 1.24282553258 x_0_4_0_VRTX = 0
budget_in_0_4_0_2: 0.02 o_0_4_0_2_AMD + 0.02 o_0_4_0_2_AMGN
 + 0.02 o_0_4_0_2_ASML + 0.02 o_0_4_0_2_DLTR + 0.02 o_0_4_0_2_MTCH
 + 0.02 o_0_4_0_2_NFLX + 0.02 o_0_4_0_2_QCOM + 0.02 o_0_4_0_2_SBUX
 + 0.02 o_0_4_0_2_TSLA + 0.02 o_0_4_0_2_VRTX + x_0_4_0_2_AMD + x_0_4_0_2_AMGN
 + x_0_4_0_2_ASML + x_0_4_0_2_DLTR + x_0_4_0_2_MTCH + x_0_4_0_2_NFLX
 + x_0_4_0_2_QCOM + x_0_4_0_2_SBUX + x_0_4_0_2_TSLA + x_0_4_0_2_VRTX
 - 0.739359442785 x_0_4_0_AMD - 0.875947611103 x_0_4_0_AMGN
 - 1.15460543136 x_0_4_0_ASML - 1.16605998086 x_0_4_0_DLTR
 - 0.947259152101 x_0_4_0_MTCH - 0.7934281847 x_0_4_0_NFLX
 - 1.05639212388 x_0_4_0_QCOM - 0.872324990284 x_0_4_0_SBUX
 - 1.1726499285 x_0_4_0_TSLA - 1.20049748246 x_0_4_0_VRTX = 0
budget_in_0_4_0_3: 0.02 o_0_4_0_3_AMD + 0.02 o_0_4_0_3_AMGN
 + 0.02 o_0_4_0_3_ASML + 0.02 o_0_4_0_3_DLTR + 0.02 o_0_4_0_3_MTCH
 + 0.02 o_0_4_0_3_NFLX + 0.02 o_0_4_0_3_QCOM + 0.02 o_0_4_0_3_SBUX
 + 0.02 o_0_4_0_3_TSLA + 0.02 o_0_4_0_3_VRTX + x_0_4_0_3_AMD + x_0_4_0_3_AMGN
 + x_0_4_0_3_ASML + x_0_4_0_3_DLTR + x_0_4_0_3_MTCH + x_0_4_0_3_NFLX
 + x_0_4_0_3_QCOM + x_0_4_0_3_SBUX + x_0_4_0_3_TSLA + x_0_4_0_3_VRTX
 - 1.07053055308 x_0_4_0_AMD - 0.879588976858 x_0_4_0_AMGN
 - 0.661166822921 x_0_4_0_ASML - 1.18854808887 x_0_4_0_DLTR
 - 1.00817431417 x_0_4_0_MTCH - 1.24323590081 x_0_4_0_NFLX
 - 1.07125402028 x_0_4_0_QCOM - 0.944616337093 x_0_4_0_SBUX
 - 0.986524199308 x_0_4_0_TSLA - 0.850919865987 x_0_4_0_VRTX = 0
budget_in_0_4_0_4: 0.02 o_0_4_0_4_AMD + 0.02 o_0_4_0_4_AMGN
 + 0.02 o_0_4_0_4_ASML + 0.02 o_0_4_0_4_DLTR + 0.02 o_0_4_0_4_MTCH
 + 0.02 o_0_4_0_4_NFLX + 0.02 o_0_4_0_4_QCOM + 0.02 o_0_4_0_4_SBUX
 + 0.02 o_0_4_0_4_TSLA + 0.02 o_0_4_0_4_VRTX + x_0_4_0_4_AMD + x_0_4_0_4_AMGN
 + x_0_4_0_4_ASML + x_0_4_0_4_DLTR + x_0_4_0_4_MTCH + x_0_4_0_4_NFLX
 + x_0_4_0_4_QCOM + x_0_4_0_4_SBUX + x_0_4_0_4_TSLA + x_0_4_0_4_VRTX
 - 1.23215790665 x_0_4_0_AMD - 0.933488954407 x_0_4_0_AMGN
 - 1.00285755597 x_0_4_0_ASML - 1.00313621706 x_0_4_0_DLTR
 - 1.00273285583 x_0_4_0_MTCH - 1.00284835326 x_0_4_0_NFLX
 - 1.00351595931 x_0_4_0_QCOM - 1.00331496557 x_0_4_0_SBUX
 - 1.32066388626 x_0_4_0_TSLA - 1.01847960393 x_0_4_0_VRTX = 0
budget_in_0_4_0_5: 0.02 o_0_4_0_5_AMD + 0.02 o_0_4_0_5_AMGN
 + 0.02 o_0_4_0_5_ASML + 0.02 o_0_4_0_5_DLTR + 0.02 o_0_4_0_5_MTCH
 + 0.02 o_0_4_0_5_NFLX + 0.02 o_0_4_0_5_QCOM + 0.02 o_0_4_0_5_SBUX
 + 0.02 o_0_4_0_5_TSLA + 0.02 o_0_4_0_5_VRTX + x_0_4_0_5_AMD + x_0_4_0_5_AMGN
 + x_0_4_0_5_ASML + x_0_4_0_5_DLTR + x_0_4_0_5_MTCH + x_0_4_0_5_NFLX
 + x_0_4_0_5_QCOM + x_0_4_0_5_SBUX + x_0_4_0_5_TSLA + x_0_4_0_5_VRTX
 - 0.585995663026 x_0_4_0_AMD - 1.03569913377 x_0_4_0_AMGN
 - 1.18402659232 x_0_4_0_ASML - 0.929233439366 x_0_4_0_DLTR
 - 1.19079067657 x_0_4_0_MTCH - 0.983187902025 x_0_4_0_NFLX
 - 0.951274157605 x_0_4_0_QCOM - 0.867395926077 x_0_4_0_SBUX
 - 0.891307026583 x_0_4_0_TSLA - 1.15142296244 x_0_4_0_VRTX = 0
budget_in_0_4_1: 0.02 o_0_4_1_AMD + 0.02 o_0_4_1_AMGN + 0.02 o_0_4_1_ASML
 + 0.02 o_0_4_1_DLTR + 0.02 o_0_4_1_MTCH + 0.02 o_0_4_1_NFLX
 + 0.02 o_0_4_1_QCOM + 0.02 o_0_4_1_SBUX + 0.02 o_0_4_1_TSLA
 + 0.02 o_0_4_1_VRTX + x_0_4_1_AMD + x_0_4_1_AMGN + x_0_4_1_ASML
 + x_0_4_1_DLTR + x_0_4_1_MTCH + x_0_4_1_NFLX + x_0_4_1_QCOM + x_0_4_1_SBUX
 + x_0_4_1_TSLA + x_0_4_1_VRTX - 0.977233014136 x_0_4_AMD
 - 0.948942094486 x_0_4_AMGN - 1.01837968137 x_0_4_ASML
 - 1.02159515055 x_0_4_DLTR - 1.04465476071 x_0_4_MTCH
 - 1.02637143926 x_0_4_NFLX - 0.958742662682 x_0_4_QCOM
 - 0.993097015219 x_0_4_SBUX - 0.930608290696 x_0_4_TSLA
 - 1.02359326044 x_0_4_VRTX = 0
budget_in_0_4_1_0: 0.02 o_0_4_1_0_AMD + 0.02 o_0_4_1_0_AMGN
 + 0.02 o_0_4_1_0_ASML + 0.02 o_0_4_1_0_DLTR + 0.02 o_0_4_1_0_MTCH
 + 0.02 o_0_4_1_0_NFLX + 0.02 o_0_4_1_0_QCOM + 0.02 o_0_4_1_0_SBUX
 + 0.02 o_0_4_1_0_TSLA + 0.02 o_0_4_1_0_VRTX + x_0_4_1_0_AMD + x_0_4_1_0_AMGN
 + x_0_4_1_0_ASML + x_0_4_1_0_DLTR + x_0_4_1_0_MTCH + x_0_4_1_0_NFLX
 + x_0_4_1_0_QCOM + x_0_4_1_0_SBUX + x_0_4_1_0_TSLA + x_0_4_1_0_VRTX
 - 1.05364921378 x_0_4_1_AMD - 0.818171849341 x_0_4_1_AMGN
 - 0.953643447184 x_0_4_1_ASML - 1.03231944273 x_0_4_1_DLTR
 - 1.11639524579 x_0_4_1_MTCH - 1.07375297771 x_0_4_1_NFLX
 - 1.1195439021 x_0_4_1_QCOM - 1.00757601544 x_0_4_1_SBUX
 - 0.955344087007 x_0_4_1_TSLA - 0.751707597404 x_0_4_1_VRTX = 0
budget_in_0_4_1_1: 0.02 o_0_4_1_1_AMD + 0.02 o_0_4_1_1_AMGN
 + 0.02 o_0_4_1_1_ASML + 0.02 o_0_4_1_1_DLTR + 0.02 o_0_4_1_1_MTCH
 + 0.02 o_0_4_1_1_NFLX + 0.02 o_0_4_1_1_QCOM + 0.02 o_0_4_1_1_SBUX
 + 0.02 o_0_4_1_1_TSLA + 0.02 o_0_4_1_1_VRTX + x_0_4_1_1_AMD + x_0_4_1_1_AMGN
 + x_0_4_1_1_ASML + x_0_4_1_1_DLTR + x_0_4_1_1_MTCH + x_0_4_1_1_NFLX
 + x_0_4_1_1_QCOM + x_0_4_1_1_SBUX + x_0_4_1_1_TSLA + x_0_4_1_1_VRTX
 - 0.977059036146 x_0_4_1_AMD - 1.20894761562 x_0_4_1_AMGN
 - 1.28239683275 x_0_4_1_ASML - 0.956039927346 x_0_4_1_DLTR
 - 0.80880714803 x_0_4_1_MTCH - 0.744609156771 x_0_4_1_NFLX
 - 1.30525839478 x_0_4_1_QCOM - 0.940459144268 x_0_4_1_SBUX
 - 0.842053479564 x_0_4_1_TSLA - 1.24282553258 x_0_4_1_VRTX = 0
budget_in_0_4_1_2: 0.02 o_0_4_1_2_AMD + 0.02 o_0_4_1_2_AMGN
 + 0.02 o_0_4_1_2_ASML + 0.02 o_0_4_1_2_DLTR + 0.02 o_0_4_1_2_MTCH
 + 0.02 o_0_4_1_2_NFLX + 0.02 o_0_4_1_2_QCOM + 0.02 o_0_4_1_2_SBUX
 + 0.02 o_0_4_1_2_TSLA + 0.02 o_0_4_1_2_VRTX + x_0_4_1_2_AMD + x_0_4_1_2_AMGN
 + x_0_4_1_2_ASML + x_0_4_1_2_DLTR + x_0_4_1_2_MTCH + x_0_4_1_2_NFLX
 + x_0_4_1_2_QCOM + x_0_4_1_2_SBUX + x_0_4_1_2_TSLA + x_0_4_1_2_VRTX
 - 0.739359442785 x_0_4_1_AMD - 0.875947611103 x_0_4_1_AMGN
 - 1.15460543136 x_0_4_1_ASML - 1.16605998086 x_0_4_1_DLTR
 - 0.947259152101 x_0_4_1_MTCH - 0.7934281847 x_0_4_1_NFLX
 - 1.05639212388 x_0_4_1_QCOM - 0.872324990284 x_0_4_1_SBUX
 - 1.1726499285 x_0_4_1_TSLA - 1.20049748246 x_0_4_1_VRTX = 0
budget_in_0_4_1_3: 0.02 o_0_4_1_3_AMD + 0.02 o_0_4_1_3_AMGN
 + 0.02 o_0_4_1_3_ASML + 0.02 o_0_4_1_3_DLTR + 0.02 o_0_4_1_3_MTCH
 + 0.02 o_0_4_1_3_NFLX + 0.02 o_0_4_1_3_QCOM + 0.02 o_0_4_1_3_SBUX
 + 0.02 o_0_4_1_3_TSLA + 0.02 o_0_4_1_3_VRTX + x_0_4_1_3_AMD + x_0_4_1_3_AMGN
 + x_0_4_1_3_ASML + x_0_4_1_3_DLTR + x_0_4_1_3_MTCH + x_0_4_1_3_NFLX
 + x_0_4_1_3_QCOM + x_0_4_1_3_SBUX + x_0_4_1_3_TSLA + x_0_4_1_3_VRTX
 - 1.07053055308 x_0_4_1_AMD - 0.879588976858 x_0_4_1_AMGN
 - 0.661166822921 x_0_4_1_ASML - 1.18854808887 x_0_4_1_DLTR
 - 1.00817431417 x_0_4_1_MTCH - 1.24323590081 x_0_4_1_NFLX
 - 1.07125402028 x_0_4_1_QCOM - 0.944616337093 x_0_4_1_SBUX
 - 0.986524199308 x_0_4_1_TSLA - 0.850919865987 x_0_4_1_VRTX = 0
budget_in_0_4_1_4: 0.02 o_0_4_1_4_AMD + 0.02 o_0_4_1_4_AMGN
 + 0.02 o_0_4_1_4_ASML + 0.02 o_0_4_1_4_DLTR + 0.02 o_0_4_1_4_MTCH
 + 0.02 o_0_4_1_4_NFLX + 0.02 o_0_4_1_4_QCOM + 0.02 o_0_4_1_4_SBUX
 + 0.02 o_0_4_1_4_TSLA + 0.02 o_0_4_1_4_VRTX + x_0_4_1_4_AMD + x_0_4_1_4_AMGN
 + x_0_4_1_4_ASML + x_0_4_1_4_DLTR + x_0_4_1_4_MTCH + x_0_4_1_4_NFLX
 + x_0_4_1_4_QCOM + x_0_4_1_4_SBUX + x_0_4_1_4_TSLA + x_0_4_1_4_VRTX
 - 1.23215790665 x_0_4_1_AMD - 0.933488954407 x_0_4_1_AMGN
 - 1.00285755597 x_0_4_1_ASML - 1.00313621706 x_0_4_1_DLTR
 - 1.00273285583 x_0_4_1_MTCH - 1.00284835326 x_0_4_1_NFLX
 - 1.00351595931 x_0_4_1_QCOM - 1.00331496557 x_0_4_1_SBUX
 - 1.32066388626 x_0_4_1_TSLA - 1.01847960393 x_0_4_1_VRTX = 0
budget_in_0_4_1_5: 0.02 o_0_4_1_5_AMD + 0.02 o_0_4_1_5_AMGN
 + 0.02 o_0_4_1_5_ASML + 0.02 o_0_4_1_5_DLTR + 0.02 o_0_4_1_5_MTCH
 + 0.02 o_0_4_1_5_NFLX + 0.02 o_0_4_1_5_QCOM + 0.02 o_0_4_1_5_SBUX
 + 0.02 o_0_4_1_5_TSLA + 0.02 o_0_4_1_5_VRTX + x_0_4_1_5_AMD + x_0_4_1_5_AMGN
 + x_0_4_1_5_ASML + x_0_4_1_5_DLTR + x_0_4_1_5_MTCH + x_0_4_1_5_NFLX
 + x_0_4_1_5_QCOM + x_0_4_1_5_SBUX + x_0_4_1_5_TSLA + x_0_4_1_5_VRTX
 - 0.585995663026 x_0_4_1_AMD - 1.03569913377 x_0_4_1_AMGN
 - 1.18402659232 x_0_4_1_ASML - 0.929233439366 x_0_4_1_DLTR
 - 1.19079067657 x_0_4_1_MTCH - 0.983187902025 x_0_4_1_NFLX
 - 0.951274157605 x_0_4_1_QCOM - 0.867395926077 x_0_4_1_SBUX
 - 0.891307026583 x_0_4_1_TSLA - 1.15142296244 x_0_4_1_VRTX = 0
budget_in_0_4_2: 0.02 o_0_4_2_AMD + 0.02 o_0_4_2_AMGN + 0.02 o_0_4_2_ASML
 + 0.02 o_0_4_2_DLTR + 0.02 o_0_4_2_MTCH + 0.02 o_0_4_2_NFLX
 + 0.02 o_0_4_2_QCOM + 0.02 o_0_4_2_SBUX + 0.02 o_0_4_2_TSLA
 + 0.02 o_0_4_2_VRTX + x_0_4_2_AMD + x_0_4_2_AMGN + x_0_4_2_ASML
 + x_0_4_2_DLTR + x_0_4_2_MTCH + x_0_4_2_NFLX + x_0_4_2_QCOM + x_0_4_2_SBUX
 + x_0_4_2_TSLA + x_0_4_2_VRTX - 1.06844410226 x_0_4_AMD
 - 1.0214645984 x_0_4_AMGN - 1.00668679697 x_0_4_ASML
 - 1.04423130986 x_0_4_DLTR - 0.949671554363 x_0_4_MTCH
 - 1.03309879738 x_0_4_NFLX - 0.99111313265 x_0_4_QCOM
 - 1.02397543285 x_0_4_SBUX - 0.967333228097 x_0_4_TSLA
 - 0.961532351943 x_0_4_VRTX = 0
budget_in_0_4_2_0: 0.02 o_0_4_2_0_AMD + 0.02 o_0_4_2_0_AMGN
 + 0.02 o_0_4_2_0_ASML + 0.02 o_0_4_2_0_DLTR + 0.02 o_0_4_2_0_MTCH
 + 0.02 o_0_4_2_0_NFLX + 0.02 o_0_4_2_0_QCOM + 0.02 o_0_4_2_0_SBUX
 + 0.02 o_0_4_2_0_TSLA + 0.02 o_0_4_2_0_VRTX + x_0_4_2_0_AMD + x_0_4_2_0_AMGN
 + x_0_4_2_0_ASML + x_0_4_2_0_DLTR + x_0_4_2_0_MTCH + x_0_4_2_0_NFLX
 + x_0_4_2_0_QCOM + x_0_4_2_0_SBUX + x_0_4_2_0_TSLA + x_0_4_2_0_VRTX
 - 1.05364921378 x_0_4_2_AMD - 0.818171849341 x_0_4_2_AMGN
 - 0.953643447184 x_0_4_2_ASML - 1.03231944273 x_0_4_2_DLTR
 - 1.11639524579 x_0_4_2_MTCH - 1.07375297771 x_0_4_2_NFLX
 - 1.1195439021 x_0_4_2_QCOM - 1.00757601544 x_0_4_2_SBUX
 - 0.955344087007 x_0_4_2_TSLA - 0.751707597404 x_0_4_2_VRTX = 0
budget_in_0_4_2_1: 0.02 o_0_4_2_1_AMD + 0.02 o_0_4_2_1_AMGN
 + 0.02 o_0_4_2_1_ASML + 0.02 o_0_4_2_1_DLTR + 0.02 o_0_4_2_1_MTCH
 + 0.02 o_0_4_2_1_NFLX + 0.02 o_0_4_2_1_QCOM + 0.02 o_0_4_2_1_SBUX
 + 0.02 o_0_4_2_1_TSLA + 0.02 o_0_4_2_1_VRTX + x_0_4_2_1_AMD + x_0_4_2_1_AMGN
 + x_0_4_2_1_ASML + x_0_4_2_1_DLTR + x_0_4_2_1_MTCH + x_0_4_2_1_NFLX
 + x_0_4_2_1_QCOM + x_0_4_2_1_SBUX + x_0_4_2_1_TSLA + x_0_4_2_1_VRTX
 - 0.977059036146 x_0_4_2_AMD - 1.20894761562 x_0_4_2_AMGN
 - 1.28239683275 x_0_4_2_ASML - 0.956039927346 x_0_4_2_DLTR
 - 0.80880714803 x_0_4_2_MTCH - 0.744609156771 x_0_4_2_NFLX
 - 1.30525839478 x_0_4_2_QCOM - 0.940459144268 x_0_4_2_SBUX
 - 0.842053479564 x_0_4_2_TSLA - 1.24282553258 x_0_4_2_VRTX = 0
budget_in_0_4_2_2: 0.02 o_0_4_2_2_AMD + 0.02 o_0_4_2_2_AMGN
 + 0.02 o_0_4_2_2_ASML + 0.02 o_0_4_2_2_DLTR + 0.02 o_0_4_2_2_MTCH
 + 0.02 o_0_4_2_2_NFLX + 0.02 o_0_4_2_2_QCOM + 0.02 o_0_4_2_2_SBUX
 + 0.02 o_0_4_2_2_TSLA + 0.02 o_0_4_2_2_VRTX + x_0_4_2_2_AMD + x_0_4_2_2_AMGN
 + x_0_4_2_2_ASML + x_0_4_2_2_DLTR + x_0_4_2_2_MTCH + x_0_4_2_2_NFLX
 + x_0_4_2_2_QCOM + x_0_4_2_2_SBUX + x_0_4_2_2_TSLA + x_0_4_2_2_VRTX
 - 0.739359442785 x_0_4_2_AMD - 0.875947611103 x_0_4_2_AMGN
 - 1.15460543136 x_0_4_2_ASML - 1.16605998086 x_0_4_2_DLTR
 - 0.947259152101 x_0_4_2_MTCH - 0.7934281847 x_0_4_2_NFLX
 - 1.05639212388 x_0_4_2_QCOM - 0.872324990284 x_0_4_2_SBUX
 - 1.1726499285 x_0_4_2_TSLA - 1.20049748246 x_0_4_2_VRTX = 0
budget_in_0_4_2_3: 0.02 o_0_4_2_3_AMD + 0.02 o_0_4_2_3_AMGN
 + 0.02 o_0_4_2_3_ASML + 0.02 o_0_4_2_3_DLTR + 0.02 o_0_4_2_3_MTCH
 + 0.02 o_0_4_2_3_NFLX + 0.02 o_0_4_2_3_QCOM + 0.02 o_0_4_2_3_SBUX
 + 0.02 o_0_4_2_3_TSLA + 0.02 o_0_4_2_3_VRTX + x_0_4_2_3_AMD + x_0_4_2_3_AMGN
 + x_0_4_2_3_ASML + x_0_4_2_3_DLTR + x_0_4_2_3_MTCH + x_0_4_2_3_NFLX
 + x_0_4_2_3_QCOM + x_0_4_2_3_SBUX + x_0_4_2_3_TSLA + x_0_4_2_3_VRTX
 - 1.07053055308 x_0_4_2_AMD - 0.879588976858 x_0_4_2_AMGN
 - 0.661166822921 x_0_4_2_ASML - 1.18854808887 x_0_4_2_DLTR
 - 1.00817431417 x_0_4_2_MTCH - 1.24323590081 x_0_4_2_NFLX
 - 1.07125402028 x_0_4_2_QCOM - 0.944616337093 x_0_4_2_SBUX
 - 0.986524199308 x_0_4_2_TSLA - 0.850919865987 x_0_4_2_VRTX = 0
budget_in_0_4_2_4: 0.02 o_0_4_2_4_AMD + 0.02 o_0_4_2_4_AMGN
 + 0.02 o_0_4_2_4_ASML + 0.02 o_0_4_2_4_DLTR + 0.02 o_0_4_2_4_MTCH
 + 0.02 o_0_4_2_4_NFLX + 0.02 o_0_4_2_4_QCOM + 0.02 o_0_4_2_4_SBUX
 + 0.02 o_0_4_2_4_TSLA + 0.02 o_0_4_2_4_VRTX + x_0_4_2_4_AMD + x_0_4_2_4_AMGN
 + x_0_4_2_4_ASML + x_0_4_2_4_DLTR + x_0_4_2_4_MTCH + x_0_4_2_4_NFLX
 + x_0_4_2_4_QCOM + x_0_4_2_4_SBUX + x_0_4_2_4_TSLA + x_0_4_2_4_VRTX
 - 1.23215790665 x_0_4_2_AMD - 0.933488954407 x_0_4_2_AMGN
 - 1.00285755597 x_0_4_2_ASML - 1.00313621706 x_0_4_2_DLTR
 - 1.00273285583 x_0_4_2_MTCH - 1.00284835326 x_0_4_2_NFLX
 - 1.00351595931 x_0_4_2_QCOM - 1.00331496557 x_0_4_2_SBUX
 - 1.32066388626 x_0_4_2_TSLA - 1.01847960393 x_0_4_2_VRTX = 0
budget_in_0_4_2_5: 0.02 o_0_4_2_5_AMD + 0.02 o_0_4_2_5_AMGN
 + 0.02 o_0_4_2_5_ASML + 0.02 o_0_4_2_5_DLTR + 0.02 o_0_4_2_5_MTCH
 + 0.02 o_0_4_2_5_NFLX + 0.02 o_0_4_2_5_QCOM + 0.02 o_0_4_2_5_SBUX
 + 0.02 o_0_4_2_5_TSLA + 0.02 o_0_4_2_5_VRTX + x_0_4_2_5_AMD + x_0_4_2_5_AMGN
 + x_0_4_2_5_ASML + x_0_4_2_5_DLTR + x_0_4_2_5_MTCH + x_0_4_2_5_NFLX
 + x_0_4_2_5_QCOM + x_0_4_2_5_SBUX + x_0_4_2_5_TSLA + x_0_4_2_5_VRTX
 - 0.585995663026 x_0_4_2_AMD - 1.03569913377 x_0_4_2_AMGN
 - 1.18402659232 x_0_4_2_ASML - 0.929233439366 x_0_4_2_DLTR
 - 1.19079067657 x_0_4_2_MTCH - 0.983187902025 x_0_4_2_NFLX
 - 0.951274157605 x_0_4_2_QCOM - 0.867395926077 x_0_4_2_SBUX
 - 0.891307026583 x_0_4_2_TSLA - 1.15142296244 x_0_4_2_VRTX = 0
budget_in_0_4_3: 0.02 o_0_4_3_AMD + 0.02 o_0_4_3_AMGN + 0.02 o_0_4_3_ASML
 + 0.02 o_0_4_3_DLTR + 0.02 o_0_4_3_MTCH + 0.02 o_0_4_3_NFLX
 + 0.02 o_0_4_3_QCOM + 0.02 o_0_4_3_SBUX + 0.02 o_0_4_3_TSLA
 + 0.02 o_0_4_3_VRTX + x_0_4_3_AMD + x_0_4_3_AMGN + x_0_4_3_ASML
 + x_0_4_3_DLTR + x_0_4_3_MTCH + x_0_4_3_NFLX + x_0_4_3_QCOM + x_0_4_3_SBUX
 + x_0_4_3_TSLA + x_0_4_3_VRTX - 1.06577386075 x_0_4_AMD
 - 1.03507492389 x_0_4_AMGN - 0.913186014074 x_0_4_ASML
 - 1.03792048785 x_0_4_DLTR - 1.07482664821 x_0_4_MTCH
 - 0.943989525628 x_0_4_NFLX - 1.06569610607 x_0_4_QCOM
 - 0.978425872544 x_0_4_SBUX - 0.994470881579 x_0_4_TSLA
 - 1.04803668943 x_0_4_VRTX = 0
budget_in_0_4_3_0: 0.02 o_0_4_3_0_AMD + 0.02 o_0_4_3_0_AMGN
 + 0.02 o_0_4_3_0_ASML + 0.02 o_0_4_3_0_DLTR + 0.02 o_0_4_3_0_MTCH
 + 0.02 o_0_4_3_0_NFLX + 0.02 o_0_4_3_0_QCOM + 0.02 o_0_4_3_0_SBUX
 + 0.02 o_0_4_3_0_TSLA + 0.02 o_0_4_3_0_VRTX + x_0_4_3_0_AMD + x_0_4_3_0_AMGN
 + x_0_4_3_0_ASML + x_0_4_3_0_DLTR + x_0_4_3_0_MTCH + x_0_4_3_0_NFLX
 + x_0_4_3_0_QCOM + x_0_4_3_0_SBUX + x_0_4_3_0_TSLA + x_0_4_3_0_VRTX
 - 1.05364921378 x_0_4_3_AMD - 0.818171849341 x_0_4_3_AMGN
 - 0.953643447184 x_0_4_3_ASML - 1.03231944273 x_0_4_3_DLTR
 - 1.11639524579 x_0_4_3_MTCH - 1.07375297771 x_0_4_3_NFLX
 - 1.1195439021 x_0_4_3_QCOM - 1.00757601544 x_0_4_3_SBUX
 - 0.955344087007 x_0_4_3_TSLA - 0.751707597404 x_0_4_3_VRTX = 0
budget_in_0_4_3_1: 0.02 o_0_4_3_1_AMD + 0.02 o_0_4_3_1_AMGN
 + 0.02 o_0_4_3_1_ASML + 0.02 o_0_4_3_1_DLTR + 0.02 o_0_4_3_1_MTCH
 + 0.02 o_0_4_3_1_NFLX + 0.02 o_0_4_3_1_QCOM + 0.02 o_0_4_3_1_SBUX
 + 0.02 o_0_4_3_1_TSLA + 0.02 o_0_4_3_1_VRTX + x_0_4_3_1_AMD + x_0_4_3_1_AMGN
 + x_0_4_3_1_ASML + x_0_4_3_1_DLTR + x_0_4_3_1_MTCH + x_0_4_3_1_NFLX
 + x_0_4_3_1_QCOM + x_0_4_3_1_SBUX + x_0_4_3_1_TSLA + x_0_4_3_1_VRTX
 - 0.977059036146 x_0_4_3_AMD - 1.20894761562 x_0_4_3_AMGN
 - 1.28239683275 x_0_4_3_ASML - 0.956039927346 x_0_4_3_DLTR
 - 0.80880714803 x_0_4_3_MTCH - 0.744609156771 x_0_4_3_NFLX
 - 1.30525839478 x_0_4_3_QCOM - 0.940459144268 x_0_4_3_SBUX
 - 0.842053479564 x_0_4_3_TSLA - 1.24282553258 x_0_4_3_VRTX = 0
budget_in_0_4_3_2: 0.02 o_0_4_3_2_AMD + 0.02 o_0_4_3_2_AMGN
 + 0.02 o_0_4_3_2_ASML + 0.02 o_0_4_3_2_DLTR + 0.02 o_0_4_3_2_MTCH
 + 0.02 o_0_4_3_2_NFLX + 0.02 o_0_4_3_2_QCOM + 0.02 o_0_4_3_2_SBUX
 + 0.02 o_0_4_3_2_TSLA + 0.02 o_0_4_3_2_VRTX + x_0_4_3_2_AMD + x_0_4_3_2_AMGN
 + x_0_4_3_2_ASML + x_0_4_3_2_DLTR + x_0_4_3_2_MTCH + x_0_4_3_2_NFLX
 + x_0_4_3_2_QCOM + x_0_4_3_2_SBUX + x_0_4_3_2_TSLA + x_0_4_3_2_VRTX
 - 0.739359442785 x_0_4_3_AMD - 0.875947611103 x_0_4_3_AMGN
 - 1.15460543136 x_0_4_3_ASML - 1.16605998086 x_0_4_3_DLTR
 - 0.947259152101 x_0_4_3_MTCH - 0.7934281847 x_0_4_3_NFLX
 - 1.05639212388 x_0_4_3_QCOM - 0.872324990284 x_0_4_3_SBUX
 - 1.1726499285 x_0_4_3_TSLA - 1.20049748246 x_0_4_3_VRTX = 0
budget_in_0_4_3_3: 0.02 o_0_4_3_3_AMD + 0.02 o_0_4_3_3_AMGN
 + 0.02 o_0_4_3_3_ASML + 0.02 o_0_4_3_3_DLTR + 0.02 o_0_4_3_3_MTCH
 + 0.02 o_0_4_3_3_NFLX + 0.02 o_0_4_3_3_QCOM + 0.02 o_0_4_3_3_SBUX
 + 0.02 o_0_4_3_3_TSLA + 0.02 o_0_4_3_3_VRTX + x_0_4_3_3_AMD + x_0_4_3_3_AMGN
 + x_0_4_3_3_ASML + x_0_4_3_3_DLTR + x_0_4_3_3_MTCH + x_0_4_3_3_NFLX
 + x_0_4_3_3_QCOM + x_0_4_3_3_SBUX + x_0_4_3_3_TSLA + x_0_4_3_3_VRTX
 - 1.07053055308 x_0_4_3_AMD - 0.879588976858 x_0_4_3_AMGN
 - 0.661166822921 x_0_4_3_ASML - 1.18854808887 x_0_4_3_DLTR
 - 1.00817431417 x_0_4_3_MTCH - 1.24323590081 x_0_4_3_NFLX
 - 1.07125402028 x_0_4_3_QCOM - 0.944616337093 x_0_4_3_SBUX
 - 0.986524199308 x_0_4_3_TSLA - 0.850919865987 x_0_4_3_VRTX = 0
budget_in_0_4_3_4: 0.02 o_0_4_3_4_AMD + 0.02 o_0_4_3_4_AMGN
 + 0.02 o_0_4_3_4_ASML + 0.02 o_0_4_3_4_DLTR + 0.02 o_0_4_3_4_MTCH
 + 0.02 o_0_4_3_4_NFLX + 0.02 o_0_4_3_4_QCOM + 0.02 o_0_4_3_4_SBUX
 + 0.02 o_0_4_3_4_TSLA + 0.02 o_0_4_3_4_VRTX + x_0_4_3_4_AMD + x_0_4_3_4_AMGN
 + x_0_4_3_4_ASML + x_0_4_3_4_DLTR + x_0_4_3_4_MTCH + x_0_4_3_4_NFLX
 + x_0_4_3_4_QCOM + x_0_4_3_4_SBUX + x_0_4_3_4_TSLA + x_0_4_3_4_VRTX
 - 1.23215790665 x_0_4_3_AMD - 0.933488954407 x_0_4_3_AMGN
 - 1.00285755597 x_0_4_3_ASML - 1.00313621706 x_0_4_3_DLTR
 - 1.00273285583 x_0_4_3_MTCH - 1.00284835326 x_0_4_3_NFLX
 - 1.00351595931 x_0_4_3_QCOM - 1.00331496557 x_0_4_3_SBUX
 - 1.32066388626 x_0_4_3_TSLA - 1.01847960393 x_0_4_3_VRTX = 0
budget_in_0_4_3_5: 0.02 o_0_4_3_5_AMD + 0.02 o_0_4_3_5_AMGN
 + 0.02 o_0_4_3_5_ASML + 0.02 o_0_4_3_5_DLTR + 0.02 o_0_4_3_5_MTCH
 + 0.02 o_0_4_3_5_NFLX + 0.02 o_0_4_3_5_QCOM + 0.02 o_0_4_3_5_SBUX
 + 0.02 o_0_4_3_5_TSLA + 0.02 o_0_4_3_5_VRTX + x_0_4_3_5_AMD + x_0_4_3_5_AMGN
 + x_0_4_3_5_ASML + x_0_4_3_5_DLTR + x_0_4_3_5_MTCH + x_0_4_3_5_NFLX
 + x_0_4_3_5_QCOM + x_0_4_3_5_SBUX + x_0_4_3_5_TSLA + x_0_4_3_5_VRTX
 - 0.585995663026 x_0_4_3_AMD - 1.03569913377 x_0_4_3_AMGN
 - 1.18402659232 x_0_4_3_ASML - 0.929233439366 x_0_4_3_DLTR
 - 1.19079067657 x_0_4_3_MTCH - 0.983187902025 x_0_4_3_NFLX
 - 0.951274157605 x_0_4_3_QCOM - 0.867395926077 x_0_4_3_SBUX
 - 0.891307026583 x_0_4_3_TSLA - 1.15142296244 x_0_4_3_VRTX = 0
budget_in_0_4_4: 0.02 o_0_4_4_AMD + 0.02 o_0_4_4_AMGN + 0.02 o_0_4_4_ASML
 + 0.02 o_0_4_4_DLTR + 0.02 o_0_4_4_MTCH + 0.02 o_0_4_4_NFLX
 + 0.02 o_0_4_4_QCOM + 0.02 o_0_4_4_SBUX + 0.02 o_0_4_4_TSLA
 + 0.02 o_0_4_4_VRTX + x_0_4_4_AMD + x_0_4_4_AMGN + x_0_4_4_ASML
 + x_0_4_4_DLTR + x_0_4_4_MTCH + x_0_4_4_NFLX + x_0_4_4_QCOM + x_0_4_4_SBUX
 + x_0_4_4_TSLA + x_0_4_4_VRTX - 1.05394352735 x_0_4_AMD
 - 0.976711950261 x_0_4_AMGN - 0.977290493592 x_0_4_ASML
 - 0.935112839434 x_0_4_DLTR - 1.02541386373 x_0_4_MTCH
 - 0.947100112892 x_0_4_NFLX - 0.968133530923 x_0_4_QCOM
 - 1.18495687839 x_0_4_SBUX - 0.906170331414 x_0_4_TSLA
 - 0.985005398121 x_0_4_VRTX = 0
budget_in_0_4_4_0: 0.02 o_0_4_4_0_AMD + 0.02 o_0_4_4_0_AMGN
 + 0.02 o_0_4_4_0_ASML + 0.02 o_0_4_4_0_DLTR + 0.02 o_0_4_4_0_MTCH
 + 0.02 o_0_4_4_0_NFLX + 0.02 o_0_4_4_0_QCOM + 0.02 o_0_4_4_0_SBUX
 + 0.02 o_0_4_4_0_TSLA + 0.02 o_0_4_4_0_VRTX + x_0_4_4_0_AMD + x_0_4_4_0_AMGN
 + x_0_4_4_0_ASML + x_0_4_4_0_DLTR + x_0_4_4_0_MTCH + x_0_4_4_0_NFLX
 + x_0_4_4_0_QCOM + x_0_4_4_0_SBUX + x_0_4_4_0_TSLA + x_0_4_4_0_VRTX
 - 1.05364921378 x_0_4_4_AMD - 0.818171849341 x_0_4_4_AMGN
 - 0.953643447184 x_0_4_4_ASML - 1.03231944273 x_0_4_4_DLTR
 - 1.11639524579 x_0_4_4_MTCH - 1.07375297771 x_0_4_4_NFLX
 - 1.1195439021 x_0_4_4_QCOM - 1.00757601544 x_0_4_4_SBUX
 - 0.955344087007 x_0_4_4_TSLA - 0.751707597404 x_0_4_4_VRTX = 0
budget_in_0_4_4_1: 0.02 o_0_4_4_1_AMD + 0.02 o_0_4_4_1_AMGN
 + 0.02 o_0_4_4_1_ASML + 0.02 o_0_4_4_1_DLTR + 0.02 o_0_4_4_1_MTCH
 + 0.02 o_0_4_4_1_NFLX + 0.02 o_0_4_4_1_QCOM + 0.02 o_0_4_4_1_SBUX
 + 0.02 o_0_4_4_1_TSLA + 0.02 o_0_4_4_1_VRTX + x_0_4_4_1_AMD + x_0_4_4_1_AMGN
 + x_0_4_4_1_ASML + x_0_4_4_1_DLTR + x_0_4_4_1_MTCH + x_0_4_4_1_NFLX
 + x_0_4_4_1_QCOM + x_0_4_4_1_SBUX + x_0_4_4_1_TSLA + x_0_4_4_1_VRTX
 - 0.977059036146 x_0_4_4_AMD - 1.20894761562 x_0_4_4_AMGN
 - 1.28239683275 x_0_4_4_ASML - 0.956039927346 x_0_4_4_DLTR
 - 0.80880714803 x_0_4_4_MTCH - 0.744609156771 x_0_4_4_NFLX
 - 1.30525839478 x_0_4_4_QCOM - 0.940459144268 x_0_4_4_SBUX
 - 0.842053479564 x_0_4_4_TSLA - 1.24282553258 x_0_4_4_VRTX = 0
budget_in_0_4_4_2: 0.02 o_0_4_4_2_AMD + 0.02 o_0_4_4_2_AMGN
 + 0.02 o_0_4_4_2_ASML + 0.02 o_0_4_4_2_DLTR + 0.02 o_0_4_4_2_MTCH
 + 0.02 o_0_4_4_2_NFLX + 0.02 o_0_4_4_2_QCOM + 0.02 o_0_4_4_2_SBUX
 + 0.02 o_0_4_4_2_TSLA + 0.02 o_0_4_4_2_VRTX + x_0_4_4_2_AMD + x_0_4_4_2_AMGN
 + x_0_4_4_2_ASML + x_0_4_4_2_DLTR + x_0_4_4_2_MTCH + x_0_4_4_2_NFLX
 + x_0_4_4_2_QCOM + x_0_4_4_2_SBUX + x_0_4_4_2_TSLA + x_0_4_4_2_VRTX
 - 0.739359442785 x_0_4_4_AMD - 0.875947611103 x_0_4_4_AMGN
 - 1.15460543136 x_0_4_4_ASML - 1.16605998086 x_0_4_4_DLTR
 - 0.947259152101 x_0_4_4_MTCH - 0.7934281847 x_0_4_4_NFLX
 - 1.05639212388 x_0_4_4_QCOM - 0.872324990284 x_0_4_4_SBUX
 - 1.1726499285 x_0_4_4_TSLA - 1.20049748246 x_0_4_4_VRTX = 0
budget_in_0_4_4_3: 0.02 o_0_4_4_3_AMD + 0.02 o_0_4_4_3_AMGN
 + 0.02 o_0_4_4_3_ASML + 0.02 o_0_4_4_3_DLTR + 0.02 o_0_4_4_3_MTCH
 + 0.02 o_0_4_4_3_NFLX + 0.02 o_0_4_4_3_QCOM + 0.02 o_0_4_4_3_SBUX
 + 0.02 o_0_4_4_3_TSLA + 0.02 o_0_4_4_3_VRTX + x_0_4_4_3_AMD + x_0_4_4_3_AMGN
 + x_0_4_4_3_ASML + x_0_4_4_3_DLTR + x_0_4_4_3_MTCH + x_0_4_4_3_NFLX
 + x_0_4_4_3_QCOM + x_0_4_4_3_SBUX + x_0_4_4_3_TSLA + x_0_4_4_3_VRTX
 - 1.07053055308 x_0_4_4_AMD - 0.879588976858 x_0_4_4_AMGN
 - 0.661166822921 x_0_4_4_ASML - 1.18854808887 x_0_4_4_DLTR
 - 1.00817431417 x_0_4_4_MTCH - 1.24323590081 x_0_4_4_NFLX
 - 1.07125402028 x_0_4_4_QCOM - 0.944616337093 x_0_4_4_SBUX
 - 0.986524199308 x_0_4_4_TSLA - 0.850919865987 x_0_4_4_VRTX = 0
budget_in_0_4_4_4: 0.02 o_0_4_4_4_AMD + 0.02 o_0_4_4_4_AMGN
 + 0.02 o_0_4_4_4_ASML + 0.02 o_0_4_4_4_DLTR + 0.02 o_0_4_4_4_MTCH
 + 0.02 o_0_4_4_4_NFLX + 0.02 o_0_4_4_4_QCOM + 0.02 o_0_4_4_4_SBUX
 + 0.02 o_0_4_4_4_TSLA + 0.02 o_0_4_4_4_VRTX + x_0_4_4_4_AMD + x_0_4_4_4_AMGN
 + x_0_4_4_4_ASML + x_0_4_4_4_DLTR + x_0_4_4_4_MTCH + x_0_4_4_4_NFLX
 + x_0_4_4_4_QCOM + x_0_4_4_4_SBUX + x_0_4_4_4_TSLA + x_0_4_4_4_VRTX
 - 1.23215790665 x_0_4_4_AMD - 0.933488954407 x_0_4_4_AMGN
 - 1.00285755597 x_0_4_4_ASML - 1.00313621706 x_0_4_4_DLTR
 - 1.00273285583 x_0_4_4_MTCH - 1.00284835326 x_0_4_4_NFLX
 - 1.00351595931 x_0_4_4_QCOM - 1.00331496557 x_0_4_4_SBUX
 - 1.32066388626 x_0_4_4_TSLA - 1.01847960393 x_0_4_4_VRTX = 0
budget_in_0_4_4_5: 0.02 o_0_4_4_5_AMD + 0.02 o_0_4_4_5_AMGN
 + 0.02 o_0_4_4_5_ASML + 0.02 o_0_4_4_5_DLTR + 0.02 o_0_4_4_5_MTCH
 + 0.02 o_0_4_4_5_NFLX + 0.02 o_0_4_4_5_QCOM + 0.02 o_0_4_4_5_SBUX
 + 0.02 o_0_4_4_5_TSLA + 0.02 o_0_4_4_5_VRTX + x_0_4_4_5_AMD + x_0_4_4_5_AMGN
 + x_0_4_4_5_ASML + x_0_4_4_5_DLTR + x_0_4_4_5_MTCH + x_0_4_4_5_NFLX
 + x_0_4_4_5_QCOM + x_0_4_4_5_SBUX + x_0_4_4_5_TSLA + x_0_4_4_5_VRTX
 - 0.585995663026 x_0_4_4_AMD - 1.03569913377 x_0_4_4_AMGN
 - 1.18402659232 x_0_4_4_ASML - 0.929233439366 x_0_4_4_DLTR
 - 1.19079067657 x_0_4_4_MTCH - 0.983187902025 x_0_4_4_NFLX
 - 0.951274157605 x_0_4_4_QCOM - 0.867395926077 x_0_4_4_SBUX
 - 0.891307026583 x_0_4_4_TSLA - 1.15142296244 x_0_4_4_VRTX = 0
budget_in_0_4_5: 0.02 o_0_4_5_AMD + 0.02 o_0_4_5_AMGN + 0.02 o_0_4_5_ASML
 + 0.02 o_0_4_5_DLTR + 0.02 o_0_4_5_MTCH + 0.02 o_0_4_5_NFLX
 + 0.02 o_0_4_5_QCOM + 0.02 o_0_4_5_SBUX + 0.02 o_0_4_5_TSLA
 + 0.02 o_0_4_5_VRTX + x_0_4_5_AMD + x_0_4_5_AMGN + x_0_4_5_ASML
 + x_0_4_5_DLTR + x_0_4_5_MTCH + x_0_4_5_NFLX + x_0_4_5_QCOM + x_0_4_5_SBUX
 + x_0_4_5_TSLA + x_0_4_5_VRTX - 0.994646737897 x_0_4_AMD
 - 1.01794807395 x_0_4_AMGN - 1.04626610085 x_0_4_ASML
 - 1.04200474311 x_0_4_DLTR - 0.988764410465 x_0_4_MTCH
 - 1.04336091121 x_0_4_NFLX - 0.975094116505 x_0_4_QCOM
 - 1.05427602198 x_0_4_SBUX - 0.947479777656 x_0_4_TSLA
 - 1.00495598889 x_0_4_VRTX = 0
budget_in_0_4_5_0: 0.02 o_0_4_5_0_AMD + 0.02 o_0_4_5_0_AMGN
 + 0.02 o_0_4_5_0_ASML + 0.02 o_0_4_5_0_DLTR + 0.02 o_0_4_5_0_MTCH
 + 0.02 o_0_4_5_0_NFLX + 0.02 o_0_4_5_0_QCOM + 0.02 o_0_4_5_0_SBUX
 + 0.02 o_0_4_5_0_TSLA + 0.02 o_0_4_5_0_VRTX + x_0_4_5_0_AMD + x_0_4_5_0_AMGN
 + x_0_4_5_0_ASML + x_0_4_5_0_DLTR + x_0_4_5_0_MTCH + x_0_4_5_0_NFLX
 + x_0_4_5_0_QCOM + x_0_4_5_0_SBUX + x_0_4_5_0_TSLA + x_0_4_5_0_VRTX
 - 1.05364921378 x_0_4_5_AMD - 0.818171849341 x_0_4_5_AMGN
 - 0.953643447184 x_0_4_5_ASML - 1.03231944273 x_0_4_5_DLTR
 - 1.11639524579 x_0_4_5_MTCH - 1.07375297771 x_0_4_5_NFLX
 - 1.1195439021 x_0_4_5_QCOM - 1.00757601544 x_0_4_5_SBUX
 - 0.955344087007 x_0_4_5_TSLA - 0.751707597404 x_0_4_5_VRTX = 0
budget_in_0_4_5_1: 0.02 o_0_4_5_1_AMD + 0.02 o_0_4_5_1_AMGN
 + 0.02 o_0_4_5_1_ASML + 0.02 o_0_4_5_1_DLTR + 0.02 o_0_4_5_1_MTCH
 + 0.02 o_0_4_5_1_NFLX + 0.02 o_0_4_5_1_QCOM + 0.02 o_0_4_5_1_SBUX
 + 0.02 o_0_4_5_1_TSLA + 0.02 o_0_4_5_1_VRTX + x_0_4_5_1_AMD + x_0_4_5_1_AMGN
 + x_0_4_5_1_ASML + x_0_4_5_1_DLTR + x_0_4_5_1_MTCH + x_0_4_5_1_NFLX
 + x_0_4_5_1_QCOM + x_0_4_5_1_SBUX + x_0_4_5_1_TSLA + x_0_4_5_1_VRTX
 - 0.977059036146 x_0_4_5_AMD - 1.20894761562 x_0_4_5_AMGN
 - 1.28239683275 x_0_4_5_ASML - 0.956039927346 x_0_4_5_DLTR
 - 0.80880714803 x_0_4_5_MTCH - 0.744609156771 x_0_4_5_NFLX
 - 1.30525839478 x_0_4_5_QCOM - 0.940459144268 x_0_4_5_SBUX
 - 0.842053479564 x_0_4_5_TSLA - 1.24282553258 x_0_4_5_VRTX = 0
budget_in_0_4_5_2: 0.02 o_0_4_5_2_AMD + 0.02 o_0_4_5_2_AMGN
 + 0.02 o_0_4_5_2_ASML + 0.02 o_0_4_5_2_DLTR + 0.02 o_0_4_5_2_MTCH
 + 0.02 o_0_4_5_2_NFLX + 0.02 o_0_4_5_2_QCOM + 0.02 o_0_4_5_2_SBUX
 + 0.02 o_0_4_5_2_TSLA + 0.02 o_0_4_5_2_VRTX + x_0_4_5_2_AMD + x_0_4_5_2_AMGN
 + x_0_4_5_2_ASML + x_0_4_5_2_DLTR + x_0_4_5_2_MTCH + x_0_4_5_2_NFLX
 + x_0_4_5_2_QCOM + x_0_4_5_2_SBUX + x_0_4_5_2_TSLA + x_0_4_5_2_VRTX
 - 0.739359442785 x_0_4_5_AMD - 0.875947611103 x_0_4_5_AMGN
 - 1.15460543136 x_0_4_5_ASML - 1.16605998086 x_0_4_5_DLTR
 - 0.947259152101 x_0_4_5_MTCH - 0.7934281847 x_0_4_5_NFLX
 - 1.05639212388 x_0_4_5_QCOM - 0.872324990284 x_0_4_5_SBUX
 - 1.1726499285 x_0_4_5_TSLA - 1.20049748246 x_0_4_5_VRTX = 0
budget_in_0_4_5_3: 0.02 o_0_4_5_3_AMD + 0.02 o_0_4_5_3_AMGN
 + 0.02 o_0_4_5_3_ASML + 0.02 o_0_4_5_3_DLTR + 0.02 o_0_4_5_3_MTCH
 + 0.02 o_0_4_5_3_NFLX + 0.02 o_0_4_5_3_QCOM + 0.02 o_0_4_5_3_SBUX
 + 0.02 o_0_4_5_3_TSLA + 0.02 o_0_4_5_3_VRTX + x_0_4_5_3_AMD + x_0_4_5_3_AMGN
 + x_0_4_5_3_ASML + x_0_4_5_3_DLTR + x_0_4_5_3_MTCH + x_0_4_5_3_NFLX
 + x_0_4_5_3_QCOM + x_0_4_5_3_SBUX + x_0_4_5_3_TSLA + x_0_4_5_3_VRTX
 - 1.07053055308 x_0_4_5_AMD - 0.879588976858 x_0_4_5_AMGN
 - 0.661166822921 x_0_4_5_ASML - 1.18854808887 x_0_4_5_DLTR
 - 1.00817431417 x_0_4_5_MTCH - 1.24323590081 x_0_4_5_NFLX
 - 1.07125402028 x_0_4_5_QCOM - 0.944616337093 x_0_4_5_SBUX
 - 0.986524199308 x_0_4_5_TSLA - 0.850919865987 x_0_4_5_VRTX = 0
budget_in_0_4_5_4: 0.02 o_0_4_5_4_AMD + 0.02 o_0_4_5_4_AMGN
 + 0.02 o_0_4_5_4_ASML + 0.02 o_0_4_5_4_DLTR + 0.02 o_0_4_5_4_MTCH
 + 0.02 o_0_4_5_4_NFLX + 0.02 o_0_4_5_4_QCOM + 0.02 o_0_4_5_4_SBUX
 + 0.02 o_0_4_5_4_TSLA + 0.02 o_0_4_5_4_VRTX + x_0_4_5_4_AMD + x_0_4_5_4_AMGN
 + x_0_4_5_4_ASML + x_0_4_5_4_DLTR + x_0_4_5_4_MTCH + x_0_4_5_4_NFLX
 + x_0_4_5_4_QCOM + x_0_4_5_4_SBUX + x_0_4_5_4_TSLA + x_0_4_5_4_VRTX
 - 1.23215790665 x_0_4_5_AMD - 0.933488954407 x_0_4_5_AMGN
 - 1.00285755597 x_0_4_5_ASML - 1.00313621706 x_0_4_5_DLTR
 - 1.00273285583 x_0_4_5_MTCH - 1.00284835326 x_0_4_5_NFLX
 - 1.00351595931 x_0_4_5_QCOM - 1.00331496557 x_0_4_5_SBUX
 - 1.32066388626 x_0_4_5_TSLA - 1.01847960393 x_0_4_5_VRTX = 0
budget_in_0_4_5_5: 0.02 o_0_4_5_5_AMD + 0.02 o_0_4_5_5_AMGN
 + 0.02 o_0_4_5_5_ASML + 0.02 o_0_4_5_5_DLTR + 0.02 o_0_4_5_5_MTCH
 + 0.02 o_0_4_5_5_NFLX + 0.02 o_0_4_5_5_QCOM + 0.02 o_0_4_5_5_SBUX
 + 0.02 o_0_4_5_5_TSLA + 0.02 o_0_4_5_5_VRTX + x_0_4_5_5_AMD + x_0_4_5_5_AMGN
 + x_0_4_5_5_ASML + x_0_4_5_5_DLTR + x_0_4_5_5_MTCH + x_0_4_5_5_NFLX
 + x_0_4_5_5_QCOM + x_0_4_5_5_SBUX + x_0_4_5_5_TSLA + x_0_4_5_5_VRTX
 - 0.585995663026 x_0_4_5_AMD - 1.03569913377 x_0_4_5_AMGN
 - 1.18402659232 x_0_4_5_ASML - 0.929233439366 x_0_4_5_DLTR
 - 1.19079067657 x_0_4_5_MTCH - 0.983187902025 x_0_4_5_NFLX
 - 0.951274157605 x_0_4_5_QCOM - 0.867395926077 x_0_4_5_SBUX
 - 0.891307026583 x_0_4_5_TSLA - 1.15142296244 x_0_4_5_VRTX = 0
budget_in_0_4_6: 0.02 o_0_4_6_AMD + 0.02 o_0_4_6_AMGN + 0.02 o_0_4_6_ASML
 + 0.02 o_0_4_6_DLTR + 0.02 o_0_4_6_MTCH + 0.02 o_0_4_6_NFLX
 + 0.02 o_0_4_6_QCOM + 0.02 o_0_4_6_SBUX + 0.02 o_0_4_6_TSLA
 + 0.02 o_0_4_6_VRTX + x_0_4_6_AMD + x_0_4_6_AMGN + x_0_4_6_ASML
 + x_0_4_6_DLTR + x_0_4_6_MTCH + x_0_4_6_NFLX + x_0_4_6_QCOM + x_0_4_6_SBUX
 + x_0_4_6_TSLA + x_0_4_6_VRTX - 1.01392415625 x_0_4_AMD
 - 0.989116583165 x_0_4_AMGN - 1.00233687993 x_0_4_ASML
 - 1.04597807654 x_0_4_DLTR - 0.954747279597 x_0_4_MTCH
 - 0.912941443717 x_0_4_NFLX - 0.999276520842 x_0_4_QCOM
 - 1.08233071653 x_0_4_SBUX - 1.06919498439 x_0_4_TSLA
 - 0.903741883324 x_0_4_VRTX = 0
budget_in_0_4_6_0: 0.02 o_0_4_6_0_AMD + 0.02 o_0_4_6_0_AMGN
 + 0.02 o_0_4_6_0_ASML + 0.02 o_0_4_6_0_DLTR + 0.02 o_0_4_6_0_MTCH
 + 0.02 o_0_4_6_0_NFLX + 0.02 o_0_4_6_0_QCOM + 0.02 o_0_4_6_0_SBUX
 + 0.02 o_0_4_6_0_TSLA + 0.02 o_0_4_6_0_VRTX + x_0_4_6_0_AMD + x_0_4_6_0_AMGN
 + x_0_4_6_0_ASML + x_0_4_6_0_DLTR + x_0_4_6_0_MTCH + x_0_4_6_0_NFLX
 + x_0_4_6_0_QCOM + x_0_4_6_0_SBUX + x_0_4_6_0_TSLA + x_0_4_6_0_VRTX
 - 1.05364921378 x_0_4_6_AMD - 0.818171849341 x_0_4_6_AMGN
 - 0.953643447184 x_0_4_6_ASML - 1.03231944273 x_0_4_6_DLTR
 - 1.11639524579 x_0_4_6_MTCH - 1.07375297771 x_0_4_6_NFLX
 - 1.1195439021 x_0_4_6_QCOM - 1.00757601544 x_0_4_6_SBUX
 - 0.955344087007 x_0_4_6_TSLA - 0.751707597404 x_0_4_6_VRTX = 0
budget_in_0_4_6_1: 0.02 o_0_4_6_1_AMD + 0.02 o_0_4_6_1_AMGN
 + 0.02 o_0_4_6_1_ASML + 0.02 o_0_4_6_1_DLTR + 0.02 o_0_4_6_1_MTCH
 + 0.02 o_0_4_6_1_NFLX + 0.02 o_0_4_6_1_QCOM + 0.02 o_0_4_6_1_SBUX
 + 0.02 o_0_4_6_1_TSLA + 0.02 o_0_4_6_1_VRTX + x_0_4_6_1_AMD + x_0_4_6_1_AMGN
 + x_0_4_6_1_ASML + x_0_4_6_1_DLTR + x_0_4_6_1_MTCH + x_0_4_6_1_NFLX
 + x_0_4_6_1_QCOM + x_0_4_6_1_SBUX + x_0_4_6_1_TSLA + x_0_4_6_1_VRTX
 - 0.977059036146 x_0_4_6_AMD - 1.20894761562 x_0_4_6_AMGN
 - 1.28239683275 x_0_4_6_ASML - 0.956039927346 x_0_4_6_DLTR
 - 0.80880714803 x_0_4_6_MTCH - 0.744609156771 x_0_4_6_NFLX
 - 1.30525839478 x_0_4_6_QCOM - 0.940459144268 x_0_4_6_SBUX
 - 0.842053479564 x_0_4_6_TSLA - 1.24282553258 x_0_4_6_VRTX = 0
budget_in_0_4_6_2: 0.02 o_0_4_6_2_AMD + 0.02 o_0_4_6_2_AMGN
 + 0.02 o_0_4_6_2_ASML + 0.02 o_0_4_6_2_DLTR + 0.02 o_0_4_6_2_MTCH
 + 0.02 o_0_4_6_2_NFLX + 0.02 o_0_4_6_2_QCOM + 0.02 o_0_4_6_2_SBUX
 + 0.02 o_0_4_6_2_TSLA + 0.02 o_0_4_6_2_VRTX + x_0_4_6_2_AMD + x_0_4_6_2_AMGN
 + x_0_4_6_2_ASML + x_0_4_6_2_DLTR + x_0_4_6_2_MTCH + x_0_4_6_2_NFLX
 + x_0_4_6_2_QCOM + x_0_4_6_2_SBUX + x_0_4_6_2_TSLA + x_0_4_6_2_VRTX
 - 0.739359442785 x_0_4_6_AMD - 0.875947611103 x_0_4_6_AMGN
 - 1.15460543136 x_0_4_6_ASML - 1.16605998086 x_0_4_6_DLTR
 - 0.947259152101 x_0_4_6_MTCH - 0.7934281847 x_0_4_6_NFLX
 - 1.05639212388 x_0_4_6_QCOM - 0.872324990284 x_0_4_6_SBUX
 - 1.1726499285 x_0_4_6_TSLA - 1.20049748246 x_0_4_6_VRTX = 0
budget_in_0_4_6_3: 0.02 o_0_4_6_3_AMD + 0.02 o_0_4_6_3_AMGN
 + 0.02 o_0_4_6_3_ASML + 0.02 o_0_4_6_3_DLTR + 0.02 o_0_4_6_3_MTCH
 + 0.02 o_0_4_6_3_NFLX + 0.02 o_0_4_6_3_QCOM + 0.02 o_0_4_6_3_SBUX
 + 0.02 o_0_4_6_3_TSLA + 0.02 o_0_4_6_3_VRTX + x_0_4_6_3_AMD + x_0_4_6_3_AMGN
 + x_0_4_6_3_ASML + x_0_4_6_3_DLTR + x_0_4_6_3_MTCH + x_0_4_6_3_NFLX
 + x_0_4_6_3_QCOM + x_0_4_6_3_SBUX + x_0_4_6_3_TSLA + x_0_4_6_3_VRTX
 - 1.07053055308 x_0_4_6_AMD - 0.879588976858 x_0_4_6_AMGN
 - 0.661166822921 x_0_4_6_ASML - 1.18854808887 x_0_4_6_DLTR
 - 1.00817431417 x_0_4_6_MTCH - 1.24323590081 x_0_4_6_NFLX
 - 1.07125402028 x_0_4_6_QCOM - 0.944616337093 x_0_4_6_SBUX
 - 0.986524199308 x_0_4_6_TSLA - 0.850919865987 x_0_4_6_VRTX = 0
budget_in_0_4_6_4: 0.02 o_0_4_6_4_AMD + 0.02 o_0_4_6_4_AMGN
 + 0.02 o_0_4_6_4_ASML + 0.02 o_0_4_6_4_DLTR + 0.02 o_0_4_6_4_MTCH
 + 0.02 o_0_4_6_4_NFLX + 0.02 o_0_4_6_4_QCOM + 0.02 o_0_4_6_4_SBUX
 + 0.02 o_0_4_6_4_TSLA + 0.02 o_0_4_6_4_VRTX + x_0_4_6_4_AMD + x_0_4_6_4_AMGN
 + x_0_4_6_4_ASML + x_0_4_6_4_DLTR + x_0_4_6_4_MTCH + x_0_4_6_4_NFLX
 + x_0_4_6_4_QCOM + x_0_4_6_4_SBUX + x_0_4_6_4_TSLA + x_0_4_6_4_VRTX
 - 1.23215790665 x_0_4_6_AMD - 0.933488954407 x_0_4_6_AMGN
 - 1.00285755597 x_0_4_6_ASML - 1.00313621706 x_0_4_6_DLTR
 - 1.00273285583 x_0_4_6_MTCH - 1.00284835326 x_0_4_6_NFLX
 - 1.00351595931 x_0_4_6_QCOM - 1.00331496557 x_0_4_6_SBUX
 - 1.32066388626 x_0_4_6_TSLA - 1.01847960393 x_0_4_6_VRTX = 0
budget_in_0_4_6_5: 0.02 o_0_4_6_5_AMD + 0.02 o_0_4_6_5_AMGN
 + 0.02 o_0_4_6_5_ASML + 0.02 o_0_4_6_5_DLTR + 0.02 o_0_4_6_5_MTCH
 + 0.02 o_0_4_6_5_NFLX + 0.02 o_0_4_6_5_QCOM + 0.02 o_0_4_6_5_SBUX
 + 0.02 o_0_4_6_5_TSLA + 0.02 o_0_4_6_5_VRTX + x_0_4_6_5_AMD + x_0_4_6_5_AMGN
 + x_0_4_6_5_ASML + x_0_4_6_5_DLTR + x_0_4_6_5_MTCH + x_0_4_6_5_NFLX
 + x_0_4_6_5_QCOM + x_0_4_6_5_SBUX + x_0_4_6_5_TSLA + x_0_4_6_5_VRTX
 - 0.585995663026 x_0_4_6_AMD - 1.03569913377 x_0_4_6_AMGN
 - 1.18402659232 x_0_4_6_ASML - 0.929233439366 x_0_4_6_DLTR
 - 1.19079067657 x_0_4_6_MTCH - 0.983187902025 x_0_4_6_NFLX
 - 0.951274157605 x_0_4_6_QCOM - 0.867395926077 x_0_4_6_SBUX
 - 0.891307026583 x_0_4_6_TSLA - 1.15142296244 x_0_4_6_VRTX = 0
budget_in_0_4_7: 0.02 o_0_4_7_AMD + 0.02 o_0_4_7_AMGN + 0.02 o_0_4_7_ASML
 + 0.02 o_0_4_7_DLTR + 0.02 o_0_4_7_MTCH + 0.02 o_0_4_7_NFLX
 + 0.02 o_0_4_7_QCOM + 0.02 o_0_4_7_SBUX + 0.02 o_0_4_7_TSLA
 + 0.02 o_0_4_7_VRTX + x_0_4_7_AMD + x_0_4_7_AMGN + x_0_4_7_ASML
 + x_0_4_7_DLTR + x_0_4_7_MTCH + x_0_4_7_NFLX + x_0_4_7_QCOM + x_0_4_7_SBUX
 + x_0_4_7_TSLA + x_0_4_7_VRTX - 1.06429517472 x_0_4_AMD
 - 1.10989245697 x_0_4_AMGN - 1.01659391217 x_0_4_ASML
 - 0.949523265291 x_0_4_DLTR - 0.963874259775 x_0_4_MTCH
 - 0.926513097924 x_0_4_NFLX - 1.09876524362 x_0_4_QCOM
 - 0.972466711832 x_0_4_SBUX - 1.12799377333 x_0_4_TSLA
 - 0.989128882071 x_0_4_VRTX = 0
budget_in_0_4_7_0: 0.02 o_0_4_7_0_AMD + 0.02 o_0_4_7_0_AMGN
 + 0.02 o_0_4_7_0_ASML + 0.02 o_0_4_7_0_DLTR + 0.02 o_0_4_7_0_MTCH
 + 0.02 o_0_4_7_0_NFLX + 0.02 o_0_4_7_0_QCOM + 0.02 o_0_4_7_0_SBUX
 + 0.02 o_0_4_7_0_TSLA + 0.02 o_0_4_7_0_VRTX + x_0_4_7_0_AMD + x_0_4_7_0_AMGN
 + x_0_4_7_0_ASML + x_0_4_7_0_DLTR + x_0_4_7_0_MTCH + x_0_4_7_0_NFLX
 + x_0_4_7_0_QCOM + x_0_4_7_0_SBUX + x_0_4_7_0_TSLA + x_0_4_7_0_VRTX
 - 1.05364921378 x_0_4_7_AMD - 0.818171849341 x_0_4_7_AMGN
 - 0.953643447184 x_0_4_7_ASML - 1.03231944273 x_0_4_7_DLTR
 - 1.11639524579 x_0_4_7_MTCH - 1.07375297771 x_0_4_7_NFLX
 - 1.1195439021 x_0_4_7_QCOM - 1.00757601544 x_0_4_7_SBUX
 - 0.955344087007 x_0_4_7_TSLA - 0.751707597404 x_0_4_7_VRTX = 0
budget_in_0_4_7_1: 0.02 o_0_4_7_1_AMD + 0.02 o_0_4_7_1_AMGN
 + 0.02 o_0_4_7_1_ASML + 0.02 o_0_4_7_1_DLTR + 0.02 o_0_4_7_1_MTCH
 + 0.02 o_0_4_7_1_NFLX + 0.02 o_0_4_7_1_QCOM + 0.02 o_0_4_7_1_SBUX
 + 0.02 o_0_4_7_1_TSLA + 0.02 o_0_4_7_1_VRTX + x_0_4_7_1_AMD + x_0_4_7_1_AMGN
 + x_0_4_7_1_ASML + x_0_4_7_1_DLTR + x_0_4_7_1_MTCH + x_0_4_7_1_NFLX
 + x_0_4_7_1_QCOM + x_0_4_7_1_SBUX + x_0_4_7_1_TSLA + x_0_4_7_1_VRTX
 - 0.977059036146 x_0_4_7_AMD - 1.20894761562 x_0_4_7_AMGN
 - 1.28239683275 x_0_4_7_ASML - 0.956039927346 x_0_4_7_DLTR
 - 0.80880714803 x_0_4_7_MTCH - 0.744609156771 x_0_4_7_NFLX
 - 1.30525839478 x_0_4_7_QCOM - 0.940459144268 x_0_4_7_SBUX
 - 0.842053479564 x_0_4_7_TSLA - 1.24282553258 x_0_4_7_VRTX = 0
budget_in_0_4_7_2: 0.02 o_0_4_7_2_AMD + 0.02 o_0_4_7_2_AMGN
 + 0.02 o_0_4_7_2_ASML + 0.02 o_0_4_7_2_DLTR + 0.02 o_0_4_7_2_MTCH
 + 0.02 o_0_4_7_2_NFLX + 0.02 o_0_4_7_2_QCOM + 0.02 o_0_4_7_2_SBUX
 + 0.02 o_0_4_7_2_TSLA + 0.02 o_0_4_7_2_VRTX + x_0_4_7_2_AMD + x_0_4_7_2_AMGN
 + x_0_4_7_2_ASML + x_0_4_7_2_DLTR + x_0_4_7_2_MTCH + x_0_4_7_2_NFLX
 + x_0_4_7_2_QCOM + x_0_4_7_2_SBUX + x_0_4_7_2_TSLA + x_0_4_7_2_VRTX
 - 0.739359442785 x_0_4_7_AMD - 0.875947611103 x_0_4_7_AMGN
 - 1.15460543136 x_0_4_7_ASML - 1.16605998086 x_0_4_7_DLTR
 - 0.947259152101 x_0_4_7_MTCH - 0.7934281847 x_0_4_7_NFLX
 - 1.05639212388 x_0_4_7_QCOM - 0.872324990284 x_0_4_7_SBUX
 - 1.1726499285 x_0_4_7_TSLA - 1.20049748246 x_0_4_7_VRTX = 0
budget_in_0_4_7_3: 0.02 o_0_4_7_3_AMD + 0.02 o_0_4_7_3_AMGN
 + 0.02 o_0_4_7_3_ASML + 0.02 o_0_4_7_3_DLTR + 0.02 o_0_4_7_3_MTCH
 + 0.02 o_0_4_7_3_NFLX + 0.02 o_0_4_7_3_QCOM + 0.02 o_0_4_7_3_SBUX
 + 0.02 o_0_4_7_3_TSLA + 0.02 o_0_4_7_3_VRTX + x_0_4_7_3_AMD + x_0_4_7_3_AMGN
 + x_0_4_7_3_ASML + x_0_4_7_3_DLTR + x_0_4_7_3_MTCH + x_0_4_7_3_NFLX
 + x_0_4_7_3_QCOM + x_0_4_7_3_SBUX + x_0_4_7_3_TSLA + x_0_4_7_3_VRTX
 - 1.07053055308 x_0_4_7_AMD - 0.879588976858 x_0_4_7_AMGN
 - 0.661166822921 x_0_4_7_ASML - 1.18854808887 x_0_4_7_DLTR
 - 1.00817431417 x_0_4_7_MTCH - 1.24323590081 x_0_4_7_NFLX
 - 1.07125402028 x_0_4_7_QCOM - 0.944616337093 x_0_4_7_SBUX
 - 0.986524199308 x_0_4_7_TSLA - 0.850919865987 x_0_4_7_VRTX = 0
budget_in_0_4_7_4: 0.02 o_0_4_7_4_AMD + 0.02 o_0_4_7_4_AMGN
 + 0.02 o_0_4_7_4_ASML + 0.02 o_0_4_7_4_DLTR + 0.02 o_0_4_7_4_MTCH
 + 0.02 o_0_4_7_4_NFLX + 0.02 o_0_4_7_4_QCOM + 0.02 o_0_4_7_4_SBUX
 + 0.02 o_0_4_7_4_TSLA + 0.02 o_0_4_7_4_VRTX + x_0_4_7_4_AMD + x_0_4_7_4_AMGN
 + x_0_4_7_4_ASML + x_0_4_7_4_DLTR + x_0_4_7_4_MTCH + x_0_4_7_4_NFLX
 + x_0_4_7_4_QCOM + x_0_4_7_4_SBUX + x_0_4_7_4_TSLA + x_0_4_7_4_VRTX
 - 1.23215790665 x_0_4_7_AMD - 0.933488954407 x_0_4_7_AMGN
 - 1.00285755597 x_0_4_7_ASML - 1.00313621706 x_0_4_7_DLTR
 - 1.00273285583 x_0_4_7_MTCH - 1.00284835326 x_0_4_7_NFLX
 - 1.00351595931 x_0_4_7_QCOM - 1.00331496557 x_0_4_7_SBUX
 - 1.32066388626 x_0_4_7_TSLA - 1.01847960393 x_0_4_7_VRTX = 0
budget_in_0_4_7_5: 0.02 o_0_4_7_5_AMD + 0.02 o_0_4_7_5_AMGN
 + 0.02 o_0_4_7_5_ASML + 0.02 o_0_4_7_5_DLTR + 0.02 o_0_4_7_5_MTCH
 + 0.02 o_0_4_7_5_NFLX + 0.02 o_0_4_7_5_QCOM + 0.02 o_0_4_7_5_SBUX
 + 0.02 o_0_4_7_5_TSLA + 0.02 o_0_4_7_5_VRTX + x_0_4_7_5_AMD + x_0_4_7_5_AMGN
 + x_0_4_7_5_ASML + x_0_4_7_5_DLTR + x_0_4_7_5_MTCH + x_0_4_7_5_NFLX
 + x_0_4_7_5_QCOM + x_0_4_7_5_SBUX + x_0_4_7_5_TSLA + x_0_4_7_5_VRTX
 - 0.585995663026 x_0_4_7_AMD - 1.03569913377 x_0_4_7_AMGN
 - 1.18402659232 x_0_4_7_ASML - 0.929233439366 x_0_4_7_DLTR
 - 1.19079067657 x_0_4_7_MTCH - 0.983187902025 x_0_4_7_NFLX
 - 0.951274157605 x_0_4_7_QCOM - 0.867395926077 x_0_4_7_SBUX
 - 0.891307026583 x_0_4_7_TSLA - 1.15142296244 x_0_4_7_VRTX = 0
budget_in_0_5: 0.02 o_0_5_AMD + 0.02 o_0_5_AMGN + 0.02 o_0_5_ASML
 + 0.02 o_0_5_DLTR + 0.02 o_0_5_MTCH + 0.02 o_0_5_NFLX + 0.02 o_0_5_QCOM
 + 0.02 o_0_5_SBUX + 0.02 o_0_5_TSLA + 0.02 o_0_5_VRTX + x_0_5_AMD
 + x_0_5_AMGN + x_0_5_ASML + x_0_5_DLTR + x_0_5_MTCH + x_0_5_NFLX + x_0_5_QCOM
 + x_0_5_SBUX + x_0_5_TSLA + x_0_5_VRTX - 0.997420367021 x_0_AMD
 - 0.964889248715 x_0_AMGN - 1.00118797831 x_0_ASML - 0.944498181252 x_0_DLTR
 - 0.968308665345 x_0_MTCH - 0.928495163199 x_0_NFLX - 0.949193601021 x_0_QCOM
 - 1.08234401095 x_0_SBUX - 1.1888414468 x_0_TSLA - 1.06065296344 x_0_VRTX = 0
budget_in_0_5_0: 0.02 o_0_5_0_AMD + 0.02 o_0_5_0_AMGN + 0.02 o_0_5_0_ASML
 + 0.02 o_0_5_0_DLTR + 0.02 o_0_5_0_MTCH + 0.02 o_0_5_0_NFLX
 + 0.02 o_0_5_0_QCOM + 0.02 o_0_5_0_SBUX + 0.02 o_0_5_0_TSLA
 + 0.02 o_0_5_0_VRTX + x_0_5_0_AMD + x_0_5_0_AMGN + x_0_5_0_ASML
 + x_0_5_0_DLTR + x_0_5_0_MTCH + x_0_5_0_NFLX + x_0_5_0_QCOM + x_0_5_0_SBUX
 + x_0_5_0_TSLA + x_0_5_0_VRTX - 0.96241848816 x_0_5_AMD
 - 1.08690542513 x_0_5_AMGN - 0.966418464057 x_0_5_ASML
 - 1.00713245319 x_0_5_DLTR - 1.17362316411 x_0_5_MTCH
 - 0.889751176224 x_0_5_NFLX - 0.981945309162 x_0_5_QCOM
 - 0.993265089565 x_0_5_SBUX - 0.979016562651 x_0_5_TSLA
 - 1.00955107962 x_0_5_VRTX = 0
budget_in_0_5_0_0: 0.02 o_0_5_0_0_AMD + 0.02 o_0_5_0_0_AMGN
 + 0.02 o_0_5_0_0_ASML + 0.02 o_0_5_0_0_DLTR + 0.02 o_0_5_0_0_MTCH
 + 0.02 o_0_5_0_0_NFLX + 0.02 o_0_5_0_0_QCOM + 0.02 o_0_5_0_0_SBUX
 + 0.02 o_0_5_0_0_TSLA + 0.02 o_0_5_0_0_VRTX + x_0_5_0_0_AMD + x_0_5_0_0_AMGN
 + x_0_5_0_0_ASML + x_0_5_0_0_DLTR + x_0_5_0_0_MTCH + x_0_5_0_0_NFLX
 + x_0_5_0_0_QCOM + x_0_5_0_0_SBUX + x_0_5_0_0_TSLA + x_0_5_0_0_VRTX
 - 1.05364921378 x_0_5_0_AMD - 0.818171849341 x_0_5_0_AMGN
 - 0.953643447184 x_0_5_0_ASML - 1.03231944273 x_0_5_0_DLTR
 - 1.11639524579 x_0_5_0_MTCH - 1.07375297771 x_0_5_0_NFLX
 - 1.1195439021 x_0_5_0_QCOM - 1.00757601544 x_0_5_0_SBUX
 - 0.955344087007 x_0_5_0_TSLA - 0.751707597404 x_0_5_0_VRTX = 0
budget_in_0_5_0_1: 0.02 o_0_5_0_1_AMD + 0.02 o_0_5_0_1_AMGN
 + 0.02 o_0_5_0_1_ASML + 0.02 o_0_5_0_1_DLTR + 0.02 o_0_5_0_1_MTCH
 + 0.02 o_0_5_0_1_NFLX + 0.02 o_0_5_0_1_QCOM + 0.02 o_0_5_0_1_SBUX
 + 0.02 o_0_5_0_1_TSLA + 0.02 o_0_5_0_1_VRTX + x_0_5_0_1_AMD + x_0_5_0_1_AMGN
 + x_0_5_0_1_ASML + x_0_5_0_1_DLTR + x_0_5_0_1_MTCH + x_0_5_0_1_NFLX
 + x_0_5_0_1_QCOM + x_0_5_0_1_SBUX + x_0_5_0_1_TSLA + x_0_5_0_1_VRTX
 - 0.977059036146 x_0_5_0_AMD - 1.20894761562 x_0_5_0_AMGN
 - 1.28239683275 x_0_5_0_ASML - 0.956039927346 x_0_5_0_DLTR
 - 0.80880714803 x_0_5_0_MTCH - 0.744609156771 x_0_5_0_NFLX
 - 1.30525839478 x_0_5_0_QCOM - 0.940459144268 x_0_5_0_SBUX
 - 0.842053479564 x_0_5_0_TSLA - 1.24282553258 x_0_5_0_VRTX = 0
budget_in_0_5_0_2: 0.02 o_0_5_0_2_AMD + 0.02 o_0_5_0_2_AMGN
 + 0.02 o_0_5_0_2_ASML + 0.02 o_0_5_0_2_DLTR + 0.02 o_0_5_0_2_MTCH
 + 0.02 o_0_5_0_2_NFLX + 0.02 o_0_5_0_2_QCOM + 0.02 o_0_5_0_2_SBUX
 + 0.02 o_0_5_0_2_TSLA + 0.02 o_0_5_0_2_VRTX + x_0_5_0_2_AMD + x_0_5_0_2_AMGN
 + x_0_5_0_2_ASML + x_0_5_0_2_DLTR + x_0_5_0_2_MTCH + x_0_5_0_2_NFLX
 + x_0_5_0_2_QCOM + x_0_5_0_2_SBUX + x_0_5_0_2_TSLA + x_0_5_0_2_VRTX
 - 0.739359442785 x_0_5_0_AMD - 0.875947611103 x_0_5_0_AMGN
 - 1.15460543136 x_0_5_0_ASML - 1.16605998086 x_0_5_0_DLTR
 - 0.947259152101 x_0_5_0_MTCH - 0.7934281847 x_0_5_0_NFLX
 - 1.05639212388 x_0_5_0_QCOM - 0.872324990284 x_0_5_0_SBUX
 - 1.1726499285 x_0_5_0_TSLA - 1.20049748246 x_0_5_0_VRTX = 0
budget_in_0_5_0_3: 0.02 o_0_5_0_3_AMD + 0.02 o_0_5_0_3_AMGN
 + 0.02 o_0_5_0_3_ASML + 0.02 o_0_5_0_3_DLTR + 0.02 o_0_5_0_3_MTCH
 + 0.02 o_0_5_0_3_NFLX + 0.02 o_0_5_0_3_QCOM + 0.02 o_0_5_0_3_SBUX
 + 0.02 o_0_5_0_3_TSLA + 0.02 o_0_5_0_3_VRTX + x_0_5_0_3_AMD + x_0_5_0_3_AMGN
 + x_0_5_0_3_ASML + x_0_5_0_3_DLTR + x_0_5_0_3_MTCH + x_0_5_0_3_NFLX
 + x_0_5_0_3_QCOM + x_0_5_0_3_SBUX + x_0_5_0_3_TSLA + x_0_5_0_3_VRTX
 - 1.07053055308 x_0_5_0_AMD - 0.879588976858 x_0_5_0_AMGN
 - 0.661166822921 x_0_5_0_ASML - 1.18854808887 x_0_5_0_DLTR
 - 1.00817431417 x_0_5_0_MTCH - 1.24323590081 x_0_5_0_NFLX
 - 1.07125402028 x_0_5_0_QCOM - 0.944616337093 x_0_5_0_SBUX
 - 0.986524199308 x_0_5_0_TSLA - 0.850919865987 x_0_5_0_VRTX = 0
budget_in_0_5_0_4: 0.02 o_0_5_0_4_AMD + 0.02 o_0_5_0_4_AMGN
 + 0.02 o_0_5_0_4_ASML + 0.02 o_0_5_0_4_DLTR + 0.02 o_0_5_0_4_MTCH
 + 0.02 o_0_5_0_4_NFLX + 0.02 o_0_5_0_4_QCOM + 0.02 o_0_5_0_4_SBUX
 + 0.02 o_0_5_0_4_TSLA + 0.02 o_0_5_0_4_VRTX + x_0_5_0_4_AMD + x_0_5_0_4_AMGN
 + x_0_5_0_4_ASML + x_0_5_0_4_DLTR + x_0_5_0_4_MTCH + x_0_5_0_4_NFLX
 + x_0_5_0_4_QCOM + x_0_5_0_4_SBUX + x_0_5_0_4_TSLA + x_0_5_0_4_VRTX
 - 1.23215790665 x_0_5_0_AMD - 0.933488954407 x_0_5_0_AMGN
 - 1.00285755597 x_0_5_0_ASML - 1.00313621706 x_0_5_0_DLTR
 - 1.00273285583 x_0_5_0_MTCH - 1.00284835326 x_0_5_0_NFLX
 - 1.00351595931 x_0_5_0_QCOM - 1.00331496557 x_0_5_0_SBUX
 - 1.32066388626 x_0_5_0_TSLA - 1.01847960393 x_0_5_0_VRTX = 0
budget_in_0_5_0_5: 0.02 o_0_5_0_5_AMD + 0.02 o_0_5_0_5_AMGN
 + 0.02 o_0_5_0_5_ASML + 0.02 o_0_5_0_5_DLTR + 0.02 o_0_5_0_5_MTCH
 + 0.02 o_0_5_0_5_NFLX + 0.02 o_0_5_0_5_QCOM + 0.02 o_0_5_0_5_SBUX
 + 0.02 o_0_5_0_5_TSLA + 0.02 o_0_5_0_5_VRTX + x_0_5_0_5_AMD + x_0_5_0_5_AMGN
 + x_0_5_0_5_ASML + x_0_5_0_5_DLTR + x_0_5_0_5_MTCH + x_0_5_0_5_NFLX
 + x_0_5_0_5_QCOM + x_0_5_0_5_SBUX + x_0_5_0_5_TSLA + x_0_5_0_5_VRTX
 - 0.585995663026 x_0_5_0_AMD - 1.03569913377 x_0_5_0_AMGN
 - 1.18402659232 x_0_5_0_ASML - 0.929233439366 x_0_5_0_DLTR
 - 1.19079067657 x_0_5_0_MTCH - 0.983187902025 x_0_5_0_NFLX
 - 0.951274157605 x_0_5_0_QCOM - 0.867395926077 x_0_5_0_SBUX
 - 0.891307026583 x_0_5_0_TSLA - 1.15142296244 x_0_5_0_VRTX = 0
budget_in_0_5_1: 0.02 o_0_5_1_AMD + 0.02 o_0_5_1_AMGN + 0.02 o_0_5_1_ASML
 + 0.02 o_0_5_1_DLTR + 0.02 o_0_5_1_MTCH + 0.02 o_0_5_1_NFLX
 + 0.02 o_0_5_1_QCOM + 0.02 o_0_5_1_SBUX + 0.02 o_0_5_1_TSLA
 + 0.02 o_0_5_1_VRTX + x_0_5_1_AMD + x_0_5_1_AMGN + x_0_5_1_ASML
 + x_0_5_1_DLTR + x_0_5_1_MTCH + x_0_5_1_NFLX + x_0_5_1_QCOM + x_0_5_1_SBUX
 + x_0_5_1_TSLA + x_0_5_1_VRTX - 0.977233014136 x_0_5_AMD
 - 0.948942094486 x_0_5_AMGN - 1.01837968137 x_0_5_ASML
 - 1.02159515055 x_0_5_DLTR - 1.04465476071 x_0_5_MTCH
 - 1.02637143926 x_0_5_NFLX - 0.958742662682 x_0_5_QCOM
 - 0.993097015219 x_0_5_SBUX - 0.930608290696 x_0_5_TSLA
 - 1.02359326044 x_0_5_VRTX = 0
budget_in_0_5_1_0: 0.02 o_0_5_1_0_AMD + 0.02 o_0_5_1_0_AMGN
 + 0.02 o_0_5_1_0_ASML + 0.02 o_0_5_1_0_DLTR + 0.02 o_0_5_1_0_MTCH
 + 0.02 o_0_5_1_0_NFLX + 0.02 o_0_5_1_0_QCOM + 0.02 o_0_5_1_0_SBUX
 + 0.02 o_0_5_1_0_TSLA + 0.02 o_0_5_1_0_VRTX + x_0_5_1_0_AMD + x_0_5_1_0_AMGN
 + x_0_5_1_0_ASML + x_0_5_1_0_DLTR + x_0_5_1_0_MTCH + x_0_5_1_0_NFLX
 + x_0_5_1_0_QCOM + x_0_5_1_0_SBUX + x_0_5_1_0_TSLA + x_0_5_1_0_VRTX
 - 1.05364921378 x_0_5_1_AMD - 0.818171849341 x_0_5_1_AMGN
 - 0.953643447184 x_0_5_1_ASML - 1.03231944273 x_0_5_1_DLTR
 - 1.11639524579 x_0_5_1_MTCH - 1.07375297771 x_0_5_1_NFLX
 - 1.1195439021 x_0_5_1_QCOM - 1.00757601544 x_0_5_1_SBUX
 - 0.955344087007 x_0_5_1_TSLA - 0.751707597404 x_0_5_1_VRTX = 0
budget_in_0_5_1_1: 0.02 o_0_5_1_1_AMD + 0.02 o_0_5_1_1_AMGN
 + 0.02 o_0_5_1_1_ASML + 0.02 o_0_5_1_1_DLTR + 0.02 o_0_5_1_1_MTCH
 + 0.02 o_0_5_1_1_NFLX + 0.02 o_0_5_1_1_QCOM + 0.02 o_0_5_1_1_SBUX
 + 0.02 o_0_5_1_1_TSLA + 0.02 o_0_5_1_1_VRTX + x_0_5_1_1_AMD + x_0_5_1_1_AMGN
 + x_0_5_1_1_ASML + x_0_5_1_1_DLTR + x_0_5_1_1_MTCH + x_0_5_1_1_NFLX
 + x_0_5_1_1_QCOM + x_0_5_1_1_SBUX + x_0_5_1_1_TSLA + x_0_5_1_1_VRTX
 - 0.977059036146 x_0_5_1_AMD - 1.20894761562 x_0_5_1_AMGN
 - 1.28239683275 x_0_5_1_ASML - 0.956039927346 x_0_5_1_DLTR
 - 0.80880714803 x_0_5_1_MTCH - 0.744609156771 x_0_5_1_NFLX
 - 1.30525839478 x_0_5_1_QCOM - 0.940459144268 x_0_5_1_SBUX
 - 0.842053479564 x_0_5_1_TSLA - 1.24282553258 x_0_5_1_VRTX = 0
budget_in_0_5_1_2: 0.02 o_0_5_1_2_AMD + 0.02 o_0_5_1_2_AMGN
 + 0.02 o_0_5_1_2_ASML + 0.02 o_0_5_1_2_DLTR + 0.02 o_0_5_1_2_MTCH
 + 0.02 o_0_5_1_2_NFLX + 0.02 o_0_5_1_2_QCOM + 0.02 o_0_5_1_2_SBUX
 + 0.02 o_0_5_1_2_TSLA + 0.02 o_0_5_1_2_VRTX + x_0_5_1_2_AMD + x_0_5_1_2_AMGN
 + x_0_5_1_2_ASML + x_0_5_1_2_DLTR + x_0_5_1_2_MTCH + x_0_5_1_2_NFLX
 + x_0_5_1_2_QCOM + x_0_5_1_2_SBUX + x_0_5_1_2_TSLA + x_0_5_1_2_VRTX
 - 0.739359442785 x_0_5_1_AMD - 0.875947611103 x_0_5_1_AMGN
 - 1.15460543136 x_0_5_1_ASML - 1.16605998086 x_0_5_1_DLTR
 - 0.947259152101 x_0_5_1_MTCH - 0.7934281847 x_0_5_1_NFLX
 - 1.05639212388 x_0_5_1_QCOM - 0.872324990284 x_0_5_1_SBUX
 - 1.1726499285 x_0_5_1_TSLA - 1.20049748246 x_0_5_1_VRTX = 0
budget_in_0_5_1_3: 0.02 o_0_5_1_3_AMD + 0.02 o_0_5_1_3_AMGN
 + 0.02 o_0_5_1_3_ASML + 0.02 o_0_5_1_3_DLTR + 0.02 o_0_5_1_3_MTCH
 + 0.02 o_0_5_1_3_NFLX + 0.02 o_0_5_1_3_QCOM + 0.02 o_0_5_1_3_SBUX
 + 0.02 o_0_5_1_3_TSLA + 0.02 o_0_5_1_3_VRTX + x_0_5_1_3_AMD + x_0_5_1_3_AMGN
 + x_0_5_1_3_ASML + x_0_5_1_3_DLTR + x_0_5_1_3_MTCH + x_0_5_1_3_NFLX
 + x_0_5_1_3_QCOM + x_0_5_1_3_SBUX + x_0_5_1_3_TSLA + x_0_5_1_3_VRTX
 - 1.07053055308 x_0_5_1_AMD - 0.879588976858 x_0_5_1_AMGN
 - 0.661166822921 x_0_5_1_ASML - 1.18854808887 x_0_5_1_DLTR
 - 1.00817431417 x_0_5_1_MTCH - 1.24323590081 x_0_5_1_NFLX
 - 1.07125402028 x_0_5_1_QCOM - 0.944616337093 x_0_5_1_SBUX
 - 0.986524199308 x_0_5_1_TSLA - 0.850919865987 x_0_5_1_VRTX = 0
budget_in_0_5_1_4: 0.02 o_0_5_1_4_AMD + 0.02 o_0_5_1_4_AMGN
 + 0.02 o_0_5_1_4_ASML + 0.02 o_0_5_1_4_DLTR + 0.02 o_0_5_1_4_MTCH
 + 0.02 o_0_5_1_4_NFLX + 0.02 o_0_5_1_4_QCOM + 0.02 o_0_5_1_4_SBUX
 + 0.02 o_0_5_1_4_TSLA + 0.02 o_0_5_1_4_VRTX + x_0_5_1_4_AMD + x_0_5_1_4_AMGN
 + x_0_5_1_4_ASML + x_0_5_1_4_DLTR + x_0_5_1_4_MTCH + x_0_5_1_4_NFLX
 + x_0_5_1_4_QCOM + x_0_5_1_4_SBUX + x_0_5_1_4_TSLA + x_0_5_1_4_VRTX
 - 1.23215790665 x_0_5_1_AMD - 0.933488954407 x_0_5_1_AMGN
 - 1.00285755597 x_0_5_1_ASML - 1.00313621706 x_0_5_1_DLTR
 - 1.00273285583 x_0_5_1_MTCH - 1.00284835326 x_0_5_1_NFLX
 - 1.00351595931 x_0_5_1_QCOM - 1.00331496557 x_0_5_1_SBUX
 - 1.32066388626 x_0_5_1_TSLA - 1.01847960393 x_0_5_1_VRTX = 0
budget_in_0_5_1_5: 0.02 o_0_5_1_5_AMD + 0.02 o_0_5_1_5_AMGN
 + 0.02 o_0_5_1_5_ASML + 0.02 o_0_5_1_5_DLTR + 0.02 o_0_5_1_5_MTCH
 + 0.02 o_0_5_1_5_NFLX + 0.02 o_0_5_1_5_QCOM + 0.02 o_0_5_1_5_SBUX
 + 0.02 o_0_5_1_5_TSLA + 0.02 o_0_5_1_5_VRTX + x_0_5_1_5_AMD + x_0_5_1_5_AMGN
 + x_0_5_1_5_ASML + x_0_5_1_5_DLTR + x_0_5_1_5_MTCH + x_0_5_1_5_NFLX
 + x_0_5_1_5_QCOM + x_0_5_1_5_SBUX + x_0_5_1_5_TSLA + x_0_5_1_5_VRTX
 - 0.585995663026 x_0_5_1_AMD - 1.03569913377 x_0_5_1_AMGN
 - 1.18402659232 x_0_5_1_ASML - 0.929233439366 x_0_5_1_DLTR
 - 1.19079067657 x_0_5_1_MTCH - 0.983187902025 x_0_5_1_NFLX
 - 0.951274157605 x_0_5_1_QCOM - 0.867395926077 x_0_5_1_SBUX
 - 0.891307026583 x_0_5_1_TSLA - 1.15142296244 x_0_5_1_VRTX = 0
budget_in_0_5_2: 0.02 o_0_5_2_AMD + 0.02 o_0_5_2_AMGN + 0.02 o_0_5_2_ASML
 + 0.02 o_0_5_2_DLTR + 0.02 o_0_5_2_MTCH + 0.02 o_0_5_2_NFLX
 + 0.02 o_0_5_2_QCOM + 0.02 o_0_5_2_SBUX + 0.02 o_0_5_2_TSLA
 + 0.02 o_0_5_2_VRTX + x_0_5_2_AMD + x_0_5_2_AMGN + x_0_5_2_ASML
 + x_0_5_2_DLTR + x_0_5_2_MTCH + x_0_5_2_NFLX + x_0_5_2_QCOM + x_0_5_2_SBUX
 + x_0_5_2_TSLA + x_0_5_2_VRTX - 1.06844410226 x_0_5_AMD
 - 1.0214645984 x_0_5_AMGN - 1.00668679697 x_0_5_ASML
 - 1.04423130986 x_0_5_DLTR - 0.949671554363 x_0_5_MTCH
 - 1.03309879738 x_0_5_NFLX - 0.99111313265 x_0_5_QCOM
 - 1.02397543285 x_0_5_SBUX - 0.967333228097 x_0_5_TSLA
 - 0.961532351943 x_0_5_VRTX = 0
budget_in_0_5_2_0: 0.02 o_0_5_2_0_AMD + 0.02 o_0_5_2_0_AMGN
 + 0.02 o_0_5_2_0_ASML + 0.02 o_0_5_2_0_DLTR + 0.02 o_0_5_2_0_MTCH
 + 0.02 o_0_5_2_0_NFLX + 0.02 o_0_5_2_0_QCOM + 0.02 o_0_5_2_0_SBUX
 + 0.02 o_0_5_2_0_TSLA + 0.02 o_0_5_2_0_VRTX + x_0_5_2_0_AMD + x_0_5_2_0_AMGN
 + x_0_5_2_0_ASML + x_0_5_2_0_DLTR + x_0_5_2_0_MTCH + x_0_5_2_0_NFLX
 + x_0_5_2_0_QCOM + x_0_5_2_0_SBUX + x_0_5_2_0_TSLA + x_0_5_2_0_VRTX
 - 1.05364921378 x_0_5_2_AMD - 0.818171849341 x_0_5_2_AMGN
 - 0.953643447184 x_0_5_2_ASML - 1.03231944273 x_0_5_2_DLTR
 - 1.11639524579 x_0_5_2_MTCH - 1.07375297771 x_0_5_2_NFLX
 - 1.1195439021 x_0_5_2_QCOM - 1.00757601544 x_0_5_2_SBUX
 - 0.955344087007 x_0_5_2_TSLA - 0.751707597404 x_0_5_2_VRTX = 0
budget_in_0_5_2_1: 0.02 o_0_5_2_1_AMD + 0.02 o_0_5_2_1_AMGN
 + 0.02 o_0_5_2_1_ASML + 0.02 o_0_5_2_1_DLTR + 0.02 o_0_5_2_1_MTCH
 + 0.02 o_0_5_2_1_NFLX + 0.02 o_0_5_2_1_QCOM + 0.02 o_0_5_2_1_SBUX
 + 0.02 o_0_5_2_1_TSLA + 0.02 o_0_5_2_1_VRTX + x_0_5_2_1_AMD + x_0_5_2_1_AMGN
 + x_0_5_2_1_ASML + x_0_5_2_1_DLTR + x_0_5_2_1_MTCH + x_0_5_2_1_NFLX
 + x_0_5_2_1_QCOM + x_0_5_2_1_SBUX + x_0_5_2_1_TSLA + x_0_5_2_1_VRTX
 - 0.977059036146 x_0_5_2_AMD - 1.20894761562 x_0_5_2_AMGN
 - 1.28239683275 x_0_5_2_ASML - 0.956039927346 x_0_5_2_DLTR
 - 0.80880714803 x_0_5_2_MTCH - 0.744609156771 x_0_5_2_NFLX
 - 1.30525839478 x_0_5_2_QCOM - 0.940459144268 x_0_5_2_SBUX
 - 0.842053479564 x_0_5_2_TSLA - 1.24282553258 x_0_5_2_VRTX = 0
budget_in_0_5_2_2: 0.02 o_0_5_2_2_AMD + 0.02 o_0_5_2_2_AMGN
 + 0.02 o_0_5_2_2_ASML + 0.02 o_0_5_2_2_DLTR + 0.02 o_0_5_2_2_MTCH
 + 0.02 o_0_5_2_2_NFLX + 0.02 o_0_5_2_2_QCOM + 0.02 o_0_5_2_2_SBUX
 + 0.02 o_0_5_2_2_TSLA + 0.02 o_0_5_2_2_VRTX + x_0_5_2_2_AMD + x_0_5_2_2_AMGN
 + x_0_5_2_2_ASML + x_0_5_2_2_DLTR + x_0_5_2_2_MTCH + x_0_5_2_2_NFLX
 + x_0_5_2_2_QCOM + x_0_5_2_2_SBUX + x_0_5_2_2_TSLA + x_0_5_2_2_VRTX
 - 0.739359442785 x_0_5_2_AMD - 0.875947611103 x_0_5_2_AMGN
 - 1.15460543136 x_0_5_2_ASML - 1.16605998086 x_0_5_2_DLTR
 - 0.947259152101 x_0_5_2_MTCH - 0.7934281847 x_0_5_2_NFLX
 - 1.05639212388 x_0_5_2_QCOM - 0.872324990284 x_0_5_2_SBUX
 - 1.1726499285 x_0_5_2_TSLA - 1.20049748246 x_0_5_2_VRTX = 0
budget_in_0_5_2_3: 0.02 o_0_5_2_3_AMD + 0.02 o_0_5_2_3_AMGN
 + 0.02 o_0_5_2_3_ASML + 0.02 o_0_5_2_3_DLTR + 0.02 o_0_5_2_3_MTCH
 + 0.02 o_0_5_2_3_NFLX + 0.02 o_0_5_2_3_QCOM + 0.02 o_0_5_2_3_SBUX
 + 0.02 o_0_5_2_3_TSLA + 0.02 o_0_5_2_3_VRTX + x_0_5_2_3_AMD + x_0_5_2_3_AMGN
 + x_0_5_2_3_ASML + x_0_5_2_3_DLTR + x_0_5_2_3_MTCH + x_0_5_2_3_NFLX
 + x_0_5_2_3_QCOM + x_0_5_2_3_SBUX + x_0_5_2_3_TSLA + x_0_5_2_3_VRTX
 - 1.07053055308 x_0_5_2_AMD - 0.879588976858 x_0_5_2_AMGN
 - 0.661166822921 x_0_5_2_ASML - 1.18854808887 x_0_5_2_DLTR
 - 1.00817431417 x_0_5_2_MTCH - 1.24323590081 x_0_5_2_NFLX
 - 1.07125402028 x_0_5_2_QCOM - 0.944616337093 x_0_5_2_SBUX
 - 0.986524199308 x_0_5_2_TSLA - 0.850919865987 x_0_5_2_VRTX = 0
budget_in_0_5_2_4: 0.02 o_0_5_2_4_AMD + 0.02 o_0_5_2_4_AMGN
 + 0.02 o_0_5_2_4_ASML + 0.02 o_0_5_2_4_DLTR + 0.02 o_0_5_2_4_MTCH
 + 0.02 o_0_5_2_4_NFLX + 0.02 o_0_5_2_4_QCOM + 0.02 o_0_5_2_4_SBUX
 + 0.02 o_0_5_2_4_TSLA + 0.02 o_0_5_2_4_VRTX + x_0_5_2_4_AMD + x_0_5_2_4_AMGN
 + x_0_5_2_4_ASML + x_0_5_2_4_DLTR + x_0_5_2_4_MTCH + x_0_5_2_4_NFLX
 + x_0_5_2_4_QCOM + x_0_5_2_4_SBUX + x_0_5_2_4_TSLA + x_0_5_2_4_VRTX
 - 1.23215790665 x_0_5_2_AMD - 0.933488954407 x_0_5_2_AMGN
 - 1.00285755597 x_0_5_2_ASML - 1.00313621706 x_0_5_2_DLTR
 - 1.00273285583 x_0_5_2_MTCH - 1.00284835326 x_0_5_2_NFLX
 - 1.00351595931 x_0_5_2_QCOM - 1.00331496557 x_0_5_2_SBUX
 - 1.32066388626 x_0_5_2_TSLA - 1.01847960393 x_0_5_2_VRTX = 0
budget_in_0_5_2_5: 0.02 o_0_5_2_5_AMD + 0.02 o_0_5_2_5_AMGN
 + 0.02 o_0_5_2_5_ASML + 0.02 o_0_5_2_5_DLTR + 0.02 o_0_5_2_5_MTCH
 + 0.02 o_0_5_2_5_NFLX + 0.02 o_0_5_2_5_QCOM + 0.02 o_0_5_2_5_SBUX
 + 0.02 o_0_5_2_5_TSLA + 0.02 o_0_5_2_5_VRTX + x_0_5_2_5_AMD + x_0_5_2_5_AMGN
 + x_0_5_2_5_ASML + x_0_5_2_5_DLTR + x_0_5_2_5_MTCH + x_0_5_2_5_NFLX
 + x_0_5_2_5_QCOM + x_0_5_2_5_SBUX + x_0_5_2_5_TSLA + x_0_5_2_5_VRTX
 - 0.585995663026 x_0_5_2_AMD - 1.03569913377 x_0_5_2_AMGN
 - 1.18402659232 x_0_5_2_ASML - 0.929233439366 x_0_5_2_DLTR
 - 1.19079067657 x_0_5_2_MTCH - 0.983187902025 x_0_5_2_NFLX
 - 0.951274157605 x_0_5_2_QCOM - 0.867395926077 x_0_5_2_SBUX
 - 0.891307026583 x_0_5_2_TSLA - 1.15142296244 x_0_5_2_VRTX = 0
budget_in_0_5_3: 0.02 o_0_5_3_AMD + 0.02 o_0_5_3_AMGN + 0.02 o_0_5_3_ASML
 + 0.02 o_0_5_3_DLTR + 0.02 o_0_5_3_MTCH + 0.02 o_0_5_3_NFLX
 + 0.02 o_0_5_3_QCOM + 0.02 o_0_5_3_SBUX + 0.02 o_0_5_3_TSLA
 + 0.02 o_0_5_3_VRTX + x_0_5_3_AMD + x_0_5_3_AMGN + x_0_5_3_ASML
 + x_0_5_3_DLTR + x_0_5_3_MTCH + x_0_5_3_NFLX + x_0_5_3_QCOM + x_0_5_3_SBUX
 + x_0_5_3_TSLA + x_0_5_3_VRTX - 1.06577386075 x_0_5_AMD
 - 1.03507492389 x_0_5_AMGN - 0.913186014074 x_0_5_ASML
 - 1.03792048785 x_0_5_DLTR - 1.07482664821 x_0_5_MTCH
 - 0.943989525628 x_0_5_NFLX - 1.06569610607 x_0_5_QCOM
 - 0.978425872544 x_0_5_SBUX - 0.994470881579 x_0_5_TSLA
 - 1.04803668943 x_0_5_VRTX = 0
budget_in_0_5_3_0: 0.02 o_0_5_3_0_AMD + 0.02 o_0_5_3_0_AMGN
 + 0.02 o_0_5_3_0_ASML + 0.02 o_0_5_3_0_DLTR + 0.02 o_0_5_3_0_MTCH
 + 0.02 o_0_5_3_0_NFLX + 0.02 o_0_5_3_0_QCOM + 0.02 o_0_5_3_0_SBUX
 + 0.02 o_0_5_3_0_TSLA + 0.02 o_0_5_3_0_VRTX + x_0_5_3_0_AMD + x_0_5_3_0_AMGN
 + x_0_5_3_0_ASML + x_0_5_3_0_DLTR + x_0_5_3_0_MTCH + x_0_5_3_0_NFLX
 + x_0_5_3_0_QCOM + x_0_5_3_0_SBUX + x_0_5_3_0_TSLA + x_0_5_3_0_VRTX
 - 1.05364921378 x_0_5_3_AMD - 0.818171849341 x_0_5_3_AMGN
 - 0.953643447184 x_0_5_3_ASML - 1.03231944273 x_0_5_3_DLTR
 - 1.11639524579 x_0_5_3_MTCH - 1.07375297771 x_0_5_3_NFLX
 - 1.1195439021 x_0_5_3_QCOM - 1.00757601544 x_0_5_3_SBUX
 - 0.955344087007 x_0_5_3_TSLA - 0.751707597404 x_0_5_3_VRTX = 0
budget_in_0_5_3_1: 0.02 o_0_5_3_1_AMD + 0.02 o_0_5_3_1_AMGN
 + 0.02 o_0_5_3_1_ASML + 0.02 o_0_5_3_1_DLTR + 0.02 o_0_5_3_1_MTCH
 + 0.02 o_0_5_3_1_NFLX + 0.02 o_0_5_3_1_QCOM + 0.02 o_0_5_3_1_SBUX
 + 0.02 o_0_5_3_1_TSLA + 0.02 o_0_5_3_1_VRTX + x_0_5_3_1_AMD + x_0_5_3_1_AMGN
 + x_0_5_3_1_ASML + x_0_5_3_1_DLTR + x_0_5_3_1_MTCH + x_0_5_3_1_NFLX
 + x_0_5_3_1_QCOM + x_0_5_3_1_SBUX + x_0_5_3_1_TSLA + x_0_5_3_1_VRTX
 - 0.977059036146 x_0_5_3_AMD - 1.20894761562 x_0_5_3_AMGN
 - 1.28239683275 x_0_5_3_ASML - 0.956039927346 x_0_5_3_DLTR
 - 0.80880714803 x_0_5_3_MTCH - 0.744609156771 x_0_5_3_NFLX
 - 1.30525839478 x_0_5_3_QCOM - 0.940459144268 x_0_5_3_SBUX
 - 0.842053479564 x_0_5_3_TSLA - 1.24282553258 x_0_5_3_VRTX = 0
budget_in_0_5_3_2: 0.02 o_0_5_3_2_AMD + 0.02 o_0_5_3_2_AMGN
 + 0.02 o_0_5_3_2_ASML + 0.02 o_0_5_3_2_DLTR + 0.02 o_0_5_3_2_MTCH
 + 0.02 o_0_5_3_2_NFLX + 0.02 o_0_5_3_2_QCOM + 0.02 o_0_5_3_2_SBUX
 + 0.02 o_0_5_3_2_TSLA + 0.02 o_0_5_3_2_VRTX + x_0_5_3_2_AMD + x_0_5_3_2_AMGN
 + x_0_5_3_2_ASML + x_0_5_3_2_DLTR + x_0_5_3_2_MTCH + x_0_5_3_2_NFLX
 + x_0_5_3_2_QCOM + x_0_5_3_2_SBUX + x_0_5_3_2_TSLA + x_0_5_3_2_VRTX
 - 0.739359442785 x_0_5_3_AMD - 0.875947611103 x_0_5_3_AMGN
 - 1.15460543136 x_0_5_3_ASML - 1.16605998086 x_0_5_3_DLTR
 - 0.947259152101 x_0_5_3_MTCH - 0.7934281847 x_0_5_3_NFLX
 - 1.05639212388 x_0_5_3_QCOM - 0.872324990284 x_0_5_3_SBUX
 - 1.1726499285 x_0_5_3_TSLA - 1.20049748246 x_0_5_3_VRTX = 0
budget_in_0_5_3_3: 0.02 o_0_5_3_3_AMD + 0.02 o_0_5_3_3_AMGN
 + 0.02 o_0_5_3_3_ASML + 0.02 o_0_5_3_3_DLTR + 0.02 o_0_5_3_3_MTCH
 + 0.02 o_0_5_3_3_NFLX + 0.02 o_0_5_3_3_QCOM + 0.02 o_0_5_3_3_SBUX
 + 0.02 o_0_5_3_3_TSLA + 0.02 o_0_5_3_3_VRTX + x_0_5_3_3_AMD + x_0_5_3_3_AMGN
 + x_0_5_3_3_ASML + x_0_5_3_3_DLTR + x_0_5_3_3_MTCH + x_0_5_3_3_NFLX
 + x_0_5_3_3_QCOM + x_0_5_3_3_SBUX + x_0_5_3_3_TSLA + x_0_5_3_3_VRTX
 - 1.07053055308 x_0_5_3_AMD - 0.879588976858 x_0_5_3_AMGN
 - 0.661166822921 x_0_5_3_ASML - 1.18854808887 x_0_5_3_DLTR
 - 1.00817431417 x_0_5_3_MTCH - 1.24323590081 x_0_5_3_NFLX
 - 1.07125402028 x_0_5_3_QCOM - 0.944616337093 x_0_5_3_SBUX
 - 0.986524199308 x_0_5_3_TSLA - 0.850919865987 x_0_5_3_VRTX = 0
budget_in_0_5_3_4: 0.02 o_0_5_3_4_AMD + 0.02 o_0_5_3_4_AMGN
 + 0.02 o_0_5_3_4_ASML + 0.02 o_0_5_3_4_DLTR + 0.02 o_0_5_3_4_MTCH
 + 0.02 o_0_5_3_4_NFLX + 0.02 o_0_5_3_4_QCOM + 0.02 o_0_5_3_4_SBUX
 + 0.02 o_0_5_3_4_TSLA + 0.02 o_0_5_3_4_VRTX + x_0_5_3_4_AMD + x_0_5_3_4_AMGN
 + x_0_5_3_4_ASML + x_0_5_3_4_DLTR + x_0_5_3_4_MTCH + x_0_5_3_4_NFLX
 + x_0_5_3_4_QCOM + x_0_5_3_4_SBUX + x_0_5_3_4_TSLA + x_0_5_3_4_VRTX
 - 1.23215790665 x_0_5_3_AMD - 0.933488954407 x_0_5_3_AMGN
 - 1.00285755597 x_0_5_3_ASML - 1.00313621706 x_0_5_3_DLTR
 - 1.00273285583 x_0_5_3_MTCH - 1.00284835326 x_0_5_3_NFLX
 - 1.00351595931 x_0_5_3_QCOM - 1.00331496557 x_0_5_3_SBUX
 - 1.32066388626 x_0_5_3_TSLA - 1.01847960393 x_0_5_3_VRTX = 0
budget_in_0_5_3_5: 0.02 o_0_5_3_5_AMD + 0.02 o_0_5_3_5_AMGN
 + 0.02 o_0_5_3_5_ASML + 0.02 o_0_5_3_5_DLTR + 0.02 o_0_5_3_5_MTCH
 + 0.02 o_0_5_3_5_NFLX + 0.02 o_0_5_3_5_QCOM + 0.02 o_0_5_3_5_SBUX
 + 0.02 o_0_5_3_5_TSLA + 0.02 o_0_5_3_5_VRTX + x_0_5_3_5_AMD + x_0_5_3_5_AMGN
 + x_0_5_3_5_ASML + x_0_5_3_5_DLTR + x_0_5_3_5_MTCH + x_0_5_3_5_NFLX
 + x_0_5_3_5_QCOM + x_0_5_3_5_SBUX + x_0_5_3_5_TSLA + x_0_5_3_5_VRTX
 - 0.585995663026 x_0_5_3_AMD - 1.03569913377 x_0_5_3_AMGN
 - 1.18402659232 x_0_5_3_ASML - 0.929233439366 x_0_5_3_DLTR
 - 1.19079067657 x_0_5_3_MTCH - 0.983187902025 x_0_5_3_NFLX
 - 0.951274157605 x_0_5_3_QCOM - 0.867395926077 x_0_5_3_SBUX
 - 0.891307026583 x_0_5_3_TSLA - 1.15142296244 x_0_5_3_VRTX = 0
budget_in_0_5_4: 0.02 o_0_5_4_AMD + 0.02 o_0_5_4_AMGN + 0.02 o_0_5_4_ASML
 + 0.02 o_0_5_4_DLTR + 0.02 o_0_5_4_MTCH + 0.02 o_0_5_4_NFLX
 + 0.02 o_0_5_4_QCOM + 0.02 o_0_5_4_SBUX + 0.02 o_0_5_4_TSLA
 + 0.02 o_0_5_4_VRTX + x_0_5_4_AMD + x_0_5_4_AMGN + x_0_5_4_ASML
 + x_0_5_4_DLTR + x_0_5_4_MTCH + x_0_5_4_NFLX + x_0_5_4_QCOM + x_0_5_4_SBUX
 + x_0_5_4_TSLA + x_0_5_4_VRTX - 1.05394352735 x_0_5_AMD
 - 0.976711950261 x_0_5_AMGN - 0.977290493592 x_0_5_ASML
 - 0.935112839434 x_0_5_DLTR - 1.02541386373 x_0_5_MTCH
 - 0.947100112892 x_0_5_NFLX - 0.968133530923 x_0_5_QCOM
 - 1.18495687839 x_0_5_SBUX - 0.906170331414 x_0_5_TSLA
 - 0.985005398121 x_0_5_VRTX = 0
budget_in_0_5_4_0: 0.02 o_0_5_4_0_AMD + 0.02 o_0_5_4_0_AMGN
 + 0.02 o_0_5_4_0_ASML + 0.02 o_0_5_4_0_DLTR + 0.02 o_0_5_4_0_MTCH
 + 0.02 o_0_5_4_0_NFLX + 0.02 o_0_5_4_0_QCOM + 0.02 o_0_5_4_0_SBUX
 + 0.02 o_0_5_4_0_TSLA + 0.02 o_0_5_4_0_VRTX + x_0_5_4_0_AMD + x_0_5_4_0_AMGN
 + x_0_5_4_0_ASML + x_0_5_4_0_DLTR + x_0_5_4_0_MTCH + x_0_5_4_0_NFLX
 + x_0_5_4_0_QCOM + x_0_5_4_0_SBUX + x_0_5_4_0_TSLA + x_0_5_4_0_VRTX
 - 1.05364921378 x_0_5_4_AMD - 0.818171849341 x_0_5_4_AMGN
 - 0.953643447184 x_0_5_4_ASML - 1.03231944273 x_0_5_4_DLTR
 - 1.11639524579 x_0_5_4_MTCH - 1.07375297771 x_0_5_4_NFLX
 - 1.1195439021 x_0_5_4_QCOM - 1.00757601544 x_0_5_4_SBUX
 - 0.955344087007 x_0_5_4_TSLA - 0.751707597404 x_0_5_4_VRTX = 0
budget_in_0_5_4_1: 0.02 o_0_5_4_1_AMD + 0.02 o_0_5_4_1_AMGN
 + 0.02 o_0_5_4_1_ASML + 0.02 o_0_5_4_1_DLTR + 0.02 o_0_5_4_1_MTCH
 + 0.02 o_0_5_4_1_NFLX + 0.02 o_0_5_4_1_QCOM + 0.02 o_0_5_4_1_SBUX
 + 0.02 o_0_5_4_1_TSLA + 0.02 o_0_5_4_1_VRTX + x_0_5_4_1_AMD + x_0_5_4_1_AMGN
 + x_0_5_4_1_ASML + x_0_5_4_1_DLTR + x_0_5_4_1_MTCH + x_0_5_4_1_NFLX
 + x_0_5_4_1_QCOM + x_0_5_4_1_SBUX + x_0_5_4_1_TSLA + x_0_5_4_1_VRTX
 - 0.977059036146 x_0_5_4_AMD - 1.20894761562 x_0_5_4_AMGN
 - 1.28239683275 x_0_5_4_ASML - 0.956039927346 x_0_5_4_DLTR
 - 0.80880714803 x_0_5_4_MTCH - 0.744609156771 x_0_5_4_NFLX
 - 1.30525839478 x_0_5_4_QCOM - 0.940459144268 x_0_5_4_SBUX
 - 0.842053479564 x_0_5_4_TSLA - 1.24282553258 x_0_5_4_VRTX = 0
budget_in_0_5_4_2: 0.02 o_0_5_4_2_AMD + 0.02 o_0_5_4_2_AMGN
 + 0.02 o_0_5_4_2_ASML + 0.02 o_0_5_4_2_DLTR + 0.02 o_0_5_4_2_MTCH
 + 0.02 o_0_5_4_2_NFLX + 0.02 o_0_5_4_2_QCOM + 0.02 o_0_5_4_2_SBUX
 + 0.02 o_0_5_4_2_TSLA + 0.02 o_0_5_4_2_VRTX + x_0_5_4_2_AMD + x_0_5_4_2_AMGN
 + x_0_5_4_2_ASML + x_0_5_4_2_DLTR + x_0_5_4_2_MTCH + x_0_5_4_2_NFLX
 + x_0_5_4_2_QCOM + x_0_5_4_2_SBUX + x_0_5_4_2_TSLA + x_0_5_4_2_VRTX
 - 0.739359442785 x_0_5_4_AMD - 0.875947611103 x_0_5_4_AMGN
 - 1.15460543136 x_0_5_4_ASML - 1.16605998086 x_0_5_4_DLTR
 - 0.947259152101 x_0_5_4_MTCH - 0.7934281847 x_0_5_4_NFLX
 - 1.05639212388 x_0_5_4_QCOM - 0.872324990284 x_0_5_4_SBUX
 - 1.1726499285 x_0_5_4_TSLA - 1.20049748246 x_0_5_4_VRTX = 0
budget_in_0_5_4_3: 0.02 o_0_5_4_3_AMD + 0.02 o_0_5_4_3_AMGN
 + 0.02 o_0_5_4_3_ASML + 0.02 o_0_5_4_3_DLTR + 0.02 o_0_5_4_3_MTCH
 + 0.02 o_0_5_4_3_NFLX + 0.02 o_0_5_4_3_QCOM + 0.02 o_0_5_4_3_SBUX
 + 0.02 o_0_5_4_3_TSLA + 0.02 o_0_5_4_3_VRTX + x_0_5_4_3_AMD + x_0_5_4_3_AMGN
 + x_0_5_4_3_ASML + x_0_5_4_3_DLTR + x_0_5_4_3_MTCH + x_0_5_4_3_NFLX
 + x_0_5_4_3_QCOM + x_0_5_4_3_SBUX + x_0_5_4_3_TSLA + x_0_5_4_3_VRTX
 - 1.07053055308 x_0_5_4_AMD - 0.879588976858 x_0_5_4_AMGN
 - 0.661166822921 x_0_5_4_ASML - 1.18854808887 x_0_5_4_DLTR
 - 1.00817431417 x_0_5_4_MTCH - 1.24323590081 x_0_5_4_NFLX
 - 1.07125402028 x_0_5_4_QCOM - 0.944616337093 x_0_5_4_SBUX
 - 0.986524199308 x_0_5_4_TSLA - 0.850919865987 x_0_5_4_VRTX = 0
budget_in_0_5_4_4: 0.02 o_0_5_4_4_AMD + 0.02 o_0_5_4_4_AMGN
 + 0.02 o_0_5_4_4_ASML + 0.02 o_0_5_4_4_DLTR + 0.02 o_0_5_4_4_MTCH
 + 0.02 o_0_5_4_4_NFLX + 0.02 o_0_5_4_4_QCOM + 0.02 o_0_5_4_4_SBUX
 + 0.02 o_0_5_4_4_TSLA + 0.02 o_0_5_4_4_VRTX + x_0_5_4_4_AMD + x_0_5_4_4_AMGN
 + x_0_5_4_4_ASML + x_0_5_4_4_DLTR + x_0_5_4_4_MTCH + x_0_5_4_4_NFLX
 + x_0_5_4_4_QCOM + x_0_5_4_4_SBUX + x_0_5_4_4_TSLA + x_0_5_4_4_VRTX
 - 1.23215790665 x_0_5_4_AMD - 0.933488954407 x_0_5_4_AMGN
 - 1.00285755597 x_0_5_4_ASML - 1.00313621706 x_0_5_4_DLTR
 - 1.00273285583 x_0_5_4_MTCH - 1.00284835326 x_0_5_4_NFLX
 - 1.00351595931 x_0_5_4_QCOM - 1.00331496557 x_0_5_4_SBUX
 - 1.32066388626 x_0_5_4_TSLA - 1.01847960393 x_0_5_4_VRTX = 0
budget_in_0_5_4_5: 0.02 o_0_5_4_5_AMD + 0.02 o_0_5_4_5_AMGN
 + 0.02 o_0_5_4_5_ASML + 0.02 o_0_5_4_5_DLTR + 0.02 o_0_5_4_5_MTCH
 + 0.02 o_0_5_4_5_NFLX + 0.02 o_0_5_4_5_QCOM + 0.02 o_0_5_4_5_SBUX
 + 0.02 o_0_5_4_5_TSLA + 0.02 o_0_5_4_5_VRTX + x_0_5_4_5_AMD + x_0_5_4_5_AMGN
 + x_0_5_4_5_ASML + x_0_5_4_5_DLTR + x_0_5_4_5_MTCH + x_0_5_4_5_NFLX
 + x_0_5_4_5_QCOM + x_0_5_4_5_SBUX + x_0_5_4_5_TSLA + x_0_5_4_5_VRTX
 - 0.585995663026 x_0_5_4_AMD - 1.03569913377 x_0_5_4_AMGN
 - 1.18402659232 x_0_5_4_ASML - 0.929233439366 x_0_5_4_DLTR
 - 1.19079067657 x_0_5_4_MTCH - 0.983187902025 x_0_5_4_NFLX
 - 0.951274157605 x_0_5_4_QCOM - 0.867395926077 x_0_5_4_SBUX
 - 0.891307026583 x_0_5_4_TSLA - 1.15142296244 x_0_5_4_VRTX = 0
budget_in_0_5_5: 0.02 o_0_5_5_AMD + 0.02 o_0_5_5_AMGN + 0.02 o_0_5_5_ASML
 + 0.02 o_0_5_5_DLTR + 0.02 o_0_5_5_MTCH + 0.02 o_0_5_5_NFLX
 + 0.02 o_0_5_5_QCOM + 0.02 o_0_5_5_SBUX + 0.02 o_0_5_5_TSLA
 + 0.02 o_0_5_5_VRTX + x_0_5_5_AMD + x_0_5_5_AMGN + x_0_5_5_ASML
 + x_0_5_5_DLTR + x_0_5_5_MTCH + x_0_5_5_NFLX + x_0_5_5_QCOM + x_0_5_5_SBUX
 + x_0_5_5_TSLA + x_0_5_5_VRTX - 0.994646737897 x_0_5_AMD
 - 1.01794807395 x_0_5_AMGN - 1.04626610085 x_0_5_ASML
 - 1.04200474311 x_0_5_DLTR - 0.988764410465 x_0_5_MTCH
 - 1.04336091121 x_0_5_NFLX - 0.975094116505 x_0_5_QCOM
 - 1.05427602198 x_0_5_SBUX - 0.947479777656 x_0_5_TSLA
 - 1.00495598889 x_0_5_VRTX = 0
budget_in_0_5_5_0: 0.02 o_0_5_5_0_AMD + 0.02 o_0_5_5_0_AMGN
 + 0.02 o_0_5_5_0_ASML + 0.02 o_0_5_5_0_DLTR + 0.02 o_0_5_5_0_MTCH
 + 0.02 o_0_5_5_0_NFLX + 0.02 o_0_5_5_0_QCOM + 0.02 o_0_5_5_0_SBUX
 + 0.02 o_0_5_5_0_TSLA + 0.02 o_0_5_5_0_VRTX + x_0_5_5_0_AMD + x_0_5_5_0_AMGN
 + x_0_5_5_0_ASML + x_0_5_5_0_DLTR + x_0_5_5_0_MTCH + x_0_5_5_0_NFLX
 + x_0_5_5_0_QCOM + x_0_5_5_0_SBUX + x_0_5_5_0_TSLA + x_0_5_5_0_VRTX
 - 1.05364921378 x_0_5_5_AMD - 0.818171849341 x_0_5_5_AMGN
 - 0.953643447184 x_0_5_5_ASML - 1.03231944273 x_0_5_5_DLTR
 - 1.11639524579 x_0_5_5_MTCH - 1.07375297771 x_0_5_5_NFLX
 - 1.1195439021 x_0_5_5_QCOM - 1.00757601544 x_0_5_5_SBUX
 - 0.955344087007 x_0_5_5_TSLA - 0.751707597404 x_0_5_5_VRTX = 0
budget_in_0_5_5_1: 0.02 o_0_5_5_1_AMD + 0.02 o_0_5_5_1_AMGN
 + 0.02 o_0_5_5_1_ASML + 0.02 o_0_5_5_1_DLTR + 0.02 o_0_5_5_1_MTCH
 + 0.02 o_0_5_5_1_NFLX + 0.02 o_0_5_5_1_QCOM + 0.02 o_0_5_5_1_SBUX
 + 0.02 o_0_5_5_1_TSLA + 0.02 o_0_5_5_1_VRTX + x_0_5_5_1_AMD + x_0_5_5_1_AMGN
 + x_0_5_5_1_ASML + x_0_5_5_1_DLTR + x_0_5_5_1_MTCH + x_0_5_5_1_NFLX
 + x_0_5_5_1_QCOM + x_0_5_5_1_SBUX + x_0_5_5_1_TSLA + x_0_5_5_1_VRTX
 - 0.977059036146 x_0_5_5_AMD - 1.20894761562 x_0_5_5_AMGN
 - 1.28239683275 x_0_5_5_ASML - 0.956039927346 x_0_5_5_DLTR
 - 0.80880714803 x_0_5_5_MTCH - 0.744609156771 x_0_5_5_NFLX
 - 1.30525839478 x_0_5_5_QCOM - 0.940459144268 x_0_5_5_SBUX
 - 0.842053479564 x_0_5_5_TSLA - 1.24282553258 x_0_5_5_VRTX = 0
budget_in_0_5_5_2: 0.02 o_0_5_5_2_AMD + 0.02 o_0_5_5_2_AMGN
 + 0.02 o_0_5_5_2_ASML + 0.02 o_0_5_5_2_DLTR + 0.02 o_0_5_5_2_MTCH
 + 0.02 o_0_5_5_2_NFLX + 0.02 o_0_5_5_2_QCOM + 0.02 o_0_5_5_2_SBUX
 + 0.02 o_0_5_5_2_TSLA + 0.02 o_0_5_5_2_VRTX + x_0_5_5_2_AMD + x_0_5_5_2_AMGN
 + x_0_5_5_2_ASML + x_0_5_5_2_DLTR + x_0_5_5_2_MTCH + x_0_5_5_2_NFLX
 + x_0_5_5_2_QCOM + x_0_5_5_2_SBUX + x_0_5_5_2_TSLA + x_0_5_5_2_VRTX
 - 0.739359442785 x_0_5_5_AMD - 0.875947611103 x_0_5_5_AMGN
 - 1.15460543136 x_0_5_5_ASML - 1.16605998086 x_0_5_5_DLTR
 - 0.947259152101 x_0_5_5_MTCH - 0.7934281847 x_0_5_5_NFLX
 - 1.05639212388 x_0_5_5_QCOM - 0.872324990284 x_0_5_5_SBUX
 - 1.1726499285 x_0_5_5_TSLA - 1.20049748246 x_0_5_5_VRTX = 0
budget_in_0_5_5_3: 0.02 o_0_5_5_3_AMD + 0.02 o_0_5_5_3_AMGN
 + 0.02 o_0_5_5_3_ASML + 0.02 o_0_5_5_3_DLTR + 0.02 o_0_5_5_3_MTCH
 + 0.02 o_0_5_5_3_NFLX + 0.02 o_0_5_5_3_QCOM + 0.02 o_0_5_5_3_SBUX
 + 0.02 o_0_5_5_3_TSLA + 0.02 o_0_5_5_3_VRTX + x_0_5_5_3_AMD + x_0_5_5_3_AMGN
 + x_0_5_5_3_ASML + x_0_5_5_3_DLTR + x_0_5_5_3_MTCH + x_0_5_5_3_NFLX
 + x_0_5_5_3_QCOM + x_0_5_5_3_SBUX + x_0_5_5_3_TSLA + x_0_5_5_3_VRTX
 - 1.07053055308 x_0_5_5_AMD - 0.879588976858 x_0_5_5_AMGN
 - 0.661166822921 x_0_5_5_ASML - 1.18854808887 x_0_5_5_DLTR
 - 1.00817431417 x_0_5_5_MTCH - 1.24323590081 x_0_5_5_NFLX
 - 1.07125402028 x_0_5_5_QCOM - 0.944616337093 x_0_5_5_SBUX
 - 0.986524199308 x_0_5_5_TSLA - 0.850919865987 x_0_5_5_VRTX = 0
budget_in_0_5_5_4: 0.02 o_0_5_5_4_AMD + 0.02 o_0_5_5_4_AMGN
 + 0.02 o_0_5_5_4_ASML + 0.02 o_0_5_5_4_DLTR + 0.02 o_0_5_5_4_MTCH
 + 0.02 o_0_5_5_4_NFLX + 0.02 o_0_5_5_4_QCOM + 0.02 o_0_5_5_4_SBUX
 + 0.02 o_0_5_5_4_TSLA + 0.02 o_0_5_5_4_VRTX + x_0_5_5_4_AMD + x_0_5_5_4_AMGN
 + x_0_5_5_4_ASML + x_0_5_5_4_DLTR + x_0_5_5_4_MTCH + x_0_5_5_4_NFLX
 + x_0_5_5_4_QCOM + x_0_5_5_4_SBUX + x_0_5_5_4_TSLA + x_0_5_5_4_VRTX
 - 1.23215790665 x_0_5_5_AMD - 0.933488954407 x_0_5_5_AMGN
 - 1.00285755597 x_0_5_5_ASML - 1.00313621706 x_0_5_5_DLTR
 - 1.00273285583 x_0_5_5_MTCH - 1.00284835326 x_0_5_5_NFLX
 - 1.00351595931 x_0_5_5_QCOM - 1.00331496557 x_0_5_5_SBUX
 - 1.32066388626 x_0_5_5_TSLA - 1.01847960393 x_0_5_5_VRTX = 0
budget_in_0_5_5_5: 0.02 o_0_5_5_5_AMD + 0.02 o_0_5_5_5_AMGN
 + 0.02 o_0_5_5_5_ASML + 0.02 o_0_5_5_5_DLTR + 0.02 o_0_5_5_5_MTCH
 + 0.02 o_0_5_5_5_NFLX + 0.02 o_0_5_5_5_QCOM + 0.02 o_0_5_5_5_SBUX
 + 0.02 o_0_5_5_5_TSLA + 0.02 o_0_5_5_5_VRTX + x_0_5_5_5_AMD + x_0_5_5_5_AMGN
 + x_0_5_5_5_ASML + x_0_5_5_5_DLTR + x_0_5_5_5_MTCH + x_0_5_5_5_NFLX
 + x_0_5_5_5_QCOM + x_0_5_5_5_SBUX + x_0_5_5_5_TSLA + x_0_5_5_5_VRTX
 - 0.585995663026 x_0_5_5_AMD - 1.03569913377 x_0_5_5_AMGN
 - 1.18402659232 x_0_5_5_ASML - 0.929233439366 x_0_5_5_DLTR
 - 1.19079067657 x_0_5_5_MTCH - 0.983187902025 x_0_5_5_NFLX
 - 0.951274157605 x_0_5_5_QCOM - 0.867395926077 x_0_5_5_SBUX
 - 0.891307026583 x_0_5_5_TSLA - 1.15142296244 x_0_5_5_VRTX = 0
budget_in_0_5_6: 0.02 o_0_5_6_AMD + 0.02 o_0_5_6_AMGN + 0.02 o_0_5_6_ASML
 + 0.02 o_0_5_6_DLTR + 0.02 o_0_5_6_MTCH + 0.02 o_0_5_6_NFLX
 + 0.02 o_0_5_6_QCOM + 0.02 o_0_5_6_SBUX + 0.02 o_0_5_6_TSLA
 + 0.02 o_0_5_6_VRTX + x_0_5_6_AMD + x_0_5_6_AMGN + x_0_5_6_ASML
 + x_0_5_6_DLTR + x_0_5_6_MTCH + x_0_5_6_NFLX + x_0_5_6_QCOM + x_0_5_6_SBUX
 + x_0_5_6_TSLA + x_0_5_6_VRTX - 1.01392415625 x_0_5_AMD
 - 0.989116583165 x_0_5_AMGN - 1.00233687993 x_0_5_ASML
 - 1.04597807654 x_0_5_DLTR - 0.954747279597 x_0_5_MTCH
 - 0.912941443717 x_0_5_NFLX - 0.999276520842 x_0_5_QCOM
 - 1.08233071653 x_0_5_SBUX - 1.06919498439 x_0_5_TSLA
 - 0.903741883324 x_0_5_VRTX = 0
budget_in_0_5_6_0: 0.02 o_0_5_6_0_AMD + 0.02 o_0_5_6_0_AMGN
 + 0.02 o_0_5_6_0_ASML + 0.02 o_0_5_6_0_DLTR + 0.02 o_0_5_6_0_MTCH
 + 0.02 o_0_5_6_0_NFLX + 0.02 o_0_5_6_0_QCOM + 0.02 o_0_5_6_0_SBUX
 + 0.02 o_0_5_6_0_TSLA + 0.02 o_0_5_6_0_VRTX + x_0_5_6_0_AMD + x_0_5_6_0_AMGN
 + x_0_5_6_0_ASML + x_0_5_6_0_DLTR + x_0_5_6_0_MTCH + x_0_5_6_0_NFLX
 + x_0_5_6_0_QCOM + x_0_5_6_0_SBUX + x_0_5_6_0_TSLA + x_0_5_6_0_VRTX
 - 1.05364921378 x_0_5_6_AMD - 0.818171849341 x_0_5_6_AMGN
 - 0.953643447184 x_0_5_6_ASML - 1.03231944273 x_0_5_6_DLTR
 - 1.11639524579 x_0_5_6_MTCH - 1.07375297771 x_0_5_6_NFLX
 - 1.1195439021 x_0_5_6_QCOM - 1.00757601544 x_0_5_6_SBUX
 - 0.955344087007 x_0_5_6_TSLA - 0.751707597404 x_0_5_6_VRTX = 0
budget_in_0_5_6_1: 0.02 o_0_5_6_1_AMD + 0.02 o_0_5_6_1_AMGN
 + 0.02 o_0_5_6_1_ASML + 0.02 o_0_5_6_1_DLTR + 0.02 o_0_5_6_1_MTCH
 + 0.02 o_0_5_6_1_NFLX + 0.02 o_0_5_6_1_QCOM + 0.02 o_0_5_6_1_SBUX
 + 0.02 o_0_5_6_1_TSLA + 0.02 o_0_5_6_1_VRTX + x_0_5_6_1_AMD + x_0_5_6_1_AMGN
 + x_0_5_6_1_ASML + x_0_5_6_1_DLTR + x_0_5_6_1_MTCH + x_0_5_6_1_NFLX
 + x_0_5_6_1_QCOM + x_0_5_6_1_SBUX + x_0_5_6_1_TSLA + x_0_5_6_1_VRTX
 - 0.977059036146 x_0_5_6_AMD - 1.20894761562 x_0_5_6_AMGN
 - 1.28239683275 x_0_5_6_ASML - 0.956039927346 x_0_5_6_DLTR
 - 0.80880714803 x_0_5_6_MTCH - 0.744609156771 x_0_5_6_NFLX
 - 1.30525839478 x_0_5_6_QCOM - 0.940459144268 x_0_5_6_SBUX
 - 0.842053479564 x_0_5_6_TSLA - 1.24282553258 x_0_5_6_VRTX = 0
budget_in_0_5_6_2: 0.02 o_0_5_6_2_AMD + 0.02 o_0_5_6_2_AMGN
 + 0.02 o_0_5_6_2_ASML + 0.02 o_0_5_6_2_DLTR + 0.02 o_0_5_6_2_MTCH
 + 0.02 o_0_5_6_2_NFLX + 0.02 o_0_5_6_2_QCOM + 0.02 o_0_5_6_2_SBUX
 + 0.02 o_0_5_6_2_TSLA + 0.02 o_0_5_6_2_VRTX + x_0_5_6_2_AMD + x_0_5_6_2_AMGN
 + x_0_5_6_2_ASML + x_0_5_6_2_DLTR + x_0_5_6_2_MTCH + x_0_5_6_2_NFLX
 + x_0_5_6_2_QCOM + x_0_5_6_2_SBUX + x_0_5_6_2_TSLA + x_0_5_6_2_VRTX
 - 0.739359442785 x_0_5_6_AMD - 0.875947611103 x_0_5_6_AMGN
 - 1.15460543136 x_0_5_6_ASML - 1.16605998086 x_0_5_6_DLTR
 - 0.947259152101 x_0_5_6_MTCH - 0.7934281847 x_0_5_6_NFLX
 - 1.05639212388 x_0_5_6_QCOM - 0.872324990284 x_0_5_6_SBUX
 - 1.1726499285 x_0_5_6_TSLA - 1.20049748246 x_0_5_6_VRTX = 0
budget_in_0_5_6_3: 0.02 o_0_5_6_3_AMD + 0.02 o_0_5_6_3_AMGN
 + 0.02 o_0_5_6_3_ASML + 0.02 o_0_5_6_3_DLTR + 0.02 o_0_5_6_3_MTCH
 + 0.02 o_0_5_6_3_NFLX + 0.02 o_0_5_6_3_QCOM + 0.02 o_0_5_6_3_SBUX
 + 0.02 o_0_5_6_3_TSLA + 0.02 o_0_5_6_3_VRTX + x_0_5_6_3_AMD + x_0_5_6_3_AMGN
 + x_0_5_6_3_ASML + x_0_5_6_3_DLTR + x_0_5_6_3_MTCH + x_0_5_6_3_NFLX
 + x_0_5_6_3_QCOM + x_0_5_6_3_SBUX + x_0_5_6_3_TSLA + x_0_5_6_3_VRTX
 - 1.07053055308 x_0_5_6_AMD - 0.879588976858 x_0_5_6_AMGN
 - 0.661166822921 x_0_5_6_ASML - 1.18854808887 x_0_5_6_DLTR
 - 1.00817431417 x_0_5_6_MTCH - 1.24323590081 x_0_5_6_NFLX
 - 1.07125402028 x_0_5_6_QCOM - 0.944616337093 x_0_5_6_SBUX
 - 0.986524199308 x_0_5_6_TSLA - 0.850919865987 x_0_5_6_VRTX = 0
budget_in_0_5_6_4: 0.02 o_0_5_6_4_AMD + 0.02 o_0_5_6_4_AMGN
 + 0.02 o_0_5_6_4_ASML + 0.02 o_0_5_6_4_DLTR + 0.02 o_0_5_6_4_MTCH
 + 0.02 o_0_5_6_4_NFLX + 0.02 o_0_5_6_4_QCOM + 0.02 o_0_5_6_4_SBUX
 + 0.02 o_0_5_6_4_TSLA + 0.02 o_0_5_6_4_VRTX + x_0_5_6_4_AMD + x_0_5_6_4_AMGN
 + x_0_5_6_4_ASML + x_0_5_6_4_DLTR + x_0_5_6_4_MTCH + x_0_5_6_4_NFLX
 + x_0_5_6_4_QCOM + x_0_5_6_4_SBUX + x_0_5_6_4_TSLA + x_0_5_6_4_VRTX
 - 1.23215790665 x_0_5_6_AMD - 0.933488954407 x_0_5_6_AMGN
 - 1.00285755597 x_0_5_6_ASML - 1.00313621706 x_0_5_6_DLTR
 - 1.00273285583 x_0_5_6_MTCH - 1.00284835326 x_0_5_6_NFLX
 - 1.00351595931 x_0_5_6_QCOM - 1.00331496557 x_0_5_6_SBUX
 - 1.32066388626 x_0_5_6_TSLA - 1.01847960393 x_0_5_6_VRTX = 0
budget_in_0_5_6_5: 0.02 o_0_5_6_5_AMD + 0.02 o_0_5_6_5_AMGN
 + 0.02 o_0_5_6_5_ASML + 0.02 o_0_5_6_5_DLTR + 0.02 o_0_5_6_5_MTCH
 + 0.02 o_0_5_6_5_NFLX + 0.02 o_0_5_6_5_QCOM + 0.02 o_0_5_6_5_SBUX
 + 0.02 o_0_5_6_5_TSLA + 0.02 o_0_5_6_5_VRTX + x_0_5_6_5_AMD + x_0_5_6_5_AMGN
 + x_0_5_6_5_ASML + x_0_5_6_5_DLTR + x_0_5_6_5_MTCH + x_0_5_6_5_NFLX
 + x_0_5_6_5_QCOM + x_0_5_6_5_SBUX + x_0_5_6_5_TSLA + x_0_5_6_5_VRTX
 - 0.585995663026 x_0_5_6_AMD - 1.03569913377 x_0_5_6_AMGN
 - 1.18402659232 x_0_5_6_ASML - 0.929233439366 x_0_5_6_DLTR
 - 1.19079067657 x_0_5_6_MTCH - 0.983187902025 x_0_5_6_NFLX
 - 0.951274157605 x_0_5_6_QCOM - 0.867395926077 x_0_5_6_SBUX
 - 0.891307026583 x_0_5_6_TSLA - 1.15142296244 x_0_5_6_VRTX = 0
budget_in_0_5_7: 0.02 o_0_5_7_AMD + 0.02 o_0_5_7_AMGN + 0.02 o_0_5_7_ASML
 + 0.02 o_0_5_7_DLTR + 0.02 o_0_5_7_MTCH + 0.02 o_0_5_7_NFLX
 + 0.02 o_0_5_7_QCOM + 0.02 o_0_5_7_SBUX + 0.02 o_0_5_7_TSLA
 + 0.02 o_0_5_7_VRTX + x_0_5_7_AMD + x_0_5_7_AMGN + x_0_5_7_ASML
 + x_0_5_7_DLTR + x_0_5_7_MTCH + x_0_5_7_NFLX + x_0_5_7_QCOM + x_0_5_7_SBUX
 + x_0_5_7_TSLA + x_0_5_7_VRTX - 1.06429517472 x_0_5_AMD
 - 1.10989245697 x_0_5_AMGN - 1.01659391217 x_0_5_ASML
 - 0.949523265291 x_0_5_DLTR - 0.963874259775 x_0_5_MTCH
 - 0.926513097924 x_0_5_NFLX - 1.09876524362 x_0_5_QCOM
 - 0.972466711832 x_0_5_SBUX - 1.12799377333 x_0_5_TSLA
 - 0.989128882071 x_0_5_VRTX = 0
budget_in_0_5_7_0: 0.02 o_0_5_7_0_AMD + 0.02 o_0_5_7_0_AMGN
 + 0.02 o_0_5_7_0_ASML + 0.02 o_0_5_7_0_DLTR + 0.02 o_0_5_7_0_MTCH
 + 0.02 o_0_5_7_0_NFLX + 0.02 o_0_5_7_0_QCOM + 0.02 o_0_5_7_0_SBUX
 + 0.02 o_0_5_7_0_TSLA + 0.02 o_0_5_7_0_VRTX + x_0_5_7_0_AMD + x_0_5_7_0_AMGN
 + x_0_5_7_0_ASML + x_0_5_7_0_DLTR + x_0_5_7_0_MTCH + x_0_5_7_0_NFLX
 + x_0_5_7_0_QCOM + x_0_5_7_0_SBUX + x_0_5_7_0_TSLA + x_0_5_7_0_VRTX
 - 1.05364921378 x_0_5_7_AMD - 0.818171849341 x_0_5_7_AMGN
 - 0.953643447184 x_0_5_7_ASML - 1.03231944273 x_0_5_7_DLTR
 - 1.11639524579 x_0_5_7_MTCH - 1.07375297771 x_0_5_7_NFLX
 - 1.1195439021 x_0_5_7_QCOM - 1.00757601544 x_0_5_7_SBUX
 - 0.955344087007 x_0_5_7_TSLA - 0.751707597404 x_0_5_7_VRTX = 0
budget_in_0_5_7_1: 0.02 o_0_5_7_1_AMD + 0.02 o_0_5_7_1_AMGN
 + 0.02 o_0_5_7_1_ASML + 0.02 o_0_5_7_1_DLTR + 0.02 o_0_5_7_1_MTCH
 + 0.02 o_0_5_7_1_NFLX + 0.02 o_0_5_7_1_QCOM + 0.02 o_0_5_7_1_SBUX
 + 0.02 o_0_5_7_1_TSLA + 0.02 o_0_5_7_1_VRTX + x_0_5_7_1_AMD + x_0_5_7_1_AMGN
 + x_0_5_7_1_ASML + x_0_5_7_1_DLTR + x_0_5_7_1_MTCH + x_0_5_7_1_NFLX
 + x_0_5_7_1_QCOM + x_0_5_7_1_SBUX + x_0_5_7_1_TSLA + x_0_5_7_1_VRTX
 - 0.977059036146 x_0_5_7_AMD - 1.20894761562 x_0_5_7_AMGN
 - 1.28239683275 x_0_5_7_ASML - 0.956039927346 x_0_5_7_DLTR
 - 0.80880714803 x_0_5_7_MTCH - 0.744609156771 x_0_5_7_NFLX
 - 1.30525839478 x_0_5_7_QCOM - 0.940459144268 x_0_5_7_SBUX
 - 0.842053479564 x_0_5_7_TSLA - 1.24282553258 x_0_5_7_VRTX = 0
budget_in_0_5_7_2: 0.02 o_0_5_7_2_AMD + 0.02 o_0_5_7_2_AMGN
 + 0.02 o_0_5_7_2_ASML + 0.02 o_0_5_7_2_DLTR + 0.02 o_0_5_7_2_MTCH
 + 0.02 o_0_5_7_2_NFLX + 0.02 o_0_5_7_2_QCOM + 0.02 o_0_5_7_2_SBUX
 + 0.02 o_0_5_7_2_TSLA + 0.02 o_0_5_7_2_VRTX + x_0_5_7_2_AMD + x_0_5_7_2_AMGN
 + x_0_5_7_2_ASML + x_0_5_7_2_DLTR + x_0_5_7_2_MTCH + x_0_5_7_2_NFLX
 + x_0_5_7_2_QCOM + x_0_5_7_2_SBUX + x_0_5_7_2_TSLA + x_0_5_7_2_VRTX
 - 0.739359442785 x_0_5_7_AMD - 0.875947611103 x_0_5_7_AMGN
 - 1.15460543136 x_0_5_7_ASML - 1.16605998086 x_0_5_7_DLTR
 - 0.947259152101 x_0_5_7_MTCH - 0.7934281847 x_0_5_7_NFLX
 - 1.05639212388 x_0_5_7_QCOM - 0.872324990284 x_0_5_7_SBUX
 - 1.1726499285 x_0_5_7_TSLA - 1.20049748246 x_0_5_7_VRTX = 0
budget_in_0_5_7_3: 0.02 o_0_5_7_3_AMD + 0.02 o_0_5_7_3_AMGN
 + 0.02 o_0_5_7_3_ASML + 0.02 o_0_5_7_3_DLTR + 0.02 o_0_5_7_3_MTCH
 + 0.02 o_0_5_7_3_NFLX + 0.02 o_0_5_7_3_QCOM + 0.02 o_0_5_7_3_SBUX
 + 0.02 o_0_5_7_3_TSLA + 0.02 o_0_5_7_3_VRTX + x_0_5_7_3_AMD + x_0_5_7_3_AMGN
 + x_0_5_7_3_ASML + x_0_5_7_3_DLTR + x_0_5_7_3_MTCH + x_0_5_7_3_NFLX
 + x_0_5_7_3_QCOM + x_0_5_7_3_SBUX + x_0_5_7_3_TSLA + x_0_5_7_3_VRTX
 - 1.07053055308 x_0_5_7_AMD - 0.879588976858 x_0_5_7_AMGN
 - 0.661166822921 x_0_5_7_ASML - 1.18854808887 x_0_5_7_DLTR
 - 1.00817431417 x_0_5_7_MTCH - 1.24323590081 x_0_5_7_NFLX
 - 1.07125402028 x_0_5_7_QCOM - 0.944616337093 x_0_5_7_SBUX
 - 0.986524199308 x_0_5_7_TSLA - 0.850919865987 x_0_5_7_VRTX = 0
budget_in_0_5_7_4: 0.02 o_0_5_7_4_AMD + 0.02 o_0_5_7_4_AMGN
 + 0.02 o_0_5_7_4_ASML + 0.02 o_0_5_7_4_DLTR + 0.02 o_0_5_7_4_MTCH
 + 0.02 o_0_5_7_4_NFLX + 0.02 o_0_5_7_4_QCOM + 0.02 o_0_5_7_4_SBUX
 + 0.02 o_0_5_7_4_TSLA + 0.02 o_0_5_7_4_VRTX + x_0_5_7_4_AMD + x_0_5_7_4_AMGN
 + x_0_5_7_4_ASML + x_0_5_7_4_DLTR + x_0_5_7_4_MTCH + x_0_5_7_4_NFLX
 + x_0_5_7_4_QCOM + x_0_5_7_4_SBUX + x_0_5_7_4_TSLA + x_0_5_7_4_VRTX
 - 1.23215790665 x_0_5_7_AMD - 0.933488954407 x_0_5_7_AMGN
 - 1.00285755597 x_0_5_7_ASML - 1.00313621706 x_0_5_7_DLTR
 - 1.00273285583 x_0_5_7_MTCH - 1.00284835326 x_0_5_7_NFLX
 - 1.00351595931 x_0_5_7_QCOM - 1.00331496557 x_0_5_7_SBUX
 - 1.32066388626 x_0_5_7_TSLA - 1.01847960393 x_0_5_7_VRTX = 0
budget_in_0_5_7_5: 0.02 o_0_5_7_5_AMD + 0.02 o_0_5_7_5_AMGN
 + 0.02 o_0_5_7_5_ASML + 0.02 o_0_5_7_5_DLTR + 0.02 o_0_5_7_5_MTCH
 + 0.02 o_0_5_7_5_NFLX + 0.02 o_0_5_7_5_QCOM + 0.02 o_0_5_7_5_SBUX
 + 0.02 o_0_5_7_5_TSLA + 0.02 o_0_5_7_5_VRTX + x_0_5_7_5_AMD + x_0_5_7_5_AMGN
 + x_0_5_7_5_ASML + x_0_5_7_5_DLTR + x_0_5_7_5_MTCH + x_0_5_7_5_NFLX
 + x_0_5_7_5_QCOM + x_0_5_7_5_SBUX + x_0_5_7_5_TSLA + x_0_5_7_5_VRTX
 - 0.585995663026 x_0_5_7_AMD - 1.03569913377 x_0_5_7_AMGN
 - 1.18402659232 x_0_5_7_ASML - 0.929233439366 x_0_5_7_DLTR
 - 1.19079067657 x_0_5_7_MTCH - 0.983187902025 x_0_5_7_NFLX
 - 0.951274157605 x_0_5_7_QCOM - 0.867395926077 x_0_5_7_SBUX
 - 0.891307026583 x_0_5_7_TSLA - 1.15142296244 x_0_5_7_VRTX = 0
budget_in_0_6: 0.02 o_0_6_AMD + 0.02 o_0_6_AMGN + 0.02 o_0_6_ASML
 + 0.02 o_0_6_DLTR + 0.02 o_0_6_MTCH + 0.02 o_0_6_NFLX + 0.02 o_0_6_QCOM
 + 0.02 o_0_6_SBUX + 0.02 o_0_6_TSLA + 0.02 o_0_6_VRTX + x_0_6_AMD
 + x_0_6_AMGN + x_0_6_ASML + x_0_6_DLTR + x_0_6_MTCH + x_0_6_NFLX + x_0_6_QCOM
 + x_0_6_SBUX + x_0_6_TSLA + x_0_6_VRTX - 1.08982852512 x_0_AMD
 - 1.03162024695 x_0_AMGN - 1.03168184303 x_0_ASML - 0.990370753194 x_0_DLTR
 - 0.931400974831 x_0_MTCH - 0.973577503592 x_0_NFLX - 0.945360270141 x_0_QCOM
 - 1.02758142786 x_0_SBUX - 0.984623472498 x_0_TSLA - 1.02416614631 x_0_VRTX
 = 0
budget_in_0_6_0: 0.02 o_0_6_0_AMD + 0.02 o_0_6_0_AMGN + 0.02 o_0_6_0_ASML
 + 0.02 o_0_6_0_DLTR + 0.02 o_0_6_0_MTCH + 0.02 o_0_6_0_NFLX
 + 0.02 o_0_6_0_QCOM + 0.02 o_0_6_0_SBUX + 0.02 o_0_6_0_TSLA
 + 0.02 o_0_6_0_VRTX + x_0_6_0_AMD + x_0_6_0_AMGN + x_0_6_0_ASML
 + x_0_6_0_DLTR + x_0_6_0_MTCH + x_0_6_0_NFLX + x_0_6_0_QCOM + x_0_6_0_SBUX
 + x_0_6_0_TSLA + x_0_6_0_VRTX - 0.96241848816 x_0_6_AMD
 - 1.08690542513 x_0_6_AMGN - 0.966418464057 x_0_6_ASML
 - 1.00713245319 x_0_6_DLTR - 1.17362316411 x_0_6_MTCH
 - 0.889751176224 x_0_6_NFLX - 0.981945309162 x_0_6_QCOM
 - 0.993265089565 x_0_6_SBUX - 0.979016562651 x_0_6_TSLA
 - 1.00955107962 x_0_6_VRTX = 0
budget_in_0_6_0_0: 0.02 o_0_6_0_0_AMD + 0.02 o_0_6_0_0_AMGN
 + 0.02 o_0_6_0_0_ASML + 0.02 o_0_6_0_0_DLTR + 0.02 o_0_6_0_0_MTCH
 + 0.02 o_0_6_0_0_NFLX + 0.02 o_0_6_0_0_QCOM + 0.02 o_0_6_0_0_SBUX
 + 0.02 o_0_6_0_0_TSLA + 0.02 o_0_6_0_0_VRTX + x_0_6_0_0_AMD + x_0_6_0_0_AMGN
 + x_0_6_0_0_ASML + x_0_6_0_0_DLTR + x_0_6_0_0_MTCH + x_0_6_0_0_NFLX
 + x_0_6_0_0_QCOM + x_0_6_0_0_SBUX + x_0_6_0_0_TSLA + x_0_6_0_0_VRTX
 - 1.05364921378 x_0_6_0_AMD - 0.818171849341 x_0_6_0_AMGN
 - 0.953643447184 x_0_6_0_ASML - 1.03231944273 x_0_6_0_DLTR
 - 1.11639524579 x_0_6_0_MTCH - 1.07375297771 x_0_6_0_NFLX
 - 1.1195439021 x_0_6_0_QCOM - 1.00757601544 x_0_6_0_SBUX
 - 0.955344087007 x_0_6_0_TSLA - 0.751707597404 x_0_6_0_VRTX = 0
budget_in_0_6_0_1: 0.02 o_0_6_0_1_AMD + 0.02 o_0_6_0_1_AMGN
 + 0.02 o_0_6_0_1_ASML + 0.02 o_0_6_0_1_DLTR + 0.02 o_0_6_0_1_MTCH
 + 0.02 o_0_6_0_1_NFLX + 0.02 o_0_6_0_1_QCOM + 0.02 o_0_6_0_1_SBUX
 + 0.02 o_0_6_0_1_TSLA + 0.02 o_0_6_0_1_VRTX + x_0_6_0_1_AMD + x_0_6_0_1_AMGN
 + x_0_6_0_1_ASML + x_0_6_0_1_DLTR + x_0_6_0_1_MTCH + x_0_6_0_1_NFLX
 + x_0_6_0_1_QCOM + x_0_6_0_1_SBUX + x_0_6_0_1_TSLA + x_0_6_0_1_VRTX
 - 0.977059036146 x_0_6_0_AMD - 1.20894761562 x_0_6_0_AMGN
 - 1.28239683275 x_0_6_0_ASML - 0.956039927346 x_0_6_0_DLTR
 - 0.80880714803 x_0_6_0_MTCH - 0.744609156771 x_0_6_0_NFLX
 - 1.30525839478 x_0_6_0_QCOM - 0.940459144268 x_0_6_0_SBUX
 - 0.842053479564 x_0_6_0_TSLA - 1.24282553258 x_0_6_0_VRTX = 0
budget_in_0_6_0_2: 0.02 o_0_6_0_2_AMD + 0.02 o_0_6_0_2_AMGN
 + 0.02 o_0_6_0_2_ASML + 0.02 o_0_6_0_2_DLTR + 0.02 o_0_6_0_2_MTCH
 + 0.02 o_0_6_0_2_NFLX + 0.02 o_0_6_0_2_QCOM + 0.02 o_0_6_0_2_SBUX
 + 0.02 o_0_6_0_2_TSLA + 0.02 o_0_6_0_2_VRTX + x_0_6_0_2_AMD + x_0_6_0_2_AMGN
 + x_0_6_0_2_ASML + x_0_6_0_2_DLTR + x_0_6_0_2_MTCH + x_0_6_0_2_NFLX
 + x_0_6_0_2_QCOM + x_0_6_0_2_SBUX + x_0_6_0_2_TSLA + x_0_6_0_2_VRTX
 - 0.739359442785 x_0_6_0_AMD - 0.875947611103 x_0_6_0_AMGN
 - 1.15460543136 x_0_6_0_ASML - 1.16605998086 x_0_6_0_DLTR
 - 0.947259152101 x_0_6_0_MTCH - 0.7934281847 x_0_6_0_NFLX
 - 1.05639212388 x_0_6_0_QCOM - 0.872324990284 x_0_6_0_SBUX
 - 1.1726499285 x_0_6_0_TSLA - 1.20049748246 x_0_6_0_VRTX = 0
budget_in_0_6_0_3: 0.02 o_0_6_0_3_AMD + 0.02 o_0_6_0_3_AMGN
 + 0.02 o_0_6_0_3_ASML + 0.02 o_0_6_0_3_DLTR + 0.02 o_0_6_0_3_MTCH
 + 0.02 o_0_6_0_3_NFLX + 0.02 o_0_6_0_3_QCOM + 0.02 o_0_6_0_3_SBUX
 + 0.02 o_0_6_0_3_TSLA + 0.02 o_0_6_0_3_VRTX + x_0_6_0_3_AMD + x_0_6_0_3_AMGN
 + x_0_6_0_3_ASML + x_0_6_0_3_DLTR + x_0_6_0_3_MTCH + x_0_6_0_3_NFLX
 + x_0_6_0_3_QCOM + x_0_6_0_3_SBUX + x_0_6_0_3_TSLA + x_0_6_0_3_VRTX
 - 1.07053055308 x_0_6_0_AMD - 0.879588976858 x_0_6_0_AMGN
 - 0.661166822921 x_0_6_0_ASML - 1.18854808887 x_0_6_0_DLTR
 - 1.00817431417 x_0_6_0_MTCH - 1.24323590081 x_0_6_0_NFLX
 - 1.07125402028 x_0_6_0_QCOM - 0.944616337093 x_0_6_0_SBUX
 - 0.986524199308 x_0_6_0_TSLA - 0.850919865987 x_0_6_0_VRTX = 0
budget_in_0_6_0_4: 0.02 o_0_6_0_4_AMD + 0.02 o_0_6_0_4_AMGN
 + 0.02 o_0_6_0_4_ASML + 0.02 o_0_6_0_4_DLTR + 0.02 o_0_6_0_4_MTCH
 + 0.02 o_0_6_0_4_NFLX + 0.02 o_0_6_0_4_QCOM + 0.02 o_0_6_0_4_SBUX
 + 0.02 o_0_6_0_4_TSLA + 0.02 o_0_6_0_4_VRTX + x_0_6_0_4_AMD + x_0_6_0_4_AMGN
 + x_0_6_0_4_ASML + x_0_6_0_4_DLTR + x_0_6_0_4_MTCH + x_0_6_0_4_NFLX
 + x_0_6_0_4_QCOM + x_0_6_0_4_SBUX + x_0_6_0_4_TSLA + x_0_6_0_4_VRTX
 - 1.23215790665 x_0_6_0_AMD - 0.933488954407 x_0_6_0_AMGN
 - 1.00285755597 x_0_6_0_ASML - 1.00313621706 x_0_6_0_DLTR
 - 1.00273285583 x_0_6_0_MTCH - 1.00284835326 x_0_6_0_NFLX
 - 1.00351595931 x_0_6_0_QCOM - 1.00331496557 x_0_6_0_SBUX
 - 1.32066388626 x_0_6_0_TSLA - 1.01847960393 x_0_6_0_VRTX = 0
budget_in_0_6_0_5: 0.02 o_0_6_0_5_AMD + 0.02 o_0_6_0_5_AMGN
 + 0.02 o_0_6_0_5_ASML + 0.02 o_0_6_0_5_DLTR + 0.02 o_0_6_0_5_MTCH
 + 0.02 o_0_6_0_5_NFLX + 0.02 o_0_6_0_5_QCOM + 0.02 o_0_6_0_5_SBUX
 + 0.02 o_0_6_0_5_TSLA + 0.02 o_0_6_0_5_VRTX + x_0_6_0_5_AMD + x_0_6_0_5_AMGN
 + x_0_6_0_5_ASML + x_0_6_0_5_DLTR + x_0_6_0_5_MTCH + x_0_6_0_5_NFLX
 + x_0_6_0_5_QCOM + x_0_6_0_5_SBUX + x_0_6_0_5_TSLA + x_0_6_0_5_VRTX
 - 0.585995663026 x_0_6_0_AMD - 1.03569913377 x_0_6_0_AMGN
 - 1.18402659232 x_0_6_0_ASML - 0.929233439366 x_0_6_0_DLTR
 - 1.19079067657 x_0_6_0_MTCH - 0.983187902025 x_0_6_0_NFLX
 - 0.951274157605 x_0_6_0_QCOM - 0.867395926077 x_0_6_0_SBUX
 - 0.891307026583 x_0_6_0_TSLA - 1.15142296244 x_0_6_0_VRTX = 0
budget_in_0_6_1: 0.02 o_0_6_1_AMD + 0.02 o_0_6_1_AMGN + 0.02 o_0_6_1_ASML
 + 0.02 o_0_6_1_DLTR + 0.02 o_0_6_1_MTCH + 0.02 o_0_6_1_NFLX
 + 0.02 o_0_6_1_QCOM + 0.02 o_0_6_1_SBUX + 0.02 o_0_6_1_TSLA
 + 0.02 o_0_6_1_VRTX + x_0_6_1_AMD + x_0_6_1_AMGN + x_0_6_1_ASML
 + x_0_6_1_DLTR + x_0_6_1_MTCH + x_0_6_1_NFLX + x_0_6_1_QCOM + x_0_6_1_SBUX
 + x_0_6_1_TSLA + x_0_6_1_VRTX - 0.977233014136 x_0_6_AMD
 - 0.948942094486 x_0_6_AMGN - 1.01837968137 x_0_6_ASML
 - 1.02159515055 x_0_6_DLTR - 1.04465476071 x_0_6_MTCH
 - 1.02637143926 x_0_6_NFLX - 0.958742662682 x_0_6_QCOM
 - 0.993097015219 x_0_6_SBUX - 0.930608290696 x_0_6_TSLA
 - 1.02359326044 x_0_6_VRTX = 0
budget_in_0_6_1_0: 0.02 o_0_6_1_0_AMD + 0.02 o_0_6_1_0_AMGN
 + 0.02 o_0_6_1_0_ASML + 0.02 o_0_6_1_0_DLTR + 0.02 o_0_6_1_0_MTCH
 + 0.02 o_0_6_1_0_NFLX + 0.02 o_0_6_1_0_QCOM + 0.02 o_0_6_1_0_SBUX
 + 0.02 o_0_6_1_0_TSLA + 0.02 o_0_6_1_0_VRTX + x_0_6_1_0_AMD + x_0_6_1_0_AMGN
 + x_0_6_1_0_ASML + x_0_6_1_0_DLTR + x_0_6_1_0_MTCH + x_0_6_1_0_NFLX
 + x_0_6_1_0_QCOM + x_0_6_1_0_SBUX + x_0_6_1_0_TSLA + x_0_6_1_0_VRTX
 - 1.05364921378 x_0_6_1_AMD - 0.818171849341 x_0_6_1_AMGN
 - 0.953643447184 x_0_6_1_ASML - 1.03231944273 x_0_6_1_DLTR
 - 1.11639524579 x_0_6_1_MTCH - 1.07375297771 x_0_6_1_NFLX
 - 1.1195439021 x_0_6_1_QCOM - 1.00757601544 x_0_6_1_SBUX
 - 0.955344087007 x_0_6_1_TSLA - 0.751707597404 x_0_6_1_VRTX = 0
budget_in_0_6_1_1: 0.02 o_0_6_1_1_AMD + 0.02 o_0_6_1_1_AMGN
 + 0.02 o_0_6_1_1_ASML + 0.02 o_0_6_1_1_DLTR + 0.02 o_0_6_1_1_MTCH
 + 0.02 o_0_6_1_1_NFLX + 0.02 o_0_6_1_1_QCOM + 0.02 o_0_6_1_1_SBUX
 + 0.02 o_0_6_1_1_TSLA + 0.02 o_0_6_1_1_VRTX + x_0_6_1_1_AMD + x_0_6_1_1_AMGN
 + x_0_6_1_1_ASML + x_0_6_1_1_DLTR + x_0_6_1_1_MTCH + x_0_6_1_1_NFLX
 + x_0_6_1_1_QCOM + x_0_6_1_1_SBUX + x_0_6_1_1_TSLA + x_0_6_1_1_VRTX
 - 0.977059036146 x_0_6_1_AMD - 1.20894761562 x_0_6_1_AMGN
 - 1.28239683275 x_0_6_1_ASML - 0.956039927346 x_0_6_1_DLTR
 - 0.80880714803 x_0_6_1_MTCH - 0.744609156771 x_0_6_1_NFLX
 - 1.30525839478 x_0_6_1_QCOM - 0.940459144268 x_0_6_1_SBUX
 - 0.842053479564 x_0_6_1_TSLA - 1.24282553258 x_0_6_1_VRTX = 0
budget_in_0_6_1_2: 0.02 o_0_6_1_2_AMD + 0.02 o_0_6_1_2_AMGN
 + 0.02 o_0_6_1_2_ASML + 0.02 o_0_6_1_2_DLTR + 0.02 o_0_6_1_2_MTCH
 + 0.02 o_0_6_1_2_NFLX + 0.02 o_0_6_1_2_QCOM + 0.02 o_0_6_1_2_SBUX
 + 0.02 o_0_6_1_2_TSLA + 0.02 o_0_6_1_2_VRTX + x_0_6_1_2_AMD + x_0_6_1_2_AMGN
 + x_0_6_1_2_ASML + x_0_6_1_2_DLTR + x_0_6_1_2_MTCH + x_0_6_1_2_NFLX
 + x_0_6_1_2_QCOM + x_0_6_1_2_SBUX + x_0_6_1_2_TSLA + x_0_6_1_2_VRTX
 - 0.739359442785 x_0_6_1_AMD - 0.875947611103 x_0_6_1_AMGN
 - 1.15460543136 x_0_6_1_ASML - 1.16605998086 x_0_6_1_DLTR
 - 0.947259152101 x_0_6_1_MTCH - 0.7934281847 x_0_6_1_NFLX
 - 1.05639212388 x_0_6_1_QCOM - 0.872324990284 x_0_6_1_SBUX
 - 1.1726499285 x_0_6_1_TSLA - 1.20049748246 x_0_6_1_VRTX = 0
budget_in_0_6_1_3: 0.02 o_0_6_1_3_AMD + 0.02 o_0_6_1_3_AMGN
 + 0.02 o_0_6_1_3_ASML + 0.02 o_0_6_1_3_DLTR + 0.02 o_0_6_1_3_MTCH
 + 0.02 o_0_6_1_3_NFLX + 0.02 o_0_6_1_3_QCOM + 0.02 o_0_6_1_3_SBUX
 + 0.02 o_0_6_1_3_TSLA + 0.02 o_0_6_1_3_VRTX + x_0_6_1_3_AMD + x_0_6_1_3_AMGN
 + x_0_6_1_3_ASML + x_0_6_1_3_DLTR + x_0_6_1_3_MTCH + x_0_6_1_3_NFLX
 + x_0_6_1_3_QCOM + x_0_6_1_3_SBUX + x_0_6_1_3_TSLA + x_0_6_1_3_VRTX
 - 1.07053055308 x_0_6_1_AMD - 0.879588976858 x_0_6_1_AMGN
 - 0.661166822921 x_0_6_1_ASML - 1.18854808887 x_0_6_1_DLTR
 - 1.00817431417 x_0_6_1_MTCH - 1.24323590081 x_0_6_1_NFLX
 - 1.07125402028 x_0_6_1_QCOM - 0.944616337093 x_0_6_1_SBUX
 - 0.986524199308 x_0_6_1_TSLA - 0.850919865987 x_0_6_1_VRTX = 0
budget_in_0_6_1_4: 0.02 o_0_6_1_4_AMD + 0.02 o_0_6_1_4_AMGN
 + 0.02 o_0_6_1_4_ASML + 0.02 o_0_6_1_4_DLTR + 0.02 o_0_6_1_4_MTCH
 + 0.02 o_0_6_1_4_NFLX + 0.02 o_0_6_1_4_QCOM + 0.02 o_0_6_1_4_SBUX
 + 0.02 o_0_6_1_4_TSLA + 0.02 o_0_6_1_4_VRTX + x_0_6_1_4_AMD + x_0_6_1_4_AMGN
 + x_0_6_1_4_ASML + x_0_6_1_4_DLTR + x_0_6_1_4_MTCH + x_0_6_1_4_NFLX
 + x_0_6_1_4_QCOM + x_0_6_1_4_SBUX + x_0_6_1_4_TSLA + x_0_6_1_4_VRTX
 - 1.23215790665 x_0_6_1_AMD - 0.933488954407 x_0_6_1_AMGN
 - 1.00285755597 x_0_6_1_ASML - 1.00313621706 x_0_6_1_DLTR
 - 1.00273285583 x_0_6_1_MTCH - 1.00284835326 x_0_6_1_NFLX
 - 1.00351595931 x_0_6_1_QCOM - 1.00331496557 x_0_6_1_SBUX
 - 1.32066388626 x_0_6_1_TSLA - 1.01847960393 x_0_6_1_VRTX = 0
budget_in_0_6_1_5: 0.02 o_0_6_1_5_AMD + 0.02 o_0_6_1_5_AMGN
 + 0.02 o_0_6_1_5_ASML + 0.02 o_0_6_1_5_DLTR + 0.02 o_0_6_1_5_MTCH
 + 0.02 o_0_6_1_5_NFLX + 0.02 o_0_6_1_5_QCOM + 0.02 o_0_6_1_5_SBUX
 + 0.02 o_0_6_1_5_TSLA + 0.02 o_0_6_1_5_VRTX + x_0_6_1_5_AMD + x_0_6_1_5_AMGN
 + x_0_6_1_5_ASML + x_0_6_1_5_DLTR + x_0_6_1_5_MTCH + x_0_6_1_5_NFLX
 + x_0_6_1_5_QCOM + x_0_6_1_5_SBUX + x_0_6_1_5_TSLA + x_0_6_1_5_VRTX
 - 0.585995663026 x_0_6_1_AMD - 1.03569913377 x_0_6_1_AMGN
 - 1.18402659232 x_0_6_1_ASML - 0.929233439366 x_0_6_1_DLTR
 - 1.19079067657 x_0_6_1_MTCH - 0.983187902025 x_0_6_1_NFLX
 - 0.951274157605 x_0_6_1_QCOM - 0.867395926077 x_0_6_1_SBUX
 - 0.891307026583 x_0_6_1_TSLA - 1.15142296244 x_0_6_1_VRTX = 0
budget_in_0_6_2: 0.02 o_0_6_2_AMD + 0.02 o_0_6_2_AMGN + 0.02 o_0_6_2_ASML
 + 0.02 o_0_6_2_DLTR + 0.02 o_0_6_2_MTCH + 0.02 o_0_6_2_NFLX
 + 0.02 o_0_6_2_QCOM + 0.02 o_0_6_2_SBUX + 0.02 o_0_6_2_TSLA
 + 0.02 o_0_6_2_VRTX + x_0_6_2_AMD + x_0_6_2_AMGN + x_0_6_2_ASML
 + x_0_6_2_DLTR + x_0_6_2_MTCH + x_0_6_2_NFLX + x_0_6_2_QCOM + x_0_6_2_SBUX
 + x_0_6_2_TSLA + x_0_6_2_VRTX - 1.06844410226 x_0_6_AMD
 - 1.0214645984 x_0_6_AMGN - 1.00668679697 x_0_6_ASML
 - 1.04423130986 x_0_6_DLTR - 0.949671554363 x_0_6_MTCH
 - 1.03309879738 x_0_6_NFLX - 0.99111313265 x_0_6_QCOM
 - 1.02397543285 x_0_6_SBUX - 0.967333228097 x_0_6_TSLA
 - 0.961532351943 x_0_6_VRTX = 0
budget_in_0_6_2_0: 0.02 o_0_6_2_0_AMD + 0.02 o_0_6_2_0_AMGN
 + 0.02 o_0_6_2_0_ASML + 0.02 o_0_6_2_0_DLTR + 0.02 o_0_6_2_0_MTCH
 + 0.02 o_0_6_2_0_NFLX + 0.02 o_0_6_2_0_QCOM + 0.02 o_0_6_2_0_SBUX
 + 0.02 o_0_6_2_0_TSLA + 0.02 o_0_6_2_0_VRTX + x_0_6_2_0_AMD + x_0_6_2_0_AMGN
 + x_0_6_2_0_ASML + x_0_6_2_0_DLTR + x_0_6_2_0_MTCH + x_0_6_2_0_NFLX
 + x_0_6_2_0_QCOM + x_0_6_2_0_SBUX + x_0_6_2_0_TSLA + x_0_6_2_0_VRTX
 - 1.05364921378 x_0_6_2_AMD - 0.818171849341 x_0_6_2_AMGN
 - 0.953643447184 x_0_6_2_ASML - 1.03231944273 x_0_6_2_DLTR
 - 1.11639524579 x_0_6_2_MTCH - 1.07375297771 x_0_6_2_NFLX
 - 1.1195439021 x_0_6_2_QCOM - 1.00757601544 x_0_6_2_SBUX
 - 0.955344087007 x_0_6_2_TSLA - 0.751707597404 x_0_6_2_VRTX = 0
budget_in_0_6_2_1: 0.02 o_0_6_2_1_AMD + 0.02 o_0_6_2_1_AMGN
 + 0.02 o_0_6_2_1_ASML + 0.02 o_0_6_2_1_DLTR + 0.02 o_0_6_2_1_MTCH
 + 0.02 o_0_6_2_1_NFLX + 0.02 o_0_6_2_1_QCOM + 0.02 o_0_6_2_1_SBUX
 + 0.02 o_0_6_2_1_TSLA + 0.02 o_0_6_2_1_VRTX + x_0_6_2_1_AMD + x_0_6_2_1_AMGN
 + x_0_6_2_1_ASML + x_0_6_2_1_DLTR + x_0_6_2_1_MTCH + x_0_6_2_1_NFLX
 + x_0_6_2_1_QCOM + x_0_6_2_1_SBUX + x_0_6_2_1_TSLA + x_0_6_2_1_VRTX
 - 0.977059036146 x_0_6_2_AMD - 1.20894761562 x_0_6_2_AMGN
 - 1.28239683275 x_0_6_2_ASML - 0.956039927346 x_0_6_2_DLTR
 - 0.80880714803 x_0_6_2_MTCH - 0.744609156771 x_0_6_2_NFLX
 - 1.30525839478 x_0_6_2_QCOM - 0.940459144268 x_0_6_2_SBUX
 - 0.842053479564 x_0_6_2_TSLA - 1.24282553258 x_0_6_2_VRTX = 0
budget_in_0_6_2_2: 0.02 o_0_6_2_2_AMD + 0.02 o_0_6_2_2_AMGN
 + 0.02 o_0_6_2_2_ASML + 0.02 o_0_6_2_2_DLTR + 0.02 o_0_6_2_2_MTCH
 + 0.02 o_0_6_2_2_NFLX + 0.02 o_0_6_2_2_QCOM + 0.02 o_0_6_2_2_SBUX
 + 0.02 o_0_6_2_2_TSLA + 0.02 o_0_6_2_2_VRTX + x_0_6_2_2_AMD + x_0_6_2_2_AMGN
 + x_0_6_2_2_ASML + x_0_6_2_2_DLTR + x_0_6_2_2_MTCH + x_0_6_2_2_NFLX
 + x_0_6_2_2_QCOM + x_0_6_2_2_SBUX + x_0_6_2_2_TSLA + x_0_6_2_2_VRTX
 - 0.739359442785 x_0_6_2_AMD - 0.875947611103 x_0_6_2_AMGN
 - 1.15460543136 x_0_6_2_ASML - 1.16605998086 x_0_6_2_DLTR
 - 0.947259152101 x_0_6_2_MTCH - 0.7934281847 x_0_6_2_NFLX
 - 1.05639212388 x_0_6_2_QCOM - 0.872324990284 x_0_6_2_SBUX
 - 1.1726499285 x_0_6_2_TSLA - 1.20049748246 x_0_6_2_VRTX = 0
budget_in_0_6_2_3: 0.02 o_0_6_2_3_AMD + 0.02 o_0_6_2_3_AMGN
 + 0.02 o_0_6_2_3_ASML + 0.02 o_0_6_2_3_DLTR + 0.02 o_0_6_2_3_MTCH
 + 0.02 o_0_6_2_3_NFLX + 0.02 o_0_6_2_3_QCOM + 0.02 o_0_6_2_3_SBUX
 + 0.02 o_0_6_2_3_TSLA + 0.02 o_0_6_2_3_VRTX + x_0_6_2_3_AMD + x_0_6_2_3_AMGN
 + x_0_6_2_3_ASML + x_0_6_2_3_DLTR + x_0_6_2_3_MTCH + x_0_6_2_3_NFLX
 + x_0_6_2_3_QCOM + x_0_6_2_3_SBUX + x_0_6_2_3_TSLA + x_0_6_2_3_VRTX
 - 1.07053055308 x_0_6_2_AMD - 0.879588976858 x_0_6_2_AMGN
 - 0.661166822921 x_0_6_2_ASML - 1.18854808887 x_0_6_2_DLTR
 - 1.00817431417 x_0_6_2_MTCH - 1.24323590081 x_0_6_2_NFLX
 - 1.07125402028 x_0_6_2_QCOM - 0.944616337093 x_0_6_2_SBUX
 - 0.986524199308 x_0_6_2_TSLA - 0.850919865987 x_0_6_2_VRTX = 0
budget_in_0_6_2_4: 0.02 o_0_6_2_4_AMD + 0.02 o_0_6_2_4_AMGN
 + 0.02 o_0_6_2_4_ASML + 0.02 o_0_6_2_4_DLTR + 0.02 o_0_6_2_4_MTCH
 + 0.02 o_0_6_2_4_NFLX + 0.02 o_0_6_2_4_QCOM + 0.02 o_0_6_2_4_SBUX
 + 0.02 o_0_6_2_4_TSLA + 0.02 o_0_6_2_4_VRTX + x_0_6_2_4_AMD + x_0_6_2_4_AMGN
 + x_0_6_2_4_ASML + x_0_6_2_4_DLTR + x_0_6_2_4_MTCH + x_0_6_2_4_NFLX
 + x_0_6_2_4_QCOM + x_0_6_2_4_SBUX + x_0_6_2_4_TSLA + x_0_6_2_4_VRTX
 - 1.23215790665 x_0_6_2_AMD - 0.933488954407 x_0_6_2_AMGN
 - 1.00285755597 x_0_6_2_ASML - 1.00313621706 x_0_6_2_DLTR
 - 1.00273285583 x_0_6_2_MTCH - 1.00284835326 x_0_6_2_NFLX
 - 1.00351595931 x_0_6_2_QCOM - 1.00331496557 x_0_6_2_SBUX
 - 1.32066388626 x_0_6_2_TSLA - 1.01847960393 x_0_6_2_VRTX = 0
budget_in_0_6_2_5: 0.02 o_0_6_2_5_AMD + 0.02 o_0_6_2_5_AMGN
 + 0.02 o_0_6_2_5_ASML + 0.02 o_0_6_2_5_DLTR + 0.02 o_0_6_2_5_MTCH
 + 0.02 o_0_6_2_5_NFLX + 0.02 o_0_6_2_5_QCOM + 0.02 o_0_6_2_5_SBUX
 + 0.02 o_0_6_2_5_TSLA + 0.02 o_0_6_2_5_VRTX + x_0_6_2_5_AMD + x_0_6_2_5_AMGN
 + x_0_6_2_5_ASML + x_0_6_2_5_DLTR + x_0_6_2_5_MTCH + x_0_6_2_5_NFLX
 + x_0_6_2_5_QCOM + x_0_6_2_5_SBUX + x_0_6_2_5_TSLA + x_0_6_2_5_VRTX
 - 0.585995663026 x_0_6_2_AMD - 1.03569913377 x_0_6_2_AMGN
 - 1.18402659232 x_0_6_2_ASML - 0.929233439366 x_0_6_2_DLTR
 - 1.19079067657 x_0_6_2_MTCH - 0.983187902025 x_0_6_2_NFLX
 - 0.951274157605 x_0_6_2_QCOM - 0.867395926077 x_0_6_2_SBUX
 - 0.891307026583 x_0_6_2_TSLA - 1.15142296244 x_0_6_2_VRTX = 0
budget_in_0_6_3: 0.02 o_0_6_3_AMD + 0.02 o_0_6_3_AMGN + 0.02 o_0_6_3_ASML
 + 0.02 o_0_6_3_DLTR + 0.02 o_0_6_3_MTCH + 0.02 o_0_6_3_NFLX
 + 0.02 o_0_6_3_QCOM + 0.02 o_0_6_3_SBUX + 0.02 o_0_6_3_TSLA
 + 0.02 o_0_6_3_VRTX + x_0_6_3_AMD + x_0_6_3_AMGN + x_0_6_3_ASML
 + x_0_6_3_DLTR + x_0_6_3_MTCH + x_0_6_3_NFLX + x_0_6_3_QCOM + x_0_6_3_SBUX
 + x_0_6_3_TSLA + x_0_6_3_VRTX - 1.06577386075 x_0_6_AMD
 - 1.03507492389 x_0_6_AMGN - 0.913186014074 x_0_6_ASML
 - 1.03792048785 x_0_6_DLTR - 1.07482664821 x_0_6_MTCH
 - 0.943989525628 x_0_6_NFLX - 1.06569610607 x_0_6_QCOM
 - 0.978425872544 x_0_6_SBUX - 0.994470881579 x_0_6_TSLA
 - 1.04803668943 x_0_6_VRTX = 0
budget_in_0_6_3_0: 0.02 o_0_6_3_0_AMD + 0.02 o_0_6_3_0_AMGN
 + 0.02 o_0_6_3_0_ASML + 0.02 o_0_6_3_0_DLTR + 0.02 o_0_6_3_0_MTCH
 + 0.02 o_0_6_3_0_NFLX + 0.02 o_0_6_3_0_QCOM + 0.02 o_0_6_3_0_SBUX
 + 0.02 o_0_6_3_0_TSLA + 0.02 o_0_6_3_0_VRTX + x_0_6_3_0_AMD + x_0_6_3_0_AMGN
 + x_0_6_3_0_ASML + x_0_6_3_0_DLTR + x_0_6_3_0_MTCH + x_0_6_3_0_NFLX
 + x_0_6_3_0_QCOM + x_0_6_3_0_SBUX + x_0_6_3_0_TSLA + x_0_6_3_0_VRTX
 - 1.05364921378 x_0_6_3_AMD - 0.818171849341 x_0_6_3_AMGN
 - 0.953643447184 x_0_6_3_ASML - 1.03231944273 x_0_6_3_DLTR
 - 1.11639524579 x_0_6_3_MTCH - 1.07375297771 x_0_6_3_NFLX
 - 1.1195439021 x_0_6_3_QCOM - 1.00757601544 x_0_6_3_SBUX
 - 0.955344087007 x_0_6_3_TSLA - 0.751707597404 x_0_6_3_VRTX = 0
budget_in_0_6_3_1: 0.02 o_0_6_3_1_AMD + 0.02 o_0_6_3_1_AMGN
 + 0.02 o_0_6_3_1_ASML + 0.02 o_0_6_3_1_DLTR + 0.02 o_0_6_3_1_MTCH
 + 0.02 o_0_6_3_1_NFLX + 0.02 o_0_6_3_1_QCOM + 0.02 o_0_6_3_1_SBUX
 + 0.02 o_0_6_3_1_TSLA + 0.02 o_0_6_3_1_VRTX + x_0_6_3_1_AMD + x_0_6_3_1_AMGN
 + x_0_6_3_1_ASML + x_0_6_3_1_DLTR + x_0_6_3_1_MTCH + x_0_6_3_1_NFLX
 + x_0_6_3_1_QCOM + x_0_6_3_1_SBUX + x_0_6_3_1_TSLA + x_0_6_3_1_VRTX
 - 0.977059036146 x_0_6_3_AMD - 1.20894761562 x_0_6_3_AMGN
 - 1.28239683275 x_0_6_3_ASML - 0.956039927346 x_0_6_3_DLTR
 - 0.80880714803 x_0_6_3_MTCH - 0.744609156771 x_0_6_3_NFLX
 - 1.30525839478 x_0_6_3_QCOM - 0.940459144268 x_0_6_3_SBUX
 - 0.842053479564 x_0_6_3_TSLA - 1.24282553258 x_0_6_3_VRTX = 0
budget_in_0_6_3_2: 0.02 o_0_6_3_2_AMD + 0.02 o_0_6_3_2_AMGN
 + 0.02 o_0_6_3_2_ASML + 0.02 o_0_6_3_2_DLTR + 0.02 o_0_6_3_2_MTCH
 + 0.02 o_0_6_3_2_NFLX + 0.02 o_0_6_3_2_QCOM + 0.02 o_0_6_3_2_SBUX
 + 0.02 o_0_6_3_2_TSLA + 0.02 o_0_6_3_2_VRTX + x_0_6_3_2_AMD + x_0_6_3_2_AMGN
 + x_0_6_3_2_ASML + x_0_6_3_2_DLTR + x_0_6_3_2_MTCH + x_0_6_3_2_NFLX
 + x_0_6_3_2_QCOM + x_0_6_3_2_SBUX + x_0_6_3_2_TSLA + x_0_6_3_2_VRTX
 - 0.739359442785 x_0_6_3_AMD - 0.875947611103 x_0_6_3_AMGN
 - 1.15460543136 x_0_6_3_ASML - 1.16605998086 x_0_6_3_DLTR
 - 0.947259152101 x_0_6_3_MTCH - 0.7934281847 x_0_6_3_NFLX
 - 1.05639212388 x_0_6_3_QCOM - 0.872324990284 x_0_6_3_SBUX
 - 1.1726499285 x_0_6_3_TSLA - 1.20049748246 x_0_6_3_VRTX = 0
budget_in_0_6_3_3: 0.02 o_0_6_3_3_AMD + 0.02 o_0_6_3_3_AMGN
 + 0.02 o_0_6_3_3_ASML + 0.02 o_0_6_3_3_DLTR + 0.02 o_0_6_3_3_MTCH
 + 0.02 o_0_6_3_3_NFLX + 0.02 o_0_6_3_3_QCOM + 0.02 o_0_6_3_3_SBUX
 + 0.02 o_0_6_3_3_TSLA + 0.02 o_0_6_3_3_VRTX + x_0_6_3_3_AMD + x_0_6_3_3_AMGN
 + x_0_6_3_3_ASML + x_0_6_3_3_DLTR + x_0_6_3_3_MTCH + x_0_6_3_3_NFLX
 + x_0_6_3_3_QCOM + x_0_6_3_3_SBUX + x_0_6_3_3_TSLA + x_0_6_3_3_VRTX
 - 1.07053055308 x_0_6_3_AMD - 0.879588976858 x_0_6_3_AMGN
 - 0.661166822921 x_0_6_3_ASML - 1.18854808887 x_0_6_3_DLTR
 - 1.00817431417 x_0_6_3_MTCH - 1.24323590081 x_0_6_3_NFLX
 - 1.07125402028 x_0_6_3_QCOM - 0.944616337093 x_0_6_3_SBUX
 - 0.986524199308 x_0_6_3_TSLA - 0.850919865987 x_0_6_3_VRTX = 0
budget_in_0_6_3_4: 0.02 o_0_6_3_4_AMD + 0.02 o_0_6_3_4_AMGN
 + 0.02 o_0_6_3_4_ASML + 0.02 o_0_6_3_4_DLTR + 0.02 o_0_6_3_4_MTCH
 + 0.02 o_0_6_3_4_NFLX + 0.02 o_0_6_3_4_QCOM + 0.02 o_0_6_3_4_SBUX
 + 0.02 o_0_6_3_4_TSLA + 0.02 o_0_6_3_4_VRTX + x_0_6_3_4_AMD + x_0_6_3_4_AMGN
 + x_0_6_3_4_ASML + x_0_6_3_4_DLTR + x_0_6_3_4_MTCH + x_0_6_3_4_NFLX
 + x_0_6_3_4_QCOM + x_0_6_3_4_SBUX + x_0_6_3_4_TSLA + x_0_6_3_4_VRTX
 - 1.23215790665 x_0_6_3_AMD - 0.933488954407 x_0_6_3_AMGN
 - 1.00285755597 x_0_6_3_ASML - 1.00313621706 x_0_6_3_DLTR
 - 1.00273285583 x_0_6_3_MTCH - 1.00284835326 x_0_6_3_NFLX
 - 1.00351595931 x_0_6_3_QCOM - 1.00331496557 x_0_6_3_SBUX
 - 1.32066388626 x_0_6_3_TSLA - 1.01847960393 x_0_6_3_VRTX = 0
budget_in_0_6_3_5: 0.02 o_0_6_3_5_AMD + 0.02 o_0_6_3_5_AMGN
 + 0.02 o_0_6_3_5_ASML + 0.02 o_0_6_3_5_DLTR + 0.02 o_0_6_3_5_MTCH
 + 0.02 o_0_6_3_5_NFLX + 0.02 o_0_6_3_5_QCOM + 0.02 o_0_6_3_5_SBUX
 + 0.02 o_0_6_3_5_TSLA + 0.02 o_0_6_3_5_VRTX + x_0_6_3_5_AMD + x_0_6_3_5_AMGN
 + x_0_6_3_5_ASML + x_0_6_3_5_DLTR + x_0_6_3_5_MTCH + x_0_6_3_5_NFLX
 + x_0_6_3_5_QCOM + x_0_6_3_5_SBUX + x_0_6_3_5_TSLA + x_0_6_3_5_VRTX
 - 0.585995663026 x_0_6_3_AMD - 1.03569913377 x_0_6_3_AMGN
 - 1.18402659232 x_0_6_3_ASML - 0.929233439366 x_0_6_3_DLTR
 - 1.19079067657 x_0_6_3_MTCH - 0.983187902025 x_0_6_3_NFLX
 - 0.951274157605 x_0_6_3_QCOM - 0.867395926077 x_0_6_3_SBUX
 - 0.891307026583 x_0_6_3_TSLA - 1.15142296244 x_0_6_3_VRTX = 0
budget_in_0_6_4: 0.02 o_0_6_4_AMD + 0.02 o_0_6_4_AMGN + 0.02 o_0_6_4_ASML
 + 0.02 o_0_6_4_DLTR + 0.02 o_0_6_4_MTCH + 0.02 o_0_6_4_NFLX
 + 0.02 o_0_6_4_QCOM + 0.02 o_0_6_4_SBUX + 0.02 o_0_6_4_TSLA
 + 0.02 o_0_6_4_VRTX + x_0_6_4_AMD + x_0_6_4_AMGN + x_0_6_4_ASML
 + x_0_6_4_DLTR + x_0_6_4_MTCH + x_0_6_4_NFLX + x_0_6_4_QCOM + x_0_6_4_SBUX
 + x_0_6_4_TSLA + x_0_6_4_VRTX - 1.05394352735 x_0_6_AMD
 - 0.976711950261 x_0_6_AMGN - 0.977290493592 x_0_6_ASML
 - 0.935112839434 x_0_6_DLTR - 1.02541386373 x_0_6_MTCH
 - 0.947100112892 x_0_6_NFLX - 0.968133530923 x_0_6_QCOM
 - 1.18495687839 x_0_6_SBUX - 0.906170331414 x_0_6_TSLA
 - 0.985005398121 x_0_6_VRTX = 0
budget_in_0_6_4_0: 0.02 o_0_6_4_0_AMD + 0.02 o_0_6_4_0_AMGN
 + 0.02 o_0_6_4_0_ASML + 0.02 o_0_6_4_0_DLTR + 0.02 o_0_6_4_0_MTCH
 + 0.02 o_0_6_4_0_NFLX + 0.02 o_0_6_4_0_QCOM + 0.02 o_0_6_4_0_SBUX
 + 0.02 o_0_6_4_0_TSLA + 0.02 o_0_6_4_0_VRTX + x_0_6_4_0_AMD + x_0_6_4_0_AMGN
 + x_0_6_4_0_ASML + x_0_6_4_0_DLTR + x_0_6_4_0_MTCH + x_0_6_4_0_NFLX
 + x_0_6_4_0_QCOM + x_0_6_4_0_SBUX + x_0_6_4_0_TSLA + x_0_6_4_0_VRTX
 - 1.05364921378 x_0_6_4_AMD - 0.818171849341 x_0_6_4_AMGN
 - 0.953643447184 x_0_6_4_ASML - 1.03231944273 x_0_6_4_DLTR
 - 1.11639524579 x_0_6_4_MTCH - 1.07375297771 x_0_6_4_NFLX
 - 1.1195439021 x_0_6_4_QCOM - 1.00757601544 x_0_6_4_SBUX
 - 0.955344087007 x_0_6_4_TSLA - 0.751707597404 x_0_6_4_VRTX = 0
budget_in_0_6_4_1: 0.02 o_0_6_4_1_AMD + 0.02 o_0_6_4_1_AMGN
 + 0.02 o_0_6_4_1_ASML + 0.02 o_0_6_4_1_DLTR + 0.02 o_0_6_4_1_MTCH
 + 0.02 o_0_6_4_1_NFLX + 0.02 o_0_6_4_1_QCOM + 0.02 o_0_6_4_1_SBUX
 + 0.02 o_0_6_4_1_TSLA + 0.02 o_0_6_4_1_VRTX + x_0_6_4_1_AMD + x_0_6_4_1_AMGN
 + x_0_6_4_1_ASML + x_0_6_4_1_DLTR + x_0_6_4_1_MTCH + x_0_6_4_1_NFLX
 + x_0_6_4_1_QCOM + x_0_6_4_1_SBUX + x_0_6_4_1_TSLA + x_0_6_4_1_VRTX
 - 0.977059036146 x_0_6_4_AMD - 1.20894761562 x_0_6_4_AMGN
 - 1.28239683275 x_0_6_4_ASML - 0.956039927346 x_0_6_4_DLTR
 - 0.80880714803 x_0_6_4_MTCH - 0.744609156771 x_0_6_4_NFLX
 - 1.30525839478 x_0_6_4_QCOM - 0.940459144268 x_0_6_4_SBUX
 - 0.842053479564 x_0_6_4_TSLA - 1.24282553258 x_0_6_4_VRTX = 0
budget_in_0_6_4_2: 0.02 o_0_6_4_2_AMD + 0.02 o_0_6_4_2_AMGN
 + 0.02 o_0_6_4_2_ASML + 0.02 o_0_6_4_2_DLTR + 0.02 o_0_6_4_2_MTCH
 + 0.02 o_0_6_4_2_NFLX + 0.02 o_0_6_4_2_QCOM + 0.02 o_0_6_4_2_SBUX
 + 0.02 o_0_6_4_2_TSLA + 0.02 o_0_6_4_2_VRTX + x_0_6_4_2_AMD + x_0_6_4_2_AMGN
 + x_0_6_4_2_ASML + x_0_6_4_2_DLTR + x_0_6_4_2_MTCH + x_0_6_4_2_NFLX
 + x_0_6_4_2_QCOM + x_0_6_4_2_SBUX + x_0_6_4_2_TSLA + x_0_6_4_2_VRTX
 - 0.739359442785 x_0_6_4_AMD - 0.875947611103 x_0_6_4_AMGN
 - 1.15460543136 x_0_6_4_ASML - 1.16605998086 x_0_6_4_DLTR
 - 0.947259152101 x_0_6_4_MTCH - 0.7934281847 x_0_6_4_NFLX
 - 1.05639212388 x_0_6_4_QCOM - 0.872324990284 x_0_6_4_SBUX
 - 1.1726499285 x_0_6_4_TSLA - 1.20049748246 x_0_6_4_VRTX = 0
budget_in_0_6_4_3: 0.02 o_0_6_4_3_AMD + 0.02 o_0_6_4_3_AMGN
 + 0.02 o_0_6_4_3_ASML + 0.02 o_0_6_4_3_DLTR + 0.02 o_0_6_4_3_MTCH
 + 0.02 o_0_6_4_3_NFLX + 0.02 o_0_6_4_3_QCOM + 0.02 o_0_6_4_3_SBUX
 + 0.02 o_0_6_4_3_TSLA + 0.02 o_0_6_4_3_VRTX + x_0_6_4_3_AMD + x_0_6_4_3_AMGN
 + x_0_6_4_3_ASML + x_0_6_4_3_DLTR + x_0_6_4_3_MTCH + x_0_6_4_3_NFLX
 + x_0_6_4_3_QCOM + x_0_6_4_3_SBUX + x_0_6_4_3_TSLA + x_0_6_4_3_VRTX
 - 1.07053055308 x_0_6_4_AMD - 0.879588976858 x_0_6_4_AMGN
 - 0.661166822921 x_0_6_4_ASML - 1.18854808887 x_0_6_4_DLTR
 - 1.00817431417 x_0_6_4_MTCH - 1.24323590081 x_0_6_4_NFLX
 - 1.07125402028 x_0_6_4_QCOM - 0.944616337093 x_0_6_4_SBUX
 - 0.986524199308 x_0_6_4_TSLA - 0.850919865987 x_0_6_4_VRTX = 0
budget_in_0_6_4_4: 0.02 o_0_6_4_4_AMD + 0.02 o_0_6_4_4_AMGN
 + 0.02 o_0_6_4_4_ASML + 0.02 o_0_6_4_4_DLTR + 0.02 o_0_6_4_4_MTCH
 + 0.02 o_0_6_4_4_NFLX + 0.02 o_0_6_4_4_QCOM + 0.02 o_0_6_4_4_SBUX
 + 0.02 o_0_6_4_4_TSLA + 0.02 o_0_6_4_4_VRTX + x_0_6_4_4_AMD + x_0_6_4_4_AMGN
 + x_0_6_4_4_ASML + x_0_6_4_4_DLTR + x_0_6_4_4_MTCH + x_0_6_4_4_NFLX
 + x_0_6_4_4_QCOM + x_0_6_4_4_SBUX + x_0_6_4_4_TSLA + x_0_6_4_4_VRTX
 - 1.23215790665 x_0_6_4_AMD - 0.933488954407 x_0_6_4_AMGN
 - 1.00285755597 x_0_6_4_ASML - 1.00313621706 x_0_6_4_DLTR
 - 1.00273285583 x_0_6_4_MTCH - 1.00284835326 x_0_6_4_NFLX
 - 1.00351595931 x_0_6_4_QCOM - 1.00331496557 x_0_6_4_SBUX
 - 1.32066388626 x_0_6_4_TSLA - 1.01847960393 x_0_6_4_VRTX = 0
budget_in_0_6_4_5: 0.02 o_0_6_4_5_AMD + 0.02 o_0_6_4_5_AMGN
 + 0.02 o_0_6_4_5_ASML + 0.02 o_0_6_4_5_DLTR + 0.02 o_0_6_4_5_MTCH
 + 0.02 o_0_6_4_5_NFLX + 0.02 o_0_6_4_5_QCOM + 0.02 o_0_6_4_5_SBUX
 + 0.02 o_0_6_4_5_TSLA + 0.02 o_0_6_4_5_VRTX + x_0_6_4_5_AMD + x_0_6_4_5_AMGN
 + x_0_6_4_5_ASML + x_0_6_4_5_DLTR + x_0_6_4_5_MTCH + x_0_6_4_5_NFLX
 + x_0_6_4_5_QCOM + x_0_6_4_5_SBUX + x_0_6_4_5_TSLA + x_0_6_4_5_VRTX
 - 0.585995663026 x_0_6_4_AMD - 1.03569913377 x_0_6_4_AMGN
 - 1.18402659232 x_0_6_4_ASML - 0.929233439366 x_0_6_4_DLTR
 - 1.19079067657 x_0_6_4_MTCH - 0.983187902025 x_0_6_4_NFLX
 - 0.951274157605 x_0_6_4_QCOM - 0.867395926077 x_0_6_4_SBUX
 - 0.891307026583 x_0_6_4_TSLA - 1.15142296244 x_0_6_4_VRTX = 0
budget_in_0_6_5: 0.02 o_0_6_5_AMD + 0.02 o_0_6_5_AMGN + 0.02 o_0_6_5_ASML
 + 0.02 o_0_6_5_DLTR + 0.02 o_0_6_5_MTCH + 0.02 o_0_6_5_NFLX
 + 0.02 o_0_6_5_QCOM + 0.02 o_0_6_5_SBUX + 0.02 o_0_6_5_TSLA
 + 0.02 o_0_6_5_VRTX + x_0_6_5_AMD + x_0_6_5_AMGN + x_0_6_5_ASML
 + x_0_6_5_DLTR + x_0_6_5_MTCH + x_0_6_5_NFLX + x_0_6_5_QCOM + x_0_6_5_SBUX
 + x_0_6_5_TSLA + x_0_6_5_VRTX - 0.994646737897 x_0_6_AMD
 - 1.01794807395 x_0_6_AMGN - 1.04626610085 x_0_6_ASML
 - 1.04200474311 x_0_6_DLTR - 0.988764410465 x_0_6_MTCH
 - 1.04336091121 x_0_6_NFLX - 0.975094116505 x_0_6_QCOM
 - 1.05427602198 x_0_6_SBUX - 0.947479777656 x_0_6_TSLA
 - 1.00495598889 x_0_6_VRTX = 0
budget_in_0_6_5_0: 0.02 o_0_6_5_0_AMD + 0.02 o_0_6_5_0_AMGN
 + 0.02 o_0_6_5_0_ASML + 0.02 o_0_6_5_0_DLTR + 0.02 o_0_6_5_0_MTCH
 + 0.02 o_0_6_5_0_NFLX + 0.02 o_0_6_5_0_QCOM + 0.02 o_0_6_5_0_SBUX
 + 0.02 o_0_6_5_0_TSLA + 0.02 o_0_6_5_0_VRTX + x_0_6_5_0_AMD + x_0_6_5_0_AMGN
 + x_0_6_5_0_ASML + x_0_6_5_0_DLTR + x_0_6_5_0_MTCH + x_0_6_5_0_NFLX
 + x_0_6_5_0_QCOM + x_0_6_5_0_SBUX + x_0_6_5_0_TSLA + x_0_6_5_0_VRTX
 - 1.05364921378 x_0_6_5_AMD - 0.818171849341 x_0_6_5_AMGN
 - 0.953643447184 x_0_6_5_ASML - 1.03231944273 x_0_6_5_DLTR
 - 1.11639524579 x_0_6_5_MTCH - 1.07375297771 x_0_6_5_NFLX
 - 1.1195439021 x_0_6_5_QCOM - 1.00757601544 x_0_6_5_SBUX
 - 0.955344087007 x_0_6_5_TSLA - 0.751707597404 x_0_6_5_VRTX = 0
budget_in_0_6_5_1: 0.02 o_0_6_5_1_AMD + 0.02 o_0_6_5_1_AMGN
 + 0.02 o_0_6_5_1_ASML + 0.02 o_0_6_5_1_DLTR + 0.02 o_0_6_5_1_MTCH
 + 0.02 o_0_6_5_1_NFLX + 0.02 o_0_6_5_1_QCOM + 0.02 o_0_6_5_1_SBUX
 + 0.02 o_0_6_5_1_TSLA + 0.02 o_0_6_5_1_VRTX + x_0_6_5_1_AMD + x_0_6_5_1_AMGN
 + x_0_6_5_1_ASML + x_0_6_5_1_DLTR + x_0_6_5_1_MTCH + x_0_6_5_1_NFLX
 + x_0_6_5_1_QCOM + x_0_6_5_1_SBUX + x_0_6_5_1_TSLA + x_0_6_5_1_VRTX
 - 0.977059036146 x_0_6_5_AMD - 1.20894761562 x_0_6_5_AMGN
 - 1.28239683275 x_0_6_5_ASML - 0.956039927346 x_0_6_5_DLTR
 - 0.80880714803 x_0_6_5_MTCH - 0.744609156771 x_0_6_5_NFLX
 - 1.30525839478 x_0_6_5_QCOM - 0.940459144268 x_0_6_5_SBUX
 - 0.842053479564 x_0_6_5_TSLA - 1.24282553258 x_0_6_5_VRTX = 0
budget_in_0_6_5_2: 0.02 o_0_6_5_2_AMD + 0.02 o_0_6_5_2_AMGN
 + 0.02 o_0_6_5_2_ASML + 0.02 o_0_6_5_2_DLTR + 0.02 o_0_6_5_2_MTCH
 + 0.02 o_0_6_5_2_NFLX + 0.02 o_0_6_5_2_QCOM + 0.02 o_0_6_5_2_SBUX
 + 0.02 o_0_6_5_2_TSLA + 0.02 o_0_6_5_2_VRTX + x_0_6_5_2_AMD + x_0_6_5_2_AMGN
 + x_0_6_5_2_ASML + x_0_6_5_2_DLTR + x_0_6_5_2_MTCH + x_0_6_5_2_NFLX
 + x_0_6_5_2_QCOM + x_0_6_5_2_SBUX + x_0_6_5_2_TSLA + x_0_6_5_2_VRTX
 - 0.739359442785 x_0_6_5_AMD - 0.875947611103 x_0_6_5_AMGN
 - 1.15460543136 x_0_6_5_ASML - 1.16605998086 x_0_6_5_DLTR
 - 0.947259152101 x_0_6_5_MTCH - 0.7934281847 x_0_6_5_NFLX
 - 1.05639212388 x_0_6_5_QCOM - 0.872324990284 x_0_6_5_SBUX
 - 1.1726499285 x_0_6_5_TSLA - 1.20049748246 x_0_6_5_VRTX = 0
budget_in_0_6_5_3: 0.02 o_0_6_5_3_AMD + 0.02 o_0_6_5_3_AMGN
 + 0.02 o_0_6_5_3_ASML + 0.02 o_0_6_5_3_DLTR + 0.02 o_0_6_5_3_MTCH
 + 0.02 o_0_6_5_3_NFLX + 0.02 o_0_6_5_3_QCOM + 0.02 o_0_6_5_3_SBUX
 + 0.02 o_0_6_5_3_TSLA + 0.02 o_0_6_5_3_VRTX + x_0_6_5_3_AMD + x_0_6_5_3_AMGN
 + x_0_6_5_3_ASML + x_0_6_5_3_DLTR + x_0_6_5_3_MTCH + x_0_6_5_3_NFLX
 + x_0_6_5_3_QCOM + x_0_6_5_3_SBUX + x_0_6_5_3_TSLA + x_0_6_5_3_VRTX
 - 1.07053055308 x_0_6_5_AMD - 0.879588976858 x_0_6_5_AMGN
 - 0.661166822921 x_0_6_5_ASML - 1.18854808887 x_0_6_5_DLTR
 - 1.00817431417 x_0_6_5_MTCH - 1.24323590081 x_0_6_5_NFLX
 - 1.07125402028 x_0_6_5_QCOM - 0.944616337093 x_0_6_5_SBUX
 - 0.986524199308 x_0_6_5_TSLA - 0.850919865987 x_0_6_5_VRTX = 0
budget_in_0_6_5_4: 0.02 o_0_6_5_4_AMD + 0.02 o_0_6_5_4_AMGN
 + 0.02 o_0_6_5_4_ASML + 0.02 o_0_6_5_4_DLTR + 0.02 o_0_6_5_4_MTCH
 + 0.02 o_0_6_5_4_NFLX + 0.02 o_0_6_5_4_QCOM + 0.02 o_0_6_5_4_SBUX
 + 0.02 o_0_6_5_4_TSLA + 0.02 o_0_6_5_4_VRTX + x_0_6_5_4_AMD + x_0_6_5_4_AMGN
 + x_0_6_5_4_ASML + x_0_6_5_4_DLTR + x_0_6_5_4_MTCH + x_0_6_5_4_NFLX
 + x_0_6_5_4_QCOM + x_0_6_5_4_SBUX + x_0_6_5_4_TSLA + x_0_6_5_4_VRTX
 - 1.23215790665 x_0_6_5_AMD - 0.933488954407 x_0_6_5_AMGN
 - 1.00285755597 x_0_6_5_ASML - 1.00313621706 x_0_6_5_DLTR
 - 1.00273285583 x_0_6_5_MTCH - 1.00284835326 x_0_6_5_NFLX
 - 1.00351595931 x_0_6_5_QCOM - 1.00331496557 x_0_6_5_SBUX
 - 1.32066388626 x_0_6_5_TSLA - 1.01847960393 x_0_6_5_VRTX = 0
budget_in_0_6_5_5: 0.02 o_0_6_5_5_AMD + 0.02 o_0_6_5_5_AMGN
 + 0.02 o_0_6_5_5_ASML + 0.02 o_0_6_5_5_DLTR + 0.02 o_0_6_5_5_MTCH
 + 0.02 o_0_6_5_5_NFLX + 0.02 o_0_6_5_5_QCOM + 0.02 o_0_6_5_5_SBUX
 + 0.02 o_0_6_5_5_TSLA + 0.02 o_0_6_5_5_VRTX + x_0_6_5_5_AMD + x_0_6_5_5_AMGN
 + x_0_6_5_5_ASML + x_0_6_5_5_DLTR + x_0_6_5_5_MTCH + x_0_6_5_5_NFLX
 + x_0_6_5_5_QCOM + x_0_6_5_5_SBUX + x_0_6_5_5_TSLA + x_0_6_5_5_VRTX
 - 0.585995663026 x_0_6_5_AMD - 1.03569913377 x_0_6_5_AMGN
 - 1.18402659232 x_0_6_5_ASML - 0.929233439366 x_0_6_5_DLTR
 - 1.19079067657 x_0_6_5_MTCH - 0.983187902025 x_0_6_5_NFLX
 - 0.951274157605 x_0_6_5_QCOM - 0.867395926077 x_0_6_5_SBUX
 - 0.891307026583 x_0_6_5_TSLA - 1.15142296244 x_0_6_5_VRTX = 0
budget_in_0_6_6: 0.02 o_0_6_6_AMD + 0.02 o_0_6_6_AMGN + 0.02 o_0_6_6_ASML
 + 0.02 o_0_6_6_DLTR + 0.02 o_0_6_6_MTCH + 0.02 o_0_6_6_NFLX
 + 0.02 o_0_6_6_QCOM + 0.02 o_0_6_6_SBUX + 0.02 o_0_6_6_TSLA
 + 0.02 o_0_6_6_VRTX + x_0_6_6_AMD + x_0_6_6_AMGN + x_0_6_6_ASML
 + x_0_6_6_DLTR + x_0_6_6_MTCH + x_0_6_6_NFLX + x_0_6_6_QCOM + x_0_6_6_SBUX
 + x_0_6_6_TSLA + x_0_6_6_VRTX - 1.01392415625 x_0_6_AMD
 - 0.989116583165 x_0_6_AMGN - 1.00233687993 x_0_6_ASML
 - 1.04597807654 x_0_6_DLTR - 0.954747279597 x_0_6_MTCH
 - 0.912941443717 x_0_6_NFLX - 0.999276520842 x_0_6_QCOM
 - 1.08233071653 x_0_6_SBUX - 1.06919498439 x_0_6_TSLA
 - 0.903741883324 x_0_6_VRTX = 0
budget_in_0_6_6_0: 0.02 o_0_6_6_0_AMD + 0.02 o_0_6_6_0_AMGN
 + 0.02 o_0_6_6_0_ASML + 0.02 o_0_6_6_0_DLTR + 0.02 o_0_6_6_0_MTCH
 + 0.02 o_0_6_6_0_NFLX + 0.02 o_0_6_6_0_QCOM + 0.02 o_0_6_6_0_SBUX
 + 0.02 o_0_6_6_0_TSLA + 0.02 o_0_6_6_0_VRTX + x_0_6_6_0_AMD + x_0_6_6_0_AMGN
 + x_0_6_6_0_ASML + x_0_6_6_0_DLTR + x_0_6_6_0_MTCH + x_0_6_6_0_NFLX
 + x_0_6_6_0_QCOM + x_0_6_6_0_SBUX + x_0_6_6_0_TSLA + x_0_6_6_0_VRTX
 - 1.05364921378 x_0_6_6_AMD - 0.818171849341 x_0_6_6_AMGN
 - 0.953643447184 x_0_6_6_ASML - 1.03231944273 x_0_6_6_DLTR
 - 1.11639524579 x_0_6_6_MTCH - 1.07375297771 x_0_6_6_NFLX
 - 1.1195439021 x_0_6_6_QCOM - 1.00757601544 x_0_6_6_SBUX
 - 0.955344087007 x_0_6_6_TSLA - 0.751707597404 x_0_6_6_VRTX = 0
budget_in_0_6_6_1: 0.02 o_0_6_6_1_AMD + 0.02 o_0_6_6_1_AMGN
 + 0.02 o_0_6_6_1_ASML + 0.02 o_0_6_6_1_DLTR + 0.02 o_0_6_6_1_MTCH
 + 0.02 o_0_6_6_1_NFLX + 0.02 o_0_6_6_1_QCOM + 0.02 o_0_6_6_1_SBUX
 + 0.02 o_0_6_6_1_TSLA + 0.02 o_0_6_6_1_VRTX + x_0_6_6_1_AMD + x_0_6_6_1_AMGN
 + x_0_6_6_1_ASML + x_0_6_6_1_DLTR + x_0_6_6_1_MTCH + x_0_6_6_1_NFLX
 + x_0_6_6_1_QCOM + x_0_6_6_1_SBUX + x_0_6_6_1_TSLA + x_0_6_6_1_VRTX
 - 0.977059036146 x_0_6_6_AMD - 1.20894761562 x_0_6_6_AMGN
 - 1.28239683275 x_0_6_6_ASML - 0.956039927346 x_0_6_6_DLTR
 - 0.80880714803 x_0_6_6_MTCH - 0.744609156771 x_0_6_6_NFLX
 - 1.30525839478 x_0_6_6_QCOM - 0.940459144268 x_0_6_6_SBUX
 - 0.842053479564 x_0_6_6_TSLA - 1.24282553258 x_0_6_6_VRTX = 0
budget_in_0_6_6_2: 0.02 o_0_6_6_2_AMD + 0.02 o_0_6_6_2_AMGN
 + 0.02 o_0_6_6_2_ASML + 0.02 o_0_6_6_2_DLTR + 0.02 o_0_6_6_2_MTCH
 + 0.02 o_0_6_6_2_NFLX + 0.02 o_0_6_6_2_QCOM + 0.02 o_0_6_6_2_SBUX
 + 0.02 o_0_6_6_2_TSLA + 0.02 o_0_6_6_2_VRTX + x_0_6_6_2_AMD + x_0_6_6_2_AMGN
 + x_0_6_6_2_ASML + x_0_6_6_2_DLTR + x_0_6_6_2_MTCH + x_0_6_6_2_NFLX
 + x_0_6_6_2_QCOM + x_0_6_6_2_SBUX + x_0_6_6_2_TSLA + x_0_6_6_2_VRTX
 - 0.739359442785 x_0_6_6_AMD - 0.875947611103 x_0_6_6_AMGN
 - 1.15460543136 x_0_6_6_ASML - 1.16605998086 x_0_6_6_DLTR
 - 0.947259152101 x_0_6_6_MTCH - 0.7934281847 x_0_6_6_NFLX
 - 1.05639212388 x_0_6_6_QCOM - 0.872324990284 x_0_6_6_SBUX
 - 1.1726499285 x_0_6_6_TSLA - 1.20049748246 x_0_6_6_VRTX = 0
budget_in_0_6_6_3: 0.02 o_0_6_6_3_AMD + 0.02 o_0_6_6_3_AMGN
 + 0.02 o_0_6_6_3_ASML + 0.02 o_0_6_6_3_DLTR + 0.02 o_0_6_6_3_MTCH
 + 0.02 o_0_6_6_3_NFLX + 0.02 o_0_6_6_3_QCOM + 0.02 o_0_6_6_3_SBUX
 + 0.02 o_0_6_6_3_TSLA + 0.02 o_0_6_6_3_VRTX + x_0_6_6_3_AMD + x_0_6_6_3_AMGN
 + x_0_6_6_3_ASML + x_0_6_6_3_DLTR + x_0_6_6_3_MTCH + x_0_6_6_3_NFLX
 + x_0_6_6_3_QCOM + x_0_6_6_3_SBUX + x_0_6_6_3_TSLA + x_0_6_6_3_VRTX
 - 1.07053055308 x_0_6_6_AMD - 0.879588976858 x_0_6_6_AMGN
 - 0.661166822921 x_0_6_6_ASML - 1.18854808887 x_0_6_6_DLTR
 - 1.00817431417 x_0_6_6_MTCH - 1.24323590081 x_0_6_6_NFLX
 - 1.07125402028 x_0_6_6_QCOM - 0.944616337093 x_0_6_6_SBUX
 - 0.986524199308 x_0_6_6_TSLA - 0.850919865987 x_0_6_6_VRTX = 0
budget_in_0_6_6_4: 0.02 o_0_6_6_4_AMD + 0.02 o_0_6_6_4_AMGN
 + 0.02 o_0_6_6_4_ASML + 0.02 o_0_6_6_4_DLTR + 0.02 o_0_6_6_4_MTCH
 + 0.02 o_0_6_6_4_NFLX + 0.02 o_0_6_6_4_QCOM + 0.02 o_0_6_6_4_SBUX
 + 0.02 o_0_6_6_4_TSLA + 0.02 o_0_6_6_4_VRTX + x_0_6_6_4_AMD + x_0_6_6_4_AMGN
 + x_0_6_6_4_ASML + x_0_6_6_4_DLTR + x_0_6_6_4_MTCH + x_0_6_6_4_NFLX
 + x_0_6_6_4_QCOM + x_0_6_6_4_SBUX + x_0_6_6_4_TSLA + x_0_6_6_4_VRTX
 - 1.23215790665 x_0_6_6_AMD - 0.933488954407 x_0_6_6_AMGN
 - 1.00285755597 x_0_6_6_ASML - 1.00313621706 x_0_6_6_DLTR
 - 1.00273285583 x_0_6_6_MTCH - 1.00284835326 x_0_6_6_NFLX
 - 1.00351595931 x_0_6_6_QCOM - 1.00331496557 x_0_6_6_SBUX
 - 1.32066388626 x_0_6_6_TSLA - 1.01847960393 x_0_6_6_VRTX = 0
budget_in_0_6_6_5: 0.02 o_0_6_6_5_AMD + 0.02 o_0_6_6_5_AMGN
 + 0.02 o_0_6_6_5_ASML + 0.02 o_0_6_6_5_DLTR + 0.02 o_0_6_6_5_MTCH
 + 0.02 o_0_6_6_5_NFLX + 0.02 o_0_6_6_5_QCOM + 0.02 o_0_6_6_5_SBUX
 + 0.02 o_0_6_6_5_TSLA + 0.02 o_0_6_6_5_VRTX + x_0_6_6_5_AMD + x_0_6_6_5_AMGN
 + x_0_6_6_5_ASML + x_0_6_6_5_DLTR + x_0_6_6_5_MTCH + x_0_6_6_5_NFLX
 + x_0_6_6_5_QCOM + x_0_6_6_5_SBUX + x_0_6_6_5_TSLA + x_0_6_6_5_VRTX
 - 0.585995663026 x_0_6_6_AMD - 1.03569913377 x_0_6_6_AMGN
 - 1.18402659232 x_0_6_6_ASML - 0.929233439366 x_0_6_6_DLTR
 - 1.19079067657 x_0_6_6_MTCH - 0.983187902025 x_0_6_6_NFLX
 - 0.951274157605 x_0_6_6_QCOM - 0.867395926077 x_0_6_6_SBUX
 - 0.891307026583 x_0_6_6_TSLA - 1.15142296244 x_0_6_6_VRTX = 0
budget_in_0_6_7: 0.02 o_0_6_7_AMD + 0.02 o_0_6_7_AMGN + 0.02 o_0_6_7_ASML
 + 0.02 o_0_6_7_DLTR + 0.02 o_0_6_7_MTCH + 0.02 o_0_6_7_NFLX
 + 0.02 o_0_6_7_QCOM + 0.02 o_0_6_7_SBUX + 0.02 o_0_6_7_TSLA
 + 0.02 o_0_6_7_VRTX + x_0_6_7_AMD + x_0_6_7_AMGN + x_0_6_7_ASML
 + x_0_6_7_DLTR + x_0_6_7_MTCH + x_0_6_7_NFLX + x_0_6_7_QCOM + x_0_6_7_SBUX
 + x_0_6_7_TSLA + x_0_6_7_VRTX - 1.06429517472 x_0_6_AMD
 - 1.10989245697 x_0_6_AMGN - 1.01659391217 x_0_6_ASML
 - 0.949523265291 x_0_6_DLTR - 0.963874259775 x_0_6_MTCH
 - 0.926513097924 x_0_6_NFLX - 1.09876524362 x_0_6_QCOM
 - 0.972466711832 x_0_6_SBUX - 1.12799377333 x_0_6_TSLA
 - 0.989128882071 x_0_6_VRTX = 0
budget_in_0_6_7_0: 0.02 o_0_6_7_0_AMD + 0.02 o_0_6_7_0_AMGN
 + 0.02 o_0_6_7_0_ASML + 0.02 o_0_6_7_0_DLTR + 0.02 o_0_6_7_0_MTCH
 + 0.02 o_0_6_7_0_NFLX + 0.02 o_0_6_7_0_QCOM + 0.02 o_0_6_7_0_SBUX
 + 0.02 o_0_6_7_0_TSLA + 0.02 o_0_6_7_0_VRTX + x_0_6_7_0_AMD + x_0_6_7_0_AMGN
 + x_0_6_7_0_ASML + x_0_6_7_0_DLTR + x_0_6_7_0_MTCH + x_0_6_7_0_NFLX
 + x_0_6_7_0_QCOM + x_0_6_7_0_SBUX + x_0_6_7_0_TSLA + x_0_6_7_0_VRTX
 - 1.05364921378 x_0_6_7_AMD - 0.818171849341 x_0_6_7_AMGN
 - 0.953643447184 x_0_6_7_ASML - 1.03231944273 x_0_6_7_DLTR
 - 1.11639524579 x_0_6_7_MTCH - 1.07375297771 x_0_6_7_NFLX
 - 1.1195439021 x_0_6_7_QCOM - 1.00757601544 x_0_6_7_SBUX
 - 0.955344087007 x_0_6_7_TSLA - 0.751707597404 x_0_6_7_VRTX = 0
budget_in_0_6_7_1: 0.02 o_0_6_7_1_AMD + 0.02 o_0_6_7_1_AMGN
 + 0.02 o_0_6_7_1_ASML + 0.02 o_0_6_7_1_DLTR + 0.02 o_0_6_7_1_MTCH
 + 0.02 o_0_6_7_1_NFLX + 0.02 o_0_6_7_1_QCOM + 0.02 o_0_6_7_1_SBUX
 + 0.02 o_0_6_7_1_TSLA + 0.02 o_0_6_7_1_VRTX + x_0_6_7_1_AMD + x_0_6_7_1_AMGN
 + x_0_6_7_1_ASML + x_0_6_7_1_DLTR + x_0_6_7_1_MTCH + x_0_6_7_1_NFLX
 + x_0_6_7_1_QCOM + x_0_6_7_1_SBUX + x_0_6_7_1_TSLA + x_0_6_7_1_VRTX
 - 0.977059036146 x_0_6_7_AMD - 1.20894761562 x_0_6_7_AMGN
 - 1.28239683275 x_0_6_7_ASML - 0.956039927346 x_0_6_7_DLTR
 - 0.80880714803 x_0_6_7_MTCH - 0.744609156771 x_0_6_7_NFLX
 - 1.30525839478 x_0_6_7_QCOM - 0.940459144268 x_0_6_7_SBUX
 - 0.842053479564 x_0_6_7_TSLA - 1.24282553258 x_0_6_7_VRTX = 0
budget_in_0_6_7_2: 0.02 o_0_6_7_2_AMD + 0.02 o_0_6_7_2_AMGN
 + 0.02 o_0_6_7_2_ASML + 0.02 o_0_6_7_2_DLTR + 0.02 o_0_6_7_2_MTCH
 + 0.02 o_0_6_7_2_NFLX + 0.02 o_0_6_7_2_QCOM + 0.02 o_0_6_7_2_SBUX
 + 0.02 o_0_6_7_2_TSLA + 0.02 o_0_6_7_2_VRTX + x_0_6_7_2_AMD + x_0_6_7_2_AMGN
 + x_0_6_7_2_ASML + x_0_6_7_2_DLTR + x_0_6_7_2_MTCH + x_0_6_7_2_NFLX
 + x_0_6_7_2_QCOM + x_0_6_7_2_SBUX + x_0_6_7_2_TSLA + x_0_6_7_2_VRTX
 - 0.739359442785 x_0_6_7_AMD - 0.875947611103 x_0_6_7_AMGN
 - 1.15460543136 x_0_6_7_ASML - 1.16605998086 x_0_6_7_DLTR
 - 0.947259152101 x_0_6_7_MTCH - 0.7934281847 x_0_6_7_NFLX
 - 1.05639212388 x_0_6_7_QCOM - 0.872324990284 x_0_6_7_SBUX
 - 1.1726499285 x_0_6_7_TSLA - 1.20049748246 x_0_6_7_VRTX = 0
budget_in_0_6_7_3: 0.02 o_0_6_7_3_AMD + 0.02 o_0_6_7_3_AMGN
 + 0.02 o_0_6_7_3_ASML + 0.02 o_0_6_7_3_DLTR + 0.02 o_0_6_7_3_MTCH
 + 0.02 o_0_6_7_3_NFLX + 0.02 o_0_6_7_3_QCOM + 0.02 o_0_6_7_3_SBUX
 + 0.02 o_0_6_7_3_TSLA + 0.02 o_0_6_7_3_VRTX + x_0_6_7_3_AMD + x_0_6_7_3_AMGN
 + x_0_6_7_3_ASML + x_0_6_7_3_DLTR + x_0_6_7_3_MTCH + x_0_6_7_3_NFLX
 + x_0_6_7_3_QCOM + x_0_6_7_3_SBUX + x_0_6_7_3_TSLA + x_0_6_7_3_VRTX
 - 1.07053055308 x_0_6_7_AMD - 0.879588976858 x_0_6_7_AMGN
 - 0.661166822921 x_0_6_7_ASML - 1.18854808887 x_0_6_7_DLTR
 - 1.00817431417 x_0_6_7_MTCH - 1.24323590081 x_0_6_7_NFLX
 - 1.07125402028 x_0_6_7_QCOM - 0.944616337093 x_0_6_7_SBUX
 - 0.986524199308 x_0_6_7_TSLA - 0.850919865987 x_0_6_7_VRTX = 0
budget_in_0_6_7_4: 0.02 o_0_6_7_4_AMD + 0.02 o_0_6_7_4_AMGN
 + 0.02 o_0_6_7_4_ASML + 0.02 o_0_6_7_4_DLTR + 0.02 o_0_6_7_4_MTCH
 + 0.02 o_0_6_7_4_NFLX + 0.02 o_0_6_7_4_QCOM + 0.02 o_0_6_7_4_SBUX
 + 0.02 o_0_6_7_4_TSLA + 0.02 o_0_6_7_4_VRTX + x_0_6_7_4_AMD + x_0_6_7_4_AMGN
 + x_0_6_7_4_ASML + x_0_6_7_4_DLTR + x_0_6_7_4_MTCH + x_0_6_7_4_NFLX
 + x_0_6_7_4_QCOM + x_0_6_7_4_SBUX + x_0_6_7_4_TSLA + x_0_6_7_4_VRTX
 - 1.23215790665 x_0_6_7_AMD - 0.933488954407 x_0_6_7_AMGN
 - 1.00285755597 x_0_6_7_ASML - 1.00313621706 x_0_6_7_DLTR
 - 1.00273285583 x_0_6_7_MTCH - 1.00284835326 x_0_6_7_NFLX
 - 1.00351595931 x_0_6_7_QCOM - 1.00331496557 x_0_6_7_SBUX
 - 1.32066388626 x_0_6_7_TSLA - 1.01847960393 x_0_6_7_VRTX = 0
budget_in_0_6_7_5: 0.02 o_0_6_7_5_AMD + 0.02 o_0_6_7_5_AMGN
 + 0.02 o_0_6_7_5_ASML + 0.02 o_0_6_7_5_DLTR + 0.02 o_0_6_7_5_MTCH
 + 0.02 o_0_6_7_5_NFLX + 0.02 o_0_6_7_5_QCOM + 0.02 o_0_6_7_5_SBUX
 + 0.02 o_0_6_7_5_TSLA + 0.02 o_0_6_7_5_VRTX + x_0_6_7_5_AMD + x_0_6_7_5_AMGN
 + x_0_6_7_5_ASML + x_0_6_7_5_DLTR + x_0_6_7_5_MTCH + x_0_6_7_5_NFLX
 + x_0_6_7_5_QCOM + x_0_6_7_5_SBUX + x_0_6_7_5_TSLA + x_0_6_7_5_VRTX
 - 0.585995663026 x_0_6_7_AMD - 1.03569913377 x_0_6_7_AMGN
 - 1.18402659232 x_0_6_7_ASML - 0.929233439366 x_0_6_7_DLTR
 - 1.19079067657 x_0_6_7_MTCH - 0.983187902025 x_0_6_7_NFLX
 - 0.951274157605 x_0_6_7_QCOM - 0.867395926077 x_0_6_7_SBUX
 - 0.891307026583 x_0_6_7_TSLA - 1.15142296244 x_0_6_7_VRTX = 0
budget_in_0_7: 0.02 o_0_7_AMD + 0.02 o_0_7_AMGN + 0.02 o_0_7_ASML
 + 0.02 o_0_7_DLTR + 0.02 o_0_7_MTCH + 0.02 o_0_7_NFLX + 0.02 o_0_7_QCOM
 + 0.02 o_0_7_SBUX + 0.02 o_0_7_TSLA + 0.02 o_0_7_VRTX + x_0_7_AMD
 + x_0_7_AMGN + x_0_7_ASML + x_0_7_DLTR + x_0_7_MTCH + x_0_7_NFLX + x_0_7_QCOM
 + x_0_7_SBUX + x_0_7_TSLA + x_0_7_VRTX - 1.03339188502 x_0_AMD
 - 0.931555972141 x_0_AMGN - 1.00772260064 x_0_ASML - 1.01413765173 x_0_DLTR
 - 0.975090309903 x_0_MTCH - 1.02501958332 x_0_NFLX - 0.990261608195 x_0_QCOM
 - 1.04670002525 x_0_SBUX - 1.00591178839 x_0_TSLA - 1.01165463876 x_0_VRTX
 = 0
budget_in_0_7_0: 0.02 o_0_7_0_AMD + 0.02 o_0_7_0_AMGN + 0.02 o_0_7_0_ASML
 + 0.02 o_0_7_0_DLTR + 0.02 o_0_7_0_MTCH + 0.02 o_0_7_0_NFLX
 + 0.02 o_0_7_0_QCOM + 0.02 o_0_7_0_SBUX + 0.02 o_0_7_0_TSLA
 + 0.02 o_0_7_0_VRTX + x_0_7_0_AMD + x_0_7_0_AMGN + x_0_7_0_ASML
 + x_0_7_0_DLTR + x_0_7_0_MTCH + x_0_7_0_NFLX + x_0_7_0_QCOM + x_0_7_0_SBUX
 + x_0_7_0_TSLA + x_0_7_0_VRTX - 0.96241848816 x_0_7_AMD
 - 1.08690542513 x_0_7_AMGN - 0.966418464057 x_0_7_ASML
 - 1.00713245319 x_0_7_DLTR - 1.17362316411 x_0_7_MTCH
 - 0.889751176224 x_0_7_NFLX - 0.981945309162 x_0_7_QCOM
 - 0.993265089565 x_0_7_SBUX - 0.979016562651 x_0_7_TSLA
 - 1.00955107962 x_0_7_VRTX = 0
budget_in_0_7_0_0: 0.02 o_0_7_0_0_AMD + 0.02 o_0_7_0_0_AMGN
 + 0.02 o_0_7_0_0_ASML + 0.02 o_0_7_0_0_DLTR + 0.02 o_0_7_0_0_MTCH
 + 0.02 o_0_7_0_0_NFLX + 0.02 o_0_7_0_0_QCOM + 0.02 o_0_7_0_0_SBUX
 + 0.02 o_0_7_0_0_TSLA + 0.02 o_0_7_0_0_VRTX + x_0_7_0_0_AMD + x_0_7_0_0_AMGN
 + x_0_7_0_0_ASML + x_0_7_0_0_DLTR + x_0_7_0_0_MTCH + x_0_7_0_0_NFLX
 + x_0_7_0_0_QCOM + x_0_7_0_0_SBUX + x_0_7_0_0_TSLA + x_0_7_0_0_VRTX
 - 1.05364921378 x_0_7_0_AMD - 0.818171849341 x_0_7_0_AMGN
 - 0.953643447184 x_0_7_0_ASML - 1.03231944273 x_0_7_0_DLTR
 - 1.11639524579 x_0_7_0_MTCH - 1.07375297771 x_0_7_0_NFLX
 - 1.1195439021 x_0_7_0_QCOM - 1.00757601544 x_0_7_0_SBUX
 - 0.955344087007 x_0_7_0_TSLA - 0.751707597404 x_0_7_0_VRTX = 0
budget_in_0_7_0_1: 0.02 o_0_7_0_1_AMD + 0.02 o_0_7_0_1_AMGN
 + 0.02 o_0_7_0_1_ASML + 0.02 o_0_7_0_1_DLTR + 0.02 o_0_7_0_1_MTCH
 + 0.02 o_0_7_0_1_NFLX + 0.02 o_0_7_0_1_QCOM + 0.02 o_0_7_0_1_SBUX
 + 0.02 o_0_7_0_1_TSLA + 0.02 o_0_7_0_1_VRTX + x_0_7_0_1_AMD + x_0_7_0_1_AMGN
 + x_0_7_0_1_ASML + x_0_7_0_1_DLTR + x_0_7_0_1_MTCH + x_0_7_0_1_NFLX
 + x_0_7_0_1_QCOM + x_0_7_0_1_SBUX + x_0_7_0_1_TSLA + x_0_7_0_1_VRTX
 - 0.977059036146 x_0_7_0_AMD - 1.20894761562 x_0_7_0_AMGN
 - 1.28239683275 x_0_7_0_ASML - 0.956039927346 x_0_7_0_DLTR
 - 0.80880714803 x_0_7_0_MTCH - 0.744609156771 x_0_7_0_NFLX
 - 1.30525839478 x_0_7_0_QCOM - 0.940459144268 x_0_7_0_SBUX
 - 0.842053479564 x_0_7_0_TSLA - 1.24282553258 x_0_7_0_VRTX = 0
budget_in_0_7_0_2: 0.02 o_0_7_0_2_AMD + 0.02 o_0_7_0_2_AMGN
 + 0.02 o_0_7_0_2_ASML + 0.02 o_0_7_0_2_DLTR + 0.02 o_0_7_0_2_MTCH
 + 0.02 o_0_7_0_2_NFLX + 0.02 o_0_7_0_2_QCOM + 0.02 o_0_7_0_2_SBUX
 + 0.02 o_0_7_0_2_TSLA + 0.02 o_0_7_0_2_VRTX + x_0_7_0_2_AMD + x_0_7_0_2_AMGN
 + x_0_7_0_2_ASML + x_0_7_0_2_DLTR + x_0_7_0_2_MTCH + x_0_7_0_2_NFLX
 + x_0_7_0_2_QCOM + x_0_7_0_2_SBUX + x_0_7_0_2_TSLA + x_0_7_0_2_VRTX
 - 0.739359442785 x_0_7_0_AMD - 0.875947611103 x_0_7_0_AMGN
 - 1.15460543136 x_0_7_0_ASML - 1.16605998086 x_0_7_0_DLTR
 - 0.947259152101 x_0_7_0_MTCH - 0.7934281847 x_0_7_0_NFLX
 - 1.05639212388 x_0_7_0_QCOM - 0.872324990284 x_0_7_0_SBUX
 - 1.1726499285 x_0_7_0_TSLA - 1.20049748246 x_0_7_0_VRTX = 0
budget_in_0_7_0_3: 0.02 o_0_7_0_3_AMD + 0.02 o_0_7_0_3_AMGN
 + 0.02 o_0_7_0_3_ASML + 0.02 o_0_7_0_3_DLTR + 0.02 o_0_7_0_3_MTCH
 + 0.02 o_0_7_0_3_NFLX + 0.02 o_0_7_0_3_QCOM + 0.02 o_0_7_0_3_SBUX
 + 0.02 o_0_7_0_3_TSLA + 0.02 o_0_7_0_3_VRTX + x_0_7_0_3_AMD + x_0_7_0_3_AMGN
 + x_0_7_0_3_ASML + x_0_7_0_3_DLTR + x_0_7_0_3_MTCH + x_0_7_0_3_NFLX
 + x_0_7_0_3_QCOM + x_0_7_0_3_SBUX + x_0_7_0_3_TSLA + x_0_7_0_3_VRTX
 - 1.07053055308 x_0_7_0_AMD - 0.879588976858 x_0_7_0_AMGN
 - 0.661166822921 x_0_7_0_ASML - 1.18854808887 x_0_7_0_DLTR
 - 1.00817431417 x_0_7_0_MTCH - 1.24323590081 x_0_7_0_NFLX
 - 1.07125402028 x_0_7_0_QCOM - 0.944616337093 x_0_7_0_SBUX
 - 0.986524199308 x_0_7_0_TSLA - 0.850919865987 x_0_7_0_VRTX = 0
budget_in_0_7_0_4: 0.02 o_0_7_0_4_AMD + 0.02 o_0_7_0_4_AMGN
 + 0.02 o_0_7_0_4_ASML + 0.02 o_0_7_0_4_DLTR + 0.02 o_0_7_0_4_MTCH
 + 0.02 o_0_7_0_4_NFLX + 0.02 o_0_7_0_4_QCOM + 0.02 o_0_7_0_4_SBUX
 + 0.02 o_0_7_0_4_TSLA + 0.02 o_0_7_0_4_VRTX + x_0_7_0_4_AMD + x_0_7_0_4_AMGN
 + x_0_7_0_4_ASML + x_0_7_0_4_DLTR + x_0_7_0_4_MTCH + x_0_7_0_4_NFLX
 + x_0_7_0_4_QCOM + x_0_7_0_4_SBUX + x_0_7_0_4_TSLA + x_0_7_0_4_VRTX
 - 1.23215790665 x_0_7_0_AMD - 0.933488954407 x_0_7_0_AMGN
 - 1.00285755597 x_0_7_0_ASML - 1.00313621706 x_0_7_0_DLTR
 - 1.00273285583 x_0_7_0_MTCH - 1.00284835326 x_0_7_0_NFLX
 - 1.00351595931 x_0_7_0_QCOM - 1.00331496557 x_0_7_0_SBUX
 - 1.32066388626 x_0_7_0_TSLA - 1.01847960393 x_0_7_0_VRTX = 0
budget_in_0_7_0_5: 0.02 o_0_7_0_5_AMD + 0.02 o_0_7_0_5_AMGN
 + 0.02 o_0_7_0_5_ASML + 0.02 o_0_7_0_5_DLTR + 0.02 o_0_7_0_5_MTCH
 + 0.02 o_0_7_0_5_NFLX + 0.02 o_0_7_0_5_QCOM + 0.02 o_0_7_0_5_SBUX
 + 0.02 o_0_7_0_5_TSLA + 0.02 o_0_7_0_5_VRTX + x_0_7_0_5_AMD + x_0_7_0_5_AMGN
 + x_0_7_0_5_ASML + x_0_7_0_5_DLTR + x_0_7_0_5_MTCH + x_0_7_0_5_NFLX
 + x_0_7_0_5_QCOM + x_0_7_0_5_SBUX + x_0_7_0_5_TSLA + x_0_7_0_5_VRTX
 - 0.585995663026 x_0_7_0_AMD - 1.03569913377 x_0_7_0_AMGN
 - 1.18402659232 x_0_7_0_ASML - 0.929233439366 x_0_7_0_DLTR
 - 1.19079067657 x_0_7_0_MTCH - 0.983187902025 x_0_7_0_NFLX
 - 0.951274157605 x_0_7_0_QCOM - 0.867395926077 x_0_7_0_SBUX
 - 0.891307026583 x_0_7_0_TSLA - 1.15142296244 x_0_7_0_VRTX = 0
budget_in_0_7_1: 0.02 o_0_7_1_AMD + 0.02 o_0_7_1_AMGN + 0.02 o_0_7_1_ASML
 + 0.02 o_0_7_1_DLTR + 0.02 o_0_7_1_MTCH + 0.02 o_0_7_1_NFLX
 + 0.02 o_0_7_1_QCOM + 0.02 o_0_7_1_SBUX + 0.02 o_0_7_1_TSLA
 + 0.02 o_0_7_1_VRTX + x_0_7_1_AMD + x_0_7_1_AMGN + x_0_7_1_ASML
 + x_0_7_1_DLTR + x_0_7_1_MTCH + x_0_7_1_NFLX + x_0_7_1_QCOM + x_0_7_1_SBUX
 + x_0_7_1_TSLA + x_0_7_1_VRTX - 0.977233014136 x_0_7_AMD
 - 0.948942094486 x_0_7_AMGN - 1.01837968137 x_0_7_ASML
 - 1.02159515055 x_0_7_DLTR - 1.04465476071 x_0_7_MTCH
 - 1.02637143926 x_0_7_NFLX - 0.958742662682 x_0_7_QCOM
 - 0.993097015219 x_0_7_SBUX - 0.930608290696 x_0_7_TSLA
 - 1.02359326044 x_0_7_VRTX = 0
budget_in_0_7_1_0: 0.02 o_0_7_1_0_AMD + 0.02 o_0_7_1_0_AMGN
 + 0.02 o_0_7_1_0_ASML + 0.02 o_0_7_1_0_DLTR + 0.02 o_0_7_1_0_MTCH
 + 0.02 o_0_7_1_0_NFLX + 0.02 o_0_7_1_0_QCOM + 0.02 o_0_7_1_0_SBUX
 + 0.02 o_0_7_1_0_TSLA + 0.02 o_0_7_1_0_VRTX + x_0_7_1_0_AMD + x_0_7_1_0_AMGN
 + x_0_7_1_0_ASML + x_0_7_1_0_DLTR + x_0_7_1_0_MTCH + x_0_7_1_0_NFLX
 + x_0_7_1_0_QCOM + x_0_7_1_0_SBUX + x_0_7_1_0_TSLA + x_0_7_1_0_VRTX
 - 1.05364921378 x_0_7_1_AMD - 0.818171849341 x_0_7_1_AMGN
 - 0.953643447184 x_0_7_1_ASML - 1.03231944273 x_0_7_1_DLTR
 - 1.11639524579 x_0_7_1_MTCH - 1.07375297771 x_0_7_1_NFLX
 - 1.1195439021 x_0_7_1_QCOM - 1.00757601544 x_0_7_1_SBUX
 - 0.955344087007 x_0_7_1_TSLA - 0.751707597404 x_0_7_1_VRTX = 0
budget_in_0_7_1_1: 0.02 o_0_7_1_1_AMD + 0.02 o_0_7_1_1_AMGN
 + 0.02 o_0_7_1_1_ASML + 0.02 o_0_7_1_1_DLTR + 0.02 o_0_7_1_1_MTCH
 + 0.02 o_0_7_1_1_NFLX + 0.02 o_0_7_1_1_QCOM + 0.02 o_0_7_1_1_SBUX
 + 0.02 o_0_7_1_1_TSLA + 0.02 o_0_7_1_1_VRTX + x_0_7_1_1_AMD + x_0_7_1_1_AMGN
 + x_0_7_1_1_ASML + x_0_7_1_1_DLTR + x_0_7_1_1_MTCH + x_0_7_1_1_NFLX
 + x_0_7_1_1_QCOM + x_0_7_1_1_SBUX + x_0_7_1_1_TSLA + x_0_7_1_1_VRTX
 - 0.977059036146 x_0_7_1_AMD - 1.20894761562 x_0_7_1_AMGN
 - 1.28239683275 x_0_7_1_ASML - 0.956039927346 x_0_7_1_DLTR
 - 0.80880714803 x_0_7_1_MTCH - 0.744609156771 x_0_7_1_NFLX
 - 1.30525839478 x_0_7_1_QCOM - 0.940459144268 x_0_7_1_SBUX
 - 0.842053479564 x_0_7_1_TSLA - 1.24282553258 x_0_7_1_VRTX = 0
budget_in_0_7_1_2: 0.02 o_0_7_1_2_AMD + 0.02 o_0_7_1_2_AMGN
 + 0.02 o_0_7_1_2_ASML + 0.02 o_0_7_1_2_DLTR + 0.02 o_0_7_1_2_MTCH
 + 0.02 o_0_7_1_2_NFLX + 0.02 o_0_7_1_2_QCOM + 0.02 o_0_7_1_2_SBUX
 + 0.02 o_0_7_1_2_TSLA + 0.02 o_0_7_1_2_VRTX + x_0_7_1_2_AMD + x_0_7_1_2_AMGN
 + x_0_7_1_2_ASML + x_0_7_1_2_DLTR + x_0_7_1_2_MTCH + x_0_7_1_2_NFLX
 + x_0_7_1_2_QCOM + x_0_7_1_2_SBUX + x_0_7_1_2_TSLA + x_0_7_1_2_VRTX
 - 0.739359442785 x_0_7_1_AMD - 0.875947611103 x_0_7_1_AMGN
 - 1.15460543136 x_0_7_1_ASML - 1.16605998086 x_0_7_1_DLTR
 - 0.947259152101 x_0_7_1_MTCH - 0.7934281847 x_0_7_1_NFLX
 - 1.05639212388 x_0_7_1_QCOM - 0.872324990284 x_0_7_1_SBUX
 - 1.1726499285 x_0_7_1_TSLA - 1.20049748246 x_0_7_1_VRTX = 0
budget_in_0_7_1_3: 0.02 o_0_7_1_3_AMD + 0.02 o_0_7_1_3_AMGN
 + 0.02 o_0_7_1_3_ASML + 0.02 o_0_7_1_3_DLTR + 0.02 o_0_7_1_3_MTCH
 + 0.02 o_0_7_1_3_NFLX + 0.02 o_0_7_1_3_QCOM + 0.02 o_0_7_1_3_SBUX
 + 0.02 o_0_7_1_3_TSLA + 0.02 o_0_7_1_3_VRTX + x_0_7_1_3_AMD + x_0_7_1_3_AMGN
 + x_0_7_1_3_ASML + x_0_7_1_3_DLTR + x_0_7_1_3_MTCH + x_0_7_1_3_NFLX
 + x_0_7_1_3_QCOM + x_0_7_1_3_SBUX + x_0_7_1_3_TSLA + x_0_7_1_3_VRTX
 - 1.07053055308 x_0_7_1_AMD - 0.879588976858 x_0_7_1_AMGN
 - 0.661166822921 x_0_7_1_ASML - 1.18854808887 x_0_7_1_DLTR
 - 1.00817431417 x_0_7_1_MTCH - 1.24323590081 x_0_7_1_NFLX
 - 1.07125402028 x_0_7_1_QCOM - 0.944616337093 x_0_7_1_SBUX
 - 0.986524199308 x_0_7_1_TSLA - 0.850919865987 x_0_7_1_VRTX = 0
budget_in_0_7_1_4: 0.02 o_0_7_1_4_AMD + 0.02 o_0_7_1_4_AMGN
 + 0.02 o_0_7_1_4_ASML + 0.02 o_0_7_1_4_DLTR + 0.02 o_0_7_1_4_MTCH
 + 0.02 o_0_7_1_4_NFLX + 0.02 o_0_7_1_4_QCOM + 0.02 o_0_7_1_4_SBUX
 + 0.02 o_0_7_1_4_TSLA + 0.02 o_0_7_1_4_VRTX + x_0_7_1_4_AMD + x_0_7_1_4_AMGN
 + x_0_7_1_4_ASML + x_0_7_1_4_DLTR + x_0_7_1_4_MTCH + x_0_7_1_4_NFLX
 + x_0_7_1_4_QCOM + x_0_7_1_4_SBUX + x_0_7_1_4_TSLA + x_0_7_1_4_VRTX
 - 1.23215790665 x_0_7_1_AMD - 0.933488954407 x_0_7_1_AMGN
 - 1.00285755597 x_0_7_1_ASML - 1.00313621706 x_0_7_1_DLTR
 - 1.00273285583 x_0_7_1_MTCH - 1.00284835326 x_0_7_1_NFLX
 - 1.00351595931 x_0_7_1_QCOM - 1.00331496557 x_0_7_1_SBUX
 - 1.32066388626 x_0_7_1_TSLA - 1.01847960393 x_0_7_1_VRTX = 0
budget_in_0_7_1_5: 0.02 o_0_7_1_5_AMD + 0.02 o_0_7_1_5_AMGN
 + 0.02 o_0_7_1_5_ASML + 0.02 o_0_7_1_5_DLTR + 0.02 o_0_7_1_5_MTCH
 + 0.02 o_0_7_1_5_NFLX + 0.02 o_0_7_1_5_QCOM + 0.02 o_0_7_1_5_SBUX
 + 0.02 o_0_7_1_5_TSLA + 0.02 o_0_7_1_5_VRTX + x_0_7_1_5_AMD + x_0_7_1_5_AMGN
 + x_0_7_1_5_ASML + x_0_7_1_5_DLTR + x_0_7_1_5_MTCH + x_0_7_1_5_NFLX
 + x_0_7_1_5_QCOM + x_0_7_1_5_SBUX + x_0_7_1_5_TSLA + x_0_7_1_5_VRTX
 - 0.585995663026 x_0_7_1_AMD - 1.03569913377 x_0_7_1_AMGN
 - 1.18402659232 x_0_7_1_ASML - 0.929233439366 x_0_7_1_DLTR
 - 1.19079067657 x_0_7_1_MTCH - 0.983187902025 x_0_7_1_NFLX
 - 0.951274157605 x_0_7_1_QCOM - 0.867395926077 x_0_7_1_SBUX
 - 0.891307026583 x_0_7_1_TSLA - 1.15142296244 x_0_7_1_VRTX = 0
budget_in_0_7_2: 0.02 o_0_7_2_AMD + 0.02 o_0_7_2_AMGN + 0.02 o_0_7_2_ASML
 + 0.02 o_0_7_2_DLTR + 0.02 o_0_7_2_MTCH + 0.02 o_0_7_2_NFLX
 + 0.02 o_0_7_2_QCOM + 0.02 o_0_7_2_SBUX + 0.02 o_0_7_2_TSLA
 + 0.02 o_0_7_2_VRTX + x_0_7_2_AMD + x_0_7_2_AMGN + x_0_7_2_ASML
 + x_0_7_2_DLTR + x_0_7_2_MTCH + x_0_7_2_NFLX + x_0_7_2_QCOM + x_0_7_2_SBUX
 + x_0_7_2_TSLA + x_0_7_2_VRTX - 1.06844410226 x_0_7_AMD
 - 1.0214645984 x_0_7_AMGN - 1.00668679697 x_0_7_ASML
 - 1.04423130986 x_0_7_DLTR - 0.949671554363 x_0_7_MTCH
 - 1.03309879738 x_0_7_NFLX - 0.99111313265 x_0_7_QCOM
 - 1.02397543285 x_0_7_SBUX - 0.967333228097 x_0_7_TSLA
 - 0.961532351943 x_0_7_VRTX = 0
budget_in_0_7_2_0: 0.02 o_0_7_2_0_AMD + 0.02 o_0_7_2_0_AMGN
 + 0.02 o_0_7_2_0_ASML + 0.02 o_0_7_2_0_DLTR + 0.02 o_0_7_2_0_MTCH
 + 0.02 o_0_7_2_0_NFLX + 0.02 o_0_7_2_0_QCOM + 0.02 o_0_7_2_0_SBUX
 + 0.02 o_0_7_2_0_TSLA + 0.02 o_0_7_2_0_VRTX + x_0_7_2_0_AMD + x_0_7_2_0_AMGN
 + x_0_7_2_0_ASML + x_0_7_2_0_DLTR + x_0_7_2_0_MTCH + x_0_7_2_0_NFLX
 + x_0_7_2_0_QCOM + x_0_7_2_0_SBUX + x_0_7_2_0_TSLA + x_0_7_2_0_VRTX
 - 1.05364921378 x_0_7_2_AMD - 0.818171849341 x_0_7_2_AMGN
 - 0.953643447184 x_0_7_2_ASML - 1.03231944273 x_0_7_2_DLTR
 - 1.11639524579 x_0_7_2_MTCH - 1.07375297771 x_0_7_2_NFLX
 - 1.1195439021 x_0_7_2_QCOM - 1.00757601544 x_0_7_2_SBUX
 - 0.955344087007 x_0_7_2_TSLA - 0.751707597404 x_0_7_2_VRTX = 0
budget_in_0_7_2_1: 0.02 o_0_7_2_1_AMD + 0.02 o_0_7_2_1_AMGN
 + 0.02 o_0_7_2_1_ASML + 0.02 o_0_7_2_1_DLTR + 0.02 o_0_7_2_1_MTCH
 + 0.02 o_0_7_2_1_NFLX + 0.02 o_0_7_2_1_QCOM + 0.02 o_0_7_2_1_SBUX
 + 0.02 o_0_7_2_1_TSLA + 0.02 o_0_7_2_1_VRTX + x_0_7_2_1_AMD + x_0_7_2_1_AMGN
 + x_0_7_2_1_ASML + x_0_7_2_1_DLTR + x_0_7_2_1_MTCH + x_0_7_2_1_NFLX
 + x_0_7_2_1_QCOM + x_0_7_2_1_SBUX + x_0_7_2_1_TSLA + x_0_7_2_1_VRTX
 - 0.977059036146 x_0_7_2_AMD - 1.20894761562 x_0_7_2_AMGN
 - 1.28239683275 x_0_7_2_ASML - 0.956039927346 x_0_7_2_DLTR
 - 0.80880714803 x_0_7_2_MTCH - 0.744609156771 x_0_7_2_NFLX
 - 1.30525839478 x_0_7_2_QCOM - 0.940459144268 x_0_7_2_SBUX
 - 0.842053479564 x_0_7_2_TSLA - 1.24282553258 x_0_7_2_VRTX = 0
budget_in_0_7_2_2: 0.02 o_0_7_2_2_AMD + 0.02 o_0_7_2_2_AMGN
 + 0.02 o_0_7_2_2_ASML + 0.02 o_0_7_2_2_DLTR + 0.02 o_0_7_2_2_MTCH
 + 0.02 o_0_7_2_2_NFLX + 0.02 o_0_7_2_2_QCOM + 0.02 o_0_7_2_2_SBUX
 + 0.02 o_0_7_2_2_TSLA + 0.02 o_0_7_2_2_VRTX + x_0_7_2_2_AMD + x_0_7_2_2_AMGN
 + x_0_7_2_2_ASML + x_0_7_2_2_DLTR + x_0_7_2_2_MTCH + x_0_7_2_2_NFLX
 + x_0_7_2_2_QCOM + x_0_7_2_2_SBUX + x_0_7_2_2_TSLA + x_0_7_2_2_VRTX
 - 0.739359442785 x_0_7_2_AMD - 0.875947611103 x_0_7_2_AMGN
 - 1.15460543136 x_0_7_2_ASML - 1.16605998086 x_0_7_2_DLTR
 - 0.947259152101 x_0_7_2_MTCH - 0.7934281847 x_0_7_2_NFLX
 - 1.05639212388 x_0_7_2_QCOM - 0.872324990284 x_0_7_2_SBUX
 - 1.1726499285 x_0_7_2_TSLA - 1.20049748246 x_0_7_2_VRTX = 0
budget_in_0_7_2_3: 0.02 o_0_7_2_3_AMD + 0.02 o_0_7_2_3_AMGN
 + 0.02 o_0_7_2_3_ASML + 0.02 o_0_7_2_3_DLTR + 0.02 o_0_7_2_3_MTCH
 + 0.02 o_0_7_2_3_NFLX + 0.02 o_0_7_2_3_QCOM + 0.02 o_0_7_2_3_SBUX
 + 0.02 o_0_7_2_3_TSLA + 0.02 o_0_7_2_3_VRTX + x_0_7_2_3_AMD + x_0_7_2_3_AMGN
 + x_0_7_2_3_ASML + x_0_7_2_3_DLTR + x_0_7_2_3_MTCH + x_0_7_2_3_NFLX
 + x_0_7_2_3_QCOM + x_0_7_2_3_SBUX + x_0_7_2_3_TSLA + x_0_7_2_3_VRTX
 - 1.07053055308 x_0_7_2_AMD - 0.879588976858 x_0_7_2_AMGN
 - 0.661166822921 x_0_7_2_ASML - 1.18854808887 x_0_7_2_DLTR
 - 1.00817431417 x_0_7_2_MTCH - 1.24323590081 x_0_7_2_NFLX
 - 1.07125402028 x_0_7_2_QCOM - 0.944616337093 x_0_7_2_SBUX
 - 0.986524199308 x_0_7_2_TSLA - 0.850919865987 x_0_7_2_VRTX = 0
budget_in_0_7_2_4: 0.02 o_0_7_2_4_AMD + 0.02 o_0_7_2_4_AMGN
 + 0.02 o_0_7_2_4_ASML + 0.02 o_0_7_2_4_DLTR + 0.02 o_0_7_2_4_MTCH
 + 0.02 o_0_7_2_4_NFLX + 0.02 o_0_7_2_4_QCOM + 0.02 o_0_7_2_4_SBUX
 + 0.02 o_0_7_2_4_TSLA + 0.02 o_0_7_2_4_VRTX + x_0_7_2_4_AMD + x_0_7_2_4_AMGN
 + x_0_7_2_4_ASML + x_0_7_2_4_DLTR + x_0_7_2_4_MTCH + x_0_7_2_4_NFLX
 + x_0_7_2_4_QCOM + x_0_7_2_4_SBUX + x_0_7_2_4_TSLA + x_0_7_2_4_VRTX
 - 1.23215790665 x_0_7_2_AMD - 0.933488954407 x_0_7_2_AMGN
 - 1.00285755597 x_0_7_2_ASML - 1.00313621706 x_0_7_2_DLTR
 - 1.00273285583 x_0_7_2_MTCH - 1.00284835326 x_0_7_2_NFLX
 - 1.00351595931 x_0_7_2_QCOM - 1.00331496557 x_0_7_2_SBUX
 - 1.32066388626 x_0_7_2_TSLA - 1.01847960393 x_0_7_2_VRTX = 0
budget_in_0_7_2_5: 0.02 o_0_7_2_5_AMD + 0.02 o_0_7_2_5_AMGN
 + 0.02 o_0_7_2_5_ASML + 0.02 o_0_7_2_5_DLTR + 0.02 o_0_7_2_5_MTCH
 + 0.02 o_0_7_2_5_NFLX + 0.02 o_0_7_2_5_QCOM + 0.02 o_0_7_2_5_SBUX
 + 0.02 o_0_7_2_5_TSLA + 0.02 o_0_7_2_5_VRTX + x_0_7_2_5_AMD + x_0_7_2_5_AMGN
 + x_0_7_2_5_ASML + x_0_7_2_5_DLTR + x_0_7_2_5_MTCH + x_0_7_2_5_NFLX
 + x_0_7_2_5_QCOM + x_0_7_2_5_SBUX + x_0_7_2_5_TSLA + x_0_7_2_5_VRTX
 - 0.585995663026 x_0_7_2_AMD - 1.03569913377 x_0_7_2_AMGN
 - 1.18402659232 x_0_7_2_ASML - 0.929233439366 x_0_7_2_DLTR
 - 1.19079067657 x_0_7_2_MTCH - 0.983187902025 x_0_7_2_NFLX
 - 0.951274157605 x_0_7_2_QCOM - 0.867395926077 x_0_7_2_SBUX
 - 0.891307026583 x_0_7_2_TSLA - 1.15142296244 x_0_7_2_VRTX = 0
budget_in_0_7_3: 0.02 o_0_7_3_AMD + 0.02 o_0_7_3_AMGN + 0.02 o_0_7_3_ASML
 + 0.02 o_0_7_3_DLTR + 0.02 o_0_7_3_MTCH + 0.02 o_0_7_3_NFLX
 + 0.02 o_0_7_3_QCOM + 0.02 o_0_7_3_SBUX + 0.02 o_0_7_3_TSLA
 + 0.02 o_0_7_3_VRTX + x_0_7_3_AMD + x_0_7_3_AMGN + x_0_7_3_ASML
 + x_0_7_3_DLTR + x_0_7_3_MTCH + x_0_7_3_NFLX + x_0_7_3_QCOM + x_0_7_3_SBUX
 + x_0_7_3_TSLA + x_0_7_3_VRTX - 1.06577386075 x_0_7_AMD
 - 1.03507492389 x_0_7_AMGN - 0.913186014074 x_0_7_ASML
 - 1.03792048785 x_0_7_DLTR - 1.07482664821 x_0_7_MTCH
 - 0.943989525628 x_0_7_NFLX - 1.06569610607 x_0_7_QCOM
 - 0.978425872544 x_0_7_SBUX - 0.994470881579 x_0_7_TSLA
 - 1.04803668943 x_0_7_VRTX = 0
budget_in_0_7_3_0: 0.02 o_0_7_3_0_AMD + 0.02 o_0_7_3_0_AMGN
 + 0.02 o_0_7_3_0_ASML + 0.02 o_0_7_3_0_DLTR + 0.02 o_0_7_3_0_MTCH
 + 0.02 o_0_7_3_0_NFLX + 0.02 o_0_7_3_0_QCOM + 0.02 o_0_7_3_0_SBUX
 + 0.02 o_0_7_3_0_TSLA + 0.02 o_0_7_3_0_VRTX + x_0_7_3_0_AMD + x_0_7_3_0_AMGN
 + x_0_7_3_0_ASML + x_0_7_3_0_DLTR + x_0_7_3_0_MTCH + x_0_7_3_0_NFLX
 + x_0_7_3_0_QCOM + x_0_7_3_0_SBUX + x_0_7_3_0_TSLA + x_0_7_3_0_VRTX
 - 1.05364921378 x_0_7_3_AMD - 0.818171849341 x_0_7_3_AMGN
 - 0.953643447184 x_0_7_3_ASML - 1.03231944273 x_0_7_3_DLTR
 - 1.11639524579 x_0_7_3_MTCH - 1.07375297771 x_0_7_3_NFLX
 - 1.1195439021 x_0_7_3_QCOM - 1.00757601544 x_0_7_3_SBUX
 - 0.955344087007 x_0_7_3_TSLA - 0.751707597404 x_0_7_3_VRTX = 0
budget_in_0_7_3_1: 0.02 o_0_7_3_1_AMD + 0.02 o_0_7_3_1_AMGN
 + 0.02 o_0_7_3_1_ASML + 0.02 o_0_7_3_1_DLTR + 0.02 o_0_7_3_1_MTCH
 + 0.02 o_0_7_3_1_NFLX + 0.02 o_0_7_3_1_QCOM + 0.02 o_0_7_3_1_SBUX
 + 0.02 o_0_7_3_1_TSLA + 0.02 o_0_7_3_1_VRTX + x_0_7_3_1_AMD + x_0_7_3_1_AMGN
 + x_0_7_3_1_ASML + x_0_7_3_1_DLTR + x_0_7_3_1_MTCH + x_0_7_3_1_NFLX
 + x_0_7_3_1_QCOM + x_0_7_3_1_SBUX + x_0_7_3_1_TSLA + x_0_7_3_1_VRTX
 - 0.977059036146 x_0_7_3_AMD - 1.20894761562 x_0_7_3_AMGN
 - 1.28239683275 x_0_7_3_ASML - 0.956039927346 x_0_7_3_DLTR
 - 0.80880714803 x_0_7_3_MTCH - 0.744609156771 x_0_7_3_NFLX
 - 1.30525839478 x_0_7_3_QCOM - 0.940459144268 x_0_7_3_SBUX
 - 0.842053479564 x_0_7_3_TSLA - 1.24282553258 x_0_7_3_VRTX = 0
budget_in_0_7_3_2: 0.02 o_0_7_3_2_AMD + 0.02 o_0_7_3_2_AMGN
 + 0.02 o_0_7_3_2_ASML + 0.02 o_0_7_3_2_DLTR + 0.02 o_0_7_3_2_MTCH
 + 0.02 o_0_7_3_2_NFLX + 0.02 o_0_7_3_2_QCOM + 0.02 o_0_7_3_2_SBUX
 + 0.02 o_0_7_3_2_TSLA + 0.02 o_0_7_3_2_VRTX + x_0_7_3_2_AMD + x_0_7_3_2_AMGN
 + x_0_7_3_2_ASML + x_0_7_3_2_DLTR + x_0_7_3_2_MTCH + x_0_7_3_2_NFLX
 + x_0_7_3_2_QCOM + x_0_7_3_2_SBUX + x_0_7_3_2_TSLA + x_0_7_3_2_VRTX
 - 0.739359442785 x_0_7_3_AMD - 0.875947611103 x_0_7_3_AMGN
 - 1.15460543136 x_0_7_3_ASML - 1.16605998086 x_0_7_3_DLTR
 - 0.947259152101 x_0_7_3_MTCH - 0.7934281847 x_0_7_3_NFLX
 - 1.05639212388 x_0_7_3_QCOM - 0.872324990284 x_0_7_3_SBUX
 - 1.1726499285 x_0_7_3_TSLA - 1.20049748246 x_0_7_3_VRTX = 0
budget_in_0_7_3_3: 0.02 o_0_7_3_3_AMD + 0.02 o_0_7_3_3_AMGN
 + 0.02 o_0_7_3_3_ASML + 0.02 o_0_7_3_3_DLTR + 0.02 o_0_7_3_3_MTCH
 + 0.02 o_0_7_3_3_NFLX + 0.02 o_0_7_3_3_QCOM + 0.02 o_0_7_3_3_SBUX
 + 0.02 o_0_7_3_3_TSLA + 0.02 o_0_7_3_3_VRTX + x_0_7_3_3_AMD + x_0_7_3_3_AMGN
 + x_0_7_3_3_ASML + x_0_7_3_3_DLTR + x_0_7_3_3_MTCH + x_0_7_3_3_NFLX
 + x_0_7_3_3_QCOM + x_0_7_3_3_SBUX + x_0_7_3_3_TSLA + x_0_7_3_3_VRTX
 - 1.07053055308 x_0_7_3_AMD - 0.879588976858 x_0_7_3_AMGN
 - 0.661166822921 x_0_7_3_ASML - 1.18854808887 x_0_7_3_DLTR
 - 1.00817431417 x_0_7_3_MTCH - 1.24323590081 x_0_7_3_NFLX
 - 1.07125402028 x_0_7_3_QCOM - 0.944616337093 x_0_7_3_SBUX
 - 0.986524199308 x_0_7_3_TSLA - 0.850919865987 x_0_7_3_VRTX = 0
budget_in_0_7_3_4: 0.02 o_0_7_3_4_AMD + 0.02 o_0_7_3_4_AMGN
 + 0.02 o_0_7_3_4_ASML + 0.02 o_0_7_3_4_DLTR + 0.02 o_0_7_3_4_MTCH
 + 0.02 o_0_7_3_4_NFLX + 0.02 o_0_7_3_4_QCOM + 0.02 o_0_7_3_4_SBUX
 + 0.02 o_0_7_3_4_TSLA + 0.02 o_0_7_3_4_VRTX + x_0_7_3_4_AMD + x_0_7_3_4_AMGN
 + x_0_7_3_4_ASML + x_0_7_3_4_DLTR + x_0_7_3_4_MTCH + x_0_7_3_4_NFLX
 + x_0_7_3_4_QCOM + x_0_7_3_4_SBUX + x_0_7_3_4_TSLA + x_0_7_3_4_VRTX
 - 1.23215790665 x_0_7_3_AMD - 0.933488954407 x_0_7_3_AMGN
 - 1.00285755597 x_0_7_3_ASML - 1.00313621706 x_0_7_3_DLTR
 - 1.00273285583 x_0_7_3_MTCH - 1.00284835326 x_0_7_3_NFLX
 - 1.00351595931 x_0_7_3_QCOM - 1.00331496557 x_0_7_3_SBUX
 - 1.32066388626 x_0_7_3_TSLA - 1.01847960393 x_0_7_3_VRTX = 0
budget_in_0_7_3_5: 0.02 o_0_7_3_5_AMD + 0.02 o_0_7_3_5_AMGN
 + 0.02 o_0_7_3_5_ASML + 0.02 o_0_7_3_5_DLTR + 0.02 o_0_7_3_5_MTCH
 + 0.02 o_0_7_3_5_NFLX + 0.02 o_0_7_3_5_QCOM + 0.02 o_0_7_3_5_SBUX
 + 0.02 o_0_7_3_5_TSLA + 0.02 o_0_7_3_5_VRTX + x_0_7_3_5_AMD + x_0_7_3_5_AMGN
 + x_0_7_3_5_ASML + x_0_7_3_5_DLTR + x_0_7_3_5_MTCH + x_0_7_3_5_NFLX
 + x_0_7_3_5_QCOM + x_0_7_3_5_SBUX + x_0_7_3_5_TSLA + x_0_7_3_5_VRTX
 - 0.585995663026 x_0_7_3_AMD - 1.03569913377 x_0_7_3_AMGN
 - 1.18402659232 x_0_7_3_ASML - 0.929233439366 x_0_7_3_DLTR
 - 1.19079067657 x_0_7_3_MTCH - 0.983187902025 x_0_7_3_NFLX
 - 0.951274157605 x_0_7_3_QCOM - 0.867395926077 x_0_7_3_SBUX
 - 0.891307026583 x_0_7_3_TSLA - 1.15142296244 x_0_7_3_VRTX = 0
budget_in_0_7_4: 0.02 o_0_7_4_AMD + 0.02 o_0_7_4_AMGN + 0.02 o_0_7_4_ASML
 + 0.02 o_0_7_4_DLTR + 0.02 o_0_7_4_MTCH + 0.02 o_0_7_4_NFLX
 + 0.02 o_0_7_4_QCOM + 0.02 o_0_7_4_SBUX + 0.02 o_0_7_4_TSLA
 + 0.02 o_0_7_4_VRTX + x_0_7_4_AMD + x_0_7_4_AMGN + x_0_7_4_ASML
 + x_0_7_4_DLTR + x_0_7_4_MTCH + x_0_7_4_NFLX + x_0_7_4_QCOM + x_0_7_4_SBUX
 + x_0_7_4_TSLA + x_0_7_4_VRTX - 1.05394352735 x_0_7_AMD
 - 0.976711950261 x_0_7_AMGN - 0.977290493592 x_0_7_ASML
 - 0.935112839434 x_0_7_DLTR - 1.02541386373 x_0_7_MTCH
 - 0.947100112892 x_0_7_NFLX - 0.968133530923 x_0_7_QCOM
 - 1.18495687839 x_0_7_SBUX - 0.906170331414 x_0_7_TSLA
 - 0.985005398121 x_0_7_VRTX = 0
budget_in_0_7_4_0: 0.02 o_0_7_4_0_AMD + 0.02 o_0_7_4_0_AMGN
 + 0.02 o_0_7_4_0_ASML + 0.02 o_0_7_4_0_DLTR + 0.02 o_0_7_4_0_MTCH
 + 0.02 o_0_7_4_0_NFLX + 0.02 o_0_7_4_0_QCOM + 0.02 o_0_7_4_0_SBUX
 + 0.02 o_0_7_4_0_TSLA + 0.02 o_0_7_4_0_VRTX + x_0_7_4_0_AMD + x_0_7_4_0_AMGN
 + x_0_7_4_0_ASML + x_0_7_4_0_DLTR + x_0_7_4_0_MTCH + x_0_7_4_0_NFLX
 + x_0_7_4_0_QCOM + x_0_7_4_0_SBUX + x_0_7_4_0_TSLA + x_0_7_4_0_VRTX
 - 1.05364921378 x_0_7_4_AMD - 0.818171849341 x_0_7_4_AMGN
 - 0.953643447184 x_0_7_4_ASML - 1.03231944273 x_0_7_4_DLTR
 - 1.11639524579 x_0_7_4_MTCH - 1.07375297771 x_0_7_4_NFLX
 - 1.1195439021 x_0_7_4_QCOM - 1.00757601544 x_0_7_4_SBUX
 - 0.955344087007 x_0_7_4_TSLA - 0.751707597404 x_0_7_4_VRTX = 0
budget_in_0_7_4_1: 0.02 o_0_7_4_1_AMD + 0.02 o_0_7_4_1_AMGN
 + 0.02 o_0_7_4_1_ASML + 0.02 o_0_7_4_1_DLTR + 0.02 o_0_7_4_1_MTCH
 + 0.02 o_0_7_4_1_NFLX + 0.02 o_0_7_4_1_QCOM + 0.02 o_0_7_4_1_SBUX
 + 0.02 o_0_7_4_1_TSLA + 0.02 o_0_7_4_1_VRTX + x_0_7_4_1_AMD + x_0_7_4_1_AMGN
 + x_0_7_4_1_ASML + x_0_7_4_1_DLTR + x_0_7_4_1_MTCH + x_0_7_4_1_NFLX
 + x_0_7_4_1_QCOM + x_0_7_4_1_SBUX + x_0_7_4_1_TSLA + x_0_7_4_1_VRTX
 - 0.977059036146 x_0_7_4_AMD - 1.20894761562 x_0_7_4_AMGN
 - 1.28239683275 x_0_7_4_ASML - 0.956039927346 x_0_7_4_DLTR
 - 0.80880714803 x_0_7_4_MTCH - 0.744609156771 x_0_7_4_NFLX
 - 1.30525839478 x_0_7_4_QCOM - 0.940459144268 x_0_7_4_SBUX
 - 0.842053479564 x_0_7_4_TSLA - 1.24282553258 x_0_7_4_VRTX = 0
budget_in_0_7_4_2: 0.02 o_0_7_4_2_AMD + 0.02 o_0_7_4_2_AMGN
 + 0.02 o_0_7_4_2_ASML + 0.02 o_0_7_4_2_DLTR + 0.02 o_0_7_4_2_MTCH
 + 0.02 o_0_7_4_2_NFLX + 0.02 o_0_7_4_2_QCOM + 0.02 o_0_7_4_2_SBUX
 + 0.02 o_0_7_4_2_TSLA + 0.02 o_0_7_4_2_VRTX + x_0_7_4_2_AMD + x_0_7_4_2_AMGN
 + x_0_7_4_2_ASML + x_0_7_4_2_DLTR + x_0_7_4_2_MTCH + x_0_7_4_2_NFLX
 + x_0_7_4_2_QCOM + x_0_7_4_2_SBUX + x_0_7_4_2_TSLA + x_0_7_4_2_VRTX
 - 0.739359442785 x_0_7_4_AMD - 0.875947611103 x_0_7_4_AMGN
 - 1.15460543136 x_0_7_4_ASML - 1.16605998086 x_0_7_4_DLTR
 - 0.947259152101 x_0_7_4_MTCH - 0.7934281847 x_0_7_4_NFLX
 - 1.05639212388 x_0_7_4_QCOM - 0.872324990284 x_0_7_4_SBUX
 - 1.1726499285 x_0_7_4_TSLA - 1.20049748246 x_0_7_4_VRTX = 0
budget_in_0_7_4_3: 0.02 o_0_7_4_3_AMD + 0.02 o_0_7_4_3_AMGN
 + 0.02 o_0_7_4_3_ASML + 0.02 o_0_7_4_3_DLTR + 0.02 o_0_7_4_3_MTCH
 + 0.02 o_0_7_4_3_NFLX + 0.02 o_0_7_4_3_QCOM + 0.02 o_0_7_4_3_SBUX
 + 0.02 o_0_7_4_3_TSLA + 0.02 o_0_7_4_3_VRTX + x_0_7_4_3_AMD + x_0_7_4_3_AMGN
 + x_0_7_4_3_ASML + x_0_7_4_3_DLTR + x_0_7_4_3_MTCH + x_0_7_4_3_NFLX
 + x_0_7_4_3_QCOM + x_0_7_4_3_SBUX + x_0_7_4_3_TSLA + x_0_7_4_3_VRTX
 - 1.07053055308 x_0_7_4_AMD - 0.879588976858 x_0_7_4_AMGN
 - 0.661166822921 x_0_7_4_ASML - 1.18854808887 x_0_7_4_DLTR
 - 1.00817431417 x_0_7_4_MTCH - 1.24323590081 x_0_7_4_NFLX
 - 1.07125402028 x_0_7_4_QCOM - 0.944616337093 x_0_7_4_SBUX
 - 0.986524199308 x_0_7_4_TSLA - 0.850919865987 x_0_7_4_VRTX = 0
budget_in_0_7_4_4: 0.02 o_0_7_4_4_AMD + 0.02 o_0_7_4_4_AMGN
 + 0.02 o_0_7_4_4_ASML + 0.02 o_0_7_4_4_DLTR + 0.02 o_0_7_4_4_MTCH
 + 0.02 o_0_7_4_4_NFLX + 0.02 o_0_7_4_4_QCOM + 0.02 o_0_7_4_4_SBUX
 + 0.02 o_0_7_4_4_TSLA + 0.02 o_0_7_4_4_VRTX + x_0_7_4_4_AMD + x_0_7_4_4_AMGN
 + x_0_7_4_4_ASML + x_0_7_4_4_DLTR + x_0_7_4_4_MTCH + x_0_7_4_4_NFLX
 + x_0_7_4_4_QCOM + x_0_7_4_4_SBUX + x_0_7_4_4_TSLA + x_0_7_4_4_VRTX
 - 1.23215790665 x_0_7_4_AMD - 0.933488954407 x_0_7_4_AMGN
 - 1.00285755597 x_0_7_4_ASML - 1.00313621706 x_0_7_4_DLTR
 - 1.00273285583 x_0_7_4_MTCH - 1.00284835326 x_0_7_4_NFLX
 - 1.00351595931 x_0_7_4_QCOM - 1.00331496557 x_0_7_4_SBUX
 - 1.32066388626 x_0_7_4_TSLA - 1.01847960393 x_0_7_4_VRTX = 0
budget_in_0_7_4_5: 0.02 o_0_7_4_5_AMD + 0.02 o_0_7_4_5_AMGN
 + 0.02 o_0_7_4_5_ASML + 0.02 o_0_7_4_5_DLTR + 0.02 o_0_7_4_5_MTCH
 + 0.02 o_0_7_4_5_NFLX + 0.02 o_0_7_4_5_QCOM + 0.02 o_0_7_4_5_SBUX
 + 0.02 o_0_7_4_5_TSLA + 0.02 o_0_7_4_5_VRTX + x_0_7_4_5_AMD + x_0_7_4_5_AMGN
 + x_0_7_4_5_ASML + x_0_7_4_5_DLTR + x_0_7_4_5_MTCH + x_0_7_4_5_NFLX
 + x_0_7_4_5_QCOM + x_0_7_4_5_SBUX + x_0_7_4_5_TSLA + x_0_7_4_5_VRTX
 - 0.585995663026 x_0_7_4_AMD - 1.03569913377 x_0_7_4_AMGN
 - 1.18402659232 x_0_7_4_ASML - 0.929233439366 x_0_7_4_DLTR
 - 1.19079067657 x_0_7_4_MTCH - 0.983187902025 x_0_7_4_NFLX
 - 0.951274157605 x_0_7_4_QCOM - 0.867395926077 x_0_7_4_SBUX
 - 0.891307026583 x_0_7_4_TSLA - 1.15142296244 x_0_7_4_VRTX = 0
budget_in_0_7_5: 0.02 o_0_7_5_AMD + 0.02 o_0_7_5_AMGN + 0.02 o_0_7_5_ASML
 + 0.02 o_0_7_5_DLTR + 0.02 o_0_7_5_MTCH + 0.02 o_0_7_5_NFLX
 + 0.02 o_0_7_5_QCOM + 0.02 o_0_7_5_SBUX + 0.02 o_0_7_5_TSLA
 + 0.02 o_0_7_5_VRTX + x_0_7_5_AMD + x_0_7_5_AMGN + x_0_7_5_ASML
 + x_0_7_5_DLTR + x_0_7_5_MTCH + x_0_7_5_NFLX + x_0_7_5_QCOM + x_0_7_5_SBUX
 + x_0_7_5_TSLA + x_0_7_5_VRTX - 0.994646737897 x_0_7_AMD
 - 1.01794807395 x_0_7_AMGN - 1.04626610085 x_0_7_ASML
 - 1.04200474311 x_0_7_DLTR - 0.988764410465 x_0_7_MTCH
 - 1.04336091121 x_0_7_NFLX - 0.975094116505 x_0_7_QCOM
 - 1.05427602198 x_0_7_SBUX - 0.947479777656 x_0_7_TSLA
 - 1.00495598889 x_0_7_VRTX = 0
budget_in_0_7_5_0: 0.02 o_0_7_5_0_AMD + 0.02 o_0_7_5_0_AMGN
 + 0.02 o_0_7_5_0_ASML + 0.02 o_0_7_5_0_DLTR + 0.02 o_0_7_5_0_MTCH
 + 0.02 o_0_7_5_0_NFLX + 0.02 o_0_7_5_0_QCOM + 0.02 o_0_7_5_0_SBUX
 + 0.02 o_0_7_5_0_TSLA + 0.02 o_0_7_5_0_VRTX + x_0_7_5_0_AMD + x_0_7_5_0_AMGN
 + x_0_7_5_0_ASML + x_0_7_5_0_DLTR + x_0_7_5_0_MTCH + x_0_7_5_0_NFLX
 + x_0_7_5_0_QCOM + x_0_7_5_0_SBUX + x_0_7_5_0_TSLA + x_0_7_5_0_VRTX
 - 1.05364921378 x_0_7_5_AMD - 0.818171849341 x_0_7_5_AMGN
 - 0.953643447184 x_0_7_5_ASML - 1.03231944273 x_0_7_5_DLTR
 - 1.11639524579 x_0_7_5_MTCH - 1.07375297771 x_0_7_5_NFLX
 - 1.1195439021 x_0_7_5_QCOM - 1.00757601544 x_0_7_5_SBUX
 - 0.955344087007 x_0_7_5_TSLA - 0.751707597404 x_0_7_5_VRTX = 0
budget_in_0_7_5_1: 0.02 o_0_7_5_1_AMD + 0.02 o_0_7_5_1_AMGN
 + 0.02 o_0_7_5_1_ASML + 0.02 o_0_7_5_1_DLTR + 0.02 o_0_7_5_1_MTCH
 + 0.02 o_0_7_5_1_NFLX + 0.02 o_0_7_5_1_QCOM + 0.02 o_0_7_5_1_SBUX
 + 0.02 o_0_7_5_1_TSLA + 0.02 o_0_7_5_1_VRTX + x_0_7_5_1_AMD + x_0_7_5_1_AMGN
 + x_0_7_5_1_ASML + x_0_7_5_1_DLTR + x_0_7_5_1_MTCH + x_0_7_5_1_NFLX
 + x_0_7_5_1_QCOM + x_0_7_5_1_SBUX + x_0_7_5_1_TSLA + x_0_7_5_1_VRTX
 - 0.977059036146 x_0_7_5_AMD - 1.20894761562 x_0_7_5_AMGN
 - 1.28239683275 x_0_7_5_ASML - 0.956039927346 x_0_7_5_DLTR
 - 0.80880714803 x_0_7_5_MTCH - 0.744609156771 x_0_7_5_NFLX
 - 1.30525839478 x_0_7_5_QCOM - 0.940459144268 x_0_7_5_SBUX
 - 0.842053479564 x_0_7_5_TSLA - 1.24282553258 x_0_7_5_VRTX = 0
budget_in_0_7_5_2: 0.02 o_0_7_5_2_AMD + 0.02 o_0_7_5_2_AMGN
 + 0.02 o_0_7_5_2_ASML + 0.02 o_0_7_5_2_DLTR + 0.02 o_0_7_5_2_MTCH
 + 0.02 o_0_7_5_2_NFLX + 0.02 o_0_7_5_2_QCOM + 0.02 o_0_7_5_2_SBUX
 + 0.02 o_0_7_5_2_TSLA + 0.02 o_0_7_5_2_VRTX + x_0_7_5_2_AMD + x_0_7_5_2_AMGN
 + x_0_7_5_2_ASML + x_0_7_5_2_DLTR + x_0_7_5_2_MTCH + x_0_7_5_2_NFLX
 + x_0_7_5_2_QCOM + x_0_7_5_2_SBUX + x_0_7_5_2_TSLA + x_0_7_5_2_VRTX
 - 0.739359442785 x_0_7_5_AMD - 0.875947611103 x_0_7_5_AMGN
 - 1.15460543136 x_0_7_5_ASML - 1.16605998086 x_0_7_5_DLTR
 - 0.947259152101 x_0_7_5_MTCH - 0.7934281847 x_0_7_5_NFLX
 - 1.05639212388 x_0_7_5_QCOM - 0.872324990284 x_0_7_5_SBUX
 - 1.1726499285 x_0_7_5_TSLA - 1.20049748246 x_0_7_5_VRTX = 0
budget_in_0_7_5_3: 0.02 o_0_7_5_3_AMD + 0.02 o_0_7_5_3_AMGN
 + 0.02 o_0_7_5_3_ASML + 0.02 o_0_7_5_3_DLTR + 0.02 o_0_7_5_3_MTCH
 + 0.02 o_0_7_5_3_NFLX + 0.02 o_0_7_5_3_QCOM + 0.02 o_0_7_5_3_SBUX
 + 0.02 o_0_7_5_3_TSLA + 0.02 o_0_7_5_3_VRTX + x_0_7_5_3_AMD + x_0_7_5_3_AMGN
 + x_0_7_5_3_ASML + x_0_7_5_3_DLTR + x_0_7_5_3_MTCH + x_0_7_5_3_NFLX
 + x_0_7_5_3_QCOM + x_0_7_5_3_SBUX + x_0_7_5_3_TSLA + x_0_7_5_3_VRTX
 - 1.07053055308 x_0_7_5_AMD - 0.879588976858 x_0_7_5_AMGN
 - 0.661166822921 x_0_7_5_ASML - 1.18854808887 x_0_7_5_DLTR
 - 1.00817431417 x_0_7_5_MTCH - 1.24323590081 x_0_7_5_NFLX
 - 1.07125402028 x_0_7_5_QCOM - 0.944616337093 x_0_7_5_SBUX
 - 0.986524199308 x_0_7_5_TSLA - 0.850919865987 x_0_7_5_VRTX = 0
budget_in_0_7_5_4: 0.02 o_0_7_5_4_AMD + 0.02 o_0_7_5_4_AMGN
 + 0.02 o_0_7_5_4_ASML + 0.02 o_0_7_5_4_DLTR + 0.02 o_0_7_5_4_MTCH
 + 0.02 o_0_7_5_4_NFLX + 0.02 o_0_7_5_4_QCOM + 0.02 o_0_7_5_4_SBUX
 + 0.02 o_0_7_5_4_TSLA + 0.02 o_0_7_5_4_VRTX + x_0_7_5_4_AMD + x_0_7_5_4_AMGN
 + x_0_7_5_4_ASML + x_0_7_5_4_DLTR + x_0_7_5_4_MTCH + x_0_7_5_4_NFLX
 + x_0_7_5_4_QCOM + x_0_7_5_4_SBUX + x_0_7_5_4_TSLA + x_0_7_5_4_VRTX
 - 1.23215790665 x_0_7_5_AMD - 0.933488954407 x_0_7_5_AMGN
 - 1.00285755597 x_0_7_5_ASML - 1.00313621706 x_0_7_5_DLTR
 - 1.00273285583 x_0_7_5_MTCH - 1.00284835326 x_0_7_5_NFLX
 - 1.00351595931 x_0_7_5_QCOM - 1.00331496557 x_0_7_5_SBUX
 - 1.32066388626 x_0_7_5_TSLA - 1.01847960393 x_0_7_5_VRTX = 0
budget_in_0_7_5_5: 0.02 o_0_7_5_5_AMD + 0.02 o_0_7_5_5_AMGN
 + 0.02 o_0_7_5_5_ASML + 0.02 o_0_7_5_5_DLTR + 0.02 o_0_7_5_5_MTCH
 + 0.02 o_0_7_5_5_NFLX + 0.02 o_0_7_5_5_QCOM + 0.02 o_0_7_5_5_SBUX
 + 0.02 o_0_7_5_5_TSLA + 0.02 o_0_7_5_5_VRTX + x_0_7_5_5_AMD + x_0_7_5_5_AMGN
 + x_0_7_5_5_ASML + x_0_7_5_5_DLTR + x_0_7_5_5_MTCH + x_0_7_5_5_NFLX
 + x_0_7_5_5_QCOM + x_0_7_5_5_SBUX + x_0_7_5_5_TSLA + x_0_7_5_5_VRTX
 - 0.585995663026 x_0_7_5_AMD - 1.03569913377 x_0_7_5_AMGN
 - 1.18402659232 x_0_7_5_ASML - 0.929233439366 x_0_7_5_DLTR
 - 1.19079067657 x_0_7_5_MTCH - 0.983187902025 x_0_7_5_NFLX
 - 0.951274157605 x_0_7_5_QCOM - 0.867395926077 x_0_7_5_SBUX
 - 0.891307026583 x_0_7_5_TSLA - 1.15142296244 x_0_7_5_VRTX = 0
budget_in_0_7_6: 0.02 o_0_7_6_AMD + 0.02 o_0_7_6_AMGN + 0.02 o_0_7_6_ASML
 + 0.02 o_0_7_6_DLTR + 0.02 o_0_7_6_MTCH + 0.02 o_0_7_6_NFLX
 + 0.02 o_0_7_6_QCOM + 0.02 o_0_7_6_SBUX + 0.02 o_0_7_6_TSLA
 + 0.02 o_0_7_6_VRTX + x_0_7_6_AMD + x_0_7_6_AMGN + x_0_7_6_ASML
 + x_0_7_6_DLTR + x_0_7_6_MTCH + x_0_7_6_NFLX + x_0_7_6_QCOM + x_0_7_6_SBUX
 + x_0_7_6_TSLA + x_0_7_6_VRTX - 1.01392415625 x_0_7_AMD
 - 0.989116583165 x_0_7_AMGN - 1.00233687993 x_0_7_ASML
 - 1.04597807654 x_0_7_DLTR - 0.954747279597 x_0_7_MTCH
 - 0.912941443717 x_0_7_NFLX - 0.999276520842 x_0_7_QCOM
 - 1.08233071653 x_0_7_SBUX - 1.06919498439 x_0_7_TSLA
 - 0.903741883324 x_0_7_VRTX = 0
budget_in_0_7_6_0: 0.02 o_0_7_6_0_AMD + 0.02 o_0_7_6_0_AMGN
 + 0.02 o_0_7_6_0_ASML + 0.02 o_0_7_6_0_DLTR + 0.02 o_0_7_6_0_MTCH
 + 0.02 o_0_7_6_0_NFLX + 0.02 o_0_7_6_0_QCOM + 0.02 o_0_7_6_0_SBUX
 + 0.02 o_0_7_6_0_TSLA + 0.02 o_0_7_6_0_VRTX + x_0_7_6_0_AMD + x_0_7_6_0_AMGN
 + x_0_7_6_0_ASML + x_0_7_6_0_DLTR + x_0_7_6_0_MTCH + x_0_7_6_0_NFLX
 + x_0_7_6_0_QCOM + x_0_7_6_0_SBUX + x_0_7_6_0_TSLA + x_0_7_6_0_VRTX
 - 1.05364921378 x_0_7_6_AMD - 0.818171849341 x_0_7_6_AMGN
 - 0.953643447184 x_0_7_6_ASML - 1.03231944273 x_0_7_6_DLTR
 - 1.11639524579 x_0_7_6_MTCH - 1.07375297771 x_0_7_6_NFLX
 - 1.1195439021 x_0_7_6_QCOM - 1.00757601544 x_0_7_6_SBUX
 - 0.955344087007 x_0_7_6_TSLA - 0.751707597404 x_0_7_6_VRTX = 0
budget_in_0_7_6_1: 0.02 o_0_7_6_1_AMD + 0.02 o_0_7_6_1_AMGN
 + 0.02 o_0_7_6_1_ASML + 0.02 o_0_7_6_1_DLTR + 0.02 o_0_7_6_1_MTCH
 + 0.02 o_0_7_6_1_NFLX + 0.02 o_0_7_6_1_QCOM + 0.02 o_0_7_6_1_SBUX
 + 0.02 o_0_7_6_1_TSLA + 0.02 o_0_7_6_1_VRTX + x_0_7_6_1_AMD + x_0_7_6_1_AMGN
 + x_0_7_6_1_ASML + x_0_7_6_1_DLTR + x_0_7_6_1_MTCH + x_0_7_6_1_NFLX
 + x_0_7_6_1_QCOM + x_0_7_6_1_SBUX + x_0_7_6_1_TSLA + x_0_7_6_1_VRTX
 - 0.977059036146 x_0_7_6_AMD - 1.20894761562 x_0_7_6_AMGN
 - 1.28239683275 x_0_7_6_ASML - 0.956039927346 x_0_7_6_DLTR
 - 0.80880714803 x_0_7_6_MTCH - 0.744609156771 x_0_7_6_NFLX
 - 1.30525839478 x_0_7_6_QCOM - 0.940459144268 x_0_7_6_SBUX
 - 0.842053479564 x_0_7_6_TSLA - 1.24282553258 x_0_7_6_VRTX = 0
budget_in_0_7_6_2: 0.02 o_0_7_6_2_AMD + 0.02 o_0_7_6_2_AMGN
 + 0.02 o_0_7_6_2_ASML + 0.02 o_0_7_6_2_DLTR + 0.02 o_0_7_6_2_MTCH
 + 0.02 o_0_7_6_2_NFLX + 0.02 o_0_7_6_2_QCOM + 0.02 o_0_7_6_2_SBUX
 + 0.02 o_0_7_6_2_TSLA + 0.02 o_0_7_6_2_VRTX + x_0_7_6_2_AMD + x_0_7_6_2_AMGN
 + x_0_7_6_2_ASML + x_0_7_6_2_DLTR + x_0_7_6_2_MTCH + x_0_7_6_2_NFLX
 + x_0_7_6_2_QCOM + x_0_7_6_2_SBUX + x_0_7_6_2_TSLA + x_0_7_6_2_VRTX
 - 0.739359442785 x_0_7_6_AMD - 0.875947611103 x_0_7_6_AMGN
 - 1.15460543136 x_0_7_6_ASML - 1.16605998086 x_0_7_6_DLTR
 - 0.947259152101 x_0_7_6_MTCH - 0.7934281847 x_0_7_6_NFLX
 - 1.05639212388 x_0_7_6_QCOM - 0.872324990284 x_0_7_6_SBUX
 - 1.1726499285 x_0_7_6_TSLA - 1.20049748246 x_0_7_6_VRTX = 0
budget_in_0_7_6_3: 0.02 o_0_7_6_3_AMD + 0.02 o_0_7_6_3_AMGN
 + 0.02 o_0_7_6_3_ASML + 0.02 o_0_7_6_3_DLTR + 0.02 o_0_7_6_3_MTCH
 + 0.02 o_0_7_6_3_NFLX + 0.02 o_0_7_6_3_QCOM + 0.02 o_0_7_6_3_SBUX
 + 0.02 o_0_7_6_3_TSLA + 0.02 o_0_7_6_3_VRTX + x_0_7_6_3_AMD + x_0_7_6_3_AMGN
 + x_0_7_6_3_ASML + x_0_7_6_3_DLTR + x_0_7_6_3_MTCH + x_0_7_6_3_NFLX
 + x_0_7_6_3_QCOM + x_0_7_6_3_SBUX + x_0_7_6_3_TSLA + x_0_7_6_3_VRTX
 - 1.07053055308 x_0_7_6_AMD - 0.879588976858 x_0_7_6_AMGN
 - 0.661166822921 x_0_7_6_ASML - 1.18854808887 x_0_7_6_DLTR
 - 1.00817431417 x_0_7_6_MTCH - 1.24323590081 x_0_7_6_NFLX
 - 1.07125402028 x_0_7_6_QCOM - 0.944616337093 x_0_7_6_SBUX
 - 0.986524199308 x_0_7_6_TSLA - 0.850919865987 x_0_7_6_VRTX = 0
budget_in_0_7_6_4: 0.02 o_0_7_6_4_AMD + 0.02 o_0_7_6_4_AMGN
 + 0.02 o_0_7_6_4_ASML + 0.02 o_0_7_6_4_DLTR + 0.02 o_0_7_6_4_MTCH
 + 0.02 o_0_7_6_4_NFLX + 0.02 o_0_7_6_4_QCOM + 0.02 o_0_7_6_4_SBUX
 + 0.02 o_0_7_6_4_TSLA + 0.02 o_0_7_6_4_VRTX + x_0_7_6_4_AMD + x_0_7_6_4_AMGN
 + x_0_7_6_4_ASML + x_0_7_6_4_DLTR + x_0_7_6_4_MTCH + x_0_7_6_4_NFLX
 + x_0_7_6_4_QCOM + x_0_7_6_4_SBUX + x_0_7_6_4_TSLA + x_0_7_6_4_VRTX
 - 1.23215790665 x_0_7_6_AMD - 0.933488954407 x_0_7_6_AMGN
 - 1.00285755597 x_0_7_6_ASML - 1.00313621706 x_0_7_6_DLTR
 - 1.00273285583 x_0_7_6_MTCH - 1.00284835326 x_0_7_6_NFLX
 - 1.00351595931 x_0_7_6_QCOM - 1.00331496557 x_0_7_6_SBUX
 - 1.32066388626 x_0_7_6_TSLA - 1.01847960393 x_0_7_6_VRTX = 0
budget_in_0_7_6_5: 0.02 o_0_7_6_5_AMD + 0.02 o_0_7_6_5_AMGN
 + 0.02 o_0_7_6_5_ASML + 0.02 o_0_7_6_5_DLTR + 0.02 o_0_7_6_5_MTCH
 + 0.02 o_0_7_6_5_NFLX + 0.02 o_0_7_6_5_QCOM + 0.02 o_0_7_6_5_SBUX
 + 0.02 o_0_7_6_5_TSLA + 0.02 o_0_7_6_5_VRTX + x_0_7_6_5_AMD + x_0_7_6_5_AMGN
 + x_0_7_6_5_ASML + x_0_7_6_5_DLTR + x_0_7_6_5_MTCH + x_0_7_6_5_NFLX
 + x_0_7_6_5_QCOM + x_0_7_6_5_SBUX + x_0_7_6_5_TSLA + x_0_7_6_5_VRTX
 - 0.585995663026 x_0_7_6_AMD - 1.03569913377 x_0_7_6_AMGN
 - 1.18402659232 x_0_7_6_ASML - 0.929233439366 x_0_7_6_DLTR
 - 1.19079067657 x_0_7_6_MTCH - 0.983187902025 x_0_7_6_NFLX
 - 0.951274157605 x_0_7_6_QCOM - 0.867395926077 x_0_7_6_SBUX
 - 0.891307026583 x_0_7_6_TSLA - 1.15142296244 x_0_7_6_VRTX = 0
budget_in_0_7_7: 0.02 o_0_7_7_AMD + 0.02 o_0_7_7_AMGN + 0.02 o_0_7_7_ASML
 + 0.02 o_0_7_7_DLTR + 0.02 o_0_7_7_MTCH + 0.02 o_0_7_7_NFLX
 + 0.02 o_0_7_7_QCOM + 0.02 o_0_7_7_SBUX + 0.02 o_0_7_7_TSLA
 + 0.02 o_0_7_7_VRTX + x_0_7_7_AMD + x_0_7_7_AMGN + x_0_7_7_ASML
 + x_0_7_7_DLTR + x_0_7_7_MTCH + x_0_7_7_NFLX + x_0_7_7_QCOM + x_0_7_7_SBUX
 + x_0_7_7_TSLA + x_0_7_7_VRTX - 1.06429517472 x_0_7_AMD
 - 1.10989245697 x_0_7_AMGN - 1.01659391217 x_0_7_ASML
 - 0.949523265291 x_0_7_DLTR - 0.963874259775 x_0_7_MTCH
 - 0.926513097924 x_0_7_NFLX - 1.09876524362 x_0_7_QCOM
 - 0.972466711832 x_0_7_SBUX - 1.12799377333 x_0_7_TSLA
 - 0.989128882071 x_0_7_VRTX = 0
budget_in_0_7_7_0: 0.02 o_0_7_7_0_AMD + 0.02 o_0_7_7_0_AMGN
 + 0.02 o_0_7_7_0_ASML + 0.02 o_0_7_7_0_DLTR + 0.02 o_0_7_7_0_MTCH
 + 0.02 o_0_7_7_0_NFLX + 0.02 o_0_7_7_0_QCOM + 0.02 o_0_7_7_0_SBUX
 + 0.02 o_0_7_7_0_TSLA + 0.02 o_0_7_7_0_VRTX + x_0_7_7_0_AMD + x_0_7_7_0_AMGN
 + x_0_7_7_0_ASML + x_0_7_7_0_DLTR + x_0_7_7_0_MTCH + x_0_7_7_0_NFLX
 + x_0_7_7_0_QCOM + x_0_7_7_0_SBUX + x_0_7_7_0_TSLA + x_0_7_7_0_VRTX
 - 1.05364921378 x_0_7_7_AMD - 0.818171849341 x_0_7_7_AMGN
 - 0.953643447184 x_0_7_7_ASML - 1.03231944273 x_0_7_7_DLTR
 - 1.11639524579 x_0_7_7_MTCH - 1.07375297771 x_0_7_7_NFLX
 - 1.1195439021 x_0_7_7_QCOM - 1.00757601544 x_0_7_7_SBUX
 - 0.955344087007 x_0_7_7_TSLA - 0.751707597404 x_0_7_7_VRTX = 0
budget_in_0_7_7_1: 0.02 o_0_7_7_1_AMD + 0.02 o_0_7_7_1_AMGN
 + 0.02 o_0_7_7_1_ASML + 0.02 o_0_7_7_1_DLTR + 0.02 o_0_7_7_1_MTCH
 + 0.02 o_0_7_7_1_NFLX + 0.02 o_0_7_7_1_QCOM + 0.02 o_0_7_7_1_SBUX
 + 0.02 o_0_7_7_1_TSLA + 0.02 o_0_7_7_1_VRTX + x_0_7_7_1_AMD + x_0_7_7_1_AMGN
 + x_0_7_7_1_ASML + x_0_7_7_1_DLTR + x_0_7_7_1_MTCH + x_0_7_7_1_NFLX
 + x_0_7_7_1_QCOM + x_0_7_7_1_SBUX + x_0_7_7_1_TSLA + x_0_7_7_1_VRTX
 - 0.977059036146 x_0_7_7_AMD - 1.20894761562 x_0_7_7_AMGN
 - 1.28239683275 x_0_7_7_ASML - 0.956039927346 x_0_7_7_DLTR
 - 0.80880714803 x_0_7_7_MTCH - 0.744609156771 x_0_7_7_NFLX
 - 1.30525839478 x_0_7_7_QCOM - 0.940459144268 x_0_7_7_SBUX
 - 0.842053479564 x_0_7_7_TSLA - 1.24282553258 x_0_7_7_VRTX = 0
budget_in_0_7_7_2: 0.02 o_0_7_7_2_AMD + 0.02 o_0_7_7_2_AMGN
 + 0.02 o_0_7_7_2_ASML + 0.02 o_0_7_7_2_DLTR + 0.02 o_0_7_7_2_MTCH
 + 0.02 o_0_7_7_2_NFLX + 0.02 o_0_7_7_2_QCOM + 0.02 o_0_7_7_2_SBUX
 + 0.02 o_0_7_7_2_TSLA + 0.02 o_0_7_7_2_VRTX + x_0_7_7_2_AMD + x_0_7_7_2_AMGN
 + x_0_7_7_2_ASML + x_0_7_7_2_DLTR + x_0_7_7_2_MTCH + x_0_7_7_2_NFLX
 + x_0_7_7_2_QCOM + x_0_7_7_2_SBUX + x_0_7_7_2_TSLA + x_0_7_7_2_VRTX
 - 0.739359442785 x_0_7_7_AMD - 0.875947611103 x_0_7_7_AMGN
 - 1.15460543136 x_0_7_7_ASML - 1.16605998086 x_0_7_7_DLTR
 - 0.947259152101 x_0_7_7_MTCH - 0.7934281847 x_0_7_7_NFLX
 - 1.05639212388 x_0_7_7_QCOM - 0.872324990284 x_0_7_7_SBUX
 - 1.1726499285 x_0_7_7_TSLA - 1.20049748246 x_0_7_7_VRTX = 0
budget_in_0_7_7_3: 0.02 o_0_7_7_3_AMD + 0.02 o_0_7_7_3_AMGN
 + 0.02 o_0_7_7_3_ASML + 0.02 o_0_7_7_3_DLTR + 0.02 o_0_7_7_3_MTCH
 + 0.02 o_0_7_7_3_NFLX + 0.02 o_0_7_7_3_QCOM + 0.02 o_0_7_7_3_SBUX
 + 0.02 o_0_7_7_3_TSLA + 0.02 o_0_7_7_3_VRTX + x_0_7_7_3_AMD + x_0_7_7_3_AMGN
 + x_0_7_7_3_ASML + x_0_7_7_3_DLTR + x_0_7_7_3_MTCH + x_0_7_7_3_NFLX
 + x_0_7_7_3_QCOM + x_0_7_7_3_SBUX + x_0_7_7_3_TSLA + x_0_7_7_3_VRTX
 - 1.07053055308 x_0_7_7_AMD - 0.879588976858 x_0_7_7_AMGN
 - 0.661166822921 x_0_7_7_ASML - 1.18854808887 x_0_7_7_DLTR
 - 1.00817431417 x_0_7_7_MTCH - 1.24323590081 x_0_7_7_NFLX
 - 1.07125402028 x_0_7_7_QCOM - 0.944616337093 x_0_7_7_SBUX
 - 0.986524199308 x_0_7_7_TSLA - 0.850919865987 x_0_7_7_VRTX = 0
budget_in_0_7_7_4: 0.02 o_0_7_7_4_AMD + 0.02 o_0_7_7_4_AMGN
 + 0.02 o_0_7_7_4_ASML + 0.02 o_0_7_7_4_DLTR + 0.02 o_0_7_7_4_MTCH
 + 0.02 o_0_7_7_4_NFLX + 0.02 o_0_7_7_4_QCOM + 0.02 o_0_7_7_4_SBUX
 + 0.02 o_0_7_7_4_TSLA + 0.02 o_0_7_7_4_VRTX + x_0_7_7_4_AMD + x_0_7_7_4_AMGN
 + x_0_7_7_4_ASML + x_0_7_7_4_DLTR + x_0_7_7_4_MTCH + x_0_7_7_4_NFLX
 + x_0_7_7_4_QCOM + x_0_7_7_4_SBUX + x_0_7_7_4_TSLA + x_0_7_7_4_VRTX
 - 1.23215790665 x_0_7_7_AMD - 0.933488954407 x_0_7_7_AMGN
 - 1.00285755597 x_0_7_7_ASML - 1.00313621706 x_0_7_7_DLTR
 - 1.00273285583 x_0_7_7_MTCH - 1.00284835326 x_0_7_7_NFLX
 - 1.00351595931 x_0_7_7_QCOM - 1.00331496557 x_0_7_7_SBUX
 - 1.32066388626 x_0_7_7_TSLA - 1.01847960393 x_0_7_7_VRTX = 0
budget_in_0_7_7_5: 0.02 o_0_7_7_5_AMD + 0.02 o_0_7_7_5_AMGN
 + 0.02 o_0_7_7_5_ASML + 0.02 o_0_7_7_5_DLTR + 0.02 o_0_7_7_5_MTCH
 + 0.02 o_0_7_7_5_NFLX + 0.02 o_0_7_7_5_QCOM + 0.02 o_0_7_7_5_SBUX
 + 0.02 o_0_7_7_5_TSLA + 0.02 o_0_7_7_5_VRTX + x_0_7_7_5_AMD + x_0_7_7_5_AMGN
 + x_0_7_7_5_ASML + x_0_7_7_5_DLTR + x_0_7_7_5_MTCH + x_0_7_7_5_NFLX
 + x_0_7_7_5_QCOM + x_0_7_7_5_SBUX + x_0_7_7_5_TSLA + x_0_7_7_5_VRTX
 - 0.585995663026 x_0_7_7_AMD - 1.03569913377 x_0_7_7_AMGN
 - 1.18402659232 x_0_7_7_ASML - 0.929233439366 x_0_7_7_DLTR
 - 1.19079067657 x_0_7_7_MTCH - 0.983187902025 x_0_7_7_NFLX
 - 0.951274157605 x_0_7_7_QCOM - 0.867395926077 x_0_7_7_SBUX
 - 0.891307026583 x_0_7_7_TSLA - 1.15142296244 x_0_7_7_VRTX = 0
budget_in_0_8: 0.02 o_0_8_AMD + 0.02 o_0_8_AMGN + 0.02 o_0_8_ASML
 + 0.02 o_0_8_DLTR + 0.02 o_0_8_MTCH + 0.02 o_0_8_NFLX + 0.02 o_0_8_QCOM
 + 0.02 o_0_8_SBUX + 0.02 o_0_8_TSLA + 0.02 o_0_8_VRTX + x_0_8_AMD
 + x_0_8_AMGN + x_0_8_ASML + x_0_8_DLTR + x_0_8_MTCH + x_0_8_NFLX + x_0_8_QCOM
 + x_0_8_SBUX + x_0_8_TSLA + x_0_8_VRTX - 0.972336540453 x_0_AMD
 - 1.01073392458 x_0_AMGN - 1.0568025476 x_0_ASML - 0.96943253147 x_0_DLTR
 - 1.06991817442 x_0_MTCH - 1.02221245631 x_0_NFLX - 0.859725808514 x_0_QCOM
 - 1.16644938366 x_0_SBUX - 0.986239539852 x_0_TSLA - 1.00667583772 x_0_VRTX
 = 0
budget_in_0_8_0: 0.02 o_0_8_0_AMD + 0.02 o_0_8_0_AMGN + 0.02 o_0_8_0_ASML
 + 0.02 o_0_8_0_DLTR + 0.02 o_0_8_0_MTCH + 0.02 o_0_8_0_NFLX
 + 0.02 o_0_8_0_QCOM + 0.02 o_0_8_0_SBUX + 0.02 o_0_8_0_TSLA
 + 0.02 o_0_8_0_VRTX + x_0_8_0_AMD + x_0_8_0_AMGN + x_0_8_0_ASML
 + x_0_8_0_DLTR + x_0_8_0_MTCH + x_0_8_0_NFLX + x_0_8_0_QCOM + x_0_8_0_SBUX
 + x_0_8_0_TSLA + x_0_8_0_VRTX - 0.96241848816 x_0_8_AMD
 - 1.08690542513 x_0_8_AMGN - 0.966418464057 x_0_8_ASML
 - 1.00713245319 x_0_8_DLTR - 1.17362316411 x_0_8_MTCH
 - 0.889751176224 x_0_8_NFLX - 0.981945309162 x_0_8_QCOM
 - 0.993265089565 x_0_8_SBUX - 0.979016562651 x_0_8_TSLA
 - 1.00955107962 x_0_8_VRTX = 0
budget_in_0_8_0_0: 0.02 o_0_8_0_0_AMD + 0.02 o_0_8_0_0_AMGN
 + 0.02 o_0_8_0_0_ASML + 0.02 o_0_8_0_0_DLTR + 0.02 o_0_8_0_0_MTCH
 + 0.02 o_0_8_0_0_NFLX + 0.02 o_0_8_0_0_QCOM + 0.02 o_0_8_0_0_SBUX
 + 0.02 o_0_8_0_0_TSLA + 0.02 o_0_8_0_0_VRTX + x_0_8_0_0_AMD + x_0_8_0_0_AMGN
 + x_0_8_0_0_ASML + x_0_8_0_0_DLTR + x_0_8_0_0_MTCH + x_0_8_0_0_NFLX
 + x_0_8_0_0_QCOM + x_0_8_0_0_SBUX + x_0_8_0_0_TSLA + x_0_8_0_0_VRTX
 - 1.05364921378 x_0_8_0_AMD - 0.818171849341 x_0_8_0_AMGN
 - 0.953643447184 x_0_8_0_ASML - 1.03231944273 x_0_8_0_DLTR
 - 1.11639524579 x_0_8_0_MTCH - 1.07375297771 x_0_8_0_NFLX
 - 1.1195439021 x_0_8_0_QCOM - 1.00757601544 x_0_8_0_SBUX
 - 0.955344087007 x_0_8_0_TSLA - 0.751707597404 x_0_8_0_VRTX = 0
budget_in_0_8_0_1: 0.02 o_0_8_0_1_AMD + 0.02 o_0_8_0_1_AMGN
 + 0.02 o_0_8_0_1_ASML + 0.02 o_0_8_0_1_DLTR + 0.02 o_0_8_0_1_MTCH
 + 0.02 o_0_8_0_1_NFLX + 0.02 o_0_8_0_1_QCOM + 0.02 o_0_8_0_1_SBUX
 + 0.02 o_0_8_0_1_TSLA + 0.02 o_0_8_0_1_VRTX + x_0_8_0_1_AMD + x_0_8_0_1_AMGN
 + x_0_8_0_1_ASML + x_0_8_0_1_DLTR + x_0_8_0_1_MTCH + x_0_8_0_1_NFLX
 + x_0_8_0_1_QCOM + x_0_8_0_1_SBUX + x_0_8_0_1_TSLA + x_0_8_0_1_VRTX
 - 0.977059036146 x_0_8_0_AMD - 1.20894761562 x_0_8_0_AMGN
 - 1.28239683275 x_0_8_0_ASML - 0.956039927346 x_0_8_0_DLTR
 - 0.80880714803 x_0_8_0_MTCH - 0.744609156771 x_0_8_0_NFLX
 - 1.30525839478 x_0_8_0_QCOM - 0.940459144268 x_0_8_0_SBUX
 - 0.842053479564 x_0_8_0_TSLA - 1.24282553258 x_0_8_0_VRTX = 0
budget_in_0_8_0_2: 0.02 o_0_8_0_2_AMD + 0.02 o_0_8_0_2_AMGN
 + 0.02 o_0_8_0_2_ASML + 0.02 o_0_8_0_2_DLTR + 0.02 o_0_8_0_2_MTCH
 + 0.02 o_0_8_0_2_NFLX + 0.02 o_0_8_0_2_QCOM + 0.02 o_0_8_0_2_SBUX
 + 0.02 o_0_8_0_2_TSLA + 0.02 o_0_8_0_2_VRTX + x_0_8_0_2_AMD + x_0_8_0_2_AMGN
 + x_0_8_0_2_ASML + x_0_8_0_2_DLTR + x_0_8_0_2_MTCH + x_0_8_0_2_NFLX
 + x_0_8_0_2_QCOM + x_0_8_0_2_SBUX + x_0_8_0_2_TSLA + x_0_8_0_2_VRTX
 - 0.739359442785 x_0_8_0_AMD - 0.875947611103 x_0_8_0_AMGN
 - 1.15460543136 x_0_8_0_ASML - 1.16605998086 x_0_8_0_DLTR
 - 0.947259152101 x_0_8_0_MTCH - 0.7934281847 x_0_8_0_NFLX
 - 1.05639212388 x_0_8_0_QCOM - 0.872324990284 x_0_8_0_SBUX
 - 1.1726499285 x_0_8_0_TSLA - 1.20049748246 x_0_8_0_VRTX = 0
budget_in_0_8_0_3: 0.02 o_0_8_0_3_AMD + 0.02 o_0_8_0_3_AMGN
 + 0.02 o_0_8_0_3_ASML + 0.02 o_0_8_0_3_DLTR + 0.02 o_0_8_0_3_MTCH
 + 0.02 o_0_8_0_3_NFLX + 0.02 o_0_8_0_3_QCOM + 0.02 o_0_8_0_3_SBUX
 + 0.02 o_0_8_0_3_TSLA + 0.02 o_0_8_0_3_VRTX + x_0_8_0_3_AMD + x_0_8_0_3_AMGN
 + x_0_8_0_3_ASML + x_0_8_0_3_DLTR + x_0_8_0_3_MTCH + x_0_8_0_3_NFLX
 + x_0_8_0_3_QCOM + x_0_8_0_3_SBUX + x_0_8_0_3_TSLA + x_0_8_0_3_VRTX
 - 1.07053055308 x_0_8_0_AMD - 0.879588976858 x_0_8_0_AMGN
 - 0.661166822921 x_0_8_0_ASML - 1.18854808887 x_0_8_0_DLTR
 - 1.00817431417 x_0_8_0_MTCH - 1.24323590081 x_0_8_0_NFLX
 - 1.07125402028 x_0_8_0_QCOM - 0.944616337093 x_0_8_0_SBUX
 - 0.986524199308 x_0_8_0_TSLA - 0.850919865987 x_0_8_0_VRTX = 0
budget_in_0_8_0_4: 0.02 o_0_8_0_4_AMD + 0.02 o_0_8_0_4_AMGN
 + 0.02 o_0_8_0_4_ASML + 0.02 o_0_8_0_4_DLTR + 0.02 o_0_8_0_4_MTCH
 + 0.02 o_0_8_0_4_NFLX + 0.02 o_0_8_0_4_QCOM + 0.02 o_0_8_0_4_SBUX
 + 0.02 o_0_8_0_4_TSLA + 0.02 o_0_8_0_4_VRTX + x_0_8_0_4_AMD + x_0_8_0_4_AMGN
 + x_0_8_0_4_ASML + x_0_8_0_4_DLTR + x_0_8_0_4_MTCH + x_0_8_0_4_NFLX
 + x_0_8_0_4_QCOM + x_0_8_0_4_SBUX + x_0_8_0_4_TSLA + x_0_8_0_4_VRTX
 - 1.23215790665 x_0_8_0_AMD - 0.933488954407 x_0_8_0_AMGN
 - 1.00285755597 x_0_8_0_ASML - 1.00313621706 x_0_8_0_DLTR
 - 1.00273285583 x_0_8_0_MTCH - 1.00284835326 x_0_8_0_NFLX
 - 1.00351595931 x_0_8_0_QCOM - 1.00331496557 x_0_8_0_SBUX
 - 1.32066388626 x_0_8_0_TSLA - 1.01847960393 x_0_8_0_VRTX = 0
budget_in_0_8_0_5: 0.02 o_0_8_0_5_AMD + 0.02 o_0_8_0_5_AMGN
 + 0.02 o_0_8_0_5_ASML + 0.02 o_0_8_0_5_DLTR + 0.02 o_0_8_0_5_MTCH
 + 0.02 o_0_8_0_5_NFLX + 0.02 o_0_8_0_5_QCOM + 0.02 o_0_8_0_5_SBUX
 + 0.02 o_0_8_0_5_TSLA + 0.02 o_0_8_0_5_VRTX + x_0_8_0_5_AMD + x_0_8_0_5_AMGN
 + x_0_8_0_5_ASML + x_0_8_0_5_DLTR + x_0_8_0_5_MTCH + x_0_8_0_5_NFLX
 + x_0_8_0_5_QCOM + x_0_8_0_5_SBUX + x_0_8_0_5_TSLA + x_0_8_0_5_VRTX
 - 0.585995663026 x_0_8_0_AMD - 1.03569913377 x_0_8_0_AMGN
 - 1.18402659232 x_0_8_0_ASML - 0.929233439366 x_0_8_0_DLTR
 - 1.19079067657 x_0_8_0_MTCH - 0.983187902025 x_0_8_0_NFLX
 - 0.951274157605 x_0_8_0_QCOM - 0.867395926077 x_0_8_0_SBUX
 - 0.891307026583 x_0_8_0_TSLA - 1.15142296244 x_0_8_0_VRTX = 0
budget_in_0_8_1: 0.02 o_0_8_1_AMD + 0.02 o_0_8_1_AMGN + 0.02 o_0_8_1_ASML
 + 0.02 o_0_8_1_DLTR + 0.02 o_0_8_1_MTCH + 0.02 o_0_8_1_NFLX
 + 0.02 o_0_8_1_QCOM + 0.02 o_0_8_1_SBUX + 0.02 o_0_8_1_TSLA
 + 0.02 o_0_8_1_VRTX + x_0_8_1_AMD + x_0_8_1_AMGN + x_0_8_1_ASML
 + x_0_8_1_DLTR + x_0_8_1_MTCH + x_0_8_1_NFLX + x_0_8_1_QCOM + x_0_8_1_SBUX
 + x_0_8_1_TSLA + x_0_8_1_VRTX - 0.977233014136 x_0_8_AMD
 - 0.948942094486 x_0_8_AMGN - 1.01837968137 x_0_8_ASML
 - 1.02159515055 x_0_8_DLTR - 1.04465476071 x_0_8_MTCH
 - 1.02637143926 x_0_8_NFLX - 0.958742662682 x_0_8_QCOM
 - 0.993097015219 x_0_8_SBUX - 0.930608290696 x_0_8_TSLA
 - 1.02359326044 x_0_8_VRTX = 0
budget_in_0_8_1_0: 0.02 o_0_8_1_0_AMD + 0.02 o_0_8_1_0_AMGN
 + 0.02 o_0_8_1_0_ASML + 0.02 o_0_8_1_0_DLTR + 0.02 o_0_8_1_0_MTCH
 + 0.02 o_0_8_1_0_NFLX + 0.02 o_0_8_1_0_QCOM + 0.02 o_0_8_1_0_SBUX
 + 0.02 o_0_8_1_0_TSLA + 0.02 o_0_8_1_0_VRTX + x_0_8_1_0_AMD + x_0_8_1_0_AMGN
 + x_0_8_1_0_ASML + x_0_8_1_0_DLTR + x_0_8_1_0_MTCH + x_0_8_1_0_NFLX
 + x_0_8_1_0_QCOM + x_0_8_1_0_SBUX + x_0_8_1_0_TSLA + x_0_8_1_0_VRTX
 - 1.05364921378 x_0_8_1_AMD - 0.818171849341 x_0_8_1_AMGN
 - 0.953643447184 x_0_8_1_ASML - 1.03231944273 x_0_8_1_DLTR
 - 1.11639524579 x_0_8_1_MTCH - 1.07375297771 x_0_8_1_NFLX
 - 1.1195439021 x_0_8_1_QCOM - 1.00757601544 x_0_8_1_SBUX
 - 0.955344087007 x_0_8_1_TSLA - 0.751707597404 x_0_8_1_VRTX = 0
budget_in_0_8_1_1: 0.02 o_0_8_1_1_AMD + 0.02 o_0_8_1_1_AMGN
 + 0.02 o_0_8_1_1_ASML + 0.02 o_0_8_1_1_DLTR + 0.02 o_0_8_1_1_MTCH
 + 0.02 o_0_8_1_1_NFLX + 0.02 o_0_8_1_1_QCOM + 0.02 o_0_8_1_1_SBUX
 + 0.02 o_0_8_1_1_TSLA + 0.02 o_0_8_1_1_VRTX + x_0_8_1_1_AMD + x_0_8_1_1_AMGN
 + x_0_8_1_1_ASML + x_0_8_1_1_DLTR + x_0_8_1_1_MTCH + x_0_8_1_1_NFLX
 + x_0_8_1_1_QCOM + x_0_8_1_1_SBUX + x_0_8_1_1_TSLA + x_0_8_1_1_VRTX
 - 0.977059036146 x_0_8_1_AMD - 1.20894761562 x_0_8_1_AMGN
 - 1.28239683275 x_0_8_1_ASML - 0.956039927346 x_0_8_1_DLTR
 - 0.80880714803 x_0_8_1_MTCH - 0.744609156771 x_0_8_1_NFLX
 - 1.30525839478 x_0_8_1_QCOM - 0.940459144268 x_0_8_1_SBUX
 - 0.842053479564 x_0_8_1_TSLA - 1.24282553258 x_0_8_1_VRTX = 0
budget_in_0_8_1_2: 0.02 o_0_8_1_2_AMD + 0.02 o_0_8_1_2_AMGN
 + 0.02 o_0_8_1_2_ASML + 0.02 o_0_8_1_2_DLTR + 0.02 o_0_8_1_2_MTCH
 + 0.02 o_0_8_1_2_NFLX + 0.02 o_0_8_1_2_QCOM + 0.02 o_0_8_1_2_SBUX
 + 0.02 o_0_8_1_2_TSLA + 0.02 o_0_8_1_2_VRTX + x_0_8_1_2_AMD + x_0_8_1_2_AMGN
 + x_0_8_1_2_ASML + x_0_8_1_2_DLTR + x_0_8_1_2_MTCH + x_0_8_1_2_NFLX
 + x_0_8_1_2_QCOM + x_0_8_1_2_SBUX + x_0_8_1_2_TSLA + x_0_8_1_2_VRTX
 - 0.739359442785 x_0_8_1_AMD - 0.875947611103 x_0_8_1_AMGN
 - 1.15460543136 x_0_8_1_ASML - 1.16605998086 x_0_8_1_DLTR
 - 0.947259152101 x_0_8_1_MTCH - 0.7934281847 x_0_8_1_NFLX
 - 1.05639212388 x_0_8_1_QCOM - 0.872324990284 x_0_8_1_SBUX
 - 1.1726499285 x_0_8_1_TSLA - 1.20049748246 x_0_8_1_VRTX = 0
budget_in_0_8_1_3: 0.02 o_0_8_1_3_AMD + 0.02 o_0_8_1_3_AMGN
 + 0.02 o_0_8_1_3_ASML + 0.02 o_0_8_1_3_DLTR + 0.02 o_0_8_1_3_MTCH
 + 0.02 o_0_8_1_3_NFLX + 0.02 o_0_8_1_3_QCOM + 0.02 o_0_8_1_3_SBUX
 + 0.02 o_0_8_1_3_TSLA + 0.02 o_0_8_1_3_VRTX + x_0_8_1_3_AMD + x_0_8_1_3_AMGN
 + x_0_8_1_3_ASML + x_0_8_1_3_DLTR + x_0_8_1_3_MTCH + x_0_8_1_3_NFLX
 + x_0_8_1_3_QCOM + x_0_8_1_3_SBUX + x_0_8_1_3_TSLA + x_0_8_1_3_VRTX
 - 1.07053055308 x_0_8_1_AMD - 0.879588976858 x_0_8_1_AMGN
 - 0.661166822921 x_0_8_1_ASML - 1.18854808887 x_0_8_1_DLTR
 - 1.00817431417 x_0_8_1_MTCH - 1.24323590081 x_0_8_1_NFLX
 - 1.07125402028 x_0_8_1_QCOM - 0.944616337093 x_0_8_1_SBUX
 - 0.986524199308 x_0_8_1_TSLA - 0.850919865987 x_0_8_1_VRTX = 0
budget_in_0_8_1_4: 0.02 o_0_8_1_4_AMD + 0.02 o_0_8_1_4_AMGN
 + 0.02 o_0_8_1_4_ASML + 0.02 o_0_8_1_4_DLTR + 0.02 o_0_8_1_4_MTCH
 + 0.02 o_0_8_1_4_NFLX + 0.02 o_0_8_1_4_QCOM + 0.02 o_0_8_1_4_SBUX
 + 0.02 o_0_8_1_4_TSLA + 0.02 o_0_8_1_4_VRTX + x_0_8_1_4_AMD + x_0_8_1_4_AMGN
 + x_0_8_1_4_ASML + x_0_8_1_4_DLTR + x_0_8_1_4_MTCH + x_0_8_1_4_NFLX
 + x_0_8_1_4_QCOM + x_0_8_1_4_SBUX + x_0_8_1_4_TSLA + x_0_8_1_4_VRTX
 - 1.23215790665 x_0_8_1_AMD - 0.933488954407 x_0_8_1_AMGN
 - 1.00285755597 x_0_8_1_ASML - 1.00313621706 x_0_8_1_DLTR
 - 1.00273285583 x_0_8_1_MTCH - 1.00284835326 x_0_8_1_NFLX
 - 1.00351595931 x_0_8_1_QCOM - 1.00331496557 x_0_8_1_SBUX
 - 1.32066388626 x_0_8_1_TSLA - 1.01847960393 x_0_8_1_VRTX = 0
budget_in_0_8_1_5: 0.02 o_0_8_1_5_AMD + 0.02 o_0_8_1_5_AMGN
 + 0.02 o_0_8_1_5_ASML + 0.02 o_0_8_1_5_DLTR + 0.02 o_0_8_1_5_MTCH
 + 0.02 o_0_8_1_5_NFLX + 0.02 o_0_8_1_5_QCOM + 0.02 o_0_8_1_5_SBUX
 + 0.02 o_0_8_1_5_TSLA + 0.02 o_0_8_1_5_VRTX + x_0_8_1_5_AMD + x_0_8_1_5_AMGN
 + x_0_8_1_5_ASML + x_0_8_1_5_DLTR + x_0_8_1_5_MTCH + x_0_8_1_5_NFLX
 + x_0_8_1_5_QCOM + x_0_8_1_5_SBUX + x_0_8_1_5_TSLA + x_0_8_1_5_VRTX
 - 0.585995663026 x_0_8_1_AMD - 1.03569913377 x_0_8_1_AMGN
 - 1.18402659232 x_0_8_1_ASML - 0.929233439366 x_0_8_1_DLTR
 - 1.19079067657 x_0_8_1_MTCH - 0.983187902025 x_0_8_1_NFLX
 - 0.951274157605 x_0_8_1_QCOM - 0.867395926077 x_0_8_1_SBUX
 - 0.891307026583 x_0_8_1_TSLA - 1.15142296244 x_0_8_1_VRTX = 0
budget_in_0_8_2: 0.02 o_0_8_2_AMD + 0.02 o_0_8_2_AMGN + 0.02 o_0_8_2_ASML
 + 0.02 o_0_8_2_DLTR + 0.02 o_0_8_2_MTCH + 0.02 o_0_8_2_NFLX
 + 0.02 o_0_8_2_QCOM + 0.02 o_0_8_2_SBUX + 0.02 o_0_8_2_TSLA
 + 0.02 o_0_8_2_VRTX + x_0_8_2_AMD + x_0_8_2_AMGN + x_0_8_2_ASML
 + x_0_8_2_DLTR + x_0_8_2_MTCH + x_0_8_2_NFLX + x_0_8_2_QCOM + x_0_8_2_SBUX
 + x_0_8_2_TSLA + x_0_8_2_VRTX - 1.06844410226 x_0_8_AMD
 - 1.0214645984 x_0_8_AMGN - 1.00668679697 x_0_8_ASML
 - 1.04423130986 x_0_8_DLTR - 0.949671554363 x_0_8_MTCH
 - 1.03309879738 x_0_8_NFLX - 0.99111313265 x_0_8_QCOM
 - 1.02397543285 x_0_8_SBUX - 0.967333228097 x_0_8_TSLA
 - 0.961532351943 x_0_8_VRTX = 0
budget_in_0_8_2_0: 0.02 o_0_8_2_0_AMD + 0.02 o_0_8_2_0_AMGN
 + 0.02 o_0_8_2_0_ASML + 0.02 o_0_8_2_0_DLTR + 0.02 o_0_8_2_0_MTCH
 + 0.02 o_0_8_2_0_NFLX + 0.02 o_0_8_2_0_QCOM + 0.02 o_0_8_2_0_SBUX
 + 0.02 o_0_8_2_0_TSLA + 0.02 o_0_8_2_0_VRTX + x_0_8_2_0_AMD + x_0_8_2_0_AMGN
 + x_0_8_2_0_ASML + x_0_8_2_0_DLTR + x_0_8_2_0_MTCH + x_0_8_2_0_NFLX
 + x_0_8_2_0_QCOM + x_0_8_2_0_SBUX + x_0_8_2_0_TSLA + x_0_8_2_0_VRTX
 - 1.05364921378 x_0_8_2_AMD - 0.818171849341 x_0_8_2_AMGN
 - 0.953643447184 x_0_8_2_ASML - 1.03231944273 x_0_8_2_DLTR
 - 1.11639524579 x_0_8_2_MTCH - 1.07375297771 x_0_8_2_NFLX
 - 1.1195439021 x_0_8_2_QCOM - 1.00757601544 x_0_8_2_SBUX
 - 0.955344087007 x_0_8_2_TSLA - 0.751707597404 x_0_8_2_VRTX = 0
budget_in_0_8_2_1: 0.02 o_0_8_2_1_AMD + 0.02 o_0_8_2_1_AMGN
 + 0.02 o_0_8_2_1_ASML + 0.02 o_0_8_2_1_DLTR + 0.02 o_0_8_2_1_MTCH
 + 0.02 o_0_8_2_1_NFLX + 0.02 o_0_8_2_1_QCOM + 0.02 o_0_8_2_1_SBUX
 + 0.02 o_0_8_2_1_TSLA + 0.02 o_0_8_2_1_VRTX + x_0_8_2_1_AMD + x_0_8_2_1_AMGN
 + x_0_8_2_1_ASML + x_0_8_2_1_DLTR + x_0_8_2_1_MTCH + x_0_8_2_1_NFLX
 + x_0_8_2_1_QCOM + x_0_8_2_1_SBUX + x_0_8_2_1_TSLA + x_0_8_2_1_VRTX
 - 0.977059036146 x_0_8_2_AMD - 1.20894761562 x_0_8_2_AMGN
 - 1.28239683275 x_0_8_2_ASML - 0.956039927346 x_0_8_2_DLTR
 - 0.80880714803 x_0_8_2_MTCH - 0.744609156771 x_0_8_2_NFLX
 - 1.30525839478 x_0_8_2_QCOM - 0.940459144268 x_0_8_2_SBUX
 - 0.842053479564 x_0_8_2_TSLA - 1.24282553258 x_0_8_2_VRTX = 0
budget_in_0_8_2_2: 0.02 o_0_8_2_2_AMD + 0.02 o_0_8_2_2_AMGN
 + 0.02 o_0_8_2_2_ASML + 0.02 o_0_8_2_2_DLTR + 0.02 o_0_8_2_2_MTCH
 + 0.02 o_0_8_2_2_NFLX + 0.02 o_0_8_2_2_QCOM + 0.02 o_0_8_2_2_SBUX
 + 0.02 o_0_8_2_2_TSLA + 0.02 o_0_8_2_2_VRTX + x_0_8_2_2_AMD + x_0_8_2_2_AMGN
 + x_0_8_2_2_ASML + x_0_8_2_2_DLTR + x_0_8_2_2_MTCH + x_0_8_2_2_NFLX
 + x_0_8_2_2_QCOM + x_0_8_2_2_SBUX + x_0_8_2_2_TSLA + x_0_8_2_2_VRTX
 - 0.739359442785 x_0_8_2_AMD - 0.875947611103 x_0_8_2_AMGN
 - 1.15460543136 x_0_8_2_ASML - 1.16605998086 x_0_8_2_DLTR
 - 0.947259152101 x_0_8_2_MTCH - 0.7934281847 x_0_8_2_NFLX
 - 1.05639212388 x_0_8_2_QCOM - 0.872324990284 x_0_8_2_SBUX
 - 1.1726499285 x_0_8_2_TSLA - 1.20049748246 x_0_8_2_VRTX = 0
budget_in_0_8_2_3: 0.02 o_0_8_2_3_AMD + 0.02 o_0_8_2_3_AMGN
 + 0.02 o_0_8_2_3_ASML + 0.02 o_0_8_2_3_DLTR + 0.02 o_0_8_2_3_MTCH
 + 0.02 o_0_8_2_3_NFLX + 0.02 o_0_8_2_3_QCOM + 0.02 o_0_8_2_3_SBUX
 + 0.02 o_0_8_2_3_TSLA + 0.02 o_0_8_2_3_VRTX + x_0_8_2_3_AMD + x_0_8_2_3_AMGN
 + x_0_8_2_3_ASML + x_0_8_2_3_DLTR + x_0_8_2_3_MTCH + x_0_8_2_3_NFLX
 + x_0_8_2_3_QCOM + x_0_8_2_3_SBUX + x_0_8_2_3_TSLA + x_0_8_2_3_VRTX
 - 1.07053055308 x_0_8_2_AMD - 0.879588976858 x_0_8_2_AMGN
 - 0.661166822921 x_0_8_2_ASML - 1.18854808887 x_0_8_2_DLTR
 - 1.00817431417 x_0_8_2_MTCH - 1.24323590081 x_0_8_2_NFLX
 - 1.07125402028 x_0_8_2_QCOM - 0.944616337093 x_0_8_2_SBUX
 - 0.986524199308 x_0_8_2_TSLA - 0.850919865987 x_0_8_2_VRTX = 0
budget_in_0_8_2_4: 0.02 o_0_8_2_4_AMD + 0.02 o_0_8_2_4_AMGN
 + 0.02 o_0_8_2_4_ASML + 0.02 o_0_8_2_4_DLTR + 0.02 o_0_8_2_4_MTCH
 + 0.02 o_0_8_2_4_NFLX + 0.02 o_0_8_2_4_QCOM + 0.02 o_0_8_2_4_SBUX
 + 0.02 o_0_8_2_4_TSLA + 0.02 o_0_8_2_4_VRTX + x_0_8_2_4_AMD + x_0_8_2_4_AMGN
 + x_0_8_2_4_ASML + x_0_8_2_4_DLTR + x_0_8_2_4_MTCH + x_0_8_2_4_NFLX
 + x_0_8_2_4_QCOM + x_0_8_2_4_SBUX + x_0_8_2_4_TSLA + x_0_8_2_4_VRTX
 - 1.23215790665 x_0_8_2_AMD - 0.933488954407 x_0_8_2_AMGN
 - 1.00285755597 x_0_8_2_ASML - 1.00313621706 x_0_8_2_DLTR
 - 1.00273285583 x_0_8_2_MTCH - 1.00284835326 x_0_8_2_NFLX
 - 1.00351595931 x_0_8_2_QCOM - 1.00331496557 x_0_8_2_SBUX
 - 1.32066388626 x_0_8_2_TSLA - 1.01847960393 x_0_8_2_VRTX = 0
budget_in_0_8_2_5: 0.02 o_0_8_2_5_AMD + 0.02 o_0_8_2_5_AMGN
 + 0.02 o_0_8_2_5_ASML + 0.02 o_0_8_2_5_DLTR + 0.02 o_0_8_2_5_MTCH
 + 0.02 o_0_8_2_5_NFLX + 0.02 o_0_8_2_5_QCOM + 0.02 o_0_8_2_5_SBUX
 + 0.02 o_0_8_2_5_TSLA + 0.02 o_0_8_2_5_VRTX + x_0_8_2_5_AMD + x_0_8_2_5_AMGN
 + x_0_8_2_5_ASML + x_0_8_2_5_DLTR + x_0_8_2_5_MTCH + x_0_8_2_5_NFLX
 + x_0_8_2_5_QCOM + x_0_8_2_5_SBUX + x_0_8_2_5_TSLA + x_0_8_2_5_VRTX
 - 0.585995663026 x_0_8_2_AMD - 1.03569913377 x_0_8_2_AMGN
 - 1.18402659232 x_0_8_2_ASML - 0.929233439366 x_0_8_2_DLTR
 - 1.19079067657 x_0_8_2_MTCH - 0.983187902025 x_0_8_2_NFLX
 - 0.951274157605 x_0_8_2_QCOM - 0.867395926077 x_0_8_2_SBUX
 - 0.891307026583 x_0_8_2_TSLA - 1.15142296244 x_0_8_2_VRTX = 0
budget_in_0_8_3: 0.02 o_0_8_3_AMD + 0.02 o_0_8_3_AMGN + 0.02 o_0_8_3_ASML
 + 0.02 o_0_8_3_DLTR + 0.02 o_0_8_3_MTCH + 0.02 o_0_8_3_NFLX
 + 0.02 o_0_8_3_QCOM + 0.02 o_0_8_3_SBUX + 0.02 o_0_8_3_TSLA
 + 0.02 o_0_8_3_VRTX + x_0_8_3_AMD + x_0_8_3_AMGN + x_0_8_3_ASML
 + x_0_8_3_DLTR + x_0_8_3_MTCH + x_0_8_3_NFLX + x_0_8_3_QCOM + x_0_8_3_SBUX
 + x_0_8_3_TSLA + x_0_8_3_VRTX - 1.06577386075 x_0_8_AMD
 - 1.03507492389 x_0_8_AMGN - 0.913186014074 x_0_8_ASML
 - 1.03792048785 x_0_8_DLTR - 1.07482664821 x_0_8_MTCH
 - 0.943989525628 x_0_8_NFLX - 1.06569610607 x_0_8_QCOM
 - 0.978425872544 x_0_8_SBUX - 0.994470881579 x_0_8_TSLA
 - 1.04803668943 x_0_8_VRTX = 0
budget_in_0_8_3_0: 0.02 o_0_8_3_0_AMD + 0.02 o_0_8_3_0_AMGN
 + 0.02 o_0_8_3_0_ASML + 0.02 o_0_8_3_0_DLTR + 0.02 o_0_8_3_0_MTCH
 + 0.02 o_0_8_3_0_NFLX + 0.02 o_0_8_3_0_QCOM + 0.02 o_0_8_3_0_SBUX
 + 0.02 o_0_8_3_0_TSLA + 0.02 o_0_8_3_0_VRTX + x_0_8_3_0_AMD + x_0_8_3_0_AMGN
 + x_0_8_3_0_ASML + x_0_8_3_0_DLTR + x_0_8_3_0_MTCH + x_0_8_3_0_NFLX
 + x_0_8_3_0_QCOM + x_0_8_3_0_SBUX + x_0_8_3_0_TSLA + x_0_8_3_0_VRTX
 - 1.05364921378 x_0_8_3_AMD - 0.818171849341 x_0_8_3_AMGN
 - 0.953643447184 x_0_8_3_ASML - 1.03231944273 x_0_8_3_DLTR
 - 1.11639524579 x_0_8_3_MTCH - 1.07375297771 x_0_8_3_NFLX
 - 1.1195439021 x_0_8_3_QCOM - 1.00757601544 x_0_8_3_SBUX
 - 0.955344087007 x_0_8_3_TSLA - 0.751707597404 x_0_8_3_VRTX = 0
budget_in_0_8_3_1: 0.02 o_0_8_3_1_AMD + 0.02 o_0_8_3_1_AMGN
 + 0.02 o_0_8_3_1_ASML + 0.02 o_0_8_3_1_DLTR + 0.02 o_0_8_3_1_MTCH
 + 0.02 o_0_8_3_1_NFLX + 0.02 o_0_8_3_1_QCOM + 0.02 o_0_8_3_1_SBUX
 + 0.02 o_0_8_3_1_TSLA + 0.02 o_0_8_3_1_VRTX + x_0_8_3_1_AMD + x_0_8_3_1_AMGN
 + x_0_8_3_1_ASML + x_0_8_3_1_DLTR + x_0_8_3_1_MTCH + x_0_8_3_1_NFLX
 + x_0_8_3_1_QCOM + x_0_8_3_1_SBUX + x_0_8_3_1_TSLA + x_0_8_3_1_VRTX
 - 0.977059036146 x_0_8_3_AMD - 1.20894761562 x_0_8_3_AMGN
 - 1.28239683275 x_0_8_3_ASML - 0.956039927346 x_0_8_3_DLTR
 - 0.80880714803 x_0_8_3_MTCH - 0.744609156771 x_0_8_3_NFLX
 - 1.30525839478 x_0_8_3_QCOM - 0.940459144268 x_0_8_3_SBUX
 - 0.842053479564 x_0_8_3_TSLA - 1.24282553258 x_0_8_3_VRTX = 0
budget_in_0_8_3_2: 0.02 o_0_8_3_2_AMD + 0.02 o_0_8_3_2_AMGN
 + 0.02 o_0_8_3_2_ASML + 0.02 o_0_8_3_2_DLTR + 0.02 o_0_8_3_2_MTCH
 + 0.02 o_0_8_3_2_NFLX + 0.02 o_0_8_3_2_QCOM + 0.02 o_0_8_3_2_SBUX
 + 0.02 o_0_8_3_2_TSLA + 0.02 o_0_8_3_2_VRTX + x_0_8_3_2_AMD + x_0_8_3_2_AMGN
 + x_0_8_3_2_ASML + x_0_8_3_2_DLTR + x_0_8_3_2_MTCH + x_0_8_3_2_NFLX
 + x_0_8_3_2_QCOM + x_0_8_3_2_SBUX + x_0_8_3_2_TSLA + x_0_8_3_2_VRTX
 - 0.739359442785 x_0_8_3_AMD - 0.875947611103 x_0_8_3_AMGN
 - 1.15460543136 x_0_8_3_ASML - 1.16605998086 x_0_8_3_DLTR
 - 0.947259152101 x_0_8_3_MTCH - 0.7934281847 x_0_8_3_NFLX
 - 1.05639212388 x_0_8_3_QCOM - 0.872324990284 x_0_8_3_SBUX
 - 1.1726499285 x_0_8_3_TSLA - 1.20049748246 x_0_8_3_VRTX = 0
budget_in_0_8_3_3: 0.02 o_0_8_3_3_AMD + 0.02 o_0_8_3_3_AMGN
 + 0.02 o_0_8_3_3_ASML + 0.02 o_0_8_3_3_DLTR + 0.02 o_0_8_3_3_MTCH
 + 0.02 o_0_8_3_3_NFLX + 0.02 o_0_8_3_3_QCOM + 0.02 o_0_8_3_3_SBUX
 + 0.02 o_0_8_3_3_TSLA + 0.02 o_0_8_3_3_VRTX + x_0_8_3_3_AMD + x_0_8_3_3_AMGN
 + x_0_8_3_3_ASML + x_0_8_3_3_DLTR + x_0_8_3_3_MTCH + x_0_8_3_3_NFLX
 + x_0_8_3_3_QCOM + x_0_8_3_3_SBUX + x_0_8_3_3_TSLA + x_0_8_3_3_VRTX
 - 1.07053055308 x_0_8_3_AMD - 0.879588976858 x_0_8_3_AMGN
 - 0.661166822921 x_0_8_3_ASML - 1.18854808887 x_0_8_3_DLTR
 - 1.00817431417 x_0_8_3_MTCH - 1.24323590081 x_0_8_3_NFLX
 - 1.07125402028 x_0_8_3_QCOM - 0.944616337093 x_0_8_3_SBUX
 - 0.986524199308 x_0_8_3_TSLA - 0.850919865987 x_0_8_3_VRTX = 0
budget_in_0_8_3_4: 0.02 o_0_8_3_4_AMD + 0.02 o_0_8_3_4_AMGN
 + 0.02 o_0_8_3_4_ASML + 0.02 o_0_8_3_4_DLTR + 0.02 o_0_8_3_4_MTCH
 + 0.02 o_0_8_3_4_NFLX + 0.02 o_0_8_3_4_QCOM + 0.02 o_0_8_3_4_SBUX
 + 0.02 o_0_8_3_4_TSLA + 0.02 o_0_8_3_4_VRTX + x_0_8_3_4_AMD + x_0_8_3_4_AMGN
 + x_0_8_3_4_ASML + x_0_8_3_4_DLTR + x_0_8_3_4_MTCH + x_0_8_3_4_NFLX
 + x_0_8_3_4_QCOM + x_0_8_3_4_SBUX + x_0_8_3_4_TSLA + x_0_8_3_4_VRTX
 - 1.23215790665 x_0_8_3_AMD - 0.933488954407 x_0_8_3_AMGN
 - 1.00285755597 x_0_8_3_ASML - 1.00313621706 x_0_8_3_DLTR
 - 1.00273285583 x_0_8_3_MTCH - 1.00284835326 x_0_8_3_NFLX
 - 1.00351595931 x_0_8_3_QCOM - 1.00331496557 x_0_8_3_SBUX
 - 1.32066388626 x_0_8_3_TSLA - 1.01847960393 x_0_8_3_VRTX = 0
budget_in_0_8_3_5: 0.02 o_0_8_3_5_AMD + 0.02 o_0_8_3_5_AMGN
 + 0.02 o_0_8_3_5_ASML + 0.02 o_0_8_3_5_DLTR + 0.02 o_0_8_3_5_MTCH
 + 0.02 o_0_8_3_5_NFLX + 0.02 o_0_8_3_5_QCOM + 0.02 o_0_8_3_5_SBUX
 + 0.02 o_0_8_3_5_TSLA + 0.02 o_0_8_3_5_VRTX + x_0_8_3_5_AMD + x_0_8_3_5_AMGN
 + x_0_8_3_5_ASML + x_0_8_3_5_DLTR + x_0_8_3_5_MTCH + x_0_8_3_5_NFLX
 + x_0_8_3_5_QCOM + x_0_8_3_5_SBUX + x_0_8_3_5_TSLA + x_0_8_3_5_VRTX
 - 0.585995663026 x_0_8_3_AMD - 1.03569913377 x_0_8_3_AMGN
 - 1.18402659232 x_0_8_3_ASML - 0.929233439366 x_0_8_3_DLTR
 - 1.19079067657 x_0_8_3_MTCH - 0.983187902025 x_0_8_3_NFLX
 - 0.951274157605 x_0_8_3_QCOM - 0.867395926077 x_0_8_3_SBUX
 - 0.891307026583 x_0_8_3_TSLA - 1.15142296244 x_0_8_3_VRTX = 0
budget_in_0_8_4: 0.02 o_0_8_4_AMD + 0.02 o_0_8_4_AMGN + 0.02 o_0_8_4_ASML
 + 0.02 o_0_8_4_DLTR + 0.02 o_0_8_4_MTCH + 0.02 o_0_8_4_NFLX
 + 0.02 o_0_8_4_QCOM + 0.02 o_0_8_4_SBUX + 0.02 o_0_8_4_TSLA
 + 0.02 o_0_8_4_VRTX + x_0_8_4_AMD + x_0_8_4_AMGN + x_0_8_4_ASML
 + x_0_8_4_DLTR + x_0_8_4_MTCH + x_0_8_4_NFLX + x_0_8_4_QCOM + x_0_8_4_SBUX
 + x_0_8_4_TSLA + x_0_8_4_VRTX - 1.05394352735 x_0_8_AMD
 - 0.976711950261 x_0_8_AMGN - 0.977290493592 x_0_8_ASML
 - 0.935112839434 x_0_8_DLTR - 1.02541386373 x_0_8_MTCH
 - 0.947100112892 x_0_8_NFLX - 0.968133530923 x_0_8_QCOM
 - 1.18495687839 x_0_8_SBUX - 0.906170331414 x_0_8_TSLA
 - 0.985005398121 x_0_8_VRTX = 0
budget_in_0_8_4_0: 0.02 o_0_8_4_0_AMD + 0.02 o_0_8_4_0_AMGN
 + 0.02 o_0_8_4_0_ASML + 0.02 o_0_8_4_0_DLTR + 0.02 o_0_8_4_0_MTCH
 + 0.02 o_0_8_4_0_NFLX + 0.02 o_0_8_4_0_QCOM + 0.02 o_0_8_4_0_SBUX
 + 0.02 o_0_8_4_0_TSLA + 0.02 o_0_8_4_0_VRTX + x_0_8_4_0_AMD + x_0_8_4_0_AMGN
 + x_0_8_4_0_ASML + x_0_8_4_0_DLTR + x_0_8_4_0_MTCH + x_0_8_4_0_NFLX
 + x_0_8_4_0_QCOM + x_0_8_4_0_SBUX + x_0_8_4_0_TSLA + x_0_8_4_0_VRTX
 - 1.05364921378 x_0_8_4_AMD - 0.818171849341 x_0_8_4_AMGN
 - 0.953643447184 x_0_8_4_ASML - 1.03231944273 x_0_8_4_DLTR
 - 1.11639524579 x_0_8_4_MTCH - 1.07375297771 x_0_8_4_NFLX
 - 1.1195439021 x_0_8_4_QCOM - 1.00757601544 x_0_8_4_SBUX
 - 0.955344087007 x_0_8_4_TSLA - 0.751707597404 x_0_8_4_VRTX = 0
budget_in_0_8_4_1: 0.02 o_0_8_4_1_AMD + 0.02 o_0_8_4_1_AMGN
 + 0.02 o_0_8_4_1_ASML + 0.02 o_0_8_4_1_DLTR + 0.02 o_0_8_4_1_MTCH
 + 0.02 o_0_8_4_1_NFLX + 0.02 o_0_8_4_1_QCOM + 0.02 o_0_8_4_1_SBUX
 + 0.02 o_0_8_4_1_TSLA + 0.02 o_0_8_4_1_VRTX + x_0_8_4_1_AMD + x_0_8_4_1_AMGN
 + x_0_8_4_1_ASML + x_0_8_4_1_DLTR + x_0_8_4_1_MTCH + x_0_8_4_1_NFLX
 + x_0_8_4_1_QCOM + x_0_8_4_1_SBUX + x_0_8_4_1_TSLA + x_0_8_4_1_VRTX
 - 0.977059036146 x_0_8_4_AMD - 1.20894761562 x_0_8_4_AMGN
 - 1.28239683275 x_0_8_4_ASML - 0.956039927346 x_0_8_4_DLTR
 - 0.80880714803 x_0_8_4_MTCH - 0.744609156771 x_0_8_4_NFLX
 - 1.30525839478 x_0_8_4_QCOM - 0.940459144268 x_0_8_4_SBUX
 - 0.842053479564 x_0_8_4_TSLA - 1.24282553258 x_0_8_4_VRTX = 0
budget_in_0_8_4_2: 0.02 o_0_8_4_2_AMD + 0.02 o_0_8_4_2_AMGN
 + 0.02 o_0_8_4_2_ASML + 0.02 o_0_8_4_2_DLTR + 0.02 o_0_8_4_2_MTCH
 + 0.02 o_0_8_4_2_NFLX + 0.02 o_0_8_4_2_QCOM + 0.02 o_0_8_4_2_SBUX
 + 0.02 o_0_8_4_2_TSLA + 0.02 o_0_8_4_2_VRTX + x_0_8_4_2_AMD + x_0_8_4_2_AMGN
 + x_0_8_4_2_ASML + x_0_8_4_2_DLTR + x_0_8_4_2_MTCH + x_0_8_4_2_NFLX
 + x_0_8_4_2_QCOM + x_0_8_4_2_SBUX + x_0_8_4_2_TSLA + x_0_8_4_2_VRTX
 - 0.739359442785 x_0_8_4_AMD - 0.875947611103 x_0_8_4_AMGN
 - 1.15460543136 x_0_8_4_ASML - 1.16605998086 x_0_8_4_DLTR
 - 0.947259152101 x_0_8_4_MTCH - 0.7934281847 x_0_8_4_NFLX
 - 1.05639212388 x_0_8_4_QCOM - 0.872324990284 x_0_8_4_SBUX
 - 1.1726499285 x_0_8_4_TSLA - 1.20049748246 x_0_8_4_VRTX = 0
budget_in_0_8_4_3: 0.02 o_0_8_4_3_AMD + 0.02 o_0_8_4_3_AMGN
 + 0.02 o_0_8_4_3_ASML + 0.02 o_0_8_4_3_DLTR + 0.02 o_0_8_4_3_MTCH
 + 0.02 o_0_8_4_3_NFLX + 0.02 o_0_8_4_3_QCOM + 0.02 o_0_8_4_3_SBUX
 + 0.02 o_0_8_4_3_TSLA + 0.02 o_0_8_4_3_VRTX + x_0_8_4_3_AMD + x_0_8_4_3_AMGN
 + x_0_8_4_3_ASML + x_0_8_4_3_DLTR + x_0_8_4_3_MTCH + x_0_8_4_3_NFLX
 + x_0_8_4_3_QCOM + x_0_8_4_3_SBUX + x_0_8_4_3_TSLA + x_0_8_4_3_VRTX
 - 1.07053055308 x_0_8_4_AMD - 0.879588976858 x_0_8_4_AMGN
 - 0.661166822921 x_0_8_4_ASML - 1.18854808887 x_0_8_4_DLTR
 - 1.00817431417 x_0_8_4_MTCH - 1.24323590081 x_0_8_4_NFLX
 - 1.07125402028 x_0_8_4_QCOM - 0.944616337093 x_0_8_4_SBUX
 - 0.986524199308 x_0_8_4_TSLA - 0.850919865987 x_0_8_4_VRTX = 0
budget_in_0_8_4_4: 0.02 o_0_8_4_4_AMD + 0.02 o_0_8_4_4_AMGN
 + 0.02 o_0_8_4_4_ASML + 0.02 o_0_8_4_4_DLTR + 0.02 o_0_8_4_4_MTCH
 + 0.02 o_0_8_4_4_NFLX + 0.02 o_0_8_4_4_QCOM + 0.02 o_0_8_4_4_SBUX
 + 0.02 o_0_8_4_4_TSLA + 0.02 o_0_8_4_4_VRTX + x_0_8_4_4_AMD + x_0_8_4_4_AMGN
 + x_0_8_4_4_ASML + x_0_8_4_4_DLTR + x_0_8_4_4_MTCH + x_0_8_4_4_NFLX
 + x_0_8_4_4_QCOM + x_0_8_4_4_SBUX + x_0_8_4_4_TSLA + x_0_8_4_4_VRTX
 - 1.23215790665 x_0_8_4_AMD - 0.933488954407 x_0_8_4_AMGN
 - 1.00285755597 x_0_8_4_ASML - 1.00313621706 x_0_8_4_DLTR
 - 1.00273285583 x_0_8_4_MTCH - 1.00284835326 x_0_8_4_NFLX
 - 1.00351595931 x_0_8_4_QCOM - 1.00331496557 x_0_8_4_SBUX
 - 1.32066388626 x_0_8_4_TSLA - 1.01847960393 x_0_8_4_VRTX = 0
budget_in_0_8_4_5: 0.02 o_0_8_4_5_AMD + 0.02 o_0_8_4_5_AMGN
 + 0.02 o_0_8_4_5_ASML + 0.02 o_0_8_4_5_DLTR + 0.02 o_0_8_4_5_MTCH
 + 0.02 o_0_8_4_5_NFLX + 0.02 o_0_8_4_5_QCOM + 0.02 o_0_8_4_5_SBUX
 + 0.02 o_0_8_4_5_TSLA + 0.02 o_0_8_4_5_VRTX + x_0_8_4_5_AMD + x_0_8_4_5_AMGN
 + x_0_8_4_5_ASML + x_0_8_4_5_DLTR + x_0_8_4_5_MTCH + x_0_8_4_5_NFLX
 + x_0_8_4_5_QCOM + x_0_8_4_5_SBUX + x_0_8_4_5_TSLA + x_0_8_4_5_VRTX
 - 0.585995663026 x_0_8_4_AMD - 1.03569913377 x_0_8_4_AMGN
 - 1.18402659232 x_0_8_4_ASML - 0.929233439366 x_0_8_4_DLTR
 - 1.19079067657 x_0_8_4_MTCH - 0.983187902025 x_0_8_4_NFLX
 - 0.951274157605 x_0_8_4_QCOM - 0.867395926077 x_0_8_4_SBUX
 - 0.891307026583 x_0_8_4_TSLA - 1.15142296244 x_0_8_4_VRTX = 0
budget_in_0_8_5: 0.02 o_0_8_5_AMD + 0.02 o_0_8_5_AMGN + 0.02 o_0_8_5_ASML
 + 0.02 o_0_8_5_DLTR + 0.02 o_0_8_5_MTCH + 0.02 o_0_8_5_NFLX
 + 0.02 o_0_8_5_QCOM + 0.02 o_0_8_5_SBUX + 0.02 o_0_8_5_TSLA
 + 0.02 o_0_8_5_VRTX + x_0_8_5_AMD + x_0_8_5_AMGN + x_0_8_5_ASML
 + x_0_8_5_DLTR + x_0_8_5_MTCH + x_0_8_5_NFLX + x_0_8_5_QCOM + x_0_8_5_SBUX
 + x_0_8_5_TSLA + x_0_8_5_VRTX - 0.994646737897 x_0_8_AMD
 - 1.01794807395 x_0_8_AMGN - 1.04626610085 x_0_8_ASML
 - 1.04200474311 x_0_8_DLTR - 0.988764410465 x_0_8_MTCH
 - 1.04336091121 x_0_8_NFLX - 0.975094116505 x_0_8_QCOM
 - 1.05427602198 x_0_8_SBUX - 0.947479777656 x_0_8_TSLA
 - 1.00495598889 x_0_8_VRTX = 0
budget_in_0_8_5_0: 0.02 o_0_8_5_0_AMD + 0.02 o_0_8_5_0_AMGN
 + 0.02 o_0_8_5_0_ASML + 0.02 o_0_8_5_0_DLTR + 0.02 o_0_8_5_0_MTCH
 + 0.02 o_0_8_5_0_NFLX + 0.02 o_0_8_5_0_QCOM + 0.02 o_0_8_5_0_SBUX
 + 0.02 o_0_8_5_0_TSLA + 0.02 o_0_8_5_0_VRTX + x_0_8_5_0_AMD + x_0_8_5_0_AMGN
 + x_0_8_5_0_ASML + x_0_8_5_0_DLTR + x_0_8_5_0_MTCH + x_0_8_5_0_NFLX
 + x_0_8_5_0_QCOM + x_0_8_5_0_SBUX + x_0_8_5_0_TSLA + x_0_8_5_0_VRTX
 - 1.05364921378 x_0_8_5_AMD - 0.818171849341 x_0_8_5_AMGN
 - 0.953643447184 x_0_8_5_ASML - 1.03231944273 x_0_8_5_DLTR
 - 1.11639524579 x_0_8_5_MTCH - 1.07375297771 x_0_8_5_NFLX
 - 1.1195439021 x_0_8_5_QCOM - 1.00757601544 x_0_8_5_SBUX
 - 0.955344087007 x_0_8_5_TSLA - 0.751707597404 x_0_8_5_VRTX = 0
budget_in_0_8_5_1: 0.02 o_0_8_5_1_AMD + 0.02 o_0_8_5_1_AMGN
 + 0.02 o_0_8_5_1_ASML + 0.02 o_0_8_5_1_DLTR + 0.02 o_0_8_5_1_MTCH
 + 0.02 o_0_8_5_1_NFLX + 0.02 o_0_8_5_1_QCOM + 0.02 o_0_8_5_1_SBUX
 + 0.02 o_0_8_5_1_TSLA + 0.02 o_0_8_5_1_VRTX + x_0_8_5_1_AMD + x_0_8_5_1_AMGN
 + x_0_8_5_1_ASML + x_0_8_5_1_DLTR + x_0_8_5_1_MTCH + x_0_8_5_1_NFLX
 + x_0_8_5_1_QCOM + x_0_8_5_1_SBUX + x_0_8_5_1_TSLA + x_0_8_5_1_VRTX
 - 0.977059036146 x_0_8_5_AMD - 1.20894761562 x_0_8_5_AMGN
 - 1.28239683275 x_0_8_5_ASML - 0.956039927346 x_0_8_5_DLTR
 - 0.80880714803 x_0_8_5_MTCH - 0.744609156771 x_0_8_5_NFLX
 - 1.30525839478 x_0_8_5_QCOM - 0.940459144268 x_0_8_5_SBUX
 - 0.842053479564 x_0_8_5_TSLA - 1.24282553258 x_0_8_5_VRTX = 0
budget_in_0_8_5_2: 0.02 o_0_8_5_2_AMD + 0.02 o_0_8_5_2_AMGN
 + 0.02 o_0_8_5_2_ASML + 0.02 o_0_8_5_2_DLTR + 0.02 o_0_8_5_2_MTCH
 + 0.02 o_0_8_5_2_NFLX + 0.02 o_0_8_5_2_QCOM + 0.02 o_0_8_5_2_SBUX
 + 0.02 o_0_8_5_2_TSLA + 0.02 o_0_8_5_2_VRTX + x_0_8_5_2_AMD + x_0_8_5_2_AMGN
 + x_0_8_5_2_ASML + x_0_8_5_2_DLTR + x_0_8_5_2_MTCH + x_0_8_5_2_NFLX
 + x_0_8_5_2_QCOM + x_0_8_5_2_SBUX + x_0_8_5_2_TSLA + x_0_8_5_2_VRTX
 - 0.739359442785 x_0_8_5_AMD - 0.875947611103 x_0_8_5_AMGN
 - 1.15460543136 x_0_8_5_ASML - 1.16605998086 x_0_8_5_DLTR
 - 0.947259152101 x_0_8_5_MTCH - 0.7934281847 x_0_8_5_NFLX
 - 1.05639212388 x_0_8_5_QCOM - 0.872324990284 x_0_8_5_SBUX
 - 1.1726499285 x_0_8_5_TSLA - 1.20049748246 x_0_8_5_VRTX = 0
budget_in_0_8_5_3: 0.02 o_0_8_5_3_AMD + 0.02 o_0_8_5_3_AMGN
 + 0.02 o_0_8_5_3_ASML + 0.02 o_0_8_5_3_DLTR + 0.02 o_0_8_5_3_MTCH
 + 0.02 o_0_8_5_3_NFLX + 0.02 o_0_8_5_3_QCOM + 0.02 o_0_8_5_3_SBUX
 + 0.02 o_0_8_5_3_TSLA + 0.02 o_0_8_5_3_VRTX + x_0_8_5_3_AMD + x_0_8_5_3_AMGN
 + x_0_8_5_3_ASML + x_0_8_5_3_DLTR + x_0_8_5_3_MTCH + x_0_8_5_3_NFLX
 + x_0_8_5_3_QCOM + x_0_8_5_3_SBUX + x_0_8_5_3_TSLA + x_0_8_5_3_VRTX
 - 1.07053055308 x_0_8_5_AMD - 0.879588976858 x_0_8_5_AMGN
 - 0.661166822921 x_0_8_5_ASML - 1.18854808887 x_0_8_5_DLTR
 - 1.00817431417 x_0_8_5_MTCH - 1.24323590081 x_0_8_5_NFLX
 - 1.07125402028 x_0_8_5_QCOM - 0.944616337093 x_0_8_5_SBUX
 - 0.986524199308 x_0_8_5_TSLA - 0.850919865987 x_0_8_5_VRTX = 0
budget_in_0_8_5_4: 0.02 o_0_8_5_4_AMD + 0.02 o_0_8_5_4_AMGN
 + 0.02 o_0_8_5_4_ASML + 0.02 o_0_8_5_4_DLTR + 0.02 o_0_8_5_4_MTCH
 + 0.02 o_0_8_5_4_NFLX + 0.02 o_0_8_5_4_QCOM + 0.02 o_0_8_5_4_SBUX
 + 0.02 o_0_8_5_4_TSLA + 0.02 o_0_8_5_4_VRTX + x_0_8_5_4_AMD + x_0_8_5_4_AMGN
 + x_0_8_5_4_ASML + x_0_8_5_4_DLTR + x_0_8_5_4_MTCH + x_0_8_5_4_NFLX
 + x_0_8_5_4_QCOM + x_0_8_5_4_SBUX + x_0_8_5_4_TSLA + x_0_8_5_4_VRTX
 - 1.23215790665 x_0_8_5_AMD - 0.933488954407 x_0_8_5_AMGN
 - 1.00285755597 x_0_8_5_ASML - 1.00313621706 x_0_8_5_DLTR
 - 1.00273285583 x_0_8_5_MTCH - 1.00284835326 x_0_8_5_NFLX
 - 1.00351595931 x_0_8_5_QCOM - 1.00331496557 x_0_8_5_SBUX
 - 1.32066388626 x_0_8_5_TSLA - 1.01847960393 x_0_8_5_VRTX = 0
budget_in_0_8_5_5: 0.02 o_0_8_5_5_AMD + 0.02 o_0_8_5_5_AMGN
 + 0.02 o_0_8_5_5_ASML + 0.02 o_0_8_5_5_DLTR + 0.02 o_0_8_5_5_MTCH
 + 0.02 o_0_8_5_5_NFLX + 0.02 o_0_8_5_5_QCOM + 0.02 o_0_8_5_5_SBUX
 + 0.02 o_0_8_5_5_TSLA + 0.02 o_0_8_5_5_VRTX + x_0_8_5_5_AMD + x_0_8_5_5_AMGN
 + x_0_8_5_5_ASML + x_0_8_5_5_DLTR + x_0_8_5_5_MTCH + x_0_8_5_5_NFLX
 + x_0_8_5_5_QCOM + x_0_8_5_5_SBUX + x_0_8_5_5_TSLA + x_0_8_5_5_VRTX
 - 0.585995663026 x_0_8_5_AMD - 1.03569913377 x_0_8_5_AMGN
 - 1.18402659232 x_0_8_5_ASML - 0.929233439366 x_0_8_5_DLTR
 - 1.19079067657 x_0_8_5_MTCH - 0.983187902025 x_0_8_5_NFLX
 - 0.951274157605 x_0_8_5_QCOM - 0.867395926077 x_0_8_5_SBUX
 - 0.891307026583 x_0_8_5_TSLA - 1.15142296244 x_0_8_5_VRTX = 0
budget_in_0_8_6: 0.02 o_0_8_6_AMD + 0.02 o_0_8_6_AMGN + 0.02 o_0_8_6_ASML
 + 0.02 o_0_8_6_DLTR + 0.02 o_0_8_6_MTCH + 0.02 o_0_8_6_NFLX
 + 0.02 o_0_8_6_QCOM + 0.02 o_0_8_6_SBUX + 0.02 o_0_8_6_TSLA
 + 0.02 o_0_8_6_VRTX + x_0_8_6_AMD + x_0_8_6_AMGN + x_0_8_6_ASML
 + x_0_8_6_DLTR + x_0_8_6_MTCH + x_0_8_6_NFLX + x_0_8_6_QCOM + x_0_8_6_SBUX
 + x_0_8_6_TSLA + x_0_8_6_VRTX - 1.01392415625 x_0_8_AMD
 - 0.989116583165 x_0_8_AMGN - 1.00233687993 x_0_8_ASML
 - 1.04597807654 x_0_8_DLTR - 0.954747279597 x_0_8_MTCH
 - 0.912941443717 x_0_8_NFLX - 0.999276520842 x_0_8_QCOM
 - 1.08233071653 x_0_8_SBUX - 1.06919498439 x_0_8_TSLA
 - 0.903741883324 x_0_8_VRTX = 0
budget_in_0_8_6_0: 0.02 o_0_8_6_0_AMD + 0.02 o_0_8_6_0_AMGN
 + 0.02 o_0_8_6_0_ASML + 0.02 o_0_8_6_0_DLTR + 0.02 o_0_8_6_0_MTCH
 + 0.02 o_0_8_6_0_NFLX + 0.02 o_0_8_6_0_QCOM + 0.02 o_0_8_6_0_SBUX
 + 0.02 o_0_8_6_0_TSLA + 0.02 o_0_8_6_0_VRTX + x_0_8_6_0_AMD + x_0_8_6_0_AMGN
 + x_0_8_6_0_ASML + x_0_8_6_0_DLTR + x_0_8_6_0_MTCH + x_0_8_6_0_NFLX
 + x_0_8_6_0_QCOM + x_0_8_6_0_SBUX + x_0_8_6_0_TSLA + x_0_8_6_0_VRTX
 - 1.05364921378 x_0_8_6_AMD - 0.818171849341 x_0_8_6_AMGN
 - 0.953643447184 x_0_8_6_ASML - 1.03231944273 x_0_8_6_DLTR
 - 1.11639524579 x_0_8_6_MTCH - 1.07375297771 x_0_8_6_NFLX
 - 1.1195439021 x_0_8_6_QCOM - 1.00757601544 x_0_8_6_SBUX
 - 0.955344087007 x_0_8_6_TSLA - 0.751707597404 x_0_8_6_VRTX = 0
budget_in_0_8_6_1: 0.02 o_0_8_6_1_AMD + 0.02 o_0_8_6_1_AMGN
 + 0.02 o_0_8_6_1_ASML + 0.02 o_0_8_6_1_DLTR + 0.02 o_0_8_6_1_MTCH
 + 0.02 o_0_8_6_1_NFLX + 0.02 o_0_8_6_1_QCOM + 0.02 o_0_8_6_1_SBUX
 + 0.02 o_0_8_6_1_TSLA + 0.02 o_0_8_6_1_VRTX + x_0_8_6_1_AMD + x_0_8_6_1_AMGN
 + x_0_8_6_1_ASML + x_0_8_6_1_DLTR + x_0_8_6_1_MTCH + x_0_8_6_1_NFLX
 + x_0_8_6_1_QCOM + x_0_8_6_1_SBUX + x_0_8_6_1_TSLA + x_0_8_6_1_VRTX
 - 0.977059036146 x_0_8_6_AMD - 1.20894761562 x_0_8_6_AMGN
 - 1.28239683275 x_0_8_6_ASML - 0.956039927346 x_0_8_6_DLTR
 - 0.80880714803 x_0_8_6_MTCH - 0.744609156771 x_0_8_6_NFLX
 - 1.30525839478 x_0_8_6_QCOM - 0.940459144268 x_0_8_6_SBUX
 - 0.842053479564 x_0_8_6_TSLA - 1.24282553258 x_0_8_6_VRTX = 0
budget_in_0_8_6_2: 0.02 o_0_8_6_2_AMD + 0.02 o_0_8_6_2_AMGN
 + 0.02 o_0_8_6_2_ASML + 0.02 o_0_8_6_2_DLTR + 0.02 o_0_8_6_2_MTCH
 + 0.02 o_0_8_6_2_NFLX + 0.02 o_0_8_6_2_QCOM + 0.02 o_0_8_6_2_SBUX
 + 0.02 o_0_8_6_2_TSLA + 0.02 o_0_8_6_2_VRTX + x_0_8_6_2_AMD + x_0_8_6_2_AMGN
 + x_0_8_6_2_ASML + x_0_8_6_2_DLTR + x_0_8_6_2_MTCH + x_0_8_6_2_NFLX
 + x_0_8_6_2_QCOM + x_0_8_6_2_SBUX + x_0_8_6_2_TSLA + x_0_8_6_2_VRTX
 - 0.739359442785 x_0_8_6_AMD - 0.875947611103 x_0_8_6_AMGN
 - 1.15460543136 x_0_8_6_ASML - 1.16605998086 x_0_8_6_DLTR
 - 0.947259152101 x_0_8_6_MTCH - 0.7934281847 x_0_8_6_NFLX
 - 1.05639212388 x_0_8_6_QCOM - 0.872324990284 x_0_8_6_SBUX
 - 1.1726499285 x_0_8_6_TSLA - 1.20049748246 x_0_8_6_VRTX = 0
budget_in_0_8_6_3: 0.02 o_0_8_6_3_AMD + 0.02 o_0_8_6_3_AMGN
 + 0.02 o_0_8_6_3_ASML + 0.02 o_0_8_6_3_DLTR + 0.02 o_0_8_6_3_MTCH
 + 0.02 o_0_8_6_3_NFLX + 0.02 o_0_8_6_3_QCOM + 0.02 o_0_8_6_3_SBUX
 + 0.02 o_0_8_6_3_TSLA + 0.02 o_0_8_6_3_VRTX + x_0_8_6_3_AMD + x_0_8_6_3_AMGN
 + x_0_8_6_3_ASML + x_0_8_6_3_DLTR + x_0_8_6_3_MTCH + x_0_8_6_3_NFLX
 + x_0_8_6_3_QCOM + x_0_8_6_3_SBUX + x_0_8_6_3_TSLA + x_0_8_6_3_VRTX
 - 1.07053055308 x_0_8_6_AMD - 0.879588976858 x_0_8_6_AMGN
 - 0.661166822921 x_0_8_6_ASML - 1.18854808887 x_0_8_6_DLTR
 - 1.00817431417 x_0_8_6_MTCH - 1.24323590081 x_0_8_6_NFLX
 - 1.07125402028 x_0_8_6_QCOM - 0.944616337093 x_0_8_6_SBUX
 - 0.986524199308 x_0_8_6_TSLA - 0.850919865987 x_0_8_6_VRTX = 0
budget_in_0_8_6_4: 0.02 o_0_8_6_4_AMD + 0.02 o_0_8_6_4_AMGN
 + 0.02 o_0_8_6_4_ASML + 0.02 o_0_8_6_4_DLTR + 0.02 o_0_8_6_4_MTCH
 + 0.02 o_0_8_6_4_NFLX + 0.02 o_0_8_6_4_QCOM + 0.02 o_0_8_6_4_SBUX
 + 0.02 o_0_8_6_4_TSLA + 0.02 o_0_8_6_4_VRTX + x_0_8_6_4_AMD + x_0_8_6_4_AMGN
 + x_0_8_6_4_ASML + x_0_8_6_4_DLTR + x_0_8_6_4_MTCH + x_0_8_6_4_NFLX
 + x_0_8_6_4_QCOM + x_0_8_6_4_SBUX + x_0_8_6_4_TSLA + x_0_8_6_4_VRTX
 - 1.23215790665 x_0_8_6_AMD - 0.933488954407 x_0_8_6_AMGN
 - 1.00285755597 x_0_8_6_ASML - 1.00313621706 x_0_8_6_DLTR
 - 1.00273285583 x_0_8_6_MTCH - 1.00284835326 x_0_8_6_NFLX
 - 1.00351595931 x_0_8_6_QCOM - 1.00331496557 x_0_8_6_SBUX
 - 1.32066388626 x_0_8_6_TSLA - 1.01847960393 x_0_8_6_VRTX = 0
budget_in_0_8_6_5: 0.02 o_0_8_6_5_AMD + 0.02 o_0_8_6_5_AMGN
 + 0.02 o_0_8_6_5_ASML + 0.02 o_0_8_6_5_DLTR + 0.02 o_0_8_6_5_MTCH
 + 0.02 o_0_8_6_5_NFLX + 0.02 o_0_8_6_5_QCOM + 0.02 o_0_8_6_5_SBUX
 + 0.02 o_0_8_6_5_TSLA + 0.02 o_0_8_6_5_VRTX + x_0_8_6_5_AMD + x_0_8_6_5_AMGN
 + x_0_8_6_5_ASML + x_0_8_6_5_DLTR + x_0_8_6_5_MTCH + x_0_8_6_5_NFLX
 + x_0_8_6_5_QCOM + x_0_8_6_5_SBUX + x_0_8_6_5_TSLA + x_0_8_6_5_VRTX
 - 0.585995663026 x_0_8_6_AMD - 1.03569913377 x_0_8_6_AMGN
 - 1.18402659232 x_0_8_6_ASML - 0.929233439366 x_0_8_6_DLTR
 - 1.19079067657 x_0_8_6_MTCH - 0.983187902025 x_0_8_6_NFLX
 - 0.951274157605 x_0_8_6_QCOM - 0.867395926077 x_0_8_6_SBUX
 - 0.891307026583 x_0_8_6_TSLA - 1.15142296244 x_0_8_6_VRTX = 0
budget_in_0_8_7: 0.02 o_0_8_7_AMD + 0.02 o_0_8_7_AMGN + 0.02 o_0_8_7_ASML
 + 0.02 o_0_8_7_DLTR + 0.02 o_0_8_7_MTCH + 0.02 o_0_8_7_NFLX
 + 0.02 o_0_8_7_QCOM + 0.02 o_0_8_7_SBUX + 0.02 o_0_8_7_TSLA
 + 0.02 o_0_8_7_VRTX + x_0_8_7_AMD + x_0_8_7_AMGN + x_0_8_7_ASML
 + x_0_8_7_DLTR + x_0_8_7_MTCH + x_0_8_7_NFLX + x_0_8_7_QCOM + x_0_8_7_SBUX
 + x_0_8_7_TSLA + x_0_8_7_VRTX - 1.06429517472 x_0_8_AMD
 - 1.10989245697 x_0_8_AMGN - 1.01659391217 x_0_8_ASML
 - 0.949523265291 x_0_8_DLTR - 0.963874259775 x_0_8_MTCH
 - 0.926513097924 x_0_8_NFLX - 1.09876524362 x_0_8_QCOM
 - 0.972466711832 x_0_8_SBUX - 1.12799377333 x_0_8_TSLA
 - 0.989128882071 x_0_8_VRTX = 0
budget_in_0_8_7_0: 0.02 o_0_8_7_0_AMD + 0.02 o_0_8_7_0_AMGN
 + 0.02 o_0_8_7_0_ASML + 0.02 o_0_8_7_0_DLTR + 0.02 o_0_8_7_0_MTCH
 + 0.02 o_0_8_7_0_NFLX + 0.02 o_0_8_7_0_QCOM + 0.02 o_0_8_7_0_SBUX
 + 0.02 o_0_8_7_0_TSLA + 0.02 o_0_8_7_0_VRTX + x_0_8_7_0_AMD + x_0_8_7_0_AMGN
 + x_0_8_7_0_ASML + x_0_8_7_0_DLTR + x_0_8_7_0_MTCH + x_0_8_7_0_NFLX
 + x_0_8_7_0_QCOM + x_0_8_7_0_SBUX + x_0_8_7_0_TSLA + x_0_8_7_0_VRTX
 - 1.05364921378 x_0_8_7_AMD - 0.818171849341 x_0_8_7_AMGN
 - 0.953643447184 x_0_8_7_ASML - 1.03231944273 x_0_8_7_DLTR
 - 1.11639524579 x_0_8_7_MTCH - 1.07375297771 x_0_8_7_NFLX
 - 1.1195439021 x_0_8_7_QCOM - 1.00757601544 x_0_8_7_SBUX
 - 0.955344087007 x_0_8_7_TSLA - 0.751707597404 x_0_8_7_VRTX = 0
budget_in_0_8_7_1: 0.02 o_0_8_7_1_AMD + 0.02 o_0_8_7_1_AMGN
 + 0.02 o_0_8_7_1_ASML + 0.02 o_0_8_7_1_DLTR + 0.02 o_0_8_7_1_MTCH
 + 0.02 o_0_8_7_1_NFLX + 0.02 o_0_8_7_1_QCOM + 0.02 o_0_8_7_1_SBUX
 + 0.02 o_0_8_7_1_TSLA + 0.02 o_0_8_7_1_VRTX + x_0_8_7_1_AMD + x_0_8_7_1_AMGN
 + x_0_8_7_1_ASML + x_0_8_7_1_DLTR + x_0_8_7_1_MTCH + x_0_8_7_1_NFLX
 + x_0_8_7_1_QCOM + x_0_8_7_1_SBUX + x_0_8_7_1_TSLA + x_0_8_7_1_VRTX
 - 0.977059036146 x_0_8_7_AMD - 1.20894761562 x_0_8_7_AMGN
 - 1.28239683275 x_0_8_7_ASML - 0.956039927346 x_0_8_7_DLTR
 - 0.80880714803 x_0_8_7_MTCH - 0.744609156771 x_0_8_7_NFLX
 - 1.30525839478 x_0_8_7_QCOM - 0.940459144268 x_0_8_7_SBUX
 - 0.842053479564 x_0_8_7_TSLA - 1.24282553258 x_0_8_7_VRTX = 0
budget_in_0_8_7_2: 0.02 o_0_8_7_2_AMD + 0.02 o_0_8_7_2_AMGN
 + 0.02 o_0_8_7_2_ASML + 0.02 o_0_8_7_2_DLTR + 0.02 o_0_8_7_2_MTCH
 + 0.02 o_0_8_7_2_NFLX + 0.02 o_0_8_7_2_QCOM + 0.02 o_0_8_7_2_SBUX
 + 0.02 o_0_8_7_2_TSLA + 0.02 o_0_8_7_2_VRTX + x_0_8_7_2_AMD + x_0_8_7_2_AMGN
 + x_0_8_7_2_ASML + x_0_8_7_2_DLTR + x_0_8_7_2_MTCH + x_0_8_7_2_NFLX
 + x_0_8_7_2_QCOM + x_0_8_7_2_SBUX + x_0_8_7_2_TSLA + x_0_8_7_2_VRTX
 - 0.739359442785 x_0_8_7_AMD - 0.875947611103 x_0_8_7_AMGN
 - 1.15460543136 x_0_8_7_ASML - 1.16605998086 x_0_8_7_DLTR
 - 0.947259152101 x_0_8_7_MTCH - 0.7934281847 x_0_8_7_NFLX
 - 1.05639212388 x_0_8_7_QCOM - 0.872324990284 x_0_8_7_SBUX
 - 1.1726499285 x_0_8_7_TSLA - 1.20049748246 x_0_8_7_VRTX = 0
budget_in_0_8_7_3: 0.02 o_0_8_7_3_AMD + 0.02 o_0_8_7_3_AMGN
 + 0.02 o_0_8_7_3_ASML + 0.02 o_0_8_7_3_DLTR + 0.02 o_0_8_7_3_MTCH
 + 0.02 o_0_8_7_3_NFLX + 0.02 o_0_8_7_3_QCOM + 0.02 o_0_8_7_3_SBUX
 + 0.02 o_0_8_7_3_TSLA + 0.02 o_0_8_7_3_VRTX + x_0_8_7_3_AMD + x_0_8_7_3_AMGN
 + x_0_8_7_3_ASML + x_0_8_7_3_DLTR + x_0_8_7_3_MTCH + x_0_8_7_3_NFLX
 + x_0_8_7_3_QCOM + x_0_8_7_3_SBUX + x_0_8_7_3_TSLA + x_0_8_7_3_VRTX
 - 1.07053055308 x_0_8_7_AMD - 0.879588976858 x_0_8_7_AMGN
 - 0.661166822921 x_0_8_7_ASML - 1.18854808887 x_0_8_7_DLTR
 - 1.00817431417 x_0_8_7_MTCH - 1.24323590081 x_0_8_7_NFLX
 - 1.07125402028 x_0_8_7_QCOM - 0.944616337093 x_0_8_7_SBUX
 - 0.986524199308 x_0_8_7_TSLA - 0.850919865987 x_0_8_7_VRTX = 0
budget_in_0_8_7_4: 0.02 o_0_8_7_4_AMD + 0.02 o_0_8_7_4_AMGN
 + 0.02 o_0_8_7_4_ASML + 0.02 o_0_8_7_4_DLTR + 0.02 o_0_8_7_4_MTCH
 + 0.02 o_0_8_7_4_NFLX + 0.02 o_0_8_7_4_QCOM + 0.02 o_0_8_7_4_SBUX
 + 0.02 o_0_8_7_4_TSLA + 0.02 o_0_8_7_4_VRTX + x_0_8_7_4_AMD + x_0_8_7_4_AMGN
 + x_0_8_7_4_ASML + x_0_8_7_4_DLTR + x_0_8_7_4_MTCH + x_0_8_7_4_NFLX
 + x_0_8_7_4_QCOM + x_0_8_7_4_SBUX + x_0_8_7_4_TSLA + x_0_8_7_4_VRTX
 - 1.23215790665 x_0_8_7_AMD - 0.933488954407 x_0_8_7_AMGN
 - 1.00285755597 x_0_8_7_ASML - 1.00313621706 x_0_8_7_DLTR
 - 1.00273285583 x_0_8_7_MTCH - 1.00284835326 x_0_8_7_NFLX
 - 1.00351595931 x_0_8_7_QCOM - 1.00331496557 x_0_8_7_SBUX
 - 1.32066388626 x_0_8_7_TSLA - 1.01847960393 x_0_8_7_VRTX = 0
budget_in_0_8_7_5: 0.02 o_0_8_7_5_AMD + 0.02 o_0_8_7_5_AMGN
 + 0.02 o_0_8_7_5_ASML + 0.02 o_0_8_7_5_DLTR + 0.02 o_0_8_7_5_MTCH
 + 0.02 o_0_8_7_5_NFLX + 0.02 o_0_8_7_5_QCOM + 0.02 o_0_8_7_5_SBUX
 + 0.02 o_0_8_7_5_TSLA + 0.02 o_0_8_7_5_VRTX + x_0_8_7_5_AMD + x_0_8_7_5_AMGN
 + x_0_8_7_5_ASML + x_0_8_7_5_DLTR + x_0_8_7_5_MTCH + x_0_8_7_5_NFLX
 + x_0_8_7_5_QCOM + x_0_8_7_5_SBUX + x_0_8_7_5_TSLA + x_0_8_7_5_VRTX
 - 0.585995663026 x_0_8_7_AMD - 1.03569913377 x_0_8_7_AMGN
 - 1.18402659232 x_0_8_7_ASML - 0.929233439366 x_0_8_7_DLTR
 - 1.19079067657 x_0_8_7_MTCH - 0.983187902025 x_0_8_7_NFLX
 - 0.951274157605 x_0_8_7_QCOM - 0.867395926077 x_0_8_7_SBUX
 - 0.891307026583 x_0_8_7_TSLA - 1.15142296244 x_0_8_7_VRTX = 0
budget_in_0_9: 0.02 o_0_9_AMD + 0.02 o_0_9_AMGN + 0.02 o_0_9_ASML
 + 0.02 o_0_9_DLTR + 0.02 o_0_9_MTCH + 0.02 o_0_9_NFLX + 0.02 o_0_9_QCOM
 + 0.02 o_0_9_SBUX + 0.02 o_0_9_TSLA + 0.02 o_0_9_VRTX + x_0_9_AMD
 + x_0_9_AMGN + x_0_9_ASML + x_0_9_DLTR + x_0_9_MTCH + x_0_9_NFLX + x_0_9_QCOM
 + x_0_9_SBUX + x_0_9_TSLA + x_0_9_VRTX - 0.959197555391 x_0_AMD
 - 0.950118937995 x_0_AMGN - 1.19910569934 x_0_ASML - 0.996089241733 x_0_DLTR
 - 0.978169723543 x_0_MTCH - 0.974568224482 x_0_NFLX - 0.980470642871 x_0_QCOM
 - 0.992609403382 x_0_SBUX - 1.02090360551 x_0_TSLA - 1.00484326973 x_0_VRTX
 = 0
budget_in_0_9_0: 0.02 o_0_9_0_AMD + 0.02 o_0_9_0_AMGN + 0.02 o_0_9_0_ASML
 + 0.02 o_0_9_0_DLTR + 0.02 o_0_9_0_MTCH + 0.02 o_0_9_0_NFLX
 + 0.02 o_0_9_0_QCOM + 0.02 o_0_9_0_SBUX + 0.02 o_0_9_0_TSLA
 + 0.02 o_0_9_0_VRTX + x_0_9_0_AMD + x_0_9_0_AMGN + x_0_9_0_ASML
 + x_0_9_0_DLTR + x_0_9_0_MTCH + x_0_9_0_NFLX + x_0_9_0_QCOM + x_0_9_0_SBUX
 + x_0_9_0_TSLA + x_0_9_0_VRTX - 0.96241848816 x_0_9_AMD
 - 1.08690542513 x_0_9_AMGN - 0.966418464057 x_0_9_ASML
 - 1.00713245319 x_0_9_DLTR - 1.17362316411 x_0_9_MTCH
 - 0.889751176224 x_0_9_NFLX - 0.981945309162 x_0_9_QCOM
 - 0.993265089565 x_0_9_SBUX - 0.979016562651 x_0_9_TSLA
 - 1.00955107962 x_0_9_VRTX = 0
budget_in_0_9_0_0: 0.02 o_0_9_0_0_AMD + 0.02 o_0_9_0_0_AMGN
 + 0.02 o_0_9_0_0_ASML + 0.02 o_0_9_0_0_DLTR + 0.02 o_0_9_0_0_MTCH
 + 0.02 o_0_9_0_0_NFLX + 0.02 o_0_9_0_0_QCOM + 0.02 o_0_9_0_0_SBUX
 + 0.02 o_0_9_0_0_TSLA + 0.02 o_0_9_0_0_VRTX + x_0_9_0_0_AMD + x_0_9_0_0_AMGN
 + x_0_9_0_0_ASML + x_0_9_0_0_DLTR + x_0_9_0_0_MTCH + x_0_9_0_0_NFLX
 + x_0_9_0_0_QCOM + x_0_9_0_0_SBUX + x_0_9_0_0_TSLA + x_0_9_0_0_VRTX
 - 1.05364921378 x_0_9_0_AMD - 0.818171849341 x_0_9_0_AMGN
 - 0.953643447184 x_0_9_0_ASML - 1.03231944273 x_0_9_0_DLTR
 - 1.11639524579 x_0_9_0_MTCH - 1.07375297771 x_0_9_0_NFLX
 - 1.1195439021 x_0_9_0_QCOM - 1.00757601544 x_0_9_0_SBUX
 - 0.955344087007 x_0_9_0_TSLA - 0.751707597404 x_0_9_0_VRTX = 0
budget_in_0_9_0_1: 0.02 o_0_9_0_1_AMD + 0.02 o_0_9_0_1_AMGN
 + 0.02 o_0_9_0_1_ASML + 0.02 o_0_9_0_1_DLTR + 0.02 o_0_9_0_1_MTCH
 + 0.02 o_0_9_0_1_NFLX + 0.02 o_0_9_0_1_QCOM + 0.02 o_0_9_0_1_SBUX
 + 0.02 o_0_9_0_1_TSLA + 0.02 o_0_9_0_1_VRTX + x_0_9_0_1_AMD + x_0_9_0_1_AMGN
 + x_0_9_0_1_ASML + x_0_9_0_1_DLTR + x_0_9_0_1_MTCH + x_0_9_0_1_NFLX
 + x_0_9_0_1_QCOM + x_0_9_0_1_SBUX + x_0_9_0_1_TSLA + x_0_9_0_1_VRTX
 - 0.977059036146 x_0_9_0_AMD - 1.20894761562 x_0_9_0_AMGN
 - 1.28239683275 x_0_9_0_ASML - 0.956039927346 x_0_9_0_DLTR
 - 0.80880714803 x_0_9_0_MTCH - 0.744609156771 x_0_9_0_NFLX
 - 1.30525839478 x_0_9_0_QCOM - 0.940459144268 x_0_9_0_SBUX
 - 0.842053479564 x_0_9_0_TSLA - 1.24282553258 x_0_9_0_VRTX = 0
budget_in_0_9_0_2: 0.02 o_0_9_0_2_AMD + 0.02 o_0_9_0_2_AMGN
 + 0.02 o_0_9_0_2_ASML + 0.02 o_0_9_0_2_DLTR + 0.02 o_0_9_0_2_MTCH
 + 0.02 o_0_9_0_2_NFLX + 0.02 o_0_9_0_2_QCOM + 0.02 o_0_9_0_2_SBUX
 + 0.02 o_0_9_0_2_TSLA + 0.02 o_0_9_0_2_VRTX + x_0_9_0_2_AMD + x_0_9_0_2_AMGN
 + x_0_9_0_2_ASML + x_0_9_0_2_DLTR + x_0_9_0_2_MTCH + x_0_9_0_2_NFLX
 + x_0_9_0_2_QCOM + x_0_9_0_2_SBUX + x_0_9_0_2_TSLA + x_0_9_0_2_VRTX
 - 0.739359442785 x_0_9_0_AMD - 0.875947611103 x_0_9_0_AMGN
 - 1.15460543136 x_0_9_0_ASML - 1.16605998086 x_0_9_0_DLTR
 - 0.947259152101 x_0_9_0_MTCH - 0.7934281847 x_0_9_0_NFLX
 - 1.05639212388 x_0_9_0_QCOM - 0.872324990284 x_0_9_0_SBUX
 - 1.1726499285 x_0_9_0_TSLA - 1.20049748246 x_0_9_0_VRTX = 0
budget_in_0_9_0_3: 0.02 o_0_9_0_3_AMD + 0.02 o_0_9_0_3_AMGN
 + 0.02 o_0_9_0_3_ASML + 0.02 o_0_9_0_3_DLTR + 0.02 o_0_9_0_3_MTCH
 + 0.02 o_0_9_0_3_NFLX + 0.02 o_0_9_0_3_QCOM + 0.02 o_0_9_0_3_SBUX
 + 0.02 o_0_9_0_3_TSLA + 0.02 o_0_9_0_3_VRTX + x_0_9_0_3_AMD + x_0_9_0_3_AMGN
 + x_0_9_0_3_ASML + x_0_9_0_3_DLTR + x_0_9_0_3_MTCH + x_0_9_0_3_NFLX
 + x_0_9_0_3_QCOM + x_0_9_0_3_SBUX + x_0_9_0_3_TSLA + x_0_9_0_3_VRTX
 - 1.07053055308 x_0_9_0_AMD - 0.879588976858 x_0_9_0_AMGN
 - 0.661166822921 x_0_9_0_ASML - 1.18854808887 x_0_9_0_DLTR
 - 1.00817431417 x_0_9_0_MTCH - 1.24323590081 x_0_9_0_NFLX
 - 1.07125402028 x_0_9_0_QCOM - 0.944616337093 x_0_9_0_SBUX
 - 0.986524199308 x_0_9_0_TSLA - 0.850919865987 x_0_9_0_VRTX = 0
budget_in_0_9_0_4: 0.02 o_0_9_0_4_AMD + 0.02 o_0_9_0_4_AMGN
 + 0.02 o_0_9_0_4_ASML + 0.02 o_0_9_0_4_DLTR + 0.02 o_0_9_0_4_MTCH
 + 0.02 o_0_9_0_4_NFLX + 0.02 o_0_9_0_4_QCOM + 0.02 o_0_9_0_4_SBUX
 + 0.02 o_0_9_0_4_TSLA + 0.02 o_0_9_0_4_VRTX + x_0_9_0_4_AMD + x_0_9_0_4_AMGN
 + x_0_9_0_4_ASML + x_0_9_0_4_DLTR + x_0_9_0_4_MTCH + x_0_9_0_4_NFLX
 + x_0_9_0_4_QCOM + x_0_9_0_4_SBUX + x_0_9_0_4_TSLA + x_0_9_0_4_VRTX
 - 1.23215790665 x_0_9_0_AMD - 0.933488954407 x_0_9_0_AMGN
 - 1.00285755597 x_0_9_0_ASML - 1.00313621706 x_0_9_0_DLTR
 - 1.00273285583 x_0_9_0_MTCH - 1.00284835326 x_0_9_0_NFLX
 - 1.00351595931 x_0_9_0_QCOM - 1.00331496557 x_0_9_0_SBUX
 - 1.32066388626 x_0_9_0_TSLA - 1.01847960393 x_0_9_0_VRTX = 0
budget_in_0_9_0_5: 0.02 o_0_9_0_5_AMD + 0.02 o_0_9_0_5_AMGN
 + 0.02 o_0_9_0_5_ASML + 0.02 o_0_9_0_5_DLTR + 0.02 o_0_9_0_5_MTCH
 + 0.02 o_0_9_0_5_NFLX + 0.02 o_0_9_0_5_QCOM + 0.02 o_0_9_0_5_SBUX
 + 0.02 o_0_9_0_5_TSLA + 0.02 o_0_9_0_5_VRTX + x_0_9_0_5_AMD + x_0_9_0_5_AMGN
 + x_0_9_0_5_ASML + x_0_9_0_5_DLTR + x_0_9_0_5_MTCH + x_0_9_0_5_NFLX
 + x_0_9_0_5_QCOM + x_0_9_0_5_SBUX + x_0_9_0_5_TSLA + x_0_9_0_5_VRTX
 - 0.585995663026 x_0_9_0_AMD - 1.03569913377 x_0_9_0_AMGN
 - 1.18402659232 x_0_9_0_ASML - 0.929233439366 x_0_9_0_DLTR
 - 1.19079067657 x_0_9_0_MTCH - 0.983187902025 x_0_9_0_NFLX
 - 0.951274157605 x_0_9_0_QCOM - 0.867395926077 x_0_9_0_SBUX
 - 0.891307026583 x_0_9_0_TSLA - 1.15142296244 x_0_9_0_VRTX = 0
budget_in_0_9_1: 0.02 o_0_9_1_AMD + 0.02 o_0_9_1_AMGN + 0.02 o_0_9_1_ASML
 + 0.02 o_0_9_1_DLTR + 0.02 o_0_9_1_MTCH + 0.02 o_0_9_1_NFLX
 + 0.02 o_0_9_1_QCOM + 0.02 o_0_9_1_SBUX + 0.02 o_0_9_1_TSLA
 + 0.02 o_0_9_1_VRTX + x_0_9_1_AMD + x_0_9_1_AMGN + x_0_9_1_ASML
 + x_0_9_1_DLTR + x_0_9_1_MTCH + x_0_9_1_NFLX + x_0_9_1_QCOM + x_0_9_1_SBUX
 + x_0_9_1_TSLA + x_0_9_1_VRTX - 0.977233014136 x_0_9_AMD
 - 0.948942094486 x_0_9_AMGN - 1.01837968137 x_0_9_ASML
 - 1.02159515055 x_0_9_DLTR - 1.04465476071 x_0_9_MTCH
 - 1.02637143926 x_0_9_NFLX - 0.958742662682 x_0_9_QCOM
 - 0.993097015219 x_0_9_SBUX - 0.930608290696 x_0_9_TSLA
 - 1.02359326044 x_0_9_VRTX = 0
budget_in_0_9_1_0: 0.02 o_0_9_1_0_AMD + 0.02 o_0_9_1_0_AMGN
 + 0.02 o_0_9_1_0_ASML + 0.02 o_0_9_1_0_DLTR + 0.02 o_0_9_1_0_MTCH
 + 0.02 o_0_9_1_0_NFLX + 0.02 o_0_9_1_0_QCOM + 0.02 o_0_9_1_0_SBUX
 + 0.02 o_0_9_1_0_TSLA + 0.02 o_0_9_1_0_VRTX + x_0_9_1_0_AMD + x_0_9_1_0_AMGN
 + x_0_9_1_0_ASML + x_0_9_1_0_DLTR + x_0_9_1_0_MTCH + x_0_9_1_0_NFLX
 + x_0_9_1_0_QCOM + x_0_9_1_0_SBUX + x_0_9_1_0_TSLA + x_0_9_1_0_VRTX
 - 1.05364921378 x_0_9_1_AMD - 0.818171849341 x_0_9_1_AMGN
 - 0.953643447184 x_0_9_1_ASML - 1.03231944273 x_0_9_1_DLTR
 - 1.11639524579 x_0_9_1_MTCH - 1.07375297771 x_0_9_1_NFLX
 - 1.1195439021 x_0_9_1_QCOM - 1.00757601544 x_0_9_1_SBUX
 - 0.955344087007 x_0_9_1_TSLA - 0.751707597404 x_0_9_1_VRTX = 0
budget_in_0_9_1_1: 0.02 o_0_9_1_1_AMD + 0.02 o_0_9_1_1_AMGN
 + 0.02 o_0_9_1_1_ASML + 0.02 o_0_9_1_1_DLTR + 0.02 o_0_9_1_1_MTCH
 + 0.02 o_0_9_1_1_NFLX + 0.02 o_0_9_1_1_QCOM + 0.02 o_0_9_1_1_SBUX
 + 0.02 o_0_9_1_1_TSLA + 0.02 o_0_9_1_1_VRTX + x_0_9_1_1_AMD + x_0_9_1_1_AMGN
 + x_0_9_1_1_ASML + x_0_9_1_1_DLTR + x_0_9_1_1_MTCH + x_0_9_1_1_NFLX
 + x_0_9_1_1_QCOM + x_0_9_1_1_SBUX + x_0_9_1_1_TSLA + x_0_9_1_1_VRTX
 - 0.977059036146 x_0_9_1_AMD - 1.20894761562 x_0_9_1_AMGN
 - 1.28239683275 x_0_9_1_ASML - 0.956039927346 x_0_9_1_DLTR
 - 0.80880714803 x_0_9_1_MTCH - 0.744609156771 x_0_9_1_NFLX
 - 1.30525839478 x_0_9_1_QCOM - 0.940459144268 x_0_9_1_SBUX
 - 0.842053479564 x_0_9_1_TSLA - 1.24282553258 x_0_9_1_VRTX = 0
budget_in_0_9_1_2: 0.02 o_0_9_1_2_AMD + 0.02 o_0_9_1_2_AMGN
 + 0.02 o_0_9_1_2_ASML + 0.02 o_0_9_1_2_DLTR + 0.02 o_0_9_1_2_MTCH
 + 0.02 o_0_9_1_2_NFLX + 0.02 o_0_9_1_2_QCOM + 0.02 o_0_9_1_2_SBUX
 + 0.02 o_0_9_1_2_TSLA + 0.02 o_0_9_1_2_VRTX + x_0_9_1_2_AMD + x_0_9_1_2_AMGN
 + x_0_9_1_2_ASML + x_0_9_1_2_DLTR + x_0_9_1_2_MTCH + x_0_9_1_2_NFLX
 + x_0_9_1_2_QCOM + x_0_9_1_2_SBUX + x_0_9_1_2_TSLA + x_0_9_1_2_VRTX
 - 0.739359442785 x_0_9_1_AMD - 0.875947611103 x_0_9_1_AMGN
 - 1.15460543136 x_0_9_1_ASML - 1.16605998086 x_0_9_1_DLTR
 - 0.947259152101 x_0_9_1_MTCH - 0.7934281847 x_0_9_1_NFLX
 - 1.05639212388 x_0_9_1_QCOM - 0.872324990284 x_0_9_1_SBUX
 - 1.1726499285 x_0_9_1_TSLA - 1.20049748246 x_0_9_1_VRTX = 0
budget_in_0_9_1_3: 0.02 o_0_9_1_3_AMD + 0.02 o_0_9_1_3_AMGN
 + 0.02 o_0_9_1_3_ASML + 0.02 o_0_9_1_3_DLTR + 0.02 o_0_9_1_3_MTCH
 + 0.02 o_0_9_1_3_NFLX + 0.02 o_0_9_1_3_QCOM + 0.02 o_0_9_1_3_SBUX
 + 0.02 o_0_9_1_3_TSLA + 0.02 o_0_9_1_3_VRTX + x_0_9_1_3_AMD + x_0_9_1_3_AMGN
 + x_0_9_1_3_ASML + x_0_9_1_3_DLTR + x_0_9_1_3_MTCH + x_0_9_1_3_NFLX
 + x_0_9_1_3_QCOM + x_0_9_1_3_SBUX + x_0_9_1_3_TSLA + x_0_9_1_3_VRTX
 - 1.07053055308 x_0_9_1_AMD - 0.879588976858 x_0_9_1_AMGN
 - 0.661166822921 x_0_9_1_ASML - 1.18854808887 x_0_9_1_DLTR
 - 1.00817431417 x_0_9_1_MTCH - 1.24323590081 x_0_9_1_NFLX
 - 1.07125402028 x_0_9_1_QCOM - 0.944616337093 x_0_9_1_SBUX
 - 0.986524199308 x_0_9_1_TSLA - 0.850919865987 x_0_9_1_VRTX = 0
budget_in_0_9_1_4: 0.02 o_0_9_1_4_AMD + 0.02 o_0_9_1_4_AMGN
 + 0.02 o_0_9_1_4_ASML + 0.02 o_0_9_1_4_DLTR + 0.02 o_0_9_1_4_MTCH
 + 0.02 o_0_9_1_4_NFLX + 0.02 o_0_9_1_4_QCOM + 0.02 o_0_9_1_4_SBUX
 + 0.02 o_0_9_1_4_TSLA + 0.02 o_0_9_1_4_VRTX + x_0_9_1_4_AMD + x_0_9_1_4_AMGN
 + x_0_9_1_4_ASML + x_0_9_1_4_DLTR + x_0_9_1_4_MTCH + x_0_9_1_4_NFLX
 + x_0_9_1_4_QCOM + x_0_9_1_4_SBUX + x_0_9_1_4_TSLA + x_0_9_1_4_VRTX
 - 1.23215790665 x_0_9_1_AMD - 0.933488954407 x_0_9_1_AMGN
 - 1.00285755597 x_0_9_1_ASML - 1.00313621706 x_0_9_1_DLTR
 - 1.00273285583 x_0_9_1_MTCH - 1.00284835326 x_0_9_1_NFLX
 - 1.00351595931 x_0_9_1_QCOM - 1.00331496557 x_0_9_1_SBUX
 - 1.32066388626 x_0_9_1_TSLA - 1.01847960393 x_0_9_1_VRTX = 0
budget_in_0_9_1_5: 0.02 o_0_9_1_5_AMD + 0.02 o_0_9_1_5_AMGN
 + 0.02 o_0_9_1_5_ASML + 0.02 o_0_9_1_5_DLTR + 0.02 o_0_9_1_5_MTCH
 + 0.02 o_0_9_1_5_NFLX + 0.02 o_0_9_1_5_QCOM + 0.02 o_0_9_1_5_SBUX
 + 0.02 o_0_9_1_5_TSLA + 0.02 o_0_9_1_5_VRTX + x_0_9_1_5_AMD + x_0_9_1_5_AMGN
 + x_0_9_1_5_ASML + x_0_9_1_5_DLTR + x_0_9_1_5_MTCH + x_0_9_1_5_NFLX
 + x_0_9_1_5_QCOM + x_0_9_1_5_SBUX + x_0_9_1_5_TSLA + x_0_9_1_5_VRTX
 - 0.585995663026 x_0_9_1_AMD - 1.03569913377 x_0_9_1_AMGN
 - 1.18402659232 x_0_9_1_ASML - 0.929233439366 x_0_9_1_DLTR
 - 1.19079067657 x_0_9_1_MTCH - 0.983187902025 x_0_9_1_NFLX
 - 0.951274157605 x_0_9_1_QCOM - 0.867395926077 x_0_9_1_SBUX
 - 0.891307026583 x_0_9_1_TSLA - 1.15142296244 x_0_9_1_VRTX = 0
budget_in_0_9_2: 0.02 o_0_9_2_AMD + 0.02 o_0_9_2_AMGN + 0.02 o_0_9_2_ASML
 + 0.02 o_0_9_2_DLTR + 0.02 o_0_9_2_MTCH + 0.02 o_0_9_2_NFLX
 + 0.02 o_0_9_2_QCOM + 0.02 o_0_9_2_SBUX + 0.02 o_0_9_2_TSLA
 + 0.02 o_0_9_2_VRTX + x_0_9_2_AMD + x_0_9_2_AMGN + x_0_9_2_ASML
 + x_0_9_2_DLTR + x_0_9_2_MTCH + x_0_9_2_NFLX + x_0_9_2_QCOM + x_0_9_2_SBUX
 + x_0_9_2_TSLA + x_0_9_2_VRTX - 1.06844410226 x_0_9_AMD
 - 1.0214645984 x_0_9_AMGN - 1.00668679697 x_0_9_ASML
 - 1.04423130986 x_0_9_DLTR - 0.949671554363 x_0_9_MTCH
 - 1.03309879738 x_0_9_NFLX - 0.99111313265 x_0_9_QCOM
 - 1.02397543285 x_0_9_SBUX - 0.967333228097 x_0_9_TSLA
 - 0.961532351943 x_0_9_VRTX = 0
budget_in_0_9_2_0: 0.02 o_0_9_2_0_AMD + 0.02 o_0_9_2_0_AMGN
 + 0.02 o_0_9_2_0_ASML + 0.02 o_0_9_2_0_DLTR + 0.02 o_0_9_2_0_MTCH
 + 0.02 o_0_9_2_0_NFLX + 0.02 o_0_9_2_0_QCOM + 0.02 o_0_9_2_0_SBUX
 + 0.02 o_0_9_2_0_TSLA + 0.02 o_0_9_2_0_VRTX + x_0_9_2_0_AMD + x_0_9_2_0_AMGN
 + x_0_9_2_0_ASML + x_0_9_2_0_DLTR + x_0_9_2_0_MTCH + x_0_9_2_0_NFLX
 + x_0_9_2_0_QCOM + x_0_9_2_0_SBUX + x_0_9_2_0_TSLA + x_0_9_2_0_VRTX
 - 1.05364921378 x_0_9_2_AMD - 0.818171849341 x_0_9_2_AMGN
 - 0.953643447184 x_0_9_2_ASML - 1.03231944273 x_0_9_2_DLTR
 - 1.11639524579 x_0_9_2_MTCH - 1.07375297771 x_0_9_2_NFLX
 - 1.1195439021 x_0_9_2_QCOM - 1.00757601544 x_0_9_2_SBUX
 - 0.955344087007 x_0_9_2_TSLA - 0.751707597404 x_0_9_2_VRTX = 0
budget_in_0_9_2_1: 0.02 o_0_9_2_1_AMD + 0.02 o_0_9_2_1_AMGN
 + 0.02 o_0_9_2_1_ASML + 0.02 o_0_9_2_1_DLTR + 0.02 o_0_9_2_1_MTCH
 + 0.02 o_0_9_2_1_NFLX + 0.02 o_0_9_2_1_QCOM + 0.02 o_0_9_2_1_SBUX
 + 0.02 o_0_9_2_1_TSLA + 0.02 o_0_9_2_1_VRTX + x_0_9_2_1_AMD + x_0_9_2_1_AMGN
 + x_0_9_2_1_ASML + x_0_9_2_1_DLTR + x_0_9_2_1_MTCH + x_0_9_2_1_NFLX
 + x_0_9_2_1_QCOM + x_0_9_2_1_SBUX + x_0_9_2_1_TSLA + x_0_9_2_1_VRTX
 - 0.977059036146 x_0_9_2_AMD - 1.20894761562 x_0_9_2_AMGN
 - 1.28239683275 x_0_9_2_ASML - 0.956039927346 x_0_9_2_DLTR
 - 0.80880714803 x_0_9_2_MTCH - 0.744609156771 x_0_9_2_NFLX
 - 1.30525839478 x_0_9_2_QCOM - 0.940459144268 x_0_9_2_SBUX
 - 0.842053479564 x_0_9_2_TSLA - 1.24282553258 x_0_9_2_VRTX = 0
budget_in_0_9_2_2: 0.02 o_0_9_2_2_AMD + 0.02 o_0_9_2_2_AMGN
 + 0.02 o_0_9_2_2_ASML + 0.02 o_0_9_2_2_DLTR + 0.02 o_0_9_2_2_MTCH
 + 0.02 o_0_9_2_2_NFLX + 0.02 o_0_9_2_2_QCOM + 0.02 o_0_9_2_2_SBUX
 + 0.02 o_0_9_2_2_TSLA + 0.02 o_0_9_2_2_VRTX + x_0_9_2_2_AMD + x_0_9_2_2_AMGN
 + x_0_9_2_2_ASML + x_0_9_2_2_DLTR + x_0_9_2_2_MTCH + x_0_9_2_2_NFLX
 + x_0_9_2_2_QCOM + x_0_9_2_2_SBUX + x_0_9_2_2_TSLA + x_0_9_2_2_VRTX
 - 0.739359442785 x_0_9_2_AMD - 0.875947611103 x_0_9_2_AMGN
 - 1.15460543136 x_0_9_2_ASML - 1.16605998086 x_0_9_2_DLTR
 - 0.947259152101 x_0_9_2_MTCH - 0.7934281847 x_0_9_2_NFLX
 - 1.05639212388 x_0_9_2_QCOM - 0.872324990284 x_0_9_2_SBUX
 - 1.1726499285 x_0_9_2_TSLA - 1.20049748246 x_0_9_2_VRTX = 0
budget_in_0_9_2_3: 0.02 o_0_9_2_3_AMD + 0.02 o_0_9_2_3_AMGN
 + 0.02 o_0_9_2_3_ASML + 0.02 o_0_9_2_3_DLTR + 0.02 o_0_9_2_3_MTCH
 + 0.02 o_0_9_2_3_NFLX + 0.02 o_0_9_2_3_QCOM + 0.02 o_0_9_2_3_SBUX
 + 0.02 o_0_9_2_3_TSLA + 0.02 o_0_9_2_3_VRTX + x_0_9_2_3_AMD + x_0_9_2_3_AMGN
 + x_0_9_2_3_ASML + x_0_9_2_3_DLTR + x_0_9_2_3_MTCH + x_0_9_2_3_NFLX
 + x_0_9_2_3_QCOM + x_0_9_2_3_SBUX + x_0_9_2_3_TSLA + x_0_9_2_3_VRTX
 - 1.07053055308 x_0_9_2_AMD - 0.879588976858 x_0_9_2_AMGN
 - 0.661166822921 x_0_9_2_ASML - 1.18854808887 x_0_9_2_DLTR
 - 1.00817431417 x_0_9_2_MTCH - 1.24323590081 x_0_9_2_NFLX
 - 1.07125402028 x_0_9_2_QCOM - 0.944616337093 x_0_9_2_SBUX
 - 0.986524199308 x_0_9_2_TSLA - 0.850919865987 x_0_9_2_VRTX = 0
budget_in_0_9_2_4: 0.02 o_0_9_2_4_AMD + 0.02 o_0_9_2_4_AMGN
 + 0.02 o_0_9_2_4_ASML + 0.02 o_0_9_2_4_DLTR + 0.02 o_0_9_2_4_MTCH
 + 0.02 o_0_9_2_4_NFLX + 0.02 o_0_9_2_4_QCOM + 0.02 o_0_9_2_4_SBUX
 + 0.02 o_0_9_2_4_TSLA + 0.02 o_0_9_2_4_VRTX + x_0_9_2_4_AMD + x_0_9_2_4_AMGN
 + x_0_9_2_4_ASML + x_0_9_2_4_DLTR + x_0_9_2_4_MTCH + x_0_9_2_4_NFLX
 + x_0_9_2_4_QCOM + x_0_9_2_4_SBUX + x_0_9_2_4_TSLA + x_0_9_2_4_VRTX
 - 1.23215790665 x_0_9_2_AMD - 0.933488954407 x_0_9_2_AMGN
 - 1.00285755597 x_0_9_2_ASML - 1.00313621706 x_0_9_2_DLTR
 - 1.00273285583 x_0_9_2_MTCH - 1.00284835326 x_0_9_2_NFLX
 - 1.00351595931 x_0_9_2_QCOM - 1.00331496557 x_0_9_2_SBUX
 - 1.32066388626 x_0_9_2_TSLA - 1.01847960393 x_0_9_2_VRTX = 0
budget_in_0_9_2_5: 0.02 o_0_9_2_5_AMD + 0.02 o_0_9_2_5_AMGN
 + 0.02 o_0_9_2_5_ASML + 0.02 o_0_9_2_5_DLTR + 0.02 o_0_9_2_5_MTCH
 + 0.02 o_0_9_2_5_NFLX + 0.02 o_0_9_2_5_QCOM + 0.02 o_0_9_2_5_SBUX
 + 0.02 o_0_9_2_5_TSLA + 0.02 o_0_9_2_5_VRTX + x_0_9_2_5_AMD + x_0_9_2_5_AMGN
 + x_0_9_2_5_ASML + x_0_9_2_5_DLTR + x_0_9_2_5_MTCH + x_0_9_2_5_NFLX
 + x_0_9_2_5_QCOM + x_0_9_2_5_SBUX + x_0_9_2_5_TSLA + x_0_9_2_5_VRTX
 - 0.585995663026 x_0_9_2_AMD - 1.03569913377 x_0_9_2_AMGN
 - 1.18402659232 x_0_9_2_ASML - 0.929233439366 x_0_9_2_DLTR
 - 1.19079067657 x_0_9_2_MTCH - 0.983187902025 x_0_9_2_NFLX
 - 0.951274157605 x_0_9_2_QCOM - 0.867395926077 x_0_9_2_SBUX
 - 0.891307026583 x_0_9_2_TSLA - 1.15142296244 x_0_9_2_VRTX = 0
budget_in_0_9_3: 0.02 o_0_9_3_AMD + 0.02 o_0_9_3_AMGN + 0.02 o_0_9_3_ASML
 + 0.02 o_0_9_3_DLTR + 0.02 o_0_9_3_MTCH + 0.02 o_0_9_3_NFLX
 + 0.02 o_0_9_3_QCOM + 0.02 o_0_9_3_SBUX + 0.02 o_0_9_3_TSLA
 + 0.02 o_0_9_3_VRTX + x_0_9_3_AMD + x_0_9_3_AMGN + x_0_9_3_ASML
 + x_0_9_3_DLTR + x_0_9_3_MTCH + x_0_9_3_NFLX + x_0_9_3_QCOM + x_0_9_3_SBUX
 + x_0_9_3_TSLA + x_0_9_3_VRTX - 1.06577386075 x_0_9_AMD
 - 1.03507492389 x_0_9_AMGN - 0.913186014074 x_0_9_ASML
 - 1.03792048785 x_0_9_DLTR - 1.07482664821 x_0_9_MTCH
 - 0.943989525628 x_0_9_NFLX - 1.06569610607 x_0_9_QCOM
 - 0.978425872544 x_0_9_SBUX - 0.994470881579 x_0_9_TSLA
 - 1.04803668943 x_0_9_VRTX = 0
budget_in_0_9_3_0: 0.02 o_0_9_3_0_AMD + 0.02 o_0_9_3_0_AMGN
 + 0.02 o_0_9_3_0_ASML + 0.02 o_0_9_3_0_DLTR + 0.02 o_0_9_3_0_MTCH
 + 0.02 o_0_9_3_0_NFLX + 0.02 o_0_9_3_0_QCOM + 0.02 o_0_9_3_0_SBUX
 + 0.02 o_0_9_3_0_TSLA + 0.02 o_0_9_3_0_VRTX + x_0_9_3_0_AMD + x_0_9_3_0_AMGN
 + x_0_9_3_0_ASML + x_0_9_3_0_DLTR + x_0_9_3_0_MTCH + x_0_9_3_0_NFLX
 + x_0_9_3_0_QCOM + x_0_9_3_0_SBUX + x_0_9_3_0_TSLA + x_0_9_3_0_VRTX
 - 1.05364921378 x_0_9_3_AMD - 0.818171849341 x_0_9_3_AMGN
 - 0.953643447184 x_0_9_3_ASML - 1.03231944273 x_0_9_3_DLTR
 - 1.11639524579 x_0_9_3_MTCH - 1.07375297771 x_0_9_3_NFLX
 - 1.1195439021 x_0_9_3_QCOM - 1.00757601544 x_0_9_3_SBUX
 - 0.955344087007 x_0_9_3_TSLA - 0.751707597404 x_0_9_3_VRTX = 0
budget_in_0_9_3_1: 0.02 o_0_9_3_1_AMD + 0.02 o_0_9_3_1_AMGN
 + 0.02 o_0_9_3_1_ASML + 0.02 o_0_9_3_1_DLTR + 0.02 o_0_9_3_1_MTCH
 + 0.02 o_0_9_3_1_NFLX + 0.02 o_0_9_3_1_QCOM + 0.02 o_0_9_3_1_SBUX
 + 0.02 o_0_9_3_1_TSLA + 0.02 o_0_9_3_1_VRTX + x_0_9_3_1_AMD + x_0_9_3_1_AMGN
 + x_0_9_3_1_ASML + x_0_9_3_1_DLTR + x_0_9_3_1_MTCH + x_0_9_3_1_NFLX
 + x_0_9_3_1_QCOM + x_0_9_3_1_SBUX + x_0_9_3_1_TSLA + x_0_9_3_1_VRTX
 - 0.977059036146 x_0_9_3_AMD - 1.20894761562 x_0_9_3_AMGN
 - 1.28239683275 x_0_9_3_ASML - 0.956039927346 x_0_9_3_DLTR
 - 0.80880714803 x_0_9_3_MTCH - 0.744609156771 x_0_9_3_NFLX
 - 1.30525839478 x_0_9_3_QCOM - 0.940459144268 x_0_9_3_SBUX
 - 0.842053479564 x_0_9_3_TSLA - 1.24282553258 x_0_9_3_VRTX = 0
budget_in_0_9_3_2: 0.02 o_0_9_3_2_AMD + 0.02 o_0_9_3_2_AMGN
 + 0.02 o_0_9_3_2_ASML + 0.02 o_0_9_3_2_DLTR + 0.02 o_0_9_3_2_MTCH
 + 0.02 o_0_9_3_2_NFLX + 0.02 o_0_9_3_2_QCOM + 0.02 o_0_9_3_2_SBUX
 + 0.02 o_0_9_3_2_TSLA + 0.02 o_0_9_3_2_VRTX + x_0_9_3_2_AMD + x_0_9_3_2_AMGN
 + x_0_9_3_2_ASML + x_0_9_3_2_DLTR + x_0_9_3_2_MTCH + x_0_9_3_2_NFLX
 + x_0_9_3_2_QCOM + x_0_9_3_2_SBUX + x_0_9_3_2_TSLA + x_0_9_3_2_VRTX
 - 0.739359442785 x_0_9_3_AMD - 0.875947611103 x_0_9_3_AMGN
 - 1.15460543136 x_0_9_3_ASML - 1.16605998086 x_0_9_3_DLTR
 - 0.947259152101 x_0_9_3_MTCH - 0.7934281847 x_0_9_3_NFLX
 - 1.05639212388 x_0_9_3_QCOM - 0.872324990284 x_0_9_3_SBUX
 - 1.1726499285 x_0_9_3_TSLA - 1.20049748246 x_0_9_3_VRTX = 0
budget_in_0_9_3_3: 0.02 o_0_9_3_3_AMD + 0.02 o_0_9_3_3_AMGN
 + 0.02 o_0_9_3_3_ASML + 0.02 o_0_9_3_3_DLTR + 0.02 o_0_9_3_3_MTCH
 + 0.02 o_0_9_3_3_NFLX + 0.02 o_0_9_3_3_QCOM + 0.02 o_0_9_3_3_SBUX
 + 0.02 o_0_9_3_3_TSLA + 0.02 o_0_9_3_3_VRTX + x_0_9_3_3_AMD + x_0_9_3_3_AMGN
 + x_0_9_3_3_ASML + x_0_9_3_3_DLTR + x_0_9_3_3_MTCH + x_0_9_3_3_NFLX
 + x_0_9_3_3_QCOM + x_0_9_3_3_SBUX + x_0_9_3_3_TSLA + x_0_9_3_3_VRTX
 - 1.07053055308 x_0_9_3_AMD - 0.879588976858 x_0_9_3_AMGN
 - 0.661166822921 x_0_9_3_ASML - 1.18854808887 x_0_9_3_DLTR
 - 1.00817431417 x_0_9_3_MTCH - 1.24323590081 x_0_9_3_NFLX
 - 1.07125402028 x_0_9_3_QCOM - 0.944616337093 x_0_9_3_SBUX
 - 0.986524199308 x_0_9_3_TSLA - 0.850919865987 x_0_9_3_VRTX = 0
budget_in_0_9_3_4: 0.02 o_0_9_3_4_AMD + 0.02 o_0_9_3_4_AMGN
 + 0.02 o_0_9_3_4_ASML + 0.02 o_0_9_3_4_DLTR + 0.02 o_0_9_3_4_MTCH
 + 0.02 o_0_9_3_4_NFLX + 0.02 o_0_9_3_4_QCOM + 0.02 o_0_9_3_4_SBUX
 + 0.02 o_0_9_3_4_TSLA + 0.02 o_0_9_3_4_VRTX + x_0_9_3_4_AMD + x_0_9_3_4_AMGN
 + x_0_9_3_4_ASML + x_0_9_3_4_DLTR + x_0_9_3_4_MTCH + x_0_9_3_4_NFLX
 + x_0_9_3_4_QCOM + x_0_9_3_4_SBUX + x_0_9_3_4_TSLA + x_0_9_3_4_VRTX
 - 1.23215790665 x_0_9_3_AMD - 0.933488954407 x_0_9_3_AMGN
 - 1.00285755597 x_0_9_3_ASML - 1.00313621706 x_0_9_3_DLTR
 - 1.00273285583 x_0_9_3_MTCH - 1.00284835326 x_0_9_3_NFLX
 - 1.00351595931 x_0_9_3_QCOM - 1.00331496557 x_0_9_3_SBUX
 - 1.32066388626 x_0_9_3_TSLA - 1.01847960393 x_0_9_3_VRTX = 0
budget_in_0_9_3_5: 0.02 o_0_9_3_5_AMD + 0.02 o_0_9_3_5_AMGN
 + 0.02 o_0_9_3_5_ASML + 0.02 o_0_9_3_5_DLTR + 0.02 o_0_9_3_5_MTCH
 + 0.02 o_0_9_3_5_NFLX + 0.02 o_0_9_3_5_QCOM + 0.02 o_0_9_3_5_SBUX
 + 0.02 o_0_9_3_5_TSLA + 0.02 o_0_9_3_5_VRTX + x_0_9_3_5_AMD + x_0_9_3_5_AMGN
 + x_0_9_3_5_ASML + x_0_9_3_5_DLTR + x_0_9_3_5_MTCH + x_0_9_3_5_NFLX
 + x_0_9_3_5_QCOM + x_0_9_3_5_SBUX + x_0_9_3_5_TSLA + x_0_9_3_5_VRTX
 - 0.585995663026 x_0_9_3_AMD - 1.03569913377 x_0_9_3_AMGN
 - 1.18402659232 x_0_9_3_ASML - 0.929233439366 x_0_9_3_DLTR
 - 1.19079067657 x_0_9_3_MTCH - 0.983187902025 x_0_9_3_NFLX
 - 0.951274157605 x_0_9_3_QCOM - 0.867395926077 x_0_9_3_SBUX
 - 0.891307026583 x_0_9_3_TSLA - 1.15142296244 x_0_9_3_VRTX = 0
budget_in_0_9_4: 0.02 o_0_9_4_AMD + 0.02 o_0_9_4_AMGN + 0.02 o_0_9_4_ASML
 + 0.02 o_0_9_4_DLTR + 0.02 o_0_9_4_MTCH + 0.02 o_0_9_4_NFLX
 + 0.02 o_0_9_4_QCOM + 0.02 o_0_9_4_SBUX + 0.02 o_0_9_4_TSLA
 + 0.02 o_0_9_4_VRTX + x_0_9_4_AMD + x_0_9_4_AMGN + x_0_9_4_ASML
 + x_0_9_4_DLTR + x_0_9_4_MTCH + x_0_9_4_NFLX + x_0_9_4_QCOM + x_0_9_4_SBUX
 + x_0_9_4_TSLA + x_0_9_4_VRTX - 1.05394352735 x_0_9_AMD
 - 0.976711950261 x_0_9_AMGN - 0.977290493592 x_0_9_ASML
 - 0.935112839434 x_0_9_DLTR - 1.02541386373 x_0_9_MTCH
 - 0.947100112892 x_0_9_NFLX - 0.968133530923 x_0_9_QCOM
 - 1.18495687839 x_0_9_SBUX - 0.906170331414 x_0_9_TSLA
 - 0.985005398121 x_0_9_VRTX = 0
budget_in_0_9_4_0: 0.02 o_0_9_4_0_AMD + 0.02 o_0_9_4_0_AMGN
 + 0.02 o_0_9_4_0_ASML + 0.02 o_0_9_4_0_DLTR + 0.02 o_0_9_4_0_MTCH
 + 0.02 o_0_9_4_0_NFLX + 0.02 o_0_9_4_0_QCOM + 0.02 o_0_9_4_0_SBUX
 + 0.02 o_0_9_4_0_TSLA + 0.02 o_0_9_4_0_VRTX + x_0_9_4_0_AMD + x_0_9_4_0_AMGN
 + x_0_9_4_0_ASML + x_0_9_4_0_DLTR + x_0_9_4_0_MTCH + x_0_9_4_0_NFLX
 + x_0_9_4_0_QCOM + x_0_9_4_0_SBUX + x_0_9_4_0_TSLA + x_0_9_4_0_VRTX
 - 1.05364921378 x_0_9_4_AMD - 0.818171849341 x_0_9_4_AMGN
 - 0.953643447184 x_0_9_4_ASML - 1.03231944273 x_0_9_4_DLTR
 - 1.11639524579 x_0_9_4_MTCH - 1.07375297771 x_0_9_4_NFLX
 - 1.1195439021 x_0_9_4_QCOM - 1.00757601544 x_0_9_4_SBUX
 - 0.955344087007 x_0_9_4_TSLA - 0.751707597404 x_0_9_4_VRTX = 0
budget_in_0_9_4_1: 0.02 o_0_9_4_1_AMD + 0.02 o_0_9_4_1_AMGN
 + 0.02 o_0_9_4_1_ASML + 0.02 o_0_9_4_1_DLTR + 0.02 o_0_9_4_1_MTCH
 + 0.02 o_0_9_4_1_NFLX + 0.02 o_0_9_4_1_QCOM + 0.02 o_0_9_4_1_SBUX
 + 0.02 o_0_9_4_1_TSLA + 0.02 o_0_9_4_1_VRTX + x_0_9_4_1_AMD + x_0_9_4_1_AMGN
 + x_0_9_4_1_ASML + x_0_9_4_1_DLTR + x_0_9_4_1_MTCH + x_0_9_4_1_NFLX
 + x_0_9_4_1_QCOM + x_0_9_4_1_SBUX + x_0_9_4_1_TSLA + x_0_9_4_1_VRTX
 - 0.977059036146 x_0_9_4_AMD - 1.20894761562 x_0_9_4_AMGN
 - 1.28239683275 x_0_9_4_ASML - 0.956039927346 x_0_9_4_DLTR
 - 0.80880714803 x_0_9_4_MTCH - 0.744609156771 x_0_9_4_NFLX
 - 1.30525839478 x_0_9_4_QCOM - 0.940459144268 x_0_9_4_SBUX
 - 0.842053479564 x_0_9_4_TSLA - 1.24282553258 x_0_9_4_VRTX = 0
budget_in_0_9_4_2: 0.02 o_0_9_4_2_AMD + 0.02 o_0_9_4_2_AMGN
 + 0.02 o_0_9_4_2_ASML + 0.02 o_0_9_4_2_DLTR + 0.02 o_0_9_4_2_MTCH
 + 0.02 o_0_9_4_2_NFLX + 0.02 o_0_9_4_2_QCOM + 0.02 o_0_9_4_2_SBUX
 + 0.02 o_0_9_4_2_TSLA + 0.02 o_0_9_4_2_VRTX + x_0_9_4_2_AMD + x_0_9_4_2_AMGN
 + x_0_9_4_2_ASML + x_0_9_4_2_DLTR + x_0_9_4_2_MTCH + x_0_9_4_2_NFLX
 + x_0_9_4_2_QCOM + x_0_9_4_2_SBUX + x_0_9_4_2_TSLA + x_0_9_4_2_VRTX
 - 0.739359442785 x_0_9_4_AMD - 0.875947611103 x_0_9_4_AMGN
 - 1.15460543136 x_0_9_4_ASML - 1.16605998086 x_0_9_4_DLTR
 - 0.947259152101 x_0_9_4_MTCH - 0.7934281847 x_0_9_4_NFLX
 - 1.05639212388 x_0_9_4_QCOM - 0.872324990284 x_0_9_4_SBUX
 - 1.1726499285 x_0_9_4_TSLA - 1.20049748246 x_0_9_4_VRTX = 0
budget_in_0_9_4_3: 0.02 o_0_9_4_3_AMD + 0.02 o_0_9_4_3_AMGN
 + 0.02 o_0_9_4_3_ASML + 0.02 o_0_9_4_3_DLTR + 0.02 o_0_9_4_3_MTCH
 + 0.02 o_0_9_4_3_NFLX + 0.02 o_0_9_4_3_QCOM + 0.02 o_0_9_4_3_SBUX
 + 0.02 o_0_9_4_3_TSLA + 0.02 o_0_9_4_3_VRTX + x_0_9_4_3_AMD + x_0_9_4_3_AMGN
 + x_0_9_4_3_ASML + x_0_9_4_3_DLTR + x_0_9_4_3_MTCH + x_0_9_4_3_NFLX
 + x_0_9_4_3_QCOM + x_0_9_4_3_SBUX + x_0_9_4_3_TSLA + x_0_9_4_3_VRTX
 - 1.07053055308 x_0_9_4_AMD - 0.879588976858 x_0_9_4_AMGN
 - 0.661166822921 x_0_9_4_ASML - 1.18854808887 x_0_9_4_DLTR
 - 1.00817431417 x_0_9_4_MTCH - 1.24323590081 x_0_9_4_NFLX
 - 1.07125402028 x_0_9_4_QCOM - 0.944616337093 x_0_9_4_SBUX
 - 0.986524199308 x_0_9_4_TSLA - 0.850919865987 x_0_9_4_VRTX = 0
budget_in_0_9_4_4: 0.02 o_0_9_4_4_AMD + 0.02 o_0_9_4_4_AMGN
 + 0.02 o_0_9_4_4_ASML + 0.02 o_0_9_4_4_DLTR + 0.02 o_0_9_4_4_MTCH
 + 0.02 o_0_9_4_4_NFLX + 0.02 o_0_9_4_4_QCOM + 0.02 o_0_9_4_4_SBUX
 + 0.02 o_0_9_4_4_TSLA + 0.02 o_0_9_4_4_VRTX + x_0_9_4_4_AMD + x_0_9_4_4_AMGN
 + x_0_9_4_4_ASML + x_0_9_4_4_DLTR + x_0_9_4_4_MTCH + x_0_9_4_4_NFLX
 + x_0_9_4_4_QCOM + x_0_9_4_4_SBUX + x_0_9_4_4_TSLA + x_0_9_4_4_VRTX
 - 1.23215790665 x_0_9_4_AMD - 0.933488954407 x_0_9_4_AMGN
 - 1.00285755597 x_0_9_4_ASML - 1.00313621706 x_0_9_4_DLTR
 - 1.00273285583 x_0_9_4_MTCH - 1.00284835326 x_0_9_4_NFLX
 - 1.00351595931 x_0_9_4_QCOM - 1.00331496557 x_0_9_4_SBUX
 - 1.32066388626 x_0_9_4_TSLA - 1.01847960393 x_0_9_4_VRTX = 0
budget_in_0_9_4_5: 0.02 o_0_9_4_5_AMD + 0.02 o_0_9_4_5_AMGN
 + 0.02 o_0_9_4_5_ASML + 0.02 o_0_9_4_5_DLTR + 0.02 o_0_9_4_5_MTCH
 + 0.02 o_0_9_4_5_NFLX + 0.02 o_0_9_4_5_QCOM + 0.02 o_0_9_4_5_SBUX
 + 0.02 o_0_9_4_5_TSLA + 0.02 o_0_9_4_5_VRTX + x_0_9_4_5_AMD + x_0_9_4_5_AMGN
 + x_0_9_4_5_ASML + x_0_9_4_5_DLTR + x_0_9_4_5_MTCH + x_0_9_4_5_NFLX
 + x_0_9_4_5_QCOM + x_0_9_4_5_SBUX + x_0_9_4_5_TSLA + x_0_9_4_5_VRTX
 - 0.585995663026 x_0_9_4_AMD - 1.03569913377 x_0_9_4_AMGN
 - 1.18402659232 x_0_9_4_ASML - 0.929233439366 x_0_9_4_DLTR
 - 1.19079067657 x_0_9_4_MTCH - 0.983187902025 x_0_9_4_NFLX
 - 0.951274157605 x_0_9_4_QCOM - 0.867395926077 x_0_9_4_SBUX
 - 0.891307026583 x_0_9_4_TSLA - 1.15142296244 x_0_9_4_VRTX = 0
budget_in_0_9_5: 0.02 o_0_9_5_AMD + 0.02 o_0_9_5_AMGN + 0.02 o_0_9_5_ASML
 + 0.02 o_0_9_5_DLTR + 0.02 o_0_9_5_MTCH + 0.02 o_0_9_5_NFLX
 + 0.02 o_0_9_5_QCOM + 0.02 o_0_9_5_SBUX + 0.02 o_0_9_5_TSLA
 + 0.02 o_0_9_5_VRTX + x_0_9_5_AMD + x_0_9_5_AMGN + x_0_9_5_ASML
 + x_0_9_5_DLTR + x_0_9_5_MTCH + x_0_9_5_NFLX + x_0_9_5_QCOM + x_0_9_5_SBUX
 + x_0_9_5_TSLA + x_0_9_5_VRTX - 0.994646737897 x_0_9_AMD
 - 1.01794807395 x_0_9_AMGN - 1.04626610085 x_0_9_ASML
 - 1.04200474311 x_0_9_DLTR - 0.988764410465 x_0_9_MTCH
 - 1.04336091121 x_0_9_NFLX - 0.975094116505 x_0_9_QCOM
 - 1.05427602198 x_0_9_SBUX - 0.947479777656 x_0_9_TSLA
 - 1.00495598889 x_0_9_VRTX = 0
budget_in_0_9_5_0: 0.02 o_0_9_5_0_AMD + 0.02 o_0_9_5_0_AMGN
 + 0.02 o_0_9_5_0_ASML + 0.02 o_0_9_5_0_DLTR + 0.02 o_0_9_5_0_MTCH
 + 0.02 o_0_9_5_0_NFLX + 0.02 o_0_9_5_0_QCOM + 0.02 o_0_9_5_0_SBUX
 + 0.02 o_0_9_5_0_TSLA + 0.02 o_0_9_5_0_VRTX + x_0_9_5_0_AMD + x_0_9_5_0_AMGN
 + x_0_9_5_0_ASML + x_0_9_5_0_DLTR + x_0_9_5_0_MTCH + x_0_9_5_0_NFLX
 + x_0_9_5_0_QCOM + x_0_9_5_0_SBUX + x_0_9_5_0_TSLA + x_0_9_5_0_VRTX
 - 1.05364921378 x_0_9_5_AMD - 0.818171849341 x_0_9_5_AMGN
 - 0.953643447184 x_0_9_5_ASML - 1.03231944273 x_0_9_5_DLTR
 - 1.11639524579 x_0_9_5_MTCH - 1.07375297771 x_0_9_5_NFLX
 - 1.1195439021 x_0_9_5_QCOM - 1.00757601544 x_0_9_5_SBUX
 - 0.955344087007 x_0_9_5_TSLA - 0.751707597404 x_0_9_5_VRTX = 0
budget_in_0_9_5_1: 0.02 o_0_9_5_1_AMD + 0.02 o_0_9_5_1_AMGN
 + 0.02 o_0_9_5_1_ASML + 0.02 o_0_9_5_1_DLTR + 0.02 o_0_9_5_1_MTCH
 + 0.02 o_0_9_5_1_NFLX + 0.02 o_0_9_5_1_QCOM + 0.02 o_0_9_5_1_SBUX
 + 0.02 o_0_9_5_1_TSLA + 0.02 o_0_9_5_1_VRTX + x_0_9_5_1_AMD + x_0_9_5_1_AMGN
 + x_0_9_5_1_ASML + x_0_9_5_1_DLTR + x_0_9_5_1_MTCH + x_0_9_5_1_NFLX
 + x_0_9_5_1_QCOM + x_0_9_5_1_SBUX + x_0_9_5_1_TSLA + x_0_9_5_1_VRTX
 - 0.977059036146 x_0_9_5_AMD - 1.20894761562 x_0_9_5_AMGN
 - 1.28239683275 x_0_9_5_ASML - 0.956039927346 x_0_9_5_DLTR
 - 0.80880714803 x_0_9_5_MTCH - 0.744609156771 x_0_9_5_NFLX
 - 1.30525839478 x_0_9_5_QCOM - 0.940459144268 x_0_9_5_SBUX
 - 0.842053479564 x_0_9_5_TSLA - 1.24282553258 x_0_9_5_VRTX = 0
budget_in_0_9_5_2: 0.02 o_0_9_5_2_AMD + 0.02 o_0_9_5_2_AMGN
 + 0.02 o_0_9_5_2_ASML + 0.02 o_0_9_5_2_DLTR + 0.02 o_0_9_5_2_MTCH
 + 0.02 o_0_9_5_2_NFLX + 0.02 o_0_9_5_2_QCOM + 0.02 o_0_9_5_2_SBUX
 + 0.02 o_0_9_5_2_TSLA + 0.02 o_0_9_5_2_VRTX + x_0_9_5_2_AMD + x_0_9_5_2_AMGN
 + x_0_9_5_2_ASML + x_0_9_5_2_DLTR + x_0_9_5_2_MTCH + x_0_9_5_2_NFLX
 + x_0_9_5_2_QCOM + x_0_9_5_2_SBUX + x_0_9_5_2_TSLA + x_0_9_5_2_VRTX
 - 0.739359442785 x_0_9_5_AMD - 0.875947611103 x_0_9_5_AMGN
 - 1.15460543136 x_0_9_5_ASML - 1.16605998086 x_0_9_5_DLTR
 - 0.947259152101 x_0_9_5_MTCH - 0.7934281847 x_0_9_5_NFLX
 - 1.05639212388 x_0_9_5_QCOM - 0.872324990284 x_0_9_5_SBUX
 - 1.1726499285 x_0_9_5_TSLA - 1.20049748246 x_0_9_5_VRTX = 0
budget_in_0_9_5_3: 0.02 o_0_9_5_3_AMD + 0.02 o_0_9_5_3_AMGN
 + 0.02 o_0_9_5_3_ASML + 0.02 o_0_9_5_3_DLTR + 0.02 o_0_9_5_3_MTCH
 + 0.02 o_0_9_5_3_NFLX + 0.02 o_0_9_5_3_QCOM + 0.02 o_0_9_5_3_SBUX
 + 0.02 o_0_9_5_3_TSLA + 0.02 o_0_9_5_3_VRTX + x_0_9_5_3_AMD + x_0_9_5_3_AMGN
 + x_0_9_5_3_ASML + x_0_9_5_3_DLTR + x_0_9_5_3_MTCH + x_0_9_5_3_NFLX
 + x_0_9_5_3_QCOM + x_0_9_5_3_SBUX + x_0_9_5_3_TSLA + x_0_9_5_3_VRTX
 - 1.07053055308 x_0_9_5_AMD - 0.879588976858 x_0_9_5_AMGN
 - 0.661166822921 x_0_9_5_ASML - 1.18854808887 x_0_9_5_DLTR
 - 1.00817431417 x_0_9_5_MTCH - 1.24323590081 x_0_9_5_NFLX
 - 1.07125402028 x_0_9_5_QCOM - 0.944616337093 x_0_9_5_SBUX
 - 0.986524199308 x_0_9_5_TSLA - 0.850919865987 x_0_9_5_VRTX = 0
budget_in_0_9_5_4: 0.02 o_0_9_5_4_AMD + 0.02 o_0_9_5_4_AMGN
 + 0.02 o_0_9_5_4_ASML + 0.02 o_0_9_5_4_DLTR + 0.02 o_0_9_5_4_MTCH
 + 0.02 o_0_9_5_4_NFLX + 0.02 o_0_9_5_4_QCOM + 0.02 o_0_9_5_4_SBUX
 + 0.02 o_0_9_5_4_TSLA + 0.02 o_0_9_5_4_VRTX + x_0_9_5_4_AMD + x_0_9_5_4_AMGN
 + x_0_9_5_4_ASML + x_0_9_5_4_DLTR + x_0_9_5_4_MTCH + x_0_9_5_4_NFLX
 + x_0_9_5_4_QCOM + x_0_9_5_4_SBUX + x_0_9_5_4_TSLA + x_0_9_5_4_VRTX
 - 1.23215790665 x_0_9_5_AMD - 0.933488954407 x_0_9_5_AMGN
 - 1.00285755597 x_0_9_5_ASML - 1.00313621706 x_0_9_5_DLTR
 - 1.00273285583 x_0_9_5_MTCH - 1.00284835326 x_0_9_5_NFLX
 - 1.00351595931 x_0_9_5_QCOM - 1.00331496557 x_0_9_5_SBUX
 - 1.32066388626 x_0_9_5_TSLA - 1.01847960393 x_0_9_5_VRTX = 0
budget_in_0_9_5_5: 0.02 o_0_9_5_5_AMD + 0.02 o_0_9_5_5_AMGN
 + 0.02 o_0_9_5_5_ASML + 0.02 o_0_9_5_5_DLTR + 0.02 o_0_9_5_5_MTCH
 + 0.02 o_0_9_5_5_NFLX + 0.02 o_0_9_5_5_QCOM + 0.02 o_0_9_5_5_SBUX
 + 0.02 o_0_9_5_5_TSLA + 0.02 o_0_9_5_5_VRTX + x_0_9_5_5_AMD + x_0_9_5_5_AMGN
 + x_0_9_5_5_ASML + x_0_9_5_5_DLTR + x_0_9_5_5_MTCH + x_0_9_5_5_NFLX
 + x_0_9_5_5_QCOM + x_0_9_5_5_SBUX + x_0_9_5_5_TSLA + x_0_9_5_5_VRTX
 - 0.585995663026 x_0_9_5_AMD - 1.03569913377 x_0_9_5_AMGN
 - 1.18402659232 x_0_9_5_ASML - 0.929233439366 x_0_9_5_DLTR
 - 1.19079067657 x_0_9_5_MTCH - 0.983187902025 x_0_9_5_NFLX
 - 0.951274157605 x_0_9_5_QCOM - 0.867395926077 x_0_9_5_SBUX
 - 0.891307026583 x_0_9_5_TSLA - 1.15142296244 x_0_9_5_VRTX = 0
budget_in_0_9_6: 0.02 o_0_9_6_AMD + 0.02 o_0_9_6_AMGN + 0.02 o_0_9_6_ASML
 + 0.02 o_0_9_6_DLTR + 0.02 o_0_9_6_MTCH + 0.02 o_0_9_6_NFLX
 + 0.02 o_0_9_6_QCOM + 0.02 o_0_9_6_SBUX + 0.02 o_0_9_6_TSLA
 + 0.02 o_0_9_6_VRTX + x_0_9_6_AMD + x_0_9_6_AMGN + x_0_9_6_ASML
 + x_0_9_6_DLTR + x_0_9_6_MTCH + x_0_9_6_NFLX + x_0_9_6_QCOM + x_0_9_6_SBUX
 + x_0_9_6_TSLA + x_0_9_6_VRTX - 1.01392415625 x_0_9_AMD
 - 0.989116583165 x_0_9_AMGN - 1.00233687993 x_0_9_ASML
 - 1.04597807654 x_0_9_DLTR - 0.954747279597 x_0_9_MTCH
 - 0.912941443717 x_0_9_NFLX - 0.999276520842 x_0_9_QCOM
 - 1.08233071653 x_0_9_SBUX - 1.06919498439 x_0_9_TSLA
 - 0.903741883324 x_0_9_VRTX = 0
budget_in_0_9_6_0: 0.02 o_0_9_6_0_AMD + 0.02 o_0_9_6_0_AMGN
 + 0.02 o_0_9_6_0_ASML + 0.02 o_0_9_6_0_DLTR + 0.02 o_0_9_6_0_MTCH
 + 0.02 o_0_9_6_0_NFLX + 0.02 o_0_9_6_0_QCOM + 0.02 o_0_9_6_0_SBUX
 + 0.02 o_0_9_6_0_TSLA + 0.02 o_0_9_6_0_VRTX + x_0_9_6_0_AMD + x_0_9_6_0_AMGN
 + x_0_9_6_0_ASML + x_0_9_6_0_DLTR + x_0_9_6_0_MTCH + x_0_9_6_0_NFLX
 + x_0_9_6_0_QCOM + x_0_9_6_0_SBUX + x_0_9_6_0_TSLA + x_0_9_6_0_VRTX
 - 1.05364921378 x_0_9_6_AMD - 0.818171849341 x_0_9_6_AMGN
 - 0.953643447184 x_0_9_6_ASML - 1.03231944273 x_0_9_6_DLTR
 - 1.11639524579 x_0_9_6_MTCH - 1.07375297771 x_0_9_6_NFLX
 - 1.1195439021 x_0_9_6_QCOM - 1.00757601544 x_0_9_6_SBUX
 - 0.955344087007 x_0_9_6_TSLA - 0.751707597404 x_0_9_6_VRTX = 0
budget_in_0_9_6_1: 0.02 o_0_9_6_1_AMD + 0.02 o_0_9_6_1_AMGN
 + 0.02 o_0_9_6_1_ASML + 0.02 o_0_9_6_1_DLTR + 0.02 o_0_9_6_1_MTCH
 + 0.02 o_0_9_6_1_NFLX + 0.02 o_0_9_6_1_QCOM + 0.02 o_0_9_6_1_SBUX
 + 0.02 o_0_9_6_1_TSLA + 0.02 o_0_9_6_1_VRTX + x_0_9_6_1_AMD + x_0_9_6_1_AMGN
 + x_0_9_6_1_ASML + x_0_9_6_1_DLTR + x_0_9_6_1_MTCH + x_0_9_6_1_NFLX
 + x_0_9_6_1_QCOM + x_0_9_6_1_SBUX + x_0_9_6_1_TSLA + x_0_9_6_1_VRTX
 - 0.977059036146 x_0_9_6_AMD - 1.20894761562 x_0_9_6_AMGN
 - 1.28239683275 x_0_9_6_ASML - 0.956039927346 x_0_9_6_DLTR
 - 0.80880714803 x_0_9_6_MTCH - 0.744609156771 x_0_9_6_NFLX
 - 1.30525839478 x_0_9_6_QCOM - 0.940459144268 x_0_9_6_SBUX
 - 0.842053479564 x_0_9_6_TSLA - 1.24282553258 x_0_9_6_VRTX = 0
budget_in_0_9_6_2: 0.02 o_0_9_6_2_AMD + 0.02 o_0_9_6_2_AMGN
 + 0.02 o_0_9_6_2_ASML + 0.02 o_0_9_6_2_DLTR + 0.02 o_0_9_6_2_MTCH
 + 0.02 o_0_9_6_2_NFLX + 0.02 o_0_9_6_2_QCOM + 0.02 o_0_9_6_2_SBUX
 + 0.02 o_0_9_6_2_TSLA + 0.02 o_0_9_6_2_VRTX + x_0_9_6_2_AMD + x_0_9_6_2_AMGN
 + x_0_9_6_2_ASML + x_0_9_6_2_DLTR + x_0_9_6_2_MTCH + x_0_9_6_2_NFLX
 + x_0_9_6_2_QCOM + x_0_9_6_2_SBUX + x_0_9_6_2_TSLA + x_0_9_6_2_VRTX
 - 0.739359442785 x_0_9_6_AMD - 0.875947611103 x_0_9_6_AMGN
 - 1.15460543136 x_0_9_6_ASML - 1.16605998086 x_0_9_6_DLTR
 - 0.947259152101 x_0_9_6_MTCH - 0.7934281847 x_0_9_6_NFLX
 - 1.05639212388 x_0_9_6_QCOM - 0.872324990284 x_0_9_6_SBUX
 - 1.1726499285 x_0_9_6_TSLA - 1.20049748246 x_0_9_6_VRTX = 0
budget_in_0_9_6_3: 0.02 o_0_9_6_3_AMD + 0.02 o_0_9_6_3_AMGN
 + 0.02 o_0_9_6_3_ASML + 0.02 o_0_9_6_3_DLTR + 0.02 o_0_9_6_3_MTCH
 + 0.02 o_0_9_6_3_NFLX + 0.02 o_0_9_6_3_QCOM + 0.02 o_0_9_6_3_SBUX
 + 0.02 o_0_9_6_3_TSLA + 0.02 o_0_9_6_3_VRTX + x_0_9_6_3_AMD + x_0_9_6_3_AMGN
 + x_0_9_6_3_ASML + x_0_9_6_3_DLTR + x_0_9_6_3_MTCH + x_0_9_6_3_NFLX
 + x_0_9_6_3_QCOM + x_0_9_6_3_SBUX + x_0_9_6_3_TSLA + x_0_9_6_3_VRTX
 - 1.07053055308 x_0_9_6_AMD - 0.879588976858 x_0_9_6_AMGN
 - 0.661166822921 x_0_9_6_ASML - 1.18854808887 x_0_9_6_DLTR
 - 1.00817431417 x_0_9_6_MTCH - 1.24323590081 x_0_9_6_NFLX
 - 1.07125402028 x_0_9_6_QCOM - 0.944616337093 x_0_9_6_SBUX
 - 0.986524199308 x_0_9_6_TSLA - 0.850919865987 x_0_9_6_VRTX = 0
budget_in_0_9_6_4: 0.02 o_0_9_6_4_AMD + 0.02 o_0_9_6_4_AMGN
 + 0.02 o_0_9_6_4_ASML + 0.02 o_0_9_6_4_DLTR + 0.02 o_0_9_6_4_MTCH
 + 0.02 o_0_9_6_4_NFLX + 0.02 o_0_9_6_4_QCOM + 0.02 o_0_9_6_4_SBUX
 + 0.02 o_0_9_6_4_TSLA + 0.02 o_0_9_6_4_VRTX + x_0_9_6_4_AMD + x_0_9_6_4_AMGN
 + x_0_9_6_4_ASML + x_0_9_6_4_DLTR + x_0_9_6_4_MTCH + x_0_9_6_4_NFLX
 + x_0_9_6_4_QCOM + x_0_9_6_4_SBUX + x_0_9_6_4_TSLA + x_0_9_6_4_VRTX
 - 1.23215790665 x_0_9_6_AMD - 0.933488954407 x_0_9_6_AMGN
 - 1.00285755597 x_0_9_6_ASML - 1.00313621706 x_0_9_6_DLTR
 - 1.00273285583 x_0_9_6_MTCH - 1.00284835326 x_0_9_6_NFLX
 - 1.00351595931 x_0_9_6_QCOM - 1.00331496557 x_0_9_6_SBUX
 - 1.32066388626 x_0_9_6_TSLA - 1.01847960393 x_0_9_6_VRTX = 0
budget_in_0_9_6_5: 0.02 o_0_9_6_5_AMD + 0.02 o_0_9_6_5_AMGN
 + 0.02 o_0_9_6_5_ASML + 0.02 o_0_9_6_5_DLTR + 0.02 o_0_9_6_5_MTCH
 + 0.02 o_0_9_6_5_NFLX + 0.02 o_0_9_6_5_QCOM + 0.02 o_0_9_6_5_SBUX
 + 0.02 o_0_9_6_5_TSLA + 0.02 o_0_9_6_5_VRTX + x_0_9_6_5_AMD + x_0_9_6_5_AMGN
 + x_0_9_6_5_ASML + x_0_9_6_5_DLTR + x_0_9_6_5_MTCH + x_0_9_6_5_NFLX
 + x_0_9_6_5_QCOM + x_0_9_6_5_SBUX + x_0_9_6_5_TSLA + x_0_9_6_5_VRTX
 - 0.585995663026 x_0_9_6_AMD - 1.03569913377 x_0_9_6_AMGN
 - 1.18402659232 x_0_9_6_ASML - 0.929233439366 x_0_9_6_DLTR
 - 1.19079067657 x_0_9_6_MTCH - 0.983187902025 x_0_9_6_NFLX
 - 0.951274157605 x_0_9_6_QCOM - 0.867395926077 x_0_9_6_SBUX
 - 0.891307026583 x_0_9_6_TSLA - 1.15142296244 x_0_9_6_VRTX = 0
budget_in_0_9_7: 0.02 o_0_9_7_AMD + 0.02 o_0_9_7_AMGN + 0.02 o_0_9_7_ASML
 + 0.02 o_0_9_7_DLTR + 0.02 o_0_9_7_MTCH + 0.02 o_0_9_7_NFLX
 + 0.02 o_0_9_7_QCOM + 0.02 o_0_9_7_SBUX + 0.02 o_0_9_7_TSLA
 + 0.02 o_0_9_7_VRTX + x_0_9_7_AMD + x_0_9_7_AMGN + x_0_9_7_ASML
 + x_0_9_7_DLTR + x_0_9_7_MTCH + x_0_9_7_NFLX + x_0_9_7_QCOM + x_0_9_7_SBUX
 + x_0_9_7_TSLA + x_0_9_7_VRTX - 1.06429517472 x_0_9_AMD
 - 1.10989245697 x_0_9_AMGN - 1.01659391217 x_0_9_ASML
 - 0.949523265291 x_0_9_DLTR - 0.963874259775 x_0_9_MTCH
 - 0.926513097924 x_0_9_NFLX - 1.09876524362 x_0_9_QCOM
 - 0.972466711832 x_0_9_SBUX - 1.12799377333 x_0_9_TSLA
 - 0.989128882071 x_0_9_VRTX = 0
budget_in_0_9_7_0: 0.02 o_0_9_7_0_AMD + 0.02 o_0_9_7_0_AMGN
 + 0.02 o_0_9_7_0_ASML + 0.02 o_0_9_7_0_DLTR + 0.02 o_0_9_7_0_MTCH
 + 0.02 o_0_9_7_0_NFLX + 0.02 o_0_9_7_0_QCOM + 0.02 o_0_9_7_0_SBUX
 + 0.02 o_0_9_7_0_TSLA + 0.02 o_0_9_7_0_VRTX + x_0_9_7_0_AMD + x_0_9_7_0_AMGN
 + x_0_9_7_0_ASML + x_0_9_7_0_DLTR + x_0_9_7_0_MTCH + x_0_9_7_0_NFLX
 + x_0_9_7_0_QCOM + x_0_9_7_0_SBUX + x_0_9_7_0_TSLA + x_0_9_7_0_VRTX
 - 1.05364921378 x_0_9_7_AMD - 0.818171849341 x_0_9_7_AMGN
 - 0.953643447184 x_0_9_7_ASML - 1.03231944273 x_0_9_7_DLTR
 - 1.11639524579 x_0_9_7_MTCH - 1.07375297771 x_0_9_7_NFLX
 - 1.1195439021 x_0_9_7_QCOM - 1.00757601544 x_0_9_7_SBUX
 - 0.955344087007 x_0_9_7_TSLA - 0.751707597404 x_0_9_7_VRTX = 0
budget_in_0_9_7_1: 0.02 o_0_9_7_1_AMD + 0.02 o_0_9_7_1_AMGN
 + 0.02 o_0_9_7_1_ASML + 0.02 o_0_9_7_1_DLTR + 0.02 o_0_9_7_1_MTCH
 + 0.02 o_0_9_7_1_NFLX + 0.02 o_0_9_7_1_QCOM + 0.02 o_0_9_7_1_SBUX
 + 0.02 o_0_9_7_1_TSLA + 0.02 o_0_9_7_1_VRTX + x_0_9_7_1_AMD + x_0_9_7_1_AMGN
 + x_0_9_7_1_ASML + x_0_9_7_1_DLTR + x_0_9_7_1_MTCH + x_0_9_7_1_NFLX
 + x_0_9_7_1_QCOM + x_0_9_7_1_SBUX + x_0_9_7_1_TSLA + x_0_9_7_1_VRTX
 - 0.977059036146 x_0_9_7_AMD - 1.20894761562 x_0_9_7_AMGN
 - 1.28239683275 x_0_9_7_ASML - 0.956039927346 x_0_9_7_DLTR
 - 0.80880714803 x_0_9_7_MTCH - 0.744609156771 x_0_9_7_NFLX
 - 1.30525839478 x_0_9_7_QCOM - 0.940459144268 x_0_9_7_SBUX
 - 0.842053479564 x_0_9_7_TSLA - 1.24282553258 x_0_9_7_VRTX = 0
budget_in_0_9_7_2: 0.02 o_0_9_7_2_AMD + 0.02 o_0_9_7_2_AMGN
 + 0.02 o_0_9_7_2_ASML + 0.02 o_0_9_7_2_DLTR + 0.02 o_0_9_7_2_MTCH
 + 0.02 o_0_9_7_2_NFLX + 0.02 o_0_9_7_2_QCOM + 0.02 o_0_9_7_2_SBUX
 + 0.02 o_0_9_7_2_TSLA + 0.02 o_0_9_7_2_VRTX + x_0_9_7_2_AMD + x_0_9_7_2_AMGN
 + x_0_9_7_2_ASML + x_0_9_7_2_DLTR + x_0_9_7_2_MTCH + x_0_9_7_2_NFLX
 + x_0_9_7_2_QCOM + x_0_9_7_2_SBUX + x_0_9_7_2_TSLA + x_0_9_7_2_VRTX
 - 0.739359442785 x_0_9_7_AMD - 0.875947611103 x_0_9_7_AMGN
 - 1.15460543136 x_0_9_7_ASML - 1.16605998086 x_0_9_7_DLTR
 - 0.947259152101 x_0_9_7_MTCH - 0.7934281847 x_0_9_7_NFLX
 - 1.05639212388 x_0_9_7_QCOM - 0.872324990284 x_0_9_7_SBUX
 - 1.1726499285 x_0_9_7_TSLA - 1.20049748246 x_0_9_7_VRTX = 0
budget_in_0_9_7_3: 0.02 o_0_9_7_3_AMD + 0.02 o_0_9_7_3_AMGN
 + 0.02 o_0_9_7_3_ASML + 0.02 o_0_9_7_3_DLTR + 0.02 o_0_9_7_3_MTCH
 + 0.02 o_0_9_7_3_NFLX + 0.02 o_0_9_7_3_QCOM + 0.02 o_0_9_7_3_SBUX
 + 0.02 o_0_9_7_3_TSLA + 0.02 o_0_9_7_3_VRTX + x_0_9_7_3_AMD + x_0_9_7_3_AMGN
 + x_0_9_7_3_ASML + x_0_9_7_3_DLTR + x_0_9_7_3_MTCH + x_0_9_7_3_NFLX
 + x_0_9_7_3_QCOM + x_0_9_7_3_SBUX + x_0_9_7_3_TSLA + x_0_9_7_3_VRTX
 - 1.07053055308 x_0_9_7_AMD - 0.879588976858 x_0_9_7_AMGN
 - 0.661166822921 x_0_9_7_ASML - 1.18854808887 x_0_9_7_DLTR
 - 1.00817431417 x_0_9_7_MTCH - 1.24323590081 x_0_9_7_NFLX
 - 1.07125402028 x_0_9_7_QCOM - 0.944616337093 x_0_9_7_SBUX
 - 0.986524199308 x_0_9_7_TSLA - 0.850919865987 x_0_9_7_VRTX = 0
budget_in_0_9_7_4: 0.02 o_0_9_7_4_AMD + 0.02 o_0_9_7_4_AMGN
 + 0.02 o_0_9_7_4_ASML + 0.02 o_0_9_7_4_DLTR + 0.02 o_0_9_7_4_MTCH
 + 0.02 o_0_9_7_4_NFLX + 0.02 o_0_9_7_4_QCOM + 0.02 o_0_9_7_4_SBUX
 + 0.02 o_0_9_7_4_TSLA + 0.02 o_0_9_7_4_VRTX + x_0_9_7_4_AMD + x_0_9_7_4_AMGN
 + x_0_9_7_4_ASML + x_0_9_7_4_DLTR + x_0_9_7_4_MTCH + x_0_9_7_4_NFLX
 + x_0_9_7_4_QCOM + x_0_9_7_4_SBUX + x_0_9_7_4_TSLA + x_0_9_7_4_VRTX
 - 1.23215790665 x_0_9_7_AMD - 0.933488954407 x_0_9_7_AMGN
 - 1.00285755597 x_0_9_7_ASML - 1.00313621706 x_0_9_7_DLTR
 - 1.00273285583 x_0_9_7_MTCH - 1.00284835326 x_0_9_7_NFLX
 - 1.00351595931 x_0_9_7_QCOM - 1.00331496557 x_0_9_7_SBUX
 - 1.32066388626 x_0_9_7_TSLA - 1.01847960393 x_0_9_7_VRTX = 0
budget_in_0_9_7_5: 0.02 o_0_9_7_5_AMD + 0.02 o_0_9_7_5_AMGN
 + 0.02 o_0_9_7_5_ASML + 0.02 o_0_9_7_5_DLTR + 0.02 o_0_9_7_5_MTCH
 + 0.02 o_0_9_7_5_NFLX + 0.02 o_0_9_7_5_QCOM + 0.02 o_0_9_7_5_SBUX
 + 0.02 o_0_9_7_5_TSLA + 0.02 o_0_9_7_5_VRTX + x_0_9_7_5_AMD + x_0_9_7_5_AMGN
 + x_0_9_7_5_ASML + x_0_9_7_5_DLTR + x_0_9_7_5_MTCH + x_0_9_7_5_NFLX
 + x_0_9_7_5_QCOM + x_0_9_7_5_SBUX + x_0_9_7_5_TSLA + x_0_9_7_5_VRTX
 - 0.585995663026 x_0_9_7_AMD - 1.03569913377 x_0_9_7_AMGN
 - 1.18402659232 x_0_9_7_ASML - 0.929233439366 x_0_9_7_DLTR
 - 1.19079067657 x_0_9_7_MTCH - 0.983187902025 x_0_9_7_NFLX
 - 0.951274157605 x_0_9_7_QCOM - 0.867395926077 x_0_9_7_SBUX
 - 0.891307026583 x_0_9_7_TSLA - 1.15142296244 x_0_9_7_VRTX = 0
nnp_constr._in_0_0: nnp_0_0 - 0.375 nnp_0_0_0 - 0.04375 nnp_0_0_0_0
 - 0.04375 nnp_0_0_0_1 - 0.04375 nnp_0_0_0_2 - 0.04375 nnp_0_0_0_3
 - 0.04375 nnp_0_0_0_4 - 0.04375 nnp_0_0_0_5 - 0.375 nnp_0_0_1
 - 0.04375 nnp_0_0_1_0 - 0.04375 nnp_0_0_1_1 - 0.04375 nnp_0_0_1_2
 - 0.04375 nnp_0_0_1_3 - 0.04375 nnp_0_0_1_4 - 0.04375 nnp_0_0_1_5
 - 0.375 nnp_0_0_2 - 0.04375 nnp_0_0_2_0 - 0.04375 nnp_0_0_2_1
 - 0.04375 nnp_0_0_2_2 - 0.04375 nnp_0_0_2_3 - 0.04375 nnp_0_0_2_4
 - 0.04375 nnp_0_0_2_5 - 0.375 nnp_0_0_3 - 0.04375 nnp_0_0_3_0
 - 0.04375 nnp_0_0_3_1 - 0.04375 nnp_0_0_3_2 - 0.04375 nnp_0_0_3_3
 - 0.04375 nnp_0_0_3_4 - 0.04375 nnp_0_0_3_5 - 0.375 nnp_0_0_4
 - 0.04375 nnp_0_0_4_0 - 0.04375 nnp_0_0_4_1 - 0.04375 nnp_0_0_4_2
 - 0.04375 nnp_0_0_4_3 - 0.04375 nnp_0_0_4_4 - 0.04375 nnp_0_0_4_5
 - 0.375 nnp_0_0_5 - 0.04375 nnp_0_0_5_0 - 0.04375 nnp_0_0_5_1
 - 0.04375 nnp_0_0_5_2 - 0.04375 nnp_0_0_5_3 - 0.04375 nnp_0_0_5_4
 - 0.04375 nnp_0_0_5_5 - 0.375 nnp_0_0_6 - 0.04375 nnp_0_0_6_0
 - 0.04375 nnp_0_0_6_1 - 0.04375 nnp_0_0_6_2 - 0.04375 nnp_0_0_6_3
 - 0.04375 nnp_0_0_6_4 - 0.04375 nnp_0_0_6_5 - 0.375 nnp_0_0_7
 - 0.04375 nnp_0_0_7_0 - 0.04375 nnp_0_0_7_1 - 0.04375 nnp_0_0_7_2
 - 0.04375 nnp_0_0_7_3 - 0.04375 nnp_0_0_7_4 - 0.04375 nnp_0_0_7_5 + u_0
 - 0.3 u_0_0 - 0.02625 u_0_0_0 - 0.02625 u_0_0_1 - 0.02625 u_0_0_2
 - 0.02625 u_0_0_3 - 0.02625 u_0_0_4 - 0.02625 u_0_0_5 - 0.02625 u_0_0_6
 - 0.02625 u_0_0_7 + 0.0102083333333 x_0_0_0_0_AMD
 + 0.0102083333333 x_0_0_0_0_AMGN + 0.0102083333333 x_0_0_0_0_ASML
 + 0.0102083333333 x_0_0_0_0_DLTR + 0.0102083333333 x_0_0_0_0_MTCH
 + 0.0102083333333 x_0_0_0_0_NFLX + 0.0102083333333 x_0_0_0_0_QCOM
 + 0.0102083333333 x_0_0_0_0_SBUX + 0.0102083333333 x_0_0_0_0_TSLA
 + 0.0102083333333 x_0_0_0_0_VRTX + 0.0102083333333 x_0_0_0_1_AMD
 + 0.0102083333333 x_0_0_0_1_AMGN + 0.0102083333333 x_0_0_0_1_ASML
 + 0.0102083333333 x_0_0_0_1_DLTR + 0.0102083333333 x_0_0_0_1_MTCH
 + 0.0102083333333 x_0_0_0_1_NFLX + 0.0102083333333 x_0_0_0_1_QCOM
 + 0.0102083333333 x_0_0_0_1_SBUX + 0.0102083333333 x_0_0_0_1_TSLA
 + 0.0102083333333 x_0_0_0_1_VRTX + 0.0102083333333 x_0_0_0_2_AMD
 + 0.0102083333333 x_0_0_0_2_AMGN + 0.0102083333333 x_0_0_0_2_ASML
 + 0.0102083333333 x_0_0_0_2_DLTR + 0.0102083333333 x_0_0_0_2_MTCH
 + 0.0102083333333 x_0_0_0_2_NFLX + 0.0102083333333 x_0_0_0_2_QCOM
 + 0.0102083333333 x_0_0_0_2_SBUX + 0.0102083333333 x_0_0_0_2_TSLA
 + 0.0102083333333 x_0_0_0_2_VRTX + 0.0102083333333 x_0_0_0_3_AMD
 + 0.0102083333333 x_0_0_0_3_AMGN + 0.0102083333333 x_0_0_0_3_ASML
 + 0.0102083333333 x_0_0_0_3_DLTR + 0.0102083333333 x_0_0_0_3_MTCH
 + 0.0102083333333 x_0_0_0_3_NFLX + 0.0102083333333 x_0_0_0_3_QCOM
 + 0.0102083333333 x_0_0_0_3_SBUX + 0.0102083333333 x_0_0_0_3_TSLA
 + 0.0102083333333 x_0_0_0_3_VRTX + 0.0102083333333 x_0_0_0_4_AMD
 + 0.0102083333333 x_0_0_0_4_AMGN + 0.0102083333333 x_0_0_0_4_ASML
 + 0.0102083333333 x_0_0_0_4_DLTR + 0.0102083333333 x_0_0_0_4_MTCH
 + 0.0102083333333 x_0_0_0_4_NFLX + 0.0102083333333 x_0_0_0_4_QCOM
 + 0.0102083333333 x_0_0_0_4_SBUX + 0.0102083333333 x_0_0_0_4_TSLA
 + 0.0102083333333 x_0_0_0_4_VRTX + 0.0102083333333 x_0_0_0_5_AMD
 + 0.0102083333333 x_0_0_0_5_AMGN + 0.0102083333333 x_0_0_0_5_ASML
 + 0.0102083333333 x_0_0_0_5_DLTR + 0.0102083333333 x_0_0_0_5_MTCH
 + 0.0102083333333 x_0_0_0_5_NFLX + 0.0102083333333 x_0_0_0_5_QCOM
 + 0.0102083333333 x_0_0_0_5_SBUX + 0.0102083333333 x_0_0_0_5_TSLA
 + 0.0102083333333 x_0_0_0_5_VRTX + 0.0875 x_0_0_0_AMD + 0.0875 x_0_0_0_AMGN
 + 0.0875 x_0_0_0_ASML + 0.0875 x_0_0_0_DLTR + 0.0875 x_0_0_0_MTCH
 + 0.0875 x_0_0_0_NFLX + 0.0875 x_0_0_0_QCOM + 0.0875 x_0_0_0_SBUX
 + 0.0875 x_0_0_0_TSLA + 0.0875 x_0_0_0_VRTX + 0.0102083333333 x_0_0_1_0_AMD
 + 0.0102083333333 x_0_0_1_0_AMGN + 0.0102083333333 x_0_0_1_0_ASML
 + 0.0102083333333 x_0_0_1_0_DLTR + 0.0102083333333 x_0_0_1_0_MTCH
 + 0.0102083333333 x_0_0_1_0_NFLX + 0.0102083333333 x_0_0_1_0_QCOM
 + 0.0102083333333 x_0_0_1_0_SBUX + 0.0102083333333 x_0_0_1_0_TSLA
 + 0.0102083333333 x_0_0_1_0_VRTX + 0.0102083333333 x_0_0_1_1_AMD
 + 0.0102083333333 x_0_0_1_1_AMGN + 0.0102083333333 x_0_0_1_1_ASML
 + 0.0102083333333 x_0_0_1_1_DLTR + 0.0102083333333 x_0_0_1_1_MTCH
 + 0.0102083333333 x_0_0_1_1_NFLX + 0.0102083333333 x_0_0_1_1_QCOM
 + 0.0102083333333 x_0_0_1_1_SBUX + 0.0102083333333 x_0_0_1_1_TSLA
 + 0.0102083333333 x_0_0_1_1_VRTX + 0.0102083333333 x_0_0_1_2_AMD
 + 0.0102083333333 x_0_0_1_2_AMGN + 0.0102083333333 x_0_0_1_2_ASML
 + 0.0102083333333 x_0_0_1_2_DLTR + 0.0102083333333 x_0_0_1_2_MTCH
 + 0.0102083333333 x_0_0_1_2_NFLX + 0.0102083333333 x_0_0_1_2_QCOM
 + 0.0102083333333 x_0_0_1_2_SBUX + 0.0102083333333 x_0_0_1_2_TSLA
 + 0.0102083333333 x_0_0_1_2_VRTX + 0.0102083333333 x_0_0_1_3_AMD
 + 0.0102083333333 x_0_0_1_3_AMGN + 0.0102083333333 x_0_0_1_3_ASML
 + 0.0102083333333 x_0_0_1_3_DLTR + 0.0102083333333 x_0_0_1_3_MTCH
 + 0.0102083333333 x_0_0_1_3_NFLX + 0.0102083333333 x_0_0_1_3_QCOM
 + 0.0102083333333 x_0_0_1_3_SBUX + 0.0102083333333 x_0_0_1_3_TSLA
 + 0.0102083333333 x_0_0_1_3_VRTX + 0.0102083333333 x_0_0_1_4_AMD
 + 0.0102083333333 x_0_0_1_4_AMGN + 0.0102083333333 x_0_0_1_4_ASML
 + 0.0102083333333 x_0_0_1_4_DLTR + 0.0102083333333 x_0_0_1_4_MTCH
 + 0.0102083333333 x_0_0_1_4_NFLX + 0.0102083333333 x_0_0_1_4_QCOM
 + 0.0102083333333 x_0_0_1_4_SBUX + 0.0102083333333 x_0_0_1_4_TSLA
 + 0.0102083333333 x_0_0_1_4_VRTX + 0.0102083333333 x_0_0_1_5_AMD
 + 0.0102083333333 x_0_0_1_5_AMGN + 0.0102083333333 x_0_0_1_5_ASML
 + 0.0102083333333 x_0_0_1_5_DLTR + 0.0102083333333 x_0_0_1_5_MTCH
 + 0.0102083333333 x_0_0_1_5_NFLX + 0.0102083333333 x_0_0_1_5_QCOM
 + 0.0102083333333 x_0_0_1_5_SBUX + 0.0102083333333 x_0_0_1_5_TSLA
 + 0.0102083333333 x_0_0_1_5_VRTX + 0.0875 x_0_0_1_AMD + 0.0875 x_0_0_1_AMGN
 + 0.0875 x_0_0_1_ASML + 0.0875 x_0_0_1_DLTR + 0.0875 x_0_0_1_MTCH
 + 0.0875 x_0_0_1_NFLX + 0.0875 x_0_0_1_QCOM + 0.0875 x_0_0_1_SBUX
 + 0.0875 x_0_0_1_TSLA + 0.0875 x_0_0_1_VRTX + 0.0102083333333 x_0_0_2_0_AMD
 + 0.0102083333333 x_0_0_2_0_AMGN + 0.0102083333333 x_0_0_2_0_ASML
 + 0.0102083333333 x_0_0_2_0_DLTR + 0.0102083333333 x_0_0_2_0_MTCH
 + 0.0102083333333 x_0_0_2_0_NFLX + 0.0102083333333 x_0_0_2_0_QCOM
 + 0.0102083333333 x_0_0_2_0_SBUX + 0.0102083333333 x_0_0_2_0_TSLA
 + 0.0102083333333 x_0_0_2_0_VRTX + 0.0102083333333 x_0_0_2_1_AMD
 + 0.0102083333333 x_0_0_2_1_AMGN + 0.0102083333333 x_0_0_2_1_ASML
 + 0.0102083333333 x_0_0_2_1_DLTR + 0.0102083333333 x_0_0_2_1_MTCH
 + 0.0102083333333 x_0_0_2_1_NFLX + 0.0102083333333 x_0_0_2_1_QCOM
 + 0.0102083333333 x_0_0_2_1_SBUX + 0.0102083333333 x_0_0_2_1_TSLA
 + 0.0102083333333 x_0_0_2_1_VRTX + 0.0102083333333 x_0_0_2_2_AMD
 + 0.0102083333333 x_0_0_2_2_AMGN + 0.0102083333333 x_0_0_2_2_ASML
 + 0.0102083333333 x_0_0_2_2_DLTR + 0.0102083333333 x_0_0_2_2_MTCH
 + 0.0102083333333 x_0_0_2_2_NFLX + 0.0102083333333 x_0_0_2_2_QCOM
 + 0.0102083333333 x_0_0_2_2_SBUX + 0.0102083333333 x_0_0_2_2_TSLA
 + 0.0102083333333 x_0_0_2_2_VRTX + 0.0102083333333 x_0_0_2_3_AMD
 + 0.0102083333333 x_0_0_2_3_AMGN + 0.0102083333333 x_0_0_2_3_ASML
 + 0.0102083333333 x_0_0_2_3_DLTR + 0.0102083333333 x_0_0_2_3_MTCH
 + 0.0102083333333 x_0_0_2_3_NFLX + 0.0102083333333 x_0_0_2_3_QCOM
 + 0.0102083333333 x_0_0_2_3_SBUX + 0.0102083333333 x_0_0_2_3_TSLA
 + 0.0102083333333 x_0_0_2_3_VRTX + 0.0102083333333 x_0_0_2_4_AMD
 + 0.0102083333333 x_0_0_2_4_AMGN + 0.0102083333333 x_0_0_2_4_ASML
 + 0.0102083333333 x_0_0_2_4_DLTR + 0.0102083333333 x_0_0_2_4_MTCH
 + 0.0102083333333 x_0_0_2_4_NFLX + 0.0102083333333 x_0_0_2_4_QCOM
 + 0.0102083333333 x_0_0_2_4_SBUX + 0.0102083333333 x_0_0_2_4_TSLA
 + 0.0102083333333 x_0_0_2_4_VRTX + 0.0102083333333 x_0_0_2_5_AMD
 + 0.0102083333333 x_0_0_2_5_AMGN + 0.0102083333333 x_0_0_2_5_ASML
 + 0.0102083333333 x_0_0_2_5_DLTR + 0.0102083333333 x_0_0_2_5_MTCH
 + 0.0102083333333 x_0_0_2_5_NFLX + 0.0102083333333 x_0_0_2_5_QCOM
 + 0.0102083333333 x_0_0_2_5_SBUX + 0.0102083333333 x_0_0_2_5_TSLA
 + 0.0102083333333 x_0_0_2_5_VRTX + 0.0875 x_0_0_2_AMD + 0.0875 x_0_0_2_AMGN
 + 0.0875 x_0_0_2_ASML + 0.0875 x_0_0_2_DLTR + 0.0875 x_0_0_2_MTCH
 + 0.0875 x_0_0_2_NFLX + 0.0875 x_0_0_2_QCOM + 0.0875 x_0_0_2_SBUX
 + 0.0875 x_0_0_2_TSLA + 0.0875 x_0_0_2_VRTX + 0.0102083333333 x_0_0_3_0_AMD
 + 0.0102083333333 x_0_0_3_0_AMGN + 0.0102083333333 x_0_0_3_0_ASML
 + 0.0102083333333 x_0_0_3_0_DLTR + 0.0102083333333 x_0_0_3_0_MTCH
 + 0.0102083333333 x_0_0_3_0_NFLX + 0.0102083333333 x_0_0_3_0_QCOM
 + 0.0102083333333 x_0_0_3_0_SBUX + 0.0102083333333 x_0_0_3_0_TSLA
 + 0.0102083333333 x_0_0_3_0_VRTX + 0.0102083333333 x_0_0_3_1_AMD
 + 0.0102083333333 x_0_0_3_1_AMGN + 0.0102083333333 x_0_0_3_1_ASML
 + 0.0102083333333 x_0_0_3_1_DLTR + 0.0102083333333 x_0_0_3_1_MTCH
 + 0.0102083333333 x_0_0_3_1_NFLX + 0.0102083333333 x_0_0_3_1_QCOM
 + 0.0102083333333 x_0_0_3_1_SBUX + 0.0102083333333 x_0_0_3_1_TSLA
 + 0.0102083333333 x_0_0_3_1_VRTX + 0.0102083333333 x_0_0_3_2_AMD
 + 0.0102083333333 x_0_0_3_2_AMGN + 0.0102083333333 x_0_0_3_2_ASML
 + 0.0102083333333 x_0_0_3_2_DLTR + 0.0102083333333 x_0_0_3_2_MTCH
 + 0.0102083333333 x_0_0_3_2_NFLX + 0.0102083333333 x_0_0_3_2_QCOM
 + 0.0102083333333 x_0_0_3_2_SBUX + 0.0102083333333 x_0_0_3_2_TSLA
 + 0.0102083333333 x_0_0_3_2_VRTX + 0.0102083333333 x_0_0_3_3_AMD
 + 0.0102083333333 x_0_0_3_3_AMGN + 0.0102083333333 x_0_0_3_3_ASML
 + 0.0102083333333 x_0_0_3_3_DLTR + 0.0102083333333 x_0_0_3_3_MTCH
 + 0.0102083333333 x_0_0_3_3_NFLX + 0.0102083333333 x_0_0_3_3_QCOM
 + 0.0102083333333 x_0_0_3_3_SBUX + 0.0102083333333 x_0_0_3_3_TSLA
 + 0.0102083333333 x_0_0_3_3_VRTX + 0.0102083333333 x_0_0_3_4_AMD
 + 0.0102083333333 x_0_0_3_4_AMGN + 0.0102083333333 x_0_0_3_4_ASML
 + 0.0102083333333 x_0_0_3_4_DLTR + 0.0102083333333 x_0_0_3_4_MTCH
 + 0.0102083333333 x_0_0_3_4_NFLX + 0.0102083333333 x_0_0_3_4_QCOM
 + 0.0102083333333 x_0_0_3_4_SBUX + 0.0102083333333 x_0_0_3_4_TSLA
 + 0.0102083333333 x_0_0_3_4_VRTX + 0.0102083333333 x_0_0_3_5_AMD
 + 0.0102083333333 x_0_0_3_5_AMGN + 0.0102083333333 x_0_0_3_5_ASML
 + 0.0102083333333 x_0_0_3_5_DLTR + 0.0102083333333 x_0_0_3_5_MTCH
 + 0.0102083333333 x_0_0_3_5_NFLX + 0.0102083333333 x_0_0_3_5_QCOM
 + 0.0102083333333 x_0_0_3_5_SBUX + 0.0102083333333 x_0_0_3_5_TSLA
 + 0.0102083333333 x_0_0_3_5_VRTX + 0.0875 x_0_0_3_AMD + 0.0875 x_0_0_3_AMGN
 + 0.0875 x_0_0_3_ASML + 0.0875 x_0_0_3_DLTR + 0.0875 x_0_0_3_MTCH
 + 0.0875 x_0_0_3_NFLX + 0.0875 x_0_0_3_QCOM + 0.0875 x_0_0_3_SBUX
 + 0.0875 x_0_0_3_TSLA + 0.0875 x_0_0_3_VRTX + 0.0102083333333 x_0_0_4_0_AMD
 + 0.0102083333333 x_0_0_4_0_AMGN + 0.0102083333333 x_0_0_4_0_ASML
 + 0.0102083333333 x_0_0_4_0_DLTR + 0.0102083333333 x_0_0_4_0_MTCH
 + 0.0102083333333 x_0_0_4_0_NFLX + 0.0102083333333 x_0_0_4_0_QCOM
 + 0.0102083333333 x_0_0_4_0_SBUX + 0.0102083333333 x_0_0_4_0_TSLA
 + 0.0102083333333 x_0_0_4_0_VRTX + 0.0102083333333 x_0_0_4_1_AMD
 + 0.0102083333333 x_0_0_4_1_AMGN + 0.0102083333333 x_0_0_4_1_ASML
 + 0.0102083333333 x_0_0_4_1_DLTR + 0.0102083333333 x_0_0_4_1_MTCH
 + 0.0102083333333 x_0_0_4_1_NFLX + 0.0102083333333 x_0_0_4_1_QCOM
 + 0.0102083333333 x_0_0_4_1_SBUX + 0.0102083333333 x_0_0_4_1_TSLA
 + 0.0102083333333 x_0_0_4_1_VRTX + 0.0102083333333 x_0_0_4_2_AMD
 + 0.0102083333333 x_0_0_4_2_AMGN + 0.0102083333333 x_0_0_4_2_ASML
 + 0.0102083333333 x_0_0_4_2_DLTR + 0.0102083333333 x_0_0_4_2_MTCH
 + 0.0102083333333 x_0_0_4_2_NFLX + 0.0102083333333 x_0_0_4_2_QCOM
 + 0.0102083333333 x_0_0_4_2_SBUX + 0.0102083333333 x_0_0_4_2_TSLA
 + 0.0102083333333 x_0_0_4_2_VRTX + 0.0102083333333 x_0_0_4_3_AMD
 + 0.0102083333333 x_0_0_4_3_AMGN + 0.0102083333333 x_0_0_4_3_ASML
 + 0.0102083333333 x_0_0_4_3_DLTR + 0.0102083333333 x_0_0_4_3_MTCH
 + 0.0102083333333 x_0_0_4_3_NFLX + 0.0102083333333 x_0_0_4_3_QCOM
 + 0.0102083333333 x_0_0_4_3_SBUX + 0.0102083333333 x_0_0_4_3_TSLA
 + 0.0102083333333 x_0_0_4_3_VRTX + 0.0102083333333 x_0_0_4_4_AMD
 + 0.0102083333333 x_0_0_4_4_AMGN + 0.0102083333333 x_0_0_4_4_ASML
 + 0.0102083333333 x_0_0_4_4_DLTR + 0.0102083333333 x_0_0_4_4_MTCH
 + 0.0102083333333 x_0_0_4_4_NFLX + 0.0102083333333 x_0_0_4_4_QCOM
 + 0.0102083333333 x_0_0_4_4_SBUX + 0.0102083333333 x_0_0_4_4_TSLA
 + 0.0102083333333 x_0_0_4_4_VRTX + 0.0102083333333 x_0_0_4_5_AMD
 + 0.0102083333333 x_0_0_4_5_AMGN + 0.0102083333333 x_0_0_4_5_ASML
 + 0.0102083333333 x_0_0_4_5_DLTR + 0.0102083333333 x_0_0_4_5_MTCH
 + 0.0102083333333 x_0_0_4_5_NFLX + 0.0102083333333 x_0_0_4_5_QCOM
 + 0.0102083333333 x_0_0_4_5_SBUX + 0.0102083333333 x_0_0_4_5_TSLA
 + 0.0102083333333 x_0_0_4_5_VRTX + 0.0875 x_0_0_4_AMD + 0.0875 x_0_0_4_AMGN
 + 0.0875 x_0_0_4_ASML + 0.0875 x_0_0_4_DLTR + 0.0875 x_0_0_4_MTCH
 + 0.0875 x_0_0_4_NFLX + 0.0875 x_0_0_4_QCOM + 0.0875 x_0_0_4_SBUX
 + 0.0875 x_0_0_4_TSLA + 0.0875 x_0_0_4_VRTX + 0.0102083333333 x_0_0_5_0_AMD
 + 0.0102083333333 x_0_0_5_0_AMGN + 0.0102083333333 x_0_0_5_0_ASML
 + 0.0102083333333 x_0_0_5_0_DLTR + 0.0102083333333 x_0_0_5_0_MTCH
 + 0.0102083333333 x_0_0_5_0_NFLX + 0.0102083333333 x_0_0_5_0_QCOM
 + 0.0102083333333 x_0_0_5_0_SBUX + 0.0102083333333 x_0_0_5_0_TSLA
 + 0.0102083333333 x_0_0_5_0_VRTX + 0.0102083333333 x_0_0_5_1_AMD
 + 0.0102083333333 x_0_0_5_1_AMGN + 0.0102083333333 x_0_0_5_1_ASML
 + 0.0102083333333 x_0_0_5_1_DLTR + 0.0102083333333 x_0_0_5_1_MTCH
 + 0.0102083333333 x_0_0_5_1_NFLX + 0.0102083333333 x_0_0_5_1_QCOM
 + 0.0102083333333 x_0_0_5_1_SBUX + 0.0102083333333 x_0_0_5_1_TSLA
 + 0.0102083333333 x_0_0_5_1_VRTX + 0.0102083333333 x_0_0_5_2_AMD
 + 0.0102083333333 x_0_0_5_2_AMGN + 0.0102083333333 x_0_0_5_2_ASML
 + 0.0102083333333 x_0_0_5_2_DLTR + 0.0102083333333 x_0_0_5_2_MTCH
 + 0.0102083333333 x_0_0_5_2_NFLX + 0.0102083333333 x_0_0_5_2_QCOM
 + 0.0102083333333 x_0_0_5_2_SBUX + 0.0102083333333 x_0_0_5_2_TSLA
 + 0.0102083333333 x_0_0_5_2_VRTX + 0.0102083333333 x_0_0_5_3_AMD
 + 0.0102083333333 x_0_0_5_3_AMGN + 0.0102083333333 x_0_0_5_3_ASML
 + 0.0102083333333 x_0_0_5_3_DLTR + 0.0102083333333 x_0_0_5_3_MTCH
 + 0.0102083333333 x_0_0_5_3_NFLX + 0.0102083333333 x_0_0_5_3_QCOM
 + 0.0102083333333 x_0_0_5_3_SBUX + 0.0102083333333 x_0_0_5_3_TSLA
 + 0.0102083333333 x_0_0_5_3_VRTX + 0.0102083333333 x_0_0_5_4_AMD
 + 0.0102083333333 x_0_0_5_4_AMGN + 0.0102083333333 x_0_0_5_4_ASML
 + 0.0102083333333 x_0_0_5_4_DLTR + 0.0102083333333 x_0_0_5_4_MTCH
 + 0.0102083333333 x_0_0_5_4_NFLX + 0.0102083333333 x_0_0_5_4_QCOM
 + 0.0102083333333 x_0_0_5_4_SBUX + 0.0102083333333 x_0_0_5_4_TSLA
 + 0.0102083333333 x_0_0_5_4_VRTX + 0.0102083333333 x_0_0_5_5_AMD
 + 0.0102083333333 x_0_0_5_5_AMGN + 0.0102083333333 x_0_0_5_5_ASML
 + 0.0102083333333 x_0_0_5_5_DLTR + 0.0102083333333 x_0_0_5_5_MTCH
 + 0.0102083333333 x_0_0_5_5_NFLX + 0.0102083333333 x_0_0_5_5_QCOM
 + 0.0102083333333 x_0_0_5_5_SBUX + 0.0102083333333 x_0_0_5_5_TSLA
 + 0.0102083333333 x_0_0_5_5_VRTX + 0.0875 x_0_0_5_AMD + 0.0875 x_0_0_5_AMGN
 + 0.0875 x_0_0_5_ASML + 0.0875 x_0_0_5_DLTR + 0.0875 x_0_0_5_MTCH
 + 0.0875 x_0_0_5_NFLX + 0.0875 x_0_0_5_QCOM + 0.0875 x_0_0_5_SBUX
 + 0.0875 x_0_0_5_TSLA + 0.0875 x_0_0_5_VRTX + 0.0102083333333 x_0_0_6_0_AMD
 + 0.0102083333333 x_0_0_6_0_AMGN + 0.0102083333333 x_0_0_6_0_ASML
 + 0.0102083333333 x_0_0_6_0_DLTR + 0.0102083333333 x_0_0_6_0_MTCH
 + 0.0102083333333 x_0_0_6_0_NFLX + 0.0102083333333 x_0_0_6_0_QCOM
 + 0.0102083333333 x_0_0_6_0_SBUX + 0.0102083333333 x_0_0_6_0_TSLA
 + 0.0102083333333 x_0_0_6_0_VRTX + 0.0102083333333 x_0_0_6_1_AMD
 + 0.0102083333333 x_0_0_6_1_AMGN + 0.0102083333333 x_0_0_6_1_ASML
 + 0.0102083333333 x_0_0_6_1_DLTR + 0.0102083333333 x_0_0_6_1_MTCH
 + 0.0102083333333 x_0_0_6_1_NFLX + 0.0102083333333 x_0_0_6_1_QCOM
 + 0.0102083333333 x_0_0_6_1_SBUX + 0.0102083333333 x_0_0_6_1_TSLA
 + 0.0102083333333 x_0_0_6_1_VRTX + 0.0102083333333 x_0_0_6_2_AMD
 + 0.0102083333333 x_0_0_6_2_AMGN + 0.0102083333333 x_0_0_6_2_ASML
 + 0.0102083333333 x_0_0_6_2_DLTR + 0.0102083333333 x_0_0_6_2_MTCH
 + 0.0102083333333 x_0_0_6_2_NFLX + 0.0102083333333 x_0_0_6_2_QCOM
 + 0.0102083333333 x_0_0_6_2_SBUX + 0.0102083333333 x_0_0_6_2_TSLA
 + 0.0102083333333 x_0_0_6_2_VRTX + 0.0102083333333 x_0_0_6_3_AMD
 + 0.0102083333333 x_0_0_6_3_AMGN + 0.0102083333333 x_0_0_6_3_ASML
 + 0.0102083333333 x_0_0_6_3_DLTR + 0.0102083333333 x_0_0_6_3_MTCH
 + 0.0102083333333 x_0_0_6_3_NFLX + 0.0102083333333 x_0_0_6_3_QCOM
 + 0.0102083333333 x_0_0_6_3_SBUX + 0.0102083333333 x_0_0_6_3_TSLA
 + 0.0102083333333 x_0_0_6_3_VRTX + 0.0102083333333 x_0_0_6_4_AMD
 + 0.0102083333333 x_0_0_6_4_AMGN + 0.0102083333333 x_0_0_6_4_ASML
 + 0.0102083333333 x_0_0_6_4_DLTR + 0.0102083333333 x_0_0_6_4_MTCH
 + 0.0102083333333 x_0_0_6_4_NFLX + 0.0102083333333 x_0_0_6_4_QCOM
 + 0.0102083333333 x_0_0_6_4_SBUX + 0.0102083333333 x_0_0_6_4_TSLA
 + 0.0102083333333 x_0_0_6_4_VRTX + 0.0102083333333 x_0_0_6_5_AMD
 + 0.0102083333333 x_0_0_6_5_AMGN + 0.0102083333333 x_0_0_6_5_ASML
 + 0.0102083333333 x_0_0_6_5_DLTR + 0.0102083333333 x_0_0_6_5_MTCH
 + 0.0102083333333 x_0_0_6_5_NFLX + 0.0102083333333 x_0_0_6_5_QCOM
 + 0.0102083333333 x_0_0_6_5_SBUX + 0.0102083333333 x_0_0_6_5_TSLA
 + 0.0102083333333 x_0_0_6_5_VRTX + 0.0875 x_0_0_6_AMD + 0.0875 x_0_0_6_AMGN
 + 0.0875 x_0_0_6_ASML + 0.0875 x_0_0_6_DLTR + 0.0875 x_0_0_6_MTCH
 + 0.0875 x_0_0_6_NFLX + 0.0875 x_0_0_6_QCOM + 0.0875 x_0_0_6_SBUX
 + 0.0875 x_0_0_6_TSLA + 0.0875 x_0_0_6_VRTX + 0.0102083333333 x_0_0_7_0_AMD
 + 0.0102083333333 x_0_0_7_0_AMGN + 0.0102083333333 x_0_0_7_0_ASML
 + 0.0102083333333 x_0_0_7_0_DLTR + 0.0102083333333 x_0_0_7_0_MTCH
 + 0.0102083333333 x_0_0_7_0_NFLX + 0.0102083333333 x_0_0_7_0_QCOM
 + 0.0102083333333 x_0_0_7_0_SBUX + 0.0102083333333 x_0_0_7_0_TSLA
 + 0.0102083333333 x_0_0_7_0_VRTX + 0.0102083333333 x_0_0_7_1_AMD
 + 0.0102083333333 x_0_0_7_1_AMGN + 0.0102083333333 x_0_0_7_1_ASML
 + 0.0102083333333 x_0_0_7_1_DLTR + 0.0102083333333 x_0_0_7_1_MTCH
 + 0.0102083333333 x_0_0_7_1_NFLX + 0.0102083333333 x_0_0_7_1_QCOM
 + 0.0102083333333 x_0_0_7_1_SBUX + 0.0102083333333 x_0_0_7_1_TSLA
 + 0.0102083333333 x_0_0_7_1_VRTX + 0.0102083333333 x_0_0_7_2_AMD
 + 0.0102083333333 x_0_0_7_2_AMGN + 0.0102083333333 x_0_0_7_2_ASML
 + 0.0102083333333 x_0_0_7_2_DLTR + 0.0102083333333 x_0_0_7_2_MTCH
 + 0.0102083333333 x_0_0_7_2_NFLX + 0.0102083333333 x_0_0_7_2_QCOM
 + 0.0102083333333 x_0_0_7_2_SBUX + 0.0102083333333 x_0_0_7_2_TSLA
 + 0.0102083333333 x_0_0_7_2_VRTX + 0.0102083333333 x_0_0_7_3_AMD
 + 0.0102083333333 x_0_0_7_3_AMGN + 0.0102083333333 x_0_0_7_3_ASML
 + 0.0102083333333 x_0_0_7_3_DLTR + 0.0102083333333 x_0_0_7_3_MTCH
 + 0.0102083333333 x_0_0_7_3_NFLX + 0.0102083333333 x_0_0_7_3_QCOM
 + 0.0102083333333 x_0_0_7_3_SBUX + 0.0102083333333 x_0_0_7_3_TSLA
 + 0.0102083333333 x_0_0_7_3_VRTX + 0.0102083333333 x_0_0_7_4_AMD
 + 0.0102083333333 x_0_0_7_4_AMGN + 0.0102083333333 x_0_0_7_4_ASML
 + 0.0102083333333 x_0_0_7_4_DLTR + 0.0102083333333 x_0_0_7_4_MTCH
 + 0.0102083333333 x_0_0_7_4_NFLX + 0.0102083333333 x_0_0_7_4_QCOM
 + 0.0102083333333 x_0_0_7_4_SBUX + 0.0102083333333 x_0_0_7_4_TSLA
 + 0.0102083333333 x_0_0_7_4_VRTX + 0.0102083333333 x_0_0_7_5_AMD
 + 0.0102083333333 x_0_0_7_5_AMGN + 0.0102083333333 x_0_0_7_5_ASML
 + 0.0102083333333 x_0_0_7_5_DLTR + 0.0102083333333 x_0_0_7_5_MTCH
 + 0.0102083333333 x_0_0_7_5_NFLX + 0.0102083333333 x_0_0_7_5_QCOM
 + 0.0102083333333 x_0_0_7_5_SBUX + 0.0102083333333 x_0_0_7_5_TSLA
 + 0.0102083333333 x_0_0_7_5_VRTX + 0.0875 x_0_0_7_AMD + 0.0875 x_0_0_7_AMGN
 + 0.0875 x_0_0_7_ASML + 0.0875 x_0_0_7_DLTR + 0.0875 x_0_0_7_MTCH
 + 0.0875 x_0_0_7_NFLX + 0.0875 x_0_0_7_QCOM + 0.0875 x_0_0_7_SBUX
 + 0.0875 x_0_0_7_TSLA + 0.0875 x_0_0_7_VRTX + x_0_0_AMD + x_0_0_AMGN
 + x_0_0_ASML + x_0_0_DLTR + x_0_0_MTCH + x_0_0_NFLX + x_0_0_QCOM + x_0_0_SBUX
 + x_0_0_TSLA + x_0_0_VRTX >= 0
nnp_constr._in_0_0_0: nnp_0_0_0 - 0.5 nnp_0_0_0_0 - 0.5 nnp_0_0_0_1
 - 0.5 nnp_0_0_0_2 - 0.5 nnp_0_0_0_3 - 0.5 nnp_0_0_0_4 - 0.5 nnp_0_0_0_5
 + u_0_0 - 0.3 u_0_0_0 + 0.116666666667 x_0_0_0_0_AMD
 + 0.116666666667 x_0_0_0_0_AMGN + 0.116666666667 x_0_0_0_0_ASML
 + 0.116666666667 x_0_0_0_0_DLTR + 0.116666666667 x_0_0_0_0_MTCH
 + 0.116666666667 x_0_0_0_0_NFLX + 0.116666666667 x_0_0_0_0_QCOM
 + 0.116666666667 x_0_0_0_0_SBUX + 0.116666666667 x_0_0_0_0_TSLA
 + 0.116666666667 x_0_0_0_0_VRTX + 0.116666666667 x_0_0_0_1_AMD
 + 0.116666666667 x_0_0_0_1_AMGN + 0.116666666667 x_0_0_0_1_ASML
 + 0.116666666667 x_0_0_0_1_DLTR + 0.116666666667 x_0_0_0_1_MTCH
 + 0.116666666667 x_0_0_0_1_NFLX + 0.116666666667 x_0_0_0_1_QCOM
 + 0.116666666667 x_0_0_0_1_SBUX + 0.116666666667 x_0_0_0_1_TSLA
 + 0.116666666667 x_0_0_0_1_VRTX + 0.116666666667 x_0_0_0_2_AMD
 + 0.116666666667 x_0_0_0_2_AMGN + 0.116666666667 x_0_0_0_2_ASML
 + 0.116666666667 x_0_0_0_2_DLTR + 0.116666666667 x_0_0_0_2_MTCH
 + 0.116666666667 x_0_0_0_2_NFLX + 0.116666666667 x_0_0_0_2_QCOM
 + 0.116666666667 x_0_0_0_2_SBUX + 0.116666666667 x_0_0_0_2_TSLA
 + 0.116666666667 x_0_0_0_2_VRTX + 0.116666666667 x_0_0_0_3_AMD
 + 0.116666666667 x_0_0_0_3_AMGN + 0.116666666667 x_0_0_0_3_ASML
 + 0.116666666667 x_0_0_0_3_DLTR + 0.116666666667 x_0_0_0_3_MTCH
 + 0.116666666667 x_0_0_0_3_NFLX + 0.116666666667 x_0_0_0_3_QCOM
 + 0.116666666667 x_0_0_0_3_SBUX + 0.116666666667 x_0_0_0_3_TSLA
 + 0.116666666667 x_0_0_0_3_VRTX + 0.116666666667 x_0_0_0_4_AMD
 + 0.116666666667 x_0_0_0_4_AMGN + 0.116666666667 x_0_0_0_4_ASML
 + 0.116666666667 x_0_0_0_4_DLTR + 0.116666666667 x_0_0_0_4_MTCH
 + 0.116666666667 x_0_0_0_4_NFLX + 0.116666666667 x_0_0_0_4_QCOM
 + 0.116666666667 x_0_0_0_4_SBUX + 0.116666666667 x_0_0_0_4_TSLA
 + 0.116666666667 x_0_0_0_4_VRTX + 0.116666666667 x_0_0_0_5_AMD
 + 0.116666666667 x_0_0_0_5_AMGN + 0.116666666667 x_0_0_0_5_ASML
 + 0.116666666667 x_0_0_0_5_DLTR + 0.116666666667 x_0_0_0_5_MTCH
 + 0.116666666667 x_0_0_0_5_NFLX + 0.116666666667 x_0_0_0_5_QCOM
 + 0.116666666667 x_0_0_0_5_SBUX + 0.116666666667 x_0_0_0_5_TSLA
 + 0.116666666667 x_0_0_0_5_VRTX + x_0_0_0_AMD + x_0_0_0_AMGN + x_0_0_0_ASML
 + x_0_0_0_DLTR + x_0_0_0_MTCH + x_0_0_0_NFLX + x_0_0_0_QCOM + x_0_0_0_SBUX
 + x_0_0_0_TSLA + x_0_0_0_VRTX >= 0
nnp_constr._in_0_0_0_0: nnp_0_0_0_0 + u_0_0_0 + x_0_0_0_0_AMD + x_0_0_0_0_AMGN
 + x_0_0_0_0_ASML + x_0_0_0_0_DLTR + x_0_0_0_0_MTCH + x_0_0_0_0_NFLX
 + x_0_0_0_0_QCOM + x_0_0_0_0_SBUX + x_0_0_0_0_TSLA + x_0_0_0_0_VRTX >= 0
nnp_constr._in_0_0_0_1: nnp_0_0_0_1 + u_0_0_0 + x_0_0_0_1_AMD + x_0_0_0_1_AMGN
 + x_0_0_0_1_ASML + x_0_0_0_1_DLTR + x_0_0_0_1_MTCH + x_0_0_0_1_NFLX
 + x_0_0_0_1_QCOM + x_0_0_0_1_SBUX + x_0_0_0_1_TSLA + x_0_0_0_1_VRTX >= 0
nnp_constr._in_0_0_0_2: nnp_0_0_0_2 + u_0_0_0 + x_0_0_0_2_AMD + x_0_0_0_2_AMGN
 + x_0_0_0_2_ASML + x_0_0_0_2_DLTR + x_0_0_0_2_MTCH + x_0_0_0_2_NFLX
 + x_0_0_0_2_QCOM + x_0_0_0_2_SBUX + x_0_0_0_2_TSLA + x_0_0_0_2_VRTX >= 0
nnp_constr._in_0_0_0_3: nnp_0_0_0_3 + u_0_0_0 + x_0_0_0_3_AMD + x_0_0_0_3_AMGN
 + x_0_0_0_3_ASML + x_0_0_0_3_DLTR + x_0_0_0_3_MTCH + x_0_0_0_3_NFLX
 + x_0_0_0_3_QCOM + x_0_0_0_3_SBUX + x_0_0_0_3_TSLA + x_0_0_0_3_VRTX >= 0
nnp_constr._in_0_0_0_4: nnp_0_0_0_4 + u_0_0_0 + x_0_0_0_4_AMD + x_0_0_0_4_AMGN
 + x_0_0_0_4_ASML + x_0_0_0_4_DLTR + x_0_0_0_4_MTCH + x_0_0_0_4_NFLX
 + x_0_0_0_4_QCOM + x_0_0_0_4_SBUX + x_0_0_0_4_TSLA + x_0_0_0_4_VRTX >= 0
nnp_constr._in_0_0_0_5: nnp_0_0_0_5 + u_0_0_0 + x_0_0_0_5_AMD + x_0_0_0_5_AMGN
 + x_0_0_0_5_ASML + x_0_0_0_5_DLTR + x_0_0_0_5_MTCH + x_0_0_0_5_NFLX
 + x_0_0_0_5_QCOM + x_0_0_0_5_SBUX + x_0_0_0_5_TSLA + x_0_0_0_5_VRTX >= 0
nnp_constr._in_0_0_1: nnp_0_0_1 - 0.5 nnp_0_0_1_0 - 0.5 nnp_0_0_1_1
 - 0.5 nnp_0_0_1_2 - 0.5 nnp_0_0_1_3 - 0.5 nnp_0_0_1_4 - 0.5 nnp_0_0_1_5
 + u_0_0 - 0.3 u_0_0_1 + 0.116666666667 x_0_0_1_0_AMD
 + 0.116666666667 x_0_0_1_0_AMGN + 0.116666666667 x_0_0_1_0_ASML
 + 0.116666666667 x_0_0_1_0_DLTR + 0.116666666667 x_0_0_1_0_MTCH
 + 0.116666666667 x_0_0_1_0_NFLX + 0.116666666667 x_0_0_1_0_QCOM
 + 0.116666666667 x_0_0_1_0_SBUX + 0.116666666667 x_0_0_1_0_TSLA
 + 0.116666666667 x_0_0_1_0_VRTX + 0.116666666667 x_0_0_1_1_AMD
 + 0.116666666667 x_0_0_1_1_AMGN + 0.116666666667 x_0_0_1_1_ASML
 + 0.116666666667 x_0_0_1_1_DLTR + 0.116666666667 x_0_0_1_1_MTCH
 + 0.116666666667 x_0_0_1_1_NFLX + 0.116666666667 x_0_0_1_1_QCOM
 + 0.116666666667 x_0_0_1_1_SBUX + 0.116666666667 x_0_0_1_1_TSLA
 + 0.116666666667 x_0_0_1_1_VRTX + 0.116666666667 x_0_0_1_2_AMD
 + 0.116666666667 x_0_0_1_2_AMGN + 0.116666666667 x_0_0_1_2_ASML
 + 0.116666666667 x_0_0_1_2_DLTR + 0.116666666667 x_0_0_1_2_MTCH
 + 0.116666666667 x_0_0_1_2_NFLX + 0.116666666667 x_0_0_1_2_QCOM
 + 0.116666666667 x_0_0_1_2_SBUX + 0.116666666667 x_0_0_1_2_TSLA
 + 0.116666666667 x_0_0_1_2_VRTX + 0.116666666667 x_0_0_1_3_AMD
 + 0.116666666667 x_0_0_1_3_AMGN + 0.116666666667 x_0_0_1_3_ASML
 + 0.116666666667 x_0_0_1_3_DLTR + 0.116666666667 x_0_0_1_3_MTCH
 + 0.116666666667 x_0_0_1_3_NFLX + 0.116666666667 x_0_0_1_3_QCOM
 + 0.116666666667 x_0_0_1_3_SBUX + 0.116666666667 x_0_0_1_3_TSLA
 + 0.116666666667 x_0_0_1_3_VRTX + 0.116666666667 x_0_0_1_4_AMD
 + 0.116666666667 x_0_0_1_4_AMGN + 0.116666666667 x_0_0_1_4_ASML
 + 0.116666666667 x_0_0_1_4_DLTR + 0.116666666667 x_0_0_1_4_MTCH
 + 0.116666666667 x_0_0_1_4_NFLX + 0.116666666667 x_0_0_1_4_QCOM
 + 0.116666666667 x_0_0_1_4_SBUX + 0.116666666667 x_0_0_1_4_TSLA
 + 0.116666666667 x_0_0_1_4_VRTX + 0.116666666667 x_0_0_1_5_AMD
 + 0.116666666667 x_0_0_1_5_AMGN + 0.116666666667 x_0_0_1_5_ASML
 + 0.116666666667 x_0_0_1_5_DLTR + 0.116666666667 x_0_0_1_5_MTCH
 + 0.116666666667 x_0_0_1_5_NFLX + 0.116666666667 x_0_0_1_5_QCOM
 + 0.116666666667 x_0_0_1_5_SBUX + 0.116666666667 x_0_0_1_5_TSLA
 + 0.116666666667 x_0_0_1_5_VRTX + x_0_0_1_AMD + x_0_0_1_AMGN + x_0_0_1_ASML
 + x_0_0_1_DLTR + x_0_0_1_MTCH + x_0_0_1_NFLX + x_0_0_1_QCOM + x_0_0_1_SBUX
 + x_0_0_1_TSLA + x_0_0_1_VRTX >= 0
nnp_constr._in_0_0_1_0: nnp_0_0_1_0 + u_0_0_1 + x_0_0_1_0_AMD + x_0_0_1_0_AMGN
 + x_0_0_1_0_ASML + x_0_0_1_0_DLTR + x_0_0_1_0_MTCH + x_0_0_1_0_NFLX
 + x_0_0_1_0_QCOM + x_0_0_1_0_SBUX + x_0_0_1_0_TSLA + x_0_0_1_0_VRTX >= 0
nnp_constr._in_0_0_1_1: nnp_0_0_1_1 + u_0_0_1 + x_0_0_1_1_AMD + x_0_0_1_1_AMGN
 + x_0_0_1_1_ASML + x_0_0_1_1_DLTR + x_0_0_1_1_MTCH + x_0_0_1_1_NFLX
 + x_0_0_1_1_QCOM + x_0_0_1_1_SBUX + x_0_0_1_1_TSLA + x_0_0_1_1_VRTX >= 0
nnp_constr._in_0_0_1_2: nnp_0_0_1_2 + u_0_0_1 + x_0_0_1_2_AMD + x_0_0_1_2_AMGN
 + x_0_0_1_2_ASML + x_0_0_1_2_DLTR + x_0_0_1_2_MTCH + x_0_0_1_2_NFLX
 + x_0_0_1_2_QCOM + x_0_0_1_2_SBUX + x_0_0_1_2_TSLA + x_0_0_1_2_VRTX >= 0
nnp_constr._in_0_0_1_3: nnp_0_0_1_3 + u_0_0_1 + x_0_0_1_3_AMD + x_0_0_1_3_AMGN
 + x_0_0_1_3_ASML + x_0_0_1_3_DLTR + x_0_0_1_3_MTCH + x_0_0_1_3_NFLX
 + x_0_0_1_3_QCOM + x_0_0_1_3_SBUX + x_0_0_1_3_TSLA + x_0_0_1_3_VRTX >= 0
nnp_constr._in_0_0_1_4: nnp_0_0_1_4 + u_0_0_1 + x_0_0_1_4_AMD + x_0_0_1_4_AMGN
 + x_0_0_1_4_ASML + x_0_0_1_4_DLTR + x_0_0_1_4_MTCH + x_0_0_1_4_NFLX
 + x_0_0_1_4_QCOM + x_0_0_1_4_SBUX + x_0_0_1_4_TSLA + x_0_0_1_4_VRTX >= 0
nnp_constr._in_0_0_1_5: nnp_0_0_1_5 + u_0_0_1 + x_0_0_1_5_AMD + x_0_0_1_5_AMGN
 + x_0_0_1_5_ASML + x_0_0_1_5_DLTR + x_0_0_1_5_MTCH + x_0_0_1_5_NFLX
 + x_0_0_1_5_QCOM + x_0_0_1_5_SBUX + x_0_0_1_5_TSLA + x_0_0_1_5_VRTX >= 0
nnp_constr._in_0_0_2: nnp_0_0_2 - 0.5 nnp_0_0_2_0 - 0.5 nnp_0_0_2_1
 - 0.5 nnp_0_0_2_2 - 0.5 nnp_0_0_2_3 - 0.5 nnp_0_0_2_4 - 0.5 nnp_0_0_2_5
 + u_0_0 - 0.3 u_0_0_2 + 0.116666666667 x_0_0_2_0_AMD
 + 0.116666666667 x_0_0_2_0_AMGN + 0.116666666667 x_0_0_2_0_ASML
 + 0.116666666667 x_0_0_2_0_DLTR + 0.116666666667 x_0_0_2_0_MTCH
 + 0.116666666667 x_0_0_2_0_NFLX + 0.116666666667 x_0_0_2_0_QCOM
 + 0.116666666667 x_0_0_2_0_SBUX + 0.116666666667 x_0_0_2_0_TSLA
 + 0.116666666667 x_0_0_2_0_VRTX + 0.116666666667 x_0_0_2_1_AMD
 + 0.116666666667 x_0_0_2_1_AMGN + 0.116666666667 x_0_0_2_1_ASML
 + 0.116666666667 x_0_0_2_1_DLTR + 0.116666666667 x_0_0_2_1_MTCH
 + 0.116666666667 x_0_0_2_1_NFLX + 0.116666666667 x_0_0_2_1_QCOM
 + 0.116666666667 x_0_0_2_1_SBUX + 0.116666666667 x_0_0_2_1_TSLA
 + 0.116666666667 x_0_0_2_1_VRTX + 0.116666666667 x_0_0_2_2_AMD
 + 0.116666666667 x_0_0_2_2_AMGN + 0.116666666667 x_0_0_2_2_ASML
 + 0.116666666667 x_0_0_2_2_DLTR + 0.116666666667 x_0_0_2_2_MTCH
 + 0.116666666667 x_0_0_2_2_NFLX + 0.116666666667 x_0_0_2_2_QCOM
 + 0.116666666667 x_0_0_2_2_SBUX + 0.116666666667 x_0_0_2_2_TSLA
 + 0.116666666667 x_0_0_2_2_VRTX + 0.116666666667 x_0_0_2_3_AMD
 + 0.116666666667 x_0_0_2_3_AMGN + 0.116666666667 x_0_0_2_3_ASML
 + 0.116666666667 x_0_0_2_3_DLTR + 0.116666666667 x_0_0_2_3_MTCH
 + 0.116666666667 x_0_0_2_3_NFLX + 0.116666666667 x_0_0_2_3_QCOM
 + 0.116666666667 x_0_0_2_3_SBUX + 0.116666666667 x_0_0_2_3_TSLA
 + 0.116666666667 x_0_0_2_3_VRTX + 0.116666666667 x_0_0_2_4_AMD
 + 0.116666666667 x_0_0_2_4_AMGN + 0.116666666667 x_0_0_2_4_ASML
 + 0.116666666667 x_0_0_2_4_DLTR + 0.116666666667 x_0_0_2_4_MTCH
 + 0.116666666667 x_0_0_2_4_NFLX + 0.116666666667 x_0_0_2_4_QCOM
 + 0.116666666667 x_0_0_2_4_SBUX + 0.116666666667 x_0_0_2_4_TSLA
 + 0.116666666667 x_0_0_2_4_VRTX + 0.116666666667 x_0_0_2_5_AMD
 + 0.116666666667 x_0_0_2_5_AMGN + 0.116666666667 x_0_0_2_5_ASML
 + 0.116666666667 x_0_0_2_5_DLTR + 0.116666666667 x_0_0_2_5_MTCH
 + 0.116666666667 x_0_0_2_5_NFLX + 0.116666666667 x_0_0_2_5_QCOM
 + 0.116666666667 x_0_0_2_5_SBUX + 0.116666666667 x_0_0_2_5_TSLA
 + 0.116666666667 x_0_0_2_5_VRTX + x_0_0_2_AMD + x_0_0_2_AMGN + x_0_0_2_ASML
 + x_0_0_2_DLTR + x_0_0_2_MTCH + x_0_0_2_NFLX + x_0_0_2_QCOM + x_0_0_2_SBUX
 + x_0_0_2_TSLA + x_0_0_2_VRTX >= 0
nnp_constr._in_0_0_2_0: nnp_0_0_2_0 + u_0_0_2 + x_0_0_2_0_AMD + x_0_0_2_0_AMGN
 + x_0_0_2_0_ASML + x_0_0_2_0_DLTR + x_0_0_2_0_MTCH + x_0_0_2_0_NFLX
 + x_0_0_2_0_QCOM + x_0_0_2_0_SBUX + x_0_0_2_0_TSLA + x_0_0_2_0_VRTX >= 0
nnp_constr._in_0_0_2_1: nnp_0_0_2_1 + u_0_0_2 + x_0_0_2_1_AMD + x_0_0_2_1_AMGN
 + x_0_0_2_1_ASML + x_0_0_2_1_DLTR + x_0_0_2_1_MTCH + x_0_0_2_1_NFLX
 + x_0_0_2_1_QCOM + x_0_0_2_1_SBUX + x_0_0_2_1_TSLA + x_0_0_2_1_VRTX >= 0
nnp_constr._in_0_0_2_2: nnp_0_0_2_2 + u_0_0_2 + x_0_0_2_2_AMD + x_0_0_2_2_AMGN
 + x_0_0_2_2_ASML + x_0_0_2_2_DLTR + x_0_0_2_2_MTCH + x_0_0_2_2_NFLX
 + x_0_0_2_2_QCOM + x_0_0_2_2_SBUX + x_0_0_2_2_TSLA + x_0_0_2_2_VRTX >= 0
nnp_constr._in_0_0_2_3: nnp_0_0_2_3 + u_0_0_2 + x_0_0_2_3_AMD + x_0_0_2_3_AMGN
 + x_0_0_2_3_ASML + x_0_0_2_3_DLTR + x_0_0_2_3_MTCH + x_0_0_2_3_NFLX
 + x_0_0_2_3_QCOM + x_0_0_2_3_SBUX + x_0_0_2_3_TSLA + x_0_0_2_3_VRTX >= 0
nnp_constr._in_0_0_2_4: nnp_0_0_2_4 + u_0_0_2 + x_0_0_2_4_AMD + x_0_0_2_4_AMGN
 + x_0_0_2_4_ASML + x_0_0_2_4_DLTR + x_0_0_2_4_MTCH + x_0_0_2_4_NFLX
 + x_0_0_2_4_QCOM + x_0_0_2_4_SBUX + x_0_0_2_4_TSLA + x_0_0_2_4_VRTX >= 0
nnp_constr._in_0_0_2_5: nnp_0_0_2_5 + u_0_0_2 + x_0_0_2_5_AMD + x_0_0_2_5_AMGN
 + x_0_0_2_5_ASML + x_0_0_2_5_DLTR + x_0_0_2_5_MTCH + x_0_0_2_5_NFLX
 + x_0_0_2_5_QCOM + x_0_0_2_5_SBUX + x_0_0_2_5_TSLA + x_0_0_2_5_VRTX >= 0
nnp_constr._in_0_0_3: nnp_0_0_3 - 0.5 nnp_0_0_3_0 - 0.5 nnp_0_0_3_1
 - 0.5 nnp_0_0_3_2 - 0.5 nnp_0_0_3_3 - 0.5 nnp_0_0_3_4 - 0.5 nnp_0_0_3_5
 + u_0_0 - 0.3 u_0_0_3 + 0.116666666667 x_0_0_3_0_AMD
 + 0.116666666667 x_0_0_3_0_AMGN + 0.116666666667 x_0_0_3_0_ASML
 + 0.116666666667 x_0_0_3_0_DLTR + 0.116666666667 x_0_0_3_0_MTCH
 + 0.116666666667 x_0_0_3_0_NFLX + 0.116666666667 x_0_0_3_0_QCOM
 + 0.116666666667 x_0_0_3_0_SBUX + 0.116666666667 x_0_0_3_0_TSLA
 + 0.116666666667 x_0_0_3_0_VRTX + 0.116666666667 x_0_0_3_1_AMD
 + 0.116666666667 x_0_0_3_1_AMGN + 0.116666666667 x_0_0_3_1_ASML
 + 0.116666666667 x_0_0_3_1_DLTR + 0.116666666667 x_0_0_3_1_MTCH
 + 0.116666666667 x_0_0_3_1_NFLX + 0.116666666667 x_0_0_3_1_QCOM
 + 0.116666666667 x_0_0_3_1_SBUX + 0.116666666667 x_0_0_3_1_TSLA
 + 0.116666666667 x_0_0_3_1_VRTX + 0.116666666667 x_0_0_3_2_AMD
 + 0.116666666667 x_0_0_3_2_AMGN + 0.116666666667 x_0_0_3_2_ASML
 + 0.116666666667 x_0_0_3_2_DLTR + 0.116666666667 x_0_0_3_2_MTCH
 + 0.116666666667 x_0_0_3_2_NFLX + 0.116666666667 x_0_0_3_2_QCOM
 + 0.116666666667 x_0_0_3_2_SBUX + 0.116666666667 x_0_0_3_2_TSLA
 + 0.116666666667 x_0_0_3_2_VRTX + 0.116666666667 x_0_0_3_3_AMD
 + 0.116666666667 x_0_0_3_3_AMGN + 0.116666666667 x_0_0_3_3_ASML
 + 0.116666666667 x_0_0_3_3_DLTR + 0.116666666667 x_0_0_3_3_MTCH
 + 0.116666666667 x_0_0_3_3_NFLX + 0.116666666667 x_0_0_3_3_QCOM
 + 0.116666666667 x_0_0_3_3_SBUX + 0.116666666667 x_0_0_3_3_TSLA
 + 0.116666666667 x_0_0_3_3_VRTX + 0.116666666667 x_0_0_3_4_AMD
 + 0.116666666667 x_0_0_3_4_AMGN + 0.116666666667 x_0_0_3_4_ASML
 + 0.116666666667 x_0_0_3_4_DLTR + 0.116666666667 x_0_0_3_4_MTCH
 + 0.116666666667 x_0_0_3_4_NFLX + 0.116666666667 x_0_0_3_4_QCOM
 + 0.116666666667 x_0_0_3_4_SBUX + 0.116666666667 x_0_0_3_4_TSLA
 + 0.116666666667 x_0_0_3_4_VRTX + 0.116666666667 x_0_0_3_5_AMD
 + 0.116666666667 x_0_0_3_5_AMGN + 0.116666666667 x_0_0_3_5_ASML
 + 0.116666666667 x_0_0_3_5_DLTR + 0.116666666667 x_0_0_3_5_MTCH
 + 0.116666666667 x_0_0_3_5_NFLX + 0.116666666667 x_0_0_3_5_QCOM
 + 0.116666666667 x_0_0_3_5_SBUX + 0.116666666667 x_0_0_3_5_TSLA
 + 0.116666666667 x_0_0_3_5_VRTX + x_0_0_3_AMD + x_0_0_3_AMGN + x_0_0_3_ASML
 + x_0_0_3_DLTR + x_0_0_3_MTCH + x_0_0_3_NFLX + x_0_0_3_QCOM + x_0_0_3_SBUX
 + x_0_0_3_TSLA + x_0_0_3_VRTX >= 0
nnp_constr._in_0_0_3_0: nnp_0_0_3_0 + u_0_0_3 + x_0_0_3_0_AMD + x_0_0_3_0_AMGN
 + x_0_0_3_0_ASML + x_0_0_3_0_DLTR + x_0_0_3_0_MTCH + x_0_0_3_0_NFLX
 + x_0_0_3_0_QCOM + x_0_0_3_0_SBUX + x_0_0_3_0_TSLA + x_0_0_3_0_VRTX >= 0
nnp_constr._in_0_0_3_1: nnp_0_0_3_1 + u_0_0_3 + x_0_0_3_1_AMD + x_0_0_3_1_AMGN
 + x_0_0_3_1_ASML + x_0_0_3_1_DLTR + x_0_0_3_1_MTCH + x_0_0_3_1_NFLX
 + x_0_0_3_1_QCOM + x_0_0_3_1_SBUX + x_0_0_3_1_TSLA + x_0_0_3_1_VRTX >= 0
nnp_constr._in_0_0_3_2: nnp_0_0_3_2 + u_0_0_3 + x_0_0_3_2_AMD + x_0_0_3_2_AMGN
 + x_0_0_3_2_ASML + x_0_0_3_2_DLTR + x_0_0_3_2_MTCH + x_0_0_3_2_NFLX
 + x_0_0_3_2_QCOM + x_0_0_3_2_SBUX + x_0_0_3_2_TSLA + x_0_0_3_2_VRTX >= 0
nnp_constr._in_0_0_3_3: nnp_0_0_3_3 + u_0_0_3 + x_0_0_3_3_AMD + x_0_0_3_3_AMGN
 + x_0_0_3_3_ASML + x_0_0_3_3_DLTR + x_0_0_3_3_MTCH + x_0_0_3_3_NFLX
 + x_0_0_3_3_QCOM + x_0_0_3_3_SBUX + x_0_0_3_3_TSLA + x_0_0_3_3_VRTX >= 0
nnp_constr._in_0_0_3_4: nnp_0_0_3_4 + u_0_0_3 + x_0_0_3_4_AMD + x_0_0_3_4_AMGN
 + x_0_0_3_4_ASML + x_0_0_3_4_DLTR + x_0_0_3_4_MTCH + x_0_0_3_4_NFLX
 + x_0_0_3_4_QCOM + x_0_0_3_4_SBUX + x_0_0_3_4_TSLA + x_0_0_3_4_VRTX >= 0
nnp_constr._in_0_0_3_5: nnp_0_0_3_5 + u_0_0_3 + x_0_0_3_5_AMD + x_0_0_3_5_AMGN
 + x_0_0_3_5_ASML + x_0_0_3_5_DLTR + x_0_0_3_5_MTCH + x_0_0_3_5_NFLX
 + x_0_0_3_5_QCOM + x_0_0_3_5_SBUX + x_0_0_3_5_TSLA + x_0_0_3_5_VRTX >= 0
nnp_constr._in_0_0_4: nnp_0_0_4 - 0.5 nnp_0_0_4_0 - 0.5 nnp_0_0_4_1
 - 0.5 nnp_0_0_4_2 - 0.5 nnp_0_0_4_3 - 0.5 nnp_0_0_4_4 - 0.5 nnp_0_0_4_5
 + u_0_0 - 0.3 u_0_0_4 + 0.116666666667 x_0_0_4_0_AMD
 + 0.116666666667 x_0_0_4_0_AMGN + 0.116666666667 x_0_0_4_0_ASML
 + 0.116666666667 x_0_0_4_0_DLTR + 0.116666666667 x_0_0_4_0_MTCH
 + 0.116666666667 x_0_0_4_0_NFLX + 0.116666666667 x_0_0_4_0_QCOM
 + 0.116666666667 x_0_0_4_0_SBUX + 0.116666666667 x_0_0_4_0_TSLA
 + 0.116666666667 x_0_0_4_0_VRTX + 0.116666666667 x_0_0_4_1_AMD
 + 0.116666666667 x_0_0_4_1_AMGN + 0.116666666667 x_0_0_4_1_ASML
 + 0.116666666667 x_0_0_4_1_DLTR + 0.116666666667 x_0_0_4_1_MTCH
 + 0.116666666667 x_0_0_4_1_NFLX + 0.116666666667 x_0_0_4_1_QCOM
 + 0.116666666667 x_0_0_4_1_SBUX + 0.116666666667 x_0_0_4_1_TSLA
 + 0.116666666667 x_0_0_4_1_VRTX + 0.116666666667 x_0_0_4_2_AMD
 + 0.116666666667 x_0_0_4_2_AMGN + 0.116666666667 x_0_0_4_2_ASML
 + 0.116666666667 x_0_0_4_2_DLTR + 0.116666666667 x_0_0_4_2_MTCH
 + 0.116666666667 x_0_0_4_2_NFLX + 0.116666666667 x_0_0_4_2_QCOM
 + 0.116666666667 x_0_0_4_2_SBUX + 0.116666666667 x_0_0_4_2_TSLA
 + 0.116666666667 x_0_0_4_2_VRTX + 0.116666666667 x_0_0_4_3_AMD
 + 0.116666666667 x_0_0_4_3_AMGN + 0.116666666667 x_0_0_4_3_ASML
 + 0.116666666667 x_0_0_4_3_DLTR + 0.116666666667 x_0_0_4_3_MTCH
 + 0.116666666667 x_0_0_4_3_NFLX + 0.116666666667 x_0_0_4_3_QCOM
 + 0.116666666667 x_0_0_4_3_SBUX + 0.116666666667 x_0_0_4_3_TSLA
 + 0.116666666667 x_0_0_4_3_VRTX + 0.116666666667 x_0_0_4_4_AMD
 + 0.116666666667 x_0_0_4_4_AMGN + 0.116666666667 x_0_0_4_4_ASML
 + 0.116666666667 x_0_0_4_4_DLTR + 0.116666666667 x_0_0_4_4_MTCH
 + 0.116666666667 x_0_0_4_4_NFLX + 0.116666666667 x_0_0_4_4_QCOM
 + 0.116666666667 x_0_0_4_4_SBUX + 0.116666666667 x_0_0_4_4_TSLA
 + 0.116666666667 x_0_0_4_4_VRTX + 0.116666666667 x_0_0_4_5_AMD
 + 0.116666666667 x_0_0_4_5_AMGN + 0.116666666667 x_0_0_4_5_ASML
 + 0.116666666667 x_0_0_4_5_DLTR + 0.116666666667 x_0_0_4_5_MTCH
 + 0.116666666667 x_0_0_4_5_NFLX + 0.116666666667 x_0_0_4_5_QCOM
 + 0.116666666667 x_0_0_4_5_SBUX + 0.116666666667 x_0_0_4_5_TSLA
 + 0.116666666667 x_0_0_4_5_VRTX + x_0_0_4_AMD + x_0_0_4_AMGN + x_0_0_4_ASML
 + x_0_0_4_DLTR + x_0_0_4_MTCH + x_0_0_4_NFLX + x_0_0_4_QCOM + x_0_0_4_SBUX
 + x_0_0_4_TSLA + x_0_0_4_VRTX >= 0
nnp_constr._in_0_0_4_0: nnp_0_0_4_0 + u_0_0_4 + x_0_0_4_0_AMD + x_0_0_4_0_AMGN
 + x_0_0_4_0_ASML + x_0_0_4_0_DLTR + x_0_0_4_0_MTCH + x_0_0_4_0_NFLX
 + x_0_0_4_0_QCOM + x_0_0_4_0_SBUX + x_0_0_4_0_TSLA + x_0_0_4_0_VRTX >= 0
nnp_constr._in_0_0_4_1: nnp_0_0_4_1 + u_0_0_4 + x_0_0_4_1_AMD + x_0_0_4_1_AMGN
 + x_0_0_4_1_ASML + x_0_0_4_1_DLTR + x_0_0_4_1_MTCH + x_0_0_4_1_NFLX
 + x_0_0_4_1_QCOM + x_0_0_4_1_SBUX + x_0_0_4_1_TSLA + x_0_0_4_1_VRTX >= 0
nnp_constr._in_0_0_4_2: nnp_0_0_4_2 + u_0_0_4 + x_0_0_4_2_AMD + x_0_0_4_2_AMGN
 + x_0_0_4_2_ASML + x_0_0_4_2_DLTR + x_0_0_4_2_MTCH + x_0_0_4_2_NFLX
 + x_0_0_4_2_QCOM + x_0_0_4_2_SBUX + x_0_0_4_2_TSLA + x_0_0_4_2_VRTX >= 0
nnp_constr._in_0_0_4_3: nnp_0_0_4_3 + u_0_0_4 + x_0_0_4_3_AMD + x_0_0_4_3_AMGN
 + x_0_0_4_3_ASML + x_0_0_4_3_DLTR + x_0_0_4_3_MTCH + x_0_0_4_3_NFLX
 + x_0_0_4_3_QCOM + x_0_0_4_3_SBUX + x_0_0_4_3_TSLA + x_0_0_4_3_VRTX >= 0
nnp_constr._in_0_0_4_4: nnp_0_0_4_4 + u_0_0_4 + x_0_0_4_4_AMD + x_0_0_4_4_AMGN
 + x_0_0_4_4_ASML + x_0_0_4_4_DLTR + x_0_0_4_4_MTCH + x_0_0_4_4_NFLX
 + x_0_0_4_4_QCOM + x_0_0_4_4_SBUX + x_0_0_4_4_TSLA + x_0_0_4_4_VRTX >= 0
nnp_constr._in_0_0_4_5: nnp_0_0_4_5 + u_0_0_4 + x_0_0_4_5_AMD + x_0_0_4_5_AMGN
 + x_0_0_4_5_ASML + x_0_0_4_5_DLTR + x_0_0_4_5_MTCH + x_0_0_4_5_NFLX
 + x_0_0_4_5_QCOM + x_0_0_4_5_SBUX + x_0_0_4_5_TSLA + x_0_0_4_5_VRTX >= 0
nnp_constr._in_0_0_5: nnp_0_0_5 - 0.5 nnp_0_0_5_0 - 0.5 nnp_0_0_5_1
 - 0.5 nnp_0_0_5_2 - 0.5 nnp_0_0_5_3 - 0.5 nnp_0_0_5_4 - 0.5 nnp_0_0_5_5
 + u_0_0 - 0.3 u_0_0_5 + 0.116666666667 x_0_0_5_0_AMD
 + 0.116666666667 x_0_0_5_0_AMGN + 0.116666666667 x_0_0_5_0_ASML
 + 0.116666666667 x_0_0_5_0_DLTR + 0.116666666667 x_0_0_5_0_MTCH
 + 0.116666666667 x_0_0_5_0_NFLX + 0.116666666667 x_0_0_5_0_QCOM
 + 0.116666666667 x_0_0_5_0_SBUX + 0.116666666667 x_0_0_5_0_TSLA
 + 0.116666666667 x_0_0_5_0_VRTX + 0.116666666667 x_0_0_5_1_AMD
 + 0.116666666667 x_0_0_5_1_AMGN + 0.116666666667 x_0_0_5_1_ASML
 + 0.116666666667 x_0_0_5_1_DLTR + 0.116666666667 x_0_0_5_1_MTCH
 + 0.116666666667 x_0_0_5_1_NFLX + 0.116666666667 x_0_0_5_1_QCOM
 + 0.116666666667 x_0_0_5_1_SBUX + 0.116666666667 x_0_0_5_1_TSLA
 + 0.116666666667 x_0_0_5_1_VRTX + 0.116666666667 x_0_0_5_2_AMD
 + 0.116666666667 x_0_0_5_2_AMGN + 0.116666666667 x_0_0_5_2_ASML
 + 0.116666666667 x_0_0_5_2_DLTR + 0.116666666667 x_0_0_5_2_MTCH
 + 0.116666666667 x_0_0_5_2_NFLX + 0.116666666667 x_0_0_5_2_QCOM
 + 0.116666666667 x_0_0_5_2_SBUX + 0.116666666667 x_0_0_5_2_TSLA
 + 0.116666666667 x_0_0_5_2_VRTX + 0.116666666667 x_0_0_5_3_AMD
 + 0.116666666667 x_0_0_5_3_AMGN + 0.116666666667 x_0_0_5_3_ASML
 + 0.116666666667 x_0_0_5_3_DLTR + 0.116666666667 x_0_0_5_3_MTCH
 + 0.116666666667 x_0_0_5_3_NFLX + 0.116666666667 x_0_0_5_3_QCOM
 + 0.116666666667 x_0_0_5_3_SBUX + 0.116666666667 x_0_0_5_3_TSLA
 + 0.116666666667 x_0_0_5_3_VRTX + 0.116666666667 x_0_0_5_4_AMD
 + 0.116666666667 x_0_0_5_4_AMGN + 0.116666666667 x_0_0_5_4_ASML
 + 0.116666666667 x_0_0_5_4_DLTR + 0.116666666667 x_0_0_5_4_MTCH
 + 0.116666666667 x_0_0_5_4_NFLX + 0.116666666667 x_0_0_5_4_QCOM
 + 0.116666666667 x_0_0_5_4_SBUX + 0.116666666667 x_0_0_5_4_TSLA
 + 0.116666666667 x_0_0_5_4_VRTX + 0.116666666667 x_0_0_5_5_AMD
 + 0.116666666667 x_0_0_5_5_AMGN + 0.116666666667 x_0_0_5_5_ASML
 + 0.116666666667 x_0_0_5_5_DLTR + 0.116666666667 x_0_0_5_5_MTCH
 + 0.116666666667 x_0_0_5_5_NFLX + 0.116666666667 x_0_0_5_5_QCOM
 + 0.116666666667 x_0_0_5_5_SBUX + 0.116666666667 x_0_0_5_5_TSLA
 + 0.116666666667 x_0_0_5_5_VRTX + x_0_0_5_AMD + x_0_0_5_AMGN + x_0_0_5_ASML
 + x_0_0_5_DLTR + x_0_0_5_MTCH + x_0_0_5_NFLX + x_0_0_5_QCOM + x_0_0_5_SBUX
 + x_0_0_5_TSLA + x_0_0_5_VRTX >= 0
nnp_constr._in_0_0_5_0: nnp_0_0_5_0 + u_0_0_5 + x_0_0_5_0_AMD + x_0_0_5_0_AMGN
 + x_0_0_5_0_ASML + x_0_0_5_0_DLTR + x_0_0_5_0_MTCH + x_0_0_5_0_NFLX
 + x_0_0_5_0_QCOM + x_0_0_5_0_SBUX + x_0_0_5_0_TSLA + x_0_0_5_0_VRTX >= 0
nnp_constr._in_0_0_5_1: nnp_0_0_5_1 + u_0_0_5 + x_0_0_5_1_AMD + x_0_0_5_1_AMGN
 + x_0_0_5_1_ASML + x_0_0_5_1_DLTR + x_0_0_5_1_MTCH + x_0_0_5_1_NFLX
 + x_0_0_5_1_QCOM + x_0_0_5_1_SBUX + x_0_0_5_1_TSLA + x_0_0_5_1_VRTX >= 0
nnp_constr._in_0_0_5_2: nnp_0_0_5_2 + u_0_0_5 + x_0_0_5_2_AMD + x_0_0_5_2_AMGN
 + x_0_0_5_2_ASML + x_0_0_5_2_DLTR + x_0_0_5_2_MTCH + x_0_0_5_2_NFLX
 + x_0_0_5_2_QCOM + x_0_0_5_2_SBUX + x_0_0_5_2_TSLA + x_0_0_5_2_VRTX >= 0
nnp_constr._in_0_0_5_3: nnp_0_0_5_3 + u_0_0_5 + x_0_0_5_3_AMD + x_0_0_5_3_AMGN
 + x_0_0_5_3_ASML + x_0_0_5_3_DLTR + x_0_0_5_3_MTCH + x_0_0_5_3_NFLX
 + x_0_0_5_3_QCOM + x_0_0_5_3_SBUX + x_0_0_5_3_TSLA + x_0_0_5_3_VRTX >= 0
nnp_constr._in_0_0_5_4: nnp_0_0_5_4 + u_0_0_5 + x_0_0_5_4_AMD + x_0_0_5_4_AMGN
 + x_0_0_5_4_ASML + x_0_0_5_4_DLTR + x_0_0_5_4_MTCH + x_0_0_5_4_NFLX
 + x_0_0_5_4_QCOM + x_0_0_5_4_SBUX + x_0_0_5_4_TSLA + x_0_0_5_4_VRTX >= 0
nnp_constr._in_0_0_5_5: nnp_0_0_5_5 + u_0_0_5 + x_0_0_5_5_AMD + x_0_0_5_5_AMGN
 + x_0_0_5_5_ASML + x_0_0_5_5_DLTR + x_0_0_5_5_MTCH + x_0_0_5_5_NFLX
 + x_0_0_5_5_QCOM + x_0_0_5_5_SBUX + x_0_0_5_5_TSLA + x_0_0_5_5_VRTX >= 0
nnp_constr._in_0_0_6: nnp_0_0_6 - 0.5 nnp_0_0_6_0 - 0.5 nnp_0_0_6_1
 - 0.5 nnp_0_0_6_2 - 0.5 nnp_0_0_6_3 - 0.5 nnp_0_0_6_4 - 0.5 nnp_0_0_6_5
 + u_0_0 - 0.3 u_0_0_6 + 0.116666666667 x_0_0_6_0_AMD
 + 0.116666666667 x_0_0_6_0_AMGN + 0.116666666667 x_0_0_6_0_ASML
 + 0.116666666667 x_0_0_6_0_DLTR + 0.116666666667 x_0_0_6_0_MTCH
 + 0.116666666667 x_0_0_6_0_NFLX + 0.116666666667 x_0_0_6_0_QCOM
 + 0.116666666667 x_0_0_6_0_SBUX + 0.116666666667 x_0_0_6_0_TSLA
 + 0.116666666667 x_0_0_6_0_VRTX + 0.116666666667 x_0_0_6_1_AMD
 + 0.116666666667 x_0_0_6_1_AMGN + 0.116666666667 x_0_0_6_1_ASML
 + 0.116666666667 x_0_0_6_1_DLTR + 0.116666666667 x_0_0_6_1_MTCH
 + 0.116666666667 x_0_0_6_1_NFLX + 0.116666666667 x_0_0_6_1_QCOM
 + 0.116666666667 x_0_0_6_1_SBUX + 0.116666666667 x_0_0_6_1_TSLA
 + 0.116666666667 x_0_0_6_1_VRTX + 0.116666666667 x_0_0_6_2_AMD
 + 0.116666666667 x_0_0_6_2_AMGN + 0.116666666667 x_0_0_6_2_ASML
 + 0.116666666667 x_0_0_6_2_DLTR + 0.116666666667 x_0_0_6_2_MTCH
 + 0.116666666667 x_0_0_6_2_NFLX + 0.116666666667 x_0_0_6_2_QCOM
 + 0.116666666667 x_0_0_6_2_SBUX + 0.116666666667 x_0_0_6_2_TSLA
 + 0.116666666667 x_0_0_6_2_VRTX + 0.116666666667 x_0_0_6_3_AMD
 + 0.116666666667 x_0_0_6_3_AMGN + 0.116666666667 x_0_0_6_3_ASML
 + 0.116666666667 x_0_0_6_3_DLTR + 0.116666666667 x_0_0_6_3_MTCH
 + 0.116666666667 x_0_0_6_3_NFLX + 0.116666666667 x_0_0_6_3_QCOM
 + 0.116666666667 x_0_0_6_3_SBUX + 0.116666666667 x_0_0_6_3_TSLA
 + 0.116666666667 x_0_0_6_3_VRTX + 0.116666666667 x_0_0_6_4_AMD
 + 0.116666666667 x_0_0_6_4_AMGN + 0.116666666667 x_0_0_6_4_ASML
 + 0.116666666667 x_0_0_6_4_DLTR + 0.116666666667 x_0_0_6_4_MTCH
 + 0.116666666667 x_0_0_6_4_NFLX + 0.116666666667 x_0_0_6_4_QCOM
 + 0.116666666667 x_0_0_6_4_SBUX + 0.116666666667 x_0_0_6_4_TSLA
 + 0.116666666667 x_0_0_6_4_VRTX + 0.116666666667 x_0_0_6_5_AMD
 + 0.116666666667 x_0_0_6_5_AMGN + 0.116666666667 x_0_0_6_5_ASML
 + 0.116666666667 x_0_0_6_5_DLTR + 0.116666666667 x_0_0_6_5_MTCH
 + 0.116666666667 x_0_0_6_5_NFLX + 0.116666666667 x_0_0_6_5_QCOM
 + 0.116666666667 x_0_0_6_5_SBUX + 0.116666666667 x_0_0_6_5_TSLA
 + 0.116666666667 x_0_0_6_5_VRTX + x_0_0_6_AMD + x_0_0_6_AMGN + x_0_0_6_ASML
 + x_0_0_6_DLTR + x_0_0_6_MTCH + x_0_0_6_NFLX + x_0_0_6_QCOM + x_0_0_6_SBUX
 + x_0_0_6_TSLA + x_0_0_6_VRTX >= 0
nnp_constr._in_0_0_6_0: nnp_0_0_6_0 + u_0_0_6 + x_0_0_6_0_AMD + x_0_0_6_0_AMGN
 + x_0_0_6_0_ASML + x_0_0_6_0_DLTR + x_0_0_6_0_MTCH + x_0_0_6_0_NFLX
 + x_0_0_6_0_QCOM + x_0_0_6_0_SBUX + x_0_0_6_0_TSLA + x_0_0_6_0_VRTX >= 0
nnp_constr._in_0_0_6_1: nnp_0_0_6_1 + u_0_0_6 + x_0_0_6_1_AMD + x_0_0_6_1_AMGN
 + x_0_0_6_1_ASML + x_0_0_6_1_DLTR + x_0_0_6_1_MTCH + x_0_0_6_1_NFLX
 + x_0_0_6_1_QCOM + x_0_0_6_1_SBUX + x_0_0_6_1_TSLA + x_0_0_6_1_VRTX >= 0
nnp_constr._in_0_0_6_2: nnp_0_0_6_2 + u_0_0_6 + x_0_0_6_2_AMD + x_0_0_6_2_AMGN
 + x_0_0_6_2_ASML + x_0_0_6_2_DLTR + x_0_0_6_2_MTCH + x_0_0_6_2_NFLX
 + x_0_0_6_2_QCOM + x_0_0_6_2_SBUX + x_0_0_6_2_TSLA + x_0_0_6_2_VRTX >= 0
nnp_constr._in_0_0_6_3: nnp_0_0_6_3 + u_0_0_6 + x_0_0_6_3_AMD + x_0_0_6_3_AMGN
 + x_0_0_6_3_ASML + x_0_0_6_3_DLTR + x_0_0_6_3_MTCH + x_0_0_6_3_NFLX
 + x_0_0_6_3_QCOM + x_0_0_6_3_SBUX + x_0_0_6_3_TSLA + x_0_0_6_3_VRTX >= 0
nnp_constr._in_0_0_6_4: nnp_0_0_6_4 + u_0_0_6 + x_0_0_6_4_AMD + x_0_0_6_4_AMGN
 + x_0_0_6_4_ASML + x_0_0_6_4_DLTR + x_0_0_6_4_MTCH + x_0_0_6_4_NFLX
 + x_0_0_6_4_QCOM + x_0_0_6_4_SBUX + x_0_0_6_4_TSLA + x_0_0_6_4_VRTX >= 0
nnp_constr._in_0_0_6_5: nnp_0_0_6_5 + u_0_0_6 + x_0_0_6_5_AMD + x_0_0_6_5_AMGN
 + x_0_0_6_5_ASML + x_0_0_6_5_DLTR + x_0_0_6_5_MTCH + x_0_0_6_5_NFLX
 + x_0_0_6_5_QCOM + x_0_0_6_5_SBUX + x_0_0_6_5_TSLA + x_0_0_6_5_VRTX >= 0
nnp_constr._in_0_0_7: nnp_0_0_7 - 0.5 nnp_0_0_7_0 - 0.5 nnp_0_0_7_1
 - 0.5 nnp_0_0_7_2 - 0.5 nnp_0_0_7_3 - 0.5 nnp_0_0_7_4 - 0.5 nnp_0_0_7_5
 + u_0_0 - 0.3 u_0_0_7 + 0.116666666667 x_0_0_7_0_AMD
 + 0.116666666667 x_0_0_7_0_AMGN + 0.116666666667 x_0_0_7_0_ASML
 + 0.116666666667 x_0_0_7_0_DLTR + 0.116666666667 x_0_0_7_0_MTCH
 + 0.116666666667 x_0_0_7_0_NFLX + 0.116666666667 x_0_0_7_0_QCOM
 + 0.116666666667 x_0_0_7_0_SBUX + 0.116666666667 x_0_0_7_0_TSLA
 + 0.116666666667 x_0_0_7_0_VRTX + 0.116666666667 x_0_0_7_1_AMD
 + 0.116666666667 x_0_0_7_1_AMGN + 0.116666666667 x_0_0_7_1_ASML
 + 0.116666666667 x_0_0_7_1_DLTR + 0.116666666667 x_0_0_7_1_MTCH
 + 0.116666666667 x_0_0_7_1_NFLX + 0.116666666667 x_0_0_7_1_QCOM
 + 0.116666666667 x_0_0_7_1_SBUX + 0.116666666667 x_0_0_7_1_TSLA
 + 0.116666666667 x_0_0_7_1_VRTX + 0.116666666667 x_0_0_7_2_AMD
 + 0.116666666667 x_0_0_7_2_AMGN + 0.116666666667 x_0_0_7_2_ASML
 + 0.116666666667 x_0_0_7_2_DLTR + 0.116666666667 x_0_0_7_2_MTCH
 + 0.116666666667 x_0_0_7_2_NFLX + 0.116666666667 x_0_0_7_2_QCOM
 + 0.116666666667 x_0_0_7_2_SBUX + 0.116666666667 x_0_0_7_2_TSLA
 + 0.116666666667 x_0_0_7_2_VRTX + 0.116666666667 x_0_0_7_3_AMD
 + 0.116666666667 x_0_0_7_3_AMGN + 0.116666666667 x_0_0_7_3_ASML
 + 0.116666666667 x_0_0_7_3_DLTR + 0.116666666667 x_0_0_7_3_MTCH
 + 0.116666666667 x_0_0_7_3_NFLX + 0.116666666667 x_0_0_7_3_QCOM
 + 0.116666666667 x_0_0_7_3_SBUX + 0.116666666667 x_0_0_7_3_TSLA
 + 0.116666666667 x_0_0_7_3_VRTX + 0.116666666667 x_0_0_7_4_AMD
 + 0.116666666667 x_0_0_7_4_AMGN + 0.116666666667 x_0_0_7_4_ASML
 + 0.116666666667 x_0_0_7_4_DLTR + 0.116666666667 x_0_0_7_4_MTCH
 + 0.116666666667 x_0_0_7_4_NFLX + 0.116666666667 x_0_0_7_4_QCOM
 + 0.116666666667 x_0_0_7_4_SBUX + 0.116666666667 x_0_0_7_4_TSLA
 + 0.116666666667 x_0_0_7_4_VRTX + 0.116666666667 x_0_0_7_5_AMD
 + 0.116666666667 x_0_0_7_5_AMGN + 0.116666666667 x_0_0_7_5_ASML
 + 0.116666666667 x_0_0_7_5_DLTR + 0.116666666667 x_0_0_7_5_MTCH
 + 0.116666666667 x_0_0_7_5_NFLX + 0.116666666667 x_0_0_7_5_QCOM
 + 0.116666666667 x_0_0_7_5_SBUX + 0.116666666667 x_0_0_7_5_TSLA
 + 0.116666666667 x_0_0_7_5_VRTX + x_0_0_7_AMD + x_0_0_7_AMGN + x_0_0_7_ASML
 + x_0_0_7_DLTR + x_0_0_7_MTCH + x_0_0_7_NFLX + x_0_0_7_QCOM + x_0_0_7_SBUX
 + x_0_0_7_TSLA + x_0_0_7_VRTX >= 0
nnp_constr._in_0_0_7_0: nnp_0_0_7_0 + u_0_0_7 + x_0_0_7_0_AMD + x_0_0_7_0_AMGN
 + x_0_0_7_0_ASML + x_0_0_7_0_DLTR + x_0_0_7_0_MTCH + x_0_0_7_0_NFLX
 + x_0_0_7_0_QCOM + x_0_0_7_0_SBUX + x_0_0_7_0_TSLA + x_0_0_7_0_VRTX >= 0
nnp_constr._in_0_0_7_1: nnp_0_0_7_1 + u_0_0_7 + x_0_0_7_1_AMD + x_0_0_7_1_AMGN
 + x_0_0_7_1_ASML + x_0_0_7_1_DLTR + x_0_0_7_1_MTCH + x_0_0_7_1_NFLX
 + x_0_0_7_1_QCOM + x_0_0_7_1_SBUX + x_0_0_7_1_TSLA + x_0_0_7_1_VRTX >= 0
nnp_constr._in_0_0_7_2: nnp_0_0_7_2 + u_0_0_7 + x_0_0_7_2_AMD + x_0_0_7_2_AMGN
 + x_0_0_7_2_ASML + x_0_0_7_2_DLTR + x_0_0_7_2_MTCH + x_0_0_7_2_NFLX
 + x_0_0_7_2_QCOM + x_0_0_7_2_SBUX + x_0_0_7_2_TSLA + x_0_0_7_2_VRTX >= 0
nnp_constr._in_0_0_7_3: nnp_0_0_7_3 + u_0_0_7 + x_0_0_7_3_AMD + x_0_0_7_3_AMGN
 + x_0_0_7_3_ASML + x_0_0_7_3_DLTR + x_0_0_7_3_MTCH + x_0_0_7_3_NFLX
 + x_0_0_7_3_QCOM + x_0_0_7_3_SBUX + x_0_0_7_3_TSLA + x_0_0_7_3_VRTX >= 0
nnp_constr._in_0_0_7_4: nnp_0_0_7_4 + u_0_0_7 + x_0_0_7_4_AMD + x_0_0_7_4_AMGN
 + x_0_0_7_4_ASML + x_0_0_7_4_DLTR + x_0_0_7_4_MTCH + x_0_0_7_4_NFLX
 + x_0_0_7_4_QCOM + x_0_0_7_4_SBUX + x_0_0_7_4_TSLA + x_0_0_7_4_VRTX >= 0
nnp_constr._in_0_0_7_5: nnp_0_0_7_5 + u_0_0_7 + x_0_0_7_5_AMD + x_0_0_7_5_AMGN
 + x_0_0_7_5_ASML + x_0_0_7_5_DLTR + x_0_0_7_5_MTCH + x_0_0_7_5_NFLX
 + x_0_0_7_5_QCOM + x_0_0_7_5_SBUX + x_0_0_7_5_TSLA + x_0_0_7_5_VRTX >= 0
nnp_constr._in_0_1: nnp_0_1 - 0.375 nnp_0_1_0 - 0.04375 nnp_0_1_0_0
 - 0.04375 nnp_0_1_0_1 - 0.04375 nnp_0_1_0_2 - 0.04375 nnp_0_1_0_3
 - 0.04375 nnp_0_1_0_4 - 0.04375 nnp_0_1_0_5 - 0.375 nnp_0_1_1
 - 0.04375 nnp_0_1_1_0 - 0.04375 nnp_0_1_1_1 - 0.04375 nnp_0_1_1_2
 - 0.04375 nnp_0_1_1_3 - 0.04375 nnp_0_1_1_4 - 0.04375 nnp_0_1_1_5
 - 0.375 nnp_0_1_2 - 0.04375 nnp_0_1_2_0 - 0.04375 nnp_0_1_2_1
 - 0.04375 nnp_0_1_2_2 - 0.04375 nnp_0_1_2_3 - 0.04375 nnp_0_1_2_4
 - 0.04375 nnp_0_1_2_5 - 0.375 nnp_0_1_3 - 0.04375 nnp_0_1_3_0
 - 0.04375 nnp_0_1_3_1 - 0.04375 nnp_0_1_3_2 - 0.04375 nnp_0_1_3_3
 - 0.04375 nnp_0_1_3_4 - 0.04375 nnp_0_1_3_5 - 0.375 nnp_0_1_4
 - 0.04375 nnp_0_1_4_0 - 0.04375 nnp_0_1_4_1 - 0.04375 nnp_0_1_4_2
 - 0.04375 nnp_0_1_4_3 - 0.04375 nnp_0_1_4_4 - 0.04375 nnp_0_1_4_5
 - 0.375 nnp_0_1_5 - 0.04375 nnp_0_1_5_0 - 0.04375 nnp_0_1_5_1
 - 0.04375 nnp_0_1_5_2 - 0.04375 nnp_0_1_5_3 - 0.04375 nnp_0_1_5_4
 - 0.04375 nnp_0_1_5_5 - 0.375 nnp_0_1_6 - 0.04375 nnp_0_1_6_0
 - 0.04375 nnp_0_1_6_1 - 0.04375 nnp_0_1_6_2 - 0.04375 nnp_0_1_6_3
 - 0.04375 nnp_0_1_6_4 - 0.04375 nnp_0_1_6_5 - 0.375 nnp_0_1_7
 - 0.04375 nnp_0_1_7_0 - 0.04375 nnp_0_1_7_1 - 0.04375 nnp_0_1_7_2
 - 0.04375 nnp_0_1_7_3 - 0.04375 nnp_0_1_7_4 - 0.04375 nnp_0_1_7_5 + u_0
 - 0.3 u_0_1 - 0.02625 u_0_1_0 - 0.02625 u_0_1_1 - 0.02625 u_0_1_2
 - 0.02625 u_0_1_3 - 0.02625 u_0_1_4 - 0.02625 u_0_1_5 - 0.02625 u_0_1_6
 - 0.02625 u_0_1_7 + 0.0102083333333 x_0_1_0_0_AMD
 + 0.0102083333333 x_0_1_0_0_AMGN + 0.0102083333333 x_0_1_0_0_ASML
 + 0.0102083333333 x_0_1_0_0_DLTR + 0.0102083333333 x_0_1_0_0_MTCH
 + 0.0102083333333 x_0_1_0_0_NFLX + 0.0102083333333 x_0_1_0_0_QCOM
 + 0.0102083333333 x_0_1_0_0_SBUX + 0.0102083333333 x_0_1_0_0_TSLA
 + 0.0102083333333 x_0_1_0_0_VRTX + 0.0102083333333 x_0_1_0_1_AMD
 + 0.0102083333333 x_0_1_0_1_AMGN + 0.0102083333333 x_0_1_0_1_ASML
 + 0.0102083333333 x_0_1_0_1_DLTR + 0.0102083333333 x_0_1_0_1_MTCH
 + 0.0102083333333 x_0_1_0_1_NFLX + 0.0102083333333 x_0_1_0_1_QCOM
 + 0.0102083333333 x_0_1_0_1_SBUX + 0.0102083333333 x_0_1_0_1_TSLA
 + 0.0102083333333 x_0_1_0_1_VRTX + 0.0102083333333 x_0_1_0_2_AMD
 + 0.0102083333333 x_0_1_0_2_AMGN + 0.0102083333333 x_0_1_0_2_ASML
 + 0.0102083333333 x_0_1_0_2_DLTR + 0.0102083333333 x_0_1_0_2_MTCH
 + 0.0102083333333 x_0_1_0_2_NFLX + 0.0102083333333 x_0_1_0_2_QCOM
 + 0.0102083333333 x_0_1_0_2_SBUX + 0.0102083333333 x_0_1_0_2_TSLA
 + 0.0102083333333 x_0_1_0_2_VRTX + 0.0102083333333 x_0_1_0_3_AMD
 + 0.0102083333333 x_0_1_0_3_AMGN + 0.0102083333333 x_0_1_0_3_ASML
 + 0.0102083333333 x_0_1_0_3_DLTR + 0.0102083333333 x_0_1_0_3_MTCH
 + 0.0102083333333 x_0_1_0_3_NFLX + 0.0102083333333 x_0_1_0_3_QCOM
 + 0.0102083333333 x_0_1_0_3_SBUX + 0.0102083333333 x_0_1_0_3_TSLA
 + 0.0102083333333 x_0_1_0_3_VRTX + 0.0102083333333 x_0_1_0_4_AMD
 + 0.0102083333333 x_0_1_0_4_AMGN + 0.0102083333333 x_0_1_0_4_ASML
 + 0.0102083333333 x_0_1_0_4_DLTR + 0.0102083333333 x_0_1_0_4_MTCH
 + 0.0102083333333 x_0_1_0_4_NFLX + 0.0102083333333 x_0_1_0_4_QCOM
 + 0.0102083333333 x_0_1_0_4_SBUX + 0.0102083333333 x_0_1_0_4_TSLA
 + 0.0102083333333 x_0_1_0_4_VRTX + 0.0102083333333 x_0_1_0_5_AMD
 + 0.0102083333333 x_0_1_0_5_AMGN + 0.0102083333333 x_0_1_0_5_ASML
 + 0.0102083333333 x_0_1_0_5_DLTR + 0.0102083333333 x_0_1_0_5_MTCH
 + 0.0102083333333 x_0_1_0_5_NFLX + 0.0102083333333 x_0_1_0_5_QCOM
 + 0.0102083333333 x_0_1_0_5_SBUX + 0.0102083333333 x_0_1_0_5_TSLA
 + 0.0102083333333 x_0_1_0_5_VRTX + 0.0875 x_0_1_0_AMD + 0.0875 x_0_1_0_AMGN
 + 0.0875 x_0_1_0_ASML + 0.0875 x_0_1_0_DLTR + 0.0875 x_0_1_0_MTCH
 + 0.0875 x_0_1_0_NFLX + 0.0875 x_0_1_0_QCOM + 0.0875 x_0_1_0_SBUX
 + 0.0875 x_0_1_0_TSLA + 0.0875 x_0_1_0_VRTX + 0.0102083333333 x_0_1_1_0_AMD
 + 0.0102083333333 x_0_1_1_0_AMGN + 0.0102083333333 x_0_1_1_0_ASML
 + 0.0102083333333 x_0_1_1_0_DLTR + 0.0102083333333 x_0_1_1_0_MTCH
 + 0.0102083333333 x_0_1_1_0_NFLX + 0.0102083333333 x_0_1_1_0_QCOM
 + 0.0102083333333 x_0_1_1_0_SBUX + 0.0102083333333 x_0_1_1_0_TSLA
 + 0.0102083333333 x_0_1_1_0_VRTX + 0.0102083333333 x_0_1_1_1_AMD
 + 0.0102083333333 x_0_1_1_1_AMGN + 0.0102083333333 x_0_1_1_1_ASML
 + 0.0102083333333 x_0_1_1_1_DLTR + 0.0102083333333 x_0_1_1_1_MTCH
 + 0.0102083333333 x_0_1_1_1_NFLX + 0.0102083333333 x_0_1_1_1_QCOM
 + 0.0102083333333 x_0_1_1_1_SBUX + 0.0102083333333 x_0_1_1_1_TSLA
 + 0.0102083333333 x_0_1_1_1_VRTX + 0.0102083333333 x_0_1_1_2_AMD
 + 0.0102083333333 x_0_1_1_2_AMGN + 0.0102083333333 x_0_1_1_2_ASML
 + 0.0102083333333 x_0_1_1_2_DLTR + 0.0102083333333 x_0_1_1_2_MTCH
 + 0.0102083333333 x_0_1_1_2_NFLX + 0.0102083333333 x_0_1_1_2_QCOM
 + 0.0102083333333 x_0_1_1_2_SBUX + 0.0102083333333 x_0_1_1_2_TSLA
 + 0.0102083333333 x_0_1_1_2_VRTX + 0.0102083333333 x_0_1_1_3_AMD
 + 0.0102083333333 x_0_1_1_3_AMGN + 0.0102083333333 x_0_1_1_3_ASML
 + 0.0102083333333 x_0_1_1_3_DLTR + 0.0102083333333 x_0_1_1_3_MTCH
 + 0.0102083333333 x_0_1_1_3_NFLX + 0.0102083333333 x_0_1_1_3_QCOM
 + 0.0102083333333 x_0_1_1_3_SBUX + 0.0102083333333 x_0_1_1_3_TSLA
 + 0.0102083333333 x_0_1_1_3_VRTX + 0.0102083333333 x_0_1_1_4_AMD
 + 0.0102083333333 x_0_1_1_4_AMGN + 0.0102083333333 x_0_1_1_4_ASML
 + 0.0102083333333 x_0_1_1_4_DLTR + 0.0102083333333 x_0_1_1_4_MTCH
 + 0.0102083333333 x_0_1_1_4_NFLX + 0.0102083333333 x_0_1_1_4_QCOM
 + 0.0102083333333 x_0_1_1_4_SBUX + 0.0102083333333 x_0_1_1_4_TSLA
 + 0.0102083333333 x_0_1_1_4_VRTX + 0.0102083333333 x_0_1_1_5_AMD
 + 0.0102083333333 x_0_1_1_5_AMGN + 0.0102083333333 x_0_1_1_5_ASML
 + 0.0102083333333 x_0_1_1_5_DLTR + 0.0102083333333 x_0_1_1_5_MTCH
 + 0.0102083333333 x_0_1_1_5_NFLX + 0.0102083333333 x_0_1_1_5_QCOM
 + 0.0102083333333 x_0_1_1_5_SBUX + 0.0102083333333 x_0_1_1_5_TSLA
 + 0.0102083333333 x_0_1_1_5_VRTX + 0.0875 x_0_1_1_AMD + 0.0875 x_0_1_1_AMGN
 + 0.0875 x_0_1_1_ASML + 0.0875 x_0_1_1_DLTR + 0.0875 x_0_1_1_MTCH
 + 0.0875 x_0_1_1_NFLX + 0.0875 x_0_1_1_QCOM + 0.0875 x_0_1_1_SBUX
 + 0.0875 x_0_1_1_TSLA + 0.0875 x_0_1_1_VRTX + 0.0102083333333 x_0_1_2_0_AMD
 + 0.0102083333333 x_0_1_2_0_AMGN + 0.0102083333333 x_0_1_2_0_ASML
 + 0.0102083333333 x_0_1_2_0_DLTR + 0.0102083333333 x_0_1_2_0_MTCH
 + 0.0102083333333 x_0_1_2_0_NFLX + 0.0102083333333 x_0_1_2_0_QCOM
 + 0.0102083333333 x_0_1_2_0_SBUX + 0.0102083333333 x_0_1_2_0_TSLA
 + 0.0102083333333 x_0_1_2_0_VRTX + 0.0102083333333 x_0_1_2_1_AMD
 + 0.0102083333333 x_0_1_2_1_AMGN + 0.0102083333333 x_0_1_2_1_ASML
 + 0.0102083333333 x_0_1_2_1_DLTR + 0.0102083333333 x_0_1_2_1_MTCH
 + 0.0102083333333 x_0_1_2_1_NFLX + 0.0102083333333 x_0_1_2_1_QCOM
 + 0.0102083333333 x_0_1_2_1_SBUX + 0.0102083333333 x_0_1_2_1_TSLA
 + 0.0102083333333 x_0_1_2_1_VRTX + 0.0102083333333 x_0_1_2_2_AMD
 + 0.0102083333333 x_0_1_2_2_AMGN + 0.0102083333333 x_0_1_2_2_ASML
 + 0.0102083333333 x_0_1_2_2_DLTR + 0.0102083333333 x_0_1_2_2_MTCH
 + 0.0102083333333 x_0_1_2_2_NFLX + 0.0102083333333 x_0_1_2_2_QCOM
 + 0.0102083333333 x_0_1_2_2_SBUX + 0.0102083333333 x_0_1_2_2_TSLA
 + 0.0102083333333 x_0_1_2_2_VRTX + 0.0102083333333 x_0_1_2_3_AMD
 + 0.0102083333333 x_0_1_2_3_AMGN + 0.0102083333333 x_0_1_2_3_ASML
 + 0.0102083333333 x_0_1_2_3_DLTR + 0.0102083333333 x_0_1_2_3_MTCH
 + 0.0102083333333 x_0_1_2_3_NFLX + 0.0102083333333 x_0_1_2_3_QCOM
 + 0.0102083333333 x_0_1_2_3_SBUX + 0.0102083333333 x_0_1_2_3_TSLA
 + 0.0102083333333 x_0_1_2_3_VRTX + 0.0102083333333 x_0_1_2_4_AMD
 + 0.0102083333333 x_0_1_2_4_AMGN + 0.0102083333333 x_0_1_2_4_ASML
 + 0.0102083333333 x_0_1_2_4_DLTR + 0.0102083333333 x_0_1_2_4_MTCH
 + 0.0102083333333 x_0_1_2_4_NFLX + 0.0102083333333 x_0_1_2_4_QCOM
 + 0.0102083333333 x_0_1_2_4_SBUX + 0.0102083333333 x_0_1_2_4_TSLA
 + 0.0102083333333 x_0_1_2_4_VRTX + 0.0102083333333 x_0_1_2_5_AMD
 + 0.0102083333333 x_0_1_2_5_AMGN + 0.0102083333333 x_0_1_2_5_ASML
 + 0.0102083333333 x_0_1_2_5_DLTR + 0.0102083333333 x_0_1_2_5_MTCH
 + 0.0102083333333 x_0_1_2_5_NFLX + 0.0102083333333 x_0_1_2_5_QCOM
 + 0.0102083333333 x_0_1_2_5_SBUX + 0.0102083333333 x_0_1_2_5_TSLA
 + 0.0102083333333 x_0_1_2_5_VRTX + 0.0875 x_0_1_2_AMD + 0.0875 x_0_1_2_AMGN
 + 0.0875 x_0_1_2_ASML + 0.0875 x_0_1_2_DLTR + 0.0875 x_0_1_2_MTCH
 + 0.0875 x_0_1_2_NFLX + 0.0875 x_0_1_2_QCOM + 0.0875 x_0_1_2_SBUX
 + 0.0875 x_0_1_2_TSLA + 0.0875 x_0_1_2_VRTX + 0.0102083333333 x_0_1_3_0_AMD
 + 0.0102083333333 x_0_1_3_0_AMGN + 0.0102083333333 x_0_1_3_0_ASML
 + 0.0102083333333 x_0_1_3_0_DLTR + 0.0102083333333 x_0_1_3_0_MTCH
 + 0.0102083333333 x_0_1_3_0_NFLX + 0.0102083333333 x_0_1_3_0_QCOM
 + 0.0102083333333 x_0_1_3_0_SBUX + 0.0102083333333 x_0_1_3_0_TSLA
 + 0.0102083333333 x_0_1_3_0_VRTX + 0.0102083333333 x_0_1_3_1_AMD
 + 0.0102083333333 x_0_1_3_1_AMGN + 0.0102083333333 x_0_1_3_1_ASML
 + 0.0102083333333 x_0_1_3_1_DLTR + 0.0102083333333 x_0_1_3_1_MTCH
 + 0.0102083333333 x_0_1_3_1_NFLX + 0.0102083333333 x_0_1_3_1_QCOM
 + 0.0102083333333 x_0_1_3_1_SBUX + 0.0102083333333 x_0_1_3_1_TSLA
 + 0.0102083333333 x_0_1_3_1_VRTX + 0.0102083333333 x_0_1_3_2_AMD
 + 0.0102083333333 x_0_1_3_2_AMGN + 0.0102083333333 x_0_1_3_2_ASML
 + 0.0102083333333 x_0_1_3_2_DLTR + 0.0102083333333 x_0_1_3_2_MTCH
 + 0.0102083333333 x_0_1_3_2_NFLX + 0.0102083333333 x_0_1_3_2_QCOM
 + 0.0102083333333 x_0_1_3_2_SBUX + 0.0102083333333 x_0_1_3_2_TSLA
 + 0.0102083333333 x_0_1_3_2_VRTX + 0.0102083333333 x_0_1_3_3_AMD
 + 0.0102083333333 x_0_1_3_3_AMGN + 0.0102083333333 x_0_1_3_3_ASML
 + 0.0102083333333 x_0_1_3_3_DLTR + 0.0102083333333 x_0_1_3_3_MTCH
 + 0.0102083333333 x_0_1_3_3_NFLX + 0.0102083333333 x_0_1_3_3_QCOM
 + 0.0102083333333 x_0_1_3_3_SBUX + 0.0102083333333 x_0_1_3_3_TSLA
 + 0.0102083333333 x_0_1_3_3_VRTX + 0.0102083333333 x_0_1_3_4_AMD
 + 0.0102083333333 x_0_1_3_4_AMGN + 0.0102083333333 x_0_1_3_4_ASML
 + 0.0102083333333 x_0_1_3_4_DLTR + 0.0102083333333 x_0_1_3_4_MTCH
 + 0.0102083333333 x_0_1_3_4_NFLX + 0.0102083333333 x_0_1_3_4_QCOM
 + 0.0102083333333 x_0_1_3_4_SBUX + 0.0102083333333 x_0_1_3_4_TSLA
 + 0.0102083333333 x_0_1_3_4_VRTX + 0.0102083333333 x_0_1_3_5_AMD
 + 0.0102083333333 x_0_1_3_5_AMGN + 0.0102083333333 x_0_1_3_5_ASML
 + 0.0102083333333 x_0_1_3_5_DLTR + 0.0102083333333 x_0_1_3_5_MTCH
 + 0.0102083333333 x_0_1_3_5_NFLX + 0.0102083333333 x_0_1_3_5_QCOM
 + 0.0102083333333 x_0_1_3_5_SBUX + 0.0102083333333 x_0_1_3_5_TSLA
 + 0.0102083333333 x_0_1_3_5_VRTX + 0.0875 x_0_1_3_AMD + 0.0875 x_0_1_3_AMGN
 + 0.0875 x_0_1_3_ASML + 0.0875 x_0_1_3_DLTR + 0.0875 x_0_1_3_MTCH
 + 0.0875 x_0_1_3_NFLX + 0.0875 x_0_1_3_QCOM + 0.0875 x_0_1_3_SBUX
 + 0.0875 x_0_1_3_TSLA + 0.0875 x_0_1_3_VRTX + 0.0102083333333 x_0_1_4_0_AMD
 + 0.0102083333333 x_0_1_4_0_AMGN + 0.0102083333333 x_0_1_4_0_ASML
 + 0.0102083333333 x_0_1_4_0_DLTR + 0.0102083333333 x_0_1_4_0_MTCH
 + 0.0102083333333 x_0_1_4_0_NFLX + 0.0102083333333 x_0_1_4_0_QCOM
 + 0.0102083333333 x_0_1_4_0_SBUX + 0.0102083333333 x_0_1_4_0_TSLA
 + 0.0102083333333 x_0_1_4_0_VRTX + 0.0102083333333 x_0_1_4_1_AMD
 + 0.0102083333333 x_0_1_4_1_AMGN + 0.0102083333333 x_0_1_4_1_ASML
 + 0.0102083333333 x_0_1_4_1_DLTR + 0.0102083333333 x_0_1_4_1_MTCH
 + 0.0102083333333 x_0_1_4_1_NFLX + 0.0102083333333 x_0_1_4_1_QCOM
 + 0.0102083333333 x_0_1_4_1_SBUX + 0.0102083333333 x_0_1_4_1_TSLA
 + 0.0102083333333 x_0_1_4_1_VRTX + 0.0102083333333 x_0_1_4_2_AMD
 + 0.0102083333333 x_0_1_4_2_AMGN + 0.0102083333333 x_0_1_4_2_ASML
 + 0.0102083333333 x_0_1_4_2_DLTR + 0.0102083333333 x_0_1_4_2_MTCH
 + 0.0102083333333 x_0_1_4_2_NFLX + 0.0102083333333 x_0_1_4_2_QCOM
 + 0.0102083333333 x_0_1_4_2_SBUX + 0.0102083333333 x_0_1_4_2_TSLA
 + 0.0102083333333 x_0_1_4_2_VRTX + 0.0102083333333 x_0_1_4_3_AMD
 + 0.0102083333333 x_0_1_4_3_AMGN + 0.0102083333333 x_0_1_4_3_ASML
 + 0.0102083333333 x_0_1_4_3_DLTR + 0.0102083333333 x_0_1_4_3_MTCH
 + 0.0102083333333 x_0_1_4_3_NFLX + 0.0102083333333 x_0_1_4_3_QCOM
 + 0.0102083333333 x_0_1_4_3_SBUX + 0.0102083333333 x_0_1_4_3_TSLA
 + 0.0102083333333 x_0_1_4_3_VRTX + 0.0102083333333 x_0_1_4_4_AMD
 + 0.0102083333333 x_0_1_4_4_AMGN + 0.0102083333333 x_0_1_4_4_ASML
 + 0.0102083333333 x_0_1_4_4_DLTR + 0.0102083333333 x_0_1_4_4_MTCH
 + 0.0102083333333 x_0_1_4_4_NFLX + 0.0102083333333 x_0_1_4_4_QCOM
 + 0.0102083333333 x_0_1_4_4_SBUX + 0.0102083333333 x_0_1_4_4_TSLA
 + 0.0102083333333 x_0_1_4_4_VRTX + 0.0102083333333 x_0_1_4_5_AMD
 + 0.0102083333333 x_0_1_4_5_AMGN + 0.0102083333333 x_0_1_4_5_ASML
 + 0.0102083333333 x_0_1_4_5_DLTR + 0.0102083333333 x_0_1_4_5_MTCH
 + 0.0102083333333 x_0_1_4_5_NFLX + 0.0102083333333 x_0_1_4_5_QCOM
 + 0.0102083333333 x_0_1_4_5_SBUX + 0.0102083333333 x_0_1_4_5_TSLA
 + 0.0102083333333 x_0_1_4_5_VRTX + 0.0875 x_0_1_4_AMD + 0.0875 x_0_1_4_AMGN
 + 0.0875 x_0_1_4_ASML + 0.0875 x_0_1_4_DLTR + 0.0875 x_0_1_4_MTCH
 + 0.0875 x_0_1_4_NFLX + 0.0875 x_0_1_4_QCOM + 0.0875 x_0_1_4_SBUX
 + 0.0875 x_0_1_4_TSLA + 0.0875 x_0_1_4_VRTX + 0.0102083333333 x_0_1_5_0_AMD
 + 0.0102083333333 x_0_1_5_0_AMGN + 0.0102083333333 x_0_1_5_0_ASML
 + 0.0102083333333 x_0_1_5_0_DLTR + 0.0102083333333 x_0_1_5_0_MTCH
 + 0.0102083333333 x_0_1_5_0_NFLX + 0.0102083333333 x_0_1_5_0_QCOM
 + 0.0102083333333 x_0_1_5_0_SBUX + 0.0102083333333 x_0_1_5_0_TSLA
 + 0.0102083333333 x_0_1_5_0_VRTX + 0.0102083333333 x_0_1_5_1_AMD
 + 0.0102083333333 x_0_1_5_1_AMGN + 0.0102083333333 x_0_1_5_1_ASML
 + 0.0102083333333 x_0_1_5_1_DLTR + 0.0102083333333 x_0_1_5_1_MTCH
 + 0.0102083333333 x_0_1_5_1_NFLX + 0.0102083333333 x_0_1_5_1_QCOM
 + 0.0102083333333 x_0_1_5_1_SBUX + 0.0102083333333 x_0_1_5_1_TSLA
 + 0.0102083333333 x_0_1_5_1_VRTX + 0.0102083333333 x_0_1_5_2_AMD
 + 0.0102083333333 x_0_1_5_2_AMGN + 0.0102083333333 x_0_1_5_2_ASML
 + 0.0102083333333 x_0_1_5_2_DLTR + 0.0102083333333 x_0_1_5_2_MTCH
 + 0.0102083333333 x_0_1_5_2_NFLX + 0.0102083333333 x_0_1_5_2_QCOM
 + 0.0102083333333 x_0_1_5_2_SBUX + 0.0102083333333 x_0_1_5_2_TSLA
 + 0.0102083333333 x_0_1_5_2_VRTX + 0.0102083333333 x_0_1_5_3_AMD
 + 0.0102083333333 x_0_1_5_3_AMGN + 0.0102083333333 x_0_1_5_3_ASML
 + 0.0102083333333 x_0_1_5_3_DLTR + 0.0102083333333 x_0_1_5_3_MTCH
 + 0.0102083333333 x_0_1_5_3_NFLX + 0.0102083333333 x_0_1_5_3_QCOM
 + 0.0102083333333 x_0_1_5_3_SBUX + 0.0102083333333 x_0_1_5_3_TSLA
 + 0.0102083333333 x_0_1_5_3_VRTX + 0.0102083333333 x_0_1_5_4_AMD
 + 0.0102083333333 x_0_1_5_4_AMGN + 0.0102083333333 x_0_1_5_4_ASML
 + 0.0102083333333 x_0_1_5_4_DLTR + 0.0102083333333 x_0_1_5_4_MTCH
 + 0.0102083333333 x_0_1_5_4_NFLX + 0.0102083333333 x_0_1_5_4_QCOM
 + 0.0102083333333 x_0_1_5_4_SBUX + 0.0102083333333 x_0_1_5_4_TSLA
 + 0.0102083333333 x_0_1_5_4_VRTX + 0.0102083333333 x_0_1_5_5_AMD
 + 0.0102083333333 x_0_1_5_5_AMGN + 0.0102083333333 x_0_1_5_5_ASML
 + 0.0102083333333 x_0_1_5_5_DLTR + 0.0102083333333 x_0_1_5_5_MTCH
 + 0.0102083333333 x_0_1_5_5_NFLX + 0.0102083333333 x_0_1_5_5_QCOM
 + 0.0102083333333 x_0_1_5_5_SBUX + 0.0102083333333 x_0_1_5_5_TSLA
 + 0.0102083333333 x_0_1_5_5_VRTX + 0.0875 x_0_1_5_AMD + 0.0875 x_0_1_5_AMGN
 + 0.0875 x_0_1_5_ASML + 0.0875 x_0_1_5_DLTR + 0.0875 x_0_1_5_MTCH
 + 0.0875 x_0_1_5_NFLX + 0.0875 x_0_1_5_QCOM + 0.0875 x_0_1_5_SBUX
 + 0.0875 x_0_1_5_TSLA + 0.0875 x_0_1_5_VRTX + 0.0102083333333 x_0_1_6_0_AMD
 + 0.0102083333333 x_0_1_6_0_AMGN + 0.0102083333333 x_0_1_6_0_ASML
 + 0.0102083333333 x_0_1_6_0_DLTR + 0.0102083333333 x_0_1_6_0_MTCH
 + 0.0102083333333 x_0_1_6_0_NFLX + 0.0102083333333 x_0_1_6_0_QCOM
 + 0.0102083333333 x_0_1_6_0_SBUX + 0.0102083333333 x_0_1_6_0_TSLA
 + 0.0102083333333 x_0_1_6_0_VRTX + 0.0102083333333 x_0_1_6_1_AMD
 + 0.0102083333333 x_0_1_6_1_AMGN + 0.0102083333333 x_0_1_6_1_ASML
 + 0.0102083333333 x_0_1_6_1_DLTR + 0.0102083333333 x_0_1_6_1_MTCH
 + 0.0102083333333 x_0_1_6_1_NFLX + 0.0102083333333 x_0_1_6_1_QCOM
 + 0.0102083333333 x_0_1_6_1_SBUX + 0.0102083333333 x_0_1_6_1_TSLA
 + 0.0102083333333 x_0_1_6_1_VRTX + 0.0102083333333 x_0_1_6_2_AMD
 + 0.0102083333333 x_0_1_6_2_AMGN + 0.0102083333333 x_0_1_6_2_ASML
 + 0.0102083333333 x_0_1_6_2_DLTR + 0.0102083333333 x_0_1_6_2_MTCH
 + 0.0102083333333 x_0_1_6_2_NFLX + 0.0102083333333 x_0_1_6_2_QCOM
 + 0.0102083333333 x_0_1_6_2_SBUX + 0.0102083333333 x_0_1_6_2_TSLA
 + 0.0102083333333 x_0_1_6_2_VRTX + 0.0102083333333 x_0_1_6_3_AMD
 + 0.0102083333333 x_0_1_6_3_AMGN + 0.0102083333333 x_0_1_6_3_ASML
 + 0.0102083333333 x_0_1_6_3_DLTR + 0.0102083333333 x_0_1_6_3_MTCH
 + 0.0102083333333 x_0_1_6_3_NFLX + 0.0102083333333 x_0_1_6_3_QCOM
 + 0.0102083333333 x_0_1_6_3_SBUX + 0.0102083333333 x_0_1_6_3_TSLA
 + 0.0102083333333 x_0_1_6_3_VRTX + 0.0102083333333 x_0_1_6_4_AMD
 + 0.0102083333333 x_0_1_6_4_AMGN + 0.0102083333333 x_0_1_6_4_ASML
 + 0.0102083333333 x_0_1_6_4_DLTR + 0.0102083333333 x_0_1_6_4_MTCH
 + 0.0102083333333 x_0_1_6_4_NFLX + 0.0102083333333 x_0_1_6_4_QCOM
 + 0.0102083333333 x_0_1_6_4_SBUX + 0.0102083333333 x_0_1_6_4_TSLA
 + 0.0102083333333 x_0_1_6_4_VRTX + 0.0102083333333 x_0_1_6_5_AMD
 + 0.0102083333333 x_0_1_6_5_AMGN + 0.0102083333333 x_0_1_6_5_ASML
 + 0.0102083333333 x_0_1_6_5_DLTR + 0.0102083333333 x_0_1_6_5_MTCH
 + 0.0102083333333 x_0_1_6_5_NFLX + 0.0102083333333 x_0_1_6_5_QCOM
 + 0.0102083333333 x_0_1_6_5_SBUX + 0.0102083333333 x_0_1_6_5_TSLA
 + 0.0102083333333 x_0_1_6_5_VRTX + 0.0875 x_0_1_6_AMD + 0.0875 x_0_1_6_AMGN
 + 0.0875 x_0_1_6_ASML + 0.0875 x_0_1_6_DLTR + 0.0875 x_0_1_6_MTCH
 + 0.0875 x_0_1_6_NFLX + 0.0875 x_0_1_6_QCOM + 0.0875 x_0_1_6_SBUX
 + 0.0875 x_0_1_6_TSLA + 0.0875 x_0_1_6_VRTX + 0.0102083333333 x_0_1_7_0_AMD
 + 0.0102083333333 x_0_1_7_0_AMGN + 0.0102083333333 x_0_1_7_0_ASML
 + 0.0102083333333 x_0_1_7_0_DLTR + 0.0102083333333 x_0_1_7_0_MTCH
 + 0.0102083333333 x_0_1_7_0_NFLX + 0.0102083333333 x_0_1_7_0_QCOM
 + 0.0102083333333 x_0_1_7_0_SBUX + 0.0102083333333 x_0_1_7_0_TSLA
 + 0.0102083333333 x_0_1_7_0_VRTX + 0.0102083333333 x_0_1_7_1_AMD
 + 0.0102083333333 x_0_1_7_1_AMGN + 0.0102083333333 x_0_1_7_1_ASML
 + 0.0102083333333 x_0_1_7_1_DLTR + 0.0102083333333 x_0_1_7_1_MTCH
 + 0.0102083333333 x_0_1_7_1_NFLX + 0.0102083333333 x_0_1_7_1_QCOM
 + 0.0102083333333 x_0_1_7_1_SBUX + 0.0102083333333 x_0_1_7_1_TSLA
 + 0.0102083333333 x_0_1_7_1_VRTX + 0.0102083333333 x_0_1_7_2_AMD
 + 0.0102083333333 x_0_1_7_2_AMGN + 0.0102083333333 x_0_1_7_2_ASML
 + 0.0102083333333 x_0_1_7_2_DLTR + 0.0102083333333 x_0_1_7_2_MTCH
 + 0.0102083333333 x_0_1_7_2_NFLX + 0.0102083333333 x_0_1_7_2_QCOM
 + 0.0102083333333 x_0_1_7_2_SBUX + 0.0102083333333 x_0_1_7_2_TSLA
 + 0.0102083333333 x_0_1_7_2_VRTX + 0.0102083333333 x_0_1_7_3_AMD
 + 0.0102083333333 x_0_1_7_3_AMGN + 0.0102083333333 x_0_1_7_3_ASML
 + 0.0102083333333 x_0_1_7_3_DLTR + 0.0102083333333 x_0_1_7_3_MTCH
 + 0.0102083333333 x_0_1_7_3_NFLX + 0.0102083333333 x_0_1_7_3_QCOM
 + 0.0102083333333 x_0_1_7_3_SBUX + 0.0102083333333 x_0_1_7_3_TSLA
 + 0.0102083333333 x_0_1_7_3_VRTX + 0.0102083333333 x_0_1_7_4_AMD
 + 0.0102083333333 x_0_1_7_4_AMGN + 0.0102083333333 x_0_1_7_4_ASML
 + 0.0102083333333 x_0_1_7_4_DLTR + 0.0102083333333 x_0_1_7_4_MTCH
 + 0.0102083333333 x_0_1_7_4_NFLX + 0.0102083333333 x_0_1_7_4_QCOM
 + 0.0102083333333 x_0_1_7_4_SBUX + 0.0102083333333 x_0_1_7_4_TSLA
 + 0.0102083333333 x_0_1_7_4_VRTX + 0.0102083333333 x_0_1_7_5_AMD
 + 0.0102083333333 x_0_1_7_5_AMGN + 0.0102083333333 x_0_1_7_5_ASML
 + 0.0102083333333 x_0_1_7_5_DLTR + 0.0102083333333 x_0_1_7_5_MTCH
 + 0.0102083333333 x_0_1_7_5_NFLX + 0.0102083333333 x_0_1_7_5_QCOM
 + 0.0102083333333 x_0_1_7_5_SBUX + 0.0102083333333 x_0_1_7_5_TSLA
 + 0.0102083333333 x_0_1_7_5_VRTX + 0.0875 x_0_1_7_AMD + 0.0875 x_0_1_7_AMGN
 + 0.0875 x_0_1_7_ASML + 0.0875 x_0_1_7_DLTR + 0.0875 x_0_1_7_MTCH
 + 0.0875 x_0_1_7_NFLX + 0.0875 x_0_1_7_QCOM + 0.0875 x_0_1_7_SBUX
 + 0.0875 x_0_1_7_TSLA + 0.0875 x_0_1_7_VRTX + x_0_1_AMD + x_0_1_AMGN
 + x_0_1_ASML + x_0_1_DLTR + x_0_1_MTCH + x_0_1_NFLX + x_0_1_QCOM + x_0_1_SBUX
 + x_0_1_TSLA + x_0_1_VRTX >= 0
nnp_constr._in_0_1_0: nnp_0_1_0 - 0.5 nnp_0_1_0_0 - 0.5 nnp_0_1_0_1
 - 0.5 nnp_0_1_0_2 - 0.5 nnp_0_1_0_3 - 0.5 nnp_0_1_0_4 - 0.5 nnp_0_1_0_5
 + u_0_1 - 0.3 u_0_1_0 + 0.116666666667 x_0_1_0_0_AMD
 + 0.116666666667 x_0_1_0_0_AMGN + 0.116666666667 x_0_1_0_0_ASML
 + 0.116666666667 x_0_1_0_0_DLTR + 0.116666666667 x_0_1_0_0_MTCH
 + 0.116666666667 x_0_1_0_0_NFLX + 0.116666666667 x_0_1_0_0_QCOM
 + 0.116666666667 x_0_1_0_0_SBUX + 0.116666666667 x_0_1_0_0_TSLA
 + 0.116666666667 x_0_1_0_0_VRTX + 0.116666666667 x_0_1_0_1_AMD
 + 0.116666666667 x_0_1_0_1_AMGN + 0.116666666667 x_0_1_0_1_ASML
 + 0.116666666667 x_0_1_0_1_DLTR + 0.116666666667 x_0_1_0_1_MTCH
 + 0.116666666667 x_0_1_0_1_NFLX + 0.116666666667 x_0_1_0_1_QCOM
 + 0.116666666667 x_0_1_0_1_SBUX + 0.116666666667 x_0_1_0_1_TSLA
 + 0.116666666667 x_0_1_0_1_VRTX + 0.116666666667 x_0_1_0_2_AMD
 + 0.116666666667 x_0_1_0_2_AMGN + 0.116666666667 x_0_1_0_2_ASML
 + 0.116666666667 x_0_1_0_2_DLTR + 0.116666666667 x_0_1_0_2_MTCH
 + 0.116666666667 x_0_1_0_2_NFLX + 0.116666666667 x_0_1_0_2_QCOM
 + 0.116666666667 x_0_1_0_2_SBUX + 0.116666666667 x_0_1_0_2_TSLA
 + 0.116666666667 x_0_1_0_2_VRTX + 0.116666666667 x_0_1_0_3_AMD
 + 0.116666666667 x_0_1_0_3_AMGN + 0.116666666667 x_0_1_0_3_ASML
 + 0.116666666667 x_0_1_0_3_DLTR + 0.116666666667 x_0_1_0_3_MTCH
 + 0.116666666667 x_0_1_0_3_NFLX + 0.116666666667 x_0_1_0_3_QCOM
 + 0.116666666667 x_0_1_0_3_SBUX + 0.116666666667 x_0_1_0_3_TSLA
 + 0.116666666667 x_0_1_0_3_VRTX + 0.116666666667 x_0_1_0_4_AMD
 + 0.116666666667 x_0_1_0_4_AMGN + 0.116666666667 x_0_1_0_4_ASML
 + 0.116666666667 x_0_1_0_4_DLTR + 0.116666666667 x_0_1_0_4_MTCH
 + 0.116666666667 x_0_1_0_4_NFLX + 0.116666666667 x_0_1_0_4_QCOM
 + 0.116666666667 x_0_1_0_4_SBUX + 0.116666666667 x_0_1_0_4_TSLA
 + 0.116666666667 x_0_1_0_4_VRTX + 0.116666666667 x_0_1_0_5_AMD
 + 0.116666666667 x_0_1_0_5_AMGN + 0.116666666667 x_0_1_0_5_ASML
 + 0.116666666667 x_0_1_0_5_DLTR + 0.116666666667 x_0_1_0_5_MTCH
 + 0.116666666667 x_0_1_0_5_NFLX + 0.116666666667 x_0_1_0_5_QCOM
 + 0.116666666667 x_0_1_0_5_SBUX + 0.116666666667 x_0_1_0_5_TSLA
 + 0.116666666667 x_0_1_0_5_VRTX + x_0_1_0_AMD + x_0_1_0_AMGN + x_0_1_0_ASML
 + x_0_1_0_DLTR + x_0_1_0_MTCH + x_0_1_0_NFLX + x_0_1_0_QCOM + x_0_1_0_SBUX
 + x_0_1_0_TSLA + x_0_1_0_VRTX >= 0
nnp_constr._in_0_1_0_0: nnp_0_1_0_0 + u_0_1_0 + x_0_1_0_0_AMD + x_0_1_0_0_AMGN
 + x_0_1_0_0_ASML + x_0_1_0_0_DLTR + x_0_1_0_0_MTCH + x_0_1_0_0_NFLX
 + x_0_1_0_0_QCOM + x_0_1_0_0_SBUX + x_0_1_0_0_TSLA + x_0_1_0_0_VRTX >= 0
nnp_constr._in_0_1_0_1: nnp_0_1_0_1 + u_0_1_0 + x_0_1_0_1_AMD + x_0_1_0_1_AMGN
 + x_0_1_0_1_ASML + x_0_1_0_1_DLTR + x_0_1_0_1_MTCH + x_0_1_0_1_NFLX
 + x_0_1_0_1_QCOM + x_0_1_0_1_SBUX + x_0_1_0_1_TSLA + x_0_1_0_1_VRTX >= 0
nnp_constr._in_0_1_0_2: nnp_0_1_0_2 + u_0_1_0 + x_0_1_0_2_AMD + x_0_1_0_2_AMGN
 + x_0_1_0_2_ASML + x_0_1_0_2_DLTR + x_0_1_0_2_MTCH + x_0_1_0_2_NFLX
 + x_0_1_0_2_QCOM + x_0_1_0_2_SBUX + x_0_1_0_2_TSLA + x_0_1_0_2_VRTX >= 0
nnp_constr._in_0_1_0_3: nnp_0_1_0_3 + u_0_1_0 + x_0_1_0_3_AMD + x_0_1_0_3_AMGN
 + x_0_1_0_3_ASML + x_0_1_0_3_DLTR + x_0_1_0_3_MTCH + x_0_1_0_3_NFLX
 + x_0_1_0_3_QCOM + x_0_1_0_3_SBUX + x_0_1_0_3_TSLA + x_0_1_0_3_VRTX >= 0
nnp_constr._in_0_1_0_4: nnp_0_1_0_4 + u_0_1_0 + x_0_1_0_4_AMD + x_0_1_0_4_AMGN
 + x_0_1_0_4_ASML + x_0_1_0_4_DLTR + x_0_1_0_4_MTCH + x_0_1_0_4_NFLX
 + x_0_1_0_4_QCOM + x_0_1_0_4_SBUX + x_0_1_0_4_TSLA + x_0_1_0_4_VRTX >= 0
nnp_constr._in_0_1_0_5: nnp_0_1_0_5 + u_0_1_0 + x_0_1_0_5_AMD + x_0_1_0_5_AMGN
 + x_0_1_0_5_ASML + x_0_1_0_5_DLTR + x_0_1_0_5_MTCH + x_0_1_0_5_NFLX
 + x_0_1_0_5_QCOM + x_0_1_0_5_SBUX + x_0_1_0_5_TSLA + x_0_1_0_5_VRTX >= 0
nnp_constr._in_0_1_1: nnp_0_1_1 - 0.5 nnp_0_1_1_0 - 0.5 nnp_0_1_1_1
 - 0.5 nnp_0_1_1_2 - 0.5 nnp_0_1_1_3 - 0.5 nnp_0_1_1_4 - 0.5 nnp_0_1_1_5
 + u_0_1 - 0.3 u_0_1_1 + 0.116666666667 x_0_1_1_0_AMD
 + 0.116666666667 x_0_1_1_0_AMGN + 0.116666666667 x_0_1_1_0_ASML
 + 0.116666666667 x_0_1_1_0_DLTR + 0.116666666667 x_0_1_1_0_MTCH
 + 0.116666666667 x_0_1_1_0_NFLX + 0.116666666667 x_0_1_1_0_QCOM
 + 0.116666666667 x_0_1_1_0_SBUX + 0.116666666667 x_0_1_1_0_TSLA
 + 0.116666666667 x_0_1_1_0_VRTX + 0.116666666667 x_0_1_1_1_AMD
 + 0.116666666667 x_0_1_1_1_AMGN + 0.116666666667 x_0_1_1_1_ASML
 + 0.116666666667 x_0_1_1_1_DLTR + 0.116666666667 x_0_1_1_1_MTCH
 + 0.116666666667 x_0_1_1_1_NFLX + 0.116666666667 x_0_1_1_1_QCOM
 + 0.116666666667 x_0_1_1_1_SBUX + 0.116666666667 x_0_1_1_1_TSLA
 + 0.116666666667 x_0_1_1_1_VRTX + 0.116666666667 x_0_1_1_2_AMD
 + 0.116666666667 x_0_1_1_2_AMGN + 0.116666666667 x_0_1_1_2_ASML
 + 0.116666666667 x_0_1_1_2_DLTR + 0.116666666667 x_0_1_1_2_MTCH
 + 0.116666666667 x_0_1_1_2_NFLX + 0.116666666667 x_0_1_1_2_QCOM
 + 0.116666666667 x_0_1_1_2_SBUX + 0.116666666667 x_0_1_1_2_TSLA
 + 0.116666666667 x_0_1_1_2_VRTX + 0.116666666667 x_0_1_1_3_AMD
 + 0.116666666667 x_0_1_1_3_AMGN + 0.116666666667 x_0_1_1_3_ASML
 + 0.116666666667 x_0_1_1_3_DLTR + 0.116666666667 x_0_1_1_3_MTCH
 + 0.116666666667 x_0_1_1_3_NFLX + 0.116666666667 x_0_1_1_3_QCOM
 + 0.116666666667 x_0_1_1_3_SBUX + 0.116666666667 x_0_1_1_3_TSLA
 + 0.116666666667 x_0_1_1_3_VRTX + 0.116666666667 x_0_1_1_4_AMD
 + 0.116666666667 x_0_1_1_4_AMGN + 0.116666666667 x_0_1_1_4_ASML
 + 0.116666666667 x_0_1_1_4_DLTR + 0.116666666667 x_0_1_1_4_MTCH
 + 0.116666666667 x_0_1_1_4_NFLX + 0.116666666667 x_0_1_1_4_QCOM
 + 0.116666666667 x_0_1_1_4_SBUX + 0.116666666667 x_0_1_1_4_TSLA
 + 0.116666666667 x_0_1_1_4_VRTX + 0.116666666667 x_0_1_1_5_AMD
 + 0.116666666667 x_0_1_1_5_AMGN + 0.116666666667 x_0_1_1_5_ASML
 + 0.116666666667 x_0_1_1_5_DLTR + 0.116666666667 x_0_1_1_5_MTCH
 + 0.116666666667 x_0_1_1_5_NFLX + 0.116666666667 x_0_1_1_5_QCOM
 + 0.116666666667 x_0_1_1_5_SBUX + 0.116666666667 x_0_1_1_5_TSLA
 + 0.116666666667 x_0_1_1_5_VRTX + x_0_1_1_AMD + x_0_1_1_AMGN + x_0_1_1_ASML
 + x_0_1_1_DLTR + x_0_1_1_MTCH + x_0_1_1_NFLX + x_0_1_1_QCOM + x_0_1_1_SBUX
 + x_0_1_1_TSLA + x_0_1_1_VRTX >= 0
nnp_constr._in_0_1_1_0: nnp_0_1_1_0 + u_0_1_1 + x_0_1_1_0_AMD + x_0_1_1_0_AMGN
 + x_0_1_1_0_ASML + x_0_1_1_0_DLTR + x_0_1_1_0_MTCH + x_0_1_1_0_NFLX
 + x_0_1_1_0_QCOM + x_0_1_1_0_SBUX + x_0_1_1_0_TSLA + x_0_1_1_0_VRTX >= 0
nnp_constr._in_0_1_1_1: nnp_0_1_1_1 + u_0_1_1 + x_0_1_1_1_AMD + x_0_1_1_1_AMGN
 + x_0_1_1_1_ASML + x_0_1_1_1_DLTR + x_0_1_1_1_MTCH + x_0_1_1_1_NFLX
 + x_0_1_1_1_QCOM + x_0_1_1_1_SBUX + x_0_1_1_1_TSLA + x_0_1_1_1_VRTX >= 0
nnp_constr._in_0_1_1_2: nnp_0_1_1_2 + u_0_1_1 + x_0_1_1_2_AMD + x_0_1_1_2_AMGN
 + x_0_1_1_2_ASML + x_0_1_1_2_DLTR + x_0_1_1_2_MTCH + x_0_1_1_2_NFLX
 + x_0_1_1_2_QCOM + x_0_1_1_2_SBUX + x_0_1_1_2_TSLA + x_0_1_1_2_VRTX >= 0
nnp_constr._in_0_1_1_3: nnp_0_1_1_3 + u_0_1_1 + x_0_1_1_3_AMD + x_0_1_1_3_AMGN
 + x_0_1_1_3_ASML + x_0_1_1_3_DLTR + x_0_1_1_3_MTCH + x_0_1_1_3_NFLX
 + x_0_1_1_3_QCOM + x_0_1_1_3_SBUX + x_0_1_1_3_TSLA + x_0_1_1_3_VRTX >= 0
nnp_constr._in_0_1_1_4: nnp_0_1_1_4 + u_0_1_1 + x_0_1_1_4_AMD + x_0_1_1_4_AMGN
 + x_0_1_1_4_ASML + x_0_1_1_4_DLTR + x_0_1_1_4_MTCH + x_0_1_1_4_NFLX
 + x_0_1_1_4_QCOM + x_0_1_1_4_SBUX + x_0_1_1_4_TSLA + x_0_1_1_4_VRTX >= 0
nnp_constr._in_0_1_1_5: nnp_0_1_1_5 + u_0_1_1 + x_0_1_1_5_AMD + x_0_1_1_5_AMGN
 + x_0_1_1_5_ASML + x_0_1_1_5_DLTR + x_0_1_1_5_MTCH + x_0_1_1_5_NFLX
 + x_0_1_1_5_QCOM + x_0_1_1_5_SBUX + x_0_1_1_5_TSLA + x_0_1_1_5_VRTX >= 0
nnp_constr._in_0_1_2: nnp_0_1_2 - 0.5 nnp_0_1_2_0 - 0.5 nnp_0_1_2_1
 - 0.5 nnp_0_1_2_2 - 0.5 nnp_0_1_2_3 - 0.5 nnp_0_1_2_4 - 0.5 nnp_0_1_2_5
 + u_0_1 - 0.3 u_0_1_2 + 0.116666666667 x_0_1_2_0_AMD
 + 0.116666666667 x_0_1_2_0_AMGN + 0.116666666667 x_0_1_2_0_ASML
 + 0.116666666667 x_0_1_2_0_DLTR + 0.116666666667 x_0_1_2_0_MTCH
 + 0.116666666667 x_0_1_2_0_NFLX + 0.116666666667 x_0_1_2_0_QCOM
 + 0.116666666667 x_0_1_2_0_SBUX + 0.116666666667 x_0_1_2_0_TSLA
 + 0.116666666667 x_0_1_2_0_VRTX + 0.116666666667 x_0_1_2_1_AMD
 + 0.116666666667 x_0_1_2_1_AMGN + 0.116666666667 x_0_1_2_1_ASML
 + 0.116666666667 x_0_1_2_1_DLTR + 0.116666666667 x_0_1_2_1_MTCH
 + 0.116666666667 x_0_1_2_1_NFLX + 0.116666666667 x_0_1_2_1_QCOM
 + 0.116666666667 x_0_1_2_1_SBUX + 0.116666666667 x_0_1_2_1_TSLA
 + 0.116666666667 x_0_1_2_1_VRTX + 0.116666666667 x_0_1_2_2_AMD
 + 0.116666666667 x_0_1_2_2_AMGN + 0.116666666667 x_0_1_2_2_ASML
 + 0.116666666667 x_0_1_2_2_DLTR + 0.116666666667 x_0_1_2_2_MTCH
 + 0.116666666667 x_0_1_2_2_NFLX + 0.116666666667 x_0_1_2_2_QCOM
 + 0.116666666667 x_0_1_2_2_SBUX + 0.116666666667 x_0_1_2_2_TSLA
 + 0.116666666667 x_0_1_2_2_VRTX + 0.116666666667 x_0_1_2_3_AMD
 + 0.116666666667 x_0_1_2_3_AMGN + 0.116666666667 x_0_1_2_3_ASML
 + 0.116666666667 x_0_1_2_3_DLTR + 0.116666666667 x_0_1_2_3_MTCH
 + 0.116666666667 x_0_1_2_3_NFLX + 0.116666666667 x_0_1_2_3_QCOM
 + 0.116666666667 x_0_1_2_3_SBUX + 0.116666666667 x_0_1_2_3_TSLA
 + 0.116666666667 x_0_1_2_3_VRTX + 0.116666666667 x_0_1_2_4_AMD
 + 0.116666666667 x_0_1_2_4_AMGN + 0.116666666667 x_0_1_2_4_ASML
 + 0.116666666667 x_0_1_2_4_DLTR + 0.116666666667 x_0_1_2_4_MTCH
 + 0.116666666667 x_0_1_2_4_NFLX + 0.116666666667 x_0_1_2_4_QCOM
 + 0.116666666667 x_0_1_2_4_SBUX + 0.116666666667 x_0_1_2_4_TSLA
 + 0.116666666667 x_0_1_2_4_VRTX + 0.116666666667 x_0_1_2_5_AMD
 + 0.116666666667 x_0_1_2_5_AMGN + 0.116666666667 x_0_1_2_5_ASML
 + 0.116666666667 x_0_1_2_5_DLTR + 0.116666666667 x_0_1_2_5_MTCH
 + 0.116666666667 x_0_1_2_5_NFLX + 0.116666666667 x_0_1_2_5_QCOM
 + 0.116666666667 x_0_1_2_5_SBUX + 0.116666666667 x_0_1_2_5_TSLA
 + 0.116666666667 x_0_1_2_5_VRTX + x_0_1_2_AMD + x_0_1_2_AMGN + x_0_1_2_ASML
 + x_0_1_2_DLTR + x_0_1_2_MTCH + x_0_1_2_NFLX + x_0_1_2_QCOM + x_0_1_2_SBUX
 + x_0_1_2_TSLA + x_0_1_2_VRTX >= 0
nnp_constr._in_0_1_2_0: nnp_0_1_2_0 + u_0_1_2 + x_0_1_2_0_AMD + x_0_1_2_0_AMGN
 + x_0_1_2_0_ASML + x_0_1_2_0_DLTR + x_0_1_2_0_MTCH + x_0_1_2_0_NFLX
 + x_0_1_2_0_QCOM + x_0_1_2_0_SBUX + x_0_1_2_0_TSLA + x_0_1_2_0_VRTX >= 0
nnp_constr._in_0_1_2_1: nnp_0_1_2_1 + u_0_1_2 + x_0_1_2_1_AMD + x_0_1_2_1_AMGN
 + x_0_1_2_1_ASML + x_0_1_2_1_DLTR + x_0_1_2_1_MTCH + x_0_1_2_1_NFLX
 + x_0_1_2_1_QCOM + x_0_1_2_1_SBUX + x_0_1_2_1_TSLA + x_0_1_2_1_VRTX >= 0
nnp_constr._in_0_1_2_2: nnp_0_1_2_2 + u_0_1_2 + x_0_1_2_2_AMD + x_0_1_2_2_AMGN
 + x_0_1_2_2_ASML + x_0_1_2_2_DLTR + x_0_1_2_2_MTCH + x_0_1_2_2_NFLX
 + x_0_1_2_2_QCOM + x_0_1_2_2_SBUX + x_0_1_2_2_TSLA + x_0_1_2_2_VRTX >= 0
nnp_constr._in_0_1_2_3: nnp_0_1_2_3 + u_0_1_2 + x_0_1_2_3_AMD + x_0_1_2_3_AMGN
 + x_0_1_2_3_ASML + x_0_1_2_3_DLTR + x_0_1_2_3_MTCH + x_0_1_2_3_NFLX
 + x_0_1_2_3_QCOM + x_0_1_2_3_SBUX + x_0_1_2_3_TSLA + x_0_1_2_3_VRTX >= 0
nnp_constr._in_0_1_2_4: nnp_0_1_2_4 + u_0_1_2 + x_0_1_2_4_AMD + x_0_1_2_4_AMGN
 + x_0_1_2_4_ASML + x_0_1_2_4_DLTR + x_0_1_2_4_MTCH + x_0_1_2_4_NFLX
 + x_0_1_2_4_QCOM + x_0_1_2_4_SBUX + x_0_1_2_4_TSLA + x_0_1_2_4_VRTX >= 0
nnp_constr._in_0_1_2_5: nnp_0_1_2_5 + u_0_1_2 + x_0_1_2_5_AMD + x_0_1_2_5_AMGN
 + x_0_1_2_5_ASML + x_0_1_2_5_DLTR + x_0_1_2_5_MTCH + x_0_1_2_5_NFLX
 + x_0_1_2_5_QCOM + x_0_1_2_5_SBUX + x_0_1_2_5_TSLA + x_0_1_2_5_VRTX >= 0
nnp_constr._in_0_1_3: nnp_0_1_3 - 0.5 nnp_0_1_3_0 - 0.5 nnp_0_1_3_1
 - 0.5 nnp_0_1_3_2 - 0.5 nnp_0_1_3_3 - 0.5 nnp_0_1_3_4 - 0.5 nnp_0_1_3_5
 + u_0_1 - 0.3 u_0_1_3 + 0.116666666667 x_0_1_3_0_AMD
 + 0.116666666667 x_0_1_3_0_AMGN + 0.116666666667 x_0_1_3_0_ASML
 + 0.116666666667 x_0_1_3_0_DLTR + 0.116666666667 x_0_1_3_0_MTCH
 + 0.116666666667 x_0_1_3_0_NFLX + 0.116666666667 x_0_1_3_0_QCOM
 + 0.116666666667 x_0_1_3_0_SBUX + 0.116666666667 x_0_1_3_0_TSLA
 + 0.116666666667 x_0_1_3_0_VRTX + 0.116666666667 x_0_1_3_1_AMD
 + 0.116666666667 x_0_1_3_1_AMGN + 0.116666666667 x_0_1_3_1_ASML
 + 0.116666666667 x_0_1_3_1_DLTR + 0.116666666667 x_0_1_3_1_MTCH
 + 0.116666666667 x_0_1_3_1_NFLX + 0.116666666667 x_0_1_3_1_QCOM
 + 0.116666666667 x_0_1_3_1_SBUX + 0.116666666667 x_0_1_3_1_TSLA
 + 0.116666666667 x_0_1_3_1_VRTX + 0.116666666667 x_0_1_3_2_AMD
 + 0.116666666667 x_0_1_3_2_AMGN + 0.116666666667 x_0_1_3_2_ASML
 + 0.116666666667 x_0_1_3_2_DLTR + 0.116666666667 x_0_1_3_2_MTCH
 + 0.116666666667 x_0_1_3_2_NFLX + 0.116666666667 x_0_1_3_2_QCOM
 + 0.116666666667 x_0_1_3_2_SBUX + 0.116666666667 x_0_1_3_2_TSLA
 + 0.116666666667 x_0_1_3_2_VRTX + 0.116666666667 x_0_1_3_3_AMD
 + 0.116666666667 x_0_1_3_3_AMGN + 0.116666666667 x_0_1_3_3_ASML
 + 0.116666666667 x_0_1_3_3_DLTR + 0.116666666667 x_0_1_3_3_MTCH
 + 0.116666666667 x_0_1_3_3_NFLX + 0.116666666667 x_0_1_3_3_QCOM
 + 0.116666666667 x_0_1_3_3_SBUX + 0.116666666667 x_0_1_3_3_TSLA
 + 0.116666666667 x_0_1_3_3_VRTX + 0.116666666667 x_0_1_3_4_AMD
 + 0.116666666667 x_0_1_3_4_AMGN + 0.116666666667 x_0_1_3_4_ASML
 + 0.116666666667 x_0_1_3_4_DLTR + 0.116666666667 x_0_1_3_4_MTCH
 + 0.116666666667 x_0_1_3_4_NFLX + 0.116666666667 x_0_1_3_4_QCOM
 + 0.116666666667 x_0_1_3_4_SBUX + 0.116666666667 x_0_1_3_4_TSLA
 + 0.116666666667 x_0_1_3_4_VRTX + 0.116666666667 x_0_1_3_5_AMD
 + 0.116666666667 x_0_1_3_5_AMGN + 0.116666666667 x_0_1_3_5_ASML
 + 0.116666666667 x_0_1_3_5_DLTR + 0.116666666667 x_0_1_3_5_MTCH
 + 0.116666666667 x_0_1_3_5_NFLX + 0.116666666667 x_0_1_3_5_QCOM
 + 0.116666666667 x_0_1_3_5_SBUX + 0.116666666667 x_0_1_3_5_TSLA
 + 0.116666666667 x_0_1_3_5_VRTX + x_0_1_3_AMD + x_0_1_3_AMGN + x_0_1_3_ASML
 + x_0_1_3_DLTR + x_0_1_3_MTCH + x_0_1_3_NFLX + x_0_1_3_QCOM + x_0_1_3_SBUX
 + x_0_1_3_TSLA + x_0_1_3_VRTX >= 0
nnp_constr._in_0_1_3_0: nnp_0_1_3_0 + u_0_1_3 + x_0_1_3_0_AMD + x_0_1_3_0_AMGN
 + x_0_1_3_0_ASML + x_0_1_3_0_DLTR + x_0_1_3_0_MTCH + x_0_1_3_0_NFLX
 + x_0_1_3_0_QCOM + x_0_1_3_0_SBUX + x_0_1_3_0_TSLA + x_0_1_3_0_VRTX >= 0
nnp_constr._in_0_1_3_1: nnp_0_1_3_1 + u_0_1_3 + x_0_1_3_1_AMD + x_0_1_3_1_AMGN
 + x_0_1_3_1_ASML + x_0_1_3_1_DLTR + x_0_1_3_1_MTCH + x_0_1_3_1_NFLX
 + x_0_1_3_1_QCOM + x_0_1_3_1_SBUX + x_0_1_3_1_TSLA + x_0_1_3_1_VRTX >= 0
nnp_constr._in_0_1_3_2: nnp_0_1_3_2 + u_0_1_3 + x_0_1_3_2_AMD + x_0_1_3_2_AMGN
 + x_0_1_3_2_ASML + x_0_1_3_2_DLTR + x_0_1_3_2_MTCH + x_0_1_3_2_NFLX
 + x_0_1_3_2_QCOM + x_0_1_3_2_SBUX + x_0_1_3_2_TSLA + x_0_1_3_2_VRTX >= 0
nnp_constr._in_0_1_3_3: nnp_0_1_3_3 + u_0_1_3 + x_0_1_3_3_AMD + x_0_1_3_3_AMGN
 + x_0_1_3_3_ASML + x_0_1_3_3_DLTR + x_0_1_3_3_MTCH + x_0_1_3_3_NFLX
 + x_0_1_3_3_QCOM + x_0_1_3_3_SBUX + x_0_1_3_3_TSLA + x_0_1_3_3_VRTX >= 0
nnp_constr._in_0_1_3_4: nnp_0_1_3_4 + u_0_1_3 + x_0_1_3_4_AMD + x_0_1_3_4_AMGN
 + x_0_1_3_4_ASML + x_0_1_3_4_DLTR + x_0_1_3_4_MTCH + x_0_1_3_4_NFLX
 + x_0_1_3_4_QCOM + x_0_1_3_4_SBUX + x_0_1_3_4_TSLA + x_0_1_3_4_VRTX >= 0
nnp_constr._in_0_1_3_5: nnp_0_1_3_5 + u_0_1_3 + x_0_1_3_5_AMD + x_0_1_3_5_AMGN
 + x_0_1_3_5_ASML + x_0_1_3_5_DLTR + x_0_1_3_5_MTCH + x_0_1_3_5_NFLX
 + x_0_1_3_5_QCOM + x_0_1_3_5_SBUX + x_0_1_3_5_TSLA + x_0_1_3_5_VRTX >= 0
nnp_constr._in_0_1_4: nnp_0_1_4 - 0.5 nnp_0_1_4_0 - 0.5 nnp_0_1_4_1
 - 0.5 nnp_0_1_4_2 - 0.5 nnp_0_1_4_3 - 0.5 nnp_0_1_4_4 - 0.5 nnp_0_1_4_5
 + u_0_1 - 0.3 u_0_1_4 + 0.116666666667 x_0_1_4_0_AMD
 + 0.116666666667 x_0_1_4_0_AMGN + 0.116666666667 x_0_1_4_0_ASML
 + 0.116666666667 x_0_1_4_0_DLTR + 0.116666666667 x_0_1_4_0_MTCH
 + 0.116666666667 x_0_1_4_0_NFLX + 0.116666666667 x_0_1_4_0_QCOM
 + 0.116666666667 x_0_1_4_0_SBUX + 0.116666666667 x_0_1_4_0_TSLA
 + 0.116666666667 x_0_1_4_0_VRTX + 0.116666666667 x_0_1_4_1_AMD
 + 0.116666666667 x_0_1_4_1_AMGN + 0.116666666667 x_0_1_4_1_ASML
 + 0.116666666667 x_0_1_4_1_DLTR + 0.116666666667 x_0_1_4_1_MTCH
 + 0.116666666667 x_0_1_4_1_NFLX + 0.116666666667 x_0_1_4_1_QCOM
 + 0.116666666667 x_0_1_4_1_SBUX + 0.116666666667 x_0_1_4_1_TSLA
 + 0.116666666667 x_0_1_4_1_VRTX + 0.116666666667 x_0_1_4_2_AMD
 + 0.116666666667 x_0_1_4_2_AMGN + 0.116666666667 x_0_1_4_2_ASML
 + 0.116666666667 x_0_1_4_2_DLTR + 0.116666666667 x_0_1_4_2_MTCH
 + 0.116666666667 x_0_1_4_2_NFLX + 0.116666666667 x_0_1_4_2_QCOM
 + 0.116666666667 x_0_1_4_2_SBUX + 0.116666666667 x_0_1_4_2_TSLA
 + 0.116666666667 x_0_1_4_2_VRTX + 0.116666666667 x_0_1_4_3_AMD
 + 0.116666666667 x_0_1_4_3_AMGN + 0.116666666667 x_0_1_4_3_ASML
 + 0.116666666667 x_0_1_4_3_DLTR + 0.116666666667 x_0_1_4_3_MTCH
 + 0.116666666667 x_0_1_4_3_NFLX + 0.116666666667 x_0_1_4_3_QCOM
 + 0.116666666667 x_0_1_4_3_SBUX + 0.116666666667 x_0_1_4_3_TSLA
 + 0.116666666667 x_0_1_4_3_VRTX + 0.116666666667 x_0_1_4_4_AMD
 + 0.116666666667 x_0_1_4_4_AMGN + 0.116666666667 x_0_1_4_4_ASML
 + 0.116666666667 x_0_1_4_4_DLTR + 0.116666666667 x_0_1_4_4_MTCH
 + 0.116666666667 x_0_1_4_4_NFLX + 0.116666666667 x_0_1_4_4_QCOM
 + 0.116666666667 x_0_1_4_4_SBUX + 0.116666666667 x_0_1_4_4_TSLA
 + 0.116666666667 x_0_1_4_4_VRTX + 0.116666666667 x_0_1_4_5_AMD
 + 0.116666666667 x_0_1_4_5_AMGN + 0.116666666667 x_0_1_4_5_ASML
 + 0.116666666667 x_0_1_4_5_DLTR + 0.116666666667 x_0_1_4_5_MTCH
 + 0.116666666667 x_0_1_4_5_NFLX + 0.116666666667 x_0_1_4_5_QCOM
 + 0.116666666667 x_0_1_4_5_SBUX + 0.116666666667 x_0_1_4_5_TSLA
 + 0.116666666667 x_0_1_4_5_VRTX + x_0_1_4_AMD + x_0_1_4_AMGN + x_0_1_4_ASML
 + x_0_1_4_DLTR + x_0_1_4_MTCH + x_0_1_4_NFLX + x_0_1_4_QCOM + x_0_1_4_SBUX
 + x_0_1_4_TSLA + x_0_1_4_VRTX >= 0
nnp_constr._in_0_1_4_0: nnp_0_1_4_0 + u_0_1_4 + x_0_1_4_0_AMD + x_0_1_4_0_AMGN
 + x_0_1_4_0_ASML + x_0_1_4_0_DLTR + x_0_1_4_0_MTCH + x_0_1_4_0_NFLX
 + x_0_1_4_0_QCOM + x_0_1_4_0_SBUX + x_0_1_4_0_TSLA + x_0_1_4_0_VRTX >= 0
nnp_constr._in_0_1_4_1: nnp_0_1_4_1 + u_0_1_4 + x_0_1_4_1_AMD + x_0_1_4_1_AMGN
 + x_0_1_4_1_ASML + x_0_1_4_1_DLTR + x_0_1_4_1_MTCH + x_0_1_4_1_NFLX
 + x_0_1_4_1_QCOM + x_0_1_4_1_SBUX + x_0_1_4_1_TSLA + x_0_1_4_1_VRTX >= 0
nnp_constr._in_0_1_4_2: nnp_0_1_4_2 + u_0_1_4 + x_0_1_4_2_AMD + x_0_1_4_2_AMGN
 + x_0_1_4_2_ASML + x_0_1_4_2_DLTR + x_0_1_4_2_MTCH + x_0_1_4_2_NFLX
 + x_0_1_4_2_QCOM + x_0_1_4_2_SBUX + x_0_1_4_2_TSLA + x_0_1_4_2_VRTX >= 0
nnp_constr._in_0_1_4_3: nnp_0_1_4_3 + u_0_1_4 + x_0_1_4_3_AMD + x_0_1_4_3_AMGN
 + x_0_1_4_3_ASML + x_0_1_4_3_DLTR + x_0_1_4_3_MTCH + x_0_1_4_3_NFLX
 + x_0_1_4_3_QCOM + x_0_1_4_3_SBUX + x_0_1_4_3_TSLA + x_0_1_4_3_VRTX >= 0
nnp_constr._in_0_1_4_4: nnp_0_1_4_4 + u_0_1_4 + x_0_1_4_4_AMD + x_0_1_4_4_AMGN
 + x_0_1_4_4_ASML + x_0_1_4_4_DLTR + x_0_1_4_4_MTCH + x_0_1_4_4_NFLX
 + x_0_1_4_4_QCOM + x_0_1_4_4_SBUX + x_0_1_4_4_TSLA + x_0_1_4_4_VRTX >= 0
nnp_constr._in_0_1_4_5: nnp_0_1_4_5 + u_0_1_4 + x_0_1_4_5_AMD + x_0_1_4_5_AMGN
 + x_0_1_4_5_ASML + x_0_1_4_5_DLTR + x_0_1_4_5_MTCH + x_0_1_4_5_NFLX
 + x_0_1_4_5_QCOM + x_0_1_4_5_SBUX + x_0_1_4_5_TSLA + x_0_1_4_5_VRTX >= 0
nnp_constr._in_0_1_5: nnp_0_1_5 - 0.5 nnp_0_1_5_0 - 0.5 nnp_0_1_5_1
 - 0.5 nnp_0_1_5_2 - 0.5 nnp_0_1_5_3 - 0.5 nnp_0_1_5_4 - 0.5 nnp_0_1_5_5
 + u_0_1 - 0.3 u_0_1_5 + 0.116666666667 x_0_1_5_0_AMD
 + 0.116666666667 x_0_1_5_0_AMGN + 0.116666666667 x_0_1_5_0_ASML
 + 0.116666666667 x_0_1_5_0_DLTR + 0.116666666667 x_0_1_5_0_MTCH
 + 0.116666666667 x_0_1_5_0_NFLX + 0.116666666667 x_0_1_5_0_QCOM
 + 0.116666666667 x_0_1_5_0_SBUX + 0.116666666667 x_0_1_5_0_TSLA
 + 0.116666666667 x_0_1_5_0_VRTX + 0.116666666667 x_0_1_5_1_AMD
 + 0.116666666667 x_0_1_5_1_AMGN + 0.116666666667 x_0_1_5_1_ASML
 + 0.116666666667 x_0_1_5_1_DLTR + 0.116666666667 x_0_1_5_1_MTCH
 + 0.116666666667 x_0_1_5_1_NFLX + 0.116666666667 x_0_1_5_1_QCOM
 + 0.116666666667 x_0_1_5_1_SBUX + 0.116666666667 x_0_1_5_1_TSLA
 + 0.116666666667 x_0_1_5_1_VRTX + 0.116666666667 x_0_1_5_2_AMD
 + 0.116666666667 x_0_1_5_2_AMGN + 0.116666666667 x_0_1_5_2_ASML
 + 0.116666666667 x_0_1_5_2_DLTR + 0.116666666667 x_0_1_5_2_MTCH
 + 0.116666666667 x_0_1_5_2_NFLX + 0.116666666667 x_0_1_5_2_QCOM
 + 0.116666666667 x_0_1_5_2_SBUX + 0.116666666667 x_0_1_5_2_TSLA
 + 0.116666666667 x_0_1_5_2_VRTX + 0.116666666667 x_0_1_5_3_AMD
 + 0.116666666667 x_0_1_5_3_AMGN + 0.116666666667 x_0_1_5_3_ASML
 + 0.116666666667 x_0_1_5_3_DLTR + 0.116666666667 x_0_1_5_3_MTCH
 + 0.116666666667 x_0_1_5_3_NFLX + 0.116666666667 x_0_1_5_3_QCOM
 + 0.116666666667 x_0_1_5_3_SBUX + 0.116666666667 x_0_1_5_3_TSLA
 + 0.116666666667 x_0_1_5_3_VRTX + 0.116666666667 x_0_1_5_4_AMD
 + 0.116666666667 x_0_1_5_4_AMGN + 0.116666666667 x_0_1_5_4_ASML
 + 0.116666666667 x_0_1_5_4_DLTR + 0.116666666667 x_0_1_5_4_MTCH
 + 0.116666666667 x_0_1_5_4_NFLX + 0.116666666667 x_0_1_5_4_QCOM
 + 0.116666666667 x_0_1_5_4_SBUX + 0.116666666667 x_0_1_5_4_TSLA
 + 0.116666666667 x_0_1_5_4_VRTX + 0.116666666667 x_0_1_5_5_AMD
 + 0.116666666667 x_0_1_5_5_AMGN + 0.116666666667 x_0_1_5_5_ASML
 + 0.116666666667 x_0_1_5_5_DLTR + 0.116666666667 x_0_1_5_5_MTCH
 + 0.116666666667 x_0_1_5_5_NFLX + 0.116666666667 x_0_1_5_5_QCOM
 + 0.116666666667 x_0_1_5_5_SBUX + 0.116666666667 x_0_1_5_5_TSLA
 + 0.116666666667 x_0_1_5_5_VRTX + x_0_1_5_AMD + x_0_1_5_AMGN + x_0_1_5_ASML
 + x_0_1_5_DLTR + x_0_1_5_MTCH + x_0_1_5_NFLX + x_0_1_5_QCOM + x_0_1_5_SBUX
 + x_0_1_5_TSLA + x_0_1_5_VRTX >= 0
nnp_constr._in_0_1_5_0: nnp_0_1_5_0 + u_0_1_5 + x_0_1_5_0_AMD + x_0_1_5_0_AMGN
 + x_0_1_5_0_ASML + x_0_1_5_0_DLTR + x_0_1_5_0_MTCH + x_0_1_5_0_NFLX
 + x_0_1_5_0_QCOM + x_0_1_5_0_SBUX + x_0_1_5_0_TSLA + x_0_1_5_0_VRTX >= 0
nnp_constr._in_0_1_5_1: nnp_0_1_5_1 + u_0_1_5 + x_0_1_5_1_AMD + x_0_1_5_1_AMGN
 + x_0_1_5_1_ASML + x_0_1_5_1_DLTR + x_0_1_5_1_MTCH + x_0_1_5_1_NFLX
 + x_0_1_5_1_QCOM + x_0_1_5_1_SBUX + x_0_1_5_1_TSLA + x_0_1_5_1_VRTX >= 0
nnp_constr._in_0_1_5_2: nnp_0_1_5_2 + u_0_1_5 + x_0_1_5_2_AMD + x_0_1_5_2_AMGN
 + x_0_1_5_2_ASML + x_0_1_5_2_DLTR + x_0_1_5_2_MTCH + x_0_1_5_2_NFLX
 + x_0_1_5_2_QCOM + x_0_1_5_2_SBUX + x_0_1_5_2_TSLA + x_0_1_5_2_VRTX >= 0
nnp_constr._in_0_1_5_3: nnp_0_1_5_3 + u_0_1_5 + x_0_1_5_3_AMD + x_0_1_5_3_AMGN
 + x_0_1_5_3_ASML + x_0_1_5_3_DLTR + x_0_1_5_3_MTCH + x_0_1_5_3_NFLX
 + x_0_1_5_3_QCOM + x_0_1_5_3_SBUX + x_0_1_5_3_TSLA + x_0_1_5_3_VRTX >= 0
nnp_constr._in_0_1_5_4: nnp_0_1_5_4 + u_0_1_5 + x_0_1_5_4_AMD + x_0_1_5_4_AMGN
 + x_0_1_5_4_ASML + x_0_1_5_4_DLTR + x_0_1_5_4_MTCH + x_0_1_5_4_NFLX
 + x_0_1_5_4_QCOM + x_0_1_5_4_SBUX + x_0_1_5_4_TSLA + x_0_1_5_4_VRTX >= 0
nnp_constr._in_0_1_5_5: nnp_0_1_5_5 + u_0_1_5 + x_0_1_5_5_AMD + x_0_1_5_5_AMGN
 + x_0_1_5_5_ASML + x_0_1_5_5_DLTR + x_0_1_5_5_MTCH + x_0_1_5_5_NFLX
 + x_0_1_5_5_QCOM + x_0_1_5_5_SBUX + x_0_1_5_5_TSLA + x_0_1_5_5_VRTX >= 0
nnp_constr._in_0_1_6: nnp_0_1_6 - 0.5 nnp_0_1_6_0 - 0.5 nnp_0_1_6_1
 - 0.5 nnp_0_1_6_2 - 0.5 nnp_0_1_6_3 - 0.5 nnp_0_1_6_4 - 0.5 nnp_0_1_6_5
 + u_0_1 - 0.3 u_0_1_6 + 0.116666666667 x_0_1_6_0_AMD
 + 0.116666666667 x_0_1_6_0_AMGN + 0.116666666667 x_0_1_6_0_ASML
 + 0.116666666667 x_0_1_6_0_DLTR + 0.116666666667 x_0_1_6_0_MTCH
 + 0.116666666667 x_0_1_6_0_NFLX + 0.116666666667 x_0_1_6_0_QCOM
 + 0.116666666667 x_0_1_6_0_SBUX + 0.116666666667 x_0_1_6_0_TSLA
 + 0.116666666667 x_0_1_6_0_VRTX + 0.116666666667 x_0_1_6_1_AMD
 + 0.116666666667 x_0_1_6_1_AMGN + 0.116666666667 x_0_1_6_1_ASML
 + 0.116666666667 x_0_1_6_1_DLTR + 0.116666666667 x_0_1_6_1_MTCH
 + 0.116666666667 x_0_1_6_1_NFLX + 0.116666666667 x_0_1_6_1_QCOM
 + 0.116666666667 x_0_1_6_1_SBUX + 0.116666666667 x_0_1_6_1_TSLA
 + 0.116666666667 x_0_1_6_1_VRTX + 0.116666666667 x_0_1_6_2_AMD
 + 0.116666666667 x_0_1_6_2_AMGN + 0.116666666667 x_0_1_6_2_ASML
 + 0.116666666667 x_0_1_6_2_DLTR + 0.116666666667 x_0_1_6_2_MTCH
 + 0.116666666667 x_0_1_6_2_NFLX + 0.116666666667 x_0_1_6_2_QCOM
 + 0.116666666667 x_0_1_6_2_SBUX + 0.116666666667 x_0_1_6_2_TSLA
 + 0.116666666667 x_0_1_6_2_VRTX + 0.116666666667 x_0_1_6_3_AMD
 + 0.116666666667 x_0_1_6_3_AMGN + 0.116666666667 x_0_1_6_3_ASML
 + 0.116666666667 x_0_1_6_3_DLTR + 0.116666666667 x_0_1_6_3_MTCH
 + 0.116666666667 x_0_1_6_3_NFLX + 0.116666666667 x_0_1_6_3_QCOM
 + 0.116666666667 x_0_1_6_3_SBUX + 0.116666666667 x_0_1_6_3_TSLA
 + 0.116666666667 x_0_1_6_3_VRTX + 0.116666666667 x_0_1_6_4_AMD
 + 0.116666666667 x_0_1_6_4_AMGN + 0.116666666667 x_0_1_6_4_ASML
 + 0.116666666667 x_0_1_6_4_DLTR + 0.116666666667 x_0_1_6_4_MTCH
 + 0.116666666667 x_0_1_6_4_NFLX + 0.116666666667 x_0_1_6_4_QCOM
 + 0.116666666667 x_0_1_6_4_SBUX + 0.116666666667 x_0_1_6_4_TSLA
 + 0.116666666667 x_0_1_6_4_VRTX + 0.116666666667 x_0_1_6_5_AMD
 + 0.116666666667 x_0_1_6_5_AMGN + 0.116666666667 x_0_1_6_5_ASML
 + 0.116666666667 x_0_1_6_5_DLTR + 0.116666666667 x_0_1_6_5_MTCH
 + 0.116666666667 x_0_1_6_5_NFLX + 0.116666666667 x_0_1_6_5_QCOM
 + 0.116666666667 x_0_1_6_5_SBUX + 0.116666666667 x_0_1_6_5_TSLA
 + 0.116666666667 x_0_1_6_5_VRTX + x_0_1_6_AMD + x_0_1_6_AMGN + x_0_1_6_ASML
 + x_0_1_6_DLTR + x_0_1_6_MTCH + x_0_1_6_NFLX + x_0_1_6_QCOM + x_0_1_6_SBUX
 + x_0_1_6_TSLA + x_0_1_6_VRTX >= 0
nnp_constr._in_0_1_6_0: nnp_0_1_6_0 + u_0_1_6 + x_0_1_6_0_AMD + x_0_1_6_0_AMGN
 + x_0_1_6_0_ASML + x_0_1_6_0_DLTR + x_0_1_6_0_MTCH + x_0_1_6_0_NFLX
 + x_0_1_6_0_QCOM + x_0_1_6_0_SBUX + x_0_1_6_0_TSLA + x_0_1_6_0_VRTX >= 0
nnp_constr._in_0_1_6_1: nnp_0_1_6_1 + u_0_1_6 + x_0_1_6_1_AMD + x_0_1_6_1_AMGN
 + x_0_1_6_1_ASML + x_0_1_6_1_DLTR + x_0_1_6_1_MTCH + x_0_1_6_1_NFLX
 + x_0_1_6_1_QCOM + x_0_1_6_1_SBUX + x_0_1_6_1_TSLA + x_0_1_6_1_VRTX >= 0
nnp_constr._in_0_1_6_2: nnp_0_1_6_2 + u_0_1_6 + x_0_1_6_2_AMD + x_0_1_6_2_AMGN
 + x_0_1_6_2_ASML + x_0_1_6_2_DLTR + x_0_1_6_2_MTCH + x_0_1_6_2_NFLX
 + x_0_1_6_2_QCOM + x_0_1_6_2_SBUX + x_0_1_6_2_TSLA + x_0_1_6_2_VRTX >= 0
nnp_constr._in_0_1_6_3: nnp_0_1_6_3 + u_0_1_6 + x_0_1_6_3_AMD + x_0_1_6_3_AMGN
 + x_0_1_6_3_ASML + x_0_1_6_3_DLTR + x_0_1_6_3_MTCH + x_0_1_6_3_NFLX
 + x_0_1_6_3_QCOM + x_0_1_6_3_SBUX + x_0_1_6_3_TSLA + x_0_1_6_3_VRTX >= 0
nnp_constr._in_0_1_6_4: nnp_0_1_6_4 + u_0_1_6 + x_0_1_6_4_AMD + x_0_1_6_4_AMGN
 + x_0_1_6_4_ASML + x_0_1_6_4_DLTR + x_0_1_6_4_MTCH + x_0_1_6_4_NFLX
 + x_0_1_6_4_QCOM + x_0_1_6_4_SBUX + x_0_1_6_4_TSLA + x_0_1_6_4_VRTX >= 0
nnp_constr._in_0_1_6_5: nnp_0_1_6_5 + u_0_1_6 + x_0_1_6_5_AMD + x_0_1_6_5_AMGN
 + x_0_1_6_5_ASML + x_0_1_6_5_DLTR + x_0_1_6_5_MTCH + x_0_1_6_5_NFLX
 + x_0_1_6_5_QCOM + x_0_1_6_5_SBUX + x_0_1_6_5_TSLA + x_0_1_6_5_VRTX >= 0
nnp_constr._in_0_1_7: nnp_0_1_7 - 0.5 nnp_0_1_7_0 - 0.5 nnp_0_1_7_1
 - 0.5 nnp_0_1_7_2 - 0.5 nnp_0_1_7_3 - 0.5 nnp_0_1_7_4 - 0.5 nnp_0_1_7_5
 + u_0_1 - 0.3 u_0_1_7 + 0.116666666667 x_0_1_7_0_AMD
 + 0.116666666667 x_0_1_7_0_AMGN + 0.116666666667 x_0_1_7_0_ASML
 + 0.116666666667 x_0_1_7_0_DLTR + 0.116666666667 x_0_1_7_0_MTCH
 + 0.116666666667 x_0_1_7_0_NFLX + 0.116666666667 x_0_1_7_0_QCOM
 + 0.116666666667 x_0_1_7_0_SBUX + 0.116666666667 x_0_1_7_0_TSLA
 + 0.116666666667 x_0_1_7_0_VRTX + 0.116666666667 x_0_1_7_1_AMD
 + 0.116666666667 x_0_1_7_1_AMGN + 0.116666666667 x_0_1_7_1_ASML
 + 0.116666666667 x_0_1_7_1_DLTR + 0.116666666667 x_0_1_7_1_MTCH
 + 0.116666666667 x_0_1_7_1_NFLX + 0.116666666667 x_0_1_7_1_QCOM
 + 0.116666666667 x_0_1_7_1_SBUX + 0.116666666667 x_0_1_7_1_TSLA
 + 0.116666666667 x_0_1_7_1_VRTX + 0.116666666667 x_0_1_7_2_AMD
 + 0.116666666667 x_0_1_7_2_AMGN + 0.116666666667 x_0_1_7_2_ASML
 + 0.116666666667 x_0_1_7_2_DLTR + 0.116666666667 x_0_1_7_2_MTCH
 + 0.116666666667 x_0_1_7_2_NFLX + 0.116666666667 x_0_1_7_2_QCOM
 + 0.116666666667 x_0_1_7_2_SBUX + 0.116666666667 x_0_1_7_2_TSLA
 + 0.116666666667 x_0_1_7_2_VRTX + 0.116666666667 x_0_1_7_3_AMD
 + 0.116666666667 x_0_1_7_3_AMGN + 0.116666666667 x_0_1_7_3_ASML
 + 0.116666666667 x_0_1_7_3_DLTR + 0.116666666667 x_0_1_7_3_MTCH
 + 0.116666666667 x_0_1_7_3_NFLX + 0.116666666667 x_0_1_7_3_QCOM
 + 0.116666666667 x_0_1_7_3_SBUX + 0.116666666667 x_0_1_7_3_TSLA
 + 0.116666666667 x_0_1_7_3_VRTX + 0.116666666667 x_0_1_7_4_AMD
 + 0.116666666667 x_0_1_7_4_AMGN + 0.116666666667 x_0_1_7_4_ASML
 + 0.116666666667 x_0_1_7_4_DLTR + 0.116666666667 x_0_1_7_4_MTCH
 + 0.116666666667 x_0_1_7_4_NFLX + 0.116666666667 x_0_1_7_4_QCOM
 + 0.116666666667 x_0_1_7_4_SBUX + 0.116666666667 x_0_1_7_4_TSLA
 + 0.116666666667 x_0_1_7_4_VRTX + 0.116666666667 x_0_1_7_5_AMD
 + 0.116666666667 x_0_1_7_5_AMGN + 0.116666666667 x_0_1_7_5_ASML
 + 0.116666666667 x_0_1_7_5_DLTR + 0.116666666667 x_0_1_7_5_MTCH
 + 0.116666666667 x_0_1_7_5_NFLX + 0.116666666667 x_0_1_7_5_QCOM
 + 0.116666666667 x_0_1_7_5_SBUX + 0.116666666667 x_0_1_7_5_TSLA
 + 0.116666666667 x_0_1_7_5_VRTX + x_0_1_7_AMD + x_0_1_7_AMGN + x_0_1_7_ASML
 + x_0_1_7_DLTR + x_0_1_7_MTCH + x_0_1_7_NFLX + x_0_1_7_QCOM + x_0_1_7_SBUX
 + x_0_1_7_TSLA + x_0_1_7_VRTX >= 0
nnp_constr._in_0_1_7_0: nnp_0_1_7_0 + u_0_1_7 + x_0_1_7_0_AMD + x_0_1_7_0_AMGN
 + x_0_1_7_0_ASML + x_0_1_7_0_DLTR + x_0_1_7_0_MTCH + x_0_1_7_0_NFLX
 + x_0_1_7_0_QCOM + x_0_1_7_0_SBUX + x_0_1_7_0_TSLA + x_0_1_7_0_VRTX >= 0
nnp_constr._in_0_1_7_1: nnp_0_1_7_1 + u_0_1_7 + x_0_1_7_1_AMD + x_0_1_7_1_AMGN
 + x_0_1_7_1_ASML + x_0_1_7_1_DLTR + x_0_1_7_1_MTCH + x_0_1_7_1_NFLX
 + x_0_1_7_1_QCOM + x_0_1_7_1_SBUX + x_0_1_7_1_TSLA + x_0_1_7_1_VRTX >= 0
nnp_constr._in_0_1_7_2: nnp_0_1_7_2 + u_0_1_7 + x_0_1_7_2_AMD + x_0_1_7_2_AMGN
 + x_0_1_7_2_ASML + x_0_1_7_2_DLTR + x_0_1_7_2_MTCH + x_0_1_7_2_NFLX
 + x_0_1_7_2_QCOM + x_0_1_7_2_SBUX + x_0_1_7_2_TSLA + x_0_1_7_2_VRTX >= 0
nnp_constr._in_0_1_7_3: nnp_0_1_7_3 + u_0_1_7 + x_0_1_7_3_AMD + x_0_1_7_3_AMGN
 + x_0_1_7_3_ASML + x_0_1_7_3_DLTR + x_0_1_7_3_MTCH + x_0_1_7_3_NFLX
 + x_0_1_7_3_QCOM + x_0_1_7_3_SBUX + x_0_1_7_3_TSLA + x_0_1_7_3_VRTX >= 0
nnp_constr._in_0_1_7_4: nnp_0_1_7_4 + u_0_1_7 + x_0_1_7_4_AMD + x_0_1_7_4_AMGN
 + x_0_1_7_4_ASML + x_0_1_7_4_DLTR + x_0_1_7_4_MTCH + x_0_1_7_4_NFLX
 + x_0_1_7_4_QCOM + x_0_1_7_4_SBUX + x_0_1_7_4_TSLA + x_0_1_7_4_VRTX >= 0
nnp_constr._in_0_1_7_5: nnp_0_1_7_5 + u_0_1_7 + x_0_1_7_5_AMD + x_0_1_7_5_AMGN
 + x_0_1_7_5_ASML + x_0_1_7_5_DLTR + x_0_1_7_5_MTCH + x_0_1_7_5_NFLX
 + x_0_1_7_5_QCOM + x_0_1_7_5_SBUX + x_0_1_7_5_TSLA + x_0_1_7_5_VRTX >= 0
nnp_constr._in_0_2: nnp_0_2 - 0.375 nnp_0_2_0 - 0.04375 nnp_0_2_0_0
 - 0.04375 nnp_0_2_0_1 - 0.04375 nnp_0_2_0_2 - 0.04375 nnp_0_2_0_3
 - 0.04375 nnp_0_2_0_4 - 0.04375 nnp_0_2_0_5 - 0.375 nnp_0_2_1
 - 0.04375 nnp_0_2_1_0 - 0.04375 nnp_0_2_1_1 - 0.04375 nnp_0_2_1_2
 - 0.04375 nnp_0_2_1_3 - 0.04375 nnp_0_2_1_4 - 0.04375 nnp_0_2_1_5
 - 0.375 nnp_0_2_2 - 0.04375 nnp_0_2_2_0 - 0.04375 nnp_0_2_2_1
 - 0.04375 nnp_0_2_2_2 - 0.04375 nnp_0_2_2_3 - 0.04375 nnp_0_2_2_4
 - 0.04375 nnp_0_2_2_5 - 0.375 nnp_0_2_3 - 0.04375 nnp_0_2_3_0
 - 0.04375 nnp_0_2_3_1 - 0.04375 nnp_0_2_3_2 - 0.04375 nnp_0_2_3_3
 - 0.04375 nnp_0_2_3_4 - 0.04375 nnp_0_2_3_5 - 0.375 nnp_0_2_4
 - 0.04375 nnp_0_2_4_0 - 0.04375 nnp_0_2_4_1 - 0.04375 nnp_0_2_4_2
 - 0.04375 nnp_0_2_4_3 - 0.04375 nnp_0_2_4_4 - 0.04375 nnp_0_2_4_5
 - 0.375 nnp_0_2_5 - 0.04375 nnp_0_2_5_0 - 0.04375 nnp_0_2_5_1
 - 0.04375 nnp_0_2_5_2 - 0.04375 nnp_0_2_5_3 - 0.04375 nnp_0_2_5_4
 - 0.04375 nnp_0_2_5_5 - 0.375 nnp_0_2_6 - 0.04375 nnp_0_2_6_0
 - 0.04375 nnp_0_2_6_1 - 0.04375 nnp_0_2_6_2 - 0.04375 nnp_0_2_6_3
 - 0.04375 nnp_0_2_6_4 - 0.04375 nnp_0_2_6_5 - 0.375 nnp_0_2_7
 - 0.04375 nnp_0_2_7_0 - 0.04375 nnp_0_2_7_1 - 0.04375 nnp_0_2_7_2
 - 0.04375 nnp_0_2_7_3 - 0.04375 nnp_0_2_7_4 - 0.04375 nnp_0_2_7_5 + u_0
 - 0.3 u_0_2 - 0.02625 u_0_2_0 - 0.02625 u_0_2_1 - 0.02625 u_0_2_2
 - 0.02625 u_0_2_3 - 0.02625 u_0_2_4 - 0.02625 u_0_2_5 - 0.02625 u_0_2_6
 - 0.02625 u_0_2_7 + 0.0102083333333 x_0_2_0_0_AMD
 + 0.0102083333333 x_0_2_0_0_AMGN + 0.0102083333333 x_0_2_0_0_ASML
 + 0.0102083333333 x_0_2_0_0_DLTR + 0.0102083333333 x_0_2_0_0_MTCH
 + 0.0102083333333 x_0_2_0_0_NFLX + 0.0102083333333 x_0_2_0_0_QCOM
 + 0.0102083333333 x_0_2_0_0_SBUX + 0.0102083333333 x_0_2_0_0_TSLA
 + 0.0102083333333 x_0_2_0_0_VRTX + 0.0102083333333 x_0_2_0_1_AMD
 + 0.0102083333333 x_0_2_0_1_AMGN + 0.0102083333333 x_0_2_0_1_ASML
 + 0.0102083333333 x_0_2_0_1_DLTR + 0.0102083333333 x_0_2_0_1_MTCH
 + 0.0102083333333 x_0_2_0_1_NFLX + 0.0102083333333 x_0_2_0_1_QCOM
 + 0.0102083333333 x_0_2_0_1_SBUX + 0.0102083333333 x_0_2_0_1_TSLA
 + 0.0102083333333 x_0_2_0_1_VRTX + 0.0102083333333 x_0_2_0_2_AMD
 + 0.0102083333333 x_0_2_0_2_AMGN + 0.0102083333333 x_0_2_0_2_ASML
 + 0.0102083333333 x_0_2_0_2_DLTR + 0.0102083333333 x_0_2_0_2_MTCH
 + 0.0102083333333 x_0_2_0_2_NFLX + 0.0102083333333 x_0_2_0_2_QCOM
 + 0.0102083333333 x_0_2_0_2_SBUX + 0.0102083333333 x_0_2_0_2_TSLA
 + 0.0102083333333 x_0_2_0_2_VRTX + 0.0102083333333 x_0_2_0_3_AMD
 + 0.0102083333333 x_0_2_0_3_AMGN + 0.0102083333333 x_0_2_0_3_ASML
 + 0.0102083333333 x_0_2_0_3_DLTR + 0.0102083333333 x_0_2_0_3_MTCH
 + 0.0102083333333 x_0_2_0_3_NFLX + 0.0102083333333 x_0_2_0_3_QCOM
 + 0.0102083333333 x_0_2_0_3_SBUX + 0.0102083333333 x_0_2_0_3_TSLA
 + 0.0102083333333 x_0_2_0_3_VRTX + 0.0102083333333 x_0_2_0_4_AMD
 + 0.0102083333333 x_0_2_0_4_AMGN + 0.0102083333333 x_0_2_0_4_ASML
 + 0.0102083333333 x_0_2_0_4_DLTR + 0.0102083333333 x_0_2_0_4_MTCH
 + 0.0102083333333 x_0_2_0_4_NFLX + 0.0102083333333 x_0_2_0_4_QCOM
 + 0.0102083333333 x_0_2_0_4_SBUX + 0.0102083333333 x_0_2_0_4_TSLA
 + 0.0102083333333 x_0_2_0_4_VRTX + 0.0102083333333 x_0_2_0_5_AMD
 + 0.0102083333333 x_0_2_0_5_AMGN + 0.0102083333333 x_0_2_0_5_ASML
 + 0.0102083333333 x_0_2_0_5_DLTR + 0.0102083333333 x_0_2_0_5_MTCH
 + 0.0102083333333 x_0_2_0_5_NFLX + 0.0102083333333 x_0_2_0_5_QCOM
 + 0.0102083333333 x_0_2_0_5_SBUX + 0.0102083333333 x_0_2_0_5_TSLA
 + 0.0102083333333 x_0_2_0_5_VRTX + 0.0875 x_0_2_0_AMD + 0.0875 x_0_2_0_AMGN
 + 0.0875 x_0_2_0_ASML + 0.0875 x_0_2_0_DLTR + 0.0875 x_0_2_0_MTCH
 + 0.0875 x_0_2_0_NFLX + 0.0875 x_0_2_0_QCOM + 0.0875 x_0_2_0_SBUX
 + 0.0875 x_0_2_0_TSLA + 0.0875 x_0_2_0_VRTX + 0.0102083333333 x_0_2_1_0_AMD
 + 0.0102083333333 x_0_2_1_0_AMGN + 0.0102083333333 x_0_2_1_0_ASML
 + 0.0102083333333 x_0_2_1_0_DLTR + 0.0102083333333 x_0_2_1_0_MTCH
 + 0.0102083333333 x_0_2_1_0_NFLX + 0.0102083333333 x_0_2_1_0_QCOM
 + 0.0102083333333 x_0_2_1_0_SBUX + 0.0102083333333 x_0_2_1_0_TSLA
 + 0.0102083333333 x_0_2_1_0_VRTX + 0.0102083333333 x_0_2_1_1_AMD
 + 0.0102083333333 x_0_2_1_1_AMGN + 0.0102083333333 x_0_2_1_1_ASML
 + 0.0102083333333 x_0_2_1_1_DLTR + 0.0102083333333 x_0_2_1_1_MTCH
 + 0.0102083333333 x_0_2_1_1_NFLX + 0.0102083333333 x_0_2_1_1_QCOM
 + 0.0102083333333 x_0_2_1_1_SBUX + 0.0102083333333 x_0_2_1_1_TSLA
 + 0.0102083333333 x_0_2_1_1_VRTX + 0.0102083333333 x_0_2_1_2_AMD
 + 0.0102083333333 x_0_2_1_2_AMGN + 0.0102083333333 x_0_2_1_2_ASML
 + 0.0102083333333 x_0_2_1_2_DLTR + 0.0102083333333 x_0_2_1_2_MTCH
 + 0.0102083333333 x_0_2_1_2_NFLX + 0.0102083333333 x_0_2_1_2_QCOM
 + 0.0102083333333 x_0_2_1_2_SBUX + 0.0102083333333 x_0_2_1_2_TSLA
 + 0.0102083333333 x_0_2_1_2_VRTX + 0.0102083333333 x_0_2_1_3_AMD
 + 0.0102083333333 x_0_2_1_3_AMGN + 0.0102083333333 x_0_2_1_3_ASML
 + 0.0102083333333 x_0_2_1_3_DLTR + 0.0102083333333 x_0_2_1_3_MTCH
 + 0.0102083333333 x_0_2_1_3_NFLX + 0.0102083333333 x_0_2_1_3_QCOM
 + 0.0102083333333 x_0_2_1_3_SBUX + 0.0102083333333 x_0_2_1_3_TSLA
 + 0.0102083333333 x_0_2_1_3_VRTX + 0.0102083333333 x_0_2_1_4_AMD
 + 0.0102083333333 x_0_2_1_4_AMGN + 0.0102083333333 x_0_2_1_4_ASML
 + 0.0102083333333 x_0_2_1_4_DLTR + 0.0102083333333 x_0_2_1_4_MTCH
 + 0.0102083333333 x_0_2_1_4_NFLX + 0.0102083333333 x_0_2_1_4_QCOM
 + 0.0102083333333 x_0_2_1_4_SBUX + 0.0102083333333 x_0_2_1_4_TSLA
 + 0.0102083333333 x_0_2_1_4_VRTX + 0.0102083333333 x_0_2_1_5_AMD
 + 0.0102083333333 x_0_2_1_5_AMGN + 0.0102083333333 x_0_2_1_5_ASML
 + 0.0102083333333 x_0_2_1_5_DLTR + 0.0102083333333 x_0_2_1_5_MTCH
 + 0.0102083333333 x_0_2_1_5_NFLX + 0.0102083333333 x_0_2_1_5_QCOM
 + 0.0102083333333 x_0_2_1_5_SBUX + 0.0102083333333 x_0_2_1_5_TSLA
 + 0.0102083333333 x_0_2_1_5_VRTX + 0.0875 x_0_2_1_AMD + 0.0875 x_0_2_1_AMGN
 + 0.0875 x_0_2_1_ASML + 0.0875 x_0_2_1_DLTR + 0.0875 x_0_2_1_MTCH
 + 0.0875 x_0_2_1_NFLX + 0.0875 x_0_2_1_QCOM + 0.0875 x_0_2_1_SBUX
 + 0.0875 x_0_2_1_TSLA + 0.0875 x_0_2_1_VRTX + 0.0102083333333 x_0_2_2_0_AMD
 + 0.0102083333333 x_0_2_2_0_AMGN + 0.0102083333333 x_0_2_2_0_ASML
 + 0.0102083333333 x_0_2_2_0_DLTR + 0.0102083333333 x_0_2_2_0_MTCH
 + 0.0102083333333 x_0_2_2_0_NFLX + 0.0102083333333 x_0_2_2_0_QCOM
 + 0.0102083333333 x_0_2_2_0_SBUX + 0.0102083333333 x_0_2_2_0_TSLA
 + 0.0102083333333 x_0_2_2_0_VRTX + 0.0102083333333 x_0_2_2_1_AMD
 + 0.0102083333333 x_0_2_2_1_AMGN + 0.0102083333333 x_0_2_2_1_ASML
 + 0.0102083333333 x_0_2_2_1_DLTR + 0.0102083333333 x_0_2_2_1_MTCH
 + 0.0102083333333 x_0_2_2_1_NFLX + 0.0102083333333 x_0_2_2_1_QCOM
 + 0.0102083333333 x_0_2_2_1_SBUX + 0.0102083333333 x_0_2_2_1_TSLA
 + 0.0102083333333 x_0_2_2_1_VRTX + 0.0102083333333 x_0_2_2_2_AMD
 + 0.0102083333333 x_0_2_2_2_AMGN + 0.0102083333333 x_0_2_2_2_ASML
 + 0.0102083333333 x_0_2_2_2_DLTR + 0.0102083333333 x_0_2_2_2_MTCH
 + 0.0102083333333 x_0_2_2_2_NFLX + 0.0102083333333 x_0_2_2_2_QCOM
 + 0.0102083333333 x_0_2_2_2_SBUX + 0.0102083333333 x_0_2_2_2_TSLA
 + 0.0102083333333 x_0_2_2_2_VRTX + 0.0102083333333 x_0_2_2_3_AMD
 + 0.0102083333333 x_0_2_2_3_AMGN + 0.0102083333333 x_0_2_2_3_ASML
 + 0.0102083333333 x_0_2_2_3_DLTR + 0.0102083333333 x_0_2_2_3_MTCH
 + 0.0102083333333 x_0_2_2_3_NFLX + 0.0102083333333 x_0_2_2_3_QCOM
 + 0.0102083333333 x_0_2_2_3_SBUX + 0.0102083333333 x_0_2_2_3_TSLA
 + 0.0102083333333 x_0_2_2_3_VRTX + 0.0102083333333 x_0_2_2_4_AMD
 + 0.0102083333333 x_0_2_2_4_AMGN + 0.0102083333333 x_0_2_2_4_ASML
 + 0.0102083333333 x_0_2_2_4_DLTR + 0.0102083333333 x_0_2_2_4_MTCH
 + 0.0102083333333 x_0_2_2_4_NFLX + 0.0102083333333 x_0_2_2_4_QCOM
 + 0.0102083333333 x_0_2_2_4_SBUX + 0.0102083333333 x_0_2_2_4_TSLA
 + 0.0102083333333 x_0_2_2_4_VRTX + 0.0102083333333 x_0_2_2_5_AMD
 + 0.0102083333333 x_0_2_2_5_AMGN + 0.0102083333333 x_0_2_2_5_ASML
 + 0.0102083333333 x_0_2_2_5_DLTR + 0.0102083333333 x_0_2_2_5_MTCH
 + 0.0102083333333 x_0_2_2_5_NFLX + 0.0102083333333 x_0_2_2_5_QCOM
 + 0.0102083333333 x_0_2_2_5_SBUX + 0.0102083333333 x_0_2_2_5_TSLA
 + 0.0102083333333 x_0_2_2_5_VRTX + 0.0875 x_0_2_2_AMD + 0.0875 x_0_2_2_AMGN
 + 0.0875 x_0_2_2_ASML + 0.0875 x_0_2_2_DLTR + 0.0875 x_0_2_2_MTCH
 + 0.0875 x_0_2_2_NFLX + 0.0875 x_0_2_2_QCOM + 0.0875 x_0_2_2_SBUX
 + 0.0875 x_0_2_2_TSLA + 0.0875 x_0_2_2_VRTX + 0.0102083333333 x_0_2_3_0_AMD
 + 0.0102083333333 x_0_2_3_0_AMGN + 0.0102083333333 x_0_2_3_0_ASML
 + 0.0102083333333 x_0_2_3_0_DLTR + 0.0102083333333 x_0_2_3_0_MTCH
 + 0.0102083333333 x_0_2_3_0_NFLX + 0.0102083333333 x_0_2_3_0_QCOM
 + 0.0102083333333 x_0_2_3_0_SBUX + 0.0102083333333 x_0_2_3_0_TSLA
 + 0.0102083333333 x_0_2_3_0_VRTX + 0.0102083333333 x_0_2_3_1_AMD
 + 0.0102083333333 x_0_2_3_1_AMGN + 0.0102083333333 x_0_2_3_1_ASML
 + 0.0102083333333 x_0_2_3_1_DLTR + 0.0102083333333 x_0_2_3_1_MTCH
 + 0.0102083333333 x_0_2_3_1_NFLX + 0.0102083333333 x_0_2_3_1_QCOM
 + 0.0102083333333 x_0_2_3_1_SBUX + 0.0102083333333 x_0_2_3_1_TSLA
 + 0.0102083333333 x_0_2_3_1_VRTX + 0.0102083333333 x_0_2_3_2_AMD
 + 0.0102083333333 x_0_2_3_2_AMGN + 0.0102083333333 x_0_2_3_2_ASML
 + 0.0102083333333 x_0_2_3_2_DLTR + 0.0102083333333 x_0_2_3_2_MTCH
 + 0.0102083333333 x_0_2_3_2_NFLX + 0.0102083333333 x_0_2_3_2_QCOM
 + 0.0102083333333 x_0_2_3_2_SBUX + 0.0102083333333 x_0_2_3_2_TSLA
 + 0.0102083333333 x_0_2_3_2_VRTX + 0.0102083333333 x_0_2_3_3_AMD
 + 0.0102083333333 x_0_2_3_3_AMGN + 0.0102083333333 x_0_2_3_3_ASML
 + 0.0102083333333 x_0_2_3_3_DLTR + 0.0102083333333 x_0_2_3_3_MTCH
 + 0.0102083333333 x_0_2_3_3_NFLX + 0.0102083333333 x_0_2_3_3_QCOM
 + 0.0102083333333 x_0_2_3_3_SBUX + 0.0102083333333 x_0_2_3_3_TSLA
 + 0.0102083333333 x_0_2_3_3_VRTX + 0.0102083333333 x_0_2_3_4_AMD
 + 0.0102083333333 x_0_2_3_4_AMGN + 0.0102083333333 x_0_2_3_4_ASML
 + 0.0102083333333 x_0_2_3_4_DLTR + 0.0102083333333 x_0_2_3_4_MTCH
 + 0.0102083333333 x_0_2_3_4_NFLX + 0.0102083333333 x_0_2_3_4_QCOM
 + 0.0102083333333 x_0_2_3_4_SBUX + 0.0102083333333 x_0_2_3_4_TSLA
 + 0.0102083333333 x_0_2_3_4_VRTX + 0.0102083333333 x_0_2_3_5_AMD
 + 0.0102083333333 x_0_2_3_5_AMGN + 0.0102083333333 x_0_2_3_5_ASML
 + 0.0102083333333 x_0_2_3_5_DLTR + 0.0102083333333 x_0_2_3_5_MTCH
 + 0.0102083333333 x_0_2_3_5_NFLX + 0.0102083333333 x_0_2_3_5_QCOM
 + 0.0102083333333 x_0_2_3_5_SBUX + 0.0102083333333 x_0_2_3_5_TSLA
 + 0.0102083333333 x_0_2_3_5_VRTX + 0.0875 x_0_2_3_AMD + 0.0875 x_0_2_3_AMGN
 + 0.0875 x_0_2_3_ASML + 0.0875 x_0_2_3_DLTR + 0.0875 x_0_2_3_MTCH
 + 0.0875 x_0_2_3_NFLX + 0.0875 x_0_2_3_QCOM + 0.0875 x_0_2_3_SBUX
 + 0.0875 x_0_2_3_TSLA + 0.0875 x_0_2_3_VRTX + 0.0102083333333 x_0_2_4_0_AMD
 + 0.0102083333333 x_0_2_4_0_AMGN + 0.0102083333333 x_0_2_4_0_ASML
 + 0.0102083333333 x_0_2_4_0_DLTR + 0.0102083333333 x_0_2_4_0_MTCH
 + 0.0102083333333 x_0_2_4_0_NFLX + 0.0102083333333 x_0_2_4_0_QCOM
 + 0.0102083333333 x_0_2_4_0_SBUX + 0.0102083333333 x_0_2_4_0_TSLA
 + 0.0102083333333 x_0_2_4_0_VRTX + 0.0102083333333 x_0_2_4_1_AMD
 + 0.0102083333333 x_0_2_4_1_AMGN + 0.0102083333333 x_0_2_4_1_ASML
 + 0.0102083333333 x_0_2_4_1_DLTR + 0.0102083333333 x_0_2_4_1_MTCH
 + 0.0102083333333 x_0_2_4_1_NFLX + 0.0102083333333 x_0_2_4_1_QCOM
 + 0.0102083333333 x_0_2_4_1_SBUX + 0.0102083333333 x_0_2_4_1_TSLA
 + 0.0102083333333 x_0_2_4_1_VRTX + 0.0102083333333 x_0_2_4_2_AMD
 + 0.0102083333333 x_0_2_4_2_AMGN + 0.0102083333333 x_0_2_4_2_ASML
 + 0.0102083333333 x_0_2_4_2_DLTR + 0.0102083333333 x_0_2_4_2_MTCH
 + 0.0102083333333 x_0_2_4_2_NFLX + 0.0102083333333 x_0_2_4_2_QCOM
 + 0.0102083333333 x_0_2_4_2_SBUX + 0.0102083333333 x_0_2_4_2_TSLA
 + 0.0102083333333 x_0_2_4_2_VRTX + 0.0102083333333 x_0_2_4_3_AMD
 + 0.0102083333333 x_0_2_4_3_AMGN + 0.0102083333333 x_0_2_4_3_ASML
 + 0.0102083333333 x_0_2_4_3_DLTR + 0.0102083333333 x_0_2_4_3_MTCH
 + 0.0102083333333 x_0_2_4_3_NFLX + 0.0102083333333 x_0_2_4_3_QCOM
 + 0.0102083333333 x_0_2_4_3_SBUX + 0.0102083333333 x_0_2_4_3_TSLA
 + 0.0102083333333 x_0_2_4_3_VRTX + 0.0102083333333 x_0_2_4_4_AMD
 + 0.0102083333333 x_0_2_4_4_AMGN + 0.0102083333333 x_0_2_4_4_ASML
 + 0.0102083333333 x_0_2_4_4_DLTR + 0.0102083333333 x_0_2_4_4_MTCH
 + 0.0102083333333 x_0_2_4_4_NFLX + 0.0102083333333 x_0_2_4_4_QCOM
 + 0.0102083333333 x_0_2_4_4_SBUX + 0.0102083333333 x_0_2_4_4_TSLA
 + 0.0102083333333 x_0_2_4_4_VRTX + 0.0102083333333 x_0_2_4_5_AMD
 + 0.0102083333333 x_0_2_4_5_AMGN + 0.0102083333333 x_0_2_4_5_ASML
 + 0.0102083333333 x_0_2_4_5_DLTR + 0.0102083333333 x_0_2_4_5_MTCH
 + 0.0102083333333 x_0_2_4_5_NFLX + 0.0102083333333 x_0_2_4_5_QCOM
 + 0.0102083333333 x_0_2_4_5_SBUX + 0.0102083333333 x_0_2_4_5_TSLA
 + 0.0102083333333 x_0_2_4_5_VRTX + 0.0875 x_0_2_4_AMD + 0.0875 x_0_2_4_AMGN
 + 0.0875 x_0_2_4_ASML + 0.0875 x_0_2_4_DLTR + 0.0875 x_0_2_4_MTCH
 + 0.0875 x_0_2_4_NFLX + 0.0875 x_0_2_4_QCOM + 0.0875 x_0_2_4_SBUX
 + 0.0875 x_0_2_4_TSLA + 0.0875 x_0_2_4_VRTX + 0.0102083333333 x_0_2_5_0_AMD
 + 0.0102083333333 x_0_2_5_0_AMGN + 0.0102083333333 x_0_2_5_0_ASML
 + 0.0102083333333 x_0_2_5_0_DLTR + 0.0102083333333 x_0_2_5_0_MTCH
 + 0.0102083333333 x_0_2_5_0_NFLX + 0.0102083333333 x_0_2_5_0_QCOM
 + 0.0102083333333 x_0_2_5_0_SBUX + 0.0102083333333 x_0_2_5_0_TSLA
 + 0.0102083333333 x_0_2_5_0_VRTX + 0.0102083333333 x_0_2_5_1_AMD
 + 0.0102083333333 x_0_2_5_1_AMGN + 0.0102083333333 x_0_2_5_1_ASML
 + 0.0102083333333 x_0_2_5_1_DLTR + 0.0102083333333 x_0_2_5_1_MTCH
 + 0.0102083333333 x_0_2_5_1_NFLX + 0.0102083333333 x_0_2_5_1_QCOM
 + 0.0102083333333 x_0_2_5_1_SBUX + 0.0102083333333 x_0_2_5_1_TSLA
 + 0.0102083333333 x_0_2_5_1_VRTX + 0.0102083333333 x_0_2_5_2_AMD
 + 0.0102083333333 x_0_2_5_2_AMGN + 0.0102083333333 x_0_2_5_2_ASML
 + 0.0102083333333 x_0_2_5_2_DLTR + 0.0102083333333 x_0_2_5_2_MTCH
 + 0.0102083333333 x_0_2_5_2_NFLX + 0.0102083333333 x_0_2_5_2_QCOM
 + 0.0102083333333 x_0_2_5_2_SBUX + 0.0102083333333 x_0_2_5_2_TSLA
 + 0.0102083333333 x_0_2_5_2_VRTX + 0.0102083333333 x_0_2_5_3_AMD
 + 0.0102083333333 x_0_2_5_3_AMGN + 0.0102083333333 x_0_2_5_3_ASML
 + 0.0102083333333 x_0_2_5_3_DLTR + 0.0102083333333 x_0_2_5_3_MTCH
 + 0.0102083333333 x_0_2_5_3_NFLX + 0.0102083333333 x_0_2_5_3_QCOM
 + 0.0102083333333 x_0_2_5_3_SBUX + 0.0102083333333 x_0_2_5_3_TSLA
 + 0.0102083333333 x_0_2_5_3_VRTX + 0.0102083333333 x_0_2_5_4_AMD
 + 0.0102083333333 x_0_2_5_4_AMGN + 0.0102083333333 x_0_2_5_4_ASML
 + 0.0102083333333 x_0_2_5_4_DLTR + 0.0102083333333 x_0_2_5_4_MTCH
 + 0.0102083333333 x_0_2_5_4_NFLX + 0.0102083333333 x_0_2_5_4_QCOM
 + 0.0102083333333 x_0_2_5_4_SBUX + 0.0102083333333 x_0_2_5_4_TSLA
 + 0.0102083333333 x_0_2_5_4_VRTX + 0.0102083333333 x_0_2_5_5_AMD
 + 0.0102083333333 x_0_2_5_5_AMGN + 0.0102083333333 x_0_2_5_5_ASML
 + 0.0102083333333 x_0_2_5_5_DLTR + 0.0102083333333 x_0_2_5_5_MTCH
 + 0.0102083333333 x_0_2_5_5_NFLX + 0.0102083333333 x_0_2_5_5_QCOM
 + 0.0102083333333 x_0_2_5_5_SBUX + 0.0102083333333 x_0_2_5_5_TSLA
 + 0.0102083333333 x_0_2_5_5_VRTX + 0.0875 x_0_2_5_AMD + 0.0875 x_0_2_5_AMGN
 + 0.0875 x_0_2_5_ASML + 0.0875 x_0_2_5_DLTR + 0.0875 x_0_2_5_MTCH
 + 0.0875 x_0_2_5_NFLX + 0.0875 x_0_2_5_QCOM + 0.0875 x_0_2_5_SBUX
 + 0.0875 x_0_2_5_TSLA + 0.0875 x_0_2_5_VRTX + 0.0102083333333 x_0_2_6_0_AMD
 + 0.0102083333333 x_0_2_6_0_AMGN + 0.0102083333333 x_0_2_6_0_ASML
 + 0.0102083333333 x_0_2_6_0_DLTR + 0.0102083333333 x_0_2_6_0_MTCH
 + 0.0102083333333 x_0_2_6_0_NFLX + 0.0102083333333 x_0_2_6_0_QCOM
 + 0.0102083333333 x_0_2_6_0_SBUX + 0.0102083333333 x_0_2_6_0_TSLA
 + 0.0102083333333 x_0_2_6_0_VRTX + 0.0102083333333 x_0_2_6_1_AMD
 + 0.0102083333333 x_0_2_6_1_AMGN + 0.0102083333333 x_0_2_6_1_ASML
 + 0.0102083333333 x_0_2_6_1_DLTR + 0.0102083333333 x_0_2_6_1_MTCH
 + 0.0102083333333 x_0_2_6_1_NFLX + 0.0102083333333 x_0_2_6_1_QCOM
 + 0.0102083333333 x_0_2_6_1_SBUX + 0.0102083333333 x_0_2_6_1_TSLA
 + 0.0102083333333 x_0_2_6_1_VRTX + 0.0102083333333 x_0_2_6_2_AMD
 + 0.0102083333333 x_0_2_6_2_AMGN + 0.0102083333333 x_0_2_6_2_ASML
 + 0.0102083333333 x_0_2_6_2_DLTR + 0.0102083333333 x_0_2_6_2_MTCH
 + 0.0102083333333 x_0_2_6_2_NFLX + 0.0102083333333 x_0_2_6_2_QCOM
 + 0.0102083333333 x_0_2_6_2_SBUX + 0.0102083333333 x_0_2_6_2_TSLA
 + 0.0102083333333 x_0_2_6_2_VRTX + 0.0102083333333 x_0_2_6_3_AMD
 + 0.0102083333333 x_0_2_6_3_AMGN + 0.0102083333333 x_0_2_6_3_ASML
 + 0.0102083333333 x_0_2_6_3_DLTR + 0.0102083333333 x_0_2_6_3_MTCH
 + 0.0102083333333 x_0_2_6_3_NFLX + 0.0102083333333 x_0_2_6_3_QCOM
 + 0.0102083333333 x_0_2_6_3_SBUX + 0.0102083333333 x_0_2_6_3_TSLA
 + 0.0102083333333 x_0_2_6_3_VRTX + 0.0102083333333 x_0_2_6_4_AMD
 + 0.0102083333333 x_0_2_6_4_AMGN + 0.0102083333333 x_0_2_6_4_ASML
 + 0.0102083333333 x_0_2_6_4_DLTR + 0.0102083333333 x_0_2_6_4_MTCH
 + 0.0102083333333 x_0_2_6_4_NFLX + 0.0102083333333 x_0_2_6_4_QCOM
 + 0.0102083333333 x_0_2_6_4_SBUX + 0.0102083333333 x_0_2_6_4_TSLA
 + 0.0102083333333 x_0_2_6_4_VRTX + 0.0102083333333 x_0_2_6_5_AMD
 + 0.0102083333333 x_0_2_6_5_AMGN + 0.0102083333333 x_0_2_6_5_ASML
 + 0.0102083333333 x_0_2_6_5_DLTR + 0.0102083333333 x_0_2_6_5_MTCH
 + 0.0102083333333 x_0_2_6_5_NFLX + 0.0102083333333 x_0_2_6_5_QCOM
 + 0.0102083333333 x_0_2_6_5_SBUX + 0.0102083333333 x_0_2_6_5_TSLA
 + 0.0102083333333 x_0_2_6_5_VRTX + 0.0875 x_0_2_6_AMD + 0.0875 x_0_2_6_AMGN
 + 0.0875 x_0_2_6_ASML + 0.0875 x_0_2_6_DLTR + 0.0875 x_0_2_6_MTCH
 + 0.0875 x_0_2_6_NFLX + 0.0875 x_0_2_6_QCOM + 0.0875 x_0_2_6_SBUX
 + 0.0875 x_0_2_6_TSLA + 0.0875 x_0_2_6_VRTX + 0.0102083333333 x_0_2_7_0_AMD
 + 0.0102083333333 x_0_2_7_0_AMGN + 0.0102083333333 x_0_2_7_0_ASML
 + 0.0102083333333 x_0_2_7_0_DLTR + 0.0102083333333 x_0_2_7_0_MTCH
 + 0.0102083333333 x_0_2_7_0_NFLX + 0.0102083333333 x_0_2_7_0_QCOM
 + 0.0102083333333 x_0_2_7_0_SBUX + 0.0102083333333 x_0_2_7_0_TSLA
 + 0.0102083333333 x_0_2_7_0_VRTX + 0.0102083333333 x_0_2_7_1_AMD
 + 0.0102083333333 x_0_2_7_1_AMGN + 0.0102083333333 x_0_2_7_1_ASML
 + 0.0102083333333 x_0_2_7_1_DLTR + 0.0102083333333 x_0_2_7_1_MTCH
 + 0.0102083333333 x_0_2_7_1_NFLX + 0.0102083333333 x_0_2_7_1_QCOM
 + 0.0102083333333 x_0_2_7_1_SBUX + 0.0102083333333 x_0_2_7_1_TSLA
 + 0.0102083333333 x_0_2_7_1_VRTX + 0.0102083333333 x_0_2_7_2_AMD
 + 0.0102083333333 x_0_2_7_2_AMGN + 0.0102083333333 x_0_2_7_2_ASML
 + 0.0102083333333 x_0_2_7_2_DLTR + 0.0102083333333 x_0_2_7_2_MTCH
 + 0.0102083333333 x_0_2_7_2_NFLX + 0.0102083333333 x_0_2_7_2_QCOM
 + 0.0102083333333 x_0_2_7_2_SBUX + 0.0102083333333 x_0_2_7_2_TSLA
 + 0.0102083333333 x_0_2_7_2_VRTX + 0.0102083333333 x_0_2_7_3_AMD
 + 0.0102083333333 x_0_2_7_3_AMGN + 0.0102083333333 x_0_2_7_3_ASML
 + 0.0102083333333 x_0_2_7_3_DLTR + 0.0102083333333 x_0_2_7_3_MTCH
 + 0.0102083333333 x_0_2_7_3_NFLX + 0.0102083333333 x_0_2_7_3_QCOM
 + 0.0102083333333 x_0_2_7_3_SBUX + 0.0102083333333 x_0_2_7_3_TSLA
 + 0.0102083333333 x_0_2_7_3_VRTX + 0.0102083333333 x_0_2_7_4_AMD
 + 0.0102083333333 x_0_2_7_4_AMGN + 0.0102083333333 x_0_2_7_4_ASML
 + 0.0102083333333 x_0_2_7_4_DLTR + 0.0102083333333 x_0_2_7_4_MTCH
 + 0.0102083333333 x_0_2_7_4_NFLX + 0.0102083333333 x_0_2_7_4_QCOM
 + 0.0102083333333 x_0_2_7_4_SBUX + 0.0102083333333 x_0_2_7_4_TSLA
 + 0.0102083333333 x_0_2_7_4_VRTX + 0.0102083333333 x_0_2_7_5_AMD
 + 0.0102083333333 x_0_2_7_5_AMGN + 0.0102083333333 x_0_2_7_5_ASML
 + 0.0102083333333 x_0_2_7_5_DLTR + 0.0102083333333 x_0_2_7_5_MTCH
 + 0.0102083333333 x_0_2_7_5_NFLX + 0.0102083333333 x_0_2_7_5_QCOM
 + 0.0102083333333 x_0_2_7_5_SBUX + 0.0102083333333 x_0_2_7_5_TSLA
 + 0.0102083333333 x_0_2_7_5_VRTX + 0.0875 x_0_2_7_AMD + 0.0875 x_0_2_7_AMGN
 + 0.0875 x_0_2_7_ASML + 0.0875 x_0_2_7_DLTR + 0.0875 x_0_2_7_MTCH
 + 0.0875 x_0_2_7_NFLX + 0.0875 x_0_2_7_QCOM + 0.0875 x_0_2_7_SBUX
 + 0.0875 x_0_2_7_TSLA + 0.0875 x_0_2_7_VRTX + x_0_2_AMD + x_0_2_AMGN
 + x_0_2_ASML + x_0_2_DLTR + x_0_2_MTCH + x_0_2_NFLX + x_0_2_QCOM + x_0_2_SBUX
 + x_0_2_TSLA + x_0_2_VRTX >= 0
nnp_constr._in_0_2_0: nnp_0_2_0 - 0.5 nnp_0_2_0_0 - 0.5 nnp_0_2_0_1
 - 0.5 nnp_0_2_0_2 - 0.5 nnp_0_2_0_3 - 0.5 nnp_0_2_0_4 - 0.5 nnp_0_2_0_5
 + u_0_2 - 0.3 u_0_2_0 + 0.116666666667 x_0_2_0_0_AMD
 + 0.116666666667 x_0_2_0_0_AMGN + 0.116666666667 x_0_2_0_0_ASML
 + 0.116666666667 x_0_2_0_0_DLTR + 0.116666666667 x_0_2_0_0_MTCH
 + 0.116666666667 x_0_2_0_0_NFLX + 0.116666666667 x_0_2_0_0_QCOM
 + 0.116666666667 x_0_2_0_0_SBUX + 0.116666666667 x_0_2_0_0_TSLA
 + 0.116666666667 x_0_2_0_0_VRTX + 0.116666666667 x_0_2_0_1_AMD
 + 0.116666666667 x_0_2_0_1_AMGN + 0.116666666667 x_0_2_0_1_ASML
 + 0.116666666667 x_0_2_0_1_DLTR + 0.116666666667 x_0_2_0_1_MTCH
 + 0.116666666667 x_0_2_0_1_NFLX + 0.116666666667 x_0_2_0_1_QCOM
 + 0.116666666667 x_0_2_0_1_SBUX + 0.116666666667 x_0_2_0_1_TSLA
 + 0.116666666667 x_0_2_0_1_VRTX + 0.116666666667 x_0_2_0_2_AMD
 + 0.116666666667 x_0_2_0_2_AMGN + 0.116666666667 x_0_2_0_2_ASML
 + 0.116666666667 x_0_2_0_2_DLTR + 0.116666666667 x_0_2_0_2_MTCH
 + 0.116666666667 x_0_2_0_2_NFLX + 0.116666666667 x_0_2_0_2_QCOM
 + 0.116666666667 x_0_2_0_2_SBUX + 0.116666666667 x_0_2_0_2_TSLA
 + 0.116666666667 x_0_2_0_2_VRTX + 0.116666666667 x_0_2_0_3_AMD
 + 0.116666666667 x_0_2_0_3_AMGN + 0.116666666667 x_0_2_0_3_ASML
 + 0.116666666667 x_0_2_0_3_DLTR + 0.116666666667 x_0_2_0_3_MTCH
 + 0.116666666667 x_0_2_0_3_NFLX + 0.116666666667 x_0_2_0_3_QCOM
 + 0.116666666667 x_0_2_0_3_SBUX + 0.116666666667 x_0_2_0_3_TSLA
 + 0.116666666667 x_0_2_0_3_VRTX + 0.116666666667 x_0_2_0_4_AMD
 + 0.116666666667 x_0_2_0_4_AMGN + 0.116666666667 x_0_2_0_4_ASML
 + 0.116666666667 x_0_2_0_4_DLTR + 0.116666666667 x_0_2_0_4_MTCH
 + 0.116666666667 x_0_2_0_4_NFLX + 0.116666666667 x_0_2_0_4_QCOM
 + 0.116666666667 x_0_2_0_4_SBUX + 0.116666666667 x_0_2_0_4_TSLA
 + 0.116666666667 x_0_2_0_4_VRTX + 0.116666666667 x_0_2_0_5_AMD
 + 0.116666666667 x_0_2_0_5_AMGN + 0.116666666667 x_0_2_0_5_ASML
 + 0.116666666667 x_0_2_0_5_DLTR + 0.116666666667 x_0_2_0_5_MTCH
 + 0.116666666667 x_0_2_0_5_NFLX + 0.116666666667 x_0_2_0_5_QCOM
 + 0.116666666667 x_0_2_0_5_SBUX + 0.116666666667 x_0_2_0_5_TSLA
 + 0.116666666667 x_0_2_0_5_VRTX + x_0_2_0_AMD + x_0_2_0_AMGN + x_0_2_0_ASML
 + x_0_2_0_DLTR + x_0_2_0_MTCH + x_0_2_0_NFLX + x_0_2_0_QCOM + x_0_2_0_SBUX
 + x_0_2_0_TSLA + x_0_2_0_VRTX >= 0
nnp_constr._in_0_2_0_0: nnp_0_2_0_0 + u_0_2_0 + x_0_2_0_0_AMD + x_0_2_0_0_AMGN
 + x_0_2_0_0_ASML + x_0_2_0_0_DLTR + x_0_2_0_0_MTCH + x_0_2_0_0_NFLX
 + x_0_2_0_0_QCOM + x_0_2_0_0_SBUX + x_0_2_0_0_TSLA + x_0_2_0_0_VRTX >= 0
nnp_constr._in_0_2_0_1: nnp_0_2_0_1 + u_0_2_0 + x_0_2_0_1_AMD + x_0_2_0_1_AMGN
 + x_0_2_0_1_ASML + x_0_2_0_1_DLTR + x_0_2_0_1_MTCH + x_0_2_0_1_NFLX
 + x_0_2_0_1_QCOM + x_0_2_0_1_SBUX + x_0_2_0_1_TSLA + x_0_2_0_1_VRTX >= 0
nnp_constr._in_0_2_0_2: nnp_0_2_0_2 + u_0_2_0 + x_0_2_0_2_AMD + x_0_2_0_2_AMGN
 + x_0_2_0_2_ASML + x_0_2_0_2_DLTR + x_0_2_0_2_MTCH + x_0_2_0_2_NFLX
 + x_0_2_0_2_QCOM + x_0_2_0_2_SBUX + x_0_2_0_2_TSLA + x_0_2_0_2_VRTX >= 0
nnp_constr._in_0_2_0_3: nnp_0_2_0_3 + u_0_2_0 + x_0_2_0_3_AMD + x_0_2_0_3_AMGN
 + x_0_2_0_3_ASML + x_0_2_0_3_DLTR + x_0_2_0_3_MTCH + x_0_2_0_3_NFLX
 + x_0_2_0_3_QCOM + x_0_2_0_3_SBUX + x_0_2_0_3_TSLA + x_0_2_0_3_VRTX >= 0
nnp_constr._in_0_2_0_4: nnp_0_2_0_4 + u_0_2_0 + x_0_2_0_4_AMD + x_0_2_0_4_AMGN
 + x_0_2_0_4_ASML + x_0_2_0_4_DLTR + x_0_2_0_4_MTCH + x_0_2_0_4_NFLX
 + x_0_2_0_4_QCOM + x_0_2_0_4_SBUX + x_0_2_0_4_TSLA + x_0_2_0_4_VRTX >= 0
nnp_constr._in_0_2_0_5: nnp_0_2_0_5 + u_0_2_0 + x_0_2_0_5_AMD + x_0_2_0_5_AMGN
 + x_0_2_0_5_ASML + x_0_2_0_5_DLTR + x_0_2_0_5_MTCH + x_0_2_0_5_NFLX
 + x_0_2_0_5_QCOM + x_0_2_0_5_SBUX + x_0_2_0_5_TSLA + x_0_2_0_5_VRTX >= 0
nnp_constr._in_0_2_1: nnp_0_2_1 - 0.5 nnp_0_2_1_0 - 0.5 nnp_0_2_1_1
 - 0.5 nnp_0_2_1_2 - 0.5 nnp_0_2_1_3 - 0.5 nnp_0_2_1_4 - 0.5 nnp_0_2_1_5
 + u_0_2 - 0.3 u_0_2_1 + 0.116666666667 x_0_2_1_0_AMD
 + 0.116666666667 x_0_2_1_0_AMGN + 0.116666666667 x_0_2_1_0_ASML
 + 0.116666666667 x_0_2_1_0_DLTR + 0.116666666667 x_0_2_1_0_MTCH
 + 0.116666666667 x_0_2_1_0_NFLX + 0.116666666667 x_0_2_1_0_QCOM
 + 0.116666666667 x_0_2_1_0_SBUX + 0.116666666667 x_0_2_1_0_TSLA
 + 0.116666666667 x_0_2_1_0_VRTX + 0.116666666667 x_0_2_1_1_AMD
 + 0.116666666667 x_0_2_1_1_AMGN + 0.116666666667 x_0_2_1_1_ASML
 + 0.116666666667 x_0_2_1_1_DLTR + 0.116666666667 x_0_2_1_1_MTCH
 + 0.116666666667 x_0_2_1_1_NFLX + 0.116666666667 x_0_2_1_1_QCOM
 + 0.116666666667 x_0_2_1_1_SBUX + 0.116666666667 x_0_2_1_1_TSLA
 + 0.116666666667 x_0_2_1_1_VRTX + 0.116666666667 x_0_2_1_2_AMD
 + 0.116666666667 x_0_2_1_2_AMGN + 0.116666666667 x_0_2_1_2_ASML
 + 0.116666666667 x_0_2_1_2_DLTR + 0.116666666667 x_0_2_1_2_MTCH
 + 0.116666666667 x_0_2_1_2_NFLX + 0.116666666667 x_0_2_1_2_QCOM
 + 0.116666666667 x_0_2_1_2_SBUX + 0.116666666667 x_0_2_1_2_TSLA
 + 0.116666666667 x_0_2_1_2_VRTX + 0.116666666667 x_0_2_1_3_AMD
 + 0.116666666667 x_0_2_1_3_AMGN + 0.116666666667 x_0_2_1_3_ASML
 + 0.116666666667 x_0_2_1_3_DLTR + 0.116666666667 x_0_2_1_3_MTCH
 + 0.116666666667 x_0_2_1_3_NFLX + 0.116666666667 x_0_2_1_3_QCOM
 + 0.116666666667 x_0_2_1_3_SBUX + 0.116666666667 x_0_2_1_3_TSLA
 + 0.116666666667 x_0_2_1_3_VRTX + 0.116666666667 x_0_2_1_4_AMD
 + 0.116666666667 x_0_2_1_4_AMGN + 0.116666666667 x_0_2_1_4_ASML
 + 0.116666666667 x_0_2_1_4_DLTR + 0.116666666667 x_0_2_1_4_MTCH
 + 0.116666666667 x_0_2_1_4_NFLX + 0.116666666667 x_0_2_1_4_QCOM
 + 0.116666666667 x_0_2_1_4_SBUX + 0.116666666667 x_0_2_1_4_TSLA
 + 0.116666666667 x_0_2_1_4_VRTX + 0.116666666667 x_0_2_1_5_AMD
 + 0.116666666667 x_0_2_1_5_AMGN + 0.116666666667 x_0_2_1_5_ASML
 + 0.116666666667 x_0_2_1_5_DLTR + 0.116666666667 x_0_2_1_5_MTCH
 + 0.116666666667 x_0_2_1_5_NFLX + 0.116666666667 x_0_2_1_5_QCOM
 + 0.116666666667 x_0_2_1_5_SBUX + 0.116666666667 x_0_2_1_5_TSLA
 + 0.116666666667 x_0_2_1_5_VRTX + x_0_2_1_AMD + x_0_2_1_AMGN + x_0_2_1_ASML
 + x_0_2_1_DLTR + x_0_2_1_MTCH + x_0_2_1_NFLX + x_0_2_1_QCOM + x_0_2_1_SBUX
 + x_0_2_1_TSLA + x_0_2_1_VRTX >= 0
nnp_constr._in_0_2_1_0: nnp_0_2_1_0 + u_0_2_1 + x_0_2_1_0_AMD + x_0_2_1_0_AMGN
 + x_0_2_1_0_ASML + x_0_2_1_0_DLTR + x_0_2_1_0_MTCH + x_0_2_1_0_NFLX
 + x_0_2_1_0_QCOM + x_0_2_1_0_SBUX + x_0_2_1_0_TSLA + x_0_2_1_0_VRTX >= 0
nnp_constr._in_0_2_1_1: nnp_0_2_1_1 + u_0_2_1 + x_0_2_1_1_AMD + x_0_2_1_1_AMGN
 + x_0_2_1_1_ASML + x_0_2_1_1_DLTR + x_0_2_1_1_MTCH + x_0_2_1_1_NFLX
 + x_0_2_1_1_QCOM + x_0_2_1_1_SBUX + x_0_2_1_1_TSLA + x_0_2_1_1_VRTX >= 0
nnp_constr._in_0_2_1_2: nnp_0_2_1_2 + u_0_2_1 + x_0_2_1_2_AMD + x_0_2_1_2_AMGN
 + x_0_2_1_2_ASML + x_0_2_1_2_DLTR + x_0_2_1_2_MTCH + x_0_2_1_2_NFLX
 + x_0_2_1_2_QCOM + x_0_2_1_2_SBUX + x_0_2_1_2_TSLA + x_0_2_1_2_VRTX >= 0
nnp_constr._in_0_2_1_3: nnp_0_2_1_3 + u_0_2_1 + x_0_2_1_3_AMD + x_0_2_1_3_AMGN
 + x_0_2_1_3_ASML + x_0_2_1_3_DLTR + x_0_2_1_3_MTCH + x_0_2_1_3_NFLX
 + x_0_2_1_3_QCOM + x_0_2_1_3_SBUX + x_0_2_1_3_TSLA + x_0_2_1_3_VRTX >= 0
nnp_constr._in_0_2_1_4: nnp_0_2_1_4 + u_0_2_1 + x_0_2_1_4_AMD + x_0_2_1_4_AMGN
 + x_0_2_1_4_ASML + x_0_2_1_4_DLTR + x_0_2_1_4_MTCH + x_0_2_1_4_NFLX
 + x_0_2_1_4_QCOM + x_0_2_1_4_SBUX + x_0_2_1_4_TSLA + x_0_2_1_4_VRTX >= 0
nnp_constr._in_0_2_1_5: nnp_0_2_1_5 + u_0_2_1 + x_0_2_1_5_AMD + x_0_2_1_5_AMGN
 + x_0_2_1_5_ASML + x_0_2_1_5_DLTR + x_0_2_1_5_MTCH + x_0_2_1_5_NFLX
 + x_0_2_1_5_QCOM + x_0_2_1_5_SBUX + x_0_2_1_5_TSLA + x_0_2_1_5_VRTX >= 0
nnp_constr._in_0_2_2: nnp_0_2_2 - 0.5 nnp_0_2_2_0 - 0.5 nnp_0_2_2_1
 - 0.5 nnp_0_2_2_2 - 0.5 nnp_0_2_2_3 - 0.5 nnp_0_2_2_4 - 0.5 nnp_0_2_2_5
 + u_0_2 - 0.3 u_0_2_2 + 0.116666666667 x_0_2_2_0_AMD
 + 0.116666666667 x_0_2_2_0_AMGN + 0.116666666667 x_0_2_2_0_ASML
 + 0.116666666667 x_0_2_2_0_DLTR + 0.116666666667 x_0_2_2_0_MTCH
 + 0.116666666667 x_0_2_2_0_NFLX + 0.116666666667 x_0_2_2_0_QCOM
 + 0.116666666667 x_0_2_2_0_SBUX + 0.116666666667 x_0_2_2_0_TSLA
 + 0.116666666667 x_0_2_2_0_VRTX + 0.116666666667 x_0_2_2_1_AMD
 + 0.116666666667 x_0_2_2_1_AMGN + 0.116666666667 x_0_2_2_1_ASML
 + 0.116666666667 x_0_2_2_1_DLTR + 0.116666666667 x_0_2_2_1_MTCH
 + 0.116666666667 x_0_2_2_1_NFLX + 0.116666666667 x_0_2_2_1_QCOM
 + 0.116666666667 x_0_2_2_1_SBUX + 0.116666666667 x_0_2_2_1_TSLA
 + 0.116666666667 x_0_2_2_1_VRTX + 0.116666666667 x_0_2_2_2_AMD
 + 0.116666666667 x_0_2_2_2_AMGN + 0.116666666667 x_0_2_2_2_ASML
 + 0.116666666667 x_0_2_2_2_DLTR + 0.116666666667 x_0_2_2_2_MTCH
 + 0.116666666667 x_0_2_2_2_NFLX + 0.116666666667 x_0_2_2_2_QCOM
 + 0.116666666667 x_0_2_2_2_SBUX + 0.116666666667 x_0_2_2_2_TSLA
 + 0.116666666667 x_0_2_2_2_VRTX + 0.116666666667 x_0_2_2_3_AMD
 + 0.116666666667 x_0_2_2_3_AMGN + 0.116666666667 x_0_2_2_3_ASML
 + 0.116666666667 x_0_2_2_3_DLTR + 0.116666666667 x_0_2_2_3_MTCH
 + 0.116666666667 x_0_2_2_3_NFLX + 0.116666666667 x_0_2_2_3_QCOM
 + 0.116666666667 x_0_2_2_3_SBUX + 0.116666666667 x_0_2_2_3_TSLA
 + 0.116666666667 x_0_2_2_3_VRTX + 0.116666666667 x_0_2_2_4_AMD
 + 0.116666666667 x_0_2_2_4_AMGN + 0.116666666667 x_0_2_2_4_ASML
 + 0.116666666667 x_0_2_2_4_DLTR + 0.116666666667 x_0_2_2_4_MTCH
 + 0.116666666667 x_0_2_2_4_NFLX + 0.116666666667 x_0_2_2_4_QCOM
 + 0.116666666667 x_0_2_2_4_SBUX + 0.116666666667 x_0_2_2_4_TSLA
 + 0.116666666667 x_0_2_2_4_VRTX + 0.116666666667 x_0_2_2_5_AMD
 + 0.116666666667 x_0_2_2_5_AMGN + 0.116666666667 x_0_2_2_5_ASML
 + 0.116666666667 x_0_2_2_5_DLTR + 0.116666666667 x_0_2_2_5_MTCH
 + 0.116666666667 x_0_2_2_5_NFLX + 0.116666666667 x_0_2_2_5_QCOM
 + 0.116666666667 x_0_2_2_5_SBUX + 0.116666666667 x_0_2_2_5_TSLA
 + 0.116666666667 x_0_2_2_5_VRTX + x_0_2_2_AMD + x_0_2_2_AMGN + x_0_2_2_ASML
 + x_0_2_2_DLTR + x_0_2_2_MTCH + x_0_2_2_NFLX + x_0_2_2_QCOM + x_0_2_2_SBUX
 + x_0_2_2_TSLA + x_0_2_2_VRTX >= 0
nnp_constr._in_0_2_2_0: nnp_0_2_2_0 + u_0_2_2 + x_0_2_2_0_AMD + x_0_2_2_0_AMGN
 + x_0_2_2_0_ASML + x_0_2_2_0_DLTR + x_0_2_2_0_MTCH + x_0_2_2_0_NFLX
 + x_0_2_2_0_QCOM + x_0_2_2_0_SBUX + x_0_2_2_0_TSLA + x_0_2_2_0_VRTX >= 0
nnp_constr._in_0_2_2_1: nnp_0_2_2_1 + u_0_2_2 + x_0_2_2_1_AMD + x_0_2_2_1_AMGN
 + x_0_2_2_1_ASML + x_0_2_2_1_DLTR + x_0_2_2_1_MTCH + x_0_2_2_1_NFLX
 + x_0_2_2_1_QCOM + x_0_2_2_1_SBUX + x_0_2_2_1_TSLA + x_0_2_2_1_VRTX >= 0
nnp_constr._in_0_2_2_2: nnp_0_2_2_2 + u_0_2_2 + x_0_2_2_2_AMD + x_0_2_2_2_AMGN
 + x_0_2_2_2_ASML + x_0_2_2_2_DLTR + x_0_2_2_2_MTCH + x_0_2_2_2_NFLX
 + x_0_2_2_2_QCOM + x_0_2_2_2_SBUX + x_0_2_2_2_TSLA + x_0_2_2_2_VRTX >= 0
nnp_constr._in_0_2_2_3: nnp_0_2_2_3 + u_0_2_2 + x_0_2_2_3_AMD + x_0_2_2_3_AMGN
 + x_0_2_2_3_ASML + x_0_2_2_3_DLTR + x_0_2_2_3_MTCH + x_0_2_2_3_NFLX
 + x_0_2_2_3_QCOM + x_0_2_2_3_SBUX + x_0_2_2_3_TSLA + x_0_2_2_3_VRTX >= 0
nnp_constr._in_0_2_2_4: nnp_0_2_2_4 + u_0_2_2 + x_0_2_2_4_AMD + x_0_2_2_4_AMGN
 + x_0_2_2_4_ASML + x_0_2_2_4_DLTR + x_0_2_2_4_MTCH + x_0_2_2_4_NFLX
 + x_0_2_2_4_QCOM + x_0_2_2_4_SBUX + x_0_2_2_4_TSLA + x_0_2_2_4_VRTX >= 0
nnp_constr._in_0_2_2_5: nnp_0_2_2_5 + u_0_2_2 + x_0_2_2_5_AMD + x_0_2_2_5_AMGN
 + x_0_2_2_5_ASML + x_0_2_2_5_DLTR + x_0_2_2_5_MTCH + x_0_2_2_5_NFLX
 + x_0_2_2_5_QCOM + x_0_2_2_5_SBUX + x_0_2_2_5_TSLA + x_0_2_2_5_VRTX >= 0
nnp_constr._in_0_2_3: nnp_0_2_3 - 0.5 nnp_0_2_3_0 - 0.5 nnp_0_2_3_1
 - 0.5 nnp_0_2_3_2 - 0.5 nnp_0_2_3_3 - 0.5 nnp_0_2_3_4 - 0.5 nnp_0_2_3_5
 + u_0_2 - 0.3 u_0_2_3 + 0.116666666667 x_0_2_3_0_AMD
 + 0.116666666667 x_0_2_3_0_AMGN + 0.116666666667 x_0_2_3_0_ASML
 + 0.116666666667 x_0_2_3_0_DLTR + 0.116666666667 x_0_2_3_0_MTCH
 + 0.116666666667 x_0_2_3_0_NFLX + 0.116666666667 x_0_2_3_0_QCOM
 + 0.116666666667 x_0_2_3_0_SBUX + 0.116666666667 x_0_2_3_0_TSLA
 + 0.116666666667 x_0_2_3_0_VRTX + 0.116666666667 x_0_2_3_1_AMD
 + 0.116666666667 x_0_2_3_1_AMGN + 0.116666666667 x_0_2_3_1_ASML
 + 0.116666666667 x_0_2_3_1_DLTR + 0.116666666667 x_0_2_3_1_MTCH
 + 0.116666666667 x_0_2_3_1_NFLX + 0.116666666667 x_0_2_3_1_QCOM
 + 0.116666666667 x_0_2_3_1_SBUX + 0.116666666667 x_0_2_3_1_TSLA
 + 0.116666666667 x_0_2_3_1_VRTX + 0.116666666667 x_0_2_3_2_AMD
 + 0.116666666667 x_0_2_3_2_AMGN + 0.116666666667 x_0_2_3_2_ASML
 + 0.116666666667 x_0_2_3_2_DLTR + 0.116666666667 x_0_2_3_2_MTCH
 + 0.116666666667 x_0_2_3_2_NFLX + 0.116666666667 x_0_2_3_2_QCOM
 + 0.116666666667 x_0_2_3_2_SBUX + 0.116666666667 x_0_2_3_2_TSLA
 + 0.116666666667 x_0_2_3_2_VRTX + 0.116666666667 x_0_2_3_3_AMD
 + 0.116666666667 x_0_2_3_3_AMGN + 0.116666666667 x_0_2_3_3_ASML
 + 0.116666666667 x_0_2_3_3_DLTR + 0.116666666667 x_0_2_3_3_MTCH
 + 0.116666666667 x_0_2_3_3_NFLX + 0.116666666667 x_0_2_3_3_QCOM
 + 0.116666666667 x_0_2_3_3_SBUX + 0.116666666667 x_0_2_3_3_TSLA
 + 0.116666666667 x_0_2_3_3_VRTX + 0.116666666667 x_0_2_3_4_AMD
 + 0.116666666667 x_0_2_3_4_AMGN + 0.116666666667 x_0_2_3_4_ASML
 + 0.116666666667 x_0_2_3_4_DLTR + 0.116666666667 x_0_2_3_4_MTCH
 + 0.116666666667 x_0_2_3_4_NFLX + 0.116666666667 x_0_2_3_4_QCOM
 + 0.116666666667 x_0_2_3_4_SBUX + 0.116666666667 x_0_2_3_4_TSLA
 + 0.116666666667 x_0_2_3_4_VRTX + 0.116666666667 x_0_2_3_5_AMD
 + 0.116666666667 x_0_2_3_5_AMGN + 0.116666666667 x_0_2_3_5_ASML
 + 0.116666666667 x_0_2_3_5_DLTR + 0.116666666667 x_0_2_3_5_MTCH
 + 0.116666666667 x_0_2_3_5_NFLX + 0.116666666667 x_0_2_3_5_QCOM
 + 0.116666666667 x_0_2_3_5_SBUX + 0.116666666667 x_0_2_3_5_TSLA
 + 0.116666666667 x_0_2_3_5_VRTX + x_0_2_3_AMD + x_0_2_3_AMGN + x_0_2_3_ASML
 + x_0_2_3_DLTR + x_0_2_3_MTCH + x_0_2_3_NFLX + x_0_2_3_QCOM + x_0_2_3_SBUX
 + x_0_2_3_TSLA + x_0_2_3_VRTX >= 0
nnp_constr._in_0_2_3_0: nnp_0_2_3_0 + u_0_2_3 + x_0_2_3_0_AMD + x_0_2_3_0_AMGN
 + x_0_2_3_0_ASML + x_0_2_3_0_DLTR + x_0_2_3_0_MTCH + x_0_2_3_0_NFLX
 + x_0_2_3_0_QCOM + x_0_2_3_0_SBUX + x_0_2_3_0_TSLA + x_0_2_3_0_VRTX >= 0
nnp_constr._in_0_2_3_1: nnp_0_2_3_1 + u_0_2_3 + x_0_2_3_1_AMD + x_0_2_3_1_AMGN
 + x_0_2_3_1_ASML + x_0_2_3_1_DLTR + x_0_2_3_1_MTCH + x_0_2_3_1_NFLX
 + x_0_2_3_1_QCOM + x_0_2_3_1_SBUX + x_0_2_3_1_TSLA + x_0_2_3_1_VRTX >= 0
nnp_constr._in_0_2_3_2: nnp_0_2_3_2 + u_0_2_3 + x_0_2_3_2_AMD + x_0_2_3_2_AMGN
 + x_0_2_3_2_ASML + x_0_2_3_2_DLTR + x_0_2_3_2_MTCH + x_0_2_3_2_NFLX
 + x_0_2_3_2_QCOM + x_0_2_3_2_SBUX + x_0_2_3_2_TSLA + x_0_2_3_2_VRTX >= 0
nnp_constr._in_0_2_3_3: nnp_0_2_3_3 + u_0_2_3 + x_0_2_3_3_AMD + x_0_2_3_3_AMGN
 + x_0_2_3_3_ASML + x_0_2_3_3_DLTR + x_0_2_3_3_MTCH + x_0_2_3_3_NFLX
 + x_0_2_3_3_QCOM + x_0_2_3_3_SBUX + x_0_2_3_3_TSLA + x_0_2_3_3_VRTX >= 0
nnp_constr._in_0_2_3_4: nnp_0_2_3_4 + u_0_2_3 + x_0_2_3_4_AMD + x_0_2_3_4_AMGN
 + x_0_2_3_4_ASML + x_0_2_3_4_DLTR + x_0_2_3_4_MTCH + x_0_2_3_4_NFLX
 + x_0_2_3_4_QCOM + x_0_2_3_4_SBUX + x_0_2_3_4_TSLA + x_0_2_3_4_VRTX >= 0
nnp_constr._in_0_2_3_5: nnp_0_2_3_5 + u_0_2_3 + x_0_2_3_5_AMD + x_0_2_3_5_AMGN
 + x_0_2_3_5_ASML + x_0_2_3_5_DLTR + x_0_2_3_5_MTCH + x_0_2_3_5_NFLX
 + x_0_2_3_5_QCOM + x_0_2_3_5_SBUX + x_0_2_3_5_TSLA + x_0_2_3_5_VRTX >= 0
nnp_constr._in_0_2_4: nnp_0_2_4 - 0.5 nnp_0_2_4_0 - 0.5 nnp_0_2_4_1
 - 0.5 nnp_0_2_4_2 - 0.5 nnp_0_2_4_3 - 0.5 nnp_0_2_4_4 - 0.5 nnp_0_2_4_5
 + u_0_2 - 0.3 u_0_2_4 + 0.116666666667 x_0_2_4_0_AMD
 + 0.116666666667 x_0_2_4_0_AMGN + 0.116666666667 x_0_2_4_0_ASML
 + 0.116666666667 x_0_2_4_0_DLTR + 0.116666666667 x_0_2_4_0_MTCH
 + 0.116666666667 x_0_2_4_0_NFLX + 0.116666666667 x_0_2_4_0_QCOM
 + 0.116666666667 x_0_2_4_0_SBUX + 0.116666666667 x_0_2_4_0_TSLA
 + 0.116666666667 x_0_2_4_0_VRTX + 0.116666666667 x_0_2_4_1_AMD
 + 0.116666666667 x_0_2_4_1_AMGN + 0.116666666667 x_0_2_4_1_ASML
 + 0.116666666667 x_0_2_4_1_DLTR + 0.116666666667 x_0_2_4_1_MTCH
 + 0.116666666667 x_0_2_4_1_NFLX + 0.116666666667 x_0_2_4_1_QCOM
 + 0.116666666667 x_0_2_4_1_SBUX + 0.116666666667 x_0_2_4_1_TSLA
 + 0.116666666667 x_0_2_4_1_VRTX + 0.116666666667 x_0_2_4_2_AMD
 + 0.116666666667 x_0_2_4_2_AMGN + 0.116666666667 x_0_2_4_2_ASML
 + 0.116666666667 x_0_2_4_2_DLTR + 0.116666666667 x_0_2_4_2_MTCH
 + 0.116666666667 x_0_2_4_2_NFLX + 0.116666666667 x_0_2_4_2_QCOM
 + 0.116666666667 x_0_2_4_2_SBUX + 0.116666666667 x_0_2_4_2_TSLA
 + 0.116666666667 x_0_2_4_2_VRTX + 0.116666666667 x_0_2_4_3_AMD
 + 0.116666666667 x_0_2_4_3_AMGN + 0.116666666667 x_0_2_4_3_ASML
 + 0.116666666667 x_0_2_4_3_DLTR + 0.116666666667 x_0_2_4_3_MTCH
 + 0.116666666667 x_0_2_4_3_NFLX + 0.116666666667 x_0_2_4_3_QCOM
 + 0.116666666667 x_0_2_4_3_SBUX + 0.116666666667 x_0_2_4_3_TSLA
 + 0.116666666667 x_0_2_4_3_VRTX + 0.116666666667 x_0_2_4_4_AMD
 + 0.116666666667 x_0_2_4_4_AMGN + 0.116666666667 x_0_2_4_4_ASML
 + 0.116666666667 x_0_2_4_4_DLTR + 0.116666666667 x_0_2_4_4_MTCH
 + 0.116666666667 x_0_2_4_4_NFLX + 0.116666666667 x_0_2_4_4_QCOM
 + 0.116666666667 x_0_2_4_4_SBUX + 0.116666666667 x_0_2_4_4_TSLA
 + 0.116666666667 x_0_2_4_4_VRTX + 0.116666666667 x_0_2_4_5_AMD
 + 0.116666666667 x_0_2_4_5_AMGN + 0.116666666667 x_0_2_4_5_ASML
 + 0.116666666667 x_0_2_4_5_DLTR + 0.116666666667 x_0_2_4_5_MTCH
 + 0.116666666667 x_0_2_4_5_NFLX + 0.116666666667 x_0_2_4_5_QCOM
 + 0.116666666667 x_0_2_4_5_SBUX + 0.116666666667 x_0_2_4_5_TSLA
 + 0.116666666667 x_0_2_4_5_VRTX + x_0_2_4_AMD + x_0_2_4_AMGN + x_0_2_4_ASML
 + x_0_2_4_DLTR + x_0_2_4_MTCH + x_0_2_4_NFLX + x_0_2_4_QCOM + x_0_2_4_SBUX
 + x_0_2_4_TSLA + x_0_2_4_VRTX >= 0
nnp_constr._in_0_2_4_0: nnp_0_2_4_0 + u_0_2_4 + x_0_2_4_0_AMD + x_0_2_4_0_AMGN
 + x_0_2_4_0_ASML + x_0_2_4_0_DLTR + x_0_2_4_0_MTCH + x_0_2_4_0_NFLX
 + x_0_2_4_0_QCOM + x_0_2_4_0_SBUX + x_0_2_4_0_TSLA + x_0_2_4_0_VRTX >= 0
nnp_constr._in_0_2_4_1: nnp_0_2_4_1 + u_0_2_4 + x_0_2_4_1_AMD + x_0_2_4_1_AMGN
 + x_0_2_4_1_ASML + x_0_2_4_1_DLTR + x_0_2_4_1_MTCH + x_0_2_4_1_NFLX
 + x_0_2_4_1_QCOM + x_0_2_4_1_SBUX + x_0_2_4_1_TSLA + x_0_2_4_1_VRTX >= 0
nnp_constr._in_0_2_4_2: nnp_0_2_4_2 + u_0_2_4 + x_0_2_4_2_AMD + x_0_2_4_2_AMGN
 + x_0_2_4_2_ASML + x_0_2_4_2_DLTR + x_0_2_4_2_MTCH + x_0_2_4_2_NFLX
 + x_0_2_4_2_QCOM + x_0_2_4_2_SBUX + x_0_2_4_2_TSLA + x_0_2_4_2_VRTX >= 0
nnp_constr._in_0_2_4_3: nnp_0_2_4_3 + u_0_2_4 + x_0_2_4_3_AMD + x_0_2_4_3_AMGN
 + x_0_2_4_3_ASML + x_0_2_4_3_DLTR + x_0_2_4_3_MTCH + x_0_2_4_3_NFLX
 + x_0_2_4_3_QCOM + x_0_2_4_3_SBUX + x_0_2_4_3_TSLA + x_0_2_4_3_VRTX >= 0
nnp_constr._in_0_2_4_4: nnp_0_2_4_4 + u_0_2_4 + x_0_2_4_4_AMD + x_0_2_4_4_AMGN
 + x_0_2_4_4_ASML + x_0_2_4_4_DLTR + x_0_2_4_4_MTCH + x_0_2_4_4_NFLX
 + x_0_2_4_4_QCOM + x_0_2_4_4_SBUX + x_0_2_4_4_TSLA + x_0_2_4_4_VRTX >= 0
nnp_constr._in_0_2_4_5: nnp_0_2_4_5 + u_0_2_4 + x_0_2_4_5_AMD + x_0_2_4_5_AMGN
 + x_0_2_4_5_ASML + x_0_2_4_5_DLTR + x_0_2_4_5_MTCH + x_0_2_4_5_NFLX
 + x_0_2_4_5_QCOM + x_0_2_4_5_SBUX + x_0_2_4_5_TSLA + x_0_2_4_5_VRTX >= 0
nnp_constr._in_0_2_5: nnp_0_2_5 - 0.5 nnp_0_2_5_0 - 0.5 nnp_0_2_5_1
 - 0.5 nnp_0_2_5_2 - 0.5 nnp_0_2_5_3 - 0.5 nnp_0_2_5_4 - 0.5 nnp_0_2_5_5
 + u_0_2 - 0.3 u_0_2_5 + 0.116666666667 x_0_2_5_0_AMD
 + 0.116666666667 x_0_2_5_0_AMGN + 0.116666666667 x_0_2_5_0_ASML
 + 0.116666666667 x_0_2_5_0_DLTR + 0.116666666667 x_0_2_5_0_MTCH
 + 0.116666666667 x_0_2_5_0_NFLX + 0.116666666667 x_0_2_5_0_QCOM
 + 0.116666666667 x_0_2_5_0_SBUX + 0.116666666667 x_0_2_5_0_TSLA
 + 0.116666666667 x_0_2_5_0_VRTX + 0.116666666667 x_0_2_5_1_AMD
 + 0.116666666667 x_0_2_5_1_AMGN + 0.116666666667 x_0_2_5_1_ASML
 + 0.116666666667 x_0_2_5_1_DLTR + 0.116666666667 x_0_2_5_1_MTCH
 + 0.116666666667 x_0_2_5_1_NFLX + 0.116666666667 x_0_2_5_1_QCOM
 + 0.116666666667 x_0_2_5_1_SBUX + 0.116666666667 x_0_2_5_1_TSLA
 + 0.116666666667 x_0_2_5_1_VRTX + 0.116666666667 x_0_2_5_2_AMD
 + 0.116666666667 x_0_2_5_2_AMGN + 0.116666666667 x_0_2_5_2_ASML
 + 0.116666666667 x_0_2_5_2_DLTR + 0.116666666667 x_0_2_5_2_MTCH
 + 0.116666666667 x_0_2_5_2_NFLX + 0.116666666667 x_0_2_5_2_QCOM
 + 0.116666666667 x_0_2_5_2_SBUX + 0.116666666667 x_0_2_5_2_TSLA
 + 0.116666666667 x_0_2_5_2_VRTX + 0.116666666667 x_0_2_5_3_AMD
 + 0.116666666667 x_0_2_5_3_AMGN + 0.116666666667 x_0_2_5_3_ASML
 + 0.116666666667 x_0_2_5_3_DLTR + 0.116666666667 x_0_2_5_3_MTCH
 + 0.116666666667 x_0_2_5_3_NFLX + 0.116666666667 x_0_2_5_3_QCOM
 + 0.116666666667 x_0_2_5_3_SBUX + 0.116666666667 x_0_2_5_3_TSLA
 + 0.116666666667 x_0_2_5_3_VRTX + 0.116666666667 x_0_2_5_4_AMD
 + 0.116666666667 x_0_2_5_4_AMGN + 0.116666666667 x_0_2_5_4_ASML
 + 0.116666666667 x_0_2_5_4_DLTR + 0.116666666667 x_0_2_5_4_MTCH
 + 0.116666666667 x_0_2_5_4_NFLX + 0.116666666667 x_0_2_5_4_QCOM
 + 0.116666666667 x_0_2_5_4_SBUX + 0.116666666667 x_0_2_5_4_TSLA
 + 0.116666666667 x_0_2_5_4_VRTX + 0.116666666667 x_0_2_5_5_AMD
 + 0.116666666667 x_0_2_5_5_AMGN + 0.116666666667 x_0_2_5_5_ASML
 + 0.116666666667 x_0_2_5_5_DLTR + 0.116666666667 x_0_2_5_5_MTCH
 + 0.116666666667 x_0_2_5_5_NFLX + 0.116666666667 x_0_2_5_5_QCOM
 + 0.116666666667 x_0_2_5_5_SBUX + 0.116666666667 x_0_2_5_5_TSLA
 + 0.116666666667 x_0_2_5_5_VRTX + x_0_2_5_AMD + x_0_2_5_AMGN + x_0_2_5_ASML
 + x_0_2_5_DLTR + x_0_2_5_MTCH + x_0_2_5_NFLX + x_0_2_5_QCOM + x_0_2_5_SBUX
 + x_0_2_5_TSLA + x_0_2_5_VRTX >= 0
nnp_constr._in_0_2_5_0: nnp_0_2_5_0 + u_0_2_5 + x_0_2_5_0_AMD + x_0_2_5_0_AMGN
 + x_0_2_5_0_ASML + x_0_2_5_0_DLTR + x_0_2_5_0_MTCH + x_0_2_5_0_NFLX
 + x_0_2_5_0_QCOM + x_0_2_5_0_SBUX + x_0_2_5_0_TSLA + x_0_2_5_0_VRTX >= 0
nnp_constr._in_0_2_5_1: nnp_0_2_5_1 + u_0_2_5 + x_0_2_5_1_AMD + x_0_2_5_1_AMGN
 + x_0_2_5_1_ASML + x_0_2_5_1_DLTR + x_0_2_5_1_MTCH + x_0_2_5_1_NFLX
 + x_0_2_5_1_QCOM + x_0_2_5_1_SBUX + x_0_2_5_1_TSLA + x_0_2_5_1_VRTX >= 0
nnp_constr._in_0_2_5_2: nnp_0_2_5_2 + u_0_2_5 + x_0_2_5_2_AMD + x_0_2_5_2_AMGN
 + x_0_2_5_2_ASML + x_0_2_5_2_DLTR + x_0_2_5_2_MTCH + x_0_2_5_2_NFLX
 + x_0_2_5_2_QCOM + x_0_2_5_2_SBUX + x_0_2_5_2_TSLA + x_0_2_5_2_VRTX >= 0
nnp_constr._in_0_2_5_3: nnp_0_2_5_3 + u_0_2_5 + x_0_2_5_3_AMD + x_0_2_5_3_AMGN
 + x_0_2_5_3_ASML + x_0_2_5_3_DLTR + x_0_2_5_3_MTCH + x_0_2_5_3_NFLX
 + x_0_2_5_3_QCOM + x_0_2_5_3_SBUX + x_0_2_5_3_TSLA + x_0_2_5_3_VRTX >= 0
nnp_constr._in_0_2_5_4: nnp_0_2_5_4 + u_0_2_5 + x_0_2_5_4_AMD + x_0_2_5_4_AMGN
 + x_0_2_5_4_ASML + x_0_2_5_4_DLTR + x_0_2_5_4_MTCH + x_0_2_5_4_NFLX
 + x_0_2_5_4_QCOM + x_0_2_5_4_SBUX + x_0_2_5_4_TSLA + x_0_2_5_4_VRTX >= 0
nnp_constr._in_0_2_5_5: nnp_0_2_5_5 + u_0_2_5 + x_0_2_5_5_AMD + x_0_2_5_5_AMGN
 + x_0_2_5_5_ASML + x_0_2_5_5_DLTR + x_0_2_5_5_MTCH + x_0_2_5_5_NFLX
 + x_0_2_5_5_QCOM + x_0_2_5_5_SBUX + x_0_2_5_5_TSLA + x_0_2_5_5_VRTX >= 0
nnp_constr._in_0_2_6: nnp_0_2_6 - 0.5 nnp_0_2_6_0 - 0.5 nnp_0_2_6_1
 - 0.5 nnp_0_2_6_2 - 0.5 nnp_0_2_6_3 - 0.5 nnp_0_2_6_4 - 0.5 nnp_0_2_6_5
 + u_0_2 - 0.3 u_0_2_6 + 0.116666666667 x_0_2_6_0_AMD
 + 0.116666666667 x_0_2_6_0_AMGN + 0.116666666667 x_0_2_6_0_ASML
 + 0.116666666667 x_0_2_6_0_DLTR + 0.116666666667 x_0_2_6_0_MTCH
 + 0.116666666667 x_0_2_6_0_NFLX + 0.116666666667 x_0_2_6_0_QCOM
 + 0.116666666667 x_0_2_6_0_SBUX + 0.116666666667 x_0_2_6_0_TSLA
 + 0.116666666667 x_0_2_6_0_VRTX + 0.116666666667 x_0_2_6_1_AMD
 + 0.116666666667 x_0_2_6_1_AMGN + 0.116666666667 x_0_2_6_1_ASML
 + 0.116666666667 x_0_2_6_1_DLTR + 0.116666666667 x_0_2_6_1_MTCH
 + 0.116666666667 x_0_2_6_1_NFLX + 0.116666666667 x_0_2_6_1_QCOM
 + 0.116666666667 x_0_2_6_1_SBUX + 0.116666666667 x_0_2_6_1_TSLA
 + 0.116666666667 x_0_2_6_1_VRTX + 0.116666666667 x_0_2_6_2_AMD
 + 0.116666666667 x_0_2_6_2_AMGN + 0.116666666667 x_0_2_6_2_ASML
 + 0.116666666667 x_0_2_6_2_DLTR + 0.116666666667 x_0_2_6_2_MTCH
 + 0.116666666667 x_0_2_6_2_NFLX + 0.116666666667 x_0_2_6_2_QCOM
 + 0.116666666667 x_0_2_6_2_SBUX + 0.116666666667 x_0_2_6_2_TSLA
 + 0.116666666667 x_0_2_6_2_VRTX + 0.116666666667 x_0_2_6_3_AMD
 + 0.116666666667 x_0_2_6_3_AMGN + 0.116666666667 x_0_2_6_3_ASML
 + 0.116666666667 x_0_2_6_3_DLTR + 0.116666666667 x_0_2_6_3_MTCH
 + 0.116666666667 x_0_2_6_3_NFLX + 0.116666666667 x_0_2_6_3_QCOM
 + 0.116666666667 x_0_2_6_3_SBUX + 0.116666666667 x_0_2_6_3_TSLA
 + 0.116666666667 x_0_2_6_3_VRTX + 0.116666666667 x_0_2_6_4_AMD
 + 0.116666666667 x_0_2_6_4_AMGN + 0.116666666667 x_0_2_6_4_ASML
 + 0.116666666667 x_0_2_6_4_DLTR + 0.116666666667 x_0_2_6_4_MTCH
 + 0.116666666667 x_0_2_6_4_NFLX + 0.116666666667 x_0_2_6_4_QCOM
 + 0.116666666667 x_0_2_6_4_SBUX + 0.116666666667 x_0_2_6_4_TSLA
 + 0.116666666667 x_0_2_6_4_VRTX + 0.116666666667 x_0_2_6_5_AMD
 + 0.116666666667 x_0_2_6_5_AMGN + 0.116666666667 x_0_2_6_5_ASML
 + 0.116666666667 x_0_2_6_5_DLTR + 0.116666666667 x_0_2_6_5_MTCH
 + 0.116666666667 x_0_2_6_5_NFLX + 0.116666666667 x_0_2_6_5_QCOM
 + 0.116666666667 x_0_2_6_5_SBUX + 0.116666666667 x_0_2_6_5_TSLA
 + 0.116666666667 x_0_2_6_5_VRTX + x_0_2_6_AMD + x_0_2_6_AMGN + x_0_2_6_ASML
 + x_0_2_6_DLTR + x_0_2_6_MTCH + x_0_2_6_NFLX + x_0_2_6_QCOM + x_0_2_6_SBUX
 + x_0_2_6_TSLA + x_0_2_6_VRTX >= 0
nnp_constr._in_0_2_6_0: nnp_0_2_6_0 + u_0_2_6 + x_0_2_6_0_AMD + x_0_2_6_0_AMGN
 + x_0_2_6_0_ASML + x_0_2_6_0_DLTR + x_0_2_6_0_MTCH + x_0_2_6_0_NFLX
 + x_0_2_6_0_QCOM + x_0_2_6_0_SBUX + x_0_2_6_0_TSLA + x_0_2_6_0_VRTX >= 0
nnp_constr._in_0_2_6_1: nnp_0_2_6_1 + u_0_2_6 + x_0_2_6_1_AMD + x_0_2_6_1_AMGN
 + x_0_2_6_1_ASML + x_0_2_6_1_DLTR + x_0_2_6_1_MTCH + x_0_2_6_1_NFLX
 + x_0_2_6_1_QCOM + x_0_2_6_1_SBUX + x_0_2_6_1_TSLA + x_0_2_6_1_VRTX >= 0
nnp_constr._in_0_2_6_2: nnp_0_2_6_2 + u_0_2_6 + x_0_2_6_2_AMD + x_0_2_6_2_AMGN
 + x_0_2_6_2_ASML + x_0_2_6_2_DLTR + x_0_2_6_2_MTCH + x_0_2_6_2_NFLX
 + x_0_2_6_2_QCOM + x_0_2_6_2_SBUX + x_0_2_6_2_TSLA + x_0_2_6_2_VRTX >= 0
nnp_constr._in_0_2_6_3: nnp_0_2_6_3 + u_0_2_6 + x_0_2_6_3_AMD + x_0_2_6_3_AMGN
 + x_0_2_6_3_ASML + x_0_2_6_3_DLTR + x_0_2_6_3_MTCH + x_0_2_6_3_NFLX
 + x_0_2_6_3_QCOM + x_0_2_6_3_SBUX + x_0_2_6_3_TSLA + x_0_2_6_3_VRTX >= 0
nnp_constr._in_0_2_6_4: nnp_0_2_6_4 + u_0_2_6 + x_0_2_6_4_AMD + x_0_2_6_4_AMGN
 + x_0_2_6_4_ASML + x_0_2_6_4_DLTR + x_0_2_6_4_MTCH + x_0_2_6_4_NFLX
 + x_0_2_6_4_QCOM + x_0_2_6_4_SBUX + x_0_2_6_4_TSLA + x_0_2_6_4_VRTX >= 0
nnp_constr._in_0_2_6_5: nnp_0_2_6_5 + u_0_2_6 + x_0_2_6_5_AMD + x_0_2_6_5_AMGN
 + x_0_2_6_5_ASML + x_0_2_6_5_DLTR + x_0_2_6_5_MTCH + x_0_2_6_5_NFLX
 + x_0_2_6_5_QCOM + x_0_2_6_5_SBUX + x_0_2_6_5_TSLA + x_0_2_6_5_VRTX >= 0
nnp_constr._in_0_2_7: nnp_0_2_7 - 0.5 nnp_0_2_7_0 - 0.5 nnp_0_2_7_1
 - 0.5 nnp_0_2_7_2 - 0.5 nnp_0_2_7_3 - 0.5 nnp_0_2_7_4 - 0.5 nnp_0_2_7_5
 + u_0_2 - 0.3 u_0_2_7 + 0.116666666667 x_0_2_7_0_AMD
 + 0.116666666667 x_0_2_7_0_AMGN + 0.116666666667 x_0_2_7_0_ASML
 + 0.116666666667 x_0_2_7_0_DLTR + 0.116666666667 x_0_2_7_0_MTCH
 + 0.116666666667 x_0_2_7_0_NFLX + 0.116666666667 x_0_2_7_0_QCOM
 + 0.116666666667 x_0_2_7_0_SBUX + 0.116666666667 x_0_2_7_0_TSLA
 + 0.116666666667 x_0_2_7_0_VRTX + 0.116666666667 x_0_2_7_1_AMD
 + 0.116666666667 x_0_2_7_1_AMGN + 0.116666666667 x_0_2_7_1_ASML
 + 0.116666666667 x_0_2_7_1_DLTR + 0.116666666667 x_0_2_7_1_MTCH
 + 0.116666666667 x_0_2_7_1_NFLX + 0.116666666667 x_0_2_7_1_QCOM
 + 0.116666666667 x_0_2_7_1_SBUX + 0.116666666667 x_0_2_7_1_TSLA
 + 0.116666666667 x_0_2_7_1_VRTX + 0.116666666667 x_0_2_7_2_AMD
 + 0.116666666667 x_0_2_7_2_AMGN + 0.116666666667 x_0_2_7_2_ASML
 + 0.116666666667 x_0_2_7_2_DLTR + 0.116666666667 x_0_2_7_2_MTCH
 + 0.116666666667 x_0_2_7_2_NFLX + 0.116666666667 x_0_2_7_2_QCOM
 + 0.116666666667 x_0_2_7_2_SBUX + 0.116666666667 x_0_2_7_2_TSLA
 + 0.116666666667 x_0_2_7_2_VRTX + 0.116666666667 x_0_2_7_3_AMD
 + 0.116666666667 x_0_2_7_3_AMGN + 0.116666666667 x_0_2_7_3_ASML
 + 0.116666666667 x_0_2_7_3_DLTR + 0.116666666667 x_0_2_7_3_MTCH
 + 0.116666666667 x_0_2_7_3_NFLX + 0.116666666667 x_0_2_7_3_QCOM
 + 0.116666666667 x_0_2_7_3_SBUX + 0.116666666667 x_0_2_7_3_TSLA
 + 0.116666666667 x_0_2_7_3_VRTX + 0.116666666667 x_0_2_7_4_AMD
 + 0.116666666667 x_0_2_7_4_AMGN + 0.116666666667 x_0_2_7_4_ASML
 + 0.116666666667 x_0_2_7_4_DLTR + 0.116666666667 x_0_2_7_4_MTCH
 + 0.116666666667 x_0_2_7_4_NFLX + 0.116666666667 x_0_2_7_4_QCOM
 + 0.116666666667 x_0_2_7_4_SBUX + 0.116666666667 x_0_2_7_4_TSLA
 + 0.116666666667 x_0_2_7_4_VRTX + 0.116666666667 x_0_2_7_5_AMD
 + 0.116666666667 x_0_2_7_5_AMGN + 0.116666666667 x_0_2_7_5_ASML
 + 0.116666666667 x_0_2_7_5_DLTR + 0.116666666667 x_0_2_7_5_MTCH
 + 0.116666666667 x_0_2_7_5_NFLX + 0.116666666667 x_0_2_7_5_QCOM
 + 0.116666666667 x_0_2_7_5_SBUX + 0.116666666667 x_0_2_7_5_TSLA
 + 0.116666666667 x_0_2_7_5_VRTX + x_0_2_7_AMD + x_0_2_7_AMGN + x_0_2_7_ASML
 + x_0_2_7_DLTR + x_0_2_7_MTCH + x_0_2_7_NFLX + x_0_2_7_QCOM + x_0_2_7_SBUX
 + x_0_2_7_TSLA + x_0_2_7_VRTX >= 0
nnp_constr._in_0_2_7_0: nnp_0_2_7_0 + u_0_2_7 + x_0_2_7_0_AMD + x_0_2_7_0_AMGN
 + x_0_2_7_0_ASML + x_0_2_7_0_DLTR + x_0_2_7_0_MTCH + x_0_2_7_0_NFLX
 + x_0_2_7_0_QCOM + x_0_2_7_0_SBUX + x_0_2_7_0_TSLA + x_0_2_7_0_VRTX >= 0
nnp_constr._in_0_2_7_1: nnp_0_2_7_1 + u_0_2_7 + x_0_2_7_1_AMD + x_0_2_7_1_AMGN
 + x_0_2_7_1_ASML + x_0_2_7_1_DLTR + x_0_2_7_1_MTCH + x_0_2_7_1_NFLX
 + x_0_2_7_1_QCOM + x_0_2_7_1_SBUX + x_0_2_7_1_TSLA + x_0_2_7_1_VRTX >= 0
nnp_constr._in_0_2_7_2: nnp_0_2_7_2 + u_0_2_7 + x_0_2_7_2_AMD + x_0_2_7_2_AMGN
 + x_0_2_7_2_ASML + x_0_2_7_2_DLTR + x_0_2_7_2_MTCH + x_0_2_7_2_NFLX
 + x_0_2_7_2_QCOM + x_0_2_7_2_SBUX + x_0_2_7_2_TSLA + x_0_2_7_2_VRTX >= 0
nnp_constr._in_0_2_7_3: nnp_0_2_7_3 + u_0_2_7 + x_0_2_7_3_AMD + x_0_2_7_3_AMGN
 + x_0_2_7_3_ASML + x_0_2_7_3_DLTR + x_0_2_7_3_MTCH + x_0_2_7_3_NFLX
 + x_0_2_7_3_QCOM + x_0_2_7_3_SBUX + x_0_2_7_3_TSLA + x_0_2_7_3_VRTX >= 0
nnp_constr._in_0_2_7_4: nnp_0_2_7_4 + u_0_2_7 + x_0_2_7_4_AMD + x_0_2_7_4_AMGN
 + x_0_2_7_4_ASML + x_0_2_7_4_DLTR + x_0_2_7_4_MTCH + x_0_2_7_4_NFLX
 + x_0_2_7_4_QCOM + x_0_2_7_4_SBUX + x_0_2_7_4_TSLA + x_0_2_7_4_VRTX >= 0
nnp_constr._in_0_2_7_5: nnp_0_2_7_5 + u_0_2_7 + x_0_2_7_5_AMD + x_0_2_7_5_AMGN
 + x_0_2_7_5_ASML + x_0_2_7_5_DLTR + x_0_2_7_5_MTCH + x_0_2_7_5_NFLX
 + x_0_2_7_5_QCOM + x_0_2_7_5_SBUX + x_0_2_7_5_TSLA + x_0_2_7_5_VRTX >= 0
nnp_constr._in_0_3: nnp_0_3 - 0.375 nnp_0_3_0 - 0.04375 nnp_0_3_0_0
 - 0.04375 nnp_0_3_0_1 - 0.04375 nnp_0_3_0_2 - 0.04375 nnp_0_3_0_3
 - 0.04375 nnp_0_3_0_4 - 0.04375 nnp_0_3_0_5 - 0.375 nnp_0_3_1
 - 0.04375 nnp_0_3_1_0 - 0.04375 nnp_0_3_1_1 - 0.04375 nnp_0_3_1_2
 - 0.04375 nnp_0_3_1_3 - 0.04375 nnp_0_3_1_4 - 0.04375 nnp_0_3_1_5
 - 0.375 nnp_0_3_2 - 0.04375 nnp_0_3_2_0 - 0.04375 nnp_0_3_2_1
 - 0.04375 nnp_0_3_2_2 - 0.04375 nnp_0_3_2_3 - 0.04375 nnp_0_3_2_4
 - 0.04375 nnp_0_3_2_5 - 0.375 nnp_0_3_3 - 0.04375 nnp_0_3_3_0
 - 0.04375 nnp_0_3_3_1 - 0.04375 nnp_0_3_3_2 - 0.04375 nnp_0_3_3_3
 - 0.04375 nnp_0_3_3_4 - 0.04375 nnp_0_3_3_5 - 0.375 nnp_0_3_4
 - 0.04375 nnp_0_3_4_0 - 0.04375 nnp_0_3_4_1 - 0.04375 nnp_0_3_4_2
 - 0.04375 nnp_0_3_4_3 - 0.04375 nnp_0_3_4_4 - 0.04375 nnp_0_3_4_5
 - 0.375 nnp_0_3_5 - 0.04375 nnp_0_3_5_0 - 0.04375 nnp_0_3_5_1
 - 0.04375 nnp_0_3_5_2 - 0.04375 nnp_0_3_5_3 - 0.04375 nnp_0_3_5_4
 - 0.04375 nnp_0_3_5_5 - 0.375 nnp_0_3_6 - 0.04375 nnp_0_3_6_0
 - 0.04375 nnp_0_3_6_1 - 0.04375 nnp_0_3_6_2 - 0.04375 nnp_0_3_6_3
 - 0.04375 nnp_0_3_6_4 - 0.04375 nnp_0_3_6_5 - 0.375 nnp_0_3_7
 - 0.04375 nnp_0_3_7_0 - 0.04375 nnp_0_3_7_1 - 0.04375 nnp_0_3_7_2
 - 0.04375 nnp_0_3_7_3 - 0.04375 nnp_0_3_7_4 - 0.04375 nnp_0_3_7_5 + u_0
 - 0.3 u_0_3 - 0.02625 u_0_3_0 - 0.02625 u_0_3_1 - 0.02625 u_0_3_2
 - 0.02625 u_0_3_3 - 0.02625 u_0_3_4 - 0.02625 u_0_3_5 - 0.02625 u_0_3_6
 - 0.02625 u_0_3_7 + 0.0102083333333 x_0_3_0_0_AMD
 + 0.0102083333333 x_0_3_0_0_AMGN + 0.0102083333333 x_0_3_0_0_ASML
 + 0.0102083333333 x_0_3_0_0_DLTR + 0.0102083333333 x_0_3_0_0_MTCH
 + 0.0102083333333 x_0_3_0_0_NFLX + 0.0102083333333 x_0_3_0_0_QCOM
 + 0.0102083333333 x_0_3_0_0_SBUX + 0.0102083333333 x_0_3_0_0_TSLA
 + 0.0102083333333 x_0_3_0_0_VRTX + 0.0102083333333 x_0_3_0_1_AMD
 + 0.0102083333333 x_0_3_0_1_AMGN + 0.0102083333333 x_0_3_0_1_ASML
 + 0.0102083333333 x_0_3_0_1_DLTR + 0.0102083333333 x_0_3_0_1_MTCH
 + 0.0102083333333 x_0_3_0_1_NFLX + 0.0102083333333 x_0_3_0_1_QCOM
 + 0.0102083333333 x_0_3_0_1_SBUX + 0.0102083333333 x_0_3_0_1_TSLA
 + 0.0102083333333 x_0_3_0_1_VRTX + 0.0102083333333 x_0_3_0_2_AMD
 + 0.0102083333333 x_0_3_0_2_AMGN + 0.0102083333333 x_0_3_0_2_ASML
 + 0.0102083333333 x_0_3_0_2_DLTR + 0.0102083333333 x_0_3_0_2_MTCH
 + 0.0102083333333 x_0_3_0_2_NFLX + 0.0102083333333 x_0_3_0_2_QCOM
 + 0.0102083333333 x_0_3_0_2_SBUX + 0.0102083333333 x_0_3_0_2_TSLA
 + 0.0102083333333 x_0_3_0_2_VRTX + 0.0102083333333 x_0_3_0_3_AMD
 + 0.0102083333333 x_0_3_0_3_AMGN + 0.0102083333333 x_0_3_0_3_ASML
 + 0.0102083333333 x_0_3_0_3_DLTR + 0.0102083333333 x_0_3_0_3_MTCH
 + 0.0102083333333 x_0_3_0_3_NFLX + 0.0102083333333 x_0_3_0_3_QCOM
 + 0.0102083333333 x_0_3_0_3_SBUX + 0.0102083333333 x_0_3_0_3_TSLA
 + 0.0102083333333 x_0_3_0_3_VRTX + 0.0102083333333 x_0_3_0_4_AMD
 + 0.0102083333333 x_0_3_0_4_AMGN + 0.0102083333333 x_0_3_0_4_ASML
 + 0.0102083333333 x_0_3_0_4_DLTR + 0.0102083333333 x_0_3_0_4_MTCH
 + 0.0102083333333 x_0_3_0_4_NFLX + 0.0102083333333 x_0_3_0_4_QCOM
 + 0.0102083333333 x_0_3_0_4_SBUX + 0.0102083333333 x_0_3_0_4_TSLA
 + 0.0102083333333 x_0_3_0_4_VRTX + 0.0102083333333 x_0_3_0_5_AMD
 + 0.0102083333333 x_0_3_0_5_AMGN + 0.0102083333333 x_0_3_0_5_ASML
 + 0.0102083333333 x_0_3_0_5_DLTR + 0.0102083333333 x_0_3_0_5_MTCH
 + 0.0102083333333 x_0_3_0_5_NFLX + 0.0102083333333 x_0_3_0_5_QCOM
 + 0.0102083333333 x_0_3_0_5_SBUX + 0.0102083333333 x_0_3_0_5_TSLA
 + 0.0102083333333 x_0_3_0_5_VRTX + 0.0875 x_0_3_0_AMD + 0.0875 x_0_3_0_AMGN
 + 0.0875 x_0_3_0_ASML + 0.0875 x_0_3_0_DLTR + 0.0875 x_0_3_0_MTCH
 + 0.0875 x_0_3_0_NFLX + 0.0875 x_0_3_0_QCOM + 0.0875 x_0_3_0_SBUX
 + 0.0875 x_0_3_0_TSLA + 0.0875 x_0_3_0_VRTX + 0.0102083333333 x_0_3_1_0_AMD
 + 0.0102083333333 x_0_3_1_0_AMGN + 0.0102083333333 x_0_3_1_0_ASML
 + 0.0102083333333 x_0_3_1_0_DLTR + 0.0102083333333 x_0_3_1_0_MTCH
 + 0.0102083333333 x_0_3_1_0_NFLX + 0.0102083333333 x_0_3_1_0_QCOM
 + 0.0102083333333 x_0_3_1_0_SBUX + 0.0102083333333 x_0_3_1_0_TSLA
 + 0.0102083333333 x_0_3_1_0_VRTX + 0.0102083333333 x_0_3_1_1_AMD
 + 0.0102083333333 x_0_3_1_1_AMGN + 0.0102083333333 x_0_3_1_1_ASML
 + 0.0102083333333 x_0_3_1_1_DLTR + 0.0102083333333 x_0_3_1_1_MTCH
 + 0.0102083333333 x_0_3_1_1_NFLX + 0.0102083333333 x_0_3_1_1_QCOM
 + 0.0102083333333 x_0_3_1_1_SBUX + 0.0102083333333 x_0_3_1_1_TSLA
 + 0.0102083333333 x_0_3_1_1_VRTX + 0.0102083333333 x_0_3_1_2_AMD
 + 0.0102083333333 x_0_3_1_2_AMGN + 0.0102083333333 x_0_3_1_2_ASML
 + 0.0102083333333 x_0_3_1_2_DLTR + 0.0102083333333 x_0_3_1_2_MTCH
 + 0.0102083333333 x_0_3_1_2_NFLX + 0.0102083333333 x_0_3_1_2_QCOM
 + 0.0102083333333 x_0_3_1_2_SBUX + 0.0102083333333 x_0_3_1_2_TSLA
 + 0.0102083333333 x_0_3_1_2_VRTX + 0.0102083333333 x_0_3_1_3_AMD
 + 0.0102083333333 x_0_3_1_3_AMGN + 0.0102083333333 x_0_3_1_3_ASML
 + 0.0102083333333 x_0_3_1_3_DLTR + 0.0102083333333 x_0_3_1_3_MTCH
 + 0.0102083333333 x_0_3_1_3_NFLX + 0.0102083333333 x_0_3_1_3_QCOM
 + 0.0102083333333 x_0_3_1_3_SBUX + 0.0102083333333 x_0_3_1_3_TSLA
 + 0.0102083333333 x_0_3_1_3_VRTX + 0.0102083333333 x_0_3_1_4_AMD
 + 0.0102083333333 x_0_3_1_4_AMGN + 0.0102083333333 x_0_3_1_4_ASML
 + 0.0102083333333 x_0_3_1_4_DLTR + 0.0102083333333 x_0_3_1_4_MTCH
 + 0.0102083333333 x_0_3_1_4_NFLX + 0.0102083333333 x_0_3_1_4_QCOM
 + 0.0102083333333 x_0_3_1_4_SBUX + 0.0102083333333 x_0_3_1_4_TSLA
 + 0.0102083333333 x_0_3_1_4_VRTX + 0.0102083333333 x_0_3_1_5_AMD
 + 0.0102083333333 x_0_3_1_5_AMGN + 0.0102083333333 x_0_3_1_5_ASML
 + 0.0102083333333 x_0_3_1_5_DLTR + 0.0102083333333 x_0_3_1_5_MTCH
 + 0.0102083333333 x_0_3_1_5_NFLX + 0.0102083333333 x_0_3_1_5_QCOM
 + 0.0102083333333 x_0_3_1_5_SBUX + 0.0102083333333 x_0_3_1_5_TSLA
 + 0.0102083333333 x_0_3_1_5_VRTX + 0.0875 x_0_3_1_AMD + 0.0875 x_0_3_1_AMGN
 + 0.0875 x_0_3_1_ASML + 0.0875 x_0_3_1_DLTR + 0.0875 x_0_3_1_MTCH
 + 0.0875 x_0_3_1_NFLX + 0.0875 x_0_3_1_QCOM + 0.0875 x_0_3_1_SBUX
 + 0.0875 x_0_3_1_TSLA + 0.0875 x_0_3_1_VRTX + 0.0102083333333 x_0_3_2_0_AMD
 + 0.0102083333333 x_0_3_2_0_AMGN + 0.0102083333333 x_0_3_2_0_ASML
 + 0.0102083333333 x_0_3_2_0_DLTR + 0.0102083333333 x_0_3_2_0_MTCH
 + 0.0102083333333 x_0_3_2_0_NFLX + 0.0102083333333 x_0_3_2_0_QCOM
 + 0.0102083333333 x_0_3_2_0_SBUX + 0.0102083333333 x_0_3_2_0_TSLA
 + 0.0102083333333 x_0_3_2_0_VRTX + 0.0102083333333 x_0_3_2_1_AMD
 + 0.0102083333333 x_0_3_2_1_AMGN + 0.0102083333333 x_0_3_2_1_ASML
 + 0.0102083333333 x_0_3_2_1_DLTR + 0.0102083333333 x_0_3_2_1_MTCH
 + 0.0102083333333 x_0_3_2_1_NFLX + 0.0102083333333 x_0_3_2_1_QCOM
 + 0.0102083333333 x_0_3_2_1_SBUX + 0.0102083333333 x_0_3_2_1_TSLA
 + 0.0102083333333 x_0_3_2_1_VRTX + 0.0102083333333 x_0_3_2_2_AMD
 + 0.0102083333333 x_0_3_2_2_AMGN + 0.0102083333333 x_0_3_2_2_ASML
 + 0.0102083333333 x_0_3_2_2_DLTR + 0.0102083333333 x_0_3_2_2_MTCH
 + 0.0102083333333 x_0_3_2_2_NFLX + 0.0102083333333 x_0_3_2_2_QCOM
 + 0.0102083333333 x_0_3_2_2_SBUX + 0.0102083333333 x_0_3_2_2_TSLA
 + 0.0102083333333 x_0_3_2_2_VRTX + 0.0102083333333 x_0_3_2_3_AMD
 + 0.0102083333333 x_0_3_2_3_AMGN + 0.0102083333333 x_0_3_2_3_ASML
 + 0.0102083333333 x_0_3_2_3_DLTR + 0.0102083333333 x_0_3_2_3_MTCH
 + 0.0102083333333 x_0_3_2_3_NFLX + 0.0102083333333 x_0_3_2_3_QCOM
 + 0.0102083333333 x_0_3_2_3_SBUX + 0.0102083333333 x_0_3_2_3_TSLA
 + 0.0102083333333 x_0_3_2_3_VRTX + 0.0102083333333 x_0_3_2_4_AMD
 + 0.0102083333333 x_0_3_2_4_AMGN + 0.0102083333333 x_0_3_2_4_ASML
 + 0.0102083333333 x_0_3_2_4_DLTR + 0.0102083333333 x_0_3_2_4_MTCH
 + 0.0102083333333 x_0_3_2_4_NFLX + 0.0102083333333 x_0_3_2_4_QCOM
 + 0.0102083333333 x_0_3_2_4_SBUX + 0.0102083333333 x_0_3_2_4_TSLA
 + 0.0102083333333 x_0_3_2_4_VRTX + 0.0102083333333 x_0_3_2_5_AMD
 + 0.0102083333333 x_0_3_2_5_AMGN + 0.0102083333333 x_0_3_2_5_ASML
 + 0.0102083333333 x_0_3_2_5_DLTR + 0.0102083333333 x_0_3_2_5_MTCH
 + 0.0102083333333 x_0_3_2_5_NFLX + 0.0102083333333 x_0_3_2_5_QCOM
 + 0.0102083333333 x_0_3_2_5_SBUX + 0.0102083333333 x_0_3_2_5_TSLA
 + 0.0102083333333 x_0_3_2_5_VRTX + 0.0875 x_0_3_2_AMD + 0.0875 x_0_3_2_AMGN
 + 0.0875 x_0_3_2_ASML + 0.0875 x_0_3_2_DLTR + 0.0875 x_0_3_2_MTCH
 + 0.0875 x_0_3_2_NFLX + 0.0875 x_0_3_2_QCOM + 0.0875 x_0_3_2_SBUX
 + 0.0875 x_0_3_2_TSLA + 0.0875 x_0_3_2_VRTX + 0.0102083333333 x_0_3_3_0_AMD
 + 0.0102083333333 x_0_3_3_0_AMGN + 0.0102083333333 x_0_3_3_0_ASML
 + 0.0102083333333 x_0_3_3_0_DLTR + 0.0102083333333 x_0_3_3_0_MTCH
 + 0.0102083333333 x_0_3_3_0_NFLX + 0.0102083333333 x_0_3_3_0_QCOM
 + 0.0102083333333 x_0_3_3_0_SBUX + 0.0102083333333 x_0_3_3_0_TSLA
 + 0.0102083333333 x_0_3_3_0_VRTX + 0.0102083333333 x_0_3_3_1_AMD
 + 0.0102083333333 x_0_3_3_1_AMGN + 0.0102083333333 x_0_3_3_1_ASML
 + 0.0102083333333 x_0_3_3_1_DLTR + 0.0102083333333 x_0_3_3_1_MTCH
 + 0.0102083333333 x_0_3_3_1_NFLX + 0.0102083333333 x_0_3_3_1_QCOM
 + 0.0102083333333 x_0_3_3_1_SBUX + 0.0102083333333 x_0_3_3_1_TSLA
 + 0.0102083333333 x_0_3_3_1_VRTX + 0.0102083333333 x_0_3_3_2_AMD
 + 0.0102083333333 x_0_3_3_2_AMGN + 0.0102083333333 x_0_3_3_2_ASML
 + 0.0102083333333 x_0_3_3_2_DLTR + 0.0102083333333 x_0_3_3_2_MTCH
 + 0.0102083333333 x_0_3_3_2_NFLX + 0.0102083333333 x_0_3_3_2_QCOM
 + 0.0102083333333 x_0_3_3_2_SBUX + 0.0102083333333 x_0_3_3_2_TSLA
 + 0.0102083333333 x_0_3_3_2_VRTX + 0.0102083333333 x_0_3_3_3_AMD
 + 0.0102083333333 x_0_3_3_3_AMGN + 0.0102083333333 x_0_3_3_3_ASML
 + 0.0102083333333 x_0_3_3_3_DLTR + 0.0102083333333 x_0_3_3_3_MTCH
 + 0.0102083333333 x_0_3_3_3_NFLX + 0.0102083333333 x_0_3_3_3_QCOM
 + 0.0102083333333 x_0_3_3_3_SBUX + 0.0102083333333 x_0_3_3_3_TSLA
 + 0.0102083333333 x_0_3_3_3_VRTX + 0.0102083333333 x_0_3_3_4_AMD
 + 0.0102083333333 x_0_3_3_4_AMGN + 0.0102083333333 x_0_3_3_4_ASML
 + 0.0102083333333 x_0_3_3_4_DLTR + 0.0102083333333 x_0_3_3_4_MTCH
 + 0.0102083333333 x_0_3_3_4_NFLX + 0.0102083333333 x_0_3_3_4_QCOM
 + 0.0102083333333 x_0_3_3_4_SBUX + 0.0102083333333 x_0_3_3_4_TSLA
 + 0.0102083333333 x_0_3_3_4_VRTX + 0.0102083333333 x_0_3_3_5_AMD
 + 0.0102083333333 x_0_3_3_5_AMGN + 0.0102083333333 x_0_3_3_5_ASML
 + 0.0102083333333 x_0_3_3_5_DLTR + 0.0102083333333 x_0_3_3_5_MTCH
 + 0.0102083333333 x_0_3_3_5_NFLX + 0.0102083333333 x_0_3_3_5_QCOM
 + 0.0102083333333 x_0_3_3_5_SBUX + 0.0102083333333 x_0_3_3_5_TSLA
 + 0.0102083333333 x_0_3_3_5_VRTX + 0.0875 x_0_3_3_AMD + 0.0875 x_0_3_3_AMGN
 + 0.0875 x_0_3_3_ASML + 0.0875 x_0_3_3_DLTR + 0.0875 x_0_3_3_MTCH
 + 0.0875 x_0_3_3_NFLX + 0.0875 x_0_3_3_QCOM + 0.0875 x_0_3_3_SBUX
 + 0.0875 x_0_3_3_TSLA + 0.0875 x_0_3_3_VRTX + 0.0102083333333 x_0_3_4_0_AMD
 + 0.0102083333333 x_0_3_4_0_AMGN + 0.0102083333333 x_0_3_4_0_ASML
 + 0.0102083333333 x_0_3_4_0_DLTR + 0.0102083333333 x_0_3_4_0_MTCH
 + 0.0102083333333 x_0_3_4_0_NFLX + 0.0102083333333 x_0_3_4_0_QCOM
 + 0.0102083333333 x_0_3_4_0_SBUX + 0.0102083333333 x_0_3_4_0_TSLA
 + 0.0102083333333 x_0_3_4_0_VRTX + 0.0102083333333 x_0_3_4_1_AMD
 + 0.0102083333333 x_0_3_4_1_AMGN + 0.0102083333333 x_0_3_4_1_ASML
 + 0.0102083333333 x_0_3_4_1_DLTR + 0.0102083333333 x_0_3_4_1_MTCH
 + 0.0102083333333 x_0_3_4_1_NFLX + 0.0102083333333 x_0_3_4_1_QCOM
 + 0.0102083333333 x_0_3_4_1_SBUX + 0.0102083333333 x_0_3_4_1_TSLA
 + 0.0102083333333 x_0_3_4_1_VRTX + 0.0102083333333 x_0_3_4_2_AMD
 + 0.0102083333333 x_0_3_4_2_AMGN + 0.0102083333333 x_0_3_4_2_ASML
 + 0.0102083333333 x_0_3_4_2_DLTR + 0.0102083333333 x_0_3_4_2_MTCH
 + 0.0102083333333 x_0_3_4_2_NFLX + 0.0102083333333 x_0_3_4_2_QCOM
 + 0.0102083333333 x_0_3_4_2_SBUX + 0.0102083333333 x_0_3_4_2_TSLA
 + 0.0102083333333 x_0_3_4_2_VRTX + 0.0102083333333 x_0_3_4_3_AMD
 + 0.0102083333333 x_0_3_4_3_AMGN + 0.0102083333333 x_0_3_4_3_ASML
 + 0.0102083333333 x_0_3_4_3_DLTR + 0.0102083333333 x_0_3_4_3_MTCH
 + 0.0102083333333 x_0_3_4_3_NFLX + 0.0102083333333 x_0_3_4_3_QCOM
 + 0.0102083333333 x_0_3_4_3_SBUX + 0.0102083333333 x_0_3_4_3_TSLA
 + 0.0102083333333 x_0_3_4_3_VRTX + 0.0102083333333 x_0_3_4_4_AMD
 + 0.0102083333333 x_0_3_4_4_AMGN + 0.0102083333333 x_0_3_4_4_ASML
 + 0.0102083333333 x_0_3_4_4_DLTR + 0.0102083333333 x_0_3_4_4_MTCH
 + 0.0102083333333 x_0_3_4_4_NFLX + 0.0102083333333 x_0_3_4_4_QCOM
 + 0.0102083333333 x_0_3_4_4_SBUX + 0.0102083333333 x_0_3_4_4_TSLA
 + 0.0102083333333 x_0_3_4_4_VRTX + 0.0102083333333 x_0_3_4_5_AMD
 + 0.0102083333333 x_0_3_4_5_AMGN + 0.0102083333333 x_0_3_4_5_ASML
 + 0.0102083333333 x_0_3_4_5_DLTR + 0.0102083333333 x_0_3_4_5_MTCH
 + 0.0102083333333 x_0_3_4_5_NFLX + 0.0102083333333 x_0_3_4_5_QCOM
 + 0.0102083333333 x_0_3_4_5_SBUX + 0.0102083333333 x_0_3_4_5_TSLA
 + 0.0102083333333 x_0_3_4_5_VRTX + 0.0875 x_0_3_4_AMD + 0.0875 x_0_3_4_AMGN
 + 0.0875 x_0_3_4_ASML + 0.0875 x_0_3_4_DLTR + 0.0875 x_0_3_4_MTCH
 + 0.0875 x_0_3_4_NFLX + 0.0875 x_0_3_4_QCOM + 0.0875 x_0_3_4_SBUX
 + 0.0875 x_0_3_4_TSLA + 0.0875 x_0_3_4_VRTX + 0.0102083333333 x_0_3_5_0_AMD
 + 0.0102083333333 x_0_3_5_0_AMGN + 0.0102083333333 x_0_3_5_0_ASML
 + 0.0102083333333 x_0_3_5_0_DLTR + 0.0102083333333 x_0_3_5_0_MTCH
 + 0.0102083333333 x_0_3_5_0_NFLX + 0.0102083333333 x_0_3_5_0_QCOM
 + 0.0102083333333 x_0_3_5_0_SBUX + 0.0102083333333 x_0_3_5_0_TSLA
 + 0.0102083333333 x_0_3_5_0_VRTX + 0.0102083333333 x_0_3_5_1_AMD
 + 0.0102083333333 x_0_3_5_1_AMGN + 0.0102083333333 x_0_3_5_1_ASML
 + 0.0102083333333 x_0_3_5_1_DLTR + 0.0102083333333 x_0_3_5_1_MTCH
 + 0.0102083333333 x_0_3_5_1_NFLX + 0.0102083333333 x_0_3_5_1_QCOM
 + 0.0102083333333 x_0_3_5_1_SBUX + 0.0102083333333 x_0_3_5_1_TSLA
 + 0.0102083333333 x_0_3_5_1_VRTX + 0.0102083333333 x_0_3_5_2_AMD
 + 0.0102083333333 x_0_3_5_2_AMGN + 0.0102083333333 x_0_3_5_2_ASML
 + 0.0102083333333 x_0_3_5_2_DLTR + 0.0102083333333 x_0_3_5_2_MTCH
 + 0.0102083333333 x_0_3_5_2_NFLX + 0.0102083333333 x_0_3_5_2_QCOM
 + 0.0102083333333 x_0_3_5_2_SBUX + 0.0102083333333 x_0_3_5_2_TSLA
 + 0.0102083333333 x_0_3_5_2_VRTX + 0.0102083333333 x_0_3_5_3_AMD
 + 0.0102083333333 x_0_3_5_3_AMGN + 0.0102083333333 x_0_3_5_3_ASML
 + 0.0102083333333 x_0_3_5_3_DLTR + 0.0102083333333 x_0_3_5_3_MTCH
 + 0.0102083333333 x_0_3_5_3_NFLX + 0.0102083333333 x_0_3_5_3_QCOM
 + 0.0102083333333 x_0_3_5_3_SBUX + 0.0102083333333 x_0_3_5_3_TSLA
 + 0.0102083333333 x_0_3_5_3_VRTX + 0.0102083333333 x_0_3_5_4_AMD
 + 0.0102083333333 x_0_3_5_4_AMGN + 0.0102083333333 x_0_3_5_4_ASML
 + 0.0102083333333 x_0_3_5_4_DLTR + 0.0102083333333 x_0_3_5_4_MTCH
 + 0.0102083333333 x_0_3_5_4_NFLX + 0.0102083333333 x_0_3_5_4_QCOM
 + 0.0102083333333 x_0_3_5_4_SBUX + 0.0102083333333 x_0_3_5_4_TSLA
 + 0.0102083333333 x_0_3_5_4_VRTX + 0.0102083333333 x_0_3_5_5_AMD
 + 0.0102083333333 x_0_3_5_5_AMGN + 0.0102083333333 x_0_3_5_5_ASML
 + 0.0102083333333 x_0_3_5_5_DLTR + 0.0102083333333 x_0_3_5_5_MTCH
 + 0.0102083333333 x_0_3_5_5_NFLX + 0.0102083333333 x_0_3_5_5_QCOM
 + 0.0102083333333 x_0_3_5_5_SBUX + 0.0102083333333 x_0_3_5_5_TSLA
 + 0.0102083333333 x_0_3_5_5_VRTX + 0.0875 x_0_3_5_AMD + 0.0875 x_0_3_5_AMGN
 + 0.0875 x_0_3_5_ASML + 0.0875 x_0_3_5_DLTR + 0.0875 x_0_3_5_MTCH
 + 0.0875 x_0_3_5_NFLX + 0.0875 x_0_3_5_QCOM + 0.0875 x_0_3_5_SBUX
 + 0.0875 x_0_3_5_TSLA + 0.0875 x_0_3_5_VRTX + 0.0102083333333 x_0_3_6_0_AMD
 + 0.0102083333333 x_0_3_6_0_AMGN + 0.0102083333333 x_0_3_6_0_ASML
 + 0.0102083333333 x_0_3_6_0_DLTR + 0.0102083333333 x_0_3_6_0_MTCH
 + 0.0102083333333 x_0_3_6_0_NFLX + 0.0102083333333 x_0_3_6_0_QCOM
 + 0.0102083333333 x_0_3_6_0_SBUX + 0.0102083333333 x_0_3_6_0_TSLA
 + 0.0102083333333 x_0_3_6_0_VRTX + 0.0102083333333 x_0_3_6_1_AMD
 + 0.0102083333333 x_0_3_6_1_AMGN + 0.0102083333333 x_0_3_6_1_ASML
 + 0.0102083333333 x_0_3_6_1_DLTR + 0.0102083333333 x_0_3_6_1_MTCH
 + 0.0102083333333 x_0_3_6_1_NFLX + 0.0102083333333 x_0_3_6_1_QCOM
 + 0.0102083333333 x_0_3_6_1_SBUX + 0.0102083333333 x_0_3_6_1_TSLA
 + 0.0102083333333 x_0_3_6_1_VRTX + 0.0102083333333 x_0_3_6_2_AMD
 + 0.0102083333333 x_0_3_6_2_AMGN + 0.0102083333333 x_0_3_6_2_ASML
 + 0.0102083333333 x_0_3_6_2_DLTR + 0.0102083333333 x_0_3_6_2_MTCH
 + 0.0102083333333 x_0_3_6_2_NFLX + 0.0102083333333 x_0_3_6_2_QCOM
 + 0.0102083333333 x_0_3_6_2_SBUX + 0.0102083333333 x_0_3_6_2_TSLA
 + 0.0102083333333 x_0_3_6_2_VRTX + 0.0102083333333 x_0_3_6_3_AMD
 + 0.0102083333333 x_0_3_6_3_AMGN + 0.0102083333333 x_0_3_6_3_ASML
 + 0.0102083333333 x_0_3_6_3_DLTR + 0.0102083333333 x_0_3_6_3_MTCH
 + 0.0102083333333 x_0_3_6_3_NFLX + 0.0102083333333 x_0_3_6_3_QCOM
 + 0.0102083333333 x_0_3_6_3_SBUX + 0.0102083333333 x_0_3_6_3_TSLA
 + 0.0102083333333 x_0_3_6_3_VRTX + 0.0102083333333 x_0_3_6_4_AMD
 + 0.0102083333333 x_0_3_6_4_AMGN + 0.0102083333333 x_0_3_6_4_ASML
 + 0.0102083333333 x_0_3_6_4_DLTR + 0.0102083333333 x_0_3_6_4_MTCH
 + 0.0102083333333 x_0_3_6_4_NFLX + 0.0102083333333 x_0_3_6_4_QCOM
 + 0.0102083333333 x_0_3_6_4_SBUX + 0.0102083333333 x_0_3_6_4_TSLA
 + 0.0102083333333 x_0_3_6_4_VRTX + 0.0102083333333 x_0_3_6_5_AMD
 + 0.0102083333333 x_0_3_6_5_AMGN + 0.0102083333333 x_0_3_6_5_ASML
 + 0.0102083333333 x_0_3_6_5_DLTR + 0.0102083333333 x_0_3_6_5_MTCH
 + 0.0102083333333 x_0_3_6_5_NFLX + 0.0102083333333 x_0_3_6_5_QCOM
 + 0.0102083333333 x_0_3_6_5_SBUX + 0.0102083333333 x_0_3_6_5_TSLA
 + 0.0102083333333 x_0_3_6_5_VRTX + 0.0875 x_0_3_6_AMD + 0.0875 x_0_3_6_AMGN
 + 0.0875 x_0_3_6_ASML + 0.0875 x_0_3_6_DLTR + 0.0875 x_0_3_6_MTCH
 + 0.0875 x_0_3_6_NFLX + 0.0875 x_0_3_6_QCOM + 0.0875 x_0_3_6_SBUX
 + 0.0875 x_0_3_6_TSLA + 0.0875 x_0_3_6_VRTX + 0.0102083333333 x_0_3_7_0_AMD
 + 0.0102083333333 x_0_3_7_0_AMGN + 0.0102083333333 x_0_3_7_0_ASML
 + 0.0102083333333 x_0_3_7_0_DLTR + 0.0102083333333 x_0_3_7_0_MTCH
 + 0.0102083333333 x_0_3_7_0_NFLX + 0.0102083333333 x_0_3_7_0_QCOM
 + 0.0102083333333 x_0_3_7_0_SBUX + 0.0102083333333 x_0_3_7_0_TSLA
 + 0.0102083333333 x_0_3_7_0_VRTX + 0.0102083333333 x_0_3_7_1_AMD
 + 0.0102083333333 x_0_3_7_1_AMGN + 0.0102083333333 x_0_3_7_1_ASML
 + 0.0102083333333 x_0_3_7_1_DLTR + 0.0102083333333 x_0_3_7_1_MTCH
 + 0.0102083333333 x_0_3_7_1_NFLX + 0.0102083333333 x_0_3_7_1_QCOM
 + 0.0102083333333 x_0_3_7_1_SBUX + 0.0102083333333 x_0_3_7_1_TSLA
 + 0.0102083333333 x_0_3_7_1_VRTX + 0.0102083333333 x_0_3_7_2_AMD
 + 0.0102083333333 x_0_3_7_2_AMGN + 0.0102083333333 x_0_3_7_2_ASML
 + 0.0102083333333 x_0_3_7_2_DLTR + 0.0102083333333 x_0_3_7_2_MTCH
 + 0.0102083333333 x_0_3_7_2_NFLX + 0.0102083333333 x_0_3_7_2_QCOM
 + 0.0102083333333 x_0_3_7_2_SBUX + 0.0102083333333 x_0_3_7_2_TSLA
 + 0.0102083333333 x_0_3_7_2_VRTX + 0.0102083333333 x_0_3_7_3_AMD
 + 0.0102083333333 x_0_3_7_3_AMGN + 0.0102083333333 x_0_3_7_3_ASML
 + 0.0102083333333 x_0_3_7_3_DLTR + 0.0102083333333 x_0_3_7_3_MTCH
 + 0.0102083333333 x_0_3_7_3_NFLX + 0.0102083333333 x_0_3_7_3_QCOM
 + 0.0102083333333 x_0_3_7_3_SBUX + 0.0102083333333 x_0_3_7_3_TSLA
 + 0.0102083333333 x_0_3_7_3_VRTX + 0.0102083333333 x_0_3_7_4_AMD
 + 0.0102083333333 x_0_3_7_4_AMGN + 0.0102083333333 x_0_3_7_4_ASML
 + 0.0102083333333 x_0_3_7_4_DLTR + 0.0102083333333 x_0_3_7_4_MTCH
 + 0.0102083333333 x_0_3_7_4_NFLX + 0.0102083333333 x_0_3_7_4_QCOM
 + 0.0102083333333 x_0_3_7_4_SBUX + 0.0102083333333 x_0_3_7_4_TSLA
 + 0.0102083333333 x_0_3_7_4_VRTX + 0.0102083333333 x_0_3_7_5_AMD
 + 0.0102083333333 x_0_3_7_5_AMGN + 0.0102083333333 x_0_3_7_5_ASML
 + 0.0102083333333 x_0_3_7_5_DLTR + 0.0102083333333 x_0_3_7_5_MTCH
 + 0.0102083333333 x_0_3_7_5_NFLX + 0.0102083333333 x_0_3_7_5_QCOM
 + 0.0102083333333 x_0_3_7_5_SBUX + 0.0102083333333 x_0_3_7_5_TSLA
 + 0.0102083333333 x_0_3_7_5_VRTX + 0.0875 x_0_3_7_AMD + 0.0875 x_0_3_7_AMGN
 + 0.0875 x_0_3_7_ASML + 0.0875 x_0_3_7_DLTR + 0.0875 x_0_3_7_MTCH
 + 0.0875 x_0_3_7_NFLX + 0.0875 x_0_3_7_QCOM + 0.0875 x_0_3_7_SBUX
 + 0.0875 x_0_3_7_TSLA + 0.0875 x_0_3_7_VRTX + x_0_3_AMD + x_0_3_AMGN
 + x_0_3_ASML + x_0_3_DLTR + x_0_3_MTCH + x_0_3_NFLX + x_0_3_QCOM + x_0_3_SBUX
 + x_0_3_TSLA + x_0_3_VRTX >= 0
nnp_constr._in_0_3_0: nnp_0_3_0 - 0.5 nnp_0_3_0_0 - 0.5 nnp_0_3_0_1
 - 0.5 nnp_0_3_0_2 - 0.5 nnp_0_3_0_3 - 0.5 nnp_0_3_0_4 - 0.5 nnp_0_3_0_5
 + u_0_3 - 0.3 u_0_3_0 + 0.116666666667 x_0_3_0_0_AMD
 + 0.116666666667 x_0_3_0_0_AMGN + 0.116666666667 x_0_3_0_0_ASML
 + 0.116666666667 x_0_3_0_0_DLTR + 0.116666666667 x_0_3_0_0_MTCH
 + 0.116666666667 x_0_3_0_0_NFLX + 0.116666666667 x_0_3_0_0_QCOM
 + 0.116666666667 x_0_3_0_0_SBUX + 0.116666666667 x_0_3_0_0_TSLA
 + 0.116666666667 x_0_3_0_0_VRTX + 0.116666666667 x_0_3_0_1_AMD
 + 0.116666666667 x_0_3_0_1_AMGN + 0.116666666667 x_0_3_0_1_ASML
 + 0.116666666667 x_0_3_0_1_DLTR + 0.116666666667 x_0_3_0_1_MTCH
 + 0.116666666667 x_0_3_0_1_NFLX + 0.116666666667 x_0_3_0_1_QCOM
 + 0.116666666667 x_0_3_0_1_SBUX + 0.116666666667 x_0_3_0_1_TSLA
 + 0.116666666667 x_0_3_0_1_VRTX + 0.116666666667 x_0_3_0_2_AMD
 + 0.116666666667 x_0_3_0_2_AMGN + 0.116666666667 x_0_3_0_2_ASML
 + 0.116666666667 x_0_3_0_2_DLTR + 0.116666666667 x_0_3_0_2_MTCH
 + 0.116666666667 x_0_3_0_2_NFLX + 0.116666666667 x_0_3_0_2_QCOM
 + 0.116666666667 x_0_3_0_2_SBUX + 0.116666666667 x_0_3_0_2_TSLA
 + 0.116666666667 x_0_3_0_2_VRTX + 0.116666666667 x_0_3_0_3_AMD
 + 0.116666666667 x_0_3_0_3_AMGN + 0.116666666667 x_0_3_0_3_ASML
 + 0.116666666667 x_0_3_0_3_DLTR + 0.116666666667 x_0_3_0_3_MTCH
 + 0.116666666667 x_0_3_0_3_NFLX + 0.116666666667 x_0_3_0_3_QCOM
 + 0.116666666667 x_0_3_0_3_SBUX + 0.116666666667 x_0_3_0_3_TSLA
 + 0.116666666667 x_0_3_0_3_VRTX + 0.116666666667 x_0_3_0_4_AMD
 + 0.116666666667 x_0_3_0_4_AMGN + 0.116666666667 x_0_3_0_4_ASML
 + 0.116666666667 x_0_3_0_4_DLTR + 0.116666666667 x_0_3_0_4_MTCH
 + 0.116666666667 x_0_3_0_4_NFLX + 0.116666666667 x_0_3_0_4_QCOM
 + 0.116666666667 x_0_3_0_4_SBUX + 0.116666666667 x_0_3_0_4_TSLA
 + 0.116666666667 x_0_3_0_4_VRTX + 0.116666666667 x_0_3_0_5_AMD
 + 0.116666666667 x_0_3_0_5_AMGN + 0.116666666667 x_0_3_0_5_ASML
 + 0.116666666667 x_0_3_0_5_DLTR + 0.116666666667 x_0_3_0_5_MTCH
 + 0.116666666667 x_0_3_0_5_NFLX + 0.116666666667 x_0_3_0_5_QCOM
 + 0.116666666667 x_0_3_0_5_SBUX + 0.116666666667 x_0_3_0_5_TSLA
 + 0.116666666667 x_0_3_0_5_VRTX + x_0_3_0_AMD + x_0_3_0_AMGN + x_0_3_0_ASML
 + x_0_3_0_DLTR + x_0_3_0_MTCH + x_0_3_0_NFLX + x_0_3_0_QCOM + x_0_3_0_SBUX
 + x_0_3_0_TSLA + x_0_3_0_VRTX >= 0
nnp_constr._in_0_3_0_0: nnp_0_3_0_0 + u_0_3_0 + x_0_3_0_0_AMD + x_0_3_0_0_AMGN
 + x_0_3_0_0_ASML + x_0_3_0_0_DLTR + x_0_3_0_0_MTCH + x_0_3_0_0_NFLX
 + x_0_3_0_0_QCOM + x_0_3_0_0_SBUX + x_0_3_0_0_TSLA + x_0_3_0_0_VRTX >= 0
nnp_constr._in_0_3_0_1: nnp_0_3_0_1 + u_0_3_0 + x_0_3_0_1_AMD + x_0_3_0_1_AMGN
 + x_0_3_0_1_ASML + x_0_3_0_1_DLTR + x_0_3_0_1_MTCH + x_0_3_0_1_NFLX
 + x_0_3_0_1_QCOM + x_0_3_0_1_SBUX + x_0_3_0_1_TSLA + x_0_3_0_1_VRTX >= 0
nnp_constr._in_0_3_0_2: nnp_0_3_0_2 + u_0_3_0 + x_0_3_0_2_AMD + x_0_3_0_2_AMGN
 + x_0_3_0_2_ASML + x_0_3_0_2_DLTR + x_0_3_0_2_MTCH + x_0_3_0_2_NFLX
 + x_0_3_0_2_QCOM + x_0_3_0_2_SBUX + x_0_3_0_2_TSLA + x_0_3_0_2_VRTX >= 0
nnp_constr._in_0_3_0_3: nnp_0_3_0_3 + u_0_3_0 + x_0_3_0_3_AMD + x_0_3_0_3_AMGN
 + x_0_3_0_3_ASML + x_0_3_0_3_DLTR + x_0_3_0_3_MTCH + x_0_3_0_3_NFLX
 + x_0_3_0_3_QCOM + x_0_3_0_3_SBUX + x_0_3_0_3_TSLA + x_0_3_0_3_VRTX >= 0
nnp_constr._in_0_3_0_4: nnp_0_3_0_4 + u_0_3_0 + x_0_3_0_4_AMD + x_0_3_0_4_AMGN
 + x_0_3_0_4_ASML + x_0_3_0_4_DLTR + x_0_3_0_4_MTCH + x_0_3_0_4_NFLX
 + x_0_3_0_4_QCOM + x_0_3_0_4_SBUX + x_0_3_0_4_TSLA + x_0_3_0_4_VRTX >= 0
nnp_constr._in_0_3_0_5: nnp_0_3_0_5 + u_0_3_0 + x_0_3_0_5_AMD + x_0_3_0_5_AMGN
 + x_0_3_0_5_ASML + x_0_3_0_5_DLTR + x_0_3_0_5_MTCH + x_0_3_0_5_NFLX
 + x_0_3_0_5_QCOM + x_0_3_0_5_SBUX + x_0_3_0_5_TSLA + x_0_3_0_5_VRTX >= 0
nnp_constr._in_0_3_1: nnp_0_3_1 - 0.5 nnp_0_3_1_0 - 0.5 nnp_0_3_1_1
 - 0.5 nnp_0_3_1_2 - 0.5 nnp_0_3_1_3 - 0.5 nnp_0_3_1_4 - 0.5 nnp_0_3_1_5
 + u_0_3 - 0.3 u_0_3_1 + 0.116666666667 x_0_3_1_0_AMD
 + 0.116666666667 x_0_3_1_0_AMGN + 0.116666666667 x_0_3_1_0_ASML
 + 0.116666666667 x_0_3_1_0_DLTR + 0.116666666667 x_0_3_1_0_MTCH
 + 0.116666666667 x_0_3_1_0_NFLX + 0.116666666667 x_0_3_1_0_QCOM
 + 0.116666666667 x_0_3_1_0_SBUX + 0.116666666667 x_0_3_1_0_TSLA
 + 0.116666666667 x_0_3_1_0_VRTX + 0.116666666667 x_0_3_1_1_AMD
 + 0.116666666667 x_0_3_1_1_AMGN + 0.116666666667 x_0_3_1_1_ASML
 + 0.116666666667 x_0_3_1_1_DLTR + 0.116666666667 x_0_3_1_1_MTCH
 + 0.116666666667 x_0_3_1_1_NFLX + 0.116666666667 x_0_3_1_1_QCOM
 + 0.116666666667 x_0_3_1_1_SBUX + 0.116666666667 x_0_3_1_1_TSLA
 + 0.116666666667 x_0_3_1_1_VRTX + 0.116666666667 x_0_3_1_2_AMD
 + 0.116666666667 x_0_3_1_2_AMGN + 0.116666666667 x_0_3_1_2_ASML
 + 0.116666666667 x_0_3_1_2_DLTR + 0.116666666667 x_0_3_1_2_MTCH
 + 0.116666666667 x_0_3_1_2_NFLX + 0.116666666667 x_0_3_1_2_QCOM
 + 0.116666666667 x_0_3_1_2_SBUX + 0.116666666667 x_0_3_1_2_TSLA
 + 0.116666666667 x_0_3_1_2_VRTX + 0.116666666667 x_0_3_1_3_AMD
 + 0.116666666667 x_0_3_1_3_AMGN + 0.116666666667 x_0_3_1_3_ASML
 + 0.116666666667 x_0_3_1_3_DLTR + 0.116666666667 x_0_3_1_3_MTCH
 + 0.116666666667 x_0_3_1_3_NFLX + 0.116666666667 x_0_3_1_3_QCOM
 + 0.116666666667 x_0_3_1_3_SBUX + 0.116666666667 x_0_3_1_3_TSLA
 + 0.116666666667 x_0_3_1_3_VRTX + 0.116666666667 x_0_3_1_4_AMD
 + 0.116666666667 x_0_3_1_4_AMGN + 0.116666666667 x_0_3_1_4_ASML
 + 0.116666666667 x_0_3_1_4_DLTR + 0.116666666667 x_0_3_1_4_MTCH
 + 0.116666666667 x_0_3_1_4_NFLX + 0.116666666667 x_0_3_1_4_QCOM
 + 0.116666666667 x_0_3_1_4_SBUX + 0.116666666667 x_0_3_1_4_TSLA
 + 0.116666666667 x_0_3_1_4_VRTX + 0.116666666667 x_0_3_1_5_AMD
 + 0.116666666667 x_0_3_1_5_AMGN + 0.116666666667 x_0_3_1_5_ASML
 + 0.116666666667 x_0_3_1_5_DLTR + 0.116666666667 x_0_3_1_5_MTCH
 + 0.116666666667 x_0_3_1_5_NFLX + 0.116666666667 x_0_3_1_5_QCOM
 + 0.116666666667 x_0_3_1_5_SBUX + 0.116666666667 x_0_3_1_5_TSLA
 + 0.116666666667 x_0_3_1_5_VRTX + x_0_3_1_AMD + x_0_3_1_AMGN + x_0_3_1_ASML
 + x_0_3_1_DLTR + x_0_3_1_MTCH + x_0_3_1_NFLX + x_0_3_1_QCOM + x_0_3_1_SBUX
 + x_0_3_1_TSLA + x_0_3_1_VRTX >= 0
nnp_constr._in_0_3_1_0: nnp_0_3_1_0 + u_0_3_1 + x_0_3_1_0_AMD + x_0_3_1_0_AMGN
 + x_0_3_1_0_ASML + x_0_3_1_0_DLTR + x_0_3_1_0_MTCH + x_0_3_1_0_NFLX
 + x_0_3_1_0_QCOM + x_0_3_1_0_SBUX + x_0_3_1_0_TSLA + x_0_3_1_0_VRTX >= 0
nnp_constr._in_0_3_1_1: nnp_0_3_1_1 + u_0_3_1 + x_0_3_1_1_AMD + x_0_3_1_1_AMGN
 + x_0_3_1_1_ASML + x_0_3_1_1_DLTR + x_0_3_1_1_MTCH + x_0_3_1_1_NFLX
 + x_0_3_1_1_QCOM + x_0_3_1_1_SBUX + x_0_3_1_1_TSLA + x_0_3_1_1_VRTX >= 0
nnp_constr._in_0_3_1_2: nnp_0_3_1_2 + u_0_3_1 + x_0_3_1_2_AMD + x_0_3_1_2_AMGN
 + x_0_3_1_2_ASML + x_0_3_1_2_DLTR + x_0_3_1_2_MTCH + x_0_3_1_2_NFLX
 + x_0_3_1_2_QCOM + x_0_3_1_2_SBUX + x_0_3_1_2_TSLA + x_0_3_1_2_VRTX >= 0
nnp_constr._in_0_3_1_3: nnp_0_3_1_3 + u_0_3_1 + x_0_3_1_3_AMD + x_0_3_1_3_AMGN
 + x_0_3_1_3_ASML + x_0_3_1_3_DLTR + x_0_3_1_3_MTCH + x_0_3_1_3_NFLX
 + x_0_3_1_3_QCOM + x_0_3_1_3_SBUX + x_0_3_1_3_TSLA + x_0_3_1_3_VRTX >= 0
nnp_constr._in_0_3_1_4: nnp_0_3_1_4 + u_0_3_1 + x_0_3_1_4_AMD + x_0_3_1_4_AMGN
 + x_0_3_1_4_ASML + x_0_3_1_4_DLTR + x_0_3_1_4_MTCH + x_0_3_1_4_NFLX
 + x_0_3_1_4_QCOM + x_0_3_1_4_SBUX + x_0_3_1_4_TSLA + x_0_3_1_4_VRTX >= 0
nnp_constr._in_0_3_1_5: nnp_0_3_1_5 + u_0_3_1 + x_0_3_1_5_AMD + x_0_3_1_5_AMGN
 + x_0_3_1_5_ASML + x_0_3_1_5_DLTR + x_0_3_1_5_MTCH + x_0_3_1_5_NFLX
 + x_0_3_1_5_QCOM + x_0_3_1_5_SBUX + x_0_3_1_5_TSLA + x_0_3_1_5_VRTX >= 0
nnp_constr._in_0_3_2: nnp_0_3_2 - 0.5 nnp_0_3_2_0 - 0.5 nnp_0_3_2_1
 - 0.5 nnp_0_3_2_2 - 0.5 nnp_0_3_2_3 - 0.5 nnp_0_3_2_4 - 0.5 nnp_0_3_2_5
 + u_0_3 - 0.3 u_0_3_2 + 0.116666666667 x_0_3_2_0_AMD
 + 0.116666666667 x_0_3_2_0_AMGN + 0.116666666667 x_0_3_2_0_ASML
 + 0.116666666667 x_0_3_2_0_DLTR + 0.116666666667 x_0_3_2_0_MTCH
 + 0.116666666667 x_0_3_2_0_NFLX + 0.116666666667 x_0_3_2_0_QCOM
 + 0.116666666667 x_0_3_2_0_SBUX + 0.116666666667 x_0_3_2_0_TSLA
 + 0.116666666667 x_0_3_2_0_VRTX + 0.116666666667 x_0_3_2_1_AMD
 + 0.116666666667 x_0_3_2_1_AMGN + 0.116666666667 x_0_3_2_1_ASML
 + 0.116666666667 x_0_3_2_1_DLTR + 0.116666666667 x_0_3_2_1_MTCH
 + 0.116666666667 x_0_3_2_1_NFLX + 0.116666666667 x_0_3_2_1_QCOM
 + 0.116666666667 x_0_3_2_1_SBUX + 0.116666666667 x_0_3_2_1_TSLA
 + 0.116666666667 x_0_3_2_1_VRTX + 0.116666666667 x_0_3_2_2_AMD
 + 0.116666666667 x_0_3_2_2_AMGN + 0.116666666667 x_0_3_2_2_ASML
 + 0.116666666667 x_0_3_2_2_DLTR + 0.116666666667 x_0_3_2_2_MTCH
 + 0.116666666667 x_0_3_2_2_NFLX + 0.116666666667 x_0_3_2_2_QCOM
 + 0.116666666667 x_0_3_2_2_SBUX + 0.116666666667 x_0_3_2_2_TSLA
 + 0.116666666667 x_0_3_2_2_VRTX + 0.116666666667 x_0_3_2_3_AMD
 + 0.116666666667 x_0_3_2_3_AMGN + 0.116666666667 x_0_3_2_3_ASML
 + 0.116666666667 x_0_3_2_3_DLTR + 0.116666666667 x_0_3_2_3_MTCH
 + 0.116666666667 x_0_3_2_3_NFLX + 0.116666666667 x_0_3_2_3_QCOM
 + 0.116666666667 x_0_3_2_3_SBUX + 0.116666666667 x_0_3_2_3_TSLA
 + 0.116666666667 x_0_3_2_3_VRTX + 0.116666666667 x_0_3_2_4_AMD
 + 0.116666666667 x_0_3_2_4_AMGN + 0.116666666667 x_0_3_2_4_ASML
 + 0.116666666667 x_0_3_2_4_DLTR + 0.116666666667 x_0_3_2_4_MTCH
 + 0.116666666667 x_0_3_2_4_NFLX + 0.116666666667 x_0_3_2_4_QCOM
 + 0.116666666667 x_0_3_2_4_SBUX + 0.116666666667 x_0_3_2_4_TSLA
 + 0.116666666667 x_0_3_2_4_VRTX + 0.116666666667 x_0_3_2_5_AMD
 + 0.116666666667 x_0_3_2_5_AMGN + 0.116666666667 x_0_3_2_5_ASML
 + 0.116666666667 x_0_3_2_5_DLTR + 0.116666666667 x_0_3_2_5_MTCH
 + 0.116666666667 x_0_3_2_5_NFLX + 0.116666666667 x_0_3_2_5_QCOM
 + 0.116666666667 x_0_3_2_5_SBUX + 0.116666666667 x_0_3_2_5_TSLA
 + 0.116666666667 x_0_3_2_5_VRTX + x_0_3_2_AMD + x_0_3_2_AMGN + x_0_3_2_ASML
 + x_0_3_2_DLTR + x_0_3_2_MTCH + x_0_3_2_NFLX + x_0_3_2_QCOM + x_0_3_2_SBUX
 + x_0_3_2_TSLA + x_0_3_2_VRTX >= 0
nnp_constr._in_0_3_2_0: nnp_0_3_2_0 + u_0_3_2 + x_0_3_2_0_AMD + x_0_3_2_0_AMGN
 + x_0_3_2_0_ASML + x_0_3_2_0_DLTR + x_0_3_2_0_MTCH + x_0_3_2_0_NFLX
 + x_0_3_2_0_QCOM + x_0_3_2_0_SBUX + x_0_3_2_0_TSLA + x_0_3_2_0_VRTX >= 0
nnp_constr._in_0_3_2_1: nnp_0_3_2_1 + u_0_3_2 + x_0_3_2_1_AMD + x_0_3_2_1_AMGN
 + x_0_3_2_1_ASML + x_0_3_2_1_DLTR + x_0_3_2_1_MTCH + x_0_3_2_1_NFLX
 + x_0_3_2_1_QCOM + x_0_3_2_1_SBUX + x_0_3_2_1_TSLA + x_0_3_2_1_VRTX >= 0
nnp_constr._in_0_3_2_2: nnp_0_3_2_2 + u_0_3_2 + x_0_3_2_2_AMD + x_0_3_2_2_AMGN
 + x_0_3_2_2_ASML + x_0_3_2_2_DLTR + x_0_3_2_2_MTCH + x_0_3_2_2_NFLX
 + x_0_3_2_2_QCOM + x_0_3_2_2_SBUX + x_0_3_2_2_TSLA + x_0_3_2_2_VRTX >= 0
nnp_constr._in_0_3_2_3: nnp_0_3_2_3 + u_0_3_2 + x_0_3_2_3_AMD + x_0_3_2_3_AMGN
 + x_0_3_2_3_ASML + x_0_3_2_3_DLTR + x_0_3_2_3_MTCH + x_0_3_2_3_NFLX
 + x_0_3_2_3_QCOM + x_0_3_2_3_SBUX + x_0_3_2_3_TSLA + x_0_3_2_3_VRTX >= 0
nnp_constr._in_0_3_2_4: nnp_0_3_2_4 + u_0_3_2 + x_0_3_2_4_AMD + x_0_3_2_4_AMGN
 + x_0_3_2_4_ASML + x_0_3_2_4_DLTR + x_0_3_2_4_MTCH + x_0_3_2_4_NFLX
 + x_0_3_2_4_QCOM + x_0_3_2_4_SBUX + x_0_3_2_4_TSLA + x_0_3_2_4_VRTX >= 0
nnp_constr._in_0_3_2_5: nnp_0_3_2_5 + u_0_3_2 + x_0_3_2_5_AMD + x_0_3_2_5_AMGN
 + x_0_3_2_5_ASML + x_0_3_2_5_DLTR + x_0_3_2_5_MTCH + x_0_3_2_5_NFLX
 + x_0_3_2_5_QCOM + x_0_3_2_5_SBUX + x_0_3_2_5_TSLA + x_0_3_2_5_VRTX >= 0
nnp_constr._in_0_3_3: nnp_0_3_3 - 0.5 nnp_0_3_3_0 - 0.5 nnp_0_3_3_1
 - 0.5 nnp_0_3_3_2 - 0.5 nnp_0_3_3_3 - 0.5 nnp_0_3_3_4 - 0.5 nnp_0_3_3_5
 + u_0_3 - 0.3 u_0_3_3 + 0.116666666667 x_0_3_3_0_AMD
 + 0.116666666667 x_0_3_3_0_AMGN + 0.116666666667 x_0_3_3_0_ASML
 + 0.116666666667 x_0_3_3_0_DLTR + 0.116666666667 x_0_3_3_0_MTCH
 + 0.116666666667 x_0_3_3_0_NFLX + 0.116666666667 x_0_3_3_0_QCOM
 + 0.116666666667 x_0_3_3_0_SBUX + 0.116666666667 x_0_3_3_0_TSLA
 + 0.116666666667 x_0_3_3_0_VRTX + 0.116666666667 x_0_3_3_1_AMD
 + 0.116666666667 x_0_3_3_1_AMGN + 0.116666666667 x_0_3_3_1_ASML
 + 0.116666666667 x_0_3_3_1_DLTR + 0.116666666667 x_0_3_3_1_MTCH
 + 0.116666666667 x_0_3_3_1_NFLX + 0.116666666667 x_0_3_3_1_QCOM
 + 0.116666666667 x_0_3_3_1_SBUX + 0.116666666667 x_0_3_3_1_TSLA
 + 0.116666666667 x_0_3_3_1_VRTX + 0.116666666667 x_0_3_3_2_AMD
 + 0.116666666667 x_0_3_3_2_AMGN + 0.116666666667 x_0_3_3_2_ASML
 + 0.116666666667 x_0_3_3_2_DLTR + 0.116666666667 x_0_3_3_2_MTCH
 + 0.116666666667 x_0_3_3_2_NFLX + 0.116666666667 x_0_3_3_2_QCOM
 + 0.116666666667 x_0_3_3_2_SBUX + 0.116666666667 x_0_3_3_2_TSLA
 + 0.116666666667 x_0_3_3_2_VRTX + 0.116666666667 x_0_3_3_3_AMD
 + 0.116666666667 x_0_3_3_3_AMGN + 0.116666666667 x_0_3_3_3_ASML
 + 0.116666666667 x_0_3_3_3_DLTR + 0.116666666667 x_0_3_3_3_MTCH
 + 0.116666666667 x_0_3_3_3_NFLX + 0.116666666667 x_0_3_3_3_QCOM
 + 0.116666666667 x_0_3_3_3_SBUX + 0.116666666667 x_0_3_3_3_TSLA
 + 0.116666666667 x_0_3_3_3_VRTX + 0.116666666667 x_0_3_3_4_AMD
 + 0.116666666667 x_0_3_3_4_AMGN + 0.116666666667 x_0_3_3_4_ASML
 + 0.116666666667 x_0_3_3_4_DLTR + 0.116666666667 x_0_3_3_4_MTCH
 + 0.116666666667 x_0_3_3_4_NFLX + 0.116666666667 x_0_3_3_4_QCOM
 + 0.116666666667 x_0_3_3_4_SBUX + 0.116666666667 x_0_3_3_4_TSLA
 + 0.116666666667 x_0_3_3_4_VRTX + 0.116666666667 x_0_3_3_5_AMD
 + 0.116666666667 x_0_3_3_5_AMGN + 0.116666666667 x_0_3_3_5_ASML
 + 0.116666666667 x_0_3_3_5_DLTR + 0.116666666667 x_0_3_3_5_MTCH
 + 0.116666666667 x_0_3_3_5_NFLX + 0.116666666667 x_0_3_3_5_QCOM
 + 0.116666666667 x_0_3_3_5_SBUX + 0.116666666667 x_0_3_3_5_TSLA
 + 0.116666666667 x_0_3_3_5_VRTX + x_0_3_3_AMD + x_0_3_3_AMGN + x_0_3_3_ASML
 + x_0_3_3_DLTR + x_0_3_3_MTCH + x_0_3_3_NFLX + x_0_3_3_QCOM + x_0_3_3_SBUX
 + x_0_3_3_TSLA + x_0_3_3_VRTX >= 0
nnp_constr._in_0_3_3_0: nnp_0_3_3_0 + u_0_3_3 + x_0_3_3_0_AMD + x_0_3_3_0_AMGN
 + x_0_3_3_0_ASML + x_0_3_3_0_DLTR + x_0_3_3_0_MTCH + x_0_3_3_0_NFLX
 + x_0_3_3_0_QCOM + x_0_3_3_0_SBUX + x_0_3_3_0_TSLA + x_0_3_3_0_VRTX >= 0
nnp_constr._in_0_3_3_1: nnp_0_3_3_1 + u_0_3_3 + x_0_3_3_1_AMD + x_0_3_3_1_AMGN
 + x_0_3_3_1_ASML + x_0_3_3_1_DLTR + x_0_3_3_1_MTCH + x_0_3_3_1_NFLX
 + x_0_3_3_1_QCOM + x_0_3_3_1_SBUX + x_0_3_3_1_TSLA + x_0_3_3_1_VRTX >= 0
nnp_constr._in_0_3_3_2: nnp_0_3_3_2 + u_0_3_3 + x_0_3_3_2_AMD + x_0_3_3_2_AMGN
 + x_0_3_3_2_ASML + x_0_3_3_2_DLTR + x_0_3_3_2_MTCH + x_0_3_3_2_NFLX
 + x_0_3_3_2_QCOM + x_0_3_3_2_SBUX + x_0_3_3_2_TSLA + x_0_3_3_2_VRTX >= 0
nnp_constr._in_0_3_3_3: nnp_0_3_3_3 + u_0_3_3 + x_0_3_3_3_AMD + x_0_3_3_3_AMGN
 + x_0_3_3_3_ASML + x_0_3_3_3_DLTR + x_0_3_3_3_MTCH + x_0_3_3_3_NFLX
 + x_0_3_3_3_QCOM + x_0_3_3_3_SBUX + x_0_3_3_3_TSLA + x_0_3_3_3_VRTX >= 0
nnp_constr._in_0_3_3_4: nnp_0_3_3_4 + u_0_3_3 + x_0_3_3_4_AMD + x_0_3_3_4_AMGN
 + x_0_3_3_4_ASML + x_0_3_3_4_DLTR + x_0_3_3_4_MTCH + x_0_3_3_4_NFLX
 + x_0_3_3_4_QCOM + x_0_3_3_4_SBUX + x_0_3_3_4_TSLA + x_0_3_3_4_VRTX >= 0
nnp_constr._in_0_3_3_5: nnp_0_3_3_5 + u_0_3_3 + x_0_3_3_5_AMD + x_0_3_3_5_AMGN
 + x_0_3_3_5_ASML + x_0_3_3_5_DLTR + x_0_3_3_5_MTCH + x_0_3_3_5_NFLX
 + x_0_3_3_5_QCOM + x_0_3_3_5_SBUX + x_0_3_3_5_TSLA + x_0_3_3_5_VRTX >= 0
nnp_constr._in_0_3_4: nnp_0_3_4 - 0.5 nnp_0_3_4_0 - 0.5 nnp_0_3_4_1
 - 0.5 nnp_0_3_4_2 - 0.5 nnp_0_3_4_3 - 0.5 nnp_0_3_4_4 - 0.5 nnp_0_3_4_5
 + u_0_3 - 0.3 u_0_3_4 + 0.116666666667 x_0_3_4_0_AMD
 + 0.116666666667 x_0_3_4_0_AMGN + 0.116666666667 x_0_3_4_0_ASML
 + 0.116666666667 x_0_3_4_0_DLTR + 0.116666666667 x_0_3_4_0_MTCH
 + 0.116666666667 x_0_3_4_0_NFLX + 0.116666666667 x_0_3_4_0_QCOM
 + 0.116666666667 x_0_3_4_0_SBUX + 0.116666666667 x_0_3_4_0_TSLA
 + 0.116666666667 x_0_3_4_0_VRTX + 0.116666666667 x_0_3_4_1_AMD
 + 0.116666666667 x_0_3_4_1_AMGN + 0.116666666667 x_0_3_4_1_ASML
 + 0.116666666667 x_0_3_4_1_DLTR + 0.116666666667 x_0_3_4_1_MTCH
 + 0.116666666667 x_0_3_4_1_NFLX + 0.116666666667 x_0_3_4_1_QCOM
 + 0.116666666667 x_0_3_4_1_SBUX + 0.116666666667 x_0_3_4_1_TSLA
 + 0.116666666667 x_0_3_4_1_VRTX + 0.116666666667 x_0_3_4_2_AMD
 + 0.116666666667 x_0_3_4_2_AMGN + 0.116666666667 x_0_3_4_2_ASML
 + 0.116666666667 x_0_3_4_2_DLTR + 0.116666666667 x_0_3_4_2_MTCH
 + 0.116666666667 x_0_3_4_2_NFLX + 0.116666666667 x_0_3_4_2_QCOM
 + 0.116666666667 x_0_3_4_2_SBUX + 0.116666666667 x_0_3_4_2_TSLA
 + 0.116666666667 x_0_3_4_2_VRTX + 0.116666666667 x_0_3_4_3_AMD
 + 0.116666666667 x_0_3_4_3_AMGN + 0.116666666667 x_0_3_4_3_ASML
 + 0.116666666667 x_0_3_4_3_DLTR + 0.116666666667 x_0_3_4_3_MTCH
 + 0.116666666667 x_0_3_4_3_NFLX + 0.116666666667 x_0_3_4_3_QCOM
 + 0.116666666667 x_0_3_4_3_SBUX + 0.116666666667 x_0_3_4_3_TSLA
 + 0.116666666667 x_0_3_4_3_VRTX + 0.116666666667 x_0_3_4_4_AMD
 + 0.116666666667 x_0_3_4_4_AMGN + 0.116666666667 x_0_3_4_4_ASML
 + 0.116666666667 x_0_3_4_4_DLTR + 0.116666666667 x_0_3_4_4_MTCH
 + 0.116666666667 x_0_3_4_4_NFLX + 0.116666666667 x_0_3_4_4_QCOM
 + 0.116666666667 x_0_3_4_4_SBUX + 0.116666666667 x_0_3_4_4_TSLA
 + 0.116666666667 x_0_3_4_4_VRTX + 0.116666666667 x_0_3_4_5_AMD
 + 0.116666666667 x_0_3_4_5_AMGN + 0.116666666667 x_0_3_4_5_ASML
 + 0.116666666667 x_0_3_4_5_DLTR + 0.116666666667 x_0_3_4_5_MTCH
 + 0.116666666667 x_0_3_4_5_NFLX + 0.116666666667 x_0_3_4_5_QCOM
 + 0.116666666667 x_0_3_4_5_SBUX + 0.116666666667 x_0_3_4_5_TSLA
 + 0.116666666667 x_0_3_4_5_VRTX + x_0_3_4_AMD + x_0_3_4_AMGN + x_0_3_4_ASML
 + x_0_3_4_DLTR + x_0_3_4_MTCH + x_0_3_4_NFLX + x_0_3_4_QCOM + x_0_3_4_SBUX
 + x_0_3_4_TSLA + x_0_3_4_VRTX >= 0
nnp_constr._in_0_3_4_0: nnp_0_3_4_0 + u_0_3_4 + x_0_3_4_0_AMD + x_0_3_4_0_AMGN
 + x_0_3_4_0_ASML + x_0_3_4_0_DLTR + x_0_3_4_0_MTCH + x_0_3_4_0_NFLX
 + x_0_3_4_0_QCOM + x_0_3_4_0_SBUX + x_0_3_4_0_TSLA + x_0_3_4_0_VRTX >= 0
nnp_constr._in_0_3_4_1: nnp_0_3_4_1 + u_0_3_4 + x_0_3_4_1_AMD + x_0_3_4_1_AMGN
 + x_0_3_4_1_ASML + x_0_3_4_1_DLTR + x_0_3_4_1_MTCH + x_0_3_4_1_NFLX
 + x_0_3_4_1_QCOM + x_0_3_4_1_SBUX + x_0_3_4_1_TSLA + x_0_3_4_1_VRTX >= 0
nnp_constr._in_0_3_4_2: nnp_0_3_4_2 + u_0_3_4 + x_0_3_4_2_AMD + x_0_3_4_2_AMGN
 + x_0_3_4_2_ASML + x_0_3_4_2_DLTR + x_0_3_4_2_MTCH + x_0_3_4_2_NFLX
 + x_0_3_4_2_QCOM + x_0_3_4_2_SBUX + x_0_3_4_2_TSLA + x_0_3_4_2_VRTX >= 0
nnp_constr._in_0_3_4_3: nnp_0_3_4_3 + u_0_3_4 + x_0_3_4_3_AMD + x_0_3_4_3_AMGN
 + x_0_3_4_3_ASML + x_0_3_4_3_DLTR + x_0_3_4_3_MTCH + x_0_3_4_3_NFLX
 + x_0_3_4_3_QCOM + x_0_3_4_3_SBUX + x_0_3_4_3_TSLA + x_0_3_4_3_VRTX >= 0
nnp_constr._in_0_3_4_4: nnp_0_3_4_4 + u_0_3_4 + x_0_3_4_4_AMD + x_0_3_4_4_AMGN
 + x_0_3_4_4_ASML + x_0_3_4_4_DLTR + x_0_3_4_4_MTCH + x_0_3_4_4_NFLX
 + x_0_3_4_4_QCOM + x_0_3_4_4_SBUX + x_0_3_4_4_TSLA + x_0_3_4_4_VRTX >= 0
nnp_constr._in_0_3_4_5: nnp_0_3_4_5 + u_0_3_4 + x_0_3_4_5_AMD + x_0_3_4_5_AMGN
 + x_0_3_4_5_ASML + x_0_3_4_5_DLTR + x_0_3_4_5_MTCH + x_0_3_4_5_NFLX
 + x_0_3_4_5_QCOM + x_0_3_4_5_SBUX + x_0_3_4_5_TSLA + x_0_3_4_5_VRTX >= 0
nnp_constr._in_0_3_5: nnp_0_3_5 - 0.5 nnp_0_3_5_0 - 0.5 nnp_0_3_5_1
 - 0.5 nnp_0_3_5_2 - 0.5 nnp_0_3_5_3 - 0.5 nnp_0_3_5_4 - 0.5 nnp_0_3_5_5
 + u_0_3 - 0.3 u_0_3_5 + 0.116666666667 x_0_3_5_0_AMD
 + 0.116666666667 x_0_3_5_0_AMGN + 0.116666666667 x_0_3_5_0_ASML
 + 0.116666666667 x_0_3_5_0_DLTR + 0.116666666667 x_0_3_5_0_MTCH
 + 0.116666666667 x_0_3_5_0_NFLX + 0.116666666667 x_0_3_5_0_QCOM
 + 0.116666666667 x_0_3_5_0_SBUX + 0.116666666667 x_0_3_5_0_TSLA
 + 0.116666666667 x_0_3_5_0_VRTX + 0.116666666667 x_0_3_5_1_AMD
 + 0.116666666667 x_0_3_5_1_AMGN + 0.116666666667 x_0_3_5_1_ASML
 + 0.116666666667 x_0_3_5_1_DLTR + 0.116666666667 x_0_3_5_1_MTCH
 + 0.116666666667 x_0_3_5_1_NFLX + 0.116666666667 x_0_3_5_1_QCOM
 + 0.116666666667 x_0_3_5_1_SBUX + 0.116666666667 x_0_3_5_1_TSLA
 + 0.116666666667 x_0_3_5_1_VRTX + 0.116666666667 x_0_3_5_2_AMD
 + 0.116666666667 x_0_3_5_2_AMGN + 0.116666666667 x_0_3_5_2_ASML
 + 0.116666666667 x_0_3_5_2_DLTR + 0.116666666667 x_0_3_5_2_MTCH
 + 0.116666666667 x_0_3_5_2_NFLX + 0.116666666667 x_0_3_5_2_QCOM
 + 0.116666666667 x_0_3_5_2_SBUX + 0.116666666667 x_0_3_5_2_TSLA
 + 0.116666666667 x_0_3_5_2_VRTX + 0.116666666667 x_0_3_5_3_AMD
 + 0.116666666667 x_0_3_5_3_AMGN + 0.116666666667 x_0_3_5_3_ASML
 + 0.116666666667 x_0_3_5_3_DLTR + 0.116666666667 x_0_3_5_3_MTCH
 + 0.116666666667 x_0_3_5_3_NFLX + 0.116666666667 x_0_3_5_3_QCOM
 + 0.116666666667 x_0_3_5_3_SBUX + 0.116666666667 x_0_3_5_3_TSLA
 + 0.116666666667 x_0_3_5_3_VRTX + 0.116666666667 x_0_3_5_4_AMD
 + 0.116666666667 x_0_3_5_4_AMGN + 0.116666666667 x_0_3_5_4_ASML
 + 0.116666666667 x_0_3_5_4_DLTR + 0.116666666667 x_0_3_5_4_MTCH
 + 0.116666666667 x_0_3_5_4_NFLX + 0.116666666667 x_0_3_5_4_QCOM
 + 0.116666666667 x_0_3_5_4_SBUX + 0.116666666667 x_0_3_5_4_TSLA
 + 0.116666666667 x_0_3_5_4_VRTX + 0.116666666667 x_0_3_5_5_AMD
 + 0.116666666667 x_0_3_5_5_AMGN + 0.116666666667 x_0_3_5_5_ASML
 + 0.116666666667 x_0_3_5_5_DLTR + 0.116666666667 x_0_3_5_5_MTCH
 + 0.116666666667 x_0_3_5_5_NFLX + 0.116666666667 x_0_3_5_5_QCOM
 + 0.116666666667 x_0_3_5_5_SBUX + 0.116666666667 x_0_3_5_5_TSLA
 + 0.116666666667 x_0_3_5_5_VRTX + x_0_3_5_AMD + x_0_3_5_AMGN + x_0_3_5_ASML
 + x_0_3_5_DLTR + x_0_3_5_MTCH + x_0_3_5_NFLX + x_0_3_5_QCOM + x_0_3_5_SBUX
 + x_0_3_5_TSLA + x_0_3_5_VRTX >= 0
nnp_constr._in_0_3_5_0: nnp_0_3_5_0 + u_0_3_5 + x_0_3_5_0_AMD + x_0_3_5_0_AMGN
 + x_0_3_5_0_ASML + x_0_3_5_0_DLTR + x_0_3_5_0_MTCH + x_0_3_5_0_NFLX
 + x_0_3_5_0_QCOM + x_0_3_5_0_SBUX + x_0_3_5_0_TSLA + x_0_3_5_0_VRTX >= 0
nnp_constr._in_0_3_5_1: nnp_0_3_5_1 + u_0_3_5 + x_0_3_5_1_AMD + x_0_3_5_1_AMGN
 + x_0_3_5_1_ASML + x_0_3_5_1_DLTR + x_0_3_5_1_MTCH + x_0_3_5_1_NFLX
 + x_0_3_5_1_QCOM + x_0_3_5_1_SBUX + x_0_3_5_1_TSLA + x_0_3_5_1_VRTX >= 0
nnp_constr._in_0_3_5_2: nnp_0_3_5_2 + u_0_3_5 + x_0_3_5_2_AMD + x_0_3_5_2_AMGN
 + x_0_3_5_2_ASML + x_0_3_5_2_DLTR + x_0_3_5_2_MTCH + x_0_3_5_2_NFLX
 + x_0_3_5_2_QCOM + x_0_3_5_2_SBUX + x_0_3_5_2_TSLA + x_0_3_5_2_VRTX >= 0
nnp_constr._in_0_3_5_3: nnp_0_3_5_3 + u_0_3_5 + x_0_3_5_3_AMD + x_0_3_5_3_AMGN
 + x_0_3_5_3_ASML + x_0_3_5_3_DLTR + x_0_3_5_3_MTCH + x_0_3_5_3_NFLX
 + x_0_3_5_3_QCOM + x_0_3_5_3_SBUX + x_0_3_5_3_TSLA + x_0_3_5_3_VRTX >= 0
nnp_constr._in_0_3_5_4: nnp_0_3_5_4 + u_0_3_5 + x_0_3_5_4_AMD + x_0_3_5_4_AMGN
 + x_0_3_5_4_ASML + x_0_3_5_4_DLTR + x_0_3_5_4_MTCH + x_0_3_5_4_NFLX
 + x_0_3_5_4_QCOM + x_0_3_5_4_SBUX + x_0_3_5_4_TSLA + x_0_3_5_4_VRTX >= 0
nnp_constr._in_0_3_5_5: nnp_0_3_5_5 + u_0_3_5 + x_0_3_5_5_AMD + x_0_3_5_5_AMGN
 + x_0_3_5_5_ASML + x_0_3_5_5_DLTR + x_0_3_5_5_MTCH + x_0_3_5_5_NFLX
 + x_0_3_5_5_QCOM + x_0_3_5_5_SBUX + x_0_3_5_5_TSLA + x_0_3_5_5_VRTX >= 0
nnp_constr._in_0_3_6: nnp_0_3_6 - 0.5 nnp_0_3_6_0 - 0.5 nnp_0_3_6_1
 - 0.5 nnp_0_3_6_2 - 0.5 nnp_0_3_6_3 - 0.5 nnp_0_3_6_4 - 0.5 nnp_0_3_6_5
 + u_0_3 - 0.3 u_0_3_6 + 0.116666666667 x_0_3_6_0_AMD
 + 0.116666666667 x_0_3_6_0_AMGN + 0.116666666667 x_0_3_6_0_ASML
 + 0.116666666667 x_0_3_6_0_DLTR + 0.116666666667 x_0_3_6_0_MTCH
 + 0.116666666667 x_0_3_6_0_NFLX + 0.116666666667 x_0_3_6_0_QCOM
 + 0.116666666667 x_0_3_6_0_SBUX + 0.116666666667 x_0_3_6_0_TSLA
 + 0.116666666667 x_0_3_6_0_VRTX + 0.116666666667 x_0_3_6_1_AMD
 + 0.116666666667 x_0_3_6_1_AMGN + 0.116666666667 x_0_3_6_1_ASML
 + 0.116666666667 x_0_3_6_1_DLTR + 0.116666666667 x_0_3_6_1_MTCH
 + 0.116666666667 x_0_3_6_1_NFLX + 0.116666666667 x_0_3_6_1_QCOM
 + 0.116666666667 x_0_3_6_1_SBUX + 0.116666666667 x_0_3_6_1_TSLA
 + 0.116666666667 x_0_3_6_1_VRTX + 0.116666666667 x_0_3_6_2_AMD
 + 0.116666666667 x_0_3_6_2_AMGN + 0.116666666667 x_0_3_6_2_ASML
 + 0.116666666667 x_0_3_6_2_DLTR + 0.116666666667 x_0_3_6_2_MTCH
 + 0.116666666667 x_0_3_6_2_NFLX + 0.116666666667 x_0_3_6_2_QCOM
 + 0.116666666667 x_0_3_6_2_SBUX + 0.116666666667 x_0_3_6_2_TSLA
 + 0.116666666667 x_0_3_6_2_VRTX + 0.116666666667 x_0_3_6_3_AMD
 + 0.116666666667 x_0_3_6_3_AMGN + 0.116666666667 x_0_3_6_3_ASML
 + 0.116666666667 x_0_3_6_3_DLTR + 0.116666666667 x_0_3_6_3_MTCH
 + 0.116666666667 x_0_3_6_3_NFLX + 0.116666666667 x_0_3_6_3_QCOM
 + 0.116666666667 x_0_3_6_3_SBUX + 0.116666666667 x_0_3_6_3_TSLA
 + 0.116666666667 x_0_3_6_3_VRTX + 0.116666666667 x_0_3_6_4_AMD
 + 0.116666666667 x_0_3_6_4_AMGN + 0.116666666667 x_0_3_6_4_ASML
 + 0.116666666667 x_0_3_6_4_DLTR + 0.116666666667 x_0_3_6_4_MTCH
 + 0.116666666667 x_0_3_6_4_NFLX + 0.116666666667 x_0_3_6_4_QCOM
 + 0.116666666667 x_0_3_6_4_SBUX + 0.116666666667 x_0_3_6_4_TSLA
 + 0.116666666667 x_0_3_6_4_VRTX + 0.116666666667 x_0_3_6_5_AMD
 + 0.116666666667 x_0_3_6_5_AMGN + 0.116666666667 x_0_3_6_5_ASML
 + 0.116666666667 x_0_3_6_5_DLTR + 0.116666666667 x_0_3_6_5_MTCH
 + 0.116666666667 x_0_3_6_5_NFLX + 0.116666666667 x_0_3_6_5_QCOM
 + 0.116666666667 x_0_3_6_5_SBUX + 0.116666666667 x_0_3_6_5_TSLA
 + 0.116666666667 x_0_3_6_5_VRTX + x_0_3_6_AMD + x_0_3_6_AMGN + x_0_3_6_ASML
 + x_0_3_6_DLTR + x_0_3_6_MTCH + x_0_3_6_NFLX + x_0_3_6_QCOM + x_0_3_6_SBUX
 + x_0_3_6_TSLA + x_0_3_6_VRTX >= 0
nnp_constr._in_0_3_6_0: nnp_0_3_6_0 + u_0_3_6 + x_0_3_6_0_AMD + x_0_3_6_0_AMGN
 + x_0_3_6_0_ASML + x_0_3_6_0_DLTR + x_0_3_6_0_MTCH + x_0_3_6_0_NFLX
 + x_0_3_6_0_QCOM + x_0_3_6_0_SBUX + x_0_3_6_0_TSLA + x_0_3_6_0_VRTX >= 0
nnp_constr._in_0_3_6_1: nnp_0_3_6_1 + u_0_3_6 + x_0_3_6_1_AMD + x_0_3_6_1_AMGN
 + x_0_3_6_1_ASML + x_0_3_6_1_DLTR + x_0_3_6_1_MTCH + x_0_3_6_1_NFLX
 + x_0_3_6_1_QCOM + x_0_3_6_1_SBUX + x_0_3_6_1_TSLA + x_0_3_6_1_VRTX >= 0
nnp_constr._in_0_3_6_2: nnp_0_3_6_2 + u_0_3_6 + x_0_3_6_2_AMD + x_0_3_6_2_AMGN
 + x_0_3_6_2_ASML + x_0_3_6_2_DLTR + x_0_3_6_2_MTCH + x_0_3_6_2_NFLX
 + x_0_3_6_2_QCOM + x_0_3_6_2_SBUX + x_0_3_6_2_TSLA + x_0_3_6_2_VRTX >= 0
nnp_constr._in_0_3_6_3: nnp_0_3_6_3 + u_0_3_6 + x_0_3_6_3_AMD + x_0_3_6_3_AMGN
 + x_0_3_6_3_ASML + x_0_3_6_3_DLTR + x_0_3_6_3_MTCH + x_0_3_6_3_NFLX
 + x_0_3_6_3_QCOM + x_0_3_6_3_SBUX + x_0_3_6_3_TSLA + x_0_3_6_3_VRTX >= 0
nnp_constr._in_0_3_6_4: nnp_0_3_6_4 + u_0_3_6 + x_0_3_6_4_AMD + x_0_3_6_4_AMGN
 + x_0_3_6_4_ASML + x_0_3_6_4_DLTR + x_0_3_6_4_MTCH + x_0_3_6_4_NFLX
 + x_0_3_6_4_QCOM + x_0_3_6_4_SBUX + x_0_3_6_4_TSLA + x_0_3_6_4_VRTX >= 0
nnp_constr._in_0_3_6_5: nnp_0_3_6_5 + u_0_3_6 + x_0_3_6_5_AMD + x_0_3_6_5_AMGN
 + x_0_3_6_5_ASML + x_0_3_6_5_DLTR + x_0_3_6_5_MTCH + x_0_3_6_5_NFLX
 + x_0_3_6_5_QCOM + x_0_3_6_5_SBUX + x_0_3_6_5_TSLA + x_0_3_6_5_VRTX >= 0
nnp_constr._in_0_3_7: nnp_0_3_7 - 0.5 nnp_0_3_7_0 - 0.5 nnp_0_3_7_1
 - 0.5 nnp_0_3_7_2 - 0.5 nnp_0_3_7_3 - 0.5 nnp_0_3_7_4 - 0.5 nnp_0_3_7_5
 + u_0_3 - 0.3 u_0_3_7 + 0.116666666667 x_0_3_7_0_AMD
 + 0.116666666667 x_0_3_7_0_AMGN + 0.116666666667 x_0_3_7_0_ASML
 + 0.116666666667 x_0_3_7_0_DLTR + 0.116666666667 x_0_3_7_0_MTCH
 + 0.116666666667 x_0_3_7_0_NFLX + 0.116666666667 x_0_3_7_0_QCOM
 + 0.116666666667 x_0_3_7_0_SBUX + 0.116666666667 x_0_3_7_0_TSLA
 + 0.116666666667 x_0_3_7_0_VRTX + 0.116666666667 x_0_3_7_1_AMD
 + 0.116666666667 x_0_3_7_1_AMGN + 0.116666666667 x_0_3_7_1_ASML
 + 0.116666666667 x_0_3_7_1_DLTR + 0.116666666667 x_0_3_7_1_MTCH
 + 0.116666666667 x_0_3_7_1_NFLX + 0.116666666667 x_0_3_7_1_QCOM
 + 0.116666666667 x_0_3_7_1_SBUX + 0.116666666667 x_0_3_7_1_TSLA
 + 0.116666666667 x_0_3_7_1_VRTX + 0.116666666667 x_0_3_7_2_AMD
 + 0.116666666667 x_0_3_7_2_AMGN + 0.116666666667 x_0_3_7_2_ASML
 + 0.116666666667 x_0_3_7_2_DLTR + 0.116666666667 x_0_3_7_2_MTCH
 + 0.116666666667 x_0_3_7_2_NFLX + 0.116666666667 x_0_3_7_2_QCOM
 + 0.116666666667 x_0_3_7_2_SBUX + 0.116666666667 x_0_3_7_2_TSLA
 + 0.116666666667 x_0_3_7_2_VRTX + 0.116666666667 x_0_3_7_3_AMD
 + 0.116666666667 x_0_3_7_3_AMGN + 0.116666666667 x_0_3_7_3_ASML
 + 0.116666666667 x_0_3_7_3_DLTR + 0.116666666667 x_0_3_7_3_MTCH
 + 0.116666666667 x_0_3_7_3_NFLX + 0.116666666667 x_0_3_7_3_QCOM
 + 0.116666666667 x_0_3_7_3_SBUX + 0.116666666667 x_0_3_7_3_TSLA
 + 0.116666666667 x_0_3_7_3_VRTX + 0.116666666667 x_0_3_7_4_AMD
 + 0.116666666667 x_0_3_7_4_AMGN + 0.116666666667 x_0_3_7_4_ASML
 + 0.116666666667 x_0_3_7_4_DLTR + 0.116666666667 x_0_3_7_4_MTCH
 + 0.116666666667 x_0_3_7_4_NFLX + 0.116666666667 x_0_3_7_4_QCOM
 + 0.116666666667 x_0_3_7_4_SBUX + 0.116666666667 x_0_3_7_4_TSLA
 + 0.116666666667 x_0_3_7_4_VRTX + 0.116666666667 x_0_3_7_5_AMD
 + 0.116666666667 x_0_3_7_5_AMGN + 0.116666666667 x_0_3_7_5_ASML
 + 0.116666666667 x_0_3_7_5_DLTR + 0.116666666667 x_0_3_7_5_MTCH
 + 0.116666666667 x_0_3_7_5_NFLX + 0.116666666667 x_0_3_7_5_QCOM
 + 0.116666666667 x_0_3_7_5_SBUX + 0.116666666667 x_0_3_7_5_TSLA
 + 0.116666666667 x_0_3_7_5_VRTX + x_0_3_7_AMD + x_0_3_7_AMGN + x_0_3_7_ASML
 + x_0_3_7_DLTR + x_0_3_7_MTCH + x_0_3_7_NFLX + x_0_3_7_QCOM + x_0_3_7_SBUX
 + x_0_3_7_TSLA + x_0_3_7_VRTX >= 0
nnp_constr._in_0_3_7_0: nnp_0_3_7_0 + u_0_3_7 + x_0_3_7_0_AMD + x_0_3_7_0_AMGN
 + x_0_3_7_0_ASML + x_0_3_7_0_DLTR + x_0_3_7_0_MTCH + x_0_3_7_0_NFLX
 + x_0_3_7_0_QCOM + x_0_3_7_0_SBUX + x_0_3_7_0_TSLA + x_0_3_7_0_VRTX >= 0
nnp_constr._in_0_3_7_1: nnp_0_3_7_1 + u_0_3_7 + x_0_3_7_1_AMD + x_0_3_7_1_AMGN
 + x_0_3_7_1_ASML + x_0_3_7_1_DLTR + x_0_3_7_1_MTCH + x_0_3_7_1_NFLX
 + x_0_3_7_1_QCOM + x_0_3_7_1_SBUX + x_0_3_7_1_TSLA + x_0_3_7_1_VRTX >= 0
nnp_constr._in_0_3_7_2: nnp_0_3_7_2 + u_0_3_7 + x_0_3_7_2_AMD + x_0_3_7_2_AMGN
 + x_0_3_7_2_ASML + x_0_3_7_2_DLTR + x_0_3_7_2_MTCH + x_0_3_7_2_NFLX
 + x_0_3_7_2_QCOM + x_0_3_7_2_SBUX + x_0_3_7_2_TSLA + x_0_3_7_2_VRTX >= 0
nnp_constr._in_0_3_7_3: nnp_0_3_7_3 + u_0_3_7 + x_0_3_7_3_AMD + x_0_3_7_3_AMGN
 + x_0_3_7_3_ASML + x_0_3_7_3_DLTR + x_0_3_7_3_MTCH + x_0_3_7_3_NFLX
 + x_0_3_7_3_QCOM + x_0_3_7_3_SBUX + x_0_3_7_3_TSLA + x_0_3_7_3_VRTX >= 0
nnp_constr._in_0_3_7_4: nnp_0_3_7_4 + u_0_3_7 + x_0_3_7_4_AMD + x_0_3_7_4_AMGN
 + x_0_3_7_4_ASML + x_0_3_7_4_DLTR + x_0_3_7_4_MTCH + x_0_3_7_4_NFLX
 + x_0_3_7_4_QCOM + x_0_3_7_4_SBUX + x_0_3_7_4_TSLA + x_0_3_7_4_VRTX >= 0
nnp_constr._in_0_3_7_5: nnp_0_3_7_5 + u_0_3_7 + x_0_3_7_5_AMD + x_0_3_7_5_AMGN
 + x_0_3_7_5_ASML + x_0_3_7_5_DLTR + x_0_3_7_5_MTCH + x_0_3_7_5_NFLX
 + x_0_3_7_5_QCOM + x_0_3_7_5_SBUX + x_0_3_7_5_TSLA + x_0_3_7_5_VRTX >= 0
nnp_constr._in_0_4: nnp_0_4 - 0.375 nnp_0_4_0 - 0.04375 nnp_0_4_0_0
 - 0.04375 nnp_0_4_0_1 - 0.04375 nnp_0_4_0_2 - 0.04375 nnp_0_4_0_3
 - 0.04375 nnp_0_4_0_4 - 0.04375 nnp_0_4_0_5 - 0.375 nnp_0_4_1
 - 0.04375 nnp_0_4_1_0 - 0.04375 nnp_0_4_1_1 - 0.04375 nnp_0_4_1_2
 - 0.04375 nnp_0_4_1_3 - 0.04375 nnp_0_4_1_4 - 0.04375 nnp_0_4_1_5
 - 0.375 nnp_0_4_2 - 0.04375 nnp_0_4_2_0 - 0.04375 nnp_0_4_2_1
 - 0.04375 nnp_0_4_2_2 - 0.04375 nnp_0_4_2_3 - 0.04375 nnp_0_4_2_4
 - 0.04375 nnp_0_4_2_5 - 0.375 nnp_0_4_3 - 0.04375 nnp_0_4_3_0
 - 0.04375 nnp_0_4_3_1 - 0.04375 nnp_0_4_3_2 - 0.04375 nnp_0_4_3_3
 - 0.04375 nnp_0_4_3_4 - 0.04375 nnp_0_4_3_5 - 0.375 nnp_0_4_4
 - 0.04375 nnp_0_4_4_0 - 0.04375 nnp_0_4_4_1 - 0.04375 nnp_0_4_4_2
 - 0.04375 nnp_0_4_4_3 - 0.04375 nnp_0_4_4_4 - 0.04375 nnp_0_4_4_5
 - 0.375 nnp_0_4_5 - 0.04375 nnp_0_4_5_0 - 0.04375 nnp_0_4_5_1
 - 0.04375 nnp_0_4_5_2 - 0.04375 nnp_0_4_5_3 - 0.04375 nnp_0_4_5_4
 - 0.04375 nnp_0_4_5_5 - 0.375 nnp_0_4_6 - 0.04375 nnp_0_4_6_0
 - 0.04375 nnp_0_4_6_1 - 0.04375 nnp_0_4_6_2 - 0.04375 nnp_0_4_6_3
 - 0.04375 nnp_0_4_6_4 - 0.04375 nnp_0_4_6_5 - 0.375 nnp_0_4_7
 - 0.04375 nnp_0_4_7_0 - 0.04375 nnp_0_4_7_1 - 0.04375 nnp_0_4_7_2
 - 0.04375 nnp_0_4_7_3 - 0.04375 nnp_0_4_7_4 - 0.04375 nnp_0_4_7_5 + u_0
 - 0.3 u_0_4 - 0.02625 u_0_4_0 - 0.02625 u_0_4_1 - 0.02625 u_0_4_2
 - 0.02625 u_0_4_3 - 0.02625 u_0_4_4 - 0.02625 u_0_4_5 - 0.02625 u_0_4_6
 - 0.02625 u_0_4_7 + 0.0102083333333 x_0_4_0_0_AMD
 + 0.0102083333333 x_0_4_0_0_AMGN + 0.0102083333333 x_0_4_0_0_ASML
 + 0.0102083333333 x_0_4_0_0_DLTR + 0.0102083333333 x_0_4_0_0_MTCH
 + 0.0102083333333 x_0_4_0_0_NFLX + 0.0102083333333 x_0_4_0_0_QCOM
 + 0.0102083333333 x_0_4_0_0_SBUX + 0.0102083333333 x_0_4_0_0_TSLA
 + 0.0102083333333 x_0_4_0_0_VRTX + 0.0102083333333 x_0_4_0_1_AMD
 + 0.0102083333333 x_0_4_0_1_AMGN + 0.0102083333333 x_0_4_0_1_ASML
 + 0.0102083333333 x_0_4_0_1_DLTR + 0.0102083333333 x_0_4_0_1_MTCH
 + 0.0102083333333 x_0_4_0_1_NFLX + 0.0102083333333 x_0_4_0_1_QCOM
 + 0.0102083333333 x_0_4_0_1_SBUX + 0.0102083333333 x_0_4_0_1_TSLA
 + 0.0102083333333 x_0_4_0_1_VRTX + 0.0102083333333 x_0_4_0_2_AMD
 + 0.0102083333333 x_0_4_0_2_AMGN + 0.0102083333333 x_0_4_0_2_ASML
 + 0.0102083333333 x_0_4_0_2_DLTR + 0.0102083333333 x_0_4_0_2_MTCH
 + 0.0102083333333 x_0_4_0_2_NFLX + 0.0102083333333 x_0_4_0_2_QCOM
 + 0.0102083333333 x_0_4_0_2_SBUX + 0.0102083333333 x_0_4_0_2_TSLA
 + 0.0102083333333 x_0_4_0_2_VRTX + 0.0102083333333 x_0_4_0_3_AMD
 + 0.0102083333333 x_0_4_0_3_AMGN + 0.0102083333333 x_0_4_0_3_ASML
 + 0.0102083333333 x_0_4_0_3_DLTR + 0.0102083333333 x_0_4_0_3_MTCH
 + 0.0102083333333 x_0_4_0_3_NFLX + 0.0102083333333 x_0_4_0_3_QCOM
 + 0.0102083333333 x_0_4_0_3_SBUX + 0.0102083333333 x_0_4_0_3_TSLA
 + 0.0102083333333 x_0_4_0_3_VRTX + 0.0102083333333 x_0_4_0_4_AMD
 + 0.0102083333333 x_0_4_0_4_AMGN + 0.0102083333333 x_0_4_0_4_ASML
 + 0.0102083333333 x_0_4_0_4_DLTR + 0.0102083333333 x_0_4_0_4_MTCH
 + 0.0102083333333 x_0_4_0_4_NFLX + 0.0102083333333 x_0_4_0_4_QCOM
 + 0.0102083333333 x_0_4_0_4_SBUX + 0.0102083333333 x_0_4_0_4_TSLA
 + 0.0102083333333 x_0_4_0_4_VRTX + 0.0102083333333 x_0_4_0_5_AMD
 + 0.0102083333333 x_0_4_0_5_AMGN + 0.0102083333333 x_0_4_0_5_ASML
 + 0.0102083333333 x_0_4_0_5_DLTR + 0.0102083333333 x_0_4_0_5_MTCH
 + 0.0102083333333 x_0_4_0_5_NFLX + 0.0102083333333 x_0_4_0_5_QCOM
 + 0.0102083333333 x_0_4_0_5_SBUX + 0.0102083333333 x_0_4_0_5_TSLA
 + 0.0102083333333 x_0_4_0_5_VRTX + 0.0875 x_0_4_0_AMD + 0.0875 x_0_4_0_AMGN
 + 0.0875 x_0_4_0_ASML + 0.0875 x_0_4_0_DLTR + 0.0875 x_0_4_0_MTCH
 + 0.0875 x_0_4_0_NFLX + 0.0875 x_0_4_0_QCOM + 0.0875 x_0_4_0_SBUX
 + 0.0875 x_0_4_0_TSLA + 0.0875 x_0_4_0_VRTX + 0.0102083333333 x_0_4_1_0_AMD
 + 0.0102083333333 x_0_4_1_0_AMGN + 0.0102083333333 x_0_4_1_0_ASML
 + 0.0102083333333 x_0_4_1_0_DLTR + 0.0102083333333 x_0_4_1_0_MTCH
 + 0.0102083333333 x_0_4_1_0_NFLX + 0.0102083333333 x_0_4_1_0_QCOM
 + 0.0102083333333 x_0_4_1_0_SBUX + 0.0102083333333 x_0_4_1_0_TSLA
 + 0.0102083333333 x_0_4_1_0_VRTX + 0.0102083333333 x_0_4_1_1_AMD
 + 0.0102083333333 x_0_4_1_1_AMGN + 0.0102083333333 x_0_4_1_1_ASML
 + 0.0102083333333 x_0_4_1_1_DLTR + 0.0102083333333 x_0_4_1_1_MTCH
 + 0.0102083333333 x_0_4_1_1_NFLX + 0.0102083333333 x_0_4_1_1_QCOM
 + 0.0102083333333 x_0_4_1_1_SBUX + 0.0102083333333 x_0_4_1_1_TSLA
 + 0.0102083333333 x_0_4_1_1_VRTX + 0.0102083333333 x_0_4_1_2_AMD
 + 0.0102083333333 x_0_4_1_2_AMGN + 0.0102083333333 x_0_4_1_2_ASML
 + 0.0102083333333 x_0_4_1_2_DLTR + 0.0102083333333 x_0_4_1_2_MTCH
 + 0.0102083333333 x_0_4_1_2_NFLX + 0.0102083333333 x_0_4_1_2_QCOM
 + 0.0102083333333 x_0_4_1_2_SBUX + 0.0102083333333 x_0_4_1_2_TSLA
 + 0.0102083333333 x_0_4_1_2_VRTX + 0.0102083333333 x_0_4_1_3_AMD
 + 0.0102083333333 x_0_4_1_3_AMGN + 0.0102083333333 x_0_4_1_3_ASML
 + 0.0102083333333 x_0_4_1_3_DLTR + 0.0102083333333 x_0_4_1_3_MTCH
 + 0.0102083333333 x_0_4_1_3_NFLX + 0.0102083333333 x_0_4_1_3_QCOM
 + 0.0102083333333 x_0_4_1_3_SBUX + 0.0102083333333 x_0_4_1_3_TSLA
 + 0.0102083333333 x_0_4_1_3_VRTX + 0.0102083333333 x_0_4_1_4_AMD
 + 0.0102083333333 x_0_4_1_4_AMGN + 0.0102083333333 x_0_4_1_4_ASML
 + 0.0102083333333 x_0_4_1_4_DLTR + 0.0102083333333 x_0_4_1_4_MTCH
 + 0.0102083333333 x_0_4_1_4_NFLX + 0.0102083333333 x_0_4_1_4_QCOM
 + 0.0102083333333 x_0_4_1_4_SBUX + 0.0102083333333 x_0_4_1_4_TSLA
 + 0.0102083333333 x_0_4_1_4_VRTX + 0.0102083333333 x_0_4_1_5_AMD
 + 0.0102083333333 x_0_4_1_5_AMGN + 0.0102083333333 x_0_4_1_5_ASML
 + 0.0102083333333 x_0_4_1_5_DLTR + 0.0102083333333 x_0_4_1_5_MTCH
 + 0.0102083333333 x_0_4_1_5_NFLX + 0.0102083333333 x_0_4_1_5_QCOM
 + 0.0102083333333 x_0_4_1_5_SBUX + 0.0102083333333 x_0_4_1_5_TSLA
 + 0.0102083333333 x_0_4_1_5_VRTX + 0.0875 x_0_4_1_AMD + 0.0875 x_0_4_1_AMGN
 + 0.0875 x_0_4_1_ASML + 0.0875 x_0_4_1_DLTR + 0.0875 x_0_4_1_MTCH
 + 0.0875 x_0_4_1_NFLX + 0.0875 x_0_4_1_QCOM + 0.0875 x_0_4_1_SBUX
 + 0.0875 x_0_4_1_TSLA + 0.0875 x_0_4_1_VRTX + 0.0102083333333 x_0_4_2_0_AMD
 + 0.0102083333333 x_0_4_2_0_AMGN + 0.0102083333333 x_0_4_2_0_ASML
 + 0.0102083333333 x_0_4_2_0_DLTR + 0.0102083333333 x_0_4_2_0_MTCH
 + 0.0102083333333 x_0_4_2_0_NFLX + 0.0102083333333 x_0_4_2_0_QCOM
 + 0.0102083333333 x_0_4_2_0_SBUX + 0.0102083333333 x_0_4_2_0_TSLA
 + 0.0102083333333 x_0_4_2_0_VRTX + 0.0102083333333 x_0_4_2_1_AMD
 + 0.0102083333333 x_0_4_2_1_AMGN + 0.0102083333333 x_0_4_2_1_ASML
 + 0.0102083333333 x_0_4_2_1_DLTR + 0.0102083333333 x_0_4_2_1_MTCH
 + 0.0102083333333 x_0_4_2_1_NFLX + 0.0102083333333 x_0_4_2_1_QCOM
 + 0.0102083333333 x_0_4_2_1_SBUX + 0.0102083333333 x_0_4_2_1_TSLA
 + 0.0102083333333 x_0_4_2_1_VRTX + 0.0102083333333 x_0_4_2_2_AMD
 + 0.0102083333333 x_0_4_2_2_AMGN + 0.0102083333333 x_0_4_2_2_ASML
 + 0.0102083333333 x_0_4_2_2_DLTR + 0.0102083333333 x_0_4_2_2_MTCH
 + 0.0102083333333 x_0_4_2_2_NFLX + 0.0102083333333 x_0_4_2_2_QCOM
 + 0.0102083333333 x_0_4_2_2_SBUX + 0.0102083333333 x_0_4_2_2_TSLA
 + 0.0102083333333 x_0_4_2_2_VRTX + 0.0102083333333 x_0_4_2_3_AMD
 + 0.0102083333333 x_0_4_2_3_AMGN + 0.0102083333333 x_0_4_2_3_ASML
 + 0.0102083333333 x_0_4_2_3_DLTR + 0.0102083333333 x_0_4_2_3_MTCH
 + 0.0102083333333 x_0_4_2_3_NFLX + 0.0102083333333 x_0_4_2_3_QCOM
 + 0.0102083333333 x_0_4_2_3_SBUX + 0.0102083333333 x_0_4_2_3_TSLA
 + 0.0102083333333 x_0_4_2_3_VRTX + 0.0102083333333 x_0_4_2_4_AMD
 + 0.0102083333333 x_0_4_2_4_AMGN + 0.0102083333333 x_0_4_2_4_ASML
 + 0.0102083333333 x_0_4_2_4_DLTR + 0.0102083333333 x_0_4_2_4_MTCH
 + 0.0102083333333 x_0_4_2_4_NFLX + 0.0102083333333 x_0_4_2_4_QCOM
 + 0.0102083333333 x_0_4_2_4_SBUX + 0.0102083333333 x_0_4_2_4_TSLA
 + 0.0102083333333 x_0_4_2_4_VRTX + 0.0102083333333 x_0_4_2_5_AMD
 + 0.0102083333333 x_0_4_2_5_AMGN + 0.0102083333333 x_0_4_2_5_ASML
 + 0.0102083333333 x_0_4_2_5_DLTR + 0.0102083333333 x_0_4_2_5_MTCH
 + 0.0102083333333 x_0_4_2_5_NFLX + 0.0102083333333 x_0_4_2_5_QCOM
 + 0.0102083333333 x_0_4_2_5_SBUX + 0.0102083333333 x_0_4_2_5_TSLA
 + 0.0102083333333 x_0_4_2_5_VRTX + 0.0875 x_0_4_2_AMD + 0.0875 x_0_4_2_AMGN
 + 0.0875 x_0_4_2_ASML + 0.0875 x_0_4_2_DLTR + 0.0875 x_0_4_2_MTCH
 + 0.0875 x_0_4_2_NFLX + 0.0875 x_0_4_2_QCOM + 0.0875 x_0_4_2_SBUX
 + 0.0875 x_0_4_2_TSLA + 0.0875 x_0_4_2_VRTX + 0.0102083333333 x_0_4_3_0_AMD
 + 0.0102083333333 x_0_4_3_0_AMGN + 0.0102083333333 x_0_4_3_0_ASML
 + 0.0102083333333 x_0_4_3_0_DLTR + 0.0102083333333 x_0_4_3_0_MTCH
 + 0.0102083333333 x_0_4_3_0_NFLX + 0.0102083333333 x_0_4_3_0_QCOM
 + 0.0102083333333 x_0_4_3_0_SBUX + 0.0102083333333 x_0_4_3_0_TSLA
 + 0.0102083333333 x_0_4_3_0_VRTX + 0.0102083333333 x_0_4_3_1_AMD
 + 0.0102083333333 x_0_4_3_1_AMGN + 0.0102083333333 x_0_4_3_1_ASML
 + 0.0102083333333 x_0_4_3_1_DLTR + 0.0102083333333 x_0_4_3_1_MTCH
 + 0.0102083333333 x_0_4_3_1_NFLX + 0.0102083333333 x_0_4_3_1_QCOM
 + 0.0102083333333 x_0_4_3_1_SBUX + 0.0102083333333 x_0_4_3_1_TSLA
 + 0.0102083333333 x_0_4_3_1_VRTX + 0.0102083333333 x_0_4_3_2_AMD
 + 0.0102083333333 x_0_4_3_2_AMGN + 0.0102083333333 x_0_4_3_2_ASML
 + 0.0102083333333 x_0_4_3_2_DLTR + 0.0102083333333 x_0_4_3_2_MTCH
 + 0.0102083333333 x_0_4_3_2_NFLX + 0.0102083333333 x_0_4_3_2_QCOM
 + 0.0102083333333 x_0_4_3_2_SBUX + 0.0102083333333 x_0_4_3_2_TSLA
 + 0.0102083333333 x_0_4_3_2_VRTX + 0.0102083333333 x_0_4_3_3_AMD
 + 0.0102083333333 x_0_4_3_3_AMGN + 0.0102083333333 x_0_4_3_3_ASML
 + 0.0102083333333 x_0_4_3_3_DLTR + 0.0102083333333 x_0_4_3_3_MTCH
 + 0.0102083333333 x_0_4_3_3_NFLX + 0.0102083333333 x_0_4_3_3_QCOM
 + 0.0102083333333 x_0_4_3_3_SBUX + 0.0102083333333 x_0_4_3_3_TSLA
 + 0.0102083333333 x_0_4_3_3_VRTX + 0.0102083333333 x_0_4_3_4_AMD
 + 0.0102083333333 x_0_4_3_4_AMGN + 0.0102083333333 x_0_4_3_4_ASML
 + 0.0102083333333 x_0_4_3_4_DLTR + 0.0102083333333 x_0_4_3_4_MTCH
 + 0.0102083333333 x_0_4_3_4_NFLX + 0.0102083333333 x_0_4_3_4_QCOM
 + 0.0102083333333 x_0_4_3_4_SBUX + 0.0102083333333 x_0_4_3_4_TSLA
 + 0.0102083333333 x_0_4_3_4_VRTX + 0.0102083333333 x_0_4_3_5_AMD
 + 0.0102083333333 x_0_4_3_5_AMGN + 0.0102083333333 x_0_4_3_5_ASML
 + 0.0102083333333 x_0_4_3_5_DLTR + 0.0102083333333 x_0_4_3_5_MTCH
 + 0.0102083333333 x_0_4_3_5_NFLX + 0.0102083333333 x_0_4_3_5_QCOM
 + 0.0102083333333 x_0_4_3_5_SBUX + 0.0102083333333 x_0_4_3_5_TSLA
 + 0.0102083333333 x_0_4_3_5_VRTX + 0.0875 x_0_4_3_AMD + 0.0875 x_0_4_3_AMGN
 + 0.0875 x_0_4_3_ASML + 0.0875 x_0_4_3_DLTR + 0.0875 x_0_4_3_MTCH
 + 0.0875 x_0_4_3_NFLX + 0.0875 x_0_4_3_QCOM + 0.0875 x_0_4_3_SBUX
 + 0.0875 x_0_4_3_TSLA + 0.0875 x_0_4_3_VRTX + 0.0102083333333 x_0_4_4_0_AMD
 + 0.0102083333333 x_0_4_4_0_AMGN + 0.0102083333333 x_0_4_4_0_ASML
 + 0.0102083333333 x_0_4_4_0_DLTR + 0.0102083333333 x_0_4_4_0_MTCH
 + 0.0102083333333 x_0_4_4_0_NFLX + 0.0102083333333 x_0_4_4_0_QCOM
 + 0.0102083333333 x_0_4_4_0_SBUX + 0.0102083333333 x_0_4_4_0_TSLA
 + 0.0102083333333 x_0_4_4_0_VRTX + 0.0102083333333 x_0_4_4_1_AMD
 + 0.0102083333333 x_0_4_4_1_AMGN + 0.0102083333333 x_0_4_4_1_ASML
 + 0.0102083333333 x_0_4_4_1_DLTR + 0.0102083333333 x_0_4_4_1_MTCH
 + 0.0102083333333 x_0_4_4_1_NFLX + 0.0102083333333 x_0_4_4_1_QCOM
 + 0.0102083333333 x_0_4_4_1_SBUX + 0.0102083333333 x_0_4_4_1_TSLA
 + 0.0102083333333 x_0_4_4_1_VRTX + 0.0102083333333 x_0_4_4_2_AMD
 + 0.0102083333333 x_0_4_4_2_AMGN + 0.0102083333333 x_0_4_4_2_ASML
 + 0.0102083333333 x_0_4_4_2_DLTR + 0.0102083333333 x_0_4_4_2_MTCH
 + 0.0102083333333 x_0_4_4_2_NFLX + 0.0102083333333 x_0_4_4_2_QCOM
 + 0.0102083333333 x_0_4_4_2_SBUX + 0.0102083333333 x_0_4_4_2_TSLA
 + 0.0102083333333 x_0_4_4_2_VRTX + 0.0102083333333 x_0_4_4_3_AMD
 + 0.0102083333333 x_0_4_4_3_AMGN + 0.0102083333333 x_0_4_4_3_ASML
 + 0.0102083333333 x_0_4_4_3_DLTR + 0.0102083333333 x_0_4_4_3_MTCH
 + 0.0102083333333 x_0_4_4_3_NFLX + 0.0102083333333 x_0_4_4_3_QCOM
 + 0.0102083333333 x_0_4_4_3_SBUX + 0.0102083333333 x_0_4_4_3_TSLA
 + 0.0102083333333 x_0_4_4_3_VRTX + 0.0102083333333 x_0_4_4_4_AMD
 + 0.0102083333333 x_0_4_4_4_AMGN + 0.0102083333333 x_0_4_4_4_ASML
 + 0.0102083333333 x_0_4_4_4_DLTR + 0.0102083333333 x_0_4_4_4_MTCH
 + 0.0102083333333 x_0_4_4_4_NFLX + 0.0102083333333 x_0_4_4_4_QCOM
 + 0.0102083333333 x_0_4_4_4_SBUX + 0.0102083333333 x_0_4_4_4_TSLA
 + 0.0102083333333 x_0_4_4_4_VRTX + 0.0102083333333 x_0_4_4_5_AMD
 + 0.0102083333333 x_0_4_4_5_AMGN + 0.0102083333333 x_0_4_4_5_ASML
 + 0.0102083333333 x_0_4_4_5_DLTR + 0.0102083333333 x_0_4_4_5_MTCH
 + 0.0102083333333 x_0_4_4_5_NFLX + 0.0102083333333 x_0_4_4_5_QCOM
 + 0.0102083333333 x_0_4_4_5_SBUX + 0.0102083333333 x_0_4_4_5_TSLA
 + 0.0102083333333 x_0_4_4_5_VRTX + 0.0875 x_0_4_4_AMD + 0.0875 x_0_4_4_AMGN
 + 0.0875 x_0_4_4_ASML + 0.0875 x_0_4_4_DLTR + 0.0875 x_0_4_4_MTCH
 + 0.0875 x_0_4_4_NFLX + 0.0875 x_0_4_4_QCOM + 0.0875 x_0_4_4_SBUX
 + 0.0875 x_0_4_4_TSLA + 0.0875 x_0_4_4_VRTX + 0.0102083333333 x_0_4_5_0_AMD
 + 0.0102083333333 x_0_4_5_0_AMGN + 0.0102083333333 x_0_4_5_0_ASML
 + 0.0102083333333 x_0_4_5_0_DLTR + 0.0102083333333 x_0_4_5_0_MTCH
 + 0.0102083333333 x_0_4_5_0_NFLX + 0.0102083333333 x_0_4_5_0_QCOM
 + 0.0102083333333 x_0_4_5_0_SBUX + 0.0102083333333 x_0_4_5_0_TSLA
 + 0.0102083333333 x_0_4_5_0_VRTX + 0.0102083333333 x_0_4_5_1_AMD
 + 0.0102083333333 x_0_4_5_1_AMGN + 0.0102083333333 x_0_4_5_1_ASML
 + 0.0102083333333 x_0_4_5_1_DLTR + 0.0102083333333 x_0_4_5_1_MTCH
 + 0.0102083333333 x_0_4_5_1_NFLX + 0.0102083333333 x_0_4_5_1_QCOM
 + 0.0102083333333 x_0_4_5_1_SBUX + 0.0102083333333 x_0_4_5_1_TSLA
 + 0.0102083333333 x_0_4_5_1_VRTX + 0.0102083333333 x_0_4_5_2_AMD
 + 0.0102083333333 x_0_4_5_2_AMGN + 0.0102083333333 x_0_4_5_2_ASML
 + 0.0102083333333 x_0_4_5_2_DLTR + 0.0102083333333 x_0_4_5_2_MTCH
 + 0.0102083333333 x_0_4_5_2_NFLX + 0.0102083333333 x_0_4_5_2_QCOM
 + 0.0102083333333 x_0_4_5_2_SBUX + 0.0102083333333 x_0_4_5_2_TSLA
 + 0.0102083333333 x_0_4_5_2_VRTX + 0.0102083333333 x_0_4_5_3_AMD
 + 0.0102083333333 x_0_4_5_3_AMGN + 0.0102083333333 x_0_4_5_3_ASML
 + 0.0102083333333 x_0_4_5_3_DLTR + 0.0102083333333 x_0_4_5_3_MTCH
 + 0.0102083333333 x_0_4_5_3_NFLX + 0.0102083333333 x_0_4_5_3_QCOM
 + 0.0102083333333 x_0_4_5_3_SBUX + 0.0102083333333 x_0_4_5_3_TSLA
 + 0.0102083333333 x_0_4_5_3_VRTX + 0.0102083333333 x_0_4_5_4_AMD
 + 0.0102083333333 x_0_4_5_4_AMGN + 0.0102083333333 x_0_4_5_4_ASML
 + 0.0102083333333 x_0_4_5_4_DLTR + 0.0102083333333 x_0_4_5_4_MTCH
 + 0.0102083333333 x_0_4_5_4_NFLX + 0.0102083333333 x_0_4_5_4_QCOM
 + 0.0102083333333 x_0_4_5_4_SBUX + 0.0102083333333 x_0_4_5_4_TSLA
 + 0.0102083333333 x_0_4_5_4_VRTX + 0.0102083333333 x_0_4_5_5_AMD
 + 0.0102083333333 x_0_4_5_5_AMGN + 0.0102083333333 x_0_4_5_5_ASML
 + 0.0102083333333 x_0_4_5_5_DLTR + 0.0102083333333 x_0_4_5_5_MTCH
 + 0.0102083333333 x_0_4_5_5_NFLX + 0.0102083333333 x_0_4_5_5_QCOM
 + 0.0102083333333 x_0_4_5_5_SBUX + 0.0102083333333 x_0_4_5_5_TSLA
 + 0.0102083333333 x_0_4_5_5_VRTX + 0.0875 x_0_4_5_AMD + 0.0875 x_0_4_5_AMGN
 + 0.0875 x_0_4_5_ASML + 0.0875 x_0_4_5_DLTR + 0.0875 x_0_4_5_MTCH
 + 0.0875 x_0_4_5_NFLX + 0.0875 x_0_4_5_QCOM + 0.0875 x_0_4_5_SBUX
 + 0.0875 x_0_4_5_TSLA + 0.0875 x_0_4_5_VRTX + 0.0102083333333 x_0_4_6_0_AMD
 + 0.0102083333333 x_0_4_6_0_AMGN + 0.0102083333333 x_0_4_6_0_ASML
 + 0.0102083333333 x_0_4_6_0_DLTR + 0.0102083333333 x_0_4_6_0_MTCH
 + 0.0102083333333 x_0_4_6_0_NFLX + 0.0102083333333 x_0_4_6_0_QCOM
 + 0.0102083333333 x_0_4_6_0_SBUX + 0.0102083333333 x_0_4_6_0_TSLA
 + 0.0102083333333 x_0_4_6_0_VRTX + 0.0102083333333 x_0_4_6_1_AMD
 + 0.0102083333333 x_0_4_6_1_AMGN + 0.0102083333333 x_0_4_6_1_ASML
 + 0.0102083333333 x_0_4_6_1_DLTR + 0.0102083333333 x_0_4_6_1_MTCH
 + 0.0102083333333 x_0_4_6_1_NFLX + 0.0102083333333 x_0_4_6_1_QCOM
 + 0.0102083333333 x_0_4_6_1_SBUX + 0.0102083333333 x_0_4_6_1_TSLA
 + 0.0102083333333 x_0_4_6_1_VRTX + 0.0102083333333 x_0_4_6_2_AMD
 + 0.0102083333333 x_0_4_6_2_AMGN + 0.0102083333333 x_0_4_6_2_ASML
 + 0.0102083333333 x_0_4_6_2_DLTR + 0.0102083333333 x_0_4_6_2_MTCH
 + 0.0102083333333 x_0_4_6_2_NFLX + 0.0102083333333 x_0_4_6_2_QCOM
 + 0.0102083333333 x_0_4_6_2_SBUX + 0.0102083333333 x_0_4_6_2_TSLA
 + 0.0102083333333 x_0_4_6_2_VRTX + 0.0102083333333 x_0_4_6_3_AMD
 + 0.0102083333333 x_0_4_6_3_AMGN + 0.0102083333333 x_0_4_6_3_ASML
 + 0.0102083333333 x_0_4_6_3_DLTR + 0.0102083333333 x_0_4_6_3_MTCH
 + 0.0102083333333 x_0_4_6_3_NFLX + 0.0102083333333 x_0_4_6_3_QCOM
 + 0.0102083333333 x_0_4_6_3_SBUX + 0.0102083333333 x_0_4_6_3_TSLA
 + 0.0102083333333 x_0_4_6_3_VRTX + 0.0102083333333 x_0_4_6_4_AMD
 + 0.0102083333333 x_0_4_6_4_AMGN + 0.0102083333333 x_0_4_6_4_ASML
 + 0.0102083333333 x_0_4_6_4_DLTR + 0.0102083333333 x_0_4_6_4_MTCH
 + 0.0102083333333 x_0_4_6_4_NFLX + 0.0102083333333 x_0_4_6_4_QCOM
 + 0.0102083333333 x_0_4_6_4_SBUX + 0.0102083333333 x_0_4_6_4_TSLA
 + 0.0102083333333 x_0_4_6_4_VRTX + 0.0102083333333 x_0_4_6_5_AMD
 + 0.0102083333333 x_0_4_6_5_AMGN + 0.0102083333333 x_0_4_6_5_ASML
 + 0.0102083333333 x_0_4_6_5_DLTR + 0.0102083333333 x_0_4_6_5_MTCH
 + 0.0102083333333 x_0_4_6_5_NFLX + 0.0102083333333 x_0_4_6_5_QCOM
 + 0.0102083333333 x_0_4_6_5_SBUX + 0.0102083333333 x_0_4_6_5_TSLA
 + 0.0102083333333 x_0_4_6_5_VRTX + 0.0875 x_0_4_6_AMD + 0.0875 x_0_4_6_AMGN
 + 0.0875 x_0_4_6_ASML + 0.0875 x_0_4_6_DLTR + 0.0875 x_0_4_6_MTCH
 + 0.0875 x_0_4_6_NFLX + 0.0875 x_0_4_6_QCOM + 0.0875 x_0_4_6_SBUX
 + 0.0875 x_0_4_6_TSLA + 0.0875 x_0_4_6_VRTX + 0.0102083333333 x_0_4_7_0_AMD
 + 0.0102083333333 x_0_4_7_0_AMGN + 0.0102083333333 x_0_4_7_0_ASML
 + 0.0102083333333 x_0_4_7_0_DLTR + 0.0102083333333 x_0_4_7_0_MTCH
 + 0.0102083333333 x_0_4_7_0_NFLX + 0.0102083333333 x_0_4_7_0_QCOM
 + 0.0102083333333 x_0_4_7_0_SBUX + 0.0102083333333 x_0_4_7_0_TSLA
 + 0.0102083333333 x_0_4_7_0_VRTX + 0.0102083333333 x_0_4_7_1_AMD
 + 0.0102083333333 x_0_4_7_1_AMGN + 0.0102083333333 x_0_4_7_1_ASML
 + 0.0102083333333 x_0_4_7_1_DLTR + 0.0102083333333 x_0_4_7_1_MTCH
 + 0.0102083333333 x_0_4_7_1_NFLX + 0.0102083333333 x_0_4_7_1_QCOM
 + 0.0102083333333 x_0_4_7_1_SBUX + 0.0102083333333 x_0_4_7_1_TSLA
 + 0.0102083333333 x_0_4_7_1_VRTX + 0.0102083333333 x_0_4_7_2_AMD
 + 0.0102083333333 x_0_4_7_2_AMGN + 0.0102083333333 x_0_4_7_2_ASML
 + 0.0102083333333 x_0_4_7_2_DLTR + 0.0102083333333 x_0_4_7_2_MTCH
 + 0.0102083333333 x_0_4_7_2_NFLX + 0.0102083333333 x_0_4_7_2_QCOM
 + 0.0102083333333 x_0_4_7_2_SBUX + 0.0102083333333 x_0_4_7_2_TSLA
 + 0.0102083333333 x_0_4_7_2_VRTX + 0.0102083333333 x_0_4_7_3_AMD
 + 0.0102083333333 x_0_4_7_3_AMGN + 0.0102083333333 x_0_4_7_3_ASML
 + 0.0102083333333 x_0_4_7_3_DLTR + 0.0102083333333 x_0_4_7_3_MTCH
 + 0.0102083333333 x_0_4_7_3_NFLX + 0.0102083333333 x_0_4_7_3_QCOM
 + 0.0102083333333 x_0_4_7_3_SBUX + 0.0102083333333 x_0_4_7_3_TSLA
 + 0.0102083333333 x_0_4_7_3_VRTX + 0.0102083333333 x_0_4_7_4_AMD
 + 0.0102083333333 x_0_4_7_4_AMGN + 0.0102083333333 x_0_4_7_4_ASML
 + 0.0102083333333 x_0_4_7_4_DLTR + 0.0102083333333 x_0_4_7_4_MTCH
 + 0.0102083333333 x_0_4_7_4_NFLX + 0.0102083333333 x_0_4_7_4_QCOM
 + 0.0102083333333 x_0_4_7_4_SBUX + 0.0102083333333 x_0_4_7_4_TSLA
 + 0.0102083333333 x_0_4_7_4_VRTX + 0.0102083333333 x_0_4_7_5_AMD
 + 0.0102083333333 x_0_4_7_5_AMGN + 0.0102083333333 x_0_4_7_5_ASML
 + 0.0102083333333 x_0_4_7_5_DLTR + 0.0102083333333 x_0_4_7_5_MTCH
 + 0.0102083333333 x_0_4_7_5_NFLX + 0.0102083333333 x_0_4_7_5_QCOM
 + 0.0102083333333 x_0_4_7_5_SBUX + 0.0102083333333 x_0_4_7_5_TSLA
 + 0.0102083333333 x_0_4_7_5_VRTX + 0.0875 x_0_4_7_AMD + 0.0875 x_0_4_7_AMGN
 + 0.0875 x_0_4_7_ASML + 0.0875 x_0_4_7_DLTR + 0.0875 x_0_4_7_MTCH
 + 0.0875 x_0_4_7_NFLX + 0.0875 x_0_4_7_QCOM + 0.0875 x_0_4_7_SBUX
 + 0.0875 x_0_4_7_TSLA + 0.0875 x_0_4_7_VRTX + x_0_4_AMD + x_0_4_AMGN
 + x_0_4_ASML + x_0_4_DLTR + x_0_4_MTCH + x_0_4_NFLX + x_0_4_QCOM + x_0_4_SBUX
 + x_0_4_TSLA + x_0_4_VRTX >= 0
nnp_constr._in_0_4_0: nnp_0_4_0 - 0.5 nnp_0_4_0_0 - 0.5 nnp_0_4_0_1
 - 0.5 nnp_0_4_0_2 - 0.5 nnp_0_4_0_3 - 0.5 nnp_0_4_0_4 - 0.5 nnp_0_4_0_5
 + u_0_4 - 0.3 u_0_4_0 + 0.116666666667 x_0_4_0_0_AMD
 + 0.116666666667 x_0_4_0_0_AMGN + 0.116666666667 x_0_4_0_0_ASML
 + 0.116666666667 x_0_4_0_0_DLTR + 0.116666666667 x_0_4_0_0_MTCH
 + 0.116666666667 x_0_4_0_0_NFLX + 0.116666666667 x_0_4_0_0_QCOM
 + 0.116666666667 x_0_4_0_0_SBUX + 0.116666666667 x_0_4_0_0_TSLA
 + 0.116666666667 x_0_4_0_0_VRTX + 0.116666666667 x_0_4_0_1_AMD
 + 0.116666666667 x_0_4_0_1_AMGN + 0.116666666667 x_0_4_0_1_ASML
 + 0.116666666667 x_0_4_0_1_DLTR + 0.116666666667 x_0_4_0_1_MTCH
 + 0.116666666667 x_0_4_0_1_NFLX + 0.116666666667 x_0_4_0_1_QCOM
 + 0.116666666667 x_0_4_0_1_SBUX + 0.116666666667 x_0_4_0_1_TSLA
 + 0.116666666667 x_0_4_0_1_VRTX + 0.116666666667 x_0_4_0_2_AMD
 + 0.116666666667 x_0_4_0_2_AMGN + 0.116666666667 x_0_4_0_2_ASML
 + 0.116666666667 x_0_4_0_2_DLTR + 0.116666666667 x_0_4_0_2_MTCH
 + 0.116666666667 x_0_4_0_2_NFLX + 0.116666666667 x_0_4_0_2_QCOM
 + 0.116666666667 x_0_4_0_2_SBUX + 0.116666666667 x_0_4_0_2_TSLA
 + 0.116666666667 x_0_4_0_2_VRTX + 0.116666666667 x_0_4_0_3_AMD
 + 0.116666666667 x_0_4_0_3_AMGN + 0.116666666667 x_0_4_0_3_ASML
 + 0.116666666667 x_0_4_0_3_DLTR + 0.116666666667 x_0_4_0_3_MTCH
 + 0.116666666667 x_0_4_0_3_NFLX + 0.116666666667 x_0_4_0_3_QCOM
 + 0.116666666667 x_0_4_0_3_SBUX + 0.116666666667 x_0_4_0_3_TSLA
 + 0.116666666667 x_0_4_0_3_VRTX + 0.116666666667 x_0_4_0_4_AMD
 + 0.116666666667 x_0_4_0_4_AMGN + 0.116666666667 x_0_4_0_4_ASML
 + 0.116666666667 x_0_4_0_4_DLTR + 0.116666666667 x_0_4_0_4_MTCH
 + 0.116666666667 x_0_4_0_4_NFLX + 0.116666666667 x_0_4_0_4_QCOM
 + 0.116666666667 x_0_4_0_4_SBUX + 0.116666666667 x_0_4_0_4_TSLA
 + 0.116666666667 x_0_4_0_4_VRTX + 0.116666666667 x_0_4_0_5_AMD
 + 0.116666666667 x_0_4_0_5_AMGN + 0.116666666667 x_0_4_0_5_ASML
 + 0.116666666667 x_0_4_0_5_DLTR + 0.116666666667 x_0_4_0_5_MTCH
 + 0.116666666667 x_0_4_0_5_NFLX + 0.116666666667 x_0_4_0_5_QCOM
 + 0.116666666667 x_0_4_0_5_SBUX + 0.116666666667 x_0_4_0_5_TSLA
 + 0.116666666667 x_0_4_0_5_VRTX + x_0_4_0_AMD + x_0_4_0_AMGN + x_0_4_0_ASML
 + x_0_4_0_DLTR + x_0_4_0_MTCH + x_0_4_0_NFLX + x_0_4_0_QCOM + x_0_4_0_SBUX
 + x_0_4_0_TSLA + x_0_4_0_VRTX >= 0
nnp_constr._in_0_4_0_0: nnp_0_4_0_0 + u_0_4_0 + x_0_4_0_0_AMD + x_0_4_0_0_AMGN
 + x_0_4_0_0_ASML + x_0_4_0_0_DLTR + x_0_4_0_0_MTCH + x_0_4_0_0_NFLX
 + x_0_4_0_0_QCOM + x_0_4_0_0_SBUX + x_0_4_0_0_TSLA + x_0_4_0_0_VRTX >= 0
nnp_constr._in_0_4_0_1: nnp_0_4_0_1 + u_0_4_0 + x_0_4_0_1_AMD + x_0_4_0_1_AMGN
 + x_0_4_0_1_ASML + x_0_4_0_1_DLTR + x_0_4_0_1_MTCH + x_0_4_0_1_NFLX
 + x_0_4_0_1_QCOM + x_0_4_0_1_SBUX + x_0_4_0_1_TSLA + x_0_4_0_1_VRTX >= 0
nnp_constr._in_0_4_0_2: nnp_0_4_0_2 + u_0_4_0 + x_0_4_0_2_AMD + x_0_4_0_2_AMGN
 + x_0_4_0_2_ASML + x_0_4_0_2_DLTR + x_0_4_0_2_MTCH + x_0_4_0_2_NFLX
 + x_0_4_0_2_QCOM + x_0_4_0_2_SBUX + x_0_4_0_2_TSLA + x_0_4_0_2_VRTX >= 0
nnp_constr._in_0_4_0_3: nnp_0_4_0_3 + u_0_4_0 + x_0_4_0_3_AMD + x_0_4_0_3_AMGN
 + x_0_4_0_3_ASML + x_0_4_0_3_DLTR + x_0_4_0_3_MTCH + x_0_4_0_3_NFLX
 + x_0_4_0_3_QCOM + x_0_4_0_3_SBUX + x_0_4_0_3_TSLA + x_0_4_0_3_VRTX >= 0
nnp_constr._in_0_4_0_4: nnp_0_4_0_4 + u_0_4_0 + x_0_4_0_4_AMD + x_0_4_0_4_AMGN
 + x_0_4_0_4_ASML + x_0_4_0_4_DLTR + x_0_4_0_4_MTCH + x_0_4_0_4_NFLX
 + x_0_4_0_4_QCOM + x_0_4_0_4_SBUX + x_0_4_0_4_TSLA + x_0_4_0_4_VRTX >= 0
nnp_constr._in_0_4_0_5: nnp_0_4_0_5 + u_0_4_0 + x_0_4_0_5_AMD + x_0_4_0_5_AMGN
 + x_0_4_0_5_ASML + x_0_4_0_5_DLTR + x_0_4_0_5_MTCH + x_0_4_0_5_NFLX
 + x_0_4_0_5_QCOM + x_0_4_0_5_SBUX + x_0_4_0_5_TSLA + x_0_4_0_5_VRTX >= 0
nnp_constr._in_0_4_1: nnp_0_4_1 - 0.5 nnp_0_4_1_0 - 0.5 nnp_0_4_1_1
 - 0.5 nnp_0_4_1_2 - 0.5 nnp_0_4_1_3 - 0.5 nnp_0_4_1_4 - 0.5 nnp_0_4_1_5
 + u_0_4 - 0.3 u_0_4_1 + 0.116666666667 x_0_4_1_0_AMD
 + 0.116666666667 x_0_4_1_0_AMGN + 0.116666666667 x_0_4_1_0_ASML
 + 0.116666666667 x_0_4_1_0_DLTR + 0.116666666667 x_0_4_1_0_MTCH
 + 0.116666666667 x_0_4_1_0_NFLX + 0.116666666667 x_0_4_1_0_QCOM
 + 0.116666666667 x_0_4_1_0_SBUX + 0.116666666667 x_0_4_1_0_TSLA
 + 0.116666666667 x_0_4_1_0_VRTX + 0.116666666667 x_0_4_1_1_AMD
 + 0.116666666667 x_0_4_1_1_AMGN + 0.116666666667 x_0_4_1_1_ASML
 + 0.116666666667 x_0_4_1_1_DLTR + 0.116666666667 x_0_4_1_1_MTCH
 + 0.116666666667 x_0_4_1_1_NFLX + 0.116666666667 x_0_4_1_1_QCOM
 + 0.116666666667 x_0_4_1_1_SBUX + 0.116666666667 x_0_4_1_1_TSLA
 + 0.116666666667 x_0_4_1_1_VRTX + 0.116666666667 x_0_4_1_2_AMD
 + 0.116666666667 x_0_4_1_2_AMGN + 0.116666666667 x_0_4_1_2_ASML
 + 0.116666666667 x_0_4_1_2_DLTR + 0.116666666667 x_0_4_1_2_MTCH
 + 0.116666666667 x_0_4_1_2_NFLX + 0.116666666667 x_0_4_1_2_QCOM
 + 0.116666666667 x_0_4_1_2_SBUX + 0.116666666667 x_0_4_1_2_TSLA
 + 0.116666666667 x_0_4_1_2_VRTX + 0.116666666667 x_0_4_1_3_AMD
 + 0.116666666667 x_0_4_1_3_AMGN + 0.116666666667 x_0_4_1_3_ASML
 + 0.116666666667 x_0_4_1_3_DLTR + 0.116666666667 x_0_4_1_3_MTCH
 + 0.116666666667 x_0_4_1_3_NFLX + 0.116666666667 x_0_4_1_3_QCOM
 + 0.116666666667 x_0_4_1_3_SBUX + 0.116666666667 x_0_4_1_3_TSLA
 + 0.116666666667 x_0_4_1_3_VRTX + 0.116666666667 x_0_4_1_4_AMD
 + 0.116666666667 x_0_4_1_4_AMGN + 0.116666666667 x_0_4_1_4_ASML
 + 0.116666666667 x_0_4_1_4_DLTR + 0.116666666667 x_0_4_1_4_MTCH
 + 0.116666666667 x_0_4_1_4_NFLX + 0.116666666667 x_0_4_1_4_QCOM
 + 0.116666666667 x_0_4_1_4_SBUX + 0.116666666667 x_0_4_1_4_TSLA
 + 0.116666666667 x_0_4_1_4_VRTX + 0.116666666667 x_0_4_1_5_AMD
 + 0.116666666667 x_0_4_1_5_AMGN + 0.116666666667 x_0_4_1_5_ASML
 + 0.116666666667 x_0_4_1_5_DLTR + 0.116666666667 x_0_4_1_5_MTCH
 + 0.116666666667 x_0_4_1_5_NFLX + 0.116666666667 x_0_4_1_5_QCOM
 + 0.116666666667 x_0_4_1_5_SBUX + 0.116666666667 x_0_4_1_5_TSLA
 + 0.116666666667 x_0_4_1_5_VRTX + x_0_4_1_AMD + x_0_4_1_AMGN + x_0_4_1_ASML
 + x_0_4_1_DLTR + x_0_4_1_MTCH + x_0_4_1_NFLX + x_0_4_1_QCOM + x_0_4_1_SBUX
 + x_0_4_1_TSLA + x_0_4_1_VRTX >= 0
nnp_constr._in_0_4_1_0: nnp_0_4_1_0 + u_0_4_1 + x_0_4_1_0_AMD + x_0_4_1_0_AMGN
 + x_0_4_1_0_ASML + x_0_4_1_0_DLTR + x_0_4_1_0_MTCH + x_0_4_1_0_NFLX
 + x_0_4_1_0_QCOM + x_0_4_1_0_SBUX + x_0_4_1_0_TSLA + x_0_4_1_0_VRTX >= 0
nnp_constr._in_0_4_1_1: nnp_0_4_1_1 + u_0_4_1 + x_0_4_1_1_AMD + x_0_4_1_1_AMGN
 + x_0_4_1_1_ASML + x_0_4_1_1_DLTR + x_0_4_1_1_MTCH + x_0_4_1_1_NFLX
 + x_0_4_1_1_QCOM + x_0_4_1_1_SBUX + x_0_4_1_1_TSLA + x_0_4_1_1_VRTX >= 0
nnp_constr._in_0_4_1_2: nnp_0_4_1_2 + u_0_4_1 + x_0_4_1_2_AMD + x_0_4_1_2_AMGN
 + x_0_4_1_2_ASML + x_0_4_1_2_DLTR + x_0_4_1_2_MTCH + x_0_4_1_2_NFLX
 + x_0_4_1_2_QCOM + x_0_4_1_2_SBUX + x_0_4_1_2_TSLA + x_0_4_1_2_VRTX >= 0
nnp_constr._in_0_4_1_3: nnp_0_4_1_3 + u_0_4_1 + x_0_4_1_3_AMD + x_0_4_1_3_AMGN
 + x_0_4_1_3_ASML + x_0_4_1_3_DLTR + x_0_4_1_3_MTCH + x_0_4_1_3_NFLX
 + x_0_4_1_3_QCOM + x_0_4_1_3_SBUX + x_0_4_1_3_TSLA + x_0_4_1_3_VRTX >= 0
nnp_constr._in_0_4_1_4: nnp_0_4_1_4 + u_0_4_1 + x_0_4_1_4_AMD + x_0_4_1_4_AMGN
 + x_0_4_1_4_ASML + x_0_4_1_4_DLTR + x_0_4_1_4_MTCH + x_0_4_1_4_NFLX
 + x_0_4_1_4_QCOM + x_0_4_1_4_SBUX + x_0_4_1_4_TSLA + x_0_4_1_4_VRTX >= 0
nnp_constr._in_0_4_1_5: nnp_0_4_1_5 + u_0_4_1 + x_0_4_1_5_AMD + x_0_4_1_5_AMGN
 + x_0_4_1_5_ASML + x_0_4_1_5_DLTR + x_0_4_1_5_MTCH + x_0_4_1_5_NFLX
 + x_0_4_1_5_QCOM + x_0_4_1_5_SBUX + x_0_4_1_5_TSLA + x_0_4_1_5_VRTX >= 0
nnp_constr._in_0_4_2: nnp_0_4_2 - 0.5 nnp_0_4_2_0 - 0.5 nnp_0_4_2_1
 - 0.5 nnp_0_4_2_2 - 0.5 nnp_0_4_2_3 - 0.5 nnp_0_4_2_4 - 0.5 nnp_0_4_2_5
 + u_0_4 - 0.3 u_0_4_2 + 0.116666666667 x_0_4_2_0_AMD
 + 0.116666666667 x_0_4_2_0_AMGN + 0.116666666667 x_0_4_2_0_ASML
 + 0.116666666667 x_0_4_2_0_DLTR + 0.116666666667 x_0_4_2_0_MTCH
 + 0.116666666667 x_0_4_2_0_NFLX + 0.116666666667 x_0_4_2_0_QCOM
 + 0.116666666667 x_0_4_2_0_SBUX + 0.116666666667 x_0_4_2_0_TSLA
 + 0.116666666667 x_0_4_2_0_VRTX + 0.116666666667 x_0_4_2_1_AMD
 + 0.116666666667 x_0_4_2_1_AMGN + 0.116666666667 x_0_4_2_1_ASML
 + 0.116666666667 x_0_4_2_1_DLTR + 0.116666666667 x_0_4_2_1_MTCH
 + 0.116666666667 x_0_4_2_1_NFLX + 0.116666666667 x_0_4_2_1_QCOM
 + 0.116666666667 x_0_4_2_1_SBUX + 0.116666666667 x_0_4_2_1_TSLA
 + 0.116666666667 x_0_4_2_1_VRTX + 0.116666666667 x_0_4_2_2_AMD
 + 0.116666666667 x_0_4_2_2_AMGN + 0.116666666667 x_0_4_2_2_ASML
 + 0.116666666667 x_0_4_2_2_DLTR + 0.116666666667 x_0_4_2_2_MTCH
 + 0.116666666667 x_0_4_2_2_NFLX + 0.116666666667 x_0_4_2_2_QCOM
 + 0.116666666667 x_0_4_2_2_SBUX + 0.116666666667 x_0_4_2_2_TSLA
 + 0.116666666667 x_0_4_2_2_VRTX + 0.116666666667 x_0_4_2_3_AMD
 + 0.116666666667 x_0_4_2_3_AMGN + 0.116666666667 x_0_4_2_3_ASML
 + 0.116666666667 x_0_4_2_3_DLTR + 0.116666666667 x_0_4_2_3_MTCH
 + 0.116666666667 x_0_4_2_3_NFLX + 0.116666666667 x_0_4_2_3_QCOM
 + 0.116666666667 x_0_4_2_3_SBUX + 0.116666666667 x_0_4_2_3_TSLA
 + 0.116666666667 x_0_4_2_3_VRTX + 0.116666666667 x_0_4_2_4_AMD
 + 0.116666666667 x_0_4_2_4_AMGN + 0.116666666667 x_0_4_2_4_ASML
 + 0.116666666667 x_0_4_2_4_DLTR + 0.116666666667 x_0_4_2_4_MTCH
 + 0.116666666667 x_0_4_2_4_NFLX + 0.116666666667 x_0_4_2_4_QCOM
 + 0.116666666667 x_0_4_2_4_SBUX + 0.116666666667 x_0_4_2_4_TSLA
 + 0.116666666667 x_0_4_2_4_VRTX + 0.116666666667 x_0_4_2_5_AMD
 + 0.116666666667 x_0_4_2_5_AMGN + 0.116666666667 x_0_4_2_5_ASML
 + 0.116666666667 x_0_4_2_5_DLTR + 0.116666666667 x_0_4_2_5_MTCH
 + 0.116666666667 x_0_4_2_5_NFLX + 0.116666666667 x_0_4_2_5_QCOM
 + 0.116666666667 x_0_4_2_5_SBUX + 0.116666666667 x_0_4_2_5_TSLA
 + 0.116666666667 x_0_4_2_5_VRTX + x_0_4_2_AMD + x_0_4_2_AMGN + x_0_4_2_ASML
 + x_0_4_2_DLTR + x_0_4_2_MTCH + x_0_4_2_NFLX + x_0_4_2_QCOM + x_0_4_2_SBUX
 + x_0_4_2_TSLA + x_0_4_2_VRTX >= 0
nnp_constr._in_0_4_2_0: nnp_0_4_2_0 + u_0_4_2 + x_0_4_2_0_AMD + x_0_4_2_0_AMGN
 + x_0_4_2_0_ASML + x_0_4_2_0_DLTR + x_0_4_2_0_MTCH + x_0_4_2_0_NFLX
 + x_0_4_2_0_QCOM + x_0_4_2_0_SBUX + x_0_4_2_0_TSLA + x_0_4_2_0_VRTX >= 0
nnp_constr._in_0_4_2_1: nnp_0_4_2_1 + u_0_4_2 + x_0_4_2_1_AMD + x_0_4_2_1_AMGN
 + x_0_4_2_1_ASML + x_0_4_2_1_DLTR + x_0_4_2_1_MTCH + x_0_4_2_1_NFLX
 + x_0_4_2_1_QCOM + x_0_4_2_1_SBUX + x_0_4_2_1_TSLA + x_0_4_2_1_VRTX >= 0
nnp_constr._in_0_4_2_2: nnp_0_4_2_2 + u_0_4_2 + x_0_4_2_2_AMD + x_0_4_2_2_AMGN
 + x_0_4_2_2_ASML + x_0_4_2_2_DLTR + x_0_4_2_2_MTCH + x_0_4_2_2_NFLX
 + x_0_4_2_2_QCOM + x_0_4_2_2_SBUX + x_0_4_2_2_TSLA + x_0_4_2_2_VRTX >= 0
nnp_constr._in_0_4_2_3: nnp_0_4_2_3 + u_0_4_2 + x_0_4_2_3_AMD + x_0_4_2_3_AMGN
 + x_0_4_2_3_ASML + x_0_4_2_3_DLTR + x_0_4_2_3_MTCH + x_0_4_2_3_NFLX
 + x_0_4_2_3_QCOM + x_0_4_2_3_SBUX + x_0_4_2_3_TSLA + x_0_4_2_3_VRTX >= 0
nnp_constr._in_0_4_2_4: nnp_0_4_2_4 + u_0_4_2 + x_0_4_2_4_AMD + x_0_4_2_4_AMGN
 + x_0_4_2_4_ASML + x_0_4_2_4_DLTR + x_0_4_2_4_MTCH + x_0_4_2_4_NFLX
 + x_0_4_2_4_QCOM + x_0_4_2_4_SBUX + x_0_4_2_4_TSLA + x_0_4_2_4_VRTX >= 0
nnp_constr._in_0_4_2_5: nnp_0_4_2_5 + u_0_4_2 + x_0_4_2_5_AMD + x_0_4_2_5_AMGN
 + x_0_4_2_5_ASML + x_0_4_2_5_DLTR + x_0_4_2_5_MTCH + x_0_4_2_5_NFLX
 + x_0_4_2_5_QCOM + x_0_4_2_5_SBUX + x_0_4_2_5_TSLA + x_0_4_2_5_VRTX >= 0
nnp_constr._in_0_4_3: nnp_0_4_3 - 0.5 nnp_0_4_3_0 - 0.5 nnp_0_4_3_1
 - 0.5 nnp_0_4_3_2 - 0.5 nnp_0_4_3_3 - 0.5 nnp_0_4_3_4 - 0.5 nnp_0_4_3_5
 + u_0_4 - 0.3 u_0_4_3 + 0.116666666667 x_0_4_3_0_AMD
 + 0.116666666667 x_0_4_3_0_AMGN + 0.116666666667 x_0_4_3_0_ASML
 + 0.116666666667 x_0_4_3_0_DLTR + 0.116666666667 x_0_4_3_0_MTCH
 + 0.116666666667 x_0_4_3_0_NFLX + 0.116666666667 x_0_4_3_0_QCOM
 + 0.116666666667 x_0_4_3_0_SBUX + 0.116666666667 x_0_4_3_0_TSLA
 + 0.116666666667 x_0_4_3_0_VRTX + 0.116666666667 x_0_4_3_1_AMD
 + 0.116666666667 x_0_4_3_1_AMGN + 0.116666666667 x_0_4_3_1_ASML
 + 0.116666666667 x_0_4_3_1_DLTR + 0.116666666667 x_0_4_3_1_MTCH
 + 0.116666666667 x_0_4_3_1_NFLX + 0.116666666667 x_0_4_3_1_QCOM
 + 0.116666666667 x_0_4_3_1_SBUX + 0.116666666667 x_0_4_3_1_TSLA
 + 0.116666666667 x_0_4_3_1_VRTX + 0.116666666667 x_0_4_3_2_AMD
 + 0.116666666667 x_0_4_3_2_AMGN + 0.116666666667 x_0_4_3_2_ASML
 + 0.116666666667 x_0_4_3_2_DLTR + 0.116666666667 x_0_4_3_2_MTCH
 + 0.116666666667 x_0_4_3_2_NFLX + 0.116666666667 x_0_4_3_2_QCOM
 + 0.116666666667 x_0_4_3_2_SBUX + 0.116666666667 x_0_4_3_2_TSLA
 + 0.116666666667 x_0_4_3_2_VRTX + 0.116666666667 x_0_4_3_3_AMD
 + 0.116666666667 x_0_4_3_3_AMGN + 0.116666666667 x_0_4_3_3_ASML
 + 0.116666666667 x_0_4_3_3_DLTR + 0.116666666667 x_0_4_3_3_MTCH
 + 0.116666666667 x_0_4_3_3_NFLX + 0.116666666667 x_0_4_3_3_QCOM
 + 0.116666666667 x_0_4_3_3_SBUX + 0.116666666667 x_0_4_3_3_TSLA
 + 0.116666666667 x_0_4_3_3_VRTX + 0.116666666667 x_0_4_3_4_AMD
 + 0.116666666667 x_0_4_3_4_AMGN + 0.116666666667 x_0_4_3_4_ASML
 + 0.116666666667 x_0_4_3_4_DLTR + 0.116666666667 x_0_4_3_4_MTCH
 + 0.116666666667 x_0_4_3_4_NFLX + 0.116666666667 x_0_4_3_4_QCOM
 + 0.116666666667 x_0_4_3_4_SBUX + 0.116666666667 x_0_4_3_4_TSLA
 + 0.116666666667 x_0_4_3_4_VRTX + 0.116666666667 x_0_4_3_5_AMD
 + 0.116666666667 x_0_4_3_5_AMGN + 0.116666666667 x_0_4_3_5_ASML
 + 0.116666666667 x_0_4_3_5_DLTR + 0.116666666667 x_0_4_3_5_MTCH
 + 0.116666666667 x_0_4_3_5_NFLX + 0.116666666667 x_0_4_3_5_QCOM
 + 0.116666666667 x_0_4_3_5_SBUX + 0.116666666667 x_0_4_3_5_TSLA
 + 0.116666666667 x_0_4_3_5_VRTX + x_0_4_3_AMD + x_0_4_3_AMGN + x_0_4_3_ASML
 + x_0_4_3_DLTR + x_0_4_3_MTCH + x_0_4_3_NFLX + x_0_4_3_QCOM + x_0_4_3_SBUX
 + x_0_4_3_TSLA + x_0_4_3_VRTX >= 0
nnp_constr._in_0_4_3_0: nnp_0_4_3_0 + u_0_4_3 + x_0_4_3_0_AMD + x_0_4_3_0_AMGN
 + x_0_4_3_0_ASML + x_0_4_3_0_DLTR + x_0_4_3_0_MTCH + x_0_4_3_0_NFLX
 + x_0_4_3_0_QCOM + x_0_4_3_0_SBUX + x_0_4_3_0_TSLA + x_0_4_3_0_VRTX >= 0
nnp_constr._in_0_4_3_1: nnp_0_4_3_1 + u_0_4_3 + x_0_4_3_1_AMD + x_0_4_3_1_AMGN
 + x_0_4_3_1_ASML + x_0_4_3_1_DLTR + x_0_4_3_1_MTCH + x_0_4_3_1_NFLX
 + x_0_4_3_1_QCOM + x_0_4_3_1_SBUX + x_0_4_3_1_TSLA + x_0_4_3_1_VRTX >= 0
nnp_constr._in_0_4_3_2: nnp_0_4_3_2 + u_0_4_3 + x_0_4_3_2_AMD + x_0_4_3_2_AMGN
 + x_0_4_3_2_ASML + x_0_4_3_2_DLTR + x_0_4_3_2_MTCH + x_0_4_3_2_NFLX
 + x_0_4_3_2_QCOM + x_0_4_3_2_SBUX + x_0_4_3_2_TSLA + x_0_4_3_2_VRTX >= 0
nnp_constr._in_0_4_3_3: nnp_0_4_3_3 + u_0_4_3 + x_0_4_3_3_AMD + x_0_4_3_3_AMGN
 + x_0_4_3_3_ASML + x_0_4_3_3_DLTR + x_0_4_3_3_MTCH + x_0_4_3_3_NFLX
 + x_0_4_3_3_QCOM + x_0_4_3_3_SBUX + x_0_4_3_3_TSLA + x_0_4_3_3_VRTX >= 0
nnp_constr._in_0_4_3_4: nnp_0_4_3_4 + u_0_4_3 + x_0_4_3_4_AMD + x_0_4_3_4_AMGN
 + x_0_4_3_4_ASML + x_0_4_3_4_DLTR + x_0_4_3_4_MTCH + x_0_4_3_4_NFLX
 + x_0_4_3_4_QCOM + x_0_4_3_4_SBUX + x_0_4_3_4_TSLA + x_0_4_3_4_VRTX >= 0
nnp_constr._in_0_4_3_5: nnp_0_4_3_5 + u_0_4_3 + x_0_4_3_5_AMD + x_0_4_3_5_AMGN
 + x_0_4_3_5_ASML + x_0_4_3_5_DLTR + x_0_4_3_5_MTCH + x_0_4_3_5_NFLX
 + x_0_4_3_5_QCOM + x_0_4_3_5_SBUX + x_0_4_3_5_TSLA + x_0_4_3_5_VRTX >= 0
nnp_constr._in_0_4_4: nnp_0_4_4 - 0.5 nnp_0_4_4_0 - 0.5 nnp_0_4_4_1
 - 0.5 nnp_0_4_4_2 - 0.5 nnp_0_4_4_3 - 0.5 nnp_0_4_4_4 - 0.5 nnp_0_4_4_5
 + u_0_4 - 0.3 u_0_4_4 + 0.116666666667 x_0_4_4_0_AMD
 + 0.116666666667 x_0_4_4_0_AMGN + 0.116666666667 x_0_4_4_0_ASML
 + 0.116666666667 x_0_4_4_0_DLTR + 0.116666666667 x_0_4_4_0_MTCH
 + 0.116666666667 x_0_4_4_0_NFLX + 0.116666666667 x_0_4_4_0_QCOM
 + 0.116666666667 x_0_4_4_0_SBUX + 0.116666666667 x_0_4_4_0_TSLA
 + 0.116666666667 x_0_4_4_0_VRTX + 0.116666666667 x_0_4_4_1_AMD
 + 0.116666666667 x_0_4_4_1_AMGN + 0.116666666667 x_0_4_4_1_ASML
 + 0.116666666667 x_0_4_4_1_DLTR + 0.116666666667 x_0_4_4_1_MTCH
 + 0.116666666667 x_0_4_4_1_NFLX + 0.116666666667 x_0_4_4_1_QCOM
 + 0.116666666667 x_0_4_4_1_SBUX + 0.116666666667 x_0_4_4_1_TSLA
 + 0.116666666667 x_0_4_4_1_VRTX + 0.116666666667 x_0_4_4_2_AMD
 + 0.116666666667 x_0_4_4_2_AMGN + 0.116666666667 x_0_4_4_2_ASML
 + 0.116666666667 x_0_4_4_2_DLTR + 0.116666666667 x_0_4_4_2_MTCH
 + 0.116666666667 x_0_4_4_2_NFLX + 0.116666666667 x_0_4_4_2_QCOM
 + 0.116666666667 x_0_4_4_2_SBUX + 0.116666666667 x_0_4_4_2_TSLA
 + 0.116666666667 x_0_4_4_2_VRTX + 0.116666666667 x_0_4_4_3_AMD
 + 0.116666666667 x_0_4_4_3_AMGN + 0.116666666667 x_0_4_4_3_ASML
 + 0.116666666667 x_0_4_4_3_DLTR + 0.116666666667 x_0_4_4_3_MTCH
 + 0.116666666667 x_0_4_4_3_NFLX + 0.116666666667 x_0_4_4_3_QCOM
 + 0.116666666667 x_0_4_4_3_SBUX + 0.116666666667 x_0_4_4_3_TSLA
 + 0.116666666667 x_0_4_4_3_VRTX + 0.116666666667 x_0_4_4_4_AMD
 + 0.116666666667 x_0_4_4_4_AMGN + 0.116666666667 x_0_4_4_4_ASML
 + 0.116666666667 x_0_4_4_4_DLTR + 0.116666666667 x_0_4_4_4_MTCH
 + 0.116666666667 x_0_4_4_4_NFLX + 0.116666666667 x_0_4_4_4_QCOM
 + 0.116666666667 x_0_4_4_4_SBUX + 0.116666666667 x_0_4_4_4_TSLA
 + 0.116666666667 x_0_4_4_4_VRTX + 0.116666666667 x_0_4_4_5_AMD
 + 0.116666666667 x_0_4_4_5_AMGN + 0.116666666667 x_0_4_4_5_ASML
 + 0.116666666667 x_0_4_4_5_DLTR + 0.116666666667 x_0_4_4_5_MTCH
 + 0.116666666667 x_0_4_4_5_NFLX + 0.116666666667 x_0_4_4_5_QCOM
 + 0.116666666667 x_0_4_4_5_SBUX + 0.116666666667 x_0_4_4_5_TSLA
 + 0.116666666667 x_0_4_4_5_VRTX + x_0_4_4_AMD + x_0_4_4_AMGN + x_0_4_4_ASML
 + x_0_4_4_DLTR + x_0_4_4_MTCH + x_0_4_4_NFLX + x_0_4_4_QCOM + x_0_4_4_SBUX
 + x_0_4_4_TSLA + x_0_4_4_VRTX >= 0
nnp_constr._in_0_4_4_0: nnp_0_4_4_0 + u_0_4_4 + x_0_4_4_0_AMD + x_0_4_4_0_AMGN
 + x_0_4_4_0_ASML + x_0_4_4_0_DLTR + x_0_4_4_0_MTCH + x_0_4_4_0_NFLX
 + x_0_4_4_0_QCOM + x_0_4_4_0_SBUX + x_0_4_4_0_TSLA + x_0_4_4_0_VRTX >= 0
nnp_constr._in_0_4_4_1: nnp_0_4_4_1 + u_0_4_4 + x_0_4_4_1_AMD + x_0_4_4_1_AMGN
 + x_0_4_4_1_ASML + x_0_4_4_1_DLTR + x_0_4_4_1_MTCH + x_0_4_4_1_NFLX
 + x_0_4_4_1_QCOM + x_0_4_4_1_SBUX + x_0_4_4_1_TSLA + x_0_4_4_1_VRTX >= 0
nnp_constr._in_0_4_4_2: nnp_0_4_4_2 + u_0_4_4 + x_0_4_4_2_AMD + x_0_4_4_2_AMGN
 + x_0_4_4_2_ASML + x_0_4_4_2_DLTR + x_0_4_4_2_MTCH + x_0_4_4_2_NFLX
 + x_0_4_4_2_QCOM + x_0_4_4_2_SBUX + x_0_4_4_2_TSLA + x_0_4_4_2_VRTX >= 0
nnp_constr._in_0_4_4_3: nnp_0_4_4_3 + u_0_4_4 + x_0_4_4_3_AMD + x_0_4_4_3_AMGN
 + x_0_4_4_3_ASML + x_0_4_4_3_DLTR + x_0_4_4_3_MTCH + x_0_4_4_3_NFLX
 + x_0_4_4_3_QCOM + x_0_4_4_3_SBUX + x_0_4_4_3_TSLA + x_0_4_4_3_VRTX >= 0
nnp_constr._in_0_4_4_4: nnp_0_4_4_4 + u_0_4_4 + x_0_4_4_4_AMD + x_0_4_4_4_AMGN
 + x_0_4_4_4_ASML + x_0_4_4_4_DLTR + x_0_4_4_4_MTCH + x_0_4_4_4_NFLX
 + x_0_4_4_4_QCOM + x_0_4_4_4_SBUX + x_0_4_4_4_TSLA + x_0_4_4_4_VRTX >= 0
nnp_constr._in_0_4_4_5: nnp_0_4_4_5 + u_0_4_4 + x_0_4_4_5_AMD + x_0_4_4_5_AMGN
 + x_0_4_4_5_ASML + x_0_4_4_5_DLTR + x_0_4_4_5_MTCH + x_0_4_4_5_NFLX
 + x_0_4_4_5_QCOM + x_0_4_4_5_SBUX + x_0_4_4_5_TSLA + x_0_4_4_5_VRTX >= 0
nnp_constr._in_0_4_5: nnp_0_4_5 - 0.5 nnp_0_4_5_0 - 0.5 nnp_0_4_5_1
 - 0.5 nnp_0_4_5_2 - 0.5 nnp_0_4_5_3 - 0.5 nnp_0_4_5_4 - 0.5 nnp_0_4_5_5
 + u_0_4 - 0.3 u_0_4_5 + 0.116666666667 x_0_4_5_0_AMD
 + 0.116666666667 x_0_4_5_0_AMGN + 0.116666666667 x_0_4_5_0_ASML
 + 0.116666666667 x_0_4_5_0_DLTR + 0.116666666667 x_0_4_5_0_MTCH
 + 0.116666666667 x_0_4_5_0_NFLX + 0.116666666667 x_0_4_5_0_QCOM
 + 0.116666666667 x_0_4_5_0_SBUX + 0.116666666667 x_0_4_5_0_TSLA
 + 0.116666666667 x_0_4_5_0_VRTX + 0.116666666667 x_0_4_5_1_AMD
 + 0.116666666667 x_0_4_5_1_AMGN + 0.116666666667 x_0_4_5_1_ASML
 + 0.116666666667 x_0_4_5_1_DLTR + 0.116666666667 x_0_4_5_1_MTCH
 + 0.116666666667 x_0_4_5_1_NFLX + 0.116666666667 x_0_4_5_1_QCOM
 + 0.116666666667 x_0_4_5_1_SBUX + 0.116666666667 x_0_4_5_1_TSLA
 + 0.116666666667 x_0_4_5_1_VRTX + 0.116666666667 x_0_4_5_2_AMD
 + 0.116666666667 x_0_4_5_2_AMGN + 0.116666666667 x_0_4_5_2_ASML
 + 0.116666666667 x_0_4_5_2_DLTR + 0.116666666667 x_0_4_5_2_MTCH
 + 0.116666666667 x_0_4_5_2_NFLX + 0.116666666667 x_0_4_5_2_QCOM
 + 0.116666666667 x_0_4_5_2_SBUX + 0.116666666667 x_0_4_5_2_TSLA
 + 0.116666666667 x_0_4_5_2_VRTX + 0.116666666667 x_0_4_5_3_AMD
 + 0.116666666667 x_0_4_5_3_AMGN + 0.116666666667 x_0_4_5_3_ASML
 + 0.116666666667 x_0_4_5_3_DLTR + 0.116666666667 x_0_4_5_3_MTCH
 + 0.116666666667 x_0_4_5_3_NFLX + 0.116666666667 x_0_4_5_3_QCOM
 + 0.116666666667 x_0_4_5_3_SBUX + 0.116666666667 x_0_4_5_3_TSLA
 + 0.116666666667 x_0_4_5_3_VRTX + 0.116666666667 x_0_4_5_4_AMD
 + 0.116666666667 x_0_4_5_4_AMGN + 0.116666666667 x_0_4_5_4_ASML
 + 0.116666666667 x_0_4_5_4_DLTR + 0.116666666667 x_0_4_5_4_MTCH
 + 0.116666666667 x_0_4_5_4_NFLX + 0.116666666667 x_0_4_5_4_QCOM
 + 0.116666666667 x_0_4_5_4_SBUX + 0.116666666667 x_0_4_5_4_TSLA
 + 0.116666666667 x_0_4_5_4_VRTX + 0.116666666667 x_0_4_5_5_AMD
 + 0.116666666667 x_0_4_5_5_AMGN + 0.116666666667 x_0_4_5_5_ASML
 + 0.116666666667 x_0_4_5_5_DLTR + 0.116666666667 x_0_4_5_5_MTCH
 + 0.116666666667 x_0_4_5_5_NFLX + 0.116666666667 x_0_4_5_5_QCOM
 + 0.116666666667 x_0_4_5_5_SBUX + 0.116666666667 x_0_4_5_5_TSLA
 + 0.116666666667 x_0_4_5_5_VRTX + x_0_4_5_AMD + x_0_4_5_AMGN + x_0_4_5_ASML
 + x_0_4_5_DLTR + x_0_4_5_MTCH + x_0_4_5_NFLX + x_0_4_5_QCOM + x_0_4_5_SBUX
 + x_0_4_5_TSLA + x_0_4_5_VRTX >= 0
nnp_constr._in_0_4_5_0: nnp_0_4_5_0 + u_0_4_5 + x_0_4_5_0_AMD + x_0_4_5_0_AMGN
 + x_0_4_5_0_ASML + x_0_4_5_0_DLTR + x_0_4_5_0_MTCH + x_0_4_5_0_NFLX
 + x_0_4_5_0_QCOM + x_0_4_5_0_SBUX + x_0_4_5_0_TSLA + x_0_4_5_0_VRTX >= 0
nnp_constr._in_0_4_5_1: nnp_0_4_5_1 + u_0_4_5 + x_0_4_5_1_AMD + x_0_4_5_1_AMGN
 + x_0_4_5_1_ASML + x_0_4_5_1_DLTR + x_0_4_5_1_MTCH + x_0_4_5_1_NFLX
 + x_0_4_5_1_QCOM + x_0_4_5_1_SBUX + x_0_4_5_1_TSLA + x_0_4_5_1_VRTX >= 0
nnp_constr._in_0_4_5_2: nnp_0_4_5_2 + u_0_4_5 + x_0_4_5_2_AMD + x_0_4_5_2_AMGN
 + x_0_4_5_2_ASML + x_0_4_5_2_DLTR + x_0_4_5_2_MTCH + x_0_4_5_2_NFLX
 + x_0_4_5_2_QCOM + x_0_4_5_2_SBUX + x_0_4_5_2_TSLA + x_0_4_5_2_VRTX >= 0
nnp_constr._in_0_4_5_3: nnp_0_4_5_3 + u_0_4_5 + x_0_4_5_3_AMD + x_0_4_5_3_AMGN
 + x_0_4_5_3_ASML + x_0_4_5_3_DLTR + x_0_4_5_3_MTCH + x_0_4_5_3_NFLX
 + x_0_4_5_3_QCOM + x_0_4_5_3_SBUX + x_0_4_5_3_TSLA + x_0_4_5_3_VRTX >= 0
nnp_constr._in_0_4_5_4: nnp_0_4_5_4 + u_0_4_5 + x_0_4_5_4_AMD + x_0_4_5_4_AMGN
 + x_0_4_5_4_ASML + x_0_4_5_4_DLTR + x_0_4_5_4_MTCH + x_0_4_5_4_NFLX
 + x_0_4_5_4_QCOM + x_0_4_5_4_SBUX + x_0_4_5_4_TSLA + x_0_4_5_4_VRTX >= 0
nnp_constr._in_0_4_5_5: nnp_0_4_5_5 + u_0_4_5 + x_0_4_5_5_AMD + x_0_4_5_5_AMGN
 + x_0_4_5_5_ASML + x_0_4_5_5_DLTR + x_0_4_5_5_MTCH + x_0_4_5_5_NFLX
 + x_0_4_5_5_QCOM + x_0_4_5_5_SBUX + x_0_4_5_5_TSLA + x_0_4_5_5_VRTX >= 0
nnp_constr._in_0_4_6: nnp_0_4_6 - 0.5 nnp_0_4_6_0 - 0.5 nnp_0_4_6_1
 - 0.5 nnp_0_4_6_2 - 0.5 nnp_0_4_6_3 - 0.5 nnp_0_4_6_4 - 0.5 nnp_0_4_6_5
 + u_0_4 - 0.3 u_0_4_6 + 0.116666666667 x_0_4_6_0_AMD
 + 0.116666666667 x_0_4_6_0_AMGN + 0.116666666667 x_0_4_6_0_ASML
 + 0.116666666667 x_0_4_6_0_DLTR + 0.116666666667 x_0_4_6_0_MTCH
 + 0.116666666667 x_0_4_6_0_NFLX + 0.116666666667 x_0_4_6_0_QCOM
 + 0.116666666667 x_0_4_6_0_SBUX + 0.116666666667 x_0_4_6_0_TSLA
 + 0.116666666667 x_0_4_6_0_VRTX + 0.116666666667 x_0_4_6_1_AMD
 + 0.116666666667 x_0_4_6_1_AMGN + 0.116666666667 x_0_4_6_1_ASML
 + 0.116666666667 x_0_4_6_1_DLTR + 0.116666666667 x_0_4_6_1_MTCH
 + 0.116666666667 x_0_4_6_1_NFLX + 0.116666666667 x_0_4_6_1_QCOM
 + 0.116666666667 x_0_4_6_1_SBUX + 0.116666666667 x_0_4_6_1_TSLA
 + 0.116666666667 x_0_4_6_1_VRTX + 0.116666666667 x_0_4_6_2_AMD
 + 0.116666666667 x_0_4_6_2_AMGN + 0.116666666667 x_0_4_6_2_ASML
 + 0.116666666667 x_0_4_6_2_DLTR + 0.116666666667 x_0_4_6_2_MTCH
 + 0.116666666667 x_0_4_6_2_NFLX + 0.116666666667 x_0_4_6_2_QCOM
 + 0.116666666667 x_0_4_6_2_SBUX + 0.116666666667 x_0_4_6_2_TSLA
 + 0.116666666667 x_0_4_6_2_VRTX + 0.116666666667 x_0_4_6_3_AMD
 + 0.116666666667 x_0_4_6_3_AMGN + 0.116666666667 x_0_4_6_3_ASML
 + 0.116666666667 x_0_4_6_3_DLTR + 0.116666666667 x_0_4_6_3_MTCH
 + 0.116666666667 x_0_4_6_3_NFLX + 0.116666666667 x_0_4_6_3_QCOM
 + 0.116666666667 x_0_4_6_3_SBUX + 0.116666666667 x_0_4_6_3_TSLA
 + 0.116666666667 x_0_4_6_3_VRTX + 0.116666666667 x_0_4_6_4_AMD
 + 0.116666666667 x_0_4_6_4_AMGN + 0.116666666667 x_0_4_6_4_ASML
 + 0.116666666667 x_0_4_6_4_DLTR + 0.116666666667 x_0_4_6_4_MTCH
 + 0.116666666667 x_0_4_6_4_NFLX + 0.116666666667 x_0_4_6_4_QCOM
 + 0.116666666667 x_0_4_6_4_SBUX + 0.116666666667 x_0_4_6_4_TSLA
 + 0.116666666667 x_0_4_6_4_VRTX + 0.116666666667 x_0_4_6_5_AMD
 + 0.116666666667 x_0_4_6_5_AMGN + 0.116666666667 x_0_4_6_5_ASML
 + 0.116666666667 x_0_4_6_5_DLTR + 0.116666666667 x_0_4_6_5_MTCH
 + 0.116666666667 x_0_4_6_5_NFLX + 0.116666666667 x_0_4_6_5_QCOM
 + 0.116666666667 x_0_4_6_5_SBUX + 0.116666666667 x_0_4_6_5_TSLA
 + 0.116666666667 x_0_4_6_5_VRTX + x_0_4_6_AMD + x_0_4_6_AMGN + x_0_4_6_ASML
 + x_0_4_6_DLTR + x_0_4_6_MTCH + x_0_4_6_NFLX + x_0_4_6_QCOM + x_0_4_6_SBUX
 + x_0_4_6_TSLA + x_0_4_6_VRTX >= 0
nnp_constr._in_0_4_6_0: nnp_0_4_6_0 + u_0_4_6 + x_0_4_6_0_AMD + x_0_4_6_0_AMGN
 + x_0_4_6_0_ASML + x_0_4_6_0_DLTR + x_0_4_6_0_MTCH + x_0_4_6_0_NFLX
 + x_0_4_6_0_QCOM + x_0_4_6_0_SBUX + x_0_4_6_0_TSLA + x_0_4_6_0_VRTX >= 0
nnp_constr._in_0_4_6_1: nnp_0_4_6_1 + u_0_4_6 + x_0_4_6_1_AMD + x_0_4_6_1_AMGN
 + x_0_4_6_1_ASML + x_0_4_6_1_DLTR + x_0_4_6_1_MTCH + x_0_4_6_1_NFLX
 + x_0_4_6_1_QCOM + x_0_4_6_1_SBUX + x_0_4_6_1_TSLA + x_0_4_6_1_VRTX >= 0
nnp_constr._in_0_4_6_2: nnp_0_4_6_2 + u_0_4_6 + x_0_4_6_2_AMD + x_0_4_6_2_AMGN
 + x_0_4_6_2_ASML + x_0_4_6_2_DLTR + x_0_4_6_2_MTCH + x_0_4_6_2_NFLX
 + x_0_4_6_2_QCOM + x_0_4_6_2_SBUX + x_0_4_6_2_TSLA + x_0_4_6_2_VRTX >= 0
nnp_constr._in_0_4_6_3: nnp_0_4_6_3 + u_0_4_6 + x_0_4_6_3_AMD + x_0_4_6_3_AMGN
 + x_0_4_6_3_ASML + x_0_4_6_3_DLTR + x_0_4_6_3_MTCH + x_0_4_6_3_NFLX
 + x_0_4_6_3_QCOM + x_0_4_6_3_SBUX + x_0_4_6_3_TSLA + x_0_4_6_3_VRTX >= 0
nnp_constr._in_0_4_6_4: nnp_0_4_6_4 + u_0_4_6 + x_0_4_6_4_AMD + x_0_4_6_4_AMGN
 + x_0_4_6_4_ASML + x_0_4_6_4_DLTR + x_0_4_6_4_MTCH + x_0_4_6_4_NFLX
 + x_0_4_6_4_QCOM + x_0_4_6_4_SBUX + x_0_4_6_4_TSLA + x_0_4_6_4_VRTX >= 0
nnp_constr._in_0_4_6_5: nnp_0_4_6_5 + u_0_4_6 + x_0_4_6_5_AMD + x_0_4_6_5_AMGN
 + x_0_4_6_5_ASML + x_0_4_6_5_DLTR + x_0_4_6_5_MTCH + x_0_4_6_5_NFLX
 + x_0_4_6_5_QCOM + x_0_4_6_5_SBUX + x_0_4_6_5_TSLA + x_0_4_6_5_VRTX >= 0
nnp_constr._in_0_4_7: nnp_0_4_7 - 0.5 nnp_0_4_7_0 - 0.5 nnp_0_4_7_1
 - 0.5 nnp_0_4_7_2 - 0.5 nnp_0_4_7_3 - 0.5 nnp_0_4_7_4 - 0.5 nnp_0_4_7_5
 + u_0_4 - 0.3 u_0_4_7 + 0.116666666667 x_0_4_7_0_AMD
 + 0.116666666667 x_0_4_7_0_AMGN + 0.116666666667 x_0_4_7_0_ASML
 + 0.116666666667 x_0_4_7_0_DLTR + 0.116666666667 x_0_4_7_0_MTCH
 + 0.116666666667 x_0_4_7_0_NFLX + 0.116666666667 x_0_4_7_0_QCOM
 + 0.116666666667 x_0_4_7_0_SBUX + 0.116666666667 x_0_4_7_0_TSLA
 + 0.116666666667 x_0_4_7_0_VRTX + 0.116666666667 x_0_4_7_1_AMD
 + 0.116666666667 x_0_4_7_1_AMGN + 0.116666666667 x_0_4_7_1_ASML
 + 0.116666666667 x_0_4_7_1_DLTR + 0.116666666667 x_0_4_7_1_MTCH
 + 0.116666666667 x_0_4_7_1_NFLX + 0.116666666667 x_0_4_7_1_QCOM
 + 0.116666666667 x_0_4_7_1_SBUX + 0.116666666667 x_0_4_7_1_TSLA
 + 0.116666666667 x_0_4_7_1_VRTX + 0.116666666667 x_0_4_7_2_AMD
 + 0.116666666667 x_0_4_7_2_AMGN + 0.116666666667 x_0_4_7_2_ASML
 + 0.116666666667 x_0_4_7_2_DLTR + 0.116666666667 x_0_4_7_2_MTCH
 + 0.116666666667 x_0_4_7_2_NFLX + 0.116666666667 x_0_4_7_2_QCOM
 + 0.116666666667 x_0_4_7_2_SBUX + 0.116666666667 x_0_4_7_2_TSLA
 + 0.116666666667 x_0_4_7_2_VRTX + 0.116666666667 x_0_4_7_3_AMD
 + 0.116666666667 x_0_4_7_3_AMGN + 0.116666666667 x_0_4_7_3_ASML
 + 0.116666666667 x_0_4_7_3_DLTR + 0.116666666667 x_0_4_7_3_MTCH
 + 0.116666666667 x_0_4_7_3_NFLX + 0.116666666667 x_0_4_7_3_QCOM
 + 0.116666666667 x_0_4_7_3_SBUX + 0.116666666667 x_0_4_7_3_TSLA
 + 0.116666666667 x_0_4_7_3_VRTX + 0.116666666667 x_0_4_7_4_AMD
 + 0.116666666667 x_0_4_7_4_AMGN + 0.116666666667 x_0_4_7_4_ASML
 + 0.116666666667 x_0_4_7_4_DLTR + 0.116666666667 x_0_4_7_4_MTCH
 + 0.116666666667 x_0_4_7_4_NFLX + 0.116666666667 x_0_4_7_4_QCOM
 + 0.116666666667 x_0_4_7_4_SBUX + 0.116666666667 x_0_4_7_4_TSLA
 + 0.116666666667 x_0_4_7_4_VRTX + 0.116666666667 x_0_4_7_5_AMD
 + 0.116666666667 x_0_4_7_5_AMGN + 0.116666666667 x_0_4_7_5_ASML
 + 0.116666666667 x_0_4_7_5_DLTR + 0.116666666667 x_0_4_7_5_MTCH
 + 0.116666666667 x_0_4_7_5_NFLX + 0.116666666667 x_0_4_7_5_QCOM
 + 0.116666666667 x_0_4_7_5_SBUX + 0.116666666667 x_0_4_7_5_TSLA
 + 0.116666666667 x_0_4_7_5_VRTX + x_0_4_7_AMD + x_0_4_7_AMGN + x_0_4_7_ASML
 + x_0_4_7_DLTR + x_0_4_7_MTCH + x_0_4_7_NFLX + x_0_4_7_QCOM + x_0_4_7_SBUX
 + x_0_4_7_TSLA + x_0_4_7_VRTX >= 0
nnp_constr._in_0_4_7_0: nnp_0_4_7_0 + u_0_4_7 + x_0_4_7_0_AMD + x_0_4_7_0_AMGN
 + x_0_4_7_0_ASML + x_0_4_7_0_DLTR + x_0_4_7_0_MTCH + x_0_4_7_0_NFLX
 + x_0_4_7_0_QCOM + x_0_4_7_0_SBUX + x_0_4_7_0_TSLA + x_0_4_7_0_VRTX >= 0
nnp_constr._in_0_4_7_1: nnp_0_4_7_1 + u_0_4_7 + x_0_4_7_1_AMD + x_0_4_7_1_AMGN
 + x_0_4_7_1_ASML + x_0_4_7_1_DLTR + x_0_4_7_1_MTCH + x_0_4_7_1_NFLX
 + x_0_4_7_1_QCOM + x_0_4_7_1_SBUX + x_0_4_7_1_TSLA + x_0_4_7_1_VRTX >= 0
nnp_constr._in_0_4_7_2: nnp_0_4_7_2 + u_0_4_7 + x_0_4_7_2_AMD + x_0_4_7_2_AMGN
 + x_0_4_7_2_ASML + x_0_4_7_2_DLTR + x_0_4_7_2_MTCH + x_0_4_7_2_NFLX
 + x_0_4_7_2_QCOM + x_0_4_7_2_SBUX + x_0_4_7_2_TSLA + x_0_4_7_2_VRTX >= 0
nnp_constr._in_0_4_7_3: nnp_0_4_7_3 + u_0_4_7 + x_0_4_7_3_AMD + x_0_4_7_3_AMGN
 + x_0_4_7_3_ASML + x_0_4_7_3_DLTR + x_0_4_7_3_MTCH + x_0_4_7_3_NFLX
 + x_0_4_7_3_QCOM + x_0_4_7_3_SBUX + x_0_4_7_3_TSLA + x_0_4_7_3_VRTX >= 0
nnp_constr._in_0_4_7_4: nnp_0_4_7_4 + u_0_4_7 + x_0_4_7_4_AMD + x_0_4_7_4_AMGN
 + x_0_4_7_4_ASML + x_0_4_7_4_DLTR + x_0_4_7_4_MTCH + x_0_4_7_4_NFLX
 + x_0_4_7_4_QCOM + x_0_4_7_4_SBUX + x_0_4_7_4_TSLA + x_0_4_7_4_VRTX >= 0
nnp_constr._in_0_4_7_5: nnp_0_4_7_5 + u_0_4_7 + x_0_4_7_5_AMD + x_0_4_7_5_AMGN
 + x_0_4_7_5_ASML + x_0_4_7_5_DLTR + x_0_4_7_5_MTCH + x_0_4_7_5_NFLX
 + x_0_4_7_5_QCOM + x_0_4_7_5_SBUX + x_0_4_7_5_TSLA + x_0_4_7_5_VRTX >= 0
nnp_constr._in_0_5: nnp_0_5 - 0.375 nnp_0_5_0 - 0.04375 nnp_0_5_0_0
 - 0.04375 nnp_0_5_0_1 - 0.04375 nnp_0_5_0_2 - 0.04375 nnp_0_5_0_3
 - 0.04375 nnp_0_5_0_4 - 0.04375 nnp_0_5_0_5 - 0.375 nnp_0_5_1
 - 0.04375 nnp_0_5_1_0 - 0.04375 nnp_0_5_1_1 - 0.04375 nnp_0_5_1_2
 - 0.04375 nnp_0_5_1_3 - 0.04375 nnp_0_5_1_4 - 0.04375 nnp_0_5_1_5
 - 0.375 nnp_0_5_2 - 0.04375 nnp_0_5_2_0 - 0.04375 nnp_0_5_2_1
 - 0.04375 nnp_0_5_2_2 - 0.04375 nnp_0_5_2_3 - 0.04375 nnp_0_5_2_4
 - 0.04375 nnp_0_5_2_5 - 0.375 nnp_0_5_3 - 0.04375 nnp_0_5_3_0
 - 0.04375 nnp_0_5_3_1 - 0.04375 nnp_0_5_3_2 - 0.04375 nnp_0_5_3_3
 - 0.04375 nnp_0_5_3_4 - 0.04375 nnp_0_5_3_5 - 0.375 nnp_0_5_4
 - 0.04375 nnp_0_5_4_0 - 0.04375 nnp_0_5_4_1 - 0.04375 nnp_0_5_4_2
 - 0.04375 nnp_0_5_4_3 - 0.04375 nnp_0_5_4_4 - 0.04375 nnp_0_5_4_5
 - 0.375 nnp_0_5_5 - 0.04375 nnp_0_5_5_0 - 0.04375 nnp_0_5_5_1
 - 0.04375 nnp_0_5_5_2 - 0.04375 nnp_0_5_5_3 - 0.04375 nnp_0_5_5_4
 - 0.04375 nnp_0_5_5_5 - 0.375 nnp_0_5_6 - 0.04375 nnp_0_5_6_0
 - 0.04375 nnp_0_5_6_1 - 0.04375 nnp_0_5_6_2 - 0.04375 nnp_0_5_6_3
 - 0.04375 nnp_0_5_6_4 - 0.04375 nnp_0_5_6_5 - 0.375 nnp_0_5_7
 - 0.04375 nnp_0_5_7_0 - 0.04375 nnp_0_5_7_1 - 0.04375 nnp_0_5_7_2
 - 0.04375 nnp_0_5_7_3 - 0.04375 nnp_0_5_7_4 - 0.04375 nnp_0_5_7_5 + u_0
 - 0.3 u_0_5 - 0.02625 u_0_5_0 - 0.02625 u_0_5_1 - 0.02625 u_0_5_2
 - 0.02625 u_0_5_3 - 0.02625 u_0_5_4 - 0.02625 u_0_5_5 - 0.02625 u_0_5_6
 - 0.02625 u_0_5_7 + 0.0102083333333 x_0_5_0_0_AMD
 + 0.0102083333333 x_0_5_0_0_AMGN + 0.0102083333333 x_0_5_0_0_ASML
 + 0.0102083333333 x_0_5_0_0_DLTR + 0.0102083333333 x_0_5_0_0_MTCH
 + 0.0102083333333 x_0_5_0_0_NFLX + 0.0102083333333 x_0_5_0_0_QCOM
 + 0.0102083333333 x_0_5_0_0_SBUX + 0.0102083333333 x_0_5_0_0_TSLA
 + 0.0102083333333 x_0_5_0_0_VRTX + 0.0102083333333 x_0_5_0_1_AMD
 + 0.0102083333333 x_0_5_0_1_AMGN + 0.0102083333333 x_0_5_0_1_ASML
 + 0.0102083333333 x_0_5_0_1_DLTR + 0.0102083333333 x_0_5_0_1_MTCH
 + 0.0102083333333 x_0_5_0_1_NFLX + 0.0102083333333 x_0_5_0_1_QCOM
 + 0.0102083333333 x_0_5_0_1_SBUX + 0.0102083333333 x_0_5_0_1_TSLA
 + 0.0102083333333 x_0_5_0_1_VRTX + 0.0102083333333 x_0_5_0_2_AMD
 + 0.0102083333333 x_0_5_0_2_AMGN + 0.0102083333333 x_0_5_0_2_ASML
 + 0.0102083333333 x_0_5_0_2_DLTR + 0.0102083333333 x_0_5_0_2_MTCH
 + 0.0102083333333 x_0_5_0_2_NFLX + 0.0102083333333 x_0_5_0_2_QCOM
 + 0.0102083333333 x_0_5_0_2_SBUX + 0.0102083333333 x_0_5_0_2_TSLA
 + 0.0102083333333 x_0_5_0_2_VRTX + 0.0102083333333 x_0_5_0_3_AMD
 + 0.0102083333333 x_0_5_0_3_AMGN + 0.0102083333333 x_0_5_0_3_ASML
 + 0.0102083333333 x_0_5_0_3_DLTR + 0.0102083333333 x_0_5_0_3_MTCH
 + 0.0102083333333 x_0_5_0_3_NFLX + 0.0102083333333 x_0_5_0_3_QCOM
 + 0.0102083333333 x_0_5_0_3_SBUX + 0.0102083333333 x_0_5_0_3_TSLA
 + 0.0102083333333 x_0_5_0_3_VRTX + 0.0102083333333 x_0_5_0_4_AMD
 + 0.0102083333333 x_0_5_0_4_AMGN + 0.0102083333333 x_0_5_0_4_ASML
 + 0.0102083333333 x_0_5_0_4_DLTR + 0.0102083333333 x_0_5_0_4_MTCH
 + 0.0102083333333 x_0_5_0_4_NFLX + 0.0102083333333 x_0_5_0_4_QCOM
 + 0.0102083333333 x_0_5_0_4_SBUX + 0.0102083333333 x_0_5_0_4_TSLA
 + 0.0102083333333 x_0_5_0_4_VRTX + 0.0102083333333 x_0_5_0_5_AMD
 + 0.0102083333333 x_0_5_0_5_AMGN + 0.0102083333333 x_0_5_0_5_ASML
 + 0.0102083333333 x_0_5_0_5_DLTR + 0.0102083333333 x_0_5_0_5_MTCH
 + 0.0102083333333 x_0_5_0_5_NFLX + 0.0102083333333 x_0_5_0_5_QCOM
 + 0.0102083333333 x_0_5_0_5_SBUX + 0.0102083333333 x_0_5_0_5_TSLA
 + 0.0102083333333 x_0_5_0_5_VRTX + 0.0875 x_0_5_0_AMD + 0.0875 x_0_5_0_AMGN
 + 0.0875 x_0_5_0_ASML + 0.0875 x_0_5_0_DLTR + 0.0875 x_0_5_0_MTCH
 + 0.0875 x_0_5_0_NFLX + 0.0875 x_0_5_0_QCOM + 0.0875 x_0_5_0_SBUX
 + 0.0875 x_0_5_0_TSLA + 0.0875 x_0_5_0_VRTX + 0.0102083333333 x_0_5_1_0_AMD
 + 0.0102083333333 x_0_5_1_0_AMGN + 0.0102083333333 x_0_5_1_0_ASML
 + 0.0102083333333 x_0_5_1_0_DLTR + 0.0102083333333 x_0_5_1_0_MTCH
 + 0.0102083333333 x_0_5_1_0_NFLX + 0.0102083333333 x_0_5_1_0_QCOM
 + 0.0102083333333 x_0_5_1_0_SBUX + 0.0102083333333 x_0_5_1_0_TSLA
 + 0.0102083333333 x_0_5_1_0_VRTX + 0.0102083333333 x_0_5_1_1_AMD
 + 0.0102083333333 x_0_5_1_1_AMGN + 0.0102083333333 x_0_5_1_1_ASML
 + 0.0102083333333 x_0_5_1_1_DLTR + 0.0102083333333 x_0_5_1_1_MTCH
 + 0.0102083333333 x_0_5_1_1_NFLX + 0.0102083333333 x_0_5_1_1_QCOM
 + 0.0102083333333 x_0_5_1_1_SBUX + 0.0102083333333 x_0_5_1_1_TSLA
 + 0.0102083333333 x_0_5_1_1_VRTX + 0.0102083333333 x_0_5_1_2_AMD
 + 0.0102083333333 x_0_5_1_2_AMGN + 0.0102083333333 x_0_5_1_2_ASML
 + 0.0102083333333 x_0_5_1_2_DLTR + 0.0102083333333 x_0_5_1_2_MTCH
 + 0.0102083333333 x_0_5_1_2_NFLX + 0.0102083333333 x_0_5_1_2_QCOM
 + 0.0102083333333 x_0_5_1_2_SBUX + 0.0102083333333 x_0_5_1_2_TSLA
 + 0.0102083333333 x_0_5_1_2_VRTX + 0.0102083333333 x_0_5_1_3_AMD
 + 0.0102083333333 x_0_5_1_3_AMGN + 0.0102083333333 x_0_5_1_3_ASML
 + 0.0102083333333 x_0_5_1_3_DLTR + 0.0102083333333 x_0_5_1_3_MTCH
 + 0.0102083333333 x_0_5_1_3_NFLX + 0.0102083333333 x_0_5_1_3_QCOM
 + 0.0102083333333 x_0_5_1_3_SBUX + 0.0102083333333 x_0_5_1_3_TSLA
 + 0.0102083333333 x_0_5_1_3_VRTX + 0.0102083333333 x_0_5_1_4_AMD
 + 0.0102083333333 x_0_5_1_4_AMGN + 0.0102083333333 x_0_5_1_4_ASML
 + 0.0102083333333 x_0_5_1_4_DLTR + 0.0102083333333 x_0_5_1_4_MTCH
 + 0.0102083333333 x_0_5_1_4_NFLX + 0.0102083333333 x_0_5_1_4_QCOM
 + 0.0102083333333 x_0_5_1_4_SBUX + 0.0102083333333 x_0_5_1_4_TSLA
 + 0.0102083333333 x_0_5_1_4_VRTX + 0.0102083333333 x_0_5_1_5_AMD
 + 0.0102083333333 x_0_5_1_5_AMGN + 0.0102083333333 x_0_5_1_5_ASML
 + 0.0102083333333 x_0_5_1_5_DLTR + 0.0102083333333 x_0_5_1_5_MTCH
 + 0.0102083333333 x_0_5_1_5_NFLX + 0.0102083333333 x_0_5_1_5_QCOM
 + 0.0102083333333 x_0_5_1_5_SBUX + 0.0102083333333 x_0_5_1_5_TSLA
 + 0.0102083333333 x_0_5_1_5_VRTX + 0.0875 x_0_5_1_AMD + 0.0875 x_0_5_1_AMGN
 + 0.0875 x_0_5_1_ASML + 0.0875 x_0_5_1_DLTR + 0.0875 x_0_5_1_MTCH
 + 0.0875 x_0_5_1_NFLX + 0.0875 x_0_5_1_QCOM + 0.0875 x_0_5_1_SBUX
 + 0.0875 x_0_5_1_TSLA + 0.0875 x_0_5_1_VRTX + 0.0102083333333 x_0_5_2_0_AMD
 + 0.0102083333333 x_0_5_2_0_AMGN + 0.0102083333333 x_0_5_2_0_ASML
 + 0.0102083333333 x_0_5_2_0_DLTR + 0.0102083333333 x_0_5_2_0_MTCH
 + 0.0102083333333 x_0_5_2_0_NFLX + 0.0102083333333 x_0_5_2_0_QCOM
 + 0.0102083333333 x_0_5_2_0_SBUX + 0.0102083333333 x_0_5_2_0_TSLA
 + 0.0102083333333 x_0_5_2_0_VRTX + 0.0102083333333 x_0_5_2_1_AMD
 + 0.0102083333333 x_0_5_2_1_AMGN + 0.0102083333333 x_0_5_2_1_ASML
 + 0.0102083333333 x_0_5_2_1_DLTR + 0.0102083333333 x_0_5_2_1_MTCH
 + 0.0102083333333 x_0_5_2_1_NFLX + 0.0102083333333 x_0_5_2_1_QCOM
 + 0.0102083333333 x_0_5_2_1_SBUX + 0.0102083333333 x_0_5_2_1_TSLA
 + 0.0102083333333 x_0_5_2_1_VRTX + 0.0102083333333 x_0_5_2_2_AMD
 + 0.0102083333333 x_0_5_2_2_AMGN + 0.0102083333333 x_0_5_2_2_ASML
 + 0.0102083333333 x_0_5_2_2_DLTR + 0.0102083333333 x_0_5_2_2_MTCH
 + 0.0102083333333 x_0_5_2_2_NFLX + 0.0102083333333 x_0_5_2_2_QCOM
 + 0.0102083333333 x_0_5_2_2_SBUX + 0.0102083333333 x_0_5_2_2_TSLA
 + 0.0102083333333 x_0_5_2_2_VRTX + 0.0102083333333 x_0_5_2_3_AMD
 + 0.0102083333333 x_0_5_2_3_AMGN + 0.0102083333333 x_0_5_2_3_ASML
 + 0.0102083333333 x_0_5_2_3_DLTR + 0.0102083333333 x_0_5_2_3_MTCH
 + 0.0102083333333 x_0_5_2_3_NFLX + 0.0102083333333 x_0_5_2_3_QCOM
 + 0.0102083333333 x_0_5_2_3_SBUX + 0.0102083333333 x_0_5_2_3_TSLA
 + 0.0102083333333 x_0_5_2_3_VRTX + 0.0102083333333 x_0_5_2_4_AMD
 + 0.0102083333333 x_0_5_2_4_AMGN + 0.0102083333333 x_0_5_2_4_ASML
 + 0.0102083333333 x_0_5_2_4_DLTR + 0.0102083333333 x_0_5_2_4_MTCH
 + 0.0102083333333 x_0_5_2_4_NFLX + 0.0102083333333 x_0_5_2_4_QCOM
 + 0.0102083333333 x_0_5_2_4_SBUX + 0.0102083333333 x_0_5_2_4_TSLA
 + 0.0102083333333 x_0_5_2_4_VRTX + 0.0102083333333 x_0_5_2_5_AMD
 + 0.0102083333333 x_0_5_2_5_AMGN + 0.0102083333333 x_0_5_2_5_ASML
 + 0.0102083333333 x_0_5_2_5_DLTR + 0.0102083333333 x_0_5_2_5_MTCH
 + 0.0102083333333 x_0_5_2_5_NFLX + 0.0102083333333 x_0_5_2_5_QCOM
 + 0.0102083333333 x_0_5_2_5_SBUX + 0.0102083333333 x_0_5_2_5_TSLA
 + 0.0102083333333 x_0_5_2_5_VRTX + 0.0875 x_0_5_2_AMD + 0.0875 x_0_5_2_AMGN
 + 0.0875 x_0_5_2_ASML + 0.0875 x_0_5_2_DLTR + 0.0875 x_0_5_2_MTCH
 + 0.0875 x_0_5_2_NFLX + 0.0875 x_0_5_2_QCOM + 0.0875 x_0_5_2_SBUX
 + 0.0875 x_0_5_2_TSLA + 0.0875 x_0_5_2_VRTX + 0.0102083333333 x_0_5_3_0_AMD
 + 0.0102083333333 x_0_5_3_0_AMGN + 0.0102083333333 x_0_5_3_0_ASML
 + 0.0102083333333 x_0_5_3_0_DLTR + 0.0102083333333 x_0_5_3_0_MTCH
 + 0.0102083333333 x_0_5_3_0_NFLX + 0.0102083333333 x_0_5_3_0_QCOM
 + 0.0102083333333 x_0_5_3_0_SBUX + 0.0102083333333 x_0_5_3_0_TSLA
 + 0.0102083333333 x_0_5_3_0_VRTX + 0.0102083333333 x_0_5_3_1_AMD
 + 0.0102083333333 x_0_5_3_1_AMGN + 0.0102083333333 x_0_5_3_1_ASML
 + 0.0102083333333 x_0_5_3_1_DLTR + 0.0102083333333 x_0_5_3_1_MTCH
 + 0.0102083333333 x_0_5_3_1_NFLX + 0.0102083333333 x_0_5_3_1_QCOM
 + 0.0102083333333 x_0_5_3_1_SBUX + 0.0102083333333 x_0_5_3_1_TSLA
 + 0.0102083333333 x_0_5_3_1_VRTX + 0.0102083333333 x_0_5_3_2_AMD
 + 0.0102083333333 x_0_5_3_2_AMGN + 0.0102083333333 x_0_5_3_2_ASML
 + 0.0102083333333 x_0_5_3_2_DLTR + 0.0102083333333 x_0_5_3_2_MTCH
 + 0.0102083333333 x_0_5_3_2_NFLX + 0.0102083333333 x_0_5_3_2_QCOM
 + 0.0102083333333 x_0_5_3_2_SBUX + 0.0102083333333 x_0_5_3_2_TSLA
 + 0.0102083333333 x_0_5_3_2_VRTX + 0.0102083333333 x_0_5_3_3_AMD
 + 0.0102083333333 x_0_5_3_3_AMGN + 0.0102083333333 x_0_5_3_3_ASML
 + 0.0102083333333 x_0_5_3_3_DLTR + 0.0102083333333 x_0_5_3_3_MTCH
 + 0.0102083333333 x_0_5_3_3_NFLX + 0.0102083333333 x_0_5_3_3_QCOM
 + 0.0102083333333 x_0_5_3_3_SBUX + 0.0102083333333 x_0_5_3_3_TSLA
 + 0.0102083333333 x_0_5_3_3_VRTX + 0.0102083333333 x_0_5_3_4_AMD
 + 0.0102083333333 x_0_5_3_4_AMGN + 0.0102083333333 x_0_5_3_4_ASML
 + 0.0102083333333 x_0_5_3_4_DLTR + 0.0102083333333 x_0_5_3_4_MTCH
 + 0.0102083333333 x_0_5_3_4_NFLX + 0.0102083333333 x_0_5_3_4_QCOM
 + 0.0102083333333 x_0_5_3_4_SBUX + 0.0102083333333 x_0_5_3_4_TSLA
 + 0.0102083333333 x_0_5_3_4_VRTX + 0.0102083333333 x_0_5_3_5_AMD
 + 0.0102083333333 x_0_5_3_5_AMGN + 0.0102083333333 x_0_5_3_5_ASML
 + 0.0102083333333 x_0_5_3_5_DLTR + 0.0102083333333 x_0_5_3_5_MTCH
 + 0.0102083333333 x_0_5_3_5_NFLX + 0.0102083333333 x_0_5_3_5_QCOM
 + 0.0102083333333 x_0_5_3_5_SBUX + 0.0102083333333 x_0_5_3_5_TSLA
 + 0.0102083333333 x_0_5_3_5_VRTX + 0.0875 x_0_5_3_AMD + 0.0875 x_0_5_3_AMGN
 + 0.0875 x_0_5_3_ASML + 0.0875 x_0_5_3_DLTR + 0.0875 x_0_5_3_MTCH
 + 0.0875 x_0_5_3_NFLX + 0.0875 x_0_5_3_QCOM + 0.0875 x_0_5_3_SBUX
 + 0.0875 x_0_5_3_TSLA + 0.0875 x_0_5_3_VRTX + 0.0102083333333 x_0_5_4_0_AMD
 + 0.0102083333333 x_0_5_4_0_AMGN + 0.0102083333333 x_0_5_4_0_ASML
 + 0.0102083333333 x_0_5_4_0_DLTR + 0.0102083333333 x_0_5_4_0_MTCH
 + 0.0102083333333 x_0_5_4_0_NFLX + 0.0102083333333 x_0_5_4_0_QCOM
 + 0.0102083333333 x_0_5_4_0_SBUX + 0.0102083333333 x_0_5_4_0_TSLA
 + 0.0102083333333 x_0_5_4_0_VRTX + 0.0102083333333 x_0_5_4_1_AMD
 + 0.0102083333333 x_0_5_4_1_AMGN + 0.0102083333333 x_0_5_4_1_ASML
 + 0.0102083333333 x_0_5_4_1_DLTR + 0.0102083333333 x_0_5_4_1_MTCH
 + 0.0102083333333 x_0_5_4_1_NFLX + 0.0102083333333 x_0_5_4_1_QCOM
 + 0.0102083333333 x_0_5_4_1_SBUX + 0.0102083333333 x_0_5_4_1_TSLA
 + 0.0102083333333 x_0_5_4_1_VRTX + 0.0102083333333 x_0_5_4_2_AMD
 + 0.0102083333333 x_0_5_4_2_AMGN + 0.0102083333333 x_0_5_4_2_ASML
 + 0.0102083333333 x_0_5_4_2_DLTR + 0.0102083333333 x_0_5_4_2_MTCH
 + 0.0102083333333 x_0_5_4_2_NFLX + 0.0102083333333 x_0_5_4_2_QCOM
 + 0.0102083333333 x_0_5_4_2_SBUX + 0.0102083333333 x_0_5_4_2_TSLA
 + 0.0102083333333 x_0_5_4_2_VRTX + 0.0102083333333 x_0_5_4_3_AMD
 + 0.0102083333333 x_0_5_4_3_AMGN + 0.0102083333333 x_0_5_4_3_ASML
 + 0.0102083333333 x_0_5_4_3_DLTR + 0.0102083333333 x_0_5_4_3_MTCH
 + 0.0102083333333 x_0_5_4_3_NFLX + 0.0102083333333 x_0_5_4_3_QCOM
 + 0.0102083333333 x_0_5_4_3_SBUX + 0.0102083333333 x_0_5_4_3_TSLA
 + 0.0102083333333 x_0_5_4_3_VRTX + 0.0102083333333 x_0_5_4_4_AMD
 + 0.0102083333333 x_0_5_4_4_AMGN + 0.0102083333333 x_0_5_4_4_ASML
 + 0.0102083333333 x_0_5_4_4_DLTR + 0.0102083333333 x_0_5_4_4_MTCH
 + 0.0102083333333 x_0_5_4_4_NFLX + 0.0102083333333 x_0_5_4_4_QCOM
 + 0.0102083333333 x_0_5_4_4_SBUX + 0.0102083333333 x_0_5_4_4_TSLA
 + 0.0102083333333 x_0_5_4_4_VRTX + 0.0102083333333 x_0_5_4_5_AMD
 + 0.0102083333333 x_0_5_4_5_AMGN + 0.0102083333333 x_0_5_4_5_ASML
 + 0.0102083333333 x_0_5_4_5_DLTR + 0.0102083333333 x_0_5_4_5_MTCH
 + 0.0102083333333 x_0_5_4_5_NFLX + 0.0102083333333 x_0_5_4_5_QCOM
 + 0.0102083333333 x_0_5_4_5_SBUX + 0.0102083333333 x_0_5_4_5_TSLA
 + 0.0102083333333 x_0_5_4_5_VRTX + 0.0875 x_0_5_4_AMD + 0.0875 x_0_5_4_AMGN
 + 0.0875 x_0_5_4_ASML + 0.0875 x_0_5_4_DLTR + 0.0875 x_0_5_4_MTCH
 + 0.0875 x_0_5_4_NFLX + 0.0875 x_0_5_4_QCOM + 0.0875 x_0_5_4_SBUX
 + 0.0875 x_0_5_4_TSLA + 0.0875 x_0_5_4_VRTX + 0.0102083333333 x_0_5_5_0_AMD
 + 0.0102083333333 x_0_5_5_0_AMGN + 0.0102083333333 x_0_5_5_0_ASML
 + 0.0102083333333 x_0_5_5_0_DLTR + 0.0102083333333 x_0_5_5_0_MTCH
 + 0.0102083333333 x_0_5_5_0_NFLX + 0.0102083333333 x_0_5_5_0_QCOM
 + 0.0102083333333 x_0_5_5_0_SBUX + 0.0102083333333 x_0_5_5_0_TSLA
 + 0.0102083333333 x_0_5_5_0_VRTX + 0.0102083333333 x_0_5_5_1_AMD
 + 0.0102083333333 x_0_5_5_1_AMGN + 0.0102083333333 x_0_5_5_1_ASML
 + 0.0102083333333 x_0_5_5_1_DLTR + 0.0102083333333 x_0_5_5_1_MTCH
 + 0.0102083333333 x_0_5_5_1_NFLX + 0.0102083333333 x_0_5_5_1_QCOM
 + 0.0102083333333 x_0_5_5_1_SBUX + 0.0102083333333 x_0_5_5_1_TSLA
 + 0.0102083333333 x_0_5_5_1_VRTX + 0.0102083333333 x_0_5_5_2_AMD
 + 0.0102083333333 x_0_5_5_2_AMGN + 0.0102083333333 x_0_5_5_2_ASML
 + 0.0102083333333 x_0_5_5_2_DLTR + 0.0102083333333 x_0_5_5_2_MTCH
 + 0.0102083333333 x_0_5_5_2_NFLX + 0.0102083333333 x_0_5_5_2_QCOM
 + 0.0102083333333 x_0_5_5_2_SBUX + 0.0102083333333 x_0_5_5_2_TSLA
 + 0.0102083333333 x_0_5_5_2_VRTX + 0.0102083333333 x_0_5_5_3_AMD
 + 0.0102083333333 x_0_5_5_3_AMGN + 0.0102083333333 x_0_5_5_3_ASML
 + 0.0102083333333 x_0_5_5_3_DLTR + 0.0102083333333 x_0_5_5_3_MTCH
 + 0.0102083333333 x_0_5_5_3_NFLX + 0.0102083333333 x_0_5_5_3_QCOM
 + 0.0102083333333 x_0_5_5_3_SBUX + 0.0102083333333 x_0_5_5_3_TSLA
 + 0.0102083333333 x_0_5_5_3_VRTX + 0.0102083333333 x_0_5_5_4_AMD
 + 0.0102083333333 x_0_5_5_4_AMGN + 0.0102083333333 x_0_5_5_4_ASML
 + 0.0102083333333 x_0_5_5_4_DLTR + 0.0102083333333 x_0_5_5_4_MTCH
 + 0.0102083333333 x_0_5_5_4_NFLX + 0.0102083333333 x_0_5_5_4_QCOM
 + 0.0102083333333 x_0_5_5_4_SBUX + 0.0102083333333 x_0_5_5_4_TSLA
 + 0.0102083333333 x_0_5_5_4_VRTX + 0.0102083333333 x_0_5_5_5_AMD
 + 0.0102083333333 x_0_5_5_5_AMGN + 0.0102083333333 x_0_5_5_5_ASML
 + 0.0102083333333 x_0_5_5_5_DLTR + 0.0102083333333 x_0_5_5_5_MTCH
 + 0.0102083333333 x_0_5_5_5_NFLX + 0.0102083333333 x_0_5_5_5_QCOM
 + 0.0102083333333 x_0_5_5_5_SBUX + 0.0102083333333 x_0_5_5_5_TSLA
 + 0.0102083333333 x_0_5_5_5_VRTX + 0.0875 x_0_5_5_AMD + 0.0875 x_0_5_5_AMGN
 + 0.0875 x_0_5_5_ASML + 0.0875 x_0_5_5_DLTR + 0.0875 x_0_5_5_MTCH
 + 0.0875 x_0_5_5_NFLX + 0.0875 x_0_5_5_QCOM + 0.0875 x_0_5_5_SBUX
 + 0.0875 x_0_5_5_TSLA + 0.0875 x_0_5_5_VRTX + 0.0102083333333 x_0_5_6_0_AMD
 + 0.0102083333333 x_0_5_6_0_AMGN + 0.0102083333333 x_0_5_6_0_ASML
 + 0.0102083333333 x_0_5_6_0_DLTR + 0.0102083333333 x_0_5_6_0_MTCH
 + 0.0102083333333 x_0_5_6_0_NFLX + 0.0102083333333 x_0_5_6_0_QCOM
 + 0.0102083333333 x_0_5_6_0_SBUX + 0.0102083333333 x_0_5_6_0_TSLA
 + 0.0102083333333 x_0_5_6_0_VRTX + 0.0102083333333 x_0_5_6_1_AMD
 + 0.0102083333333 x_0_5_6_1_AMGN + 0.0102083333333 x_0_5_6_1_ASML
 + 0.0102083333333 x_0_5_6_1_DLTR + 0.0102083333333 x_0_5_6_1_MTCH
 + 0.0102083333333 x_0_5_6_1_NFLX + 0.0102083333333 x_0_5_6_1_QCOM
 + 0.0102083333333 x_0_5_6_1_SBUX + 0.0102083333333 x_0_5_6_1_TSLA
 + 0.0102083333333 x_0_5_6_1_VRTX + 0.0102083333333 x_0_5_6_2_AMD
 + 0.0102083333333 x_0_5_6_2_AMGN + 0.0102083333333 x_0_5_6_2_ASML
 + 0.0102083333333 x_0_5_6_2_DLTR + 0.0102083333333 x_0_5_6_2_MTCH
 + 0.0102083333333 x_0_5_6_2_NFLX + 0.0102083333333 x_0_5_6_2_QCOM
 + 0.0102083333333 x_0_5_6_2_SBUX + 0.0102083333333 x_0_5_6_2_TSLA
 + 0.0102083333333 x_0_5_6_2_VRTX + 0.0102083333333 x_0_5_6_3_AMD
 + 0.0102083333333 x_0_5_6_3_AMGN + 0.0102083333333 x_0_5_6_3_ASML
 + 0.0102083333333 x_0_5_6_3_DLTR + 0.0102083333333 x_0_5_6_3_MTCH
 + 0.0102083333333 x_0_5_6_3_NFLX + 0.0102083333333 x_0_5_6_3_QCOM
 + 0.0102083333333 x_0_5_6_3_SBUX + 0.0102083333333 x_0_5_6_3_TSLA
 + 0.0102083333333 x_0_5_6_3_VRTX + 0.0102083333333 x_0_5_6_4_AMD
 + 0.0102083333333 x_0_5_6_4_AMGN + 0.0102083333333 x_0_5_6_4_ASML
 + 0.0102083333333 x_0_5_6_4_DLTR + 0.0102083333333 x_0_5_6_4_MTCH
 + 0.0102083333333 x_0_5_6_4_NFLX + 0.0102083333333 x_0_5_6_4_QCOM
 + 0.0102083333333 x_0_5_6_4_SBUX + 0.0102083333333 x_0_5_6_4_TSLA
 + 0.0102083333333 x_0_5_6_4_VRTX + 0.0102083333333 x_0_5_6_5_AMD
 + 0.0102083333333 x_0_5_6_5_AMGN + 0.0102083333333 x_0_5_6_5_ASML
 + 0.0102083333333 x_0_5_6_5_DLTR + 0.0102083333333 x_0_5_6_5_MTCH
 + 0.0102083333333 x_0_5_6_5_NFLX + 0.0102083333333 x_0_5_6_5_QCOM
 + 0.0102083333333 x_0_5_6_5_SBUX + 0.0102083333333 x_0_5_6_5_TSLA
 + 0.0102083333333 x_0_5_6_5_VRTX + 0.0875 x_0_5_6_AMD + 0.0875 x_0_5_6_AMGN
 + 0.0875 x_0_5_6_ASML + 0.0875 x_0_5_6_DLTR + 0.0875 x_0_5_6_MTCH
 + 0.0875 x_0_5_6_NFLX + 0.0875 x_0_5_6_QCOM + 0.0875 x_0_5_6_SBUX
 + 0.0875 x_0_5_6_TSLA + 0.0875 x_0_5_6_VRTX + 0.0102083333333 x_0_5_7_0_AMD
 + 0.0102083333333 x_0_5_7_0_AMGN + 0.0102083333333 x_0_5_7_0_ASML
 + 0.0102083333333 x_0_5_7_0_DLTR + 0.0102083333333 x_0_5_7_0_MTCH
 + 0.0102083333333 x_0_5_7_0_NFLX + 0.0102083333333 x_0_5_7_0_QCOM
 + 0.0102083333333 x_0_5_7_0_SBUX + 0.0102083333333 x_0_5_7_0_TSLA
 + 0.0102083333333 x_0_5_7_0_VRTX + 0.0102083333333 x_0_5_7_1_AMD
 + 0.0102083333333 x_0_5_7_1_AMGN + 0.0102083333333 x_0_5_7_1_ASML
 + 0.0102083333333 x_0_5_7_1_DLTR + 0.0102083333333 x_0_5_7_1_MTCH
 + 0.0102083333333 x_0_5_7_1_NFLX + 0.0102083333333 x_0_5_7_1_QCOM
 + 0.0102083333333 x_0_5_7_1_SBUX + 0.0102083333333 x_0_5_7_1_TSLA
 + 0.0102083333333 x_0_5_7_1_VRTX + 0.0102083333333 x_0_5_7_2_AMD
 + 0.0102083333333 x_0_5_7_2_AMGN + 0.0102083333333 x_0_5_7_2_ASML
 + 0.0102083333333 x_0_5_7_2_DLTR + 0.0102083333333 x_0_5_7_2_MTCH
 + 0.0102083333333 x_0_5_7_2_NFLX + 0.0102083333333 x_0_5_7_2_QCOM
 + 0.0102083333333 x_0_5_7_2_SBUX + 0.0102083333333 x_0_5_7_2_TSLA
 + 0.0102083333333 x_0_5_7_2_VRTX + 0.0102083333333 x_0_5_7_3_AMD
 + 0.0102083333333 x_0_5_7_3_AMGN + 0.0102083333333 x_0_5_7_3_ASML
 + 0.0102083333333 x_0_5_7_3_DLTR + 0.0102083333333 x_0_5_7_3_MTCH
 + 0.0102083333333 x_0_5_7_3_NFLX + 0.0102083333333 x_0_5_7_3_QCOM
 + 0.0102083333333 x_0_5_7_3_SBUX + 0.0102083333333 x_0_5_7_3_TSLA
 + 0.0102083333333 x_0_5_7_3_VRTX + 0.0102083333333 x_0_5_7_4_AMD
 + 0.0102083333333 x_0_5_7_4_AMGN + 0.0102083333333 x_0_5_7_4_ASML
 + 0.0102083333333 x_0_5_7_4_DLTR + 0.0102083333333 x_0_5_7_4_MTCH
 + 0.0102083333333 x_0_5_7_4_NFLX + 0.0102083333333 x_0_5_7_4_QCOM
 + 0.0102083333333 x_0_5_7_4_SBUX + 0.0102083333333 x_0_5_7_4_TSLA
 + 0.0102083333333 x_0_5_7_4_VRTX + 0.0102083333333 x_0_5_7_5_AMD
 + 0.0102083333333 x_0_5_7_5_AMGN + 0.0102083333333 x_0_5_7_5_ASML
 + 0.0102083333333 x_0_5_7_5_DLTR + 0.0102083333333 x_0_5_7_5_MTCH
 + 0.0102083333333 x_0_5_7_5_NFLX + 0.0102083333333 x_0_5_7_5_QCOM
 + 0.0102083333333 x_0_5_7_5_SBUX + 0.0102083333333 x_0_5_7_5_TSLA
 + 0.0102083333333 x_0_5_7_5_VRTX + 0.0875 x_0_5_7_AMD + 0.0875 x_0_5_7_AMGN
 + 0.0875 x_0_5_7_ASML + 0.0875 x_0_5_7_DLTR + 0.0875 x_0_5_7_MTCH
 + 0.0875 x_0_5_7_NFLX + 0.0875 x_0_5_7_QCOM + 0.0875 x_0_5_7_SBUX
 + 0.0875 x_0_5_7_TSLA + 0.0875 x_0_5_7_VRTX + x_0_5_AMD + x_0_5_AMGN
 + x_0_5_ASML + x_0_5_DLTR + x_0_5_MTCH + x_0_5_NFLX + x_0_5_QCOM + x_0_5_SBUX
 + x_0_5_TSLA + x_0_5_VRTX >= 0
nnp_constr._in_0_5_0: nnp_0_5_0 - 0.5 nnp_0_5_0_0 - 0.5 nnp_0_5_0_1
 - 0.5 nnp_0_5_0_2 - 0.5 nnp_0_5_0_3 - 0.5 nnp_0_5_0_4 - 0.5 nnp_0_5_0_5
 + u_0_5 - 0.3 u_0_5_0 + 0.116666666667 x_0_5_0_0_AMD
 + 0.116666666667 x_0_5_0_0_AMGN + 0.116666666667 x_0_5_0_0_ASML
 + 0.116666666667 x_0_5_0_0_DLTR + 0.116666666667 x_0_5_0_0_MTCH
 + 0.116666666667 x_0_5_0_0_NFLX + 0.116666666667 x_0_5_0_0_QCOM
 + 0.116666666667 x_0_5_0_0_SBUX + 0.116666666667 x_0_5_0_0_TSLA
 + 0.116666666667 x_0_5_0_0_VRTX + 0.116666666667 x_0_5_0_1_AMD
 + 0.116666666667 x_0_5_0_1_AMGN + 0.116666666667 x_0_5_0_1_ASML
 + 0.116666666667 x_0_5_0_1_DLTR + 0.116666666667 x_0_5_0_1_MTCH
 + 0.116666666667 x_0_5_0_1_NFLX + 0.116666666667 x_0_5_0_1_QCOM
 + 0.116666666667 x_0_5_0_1_SBUX + 0.116666666667 x_0_5_0_1_TSLA
 + 0.116666666667 x_0_5_0_1_VRTX + 0.116666666667 x_0_5_0_2_AMD
 + 0.116666666667 x_0_5_0_2_AMGN + 0.116666666667 x_0_5_0_2_ASML
 + 0.116666666667 x_0_5_0_2_DLTR + 0.116666666667 x_0_5_0_2_MTCH
 + 0.116666666667 x_0_5_0_2_NFLX + 0.116666666667 x_0_5_0_2_QCOM
 + 0.116666666667 x_0_5_0_2_SBUX + 0.116666666667 x_0_5_0_2_TSLA
 + 0.116666666667 x_0_5_0_2_VRTX + 0.116666666667 x_0_5_0_3_AMD
 + 0.116666666667 x_0_5_0_3_AMGN + 0.116666666667 x_0_5_0_3_ASML
 + 0.116666666667 x_0_5_0_3_DLTR + 0.116666666667 x_0_5_0_3_MTCH
 + 0.116666666667 x_0_5_0_3_NFLX + 0.116666666667 x_0_5_0_3_QCOM
 + 0.116666666667 x_0_5_0_3_SBUX + 0.116666666667 x_0_5_0_3_TSLA
 + 0.116666666667 x_0_5_0_3_VRTX + 0.116666666667 x_0_5_0_4_AMD
 + 0.116666666667 x_0_5_0_4_AMGN + 0.116666666667 x_0_5_0_4_ASML
 + 0.116666666667 x_0_5_0_4_DLTR + 0.116666666667 x_0_5_0_4_MTCH
 + 0.116666666667 x_0_5_0_4_NFLX + 0.116666666667 x_0_5_0_4_QCOM
 + 0.116666666667 x_0_5_0_4_SBUX + 0.116666666667 x_0_5_0_4_TSLA
 + 0.116666666667 x_0_5_0_4_VRTX + 0.116666666667 x_0_5_0_5_AMD
 + 0.116666666667 x_0_5_0_5_AMGN + 0.116666666667 x_0_5_0_5_ASML
 + 0.116666666667 x_0_5_0_5_DLTR + 0.116666666667 x_0_5_0_5_MTCH
 + 0.116666666667 x_0_5_0_5_NFLX + 0.116666666667 x_0_5_0_5_QCOM
 + 0.116666666667 x_0_5_0_5_SBUX + 0.116666666667 x_0_5_0_5_TSLA
 + 0.116666666667 x_0_5_0_5_VRTX + x_0_5_0_AMD + x_0_5_0_AMGN + x_0_5_0_ASML
 + x_0_5_0_DLTR + x_0_5_0_MTCH + x_0_5_0_NFLX + x_0_5_0_QCOM + x_0_5_0_SBUX
 + x_0_5_0_TSLA + x_0_5_0_VRTX >= 0
nnp_constr._in_0_5_0_0: nnp_0_5_0_0 + u_0_5_0 + x_0_5_0_0_AMD + x_0_5_0_0_AMGN
 + x_0_5_0_0_ASML + x_0_5_0_0_DLTR + x_0_5_0_0_MTCH + x_0_5_0_0_NFLX
 + x_0_5_0_0_QCOM + x_0_5_0_0_SBUX + x_0_5_0_0_TSLA + x_0_5_0_0_VRTX >= 0
nnp_constr._in_0_5_0_1: nnp_0_5_0_1 + u_0_5_0 + x_0_5_0_1_AMD + x_0_5_0_1_AMGN
 + x_0_5_0_1_ASML + x_0_5_0_1_DLTR + x_0_5_0_1_MTCH + x_0_5_0_1_NFLX
 + x_0_5_0_1_QCOM + x_0_5_0_1_SBUX + x_0_5_0_1_TSLA + x_0_5_0_1_VRTX >= 0
nnp_constr._in_0_5_0_2: nnp_0_5_0_2 + u_0_5_0 + x_0_5_0_2_AMD + x_0_5_0_2_AMGN
 + x_0_5_0_2_ASML + x_0_5_0_2_DLTR + x_0_5_0_2_MTCH + x_0_5_0_2_NFLX
 + x_0_5_0_2_QCOM + x_0_5_0_2_SBUX + x_0_5_0_2_TSLA + x_0_5_0_2_VRTX >= 0
nnp_constr._in_0_5_0_3: nnp_0_5_0_3 + u_0_5_0 + x_0_5_0_3_AMD + x_0_5_0_3_AMGN
 + x_0_5_0_3_ASML + x_0_5_0_3_DLTR + x_0_5_0_3_MTCH + x_0_5_0_3_NFLX
 + x_0_5_0_3_QCOM + x_0_5_0_3_SBUX + x_0_5_0_3_TSLA + x_0_5_0_3_VRTX >= 0
nnp_constr._in_0_5_0_4: nnp_0_5_0_4 + u_0_5_0 + x_0_5_0_4_AMD + x_0_5_0_4_AMGN
 + x_0_5_0_4_ASML + x_0_5_0_4_DLTR + x_0_5_0_4_MTCH + x_0_5_0_4_NFLX
 + x_0_5_0_4_QCOM + x_0_5_0_4_SBUX + x_0_5_0_4_TSLA + x_0_5_0_4_VRTX >= 0
nnp_constr._in_0_5_0_5: nnp_0_5_0_5 + u_0_5_0 + x_0_5_0_5_AMD + x_0_5_0_5_AMGN
 + x_0_5_0_5_ASML + x_0_5_0_5_DLTR + x_0_5_0_5_MTCH + x_0_5_0_5_NFLX
 + x_0_5_0_5_QCOM + x_0_5_0_5_SBUX + x_0_5_0_5_TSLA + x_0_5_0_5_VRTX >= 0
nnp_constr._in_0_5_1: nnp_0_5_1 - 0.5 nnp_0_5_1_0 - 0.5 nnp_0_5_1_1
 - 0.5 nnp_0_5_1_2 - 0.5 nnp_0_5_1_3 - 0.5 nnp_0_5_1_4 - 0.5 nnp_0_5_1_5
 + u_0_5 - 0.3 u_0_5_1 + 0.116666666667 x_0_5_1_0_AMD
 + 0.116666666667 x_0_5_1_0_AMGN + 0.116666666667 x_0_5_1_0_ASML
 + 0.116666666667 x_0_5_1_0_DLTR + 0.116666666667 x_0_5_1_0_MTCH
 + 0.116666666667 x_0_5_1_0_NFLX + 0.116666666667 x_0_5_1_0_QCOM
 + 0.116666666667 x_0_5_1_0_SBUX + 0.116666666667 x_0_5_1_0_TSLA
 + 0.116666666667 x_0_5_1_0_VRTX + 0.116666666667 x_0_5_1_1_AMD
 + 0.116666666667 x_0_5_1_1_AMGN + 0.116666666667 x_0_5_1_1_ASML
 + 0.116666666667 x_0_5_1_1_DLTR + 0.116666666667 x_0_5_1_1_MTCH
 + 0.116666666667 x_0_5_1_1_NFLX + 0.116666666667 x_0_5_1_1_QCOM
 + 0.116666666667 x_0_5_1_1_SBUX + 0.116666666667 x_0_5_1_1_TSLA
 + 0.116666666667 x_0_5_1_1_VRTX + 0.116666666667 x_0_5_1_2_AMD
 + 0.116666666667 x_0_5_1_2_AMGN + 0.116666666667 x_0_5_1_2_ASML
 + 0.116666666667 x_0_5_1_2_DLTR + 0.116666666667 x_0_5_1_2_MTCH
 + 0.116666666667 x_0_5_1_2_NFLX + 0.116666666667 x_0_5_1_2_QCOM
 + 0.116666666667 x_0_5_1_2_SBUX + 0.116666666667 x_0_5_1_2_TSLA
 + 0.116666666667 x_0_5_1_2_VRTX + 0.116666666667 x_0_5_1_3_AMD
 + 0.116666666667 x_0_5_1_3_AMGN + 0.116666666667 x_0_5_1_3_ASML
 + 0.116666666667 x_0_5_1_3_DLTR + 0.116666666667 x_0_5_1_3_MTCH
 + 0.116666666667 x_0_5_1_3_NFLX + 0.116666666667 x_0_5_1_3_QCOM
 + 0.116666666667 x_0_5_1_3_SBUX + 0.116666666667 x_0_5_1_3_TSLA
 + 0.116666666667 x_0_5_1_3_VRTX + 0.116666666667 x_0_5_1_4_AMD
 + 0.116666666667 x_0_5_1_4_AMGN + 0.116666666667 x_0_5_1_4_ASML
 + 0.116666666667 x_0_5_1_4_DLTR + 0.116666666667 x_0_5_1_4_MTCH
 + 0.116666666667 x_0_5_1_4_NFLX + 0.116666666667 x_0_5_1_4_QCOM
 + 0.116666666667 x_0_5_1_4_SBUX + 0.116666666667 x_0_5_1_4_TSLA
 + 0.116666666667 x_0_5_1_4_VRTX + 0.116666666667 x_0_5_1_5_AMD
 + 0.116666666667 x_0_5_1_5_AMGN + 0.116666666667 x_0_5_1_5_ASML
 + 0.116666666667 x_0_5_1_5_DLTR + 0.116666666667 x_0_5_1_5_MTCH
 + 0.116666666667 x_0_5_1_5_NFLX + 0.116666666667 x_0_5_1_5_QCOM
 + 0.116666666667 x_0_5_1_5_SBUX + 0.116666666667 x_0_5_1_5_TSLA
 + 0.116666666667 x_0_5_1_5_VRTX + x_0_5_1_AMD + x_0_5_1_AMGN + x_0_5_1_ASML
 + x_0_5_1_DLTR + x_0_5_1_MTCH + x_0_5_1_NFLX + x_0_5_1_QCOM + x_0_5_1_SBUX
 + x_0_5_1_TSLA + x_0_5_1_VRTX >= 0
nnp_constr._in_0_5_1_0: nnp_0_5_1_0 + u_0_5_1 + x_0_5_1_0_AMD + x_0_5_1_0_AMGN
 + x_0_5_1_0_ASML + x_0_5_1_0_DLTR + x_0_5_1_0_MTCH + x_0_5_1_0_NFLX
 + x_0_5_1_0_QCOM + x_0_5_1_0_SBUX + x_0_5_1_0_TSLA + x_0_5_1_0_VRTX >= 0
nnp_constr._in_0_5_1_1: nnp_0_5_1_1 + u_0_5_1 + x_0_5_1_1_AMD + x_0_5_1_1_AMGN
 + x_0_5_1_1_ASML + x_0_5_1_1_DLTR + x_0_5_1_1_MTCH + x_0_5_1_1_NFLX
 + x_0_5_1_1_QCOM + x_0_5_1_1_SBUX + x_0_5_1_1_TSLA + x_0_5_1_1_VRTX >= 0
nnp_constr._in_0_5_1_2: nnp_0_5_1_2 + u_0_5_1 + x_0_5_1_2_AMD + x_0_5_1_2_AMGN
 + x_0_5_1_2_ASML + x_0_5_1_2_DLTR + x_0_5_1_2_MTCH + x_0_5_1_2_NFLX
 + x_0_5_1_2_QCOM + x_0_5_1_2_SBUX + x_0_5_1_2_TSLA + x_0_5_1_2_VRTX >= 0
nnp_constr._in_0_5_1_3: nnp_0_5_1_3 + u_0_5_1 + x_0_5_1_3_AMD + x_0_5_1_3_AMGN
 + x_0_5_1_3_ASML + x_0_5_1_3_DLTR + x_0_5_1_3_MTCH + x_0_5_1_3_NFLX
 + x_0_5_1_3_QCOM + x_0_5_1_3_SBUX + x_0_5_1_3_TSLA + x_0_5_1_3_VRTX >= 0
nnp_constr._in_0_5_1_4: nnp_0_5_1_4 + u_0_5_1 + x_0_5_1_4_AMD + x_0_5_1_4_AMGN
 + x_0_5_1_4_ASML + x_0_5_1_4_DLTR + x_0_5_1_4_MTCH + x_0_5_1_4_NFLX
 + x_0_5_1_4_QCOM + x_0_5_1_4_SBUX + x_0_5_1_4_TSLA + x_0_5_1_4_VRTX >= 0
nnp_constr._in_0_5_1_5: nnp_0_5_1_5 + u_0_5_1 + x_0_5_1_5_AMD + x_0_5_1_5_AMGN
 + x_0_5_1_5_ASML + x_0_5_1_5_DLTR + x_0_5_1_5_MTCH + x_0_5_1_5_NFLX
 + x_0_5_1_5_QCOM + x_0_5_1_5_SBUX + x_0_5_1_5_TSLA + x_0_5_1_5_VRTX >= 0
nnp_constr._in_0_5_2: nnp_0_5_2 - 0.5 nnp_0_5_2_0 - 0.5 nnp_0_5_2_1
 - 0.5 nnp_0_5_2_2 - 0.5 nnp_0_5_2_3 - 0.5 nnp_0_5_2_4 - 0.5 nnp_0_5_2_5
 + u_0_5 - 0.3 u_0_5_2 + 0.116666666667 x_0_5_2_0_AMD
 + 0.116666666667 x_0_5_2_0_AMGN + 0.116666666667 x_0_5_2_0_ASML
 + 0.116666666667 x_0_5_2_0_DLTR + 0.116666666667 x_0_5_2_0_MTCH
 + 0.116666666667 x_0_5_2_0_NFLX + 0.116666666667 x_0_5_2_0_QCOM
 + 0.116666666667 x_0_5_2_0_SBUX + 0.116666666667 x_0_5_2_0_TSLA
 + 0.116666666667 x_0_5_2_0_VRTX + 0.116666666667 x_0_5_2_1_AMD
 + 0.116666666667 x_0_5_2_1_AMGN + 0.116666666667 x_0_5_2_1_ASML
 + 0.116666666667 x_0_5_2_1_DLTR + 0.116666666667 x_0_5_2_1_MTCH
 + 0.116666666667 x_0_5_2_1_NFLX + 0.116666666667 x_0_5_2_1_QCOM
 + 0.116666666667 x_0_5_2_1_SBUX + 0.116666666667 x_0_5_2_1_TSLA
 + 0.116666666667 x_0_5_2_1_VRTX + 0.116666666667 x_0_5_2_2_AMD
 + 0.116666666667 x_0_5_2_2_AMGN + 0.116666666667 x_0_5_2_2_ASML
 + 0.116666666667 x_0_5_2_2_DLTR + 0.116666666667 x_0_5_2_2_MTCH
 + 0.116666666667 x_0_5_2_2_NFLX + 0.116666666667 x_0_5_2_2_QCOM
 + 0.116666666667 x_0_5_2_2_SBUX + 0.116666666667 x_0_5_2_2_TSLA
 + 0.116666666667 x_0_5_2_2_VRTX + 0.116666666667 x_0_5_2_3_AMD
 + 0.116666666667 x_0_5_2_3_AMGN + 0.116666666667 x_0_5_2_3_ASML
 + 0.116666666667 x_0_5_2_3_DLTR + 0.116666666667 x_0_5_2_3_MTCH
 + 0.116666666667 x_0_5_2_3_NFLX + 0.116666666667 x_0_5_2_3_QCOM
 + 0.116666666667 x_0_5_2_3_SBUX + 0.116666666667 x_0_5_2_3_TSLA
 + 0.116666666667 x_0_5_2_3_VRTX + 0.116666666667 x_0_5_2_4_AMD
 + 0.116666666667 x_0_5_2_4_AMGN + 0.116666666667 x_0_5_2_4_ASML
 + 0.116666666667 x_0_5_2_4_DLTR + 0.116666666667 x_0_5_2_4_MTCH
 + 0.116666666667 x_0_5_2_4_NFLX + 0.116666666667 x_0_5_2_4_QCOM
 + 0.116666666667 x_0_5_2_4_SBUX + 0.116666666667 x_0_5_2_4_TSLA
 + 0.116666666667 x_0_5_2_4_VRTX + 0.116666666667 x_0_5_2_5_AMD
 + 0.116666666667 x_0_5_2_5_AMGN + 0.116666666667 x_0_5_2_5_ASML
 + 0.116666666667 x_0_5_2_5_DLTR + 0.116666666667 x_0_5_2_5_MTCH
 + 0.116666666667 x_0_5_2_5_NFLX + 0.116666666667 x_0_5_2_5_QCOM
 + 0.116666666667 x_0_5_2_5_SBUX + 0.116666666667 x_0_5_2_5_TSLA
 + 0.116666666667 x_0_5_2_5_VRTX + x_0_5_2_AMD + x_0_5_2_AMGN + x_0_5_2_ASML
 + x_0_5_2_DLTR + x_0_5_2_MTCH + x_0_5_2_NFLX + x_0_5_2_QCOM + x_0_5_2_SBUX
 + x_0_5_2_TSLA + x_0_5_2_VRTX >= 0
nnp_constr._in_0_5_2_0: nnp_0_5_2_0 + u_0_5_2 + x_0_5_2_0_AMD + x_0_5_2_0_AMGN
 + x_0_5_2_0_ASML + x_0_5_2_0_DLTR + x_0_5_2_0_MTCH + x_0_5_2_0_NFLX
 + x_0_5_2_0_QCOM + x_0_5_2_0_SBUX + x_0_5_2_0_TSLA + x_0_5_2_0_VRTX >= 0
nnp_constr._in_0_5_2_1: nnp_0_5_2_1 + u_0_5_2 + x_0_5_2_1_AMD + x_0_5_2_1_AMGN
 + x_0_5_2_1_ASML + x_0_5_2_1_DLTR + x_0_5_2_1_MTCH + x_0_5_2_1_NFLX
 + x_0_5_2_1_QCOM + x_0_5_2_1_SBUX + x_0_5_2_1_TSLA + x_0_5_2_1_VRTX >= 0
nnp_constr._in_0_5_2_2: nnp_0_5_2_2 + u_0_5_2 + x_0_5_2_2_AMD + x_0_5_2_2_AMGN
 + x_0_5_2_2_ASML + x_0_5_2_2_DLTR + x_0_5_2_2_MTCH + x_0_5_2_2_NFLX
 + x_0_5_2_2_QCOM + x_0_5_2_2_SBUX + x_0_5_2_2_TSLA + x_0_5_2_2_VRTX >= 0
nnp_constr._in_0_5_2_3: nnp_0_5_2_3 + u_0_5_2 + x_0_5_2_3_AMD + x_0_5_2_3_AMGN
 + x_0_5_2_3_ASML + x_0_5_2_3_DLTR + x_0_5_2_3_MTCH + x_0_5_2_3_NFLX
 + x_0_5_2_3_QCOM + x_0_5_2_3_SBUX + x_0_5_2_3_TSLA + x_0_5_2_3_VRTX >= 0
nnp_constr._in_0_5_2_4: nnp_0_5_2_4 + u_0_5_2 + x_0_5_2_4_AMD + x_0_5_2_4_AMGN
 + x_0_5_2_4_ASML + x_0_5_2_4_DLTR + x_0_5_2_4_MTCH + x_0_5_2_4_NFLX
 + x_0_5_2_4_QCOM + x_0_5_2_4_SBUX + x_0_5_2_4_TSLA + x_0_5_2_4_VRTX >= 0
nnp_constr._in_0_5_2_5: nnp_0_5_2_5 + u_0_5_2 + x_0_5_2_5_AMD + x_0_5_2_5_AMGN
 + x_0_5_2_5_ASML + x_0_5_2_5_DLTR + x_0_5_2_5_MTCH + x_0_5_2_5_NFLX
 + x_0_5_2_5_QCOM + x_0_5_2_5_SBUX + x_0_5_2_5_TSLA + x_0_5_2_5_VRTX >= 0
nnp_constr._in_0_5_3: nnp_0_5_3 - 0.5 nnp_0_5_3_0 - 0.5 nnp_0_5_3_1
 - 0.5 nnp_0_5_3_2 - 0.5 nnp_0_5_3_3 - 0.5 nnp_0_5_3_4 - 0.5 nnp_0_5_3_5
 + u_0_5 - 0.3 u_0_5_3 + 0.116666666667 x_0_5_3_0_AMD
 + 0.116666666667 x_0_5_3_0_AMGN + 0.116666666667 x_0_5_3_0_ASML
 + 0.116666666667 x_0_5_3_0_DLTR + 0.116666666667 x_0_5_3_0_MTCH
 + 0.116666666667 x_0_5_3_0_NFLX + 0.116666666667 x_0_5_3_0_QCOM
 + 0.116666666667 x_0_5_3_0_SBUX + 0.116666666667 x_0_5_3_0_TSLA
 + 0.116666666667 x_0_5_3_0_VRTX + 0.116666666667 x_0_5_3_1_AMD
 + 0.116666666667 x_0_5_3_1_AMGN + 0.116666666667 x_0_5_3_1_ASML
 + 0.116666666667 x_0_5_3_1_DLTR + 0.116666666667 x_0_5_3_1_MTCH
 + 0.116666666667 x_0_5_3_1_NFLX + 0.116666666667 x_0_5_3_1_QCOM
 + 0.116666666667 x_0_5_3_1_SBUX + 0.116666666667 x_0_5_3_1_TSLA
 + 0.116666666667 x_0_5_3_1_VRTX + 0.116666666667 x_0_5_3_2_AMD
 + 0.116666666667 x_0_5_3_2_AMGN + 0.116666666667 x_0_5_3_2_ASML
 + 0.116666666667 x_0_5_3_2_DLTR + 0.116666666667 x_0_5_3_2_MTCH
 + 0.116666666667 x_0_5_3_2_NFLX + 0.116666666667 x_0_5_3_2_QCOM
 + 0.116666666667 x_0_5_3_2_SBUX + 0.116666666667 x_0_5_3_2_TSLA
 + 0.116666666667 x_0_5_3_2_VRTX + 0.116666666667 x_0_5_3_3_AMD
 + 0.116666666667 x_0_5_3_3_AMGN + 0.116666666667 x_0_5_3_3_ASML
 + 0.116666666667 x_0_5_3_3_DLTR + 0.116666666667 x_0_5_3_3_MTCH
 + 0.116666666667 x_0_5_3_3_NFLX + 0.116666666667 x_0_5_3_3_QCOM
 + 0.116666666667 x_0_5_3_3_SBUX + 0.116666666667 x_0_5_3_3_TSLA
 + 0.116666666667 x_0_5_3_3_VRTX + 0.116666666667 x_0_5_3_4_AMD
 + 0.116666666667 x_0_5_3_4_AMGN + 0.116666666667 x_0_5_3_4_ASML
 + 0.116666666667 x_0_5_3_4_DLTR + 0.116666666667 x_0_5_3_4_MTCH
 + 0.116666666667 x_0_5_3_4_NFLX + 0.116666666667 x_0_5_3_4_QCOM
 + 0.116666666667 x_0_5_3_4_SBUX + 0.116666666667 x_0_5_3_4_TSLA
 + 0.116666666667 x_0_5_3_4_VRTX + 0.116666666667 x_0_5_3_5_AMD
 + 0.116666666667 x_0_5_3_5_AMGN + 0.116666666667 x_0_5_3_5_ASML
 + 0.116666666667 x_0_5_3_5_DLTR + 0.116666666667 x_0_5_3_5_MTCH
 + 0.116666666667 x_0_5_3_5_NFLX + 0.116666666667 x_0_5_3_5_QCOM
 + 0.116666666667 x_0_5_3_5_SBUX + 0.116666666667 x_0_5_3_5_TSLA
 + 0.116666666667 x_0_5_3_5_VRTX + x_0_5_3_AMD + x_0_5_3_AMGN + x_0_5_3_ASML
 + x_0_5_3_DLTR + x_0_5_3_MTCH + x_0_5_3_NFLX + x_0_5_3_QCOM + x_0_5_3_SBUX
 + x_0_5_3_TSLA + x_0_5_3_VRTX >= 0
nnp_constr._in_0_5_3_0: nnp_0_5_3_0 + u_0_5_3 + x_0_5_3_0_AMD + x_0_5_3_0_AMGN
 + x_0_5_3_0_ASML + x_0_5_3_0_DLTR + x_0_5_3_0_MTCH + x_0_5_3_0_NFLX
 + x_0_5_3_0_QCOM + x_0_5_3_0_SBUX + x_0_5_3_0_TSLA + x_0_5_3_0_VRTX >= 0
nnp_constr._in_0_5_3_1: nnp_0_5_3_1 + u_0_5_3 + x_0_5_3_1_AMD + x_0_5_3_1_AMGN
 + x_0_5_3_1_ASML + x_0_5_3_1_DLTR + x_0_5_3_1_MTCH + x_0_5_3_1_NFLX
 + x_0_5_3_1_QCOM + x_0_5_3_1_SBUX + x_0_5_3_1_TSLA + x_0_5_3_1_VRTX >= 0
nnp_constr._in_0_5_3_2: nnp_0_5_3_2 + u_0_5_3 + x_0_5_3_2_AMD + x_0_5_3_2_AMGN
 + x_0_5_3_2_ASML + x_0_5_3_2_DLTR + x_0_5_3_2_MTCH + x_0_5_3_2_NFLX
 + x_0_5_3_2_QCOM + x_0_5_3_2_SBUX + x_0_5_3_2_TSLA + x_0_5_3_2_VRTX >= 0
nnp_constr._in_0_5_3_3: nnp_0_5_3_3 + u_0_5_3 + x_0_5_3_3_AMD + x_0_5_3_3_AMGN
 + x_0_5_3_3_ASML + x_0_5_3_3_DLTR + x_0_5_3_3_MTCH + x_0_5_3_3_NFLX
 + x_0_5_3_3_QCOM + x_0_5_3_3_SBUX + x_0_5_3_3_TSLA + x_0_5_3_3_VRTX >= 0
nnp_constr._in_0_5_3_4: nnp_0_5_3_4 + u_0_5_3 + x_0_5_3_4_AMD + x_0_5_3_4_AMGN
 + x_0_5_3_4_ASML + x_0_5_3_4_DLTR + x_0_5_3_4_MTCH + x_0_5_3_4_NFLX
 + x_0_5_3_4_QCOM + x_0_5_3_4_SBUX + x_0_5_3_4_TSLA + x_0_5_3_4_VRTX >= 0
nnp_constr._in_0_5_3_5: nnp_0_5_3_5 + u_0_5_3 + x_0_5_3_5_AMD + x_0_5_3_5_AMGN
 + x_0_5_3_5_ASML + x_0_5_3_5_DLTR + x_0_5_3_5_MTCH + x_0_5_3_5_NFLX
 + x_0_5_3_5_QCOM + x_0_5_3_5_SBUX + x_0_5_3_5_TSLA + x_0_5_3_5_VRTX >= 0
nnp_constr._in_0_5_4: nnp_0_5_4 - 0.5 nnp_0_5_4_0 - 0.5 nnp_0_5_4_1
 - 0.5 nnp_0_5_4_2 - 0.5 nnp_0_5_4_3 - 0.5 nnp_0_5_4_4 - 0.5 nnp_0_5_4_5
 + u_0_5 - 0.3 u_0_5_4 + 0.116666666667 x_0_5_4_0_AMD
 + 0.116666666667 x_0_5_4_0_AMGN + 0.116666666667 x_0_5_4_0_ASML
 + 0.116666666667 x_0_5_4_0_DLTR + 0.116666666667 x_0_5_4_0_MTCH
 + 0.116666666667 x_0_5_4_0_NFLX + 0.116666666667 x_0_5_4_0_QCOM
 + 0.116666666667 x_0_5_4_0_SBUX + 0.116666666667 x_0_5_4_0_TSLA
 + 0.116666666667 x_0_5_4_0_VRTX + 0.116666666667 x_0_5_4_1_AMD
 + 0.116666666667 x_0_5_4_1_AMGN + 0.116666666667 x_0_5_4_1_ASML
 + 0.116666666667 x_0_5_4_1_DLTR + 0.116666666667 x_0_5_4_1_MTCH
 + 0.116666666667 x_0_5_4_1_NFLX + 0.116666666667 x_0_5_4_1_QCOM
 + 0.116666666667 x_0_5_4_1_SBUX + 0.116666666667 x_0_5_4_1_TSLA
 + 0.116666666667 x_0_5_4_1_VRTX + 0.116666666667 x_0_5_4_2_AMD
 + 0.116666666667 x_0_5_4_2_AMGN + 0.116666666667 x_0_5_4_2_ASML
 + 0.116666666667 x_0_5_4_2_DLTR + 0.116666666667 x_0_5_4_2_MTCH
 + 0.116666666667 x_0_5_4_2_NFLX + 0.116666666667 x_0_5_4_2_QCOM
 + 0.116666666667 x_0_5_4_2_SBUX + 0.116666666667 x_0_5_4_2_TSLA
 + 0.116666666667 x_0_5_4_2_VRTX + 0.116666666667 x_0_5_4_3_AMD
 + 0.116666666667 x_0_5_4_3_AMGN + 0.116666666667 x_0_5_4_3_ASML
 + 0.116666666667 x_0_5_4_3_DLTR + 0.116666666667 x_0_5_4_3_MTCH
 + 0.116666666667 x_0_5_4_3_NFLX + 0.116666666667 x_0_5_4_3_QCOM
 + 0.116666666667 x_0_5_4_3_SBUX + 0.116666666667 x_0_5_4_3_TSLA
 + 0.116666666667 x_0_5_4_3_VRTX + 0.116666666667 x_0_5_4_4_AMD
 + 0.116666666667 x_0_5_4_4_AMGN + 0.116666666667 x_0_5_4_4_ASML
 + 0.116666666667 x_0_5_4_4_DLTR + 0.116666666667 x_0_5_4_4_MTCH
 + 0.116666666667 x_0_5_4_4_NFLX + 0.116666666667 x_0_5_4_4_QCOM
 + 0.116666666667 x_0_5_4_4_SBUX + 0.116666666667 x_0_5_4_4_TSLA
 + 0.116666666667 x_0_5_4_4_VRTX + 0.116666666667 x_0_5_4_5_AMD
 + 0.116666666667 x_0_5_4_5_AMGN + 0.116666666667 x_0_5_4_5_ASML
 + 0.116666666667 x_0_5_4_5_DLTR + 0.116666666667 x_0_5_4_5_MTCH
 + 0.116666666667 x_0_5_4_5_NFLX + 0.116666666667 x_0_5_4_5_QCOM
 + 0.116666666667 x_0_5_4_5_SBUX + 0.116666666667 x_0_5_4_5_TSLA
 + 0.116666666667 x_0_5_4_5_VRTX + x_0_5_4_AMD + x_0_5_4_AMGN + x_0_5_4_ASML
 + x_0_5_4_DLTR + x_0_5_4_MTCH + x_0_5_4_NFLX + x_0_5_4_QCOM + x_0_5_4_SBUX
 + x_0_5_4_TSLA + x_0_5_4_VRTX >= 0
nnp_constr._in_0_5_4_0: nnp_0_5_4_0 + u_0_5_4 + x_0_5_4_0_AMD + x_0_5_4_0_AMGN
 + x_0_5_4_0_ASML + x_0_5_4_0_DLTR + x_0_5_4_0_MTCH + x_0_5_4_0_NFLX
 + x_0_5_4_0_QCOM + x_0_5_4_0_SBUX + x_0_5_4_0_TSLA + x_0_5_4_0_VRTX >= 0
nnp_constr._in_0_5_4_1: nnp_0_5_4_1 + u_0_5_4 + x_0_5_4_1_AMD + x_0_5_4_1_AMGN
 + x_0_5_4_1_ASML + x_0_5_4_1_DLTR + x_0_5_4_1_MTCH + x_0_5_4_1_NFLX
 + x_0_5_4_1_QCOM + x_0_5_4_1_SBUX + x_0_5_4_1_TSLA + x_0_5_4_1_VRTX >= 0
nnp_constr._in_0_5_4_2: nnp_0_5_4_2 + u_0_5_4 + x_0_5_4_2_AMD + x_0_5_4_2_AMGN
 + x_0_5_4_2_ASML + x_0_5_4_2_DLTR + x_0_5_4_2_MTCH + x_0_5_4_2_NFLX
 + x_0_5_4_2_QCOM + x_0_5_4_2_SBUX + x_0_5_4_2_TSLA + x_0_5_4_2_VRTX >= 0
nnp_constr._in_0_5_4_3: nnp_0_5_4_3 + u_0_5_4 + x_0_5_4_3_AMD + x_0_5_4_3_AMGN
 + x_0_5_4_3_ASML + x_0_5_4_3_DLTR + x_0_5_4_3_MTCH + x_0_5_4_3_NFLX
 + x_0_5_4_3_QCOM + x_0_5_4_3_SBUX + x_0_5_4_3_TSLA + x_0_5_4_3_VRTX >= 0
nnp_constr._in_0_5_4_4: nnp_0_5_4_4 + u_0_5_4 + x_0_5_4_4_AMD + x_0_5_4_4_AMGN
 + x_0_5_4_4_ASML + x_0_5_4_4_DLTR + x_0_5_4_4_MTCH + x_0_5_4_4_NFLX
 + x_0_5_4_4_QCOM + x_0_5_4_4_SBUX + x_0_5_4_4_TSLA + x_0_5_4_4_VRTX >= 0
nnp_constr._in_0_5_4_5: nnp_0_5_4_5 + u_0_5_4 + x_0_5_4_5_AMD + x_0_5_4_5_AMGN
 + x_0_5_4_5_ASML + x_0_5_4_5_DLTR + x_0_5_4_5_MTCH + x_0_5_4_5_NFLX
 + x_0_5_4_5_QCOM + x_0_5_4_5_SBUX + x_0_5_4_5_TSLA + x_0_5_4_5_VRTX >= 0
nnp_constr._in_0_5_5: nnp_0_5_5 - 0.5 nnp_0_5_5_0 - 0.5 nnp_0_5_5_1
 - 0.5 nnp_0_5_5_2 - 0.5 nnp_0_5_5_3 - 0.5 nnp_0_5_5_4 - 0.5 nnp_0_5_5_5
 + u_0_5 - 0.3 u_0_5_5 + 0.116666666667 x_0_5_5_0_AMD
 + 0.116666666667 x_0_5_5_0_AMGN + 0.116666666667 x_0_5_5_0_ASML
 + 0.116666666667 x_0_5_5_0_DLTR + 0.116666666667 x_0_5_5_0_MTCH
 + 0.116666666667 x_0_5_5_0_NFLX + 0.116666666667 x_0_5_5_0_QCOM
 + 0.116666666667 x_0_5_5_0_SBUX + 0.116666666667 x_0_5_5_0_TSLA
 + 0.116666666667 x_0_5_5_0_VRTX + 0.116666666667 x_0_5_5_1_AMD
 + 0.116666666667 x_0_5_5_1_AMGN + 0.116666666667 x_0_5_5_1_ASML
 + 0.116666666667 x_0_5_5_1_DLTR + 0.116666666667 x_0_5_5_1_MTCH
 + 0.116666666667 x_0_5_5_1_NFLX + 0.116666666667 x_0_5_5_1_QCOM
 + 0.116666666667 x_0_5_5_1_SBUX + 0.116666666667 x_0_5_5_1_TSLA
 + 0.116666666667 x_0_5_5_1_VRTX + 0.116666666667 x_0_5_5_2_AMD
 + 0.116666666667 x_0_5_5_2_AMGN + 0.116666666667 x_0_5_5_2_ASML
 + 0.116666666667 x_0_5_5_2_DLTR + 0.116666666667 x_0_5_5_2_MTCH
 + 0.116666666667 x_0_5_5_2_NFLX + 0.116666666667 x_0_5_5_2_QCOM
 + 0.116666666667 x_0_5_5_2_SBUX + 0.116666666667 x_0_5_5_2_TSLA
 + 0.116666666667 x_0_5_5_2_VRTX + 0.116666666667 x_0_5_5_3_AMD
 + 0.116666666667 x_0_5_5_3_AMGN + 0.116666666667 x_0_5_5_3_ASML
 + 0.116666666667 x_0_5_5_3_DLTR + 0.116666666667 x_0_5_5_3_MTCH
 + 0.116666666667 x_0_5_5_3_NFLX + 0.116666666667 x_0_5_5_3_QCOM
 + 0.116666666667 x_0_5_5_3_SBUX + 0.116666666667 x_0_5_5_3_TSLA
 + 0.116666666667 x_0_5_5_3_VRTX + 0.116666666667 x_0_5_5_4_AMD
 + 0.116666666667 x_0_5_5_4_AMGN + 0.116666666667 x_0_5_5_4_ASML
 + 0.116666666667 x_0_5_5_4_DLTR + 0.116666666667 x_0_5_5_4_MTCH
 + 0.116666666667 x_0_5_5_4_NFLX + 0.116666666667 x_0_5_5_4_QCOM
 + 0.116666666667 x_0_5_5_4_SBUX + 0.116666666667 x_0_5_5_4_TSLA
 + 0.116666666667 x_0_5_5_4_VRTX + 0.116666666667 x_0_5_5_5_AMD
 + 0.116666666667 x_0_5_5_5_AMGN + 0.116666666667 x_0_5_5_5_ASML
 + 0.116666666667 x_0_5_5_5_DLTR + 0.116666666667 x_0_5_5_5_MTCH
 + 0.116666666667 x_0_5_5_5_NFLX + 0.116666666667 x_0_5_5_5_QCOM
 + 0.116666666667 x_0_5_5_5_SBUX + 0.116666666667 x_0_5_5_5_TSLA
 + 0.116666666667 x_0_5_5_5_VRTX + x_0_5_5_AMD + x_0_5_5_AMGN + x_0_5_5_ASML
 + x_0_5_5_DLTR + x_0_5_5_MTCH + x_0_5_5_NFLX + x_0_5_5_QCOM + x_0_5_5_SBUX
 + x_0_5_5_TSLA + x_0_5_5_VRTX >= 0
nnp_constr._in_0_5_5_0: nnp_0_5_5_0 + u_0_5_5 + x_0_5_5_0_AMD + x_0_5_5_0_AMGN
 + x_0_5_5_0_ASML + x_0_5_5_0_DLTR + x_0_5_5_0_MTCH + x_0_5_5_0_NFLX
 + x_0_5_5_0_QCOM + x_0_5_5_0_SBUX + x_0_5_5_0_TSLA + x_0_5_5_0_VRTX >= 0
nnp_constr._in_0_5_5_1: nnp_0_5_5_1 + u_0_5_5 + x_0_5_5_1_AMD + x_0_5_5_1_AMGN
 + x_0_5_5_1_ASML + x_0_5_5_1_DLTR + x_0_5_5_1_MTCH + x_0_5_5_1_NFLX
 + x_0_5_5_1_QCOM + x_0_5_5_1_SBUX + x_0_5_5_1_TSLA + x_0_5_5_1_VRTX >= 0
nnp_constr._in_0_5_5_2: nnp_0_5_5_2 + u_0_5_5 + x_0_5_5_2_AMD + x_0_5_5_2_AMGN
 + x_0_5_5_2_ASML + x_0_5_5_2_DLTR + x_0_5_5_2_MTCH + x_0_5_5_2_NFLX
 + x_0_5_5_2_QCOM + x_0_5_5_2_SBUX + x_0_5_5_2_TSLA + x_0_5_5_2_VRTX >= 0
nnp_constr._in_0_5_5_3: nnp_0_5_5_3 + u_0_5_5 + x_0_5_5_3_AMD + x_0_5_5_3_AMGN
 + x_0_5_5_3_ASML + x_0_5_5_3_DLTR + x_0_5_5_3_MTCH + x_0_5_5_3_NFLX
 + x_0_5_5_3_QCOM + x_0_5_5_3_SBUX + x_0_5_5_3_TSLA + x_0_5_5_3_VRTX >= 0
nnp_constr._in_0_5_5_4: nnp_0_5_5_4 + u_0_5_5 + x_0_5_5_4_AMD + x_0_5_5_4_AMGN
 + x_0_5_5_4_ASML + x_0_5_5_4_DLTR + x_0_5_5_4_MTCH + x_0_5_5_4_NFLX
 + x_0_5_5_4_QCOM + x_0_5_5_4_SBUX + x_0_5_5_4_TSLA + x_0_5_5_4_VRTX >= 0
nnp_constr._in_0_5_5_5: nnp_0_5_5_5 + u_0_5_5 + x_0_5_5_5_AMD + x_0_5_5_5_AMGN
 + x_0_5_5_5_ASML + x_0_5_5_5_DLTR + x_0_5_5_5_MTCH + x_0_5_5_5_NFLX
 + x_0_5_5_5_QCOM + x_0_5_5_5_SBUX + x_0_5_5_5_TSLA + x_0_5_5_5_VRTX >= 0
nnp_constr._in_0_5_6: nnp_0_5_6 - 0.5 nnp_0_5_6_0 - 0.5 nnp_0_5_6_1
 - 0.5 nnp_0_5_6_2 - 0.5 nnp_0_5_6_3 - 0.5 nnp_0_5_6_4 - 0.5 nnp_0_5_6_5
 + u_0_5 - 0.3 u_0_5_6 + 0.116666666667 x_0_5_6_0_AMD
 + 0.116666666667 x_0_5_6_0_AMGN + 0.116666666667 x_0_5_6_0_ASML
 + 0.116666666667 x_0_5_6_0_DLTR + 0.116666666667 x_0_5_6_0_MTCH
 + 0.116666666667 x_0_5_6_0_NFLX + 0.116666666667 x_0_5_6_0_QCOM
 + 0.116666666667 x_0_5_6_0_SBUX + 0.116666666667 x_0_5_6_0_TSLA
 + 0.116666666667 x_0_5_6_0_VRTX + 0.116666666667 x_0_5_6_1_AMD
 + 0.116666666667 x_0_5_6_1_AMGN + 0.116666666667 x_0_5_6_1_ASML
 + 0.116666666667 x_0_5_6_1_DLTR + 0.116666666667 x_0_5_6_1_MTCH
 + 0.116666666667 x_0_5_6_1_NFLX + 0.116666666667 x_0_5_6_1_QCOM
 + 0.116666666667 x_0_5_6_1_SBUX + 0.116666666667 x_0_5_6_1_TSLA
 + 0.116666666667 x_0_5_6_1_VRTX + 0.116666666667 x_0_5_6_2_AMD
 + 0.116666666667 x_0_5_6_2_AMGN + 0.116666666667 x_0_5_6_2_ASML
 + 0.116666666667 x_0_5_6_2_DLTR + 0.116666666667 x_0_5_6_2_MTCH
 + 0.116666666667 x_0_5_6_2_NFLX + 0.116666666667 x_0_5_6_2_QCOM
 + 0.116666666667 x_0_5_6_2_SBUX + 0.116666666667 x_0_5_6_2_TSLA
 + 0.116666666667 x_0_5_6_2_VRTX + 0.116666666667 x_0_5_6_3_AMD
 + 0.116666666667 x_0_5_6_3_AMGN + 0.116666666667 x_0_5_6_3_ASML
 + 0.116666666667 x_0_5_6_3_DLTR + 0.116666666667 x_0_5_6_3_MTCH
 + 0.116666666667 x_0_5_6_3_NFLX + 0.116666666667 x_0_5_6_3_QCOM
 + 0.116666666667 x_0_5_6_3_SBUX + 0.116666666667 x_0_5_6_3_TSLA
 + 0.116666666667 x_0_5_6_3_VRTX + 0.116666666667 x_0_5_6_4_AMD
 + 0.116666666667 x_0_5_6_4_AMGN + 0.116666666667 x_0_5_6_4_ASML
 + 0.116666666667 x_0_5_6_4_DLTR + 0.116666666667 x_0_5_6_4_MTCH
 + 0.116666666667 x_0_5_6_4_NFLX + 0.116666666667 x_0_5_6_4_QCOM
 + 0.116666666667 x_0_5_6_4_SBUX + 0.116666666667 x_0_5_6_4_TSLA
 + 0.116666666667 x_0_5_6_4_VRTX + 0.116666666667 x_0_5_6_5_AMD
 + 0.116666666667 x_0_5_6_5_AMGN + 0.116666666667 x_0_5_6_5_ASML
 + 0.116666666667 x_0_5_6_5_DLTR + 0.116666666667 x_0_5_6_5_MTCH
 + 0.116666666667 x_0_5_6_5_NFLX + 0.116666666667 x_0_5_6_5_QCOM
 + 0.116666666667 x_0_5_6_5_SBUX + 0.116666666667 x_0_5_6_5_TSLA
 + 0.116666666667 x_0_5_6_5_VRTX + x_0_5_6_AMD + x_0_5_6_AMGN + x_0_5_6_ASML
 + x_0_5_6_DLTR + x_0_5_6_MTCH + x_0_5_6_NFLX + x_0_5_6_QCOM + x_0_5_6_SBUX
 + x_0_5_6_TSLA + x_0_5_6_VRTX >= 0
nnp_constr._in_0_5_6_0: nnp_0_5_6_0 + u_0_5_6 + x_0_5_6_0_AMD + x_0_5_6_0_AMGN
 + x_0_5_6_0_ASML + x_0_5_6_0_DLTR + x_0_5_6_0_MTCH + x_0_5_6_0_NFLX
 + x_0_5_6_0_QCOM + x_0_5_6_0_SBUX + x_0_5_6_0_TSLA + x_0_5_6_0_VRTX >= 0
nnp_constr._in_0_5_6_1: nnp_0_5_6_1 + u_0_5_6 + x_0_5_6_1_AMD + x_0_5_6_1_AMGN
 + x_0_5_6_1_ASML + x_0_5_6_1_DLTR + x_0_5_6_1_MTCH + x_0_5_6_1_NFLX
 + x_0_5_6_1_QCOM + x_0_5_6_1_SBUX + x_0_5_6_1_TSLA + x_0_5_6_1_VRTX >= 0
nnp_constr._in_0_5_6_2: nnp_0_5_6_2 + u_0_5_6 + x_0_5_6_2_AMD + x_0_5_6_2_AMGN
 + x_0_5_6_2_ASML + x_0_5_6_2_DLTR + x_0_5_6_2_MTCH + x_0_5_6_2_NFLX
 + x_0_5_6_2_QCOM + x_0_5_6_2_SBUX + x_0_5_6_2_TSLA + x_0_5_6_2_VRTX >= 0
nnp_constr._in_0_5_6_3: nnp_0_5_6_3 + u_0_5_6 + x_0_5_6_3_AMD + x_0_5_6_3_AMGN
 + x_0_5_6_3_ASML + x_0_5_6_3_DLTR + x_0_5_6_3_MTCH + x_0_5_6_3_NFLX
 + x_0_5_6_3_QCOM + x_0_5_6_3_SBUX + x_0_5_6_3_TSLA + x_0_5_6_3_VRTX >= 0
nnp_constr._in_0_5_6_4: nnp_0_5_6_4 + u_0_5_6 + x_0_5_6_4_AMD + x_0_5_6_4_AMGN
 + x_0_5_6_4_ASML + x_0_5_6_4_DLTR + x_0_5_6_4_MTCH + x_0_5_6_4_NFLX
 + x_0_5_6_4_QCOM + x_0_5_6_4_SBUX + x_0_5_6_4_TSLA + x_0_5_6_4_VRTX >= 0
nnp_constr._in_0_5_6_5: nnp_0_5_6_5 + u_0_5_6 + x_0_5_6_5_AMD + x_0_5_6_5_AMGN
 + x_0_5_6_5_ASML + x_0_5_6_5_DLTR + x_0_5_6_5_MTCH + x_0_5_6_5_NFLX
 + x_0_5_6_5_QCOM + x_0_5_6_5_SBUX + x_0_5_6_5_TSLA + x_0_5_6_5_VRTX >= 0
nnp_constr._in_0_5_7: nnp_0_5_7 - 0.5 nnp_0_5_7_0 - 0.5 nnp_0_5_7_1
 - 0.5 nnp_0_5_7_2 - 0.5 nnp_0_5_7_3 - 0.5 nnp_0_5_7_4 - 0.5 nnp_0_5_7_5
 + u_0_5 - 0.3 u_0_5_7 + 0.116666666667 x_0_5_7_0_AMD
 + 0.116666666667 x_0_5_7_0_AMGN + 0.116666666667 x_0_5_7_0_ASML
 + 0.116666666667 x_0_5_7_0_DLTR + 0.116666666667 x_0_5_7_0_MTCH
 + 0.116666666667 x_0_5_7_0_NFLX + 0.116666666667 x_0_5_7_0_QCOM
 + 0.116666666667 x_0_5_7_0_SBUX + 0.116666666667 x_0_5_7_0_TSLA
 + 0.116666666667 x_0_5_7_0_VRTX + 0.116666666667 x_0_5_7_1_AMD
 + 0.116666666667 x_0_5_7_1_AMGN + 0.116666666667 x_0_5_7_1_ASML
 + 0.116666666667 x_0_5_7_1_DLTR + 0.116666666667 x_0_5_7_1_MTCH
 + 0.116666666667 x_0_5_7_1_NFLX + 0.116666666667 x_0_5_7_1_QCOM
 + 0.116666666667 x_0_5_7_1_SBUX + 0.116666666667 x_0_5_7_1_TSLA
 + 0.116666666667 x_0_5_7_1_VRTX + 0.116666666667 x_0_5_7_2_AMD
 + 0.116666666667 x_0_5_7_2_AMGN + 0.116666666667 x_0_5_7_2_ASML
 + 0.116666666667 x_0_5_7_2_DLTR + 0.116666666667 x_0_5_7_2_MTCH
 + 0.116666666667 x_0_5_7_2_NFLX + 0.116666666667 x_0_5_7_2_QCOM
 + 0.116666666667 x_0_5_7_2_SBUX + 0.116666666667 x_0_5_7_2_TSLA
 + 0.116666666667 x_0_5_7_2_VRTX + 0.116666666667 x_0_5_7_3_AMD
 + 0.116666666667 x_0_5_7_3_AMGN + 0.116666666667 x_0_5_7_3_ASML
 + 0.116666666667 x_0_5_7_3_DLTR + 0.116666666667 x_0_5_7_3_MTCH
 + 0.116666666667 x_0_5_7_3_NFLX + 0.116666666667 x_0_5_7_3_QCOM
 + 0.116666666667 x_0_5_7_3_SBUX + 0.116666666667 x_0_5_7_3_TSLA
 + 0.116666666667 x_0_5_7_3_VRTX + 0.116666666667 x_0_5_7_4_AMD
 + 0.116666666667 x_0_5_7_4_AMGN + 0.116666666667 x_0_5_7_4_ASML
 + 0.116666666667 x_0_5_7_4_DLTR + 0.116666666667 x_0_5_7_4_MTCH
 + 0.116666666667 x_0_5_7_4_NFLX + 0.116666666667 x_0_5_7_4_QCOM
 + 0.116666666667 x_0_5_7_4_SBUX + 0.116666666667 x_0_5_7_4_TSLA
 + 0.116666666667 x_0_5_7_4_VRTX + 0.116666666667 x_0_5_7_5_AMD
 + 0.116666666667 x_0_5_7_5_AMGN + 0.116666666667 x_0_5_7_5_ASML
 + 0.116666666667 x_0_5_7_5_DLTR + 0.116666666667 x_0_5_7_5_MTCH
 + 0.116666666667 x_0_5_7_5_NFLX + 0.116666666667 x_0_5_7_5_QCOM
 + 0.116666666667 x_0_5_7_5_SBUX + 0.116666666667 x_0_5_7_5_TSLA
 + 0.116666666667 x_0_5_7_5_VRTX + x_0_5_7_AMD + x_0_5_7_AMGN + x_0_5_7_ASML
 + x_0_5_7_DLTR + x_0_5_7_MTCH + x_0_5_7_NFLX + x_0_5_7_QCOM + x_0_5_7_SBUX
 + x_0_5_7_TSLA + x_0_5_7_VRTX >= 0
nnp_constr._in_0_5_7_0: nnp_0_5_7_0 + u_0_5_7 + x_0_5_7_0_AMD + x_0_5_7_0_AMGN
 + x_0_5_7_0_ASML + x_0_5_7_0_DLTR + x_0_5_7_0_MTCH + x_0_5_7_0_NFLX
 + x_0_5_7_0_QCOM + x_0_5_7_0_SBUX + x_0_5_7_0_TSLA + x_0_5_7_0_VRTX >= 0
nnp_constr._in_0_5_7_1: nnp_0_5_7_1 + u_0_5_7 + x_0_5_7_1_AMD + x_0_5_7_1_AMGN
 + x_0_5_7_1_ASML + x_0_5_7_1_DLTR + x_0_5_7_1_MTCH + x_0_5_7_1_NFLX
 + x_0_5_7_1_QCOM + x_0_5_7_1_SBUX + x_0_5_7_1_TSLA + x_0_5_7_1_VRTX >= 0
nnp_constr._in_0_5_7_2: nnp_0_5_7_2 + u_0_5_7 + x_0_5_7_2_AMD + x_0_5_7_2_AMGN
 + x_0_5_7_2_ASML + x_0_5_7_2_DLTR + x_0_5_7_2_MTCH + x_0_5_7_2_NFLX
 + x_0_5_7_2_QCOM + x_0_5_7_2_SBUX + x_0_5_7_2_TSLA + x_0_5_7_2_VRTX >= 0
nnp_constr._in_0_5_7_3: nnp_0_5_7_3 + u_0_5_7 + x_0_5_7_3_AMD + x_0_5_7_3_AMGN
 + x_0_5_7_3_ASML + x_0_5_7_3_DLTR + x_0_5_7_3_MTCH + x_0_5_7_3_NFLX
 + x_0_5_7_3_QCOM + x_0_5_7_3_SBUX + x_0_5_7_3_TSLA + x_0_5_7_3_VRTX >= 0
nnp_constr._in_0_5_7_4: nnp_0_5_7_4 + u_0_5_7 + x_0_5_7_4_AMD + x_0_5_7_4_AMGN
 + x_0_5_7_4_ASML + x_0_5_7_4_DLTR + x_0_5_7_4_MTCH + x_0_5_7_4_NFLX
 + x_0_5_7_4_QCOM + x_0_5_7_4_SBUX + x_0_5_7_4_TSLA + x_0_5_7_4_VRTX >= 0
nnp_constr._in_0_5_7_5: nnp_0_5_7_5 + u_0_5_7 + x_0_5_7_5_AMD + x_0_5_7_5_AMGN
 + x_0_5_7_5_ASML + x_0_5_7_5_DLTR + x_0_5_7_5_MTCH + x_0_5_7_5_NFLX
 + x_0_5_7_5_QCOM + x_0_5_7_5_SBUX + x_0_5_7_5_TSLA + x_0_5_7_5_VRTX >= 0
nnp_constr._in_0_6: nnp_0_6 - 0.375 nnp_0_6_0 - 0.04375 nnp_0_6_0_0
 - 0.04375 nnp_0_6_0_1 - 0.04375 nnp_0_6_0_2 - 0.04375 nnp_0_6_0_3
 - 0.04375 nnp_0_6_0_4 - 0.04375 nnp_0_6_0_5 - 0.375 nnp_0_6_1
 - 0.04375 nnp_0_6_1_0 - 0.04375 nnp_0_6_1_1 - 0.04375 nnp_0_6_1_2
 - 0.04375 nnp_0_6_1_3 - 0.04375 nnp_0_6_1_4 - 0.04375 nnp_0_6_1_5
 - 0.375 nnp_0_6_2 - 0.04375 nnp_0_6_2_0 - 0.04375 nnp_0_6_2_1
 - 0.04375 nnp_0_6_2_2 - 0.04375 nnp_0_6_2_3 - 0.04375 nnp_0_6_2_4
 - 0.04375 nnp_0_6_2_5 - 0.375 nnp_0_6_3 - 0.04375 nnp_0_6_3_0
 - 0.04375 nnp_0_6_3_1 - 0.04375 nnp_0_6_3_2 - 0.04375 nnp_0_6_3_3
 - 0.04375 nnp_0_6_3_4 - 0.04375 nnp_0_6_3_5 - 0.375 nnp_0_6_4
 - 0.04375 nnp_0_6_4_0 - 0.04375 nnp_0_6_4_1 - 0.04375 nnp_0_6_4_2
 - 0.04375 nnp_0_6_4_3 - 0.04375 nnp_0_6_4_4 - 0.04375 nnp_0_6_4_5
 - 0.375 nnp_0_6_5 - 0.04375 nnp_0_6_5_0 - 0.04375 nnp_0_6_5_1
 - 0.04375 nnp_0_6_5_2 - 0.04375 nnp_0_6_5_3 - 0.04375 nnp_0_6_5_4
 - 0.04375 nnp_0_6_5_5 - 0.375 nnp_0_6_6 - 0.04375 nnp_0_6_6_0
 - 0.04375 nnp_0_6_6_1 - 0.04375 nnp_0_6_6_2 - 0.04375 nnp_0_6_6_3
 - 0.04375 nnp_0_6_6_4 - 0.04375 nnp_0_6_6_5 - 0.375 nnp_0_6_7
 - 0.04375 nnp_0_6_7_0 - 0.04375 nnp_0_6_7_1 - 0.04375 nnp_0_6_7_2
 - 0.04375 nnp_0_6_7_3 - 0.04375 nnp_0_6_7_4 - 0.04375 nnp_0_6_7_5 + u_0
 - 0.3 u_0_6 - 0.02625 u_0_6_0 - 0.02625 u_0_6_1 - 0.02625 u_0_6_2
 - 0.02625 u_0_6_3 - 0.02625 u_0_6_4 - 0.02625 u_0_6_5 - 0.02625 u_0_6_6
 - 0.02625 u_0_6_7 + 0.0102083333333 x_0_6_0_0_AMD
 + 0.0102083333333 x_0_6_0_0_AMGN + 0.0102083333333 x_0_6_0_0_ASML
 + 0.0102083333333 x_0_6_0_0_DLTR + 0.0102083333333 x_0_6_0_0_MTCH
 + 0.0102083333333 x_0_6_0_0_NFLX + 0.0102083333333 x_0_6_0_0_QCOM
 + 0.0102083333333 x_0_6_0_0_SBUX + 0.0102083333333 x_0_6_0_0_TSLA
 + 0.0102083333333 x_0_6_0_0_VRTX + 0.0102083333333 x_0_6_0_1_AMD
 + 0.0102083333333 x_0_6_0_1_AMGN + 0.0102083333333 x_0_6_0_1_ASML
 + 0.0102083333333 x_0_6_0_1_DLTR + 0.0102083333333 x_0_6_0_1_MTCH
 + 0.0102083333333 x_0_6_0_1_NFLX + 0.0102083333333 x_0_6_0_1_QCOM
 + 0.0102083333333 x_0_6_0_1_SBUX + 0.0102083333333 x_0_6_0_1_TSLA
 + 0.0102083333333 x_0_6_0_1_VRTX + 0.0102083333333 x_0_6_0_2_AMD
 + 0.0102083333333 x_0_6_0_2_AMGN + 0.0102083333333 x_0_6_0_2_ASML
 + 0.0102083333333 x_0_6_0_2_DLTR + 0.0102083333333 x_0_6_0_2_MTCH
 + 0.0102083333333 x_0_6_0_2_NFLX + 0.0102083333333 x_0_6_0_2_QCOM
 + 0.0102083333333 x_0_6_0_2_SBUX + 0.0102083333333 x_0_6_0_2_TSLA
 + 0.0102083333333 x_0_6_0_2_VRTX + 0.0102083333333 x_0_6_0_3_AMD
 + 0.0102083333333 x_0_6_0_3_AMGN + 0.0102083333333 x_0_6_0_3_ASML
 + 0.0102083333333 x_0_6_0_3_DLTR + 0.0102083333333 x_0_6_0_3_MTCH
 + 0.0102083333333 x_0_6_0_3_NFLX + 0.0102083333333 x_0_6_0_3_QCOM
 + 0.0102083333333 x_0_6_0_3_SBUX + 0.0102083333333 x_0_6_0_3_TSLA
 + 0.0102083333333 x_0_6_0_3_VRTX + 0.0102083333333 x_0_6_0_4_AMD
 + 0.0102083333333 x_0_6_0_4_AMGN + 0.0102083333333 x_0_6_0_4_ASML
 + 0.0102083333333 x_0_6_0_4_DLTR + 0.0102083333333 x_0_6_0_4_MTCH
 + 0.0102083333333 x_0_6_0_4_NFLX + 0.0102083333333 x_0_6_0_4_QCOM
 + 0.0102083333333 x_0_6_0_4_SBUX + 0.0102083333333 x_0_6_0_4_TSLA
 + 0.0102083333333 x_0_6_0_4_VRTX + 0.0102083333333 x_0_6_0_5_AMD
 + 0.0102083333333 x_0_6_0_5_AMGN + 0.0102083333333 x_0_6_0_5_ASML
 + 0.0102083333333 x_0_6_0_5_DLTR + 0.0102083333333 x_0_6_0_5_MTCH
 + 0.0102083333333 x_0_6_0_5_NFLX + 0.0102083333333 x_0_6_0_5_QCOM
 + 0.0102083333333 x_0_6_0_5_SBUX + 0.0102083333333 x_0_6_0_5_TSLA
 + 0.0102083333333 x_0_6_0_5_VRTX + 0.0875 x_0_6_0_AMD + 0.0875 x_0_6_0_AMGN
 + 0.0875 x_0_6_0_ASML + 0.0875 x_0_6_0_DLTR + 0.0875 x_0_6_0_MTCH
 + 0.0875 x_0_6_0_NFLX + 0.0875 x_0_6_0_QCOM + 0.0875 x_0_6_0_SBUX
 + 0.0875 x_0_6_0_TSLA + 0.0875 x_0_6_0_VRTX + 0.0102083333333 x_0_6_1_0_AMD
 + 0.0102083333333 x_0_6_1_0_AMGN + 0.0102083333333 x_0_6_1_0_ASML
 + 0.0102083333333 x_0_6_1_0_DLTR + 0.0102083333333 x_0_6_1_0_MTCH
 + 0.0102083333333 x_0_6_1_0_NFLX + 0.0102083333333 x_0_6_1_0_QCOM
 + 0.0102083333333 x_0_6_1_0_SBUX + 0.0102083333333 x_0_6_1_0_TSLA
 + 0.0102083333333 x_0_6_1_0_VRTX + 0.0102083333333 x_0_6_1_1_AMD
 + 0.0102083333333 x_0_6_1_1_AMGN + 0.0102083333333 x_0_6_1_1_ASML
 + 0.0102083333333 x_0_6_1_1_DLTR + 0.0102083333333 x_0_6_1_1_MTCH
 + 0.0102083333333 x_0_6_1_1_NFLX + 0.0102083333333 x_0_6_1_1_QCOM
 + 0.0102083333333 x_0_6_1_1_SBUX + 0.0102083333333 x_0_6_1_1_TSLA
 + 0.0102083333333 x_0_6_1_1_VRTX + 0.0102083333333 x_0_6_1_2_AMD
 + 0.0102083333333 x_0_6_1_2_AMGN + 0.0102083333333 x_0_6_1_2_ASML
 + 0.0102083333333 x_0_6_1_2_DLTR + 0.0102083333333 x_0_6_1_2_MTCH
 + 0.0102083333333 x_0_6_1_2_NFLX + 0.0102083333333 x_0_6_1_2_QCOM
 + 0.0102083333333 x_0_6_1_2_SBUX + 0.0102083333333 x_0_6_1_2_TSLA
 + 0.0102083333333 x_0_6_1_2_VRTX + 0.0102083333333 x_0_6_1_3_AMD
 + 0.0102083333333 x_0_6_1_3_AMGN + 0.0102083333333 x_0_6_1_3_ASML
 + 0.0102083333333 x_0_6_1_3_DLTR + 0.0102083333333 x_0_6_1_3_MTCH
 + 0.0102083333333 x_0_6_1_3_NFLX + 0.0102083333333 x_0_6_1_3_QCOM
 + 0.0102083333333 x_0_6_1_3_SBUX + 0.0102083333333 x_0_6_1_3_TSLA
 + 0.0102083333333 x_0_6_1_3_VRTX + 0.0102083333333 x_0_6_1_4_AMD
 + 0.0102083333333 x_0_6_1_4_AMGN + 0.0102083333333 x_0_6_1_4_ASML
 + 0.0102083333333 x_0_6_1_4_DLTR + 0.0102083333333 x_0_6_1_4_MTCH
 + 0.0102083333333 x_0_6_1_4_NFLX + 0.0102083333333 x_0_6_1_4_QCOM
 + 0.0102083333333 x_0_6_1_4_SBUX + 0.0102083333333 x_0_6_1_4_TSLA
 + 0.0102083333333 x_0_6_1_4_VRTX + 0.0102083333333 x_0_6_1_5_AMD
 + 0.0102083333333 x_0_6_1_5_AMGN + 0.0102083333333 x_0_6_1_5_ASML
 + 0.0102083333333 x_0_6_1_5_DLTR + 0.0102083333333 x_0_6_1_5_MTCH
 + 0.0102083333333 x_0_6_1_5_NFLX + 0.0102083333333 x_0_6_1_5_QCOM
 + 0.0102083333333 x_0_6_1_5_SBUX + 0.0102083333333 x_0_6_1_5_TSLA
 + 0.0102083333333 x_0_6_1_5_VRTX + 0.0875 x_0_6_1_AMD + 0.0875 x_0_6_1_AMGN
 + 0.0875 x_0_6_1_ASML + 0.0875 x_0_6_1_DLTR + 0.0875 x_0_6_1_MTCH
 + 0.0875 x_0_6_1_NFLX + 0.0875 x_0_6_1_QCOM + 0.0875 x_0_6_1_SBUX
 + 0.0875 x_0_6_1_TSLA + 0.0875 x_0_6_1_VRTX + 0.0102083333333 x_0_6_2_0_AMD
 + 0.0102083333333 x_0_6_2_0_AMGN + 0.0102083333333 x_0_6_2_0_ASML
 + 0.0102083333333 x_0_6_2_0_DLTR + 0.0102083333333 x_0_6_2_0_MTCH
 + 0.0102083333333 x_0_6_2_0_NFLX + 0.0102083333333 x_0_6_2_0_QCOM
 + 0.0102083333333 x_0_6_2_0_SBUX + 0.0102083333333 x_0_6_2_0_TSLA
 + 0.0102083333333 x_0_6_2_0_VRTX + 0.0102083333333 x_0_6_2_1_AMD
 + 0.0102083333333 x_0_6_2_1_AMGN + 0.0102083333333 x_0_6_2_1_ASML
 + 0.0102083333333 x_0_6_2_1_DLTR + 0.0102083333333 x_0_6_2_1_MTCH
 + 0.0102083333333 x_0_6_2_1_NFLX + 0.0102083333333 x_0_6_2_1_QCOM
 + 0.0102083333333 x_0_6_2_1_SBUX + 0.0102083333333 x_0_6_2_1_TSLA
 + 0.0102083333333 x_0_6_2_1_VRTX + 0.0102083333333 x_0_6_2_2_AMD
 + 0.0102083333333 x_0_6_2_2_AMGN + 0.0102083333333 x_0_6_2_2_ASML
 + 0.0102083333333 x_0_6_2_2_DLTR + 0.0102083333333 x_0_6_2_2_MTCH
 + 0.0102083333333 x_0_6_2_2_NFLX + 0.0102083333333 x_0_6_2_2_QCOM
 + 0.0102083333333 x_0_6_2_2_SBUX + 0.0102083333333 x_0_6_2_2_TSLA
 + 0.0102083333333 x_0_6_2_2_VRTX + 0.0102083333333 x_0_6_2_3_AMD
 + 0.0102083333333 x_0_6_2_3_AMGN + 0.0102083333333 x_0_6_2_3_ASML
 + 0.0102083333333 x_0_6_2_3_DLTR + 0.0102083333333 x_0_6_2_3_MTCH
 + 0.0102083333333 x_0_6_2_3_NFLX + 0.0102083333333 x_0_6_2_3_QCOM
 + 0.0102083333333 x_0_6_2_3_SBUX + 0.0102083333333 x_0_6_2_3_TSLA
 + 0.0102083333333 x_0_6_2_3_VRTX + 0.0102083333333 x_0_6_2_4_AMD
 + 0.0102083333333 x_0_6_2_4_AMGN + 0.0102083333333 x_0_6_2_4_ASML
 + 0.0102083333333 x_0_6_2_4_DLTR + 0.0102083333333 x_0_6_2_4_MTCH
 + 0.0102083333333 x_0_6_2_4_NFLX + 0.0102083333333 x_0_6_2_4_QCOM
 + 0.0102083333333 x_0_6_2_4_SBUX + 0.0102083333333 x_0_6_2_4_TSLA
 + 0.0102083333333 x_0_6_2_4_VRTX + 0.0102083333333 x_0_6_2_5_AMD
 + 0.0102083333333 x_0_6_2_5_AMGN + 0.0102083333333 x_0_6_2_5_ASML
 + 0.0102083333333 x_0_6_2_5_DLTR + 0.0102083333333 x_0_6_2_5_MTCH
 + 0.0102083333333 x_0_6_2_5_NFLX + 0.0102083333333 x_0_6_2_5_QCOM
 + 0.0102083333333 x_0_6_2_5_SBUX + 0.0102083333333 x_0_6_2_5_TSLA
 + 0.0102083333333 x_0_6_2_5_VRTX + 0.0875 x_0_6_2_AMD + 0.0875 x_0_6_2_AMGN
 + 0.0875 x_0_6_2_ASML + 0.0875 x_0_6_2_DLTR + 0.0875 x_0_6_2_MTCH
 + 0.0875 x_0_6_2_NFLX + 0.0875 x_0_6_2_QCOM + 0.0875 x_0_6_2_SBUX
 + 0.0875 x_0_6_2_TSLA + 0.0875 x_0_6_2_VRTX + 0.0102083333333 x_0_6_3_0_AMD
 + 0.0102083333333 x_0_6_3_0_AMGN + 0.0102083333333 x_0_6_3_0_ASML
 + 0.0102083333333 x_0_6_3_0_DLTR + 0.0102083333333 x_0_6_3_0_MTCH
 + 0.0102083333333 x_0_6_3_0_NFLX + 0.0102083333333 x_0_6_3_0_QCOM
 + 0.0102083333333 x_0_6_3_0_SBUX + 0.0102083333333 x_0_6_3_0_TSLA
 + 0.0102083333333 x_0_6_3_0_VRTX + 0.0102083333333 x_0_6_3_1_AMD
 + 0.0102083333333 x_0_6_3_1_AMGN + 0.0102083333333 x_0_6_3_1_ASML
 + 0.0102083333333 x_0_6_3_1_DLTR + 0.0102083333333 x_0_6_3_1_MTCH
 + 0.0102083333333 x_0_6_3_1_NFLX + 0.0102083333333 x_0_6_3_1_QCOM
 + 0.0102083333333 x_0_6_3_1_SBUX + 0.0102083333333 x_0_6_3_1_TSLA
 + 0.0102083333333 x_0_6_3_1_VRTX + 0.0102083333333 x_0_6_3_2_AMD
 + 0.0102083333333 x_0_6_3_2_AMGN + 0.0102083333333 x_0_6_3_2_ASML
 + 0.0102083333333 x_0_6_3_2_DLTR + 0.0102083333333 x_0_6_3_2_MTCH
 + 0.0102083333333 x_0_6_3_2_NFLX + 0.0102083333333 x_0_6_3_2_QCOM
 + 0.0102083333333 x_0_6_3_2_SBUX + 0.0102083333333 x_0_6_3_2_TSLA
 + 0.0102083333333 x_0_6_3_2_VRTX + 0.0102083333333 x_0_6_3_3_AMD
 + 0.0102083333333 x_0_6_3_3_AMGN + 0.0102083333333 x_0_6_3_3_ASML
 + 0.0102083333333 x_0_6_3_3_DLTR + 0.0102083333333 x_0_6_3_3_MTCH
 + 0.0102083333333 x_0_6_3_3_NFLX + 0.0102083333333 x_0_6_3_3_QCOM
 + 0.0102083333333 x_0_6_3_3_SBUX + 0.0102083333333 x_0_6_3_3_TSLA
 + 0.0102083333333 x_0_6_3_3_VRTX + 0.0102083333333 x_0_6_3_4_AMD
 + 0.0102083333333 x_0_6_3_4_AMGN + 0.0102083333333 x_0_6_3_4_ASML
 + 0.0102083333333 x_0_6_3_4_DLTR + 0.0102083333333 x_0_6_3_4_MTCH
 + 0.0102083333333 x_0_6_3_4_NFLX + 0.0102083333333 x_0_6_3_4_QCOM
 + 0.0102083333333 x_0_6_3_4_SBUX + 0.0102083333333 x_0_6_3_4_TSLA
 + 0.0102083333333 x_0_6_3_4_VRTX + 0.0102083333333 x_0_6_3_5_AMD
 + 0.0102083333333 x_0_6_3_5_AMGN + 0.0102083333333 x_0_6_3_5_ASML
 + 0.0102083333333 x_0_6_3_5_DLTR + 0.0102083333333 x_0_6_3_5_MTCH
 + 0.0102083333333 x_0_6_3_5_NFLX + 0.0102083333333 x_0_6_3_5_QCOM
 + 0.0102083333333 x_0_6_3_5_SBUX + 0.0102083333333 x_0_6_3_5_TSLA
 + 0.0102083333333 x_0_6_3_5_VRTX + 0.0875 x_0_6_3_AMD + 0.0875 x_0_6_3_AMGN
 + 0.0875 x_0_6_3_ASML + 0.0875 x_0_6_3_DLTR + 0.0875 x_0_6_3_MTCH
 + 0.0875 x_0_6_3_NFLX + 0.0875 x_0_6_3_QCOM + 0.0875 x_0_6_3_SBUX
 + 0.0875 x_0_6_3_TSLA + 0.0875 x_0_6_3_VRTX + 0.0102083333333 x_0_6_4_0_AMD
 + 0.0102083333333 x_0_6_4_0_AMGN + 0.0102083333333 x_0_6_4_0_ASML
 + 0.0102083333333 x_0_6_4_0_DLTR + 0.0102083333333 x_0_6_4_0_MTCH
 + 0.0102083333333 x_0_6_4_0_NFLX + 0.0102083333333 x_0_6_4_0_QCOM
 + 0.0102083333333 x_0_6_4_0_SBUX + 0.0102083333333 x_0_6_4_0_TSLA
 + 0.0102083333333 x_0_6_4_0_VRTX + 0.0102083333333 x_0_6_4_1_AMD
 + 0.0102083333333 x_0_6_4_1_AMGN + 0.0102083333333 x_0_6_4_1_ASML
 + 0.0102083333333 x_0_6_4_1_DLTR + 0.0102083333333 x_0_6_4_1_MTCH
 + 0.0102083333333 x_0_6_4_1_NFLX + 0.0102083333333 x_0_6_4_1_QCOM
 + 0.0102083333333 x_0_6_4_1_SBUX + 0.0102083333333 x_0_6_4_1_TSLA
 + 0.0102083333333 x_0_6_4_1_VRTX + 0.0102083333333 x_0_6_4_2_AMD
 + 0.0102083333333 x_0_6_4_2_AMGN + 0.0102083333333 x_0_6_4_2_ASML
 + 0.0102083333333 x_0_6_4_2_DLTR + 0.0102083333333 x_0_6_4_2_MTCH
 + 0.0102083333333 x_0_6_4_2_NFLX + 0.0102083333333 x_0_6_4_2_QCOM
 + 0.0102083333333 x_0_6_4_2_SBUX + 0.0102083333333 x_0_6_4_2_TSLA
 + 0.0102083333333 x_0_6_4_2_VRTX + 0.0102083333333 x_0_6_4_3_AMD
 + 0.0102083333333 x_0_6_4_3_AMGN + 0.0102083333333 x_0_6_4_3_ASML
 + 0.0102083333333 x_0_6_4_3_DLTR + 0.0102083333333 x_0_6_4_3_MTCH
 + 0.0102083333333 x_0_6_4_3_NFLX + 0.0102083333333 x_0_6_4_3_QCOM
 + 0.0102083333333 x_0_6_4_3_SBUX + 0.0102083333333 x_0_6_4_3_TSLA
 + 0.0102083333333 x_0_6_4_3_VRTX + 0.0102083333333 x_0_6_4_4_AMD
 + 0.0102083333333 x_0_6_4_4_AMGN + 0.0102083333333 x_0_6_4_4_ASML
 + 0.0102083333333 x_0_6_4_4_DLTR + 0.0102083333333 x_0_6_4_4_MTCH
 + 0.0102083333333 x_0_6_4_4_NFLX + 0.0102083333333 x_0_6_4_4_QCOM
 + 0.0102083333333 x_0_6_4_4_SBUX + 0.0102083333333 x_0_6_4_4_TSLA
 + 0.0102083333333 x_0_6_4_4_VRTX + 0.0102083333333 x_0_6_4_5_AMD
 + 0.0102083333333 x_0_6_4_5_AMGN + 0.0102083333333 x_0_6_4_5_ASML
 + 0.0102083333333 x_0_6_4_5_DLTR + 0.0102083333333 x_0_6_4_5_MTCH
 + 0.0102083333333 x_0_6_4_5_NFLX + 0.0102083333333 x_0_6_4_5_QCOM
 + 0.0102083333333 x_0_6_4_5_SBUX + 0.0102083333333 x_0_6_4_5_TSLA
 + 0.0102083333333 x_0_6_4_5_VRTX + 0.0875 x_0_6_4_AMD + 0.0875 x_0_6_4_AMGN
 + 0.0875 x_0_6_4_ASML + 0.0875 x_0_6_4_DLTR + 0.0875 x_0_6_4_MTCH
 + 0.0875 x_0_6_4_NFLX + 0.0875 x_0_6_4_QCOM + 0.0875 x_0_6_4_SBUX
 + 0.0875 x_0_6_4_TSLA + 0.0875 x_0_6_4_VRTX + 0.0102083333333 x_0_6_5_0_AMD
 + 0.0102083333333 x_0_6_5_0_AMGN + 0.0102083333333 x_0_6_5_0_ASML
 + 0.0102083333333 x_0_6_5_0_DLTR + 0.0102083333333 x_0_6_5_0_MTCH
 + 0.0102083333333 x_0_6_5_0_NFLX + 0.0102083333333 x_0_6_5_0_QCOM
 + 0.0102083333333 x_0_6_5_0_SBUX + 0.0102083333333 x_0_6_5_0_TSLA
 + 0.0102083333333 x_0_6_5_0_VRTX + 0.0102083333333 x_0_6_5_1_AMD
 + 0.0102083333333 x_0_6_5_1_AMGN + 0.0102083333333 x_0_6_5_1_ASML
 + 0.0102083333333 x_0_6_5_1_DLTR + 0.0102083333333 x_0_6_5_1_MTCH
 + 0.0102083333333 x_0_6_5_1_NFLX + 0.0102083333333 x_0_6_5_1_QCOM
 + 0.0102083333333 x_0_6_5_1_SBUX + 0.0102083333333 x_0_6_5_1_TSLA
 + 0.0102083333333 x_0_6_5_1_VRTX + 0.0102083333333 x_0_6_5_2_AMD
 + 0.0102083333333 x_0_6_5_2_AMGN + 0.0102083333333 x_0_6_5_2_ASML
 + 0.0102083333333 x_0_6_5_2_DLTR + 0.0102083333333 x_0_6_5_2_MTCH
 + 0.0102083333333 x_0_6_5_2_NFLX + 0.0102083333333 x_0_6_5_2_QCOM
 + 0.0102083333333 x_0_6_5_2_SBUX + 0.0102083333333 x_0_6_5_2_TSLA
 + 0.0102083333333 x_0_6_5_2_VRTX + 0.0102083333333 x_0_6_5_3_AMD
 + 0.0102083333333 x_0_6_5_3_AMGN + 0.0102083333333 x_0_6_5_3_ASML
 + 0.0102083333333 x_0_6_5_3_DLTR + 0.0102083333333 x_0_6_5_3_MTCH
 + 0.0102083333333 x_0_6_5_3_NFLX + 0.0102083333333 x_0_6_5_3_QCOM
 + 0.0102083333333 x_0_6_5_3_SBUX + 0.0102083333333 x_0_6_5_3_TSLA
 + 0.0102083333333 x_0_6_5_3_VRTX + 0.0102083333333 x_0_6_5_4_AMD
 + 0.0102083333333 x_0_6_5_4_AMGN + 0.0102083333333 x_0_6_5_4_ASML
 + 0.0102083333333 x_0_6_5_4_DLTR + 0.0102083333333 x_0_6_5_4_MTCH
 + 0.0102083333333 x_0_6_5_4_NFLX + 0.0102083333333 x_0_6_5_4_QCOM
 + 0.0102083333333 x_0_6_5_4_SBUX + 0.0102083333333 x_0_6_5_4_TSLA
 + 0.0102083333333 x_0_6_5_4_VRTX + 0.0102083333333 x_0_6_5_5_AMD
 + 0.0102083333333 x_0_6_5_5_AMGN + 0.0102083333333 x_0_6_5_5_ASML
 + 0.0102083333333 x_0_6_5_5_DLTR + 0.0102083333333 x_0_6_5_5_MTCH
 + 0.0102083333333 x_0_6_5_5_NFLX + 0.0102083333333 x_0_6_5_5_QCOM
 + 0.0102083333333 x_0_6_5_5_SBUX + 0.0102083333333 x_0_6_5_5_TSLA
 + 0.0102083333333 x_0_6_5_5_VRTX + 0.0875 x_0_6_5_AMD + 0.0875 x_0_6_5_AMGN
 + 0.0875 x_0_6_5_ASML + 0.0875 x_0_6_5_DLTR + 0.0875 x_0_6_5_MTCH
 + 0.0875 x_0_6_5_NFLX + 0.0875 x_0_6_5_QCOM + 0.0875 x_0_6_5_SBUX
 + 0.0875 x_0_6_5_TSLA + 0.0875 x_0_6_5_VRTX + 0.0102083333333 x_0_6_6_0_AMD
 + 0.0102083333333 x_0_6_6_0_AMGN + 0.0102083333333 x_0_6_6_0_ASML
 + 0.0102083333333 x_0_6_6_0_DLTR + 0.0102083333333 x_0_6_6_0_MTCH
 + 0.0102083333333 x_0_6_6_0_NFLX + 0.0102083333333 x_0_6_6_0_QCOM
 + 0.0102083333333 x_0_6_6_0_SBUX + 0.0102083333333 x_0_6_6_0_TSLA
 + 0.0102083333333 x_0_6_6_0_VRTX + 0.0102083333333 x_0_6_6_1_AMD
 + 0.0102083333333 x_0_6_6_1_AMGN + 0.0102083333333 x_0_6_6_1_ASML
 + 0.0102083333333 x_0_6_6_1_DLTR + 0.0102083333333 x_0_6_6_1_MTCH
 + 0.0102083333333 x_0_6_6_1_NFLX + 0.0102083333333 x_0_6_6_1_QCOM
 + 0.0102083333333 x_0_6_6_1_SBUX + 0.0102083333333 x_0_6_6_1_TSLA
 + 0.0102083333333 x_0_6_6_1_VRTX + 0.0102083333333 x_0_6_6_2_AMD
 + 0.0102083333333 x_0_6_6_2_AMGN + 0.0102083333333 x_0_6_6_2_ASML
 + 0.0102083333333 x_0_6_6_2_DLTR + 0.0102083333333 x_0_6_6_2_MTCH
 + 0.0102083333333 x_0_6_6_2_NFLX + 0.0102083333333 x_0_6_6_2_QCOM
 + 0.0102083333333 x_0_6_6_2_SBUX + 0.0102083333333 x_0_6_6_2_TSLA
 + 0.0102083333333 x_0_6_6_2_VRTX + 0.0102083333333 x_0_6_6_3_AMD
 + 0.0102083333333 x_0_6_6_3_AMGN + 0.0102083333333 x_0_6_6_3_ASML
 + 0.0102083333333 x_0_6_6_3_DLTR + 0.0102083333333 x_0_6_6_3_MTCH
 + 0.0102083333333 x_0_6_6_3_NFLX + 0.0102083333333 x_0_6_6_3_QCOM
 + 0.0102083333333 x_0_6_6_3_SBUX + 0.0102083333333 x_0_6_6_3_TSLA
 + 0.0102083333333 x_0_6_6_3_VRTX + 0.0102083333333 x_0_6_6_4_AMD
 + 0.0102083333333 x_0_6_6_4_AMGN + 0.0102083333333 x_0_6_6_4_ASML
 + 0.0102083333333 x_0_6_6_4_DLTR + 0.0102083333333 x_0_6_6_4_MTCH
 + 0.0102083333333 x_0_6_6_4_NFLX + 0.0102083333333 x_0_6_6_4_QCOM
 + 0.0102083333333 x_0_6_6_4_SBUX + 0.0102083333333 x_0_6_6_4_TSLA
 + 0.0102083333333 x_0_6_6_4_VRTX + 0.0102083333333 x_0_6_6_5_AMD
 + 0.0102083333333 x_0_6_6_5_AMGN + 0.0102083333333 x_0_6_6_5_ASML
 + 0.0102083333333 x_0_6_6_5_DLTR + 0.0102083333333 x_0_6_6_5_MTCH
 + 0.0102083333333 x_0_6_6_5_NFLX + 0.0102083333333 x_0_6_6_5_QCOM
 + 0.0102083333333 x_0_6_6_5_SBUX + 0.0102083333333 x_0_6_6_5_TSLA
 + 0.0102083333333 x_0_6_6_5_VRTX + 0.0875 x_0_6_6_AMD + 0.0875 x_0_6_6_AMGN
 + 0.0875 x_0_6_6_ASML + 0.0875 x_0_6_6_DLTR + 0.0875 x_0_6_6_MTCH
 + 0.0875 x_0_6_6_NFLX + 0.0875 x_0_6_6_QCOM + 0.0875 x_0_6_6_SBUX
 + 0.0875 x_0_6_6_TSLA + 0.0875 x_0_6_6_VRTX + 0.0102083333333 x_0_6_7_0_AMD
 + 0.0102083333333 x_0_6_7_0_AMGN + 0.0102083333333 x_0_6_7_0_ASML
 + 0.0102083333333 x_0_6_7_0_DLTR + 0.0102083333333 x_0_6_7_0_MTCH
 + 0.0102083333333 x_0_6_7_0_NFLX + 0.0102083333333 x_0_6_7_0_QCOM
 + 0.0102083333333 x_0_6_7_0_SBUX + 0.0102083333333 x_0_6_7_0_TSLA
 + 0.0102083333333 x_0_6_7_0_VRTX + 0.0102083333333 x_0_6_7_1_AMD
 + 0.0102083333333 x_0_6_7_1_AMGN + 0.0102083333333 x_0_6_7_1_ASML
 + 0.0102083333333 x_0_6_7_1_DLTR + 0.0102083333333 x_0_6_7_1_MTCH
 + 0.0102083333333 x_0_6_7_1_NFLX + 0.0102083333333 x_0_6_7_1_QCOM
 + 0.0102083333333 x_0_6_7_1_SBUX + 0.0102083333333 x_0_6_7_1_TSLA
 + 0.0102083333333 x_0_6_7_1_VRTX + 0.0102083333333 x_0_6_7_2_AMD
 + 0.0102083333333 x_0_6_7_2_AMGN + 0.0102083333333 x_0_6_7_2_ASML
 + 0.0102083333333 x_0_6_7_2_DLTR + 0.0102083333333 x_0_6_7_2_MTCH
 + 0.0102083333333 x_0_6_7_2_NFLX + 0.0102083333333 x_0_6_7_2_QCOM
 + 0.0102083333333 x_0_6_7_2_SBUX + 0.0102083333333 x_0_6_7_2_TSLA
 + 0.0102083333333 x_0_6_7_2_VRTX + 0.0102083333333 x_0_6_7_3_AMD
 + 0.0102083333333 x_0_6_7_3_AMGN + 0.0102083333333 x_0_6_7_3_ASML
 + 0.0102083333333 x_0_6_7_3_DLTR + 0.0102083333333 x_0_6_7_3_MTCH
 + 0.0102083333333 x_0_6_7_3_NFLX + 0.0102083333333 x_0_6_7_3_QCOM
 + 0.0102083333333 x_0_6_7_3_SBUX + 0.0102083333333 x_0_6_7_3_TSLA
 + 0.0102083333333 x_0_6_7_3_VRTX + 0.0102083333333 x_0_6_7_4_AMD
 + 0.0102083333333 x_0_6_7_4_AMGN + 0.0102083333333 x_0_6_7_4_ASML
 + 0.0102083333333 x_0_6_7_4_DLTR + 0.0102083333333 x_0_6_7_4_MTCH
 + 0.0102083333333 x_0_6_7_4_NFLX + 0.0102083333333 x_0_6_7_4_QCOM
 + 0.0102083333333 x_0_6_7_4_SBUX + 0.0102083333333 x_0_6_7_4_TSLA
 + 0.0102083333333 x_0_6_7_4_VRTX + 0.0102083333333 x_0_6_7_5_AMD
 + 0.0102083333333 x_0_6_7_5_AMGN + 0.0102083333333 x_0_6_7_5_ASML
 + 0.0102083333333 x_0_6_7_5_DLTR + 0.0102083333333 x_0_6_7_5_MTCH
 + 0.0102083333333 x_0_6_7_5_NFLX + 0.0102083333333 x_0_6_7_5_QCOM
 + 0.0102083333333 x_0_6_7_5_SBUX + 0.0102083333333 x_0_6_7_5_TSLA
 + 0.0102083333333 x_0_6_7_5_VRTX + 0.0875 x_0_6_7_AMD + 0.0875 x_0_6_7_AMGN
 + 0.0875 x_0_6_7_ASML + 0.0875 x_0_6_7_DLTR + 0.0875 x_0_6_7_MTCH
 + 0.0875 x_0_6_7_NFLX + 0.0875 x_0_6_7_QCOM + 0.0875 x_0_6_7_SBUX
 + 0.0875 x_0_6_7_TSLA + 0.0875 x_0_6_7_VRTX + x_0_6_AMD + x_0_6_AMGN
 + x_0_6_ASML + x_0_6_DLTR + x_0_6_MTCH + x_0_6_NFLX + x_0_6_QCOM + x_0_6_SBUX
 + x_0_6_TSLA + x_0_6_VRTX >= 0
nnp_constr._in_0_6_0: nnp_0_6_0 - 0.5 nnp_0_6_0_0 - 0.5 nnp_0_6_0_1
 - 0.5 nnp_0_6_0_2 - 0.5 nnp_0_6_0_3 - 0.5 nnp_0_6_0_4 - 0.5 nnp_0_6_0_5
 + u_0_6 - 0.3 u_0_6_0 + 0.116666666667 x_0_6_0_0_AMD
 + 0.116666666667 x_0_6_0_0_AMGN + 0.116666666667 x_0_6_0_0_ASML
 + 0.116666666667 x_0_6_0_0_DLTR + 0.116666666667 x_0_6_0_0_MTCH
 + 0.116666666667 x_0_6_0_0_NFLX + 0.116666666667 x_0_6_0_0_QCOM
 + 0.116666666667 x_0_6_0_0_SBUX + 0.116666666667 x_0_6_0_0_TSLA
 + 0.116666666667 x_0_6_0_0_VRTX + 0.116666666667 x_0_6_0_1_AMD
 + 0.116666666667 x_0_6_0_1_AMGN + 0.116666666667 x_0_6_0_1_ASML
 + 0.116666666667 x_0_6_0_1_DLTR + 0.116666666667 x_0_6_0_1_MTCH
 + 0.116666666667 x_0_6_0_1_NFLX + 0.116666666667 x_0_6_0_1_QCOM
 + 0.116666666667 x_0_6_0_1_SBUX + 0.116666666667 x_0_6_0_1_TSLA
 + 0.116666666667 x_0_6_0_1_VRTX + 0.116666666667 x_0_6_0_2_AMD
 + 0.116666666667 x_0_6_0_2_AMGN + 0.116666666667 x_0_6_0_2_ASML
 + 0.116666666667 x_0_6_0_2_DLTR + 0.116666666667 x_0_6_0_2_MTCH
 + 0.116666666667 x_0_6_0_2_NFLX + 0.116666666667 x_0_6_0_2_QCOM
 + 0.116666666667 x_0_6_0_2_SBUX + 0.116666666667 x_0_6_0_2_TSLA
 + 0.116666666667 x_0_6_0_2_VRTX + 0.116666666667 x_0_6_0_3_AMD
 + 0.116666666667 x_0_6_0_3_AMGN + 0.116666666667 x_0_6_0_3_ASML
 + 0.116666666667 x_0_6_0_3_DLTR + 0.116666666667 x_0_6_0_3_MTCH
 + 0.116666666667 x_0_6_0_3_NFLX + 0.116666666667 x_0_6_0_3_QCOM
 + 0.116666666667 x_0_6_0_3_SBUX + 0.116666666667 x_0_6_0_3_TSLA
 + 0.116666666667 x_0_6_0_3_VRTX + 0.116666666667 x_0_6_0_4_AMD
 + 0.116666666667 x_0_6_0_4_AMGN + 0.116666666667 x_0_6_0_4_ASML
 + 0.116666666667 x_0_6_0_4_DLTR + 0.116666666667 x_0_6_0_4_MTCH
 + 0.116666666667 x_0_6_0_4_NFLX + 0.116666666667 x_0_6_0_4_QCOM
 + 0.116666666667 x_0_6_0_4_SBUX + 0.116666666667 x_0_6_0_4_TSLA
 + 0.116666666667 x_0_6_0_4_VRTX + 0.116666666667 x_0_6_0_5_AMD
 + 0.116666666667 x_0_6_0_5_AMGN + 0.116666666667 x_0_6_0_5_ASML
 + 0.116666666667 x_0_6_0_5_DLTR + 0.116666666667 x_0_6_0_5_MTCH
 + 0.116666666667 x_0_6_0_5_NFLX + 0.116666666667 x_0_6_0_5_QCOM
 + 0.116666666667 x_0_6_0_5_SBUX + 0.116666666667 x_0_6_0_5_TSLA
 + 0.116666666667 x_0_6_0_5_VRTX + x_0_6_0_AMD + x_0_6_0_AMGN + x_0_6_0_ASML
 + x_0_6_0_DLTR + x_0_6_0_MTCH + x_0_6_0_NFLX + x_0_6_0_QCOM + x_0_6_0_SBUX
 + x_0_6_0_TSLA + x_0_6_0_VRTX >= 0
nnp_constr._in_0_6_0_0: nnp_0_6_0_0 + u_0_6_0 + x_0_6_0_0_AMD + x_0_6_0_0_AMGN
 + x_0_6_0_0_ASML + x_0_6_0_0_DLTR + x_0_6_0_0_MTCH + x_0_6_0_0_NFLX
 + x_0_6_0_0_QCOM + x_0_6_0_0_SBUX + x_0_6_0_0_TSLA + x_0_6_0_0_VRTX >= 0
nnp_constr._in_0_6_0_1: nnp_0_6_0_1 + u_0_6_0 + x_0_6_0_1_AMD + x_0_6_0_1_AMGN
 + x_0_6_0_1_ASML + x_0_6_0_1_DLTR + x_0_6_0_1_MTCH + x_0_6_0_1_NFLX
 + x_0_6_0_1_QCOM + x_0_6_0_1_SBUX + x_0_6_0_1_TSLA + x_0_6_0_1_VRTX >= 0
nnp_constr._in_0_6_0_2: nnp_0_6_0_2 + u_0_6_0 + x_0_6_0_2_AMD + x_0_6_0_2_AMGN
 + x_0_6_0_2_ASML + x_0_6_0_2_DLTR + x_0_6_0_2_MTCH + x_0_6_0_2_NFLX
 + x_0_6_0_2_QCOM + x_0_6_0_2_SBUX + x_0_6_0_2_TSLA + x_0_6_0_2_VRTX >= 0
nnp_constr._in_0_6_0_3: nnp_0_6_0_3 + u_0_6_0 + x_0_6_0_3_AMD + x_0_6_0_3_AMGN
 + x_0_6_0_3_ASML + x_0_6_0_3_DLTR + x_0_6_0_3_MTCH + x_0_6_0_3_NFLX
 + x_0_6_0_3_QCOM + x_0_6_0_3_SBUX + x_0_6_0_3_TSLA + x_0_6_0_3_VRTX >= 0
nnp_constr._in_0_6_0_4: nnp_0_6_0_4 + u_0_6_0 + x_0_6_0_4_AMD + x_0_6_0_4_AMGN
 + x_0_6_0_4_ASML + x_0_6_0_4_DLTR + x_0_6_0_4_MTCH + x_0_6_0_4_NFLX
 + x_0_6_0_4_QCOM + x_0_6_0_4_SBUX + x_0_6_0_4_TSLA + x_0_6_0_4_VRTX >= 0
nnp_constr._in_0_6_0_5: nnp_0_6_0_5 + u_0_6_0 + x_0_6_0_5_AMD + x_0_6_0_5_AMGN
 + x_0_6_0_5_ASML + x_0_6_0_5_DLTR + x_0_6_0_5_MTCH + x_0_6_0_5_NFLX
 + x_0_6_0_5_QCOM + x_0_6_0_5_SBUX + x_0_6_0_5_TSLA + x_0_6_0_5_VRTX >= 0
nnp_constr._in_0_6_1: nnp_0_6_1 - 0.5 nnp_0_6_1_0 - 0.5 nnp_0_6_1_1
 - 0.5 nnp_0_6_1_2 - 0.5 nnp_0_6_1_3 - 0.5 nnp_0_6_1_4 - 0.5 nnp_0_6_1_5
 + u_0_6 - 0.3 u_0_6_1 + 0.116666666667 x_0_6_1_0_AMD
 + 0.116666666667 x_0_6_1_0_AMGN + 0.116666666667 x_0_6_1_0_ASML
 + 0.116666666667 x_0_6_1_0_DLTR + 0.116666666667 x_0_6_1_0_MTCH
 + 0.116666666667 x_0_6_1_0_NFLX + 0.116666666667 x_0_6_1_0_QCOM
 + 0.116666666667 x_0_6_1_0_SBUX + 0.116666666667 x_0_6_1_0_TSLA
 + 0.116666666667 x_0_6_1_0_VRTX + 0.116666666667 x_0_6_1_1_AMD
 + 0.116666666667 x_0_6_1_1_AMGN + 0.116666666667 x_0_6_1_1_ASML
 + 0.116666666667 x_0_6_1_1_DLTR + 0.116666666667 x_0_6_1_1_MTCH
 + 0.116666666667 x_0_6_1_1_NFLX + 0.116666666667 x_0_6_1_1_QCOM
 + 0.116666666667 x_0_6_1_1_SBUX + 0.116666666667 x_0_6_1_1_TSLA
 + 0.116666666667 x_0_6_1_1_VRTX + 0.116666666667 x_0_6_1_2_AMD
 + 0.116666666667 x_0_6_1_2_AMGN + 0.116666666667 x_0_6_1_2_ASML
 + 0.116666666667 x_0_6_1_2_DLTR + 0.116666666667 x_0_6_1_2_MTCH
 + 0.116666666667 x_0_6_1_2_NFLX + 0.116666666667 x_0_6_1_2_QCOM
 + 0.116666666667 x_0_6_1_2_SBUX + 0.116666666667 x_0_6_1_2_TSLA
 + 0.116666666667 x_0_6_1_2_VRTX + 0.116666666667 x_0_6_1_3_AMD
 + 0.116666666667 x_0_6_1_3_AMGN + 0.116666666667 x_0_6_1_3_ASML
 + 0.116666666667 x_0_6_1_3_DLTR + 0.116666666667 x_0_6_1_3_MTCH
 + 0.116666666667 x_0_6_1_3_NFLX + 0.116666666667 x_0_6_1_3_QCOM
 + 0.116666666667 x_0_6_1_3_SBUX + 0.116666666667 x_0_6_1_3_TSLA
 + 0.116666666667 x_0_6_1_3_VRTX + 0.116666666667 x_0_6_1_4_AMD
 + 0.116666666667 x_0_6_1_4_AMGN + 0.116666666667 x_0_6_1_4_ASML
 + 0.116666666667 x_0_6_1_4_DLTR + 0.116666666667 x_0_6_1_4_MTCH
 + 0.116666666667 x_0_6_1_4_NFLX + 0.116666666667 x_0_6_1_4_QCOM
 + 0.116666666667 x_0_6_1_4_SBUX + 0.116666666667 x_0_6_1_4_TSLA
 + 0.116666666667 x_0_6_1_4_VRTX + 0.116666666667 x_0_6_1_5_AMD
 + 0.116666666667 x_0_6_1_5_AMGN + 0.116666666667 x_0_6_1_5_ASML
 + 0.116666666667 x_0_6_1_5_DLTR + 0.116666666667 x_0_6_1_5_MTCH
 + 0.116666666667 x_0_6_1_5_NFLX + 0.116666666667 x_0_6_1_5_QCOM
 + 0.116666666667 x_0_6_1_5_SBUX + 0.116666666667 x_0_6_1_5_TSLA
 + 0.116666666667 x_0_6_1_5_VRTX + x_0_6_1_AMD + x_0_6_1_AMGN + x_0_6_1_ASML
 + x_0_6_1_DLTR + x_0_6_1_MTCH + x_0_6_1_NFLX + x_0_6_1_QCOM + x_0_6_1_SBUX
 + x_0_6_1_TSLA + x_0_6_1_VRTX >= 0
nnp_constr._in_0_6_1_0: nnp_0_6_1_0 + u_0_6_1 + x_0_6_1_0_AMD + x_0_6_1_0_AMGN
 + x_0_6_1_0_ASML + x_0_6_1_0_DLTR + x_0_6_1_0_MTCH + x_0_6_1_0_NFLX
 + x_0_6_1_0_QCOM + x_0_6_1_0_SBUX + x_0_6_1_0_TSLA + x_0_6_1_0_VRTX >= 0
nnp_constr._in_0_6_1_1: nnp_0_6_1_1 + u_0_6_1 + x_0_6_1_1_AMD + x_0_6_1_1_AMGN
 + x_0_6_1_1_ASML + x_0_6_1_1_DLTR + x_0_6_1_1_MTCH + x_0_6_1_1_NFLX
 + x_0_6_1_1_QCOM + x_0_6_1_1_SBUX + x_0_6_1_1_TSLA + x_0_6_1_1_VRTX >= 0
nnp_constr._in_0_6_1_2: nnp_0_6_1_2 + u_0_6_1 + x_0_6_1_2_AMD + x_0_6_1_2_AMGN
 + x_0_6_1_2_ASML + x_0_6_1_2_DLTR + x_0_6_1_2_MTCH + x_0_6_1_2_NFLX
 + x_0_6_1_2_QCOM + x_0_6_1_2_SBUX + x_0_6_1_2_TSLA + x_0_6_1_2_VRTX >= 0
nnp_constr._in_0_6_1_3: nnp_0_6_1_3 + u_0_6_1 + x_0_6_1_3_AMD + x_0_6_1_3_AMGN
 + x_0_6_1_3_ASML + x_0_6_1_3_DLTR + x_0_6_1_3_MTCH + x_0_6_1_3_NFLX
 + x_0_6_1_3_QCOM + x_0_6_1_3_SBUX + x_0_6_1_3_TSLA + x_0_6_1_3_VRTX >= 0
nnp_constr._in_0_6_1_4: nnp_0_6_1_4 + u_0_6_1 + x_0_6_1_4_AMD + x_0_6_1_4_AMGN
 + x_0_6_1_4_ASML + x_0_6_1_4_DLTR + x_0_6_1_4_MTCH + x_0_6_1_4_NFLX
 + x_0_6_1_4_QCOM + x_0_6_1_4_SBUX + x_0_6_1_4_TSLA + x_0_6_1_4_VRTX >= 0
nnp_constr._in_0_6_1_5: nnp_0_6_1_5 + u_0_6_1 + x_0_6_1_5_AMD + x_0_6_1_5_AMGN
 + x_0_6_1_5_ASML + x_0_6_1_5_DLTR + x_0_6_1_5_MTCH + x_0_6_1_5_NFLX
 + x_0_6_1_5_QCOM + x_0_6_1_5_SBUX + x_0_6_1_5_TSLA + x_0_6_1_5_VRTX >= 0
nnp_constr._in_0_6_2: nnp_0_6_2 - 0.5 nnp_0_6_2_0 - 0.5 nnp_0_6_2_1
 - 0.5 nnp_0_6_2_2 - 0.5 nnp_0_6_2_3 - 0.5 nnp_0_6_2_4 - 0.5 nnp_0_6_2_5
 + u_0_6 - 0.3 u_0_6_2 + 0.116666666667 x_0_6_2_0_AMD
 + 0.116666666667 x_0_6_2_0_AMGN + 0.116666666667 x_0_6_2_0_ASML
 + 0.116666666667 x_0_6_2_0_DLTR + 0.116666666667 x_0_6_2_0_MTCH
 + 0.116666666667 x_0_6_2_0_NFLX + 0.116666666667 x_0_6_2_0_QCOM
 + 0.116666666667 x_0_6_2_0_SBUX + 0.116666666667 x_0_6_2_0_TSLA
 + 0.116666666667 x_0_6_2_0_VRTX + 0.116666666667 x_0_6_2_1_AMD
 + 0.116666666667 x_0_6_2_1_AMGN + 0.116666666667 x_0_6_2_1_ASML
 + 0.116666666667 x_0_6_2_1_DLTR + 0.116666666667 x_0_6_2_1_MTCH
 + 0.116666666667 x_0_6_2_1_NFLX + 0.116666666667 x_0_6_2_1_QCOM
 + 0.116666666667 x_0_6_2_1_SBUX + 0.116666666667 x_0_6_2_1_TSLA
 + 0.116666666667 x_0_6_2_1_VRTX + 0.116666666667 x_0_6_2_2_AMD
 + 0.116666666667 x_0_6_2_2_AMGN + 0.116666666667 x_0_6_2_2_ASML
 + 0.116666666667 x_0_6_2_2_DLTR + 0.116666666667 x_0_6_2_2_MTCH
 + 0.116666666667 x_0_6_2_2_NFLX + 0.116666666667 x_0_6_2_2_QCOM
 + 0.116666666667 x_0_6_2_2_SBUX + 0.116666666667 x_0_6_2_2_TSLA
 + 0.116666666667 x_0_6_2_2_VRTX + 0.116666666667 x_0_6_2_3_AMD
 + 0.116666666667 x_0_6_2_3_AMGN + 0.116666666667 x_0_6_2_3_ASML
 + 0.116666666667 x_0_6_2_3_DLTR + 0.116666666667 x_0_6_2_3_MTCH
 + 0.116666666667 x_0_6_2_3_NFLX + 0.116666666667 x_0_6_2_3_QCOM
 + 0.116666666667 x_0_6_2_3_SBUX + 0.116666666667 x_0_6_2_3_TSLA
 + 0.116666666667 x_0_6_2_3_VRTX + 0.116666666667 x_0_6_2_4_AMD
 + 0.116666666667 x_0_6_2_4_AMGN + 0.116666666667 x_0_6_2_4_ASML
 + 0.116666666667 x_0_6_2_4_DLTR + 0.116666666667 x_0_6_2_4_MTCH
 + 0.116666666667 x_0_6_2_4_NFLX + 0.116666666667 x_0_6_2_4_QCOM
 + 0.116666666667 x_0_6_2_4_SBUX + 0.116666666667 x_0_6_2_4_TSLA
 + 0.116666666667 x_0_6_2_4_VRTX + 0.116666666667 x_0_6_2_5_AMD
 + 0.116666666667 x_0_6_2_5_AMGN + 0.116666666667 x_0_6_2_5_ASML
 + 0.116666666667 x_0_6_2_5_DLTR + 0.116666666667 x_0_6_2_5_MTCH
 + 0.116666666667 x_0_6_2_5_NFLX + 0.116666666667 x_0_6_2_5_QCOM
 + 0.116666666667 x_0_6_2_5_SBUX + 0.116666666667 x_0_6_2_5_TSLA
 + 0.116666666667 x_0_6_2_5_VRTX + x_0_6_2_AMD + x_0_6_2_AMGN + x_0_6_2_ASML
 + x_0_6_2_DLTR + x_0_6_2_MTCH + x_0_6_2_NFLX + x_0_6_2_QCOM + x_0_6_2_SBUX
 + x_0_6_2_TSLA + x_0_6_2_VRTX >= 0
nnp_constr._in_0_6_2_0: nnp_0_6_2_0 + u_0_6_2 + x_0_6_2_0_AMD + x_0_6_2_0_AMGN
 + x_0_6_2_0_ASML + x_0_6_2_0_DLTR + x_0_6_2_0_MTCH + x_0_6_2_0_NFLX
 + x_0_6_2_0_QCOM + x_0_6_2_0_SBUX + x_0_6_2_0_TSLA + x_0_6_2_0_VRTX >= 0
nnp_constr._in_0_6_2_1: nnp_0_6_2_1 + u_0_6_2 + x_0_6_2_1_AMD + x_0_6_2_1_AMGN
 + x_0_6_2_1_ASML + x_0_6_2_1_DLTR + x_0_6_2_1_MTCH + x_0_6_2_1_NFLX
 + x_0_6_2_1_QCOM + x_0_6_2_1_SBUX + x_0_6_2_1_TSLA + x_0_6_2_1_VRTX >= 0
nnp_constr._in_0_6_2_2: nnp_0_6_2_2 + u_0_6_2 + x_0_6_2_2_AMD + x_0_6_2_2_AMGN
 + x_0_6_2_2_ASML + x_0_6_2_2_DLTR + x_0_6_2_2_MTCH + x_0_6_2_2_NFLX
 + x_0_6_2_2_QCOM + x_0_6_2_2_SBUX + x_0_6_2_2_TSLA + x_0_6_2_2_VRTX >= 0
nnp_constr._in_0_6_2_3: nnp_0_6_2_3 + u_0_6_2 + x_0_6_2_3_AMD + x_0_6_2_3_AMGN
 + x_0_6_2_3_ASML + x_0_6_2_3_DLTR + x_0_6_2_3_MTCH + x_0_6_2_3_NFLX
 + x_0_6_2_3_QCOM + x_0_6_2_3_SBUX + x_0_6_2_3_TSLA + x_0_6_2_3_VRTX >= 0
nnp_constr._in_0_6_2_4: nnp_0_6_2_4 + u_0_6_2 + x_0_6_2_4_AMD + x_0_6_2_4_AMGN
 + x_0_6_2_4_ASML + x_0_6_2_4_DLTR + x_0_6_2_4_MTCH + x_0_6_2_4_NFLX
 + x_0_6_2_4_QCOM + x_0_6_2_4_SBUX + x_0_6_2_4_TSLA + x_0_6_2_4_VRTX >= 0
nnp_constr._in_0_6_2_5: nnp_0_6_2_5 + u_0_6_2 + x_0_6_2_5_AMD + x_0_6_2_5_AMGN
 + x_0_6_2_5_ASML + x_0_6_2_5_DLTR + x_0_6_2_5_MTCH + x_0_6_2_5_NFLX
 + x_0_6_2_5_QCOM + x_0_6_2_5_SBUX + x_0_6_2_5_TSLA + x_0_6_2_5_VRTX >= 0
nnp_constr._in_0_6_3: nnp_0_6_3 - 0.5 nnp_0_6_3_0 - 0.5 nnp_0_6_3_1
 - 0.5 nnp_0_6_3_2 - 0.5 nnp_0_6_3_3 - 0.5 nnp_0_6_3_4 - 0.5 nnp_0_6_3_5
 + u_0_6 - 0.3 u_0_6_3 + 0.116666666667 x_0_6_3_0_AMD
 + 0.116666666667 x_0_6_3_0_AMGN + 0.116666666667 x_0_6_3_0_ASML
 + 0.116666666667 x_0_6_3_0_DLTR + 0.116666666667 x_0_6_3_0_MTCH
 + 0.116666666667 x_0_6_3_0_NFLX + 0.116666666667 x_0_6_3_0_QCOM
 + 0.116666666667 x_0_6_3_0_SBUX + 0.116666666667 x_0_6_3_0_TSLA
 + 0.116666666667 x_0_6_3_0_VRTX + 0.116666666667 x_0_6_3_1_AMD
 + 0.116666666667 x_0_6_3_1_AMGN + 0.116666666667 x_0_6_3_1_ASML
 + 0.116666666667 x_0_6_3_1_DLTR + 0.116666666667 x_0_6_3_1_MTCH
 + 0.116666666667 x_0_6_3_1_NFLX + 0.116666666667 x_0_6_3_1_QCOM
 + 0.116666666667 x_0_6_3_1_SBUX + 0.116666666667 x_0_6_3_1_TSLA
 + 0.116666666667 x_0_6_3_1_VRTX + 0.116666666667 x_0_6_3_2_AMD
 + 0.116666666667 x_0_6_3_2_AMGN + 0.116666666667 x_0_6_3_2_ASML
 + 0.116666666667 x_0_6_3_2_DLTR + 0.116666666667 x_0_6_3_2_MTCH
 + 0.116666666667 x_0_6_3_2_NFLX + 0.116666666667 x_0_6_3_2_QCOM
 + 0.116666666667 x_0_6_3_2_SBUX + 0.116666666667 x_0_6_3_2_TSLA
 + 0.116666666667 x_0_6_3_2_VRTX + 0.116666666667 x_0_6_3_3_AMD
 + 0.116666666667 x_0_6_3_3_AMGN + 0.116666666667 x_0_6_3_3_ASML
 + 0.116666666667 x_0_6_3_3_DLTR + 0.116666666667 x_0_6_3_3_MTCH
 + 0.116666666667 x_0_6_3_3_NFLX + 0.116666666667 x_0_6_3_3_QCOM
 + 0.116666666667 x_0_6_3_3_SBUX + 0.116666666667 x_0_6_3_3_TSLA
 + 0.116666666667 x_0_6_3_3_VRTX + 0.116666666667 x_0_6_3_4_AMD
 + 0.116666666667 x_0_6_3_4_AMGN + 0.116666666667 x_0_6_3_4_ASML
 + 0.116666666667 x_0_6_3_4_DLTR + 0.116666666667 x_0_6_3_4_MTCH
 + 0.116666666667 x_0_6_3_4_NFLX + 0.116666666667 x_0_6_3_4_QCOM
 + 0.116666666667 x_0_6_3_4_SBUX + 0.116666666667 x_0_6_3_4_TSLA
 + 0.116666666667 x_0_6_3_4_VRTX + 0.116666666667 x_0_6_3_5_AMD
 + 0.116666666667 x_0_6_3_5_AMGN + 0.116666666667 x_0_6_3_5_ASML
 + 0.116666666667 x_0_6_3_5_DLTR + 0.116666666667 x_0_6_3_5_MTCH
 + 0.116666666667 x_0_6_3_5_NFLX + 0.116666666667 x_0_6_3_5_QCOM
 + 0.116666666667 x_0_6_3_5_SBUX + 0.116666666667 x_0_6_3_5_TSLA
 + 0.116666666667 x_0_6_3_5_VRTX + x_0_6_3_AMD + x_0_6_3_AMGN + x_0_6_3_ASML
 + x_0_6_3_DLTR + x_0_6_3_MTCH + x_0_6_3_NFLX + x_0_6_3_QCOM + x_0_6_3_SBUX
 + x_0_6_3_TSLA + x_0_6_3_VRTX >= 0
nnp_constr._in_0_6_3_0: nnp_0_6_3_0 + u_0_6_3 + x_0_6_3_0_AMD + x_0_6_3_0_AMGN
 + x_0_6_3_0_ASML + x_0_6_3_0_DLTR + x_0_6_3_0_MTCH + x_0_6_3_0_NFLX
 + x_0_6_3_0_QCOM + x_0_6_3_0_SBUX + x_0_6_3_0_TSLA + x_0_6_3_0_VRTX >= 0
nnp_constr._in_0_6_3_1: nnp_0_6_3_1 + u_0_6_3 + x_0_6_3_1_AMD + x_0_6_3_1_AMGN
 + x_0_6_3_1_ASML + x_0_6_3_1_DLTR + x_0_6_3_1_MTCH + x_0_6_3_1_NFLX
 + x_0_6_3_1_QCOM + x_0_6_3_1_SBUX + x_0_6_3_1_TSLA + x_0_6_3_1_VRTX >= 0
nnp_constr._in_0_6_3_2: nnp_0_6_3_2 + u_0_6_3 + x_0_6_3_2_AMD + x_0_6_3_2_AMGN
 + x_0_6_3_2_ASML + x_0_6_3_2_DLTR + x_0_6_3_2_MTCH + x_0_6_3_2_NFLX
 + x_0_6_3_2_QCOM + x_0_6_3_2_SBUX + x_0_6_3_2_TSLA + x_0_6_3_2_VRTX >= 0
nnp_constr._in_0_6_3_3: nnp_0_6_3_3 + u_0_6_3 + x_0_6_3_3_AMD + x_0_6_3_3_AMGN
 + x_0_6_3_3_ASML + x_0_6_3_3_DLTR + x_0_6_3_3_MTCH + x_0_6_3_3_NFLX
 + x_0_6_3_3_QCOM + x_0_6_3_3_SBUX + x_0_6_3_3_TSLA + x_0_6_3_3_VRTX >= 0
nnp_constr._in_0_6_3_4: nnp_0_6_3_4 + u_0_6_3 + x_0_6_3_4_AMD + x_0_6_3_4_AMGN
 + x_0_6_3_4_ASML + x_0_6_3_4_DLTR + x_0_6_3_4_MTCH + x_0_6_3_4_NFLX
 + x_0_6_3_4_QCOM + x_0_6_3_4_SBUX + x_0_6_3_4_TSLA + x_0_6_3_4_VRTX >= 0
nnp_constr._in_0_6_3_5: nnp_0_6_3_5 + u_0_6_3 + x_0_6_3_5_AMD + x_0_6_3_5_AMGN
 + x_0_6_3_5_ASML + x_0_6_3_5_DLTR + x_0_6_3_5_MTCH + x_0_6_3_5_NFLX
 + x_0_6_3_5_QCOM + x_0_6_3_5_SBUX + x_0_6_3_5_TSLA + x_0_6_3_5_VRTX >= 0
nnp_constr._in_0_6_4: nnp_0_6_4 - 0.5 nnp_0_6_4_0 - 0.5 nnp_0_6_4_1
 - 0.5 nnp_0_6_4_2 - 0.5 nnp_0_6_4_3 - 0.5 nnp_0_6_4_4 - 0.5 nnp_0_6_4_5
 + u_0_6 - 0.3 u_0_6_4 + 0.116666666667 x_0_6_4_0_AMD
 + 0.116666666667 x_0_6_4_0_AMGN + 0.116666666667 x_0_6_4_0_ASML
 + 0.116666666667 x_0_6_4_0_DLTR + 0.116666666667 x_0_6_4_0_MTCH
 + 0.116666666667 x_0_6_4_0_NFLX + 0.116666666667 x_0_6_4_0_QCOM
 + 0.116666666667 x_0_6_4_0_SBUX + 0.116666666667 x_0_6_4_0_TSLA
 + 0.116666666667 x_0_6_4_0_VRTX + 0.116666666667 x_0_6_4_1_AMD
 + 0.116666666667 x_0_6_4_1_AMGN + 0.116666666667 x_0_6_4_1_ASML
 + 0.116666666667 x_0_6_4_1_DLTR + 0.116666666667 x_0_6_4_1_MTCH
 + 0.116666666667 x_0_6_4_1_NFLX + 0.116666666667 x_0_6_4_1_QCOM
 + 0.116666666667 x_0_6_4_1_SBUX + 0.116666666667 x_0_6_4_1_TSLA
 + 0.116666666667 x_0_6_4_1_VRTX + 0.116666666667 x_0_6_4_2_AMD
 + 0.116666666667 x_0_6_4_2_AMGN + 0.116666666667 x_0_6_4_2_ASML
 + 0.116666666667 x_0_6_4_2_DLTR + 0.116666666667 x_0_6_4_2_MTCH
 + 0.116666666667 x_0_6_4_2_NFLX + 0.116666666667 x_0_6_4_2_QCOM
 + 0.116666666667 x_0_6_4_2_SBUX + 0.116666666667 x_0_6_4_2_TSLA
 + 0.116666666667 x_0_6_4_2_VRTX + 0.116666666667 x_0_6_4_3_AMD
 + 0.116666666667 x_0_6_4_3_AMGN + 0.116666666667 x_0_6_4_3_ASML
 + 0.116666666667 x_0_6_4_3_DLTR + 0.116666666667 x_0_6_4_3_MTCH
 + 0.116666666667 x_0_6_4_3_NFLX + 0.116666666667 x_0_6_4_3_QCOM
 + 0.116666666667 x_0_6_4_3_SBUX + 0.116666666667 x_0_6_4_3_TSLA
 + 0.116666666667 x_0_6_4_3_VRTX + 0.116666666667 x_0_6_4_4_AMD
 + 0.116666666667 x_0_6_4_4_AMGN + 0.116666666667 x_0_6_4_4_ASML
 + 0.116666666667 x_0_6_4_4_DLTR + 0.116666666667 x_0_6_4_4_MTCH
 + 0.116666666667 x_0_6_4_4_NFLX + 0.116666666667 x_0_6_4_4_QCOM
 + 0.116666666667 x_0_6_4_4_SBUX + 0.116666666667 x_0_6_4_4_TSLA
 + 0.116666666667 x_0_6_4_4_VRTX + 0.116666666667 x_0_6_4_5_AMD
 + 0.116666666667 x_0_6_4_5_AMGN + 0.116666666667 x_0_6_4_5_ASML
 + 0.116666666667 x_0_6_4_5_DLTR + 0.116666666667 x_0_6_4_5_MTCH
 + 0.116666666667 x_0_6_4_5_NFLX + 0.116666666667 x_0_6_4_5_QCOM
 + 0.116666666667 x_0_6_4_5_SBUX + 0.116666666667 x_0_6_4_5_TSLA
 + 0.116666666667 x_0_6_4_5_VRTX + x_0_6_4_AMD + x_0_6_4_AMGN + x_0_6_4_ASML
 + x_0_6_4_DLTR + x_0_6_4_MTCH + x_0_6_4_NFLX + x_0_6_4_QCOM + x_0_6_4_SBUX
 + x_0_6_4_TSLA + x_0_6_4_VRTX >= 0
nnp_constr._in_0_6_4_0: nnp_0_6_4_0 + u_0_6_4 + x_0_6_4_0_AMD + x_0_6_4_0_AMGN
 + x_0_6_4_0_ASML + x_0_6_4_0_DLTR + x_0_6_4_0_MTCH + x_0_6_4_0_NFLX
 + x_0_6_4_0_QCOM + x_0_6_4_0_SBUX + x_0_6_4_0_TSLA + x_0_6_4_0_VRTX >= 0
nnp_constr._in_0_6_4_1: nnp_0_6_4_1 + u_0_6_4 + x_0_6_4_1_AMD + x_0_6_4_1_AMGN
 + x_0_6_4_1_ASML + x_0_6_4_1_DLTR + x_0_6_4_1_MTCH + x_0_6_4_1_NFLX
 + x_0_6_4_1_QCOM + x_0_6_4_1_SBUX + x_0_6_4_1_TSLA + x_0_6_4_1_VRTX >= 0
nnp_constr._in_0_6_4_2: nnp_0_6_4_2 + u_0_6_4 + x_0_6_4_2_AMD + x_0_6_4_2_AMGN
 + x_0_6_4_2_ASML + x_0_6_4_2_DLTR + x_0_6_4_2_MTCH + x_0_6_4_2_NFLX
 + x_0_6_4_2_QCOM + x_0_6_4_2_SBUX + x_0_6_4_2_TSLA + x_0_6_4_2_VRTX >= 0
nnp_constr._in_0_6_4_3: nnp_0_6_4_3 + u_0_6_4 + x_0_6_4_3_AMD + x_0_6_4_3_AMGN
 + x_0_6_4_3_ASML + x_0_6_4_3_DLTR + x_0_6_4_3_MTCH + x_0_6_4_3_NFLX
 + x_0_6_4_3_QCOM + x_0_6_4_3_SBUX + x_0_6_4_3_TSLA + x_0_6_4_3_VRTX >= 0
nnp_constr._in_0_6_4_4: nnp_0_6_4_4 + u_0_6_4 + x_0_6_4_4_AMD + x_0_6_4_4_AMGN
 + x_0_6_4_4_ASML + x_0_6_4_4_DLTR + x_0_6_4_4_MTCH + x_0_6_4_4_NFLX
 + x_0_6_4_4_QCOM + x_0_6_4_4_SBUX + x_0_6_4_4_TSLA + x_0_6_4_4_VRTX >= 0
nnp_constr._in_0_6_4_5: nnp_0_6_4_5 + u_0_6_4 + x_0_6_4_5_AMD + x_0_6_4_5_AMGN
 + x_0_6_4_5_ASML + x_0_6_4_5_DLTR + x_0_6_4_5_MTCH + x_0_6_4_5_NFLX
 + x_0_6_4_5_QCOM + x_0_6_4_5_SBUX + x_0_6_4_5_TSLA + x_0_6_4_5_VRTX >= 0
nnp_constr._in_0_6_5: nnp_0_6_5 - 0.5 nnp_0_6_5_0 - 0.5 nnp_0_6_5_1
 - 0.5 nnp_0_6_5_2 - 0.5 nnp_0_6_5_3 - 0.5 nnp_0_6_5_4 - 0.5 nnp_0_6_5_5
 + u_0_6 - 0.3 u_0_6_5 + 0.116666666667 x_0_6_5_0_AMD
 + 0.116666666667 x_0_6_5_0_AMGN + 0.116666666667 x_0_6_5_0_ASML
 + 0.116666666667 x_0_6_5_0_DLTR + 0.116666666667 x_0_6_5_0_MTCH
 + 0.116666666667 x_0_6_5_0_NFLX + 0.116666666667 x_0_6_5_0_QCOM
 + 0.116666666667 x_0_6_5_0_SBUX + 0.116666666667 x_0_6_5_0_TSLA
 + 0.116666666667 x_0_6_5_0_VRTX + 0.116666666667 x_0_6_5_1_AMD
 + 0.116666666667 x_0_6_5_1_AMGN + 0.116666666667 x_0_6_5_1_ASML
 + 0.116666666667 x_0_6_5_1_DLTR + 0.116666666667 x_0_6_5_1_MTCH
 + 0.116666666667 x_0_6_5_1_NFLX + 0.116666666667 x_0_6_5_1_QCOM
 + 0.116666666667 x_0_6_5_1_SBUX + 0.116666666667 x_0_6_5_1_TSLA
 + 0.116666666667 x_0_6_5_1_VRTX + 0.116666666667 x_0_6_5_2_AMD
 + 0.116666666667 x_0_6_5_2_AMGN + 0.116666666667 x_0_6_5_2_ASML
 + 0.116666666667 x_0_6_5_2_DLTR + 0.116666666667 x_0_6_5_2_MTCH
 + 0.116666666667 x_0_6_5_2_NFLX + 0.116666666667 x_0_6_5_2_QCOM
 + 0.116666666667 x_0_6_5_2_SBUX + 0.116666666667 x_0_6_5_2_TSLA
 + 0.116666666667 x_0_6_5_2_VRTX + 0.116666666667 x_0_6_5_3_AMD
 + 0.116666666667 x_0_6_5_3_AMGN + 0.116666666667 x_0_6_5_3_ASML
 + 0.116666666667 x_0_6_5_3_DLTR + 0.116666666667 x_0_6_5_3_MTCH
 + 0.116666666667 x_0_6_5_3_NFLX + 0.116666666667 x_0_6_5_3_QCOM
 + 0.116666666667 x_0_6_5_3_SBUX + 0.116666666667 x_0_6_5_3_TSLA
 + 0.116666666667 x_0_6_5_3_VRTX + 0.116666666667 x_0_6_5_4_AMD
 + 0.116666666667 x_0_6_5_4_AMGN + 0.116666666667 x_0_6_5_4_ASML
 + 0.116666666667 x_0_6_5_4_DLTR + 0.116666666667 x_0_6_5_4_MTCH
 + 0.116666666667 x_0_6_5_4_NFLX + 0.116666666667 x_0_6_5_4_QCOM
 + 0.116666666667 x_0_6_5_4_SBUX + 0.116666666667 x_0_6_5_4_TSLA
 + 0.116666666667 x_0_6_5_4_VRTX + 0.116666666667 x_0_6_5_5_AMD
 + 0.116666666667 x_0_6_5_5_AMGN + 0.116666666667 x_0_6_5_5_ASML
 + 0.116666666667 x_0_6_5_5_DLTR + 0.116666666667 x_0_6_5_5_MTCH
 + 0.116666666667 x_0_6_5_5_NFLX + 0.116666666667 x_0_6_5_5_QCOM
 + 0.116666666667 x_0_6_5_5_SBUX + 0.116666666667 x_0_6_5_5_TSLA
 + 0.116666666667 x_0_6_5_5_VRTX + x_0_6_5_AMD + x_0_6_5_AMGN + x_0_6_5_ASML
 + x_0_6_5_DLTR + x_0_6_5_MTCH + x_0_6_5_NFLX + x_0_6_5_QCOM + x_0_6_5_SBUX
 + x_0_6_5_TSLA + x_0_6_5_VRTX >= 0
nnp_constr._in_0_6_5_0: nnp_0_6_5_0 + u_0_6_5 + x_0_6_5_0_AMD + x_0_6_5_0_AMGN
 + x_0_6_5_0_ASML + x_0_6_5_0_DLTR + x_0_6_5_0_MTCH + x_0_6_5_0_NFLX
 + x_0_6_5_0_QCOM + x_0_6_5_0_SBUX + x_0_6_5_0_TSLA + x_0_6_5_0_VRTX >= 0
nnp_constr._in_0_6_5_1: nnp_0_6_5_1 + u_0_6_5 + x_0_6_5_1_AMD + x_0_6_5_1_AMGN
 + x_0_6_5_1_ASML + x_0_6_5_1_DLTR + x_0_6_5_1_MTCH + x_0_6_5_1_NFLX
 + x_0_6_5_1_QCOM + x_0_6_5_1_SBUX + x_0_6_5_1_TSLA + x_0_6_5_1_VRTX >= 0
nnp_constr._in_0_6_5_2: nnp_0_6_5_2 + u_0_6_5 + x_0_6_5_2_AMD + x_0_6_5_2_AMGN
 + x_0_6_5_2_ASML + x_0_6_5_2_DLTR + x_0_6_5_2_MTCH + x_0_6_5_2_NFLX
 + x_0_6_5_2_QCOM + x_0_6_5_2_SBUX + x_0_6_5_2_TSLA + x_0_6_5_2_VRTX >= 0
nnp_constr._in_0_6_5_3: nnp_0_6_5_3 + u_0_6_5 + x_0_6_5_3_AMD + x_0_6_5_3_AMGN
 + x_0_6_5_3_ASML + x_0_6_5_3_DLTR + x_0_6_5_3_MTCH + x_0_6_5_3_NFLX
 + x_0_6_5_3_QCOM + x_0_6_5_3_SBUX + x_0_6_5_3_TSLA + x_0_6_5_3_VRTX >= 0
nnp_constr._in_0_6_5_4: nnp_0_6_5_4 + u_0_6_5 + x_0_6_5_4_AMD + x_0_6_5_4_AMGN
 + x_0_6_5_4_ASML + x_0_6_5_4_DLTR + x_0_6_5_4_MTCH + x_0_6_5_4_NFLX
 + x_0_6_5_4_QCOM + x_0_6_5_4_SBUX + x_0_6_5_4_TSLA + x_0_6_5_4_VRTX >= 0
nnp_constr._in_0_6_5_5: nnp_0_6_5_5 + u_0_6_5 + x_0_6_5_5_AMD + x_0_6_5_5_AMGN
 + x_0_6_5_5_ASML + x_0_6_5_5_DLTR + x_0_6_5_5_MTCH + x_0_6_5_5_NFLX
 + x_0_6_5_5_QCOM + x_0_6_5_5_SBUX + x_0_6_5_5_TSLA + x_0_6_5_5_VRTX >= 0
nnp_constr._in_0_6_6: nnp_0_6_6 - 0.5 nnp_0_6_6_0 - 0.5 nnp_0_6_6_1
 - 0.5 nnp_0_6_6_2 - 0.5 nnp_0_6_6_3 - 0.5 nnp_0_6_6_4 - 0.5 nnp_0_6_6_5
 + u_0_6 - 0.3 u_0_6_6 + 0.116666666667 x_0_6_6_0_AMD
 + 0.116666666667 x_0_6_6_0_AMGN + 0.116666666667 x_0_6_6_0_ASML
 + 0.116666666667 x_0_6_6_0_DLTR + 0.116666666667 x_0_6_6_0_MTCH
 + 0.116666666667 x_0_6_6_0_NFLX + 0.116666666667 x_0_6_6_0_QCOM
 + 0.116666666667 x_0_6_6_0_SBUX + 0.116666666667 x_0_6_6_0_TSLA
 + 0.116666666667 x_0_6_6_0_VRTX + 0.116666666667 x_0_6_6_1_AMD
 + 0.116666666667 x_0_6_6_1_AMGN + 0.116666666667 x_0_6_6_1_ASML
 + 0.116666666667 x_0_6_6_1_DLTR + 0.116666666667 x_0_6_6_1_MTCH
 + 0.116666666667 x_0_6_6_1_NFLX + 0.116666666667 x_0_6_6_1_QCOM
 + 0.116666666667 x_0_6_6_1_SBUX + 0.116666666667 x_0_6_6_1_TSLA
 + 0.116666666667 x_0_6_6_1_VRTX + 0.116666666667 x_0_6_6_2_AMD
 + 0.116666666667 x_0_6_6_2_AMGN + 0.116666666667 x_0_6_6_2_ASML
 + 0.116666666667 x_0_6_6_2_DLTR + 0.116666666667 x_0_6_6_2_MTCH
 + 0.116666666667 x_0_6_6_2_NFLX + 0.116666666667 x_0_6_6_2_QCOM
 + 0.116666666667 x_0_6_6_2_SBUX + 0.116666666667 x_0_6_6_2_TSLA
 + 0.116666666667 x_0_6_6_2_VRTX + 0.116666666667 x_0_6_6_3_AMD
 + 0.116666666667 x_0_6_6_3_AMGN + 0.116666666667 x_0_6_6_3_ASML
 + 0.116666666667 x_0_6_6_3_DLTR + 0.116666666667 x_0_6_6_3_MTCH
 + 0.116666666667 x_0_6_6_3_NFLX + 0.116666666667 x_0_6_6_3_QCOM
 + 0.116666666667 x_0_6_6_3_SBUX + 0.116666666667 x_0_6_6_3_TSLA
 + 0.116666666667 x_0_6_6_3_VRTX + 0.116666666667 x_0_6_6_4_AMD
 + 0.116666666667 x_0_6_6_4_AMGN + 0.116666666667 x_0_6_6_4_ASML
 + 0.116666666667 x_0_6_6_4_DLTR + 0.116666666667 x_0_6_6_4_MTCH
 + 0.116666666667 x_0_6_6_4_NFLX + 0.116666666667 x_0_6_6_4_QCOM
 + 0.116666666667 x_0_6_6_4_SBUX + 0.116666666667 x_0_6_6_4_TSLA
 + 0.116666666667 x_0_6_6_4_VRTX + 0.116666666667 x_0_6_6_5_AMD
 + 0.116666666667 x_0_6_6_5_AMGN + 0.116666666667 x_0_6_6_5_ASML
 + 0.116666666667 x_0_6_6_5_DLTR + 0.116666666667 x_0_6_6_5_MTCH
 + 0.116666666667 x_0_6_6_5_NFLX + 0.116666666667 x_0_6_6_5_QCOM
 + 0.116666666667 x_0_6_6_5_SBUX + 0.116666666667 x_0_6_6_5_TSLA
 + 0.116666666667 x_0_6_6_5_VRTX + x_0_6_6_AMD + x_0_6_6_AMGN + x_0_6_6_ASML
 + x_0_6_6_DLTR + x_0_6_6_MTCH + x_0_6_6_NFLX + x_0_6_6_QCOM + x_0_6_6_SBUX
 + x_0_6_6_TSLA + x_0_6_6_VRTX >= 0
nnp_constr._in_0_6_6_0: nnp_0_6_6_0 + u_0_6_6 + x_0_6_6_0_AMD + x_0_6_6_0_AMGN
 + x_0_6_6_0_ASML + x_0_6_6_0_DLTR + x_0_6_6_0_MTCH + x_0_6_6_0_NFLX
 + x_0_6_6_0_QCOM + x_0_6_6_0_SBUX + x_0_6_6_0_TSLA + x_0_6_6_0_VRTX >= 0
nnp_constr._in_0_6_6_1: nnp_0_6_6_1 + u_0_6_6 + x_0_6_6_1_AMD + x_0_6_6_1_AMGN
 + x_0_6_6_1_ASML + x_0_6_6_1_DLTR + x_0_6_6_1_MTCH + x_0_6_6_1_NFLX
 + x_0_6_6_1_QCOM + x_0_6_6_1_SBUX + x_0_6_6_1_TSLA + x_0_6_6_1_VRTX >= 0
nnp_constr._in_0_6_6_2: nnp_0_6_6_2 + u_0_6_6 + x_0_6_6_2_AMD + x_0_6_6_2_AMGN
 + x_0_6_6_2_ASML + x_0_6_6_2_DLTR + x_0_6_6_2_MTCH + x_0_6_6_2_NFLX
 + x_0_6_6_2_QCOM + x_0_6_6_2_SBUX + x_0_6_6_2_TSLA + x_0_6_6_2_VRTX >= 0
nnp_constr._in_0_6_6_3: nnp_0_6_6_3 + u_0_6_6 + x_0_6_6_3_AMD + x_0_6_6_3_AMGN
 + x_0_6_6_3_ASML + x_0_6_6_3_DLTR + x_0_6_6_3_MTCH + x_0_6_6_3_NFLX
 + x_0_6_6_3_QCOM + x_0_6_6_3_SBUX + x_0_6_6_3_TSLA + x_0_6_6_3_VRTX >= 0
nnp_constr._in_0_6_6_4: nnp_0_6_6_4 + u_0_6_6 + x_0_6_6_4_AMD + x_0_6_6_4_AMGN
 + x_0_6_6_4_ASML + x_0_6_6_4_DLTR + x_0_6_6_4_MTCH + x_0_6_6_4_NFLX
 + x_0_6_6_4_QCOM + x_0_6_6_4_SBUX + x_0_6_6_4_TSLA + x_0_6_6_4_VRTX >= 0
nnp_constr._in_0_6_6_5: nnp_0_6_6_5 + u_0_6_6 + x_0_6_6_5_AMD + x_0_6_6_5_AMGN
 + x_0_6_6_5_ASML + x_0_6_6_5_DLTR + x_0_6_6_5_MTCH + x_0_6_6_5_NFLX
 + x_0_6_6_5_QCOM + x_0_6_6_5_SBUX + x_0_6_6_5_TSLA + x_0_6_6_5_VRTX >= 0
nnp_constr._in_0_6_7: nnp_0_6_7 - 0.5 nnp_0_6_7_0 - 0.5 nnp_0_6_7_1
 - 0.5 nnp_0_6_7_2 - 0.5 nnp_0_6_7_3 - 0.5 nnp_0_6_7_4 - 0.5 nnp_0_6_7_5
 + u_0_6 - 0.3 u_0_6_7 + 0.116666666667 x_0_6_7_0_AMD
 + 0.116666666667 x_0_6_7_0_AMGN + 0.116666666667 x_0_6_7_0_ASML
 + 0.116666666667 x_0_6_7_0_DLTR + 0.116666666667 x_0_6_7_0_MTCH
 + 0.116666666667 x_0_6_7_0_NFLX + 0.116666666667 x_0_6_7_0_QCOM
 + 0.116666666667 x_0_6_7_0_SBUX + 0.116666666667 x_0_6_7_0_TSLA
 + 0.116666666667 x_0_6_7_0_VRTX + 0.116666666667 x_0_6_7_1_AMD
 + 0.116666666667 x_0_6_7_1_AMGN + 0.116666666667 x_0_6_7_1_ASML
 + 0.116666666667 x_0_6_7_1_DLTR + 0.116666666667 x_0_6_7_1_MTCH
 + 0.116666666667 x_0_6_7_1_NFLX + 0.116666666667 x_0_6_7_1_QCOM
 + 0.116666666667 x_0_6_7_1_SBUX + 0.116666666667 x_0_6_7_1_TSLA
 + 0.116666666667 x_0_6_7_1_VRTX + 0.116666666667 x_0_6_7_2_AMD
 + 0.116666666667 x_0_6_7_2_AMGN + 0.116666666667 x_0_6_7_2_ASML
 + 0.116666666667 x_0_6_7_2_DLTR + 0.116666666667 x_0_6_7_2_MTCH
 + 0.116666666667 x_0_6_7_2_NFLX + 0.116666666667 x_0_6_7_2_QCOM
 + 0.116666666667 x_0_6_7_2_SBUX + 0.116666666667 x_0_6_7_2_TSLA
 + 0.116666666667 x_0_6_7_2_VRTX + 0.116666666667 x_0_6_7_3_AMD
 + 0.116666666667 x_0_6_7_3_AMGN + 0.116666666667 x_0_6_7_3_ASML
 + 0.116666666667 x_0_6_7_3_DLTR + 0.116666666667 x_0_6_7_3_MTCH
 + 0.116666666667 x_0_6_7_3_NFLX + 0.116666666667 x_0_6_7_3_QCOM
 + 0.116666666667 x_0_6_7_3_SBUX + 0.116666666667 x_0_6_7_3_TSLA
 + 0.116666666667 x_0_6_7_3_VRTX + 0.116666666667 x_0_6_7_4_AMD
 + 0.116666666667 x_0_6_7_4_AMGN + 0.116666666667 x_0_6_7_4_ASML
 + 0.116666666667 x_0_6_7_4_DLTR + 0.116666666667 x_0_6_7_4_MTCH
 + 0.116666666667 x_0_6_7_4_NFLX + 0.116666666667 x_0_6_7_4_QCOM
 + 0.116666666667 x_0_6_7_4_SBUX + 0.116666666667 x_0_6_7_4_TSLA
 + 0.116666666667 x_0_6_7_4_VRTX + 0.116666666667 x_0_6_7_5_AMD
 + 0.116666666667 x_0_6_7_5_AMGN + 0.116666666667 x_0_6_7_5_ASML
 + 0.116666666667 x_0_6_7_5_DLTR + 0.116666666667 x_0_6_7_5_MTCH
 + 0.116666666667 x_0_6_7_5_NFLX + 0.116666666667 x_0_6_7_5_QCOM
 + 0.116666666667 x_0_6_7_5_SBUX + 0.116666666667 x_0_6_7_5_TSLA
 + 0.116666666667 x_0_6_7_5_VRTX + x_0_6_7_AMD + x_0_6_7_AMGN + x_0_6_7_ASML
 + x_0_6_7_DLTR + x_0_6_7_MTCH + x_0_6_7_NFLX + x_0_6_7_QCOM + x_0_6_7_SBUX
 + x_0_6_7_TSLA + x_0_6_7_VRTX >= 0
nnp_constr._in_0_6_7_0: nnp_0_6_7_0 + u_0_6_7 + x_0_6_7_0_AMD + x_0_6_7_0_AMGN
 + x_0_6_7_0_ASML + x_0_6_7_0_DLTR + x_0_6_7_0_MTCH + x_0_6_7_0_NFLX
 + x_0_6_7_0_QCOM + x_0_6_7_0_SBUX + x_0_6_7_0_TSLA + x_0_6_7_0_VRTX >= 0
nnp_constr._in_0_6_7_1: nnp_0_6_7_1 + u_0_6_7 + x_0_6_7_1_AMD + x_0_6_7_1_AMGN
 + x_0_6_7_1_ASML + x_0_6_7_1_DLTR + x_0_6_7_1_MTCH + x_0_6_7_1_NFLX
 + x_0_6_7_1_QCOM + x_0_6_7_1_SBUX + x_0_6_7_1_TSLA + x_0_6_7_1_VRTX >= 0
nnp_constr._in_0_6_7_2: nnp_0_6_7_2 + u_0_6_7 + x_0_6_7_2_AMD + x_0_6_7_2_AMGN
 + x_0_6_7_2_ASML + x_0_6_7_2_DLTR + x_0_6_7_2_MTCH + x_0_6_7_2_NFLX
 + x_0_6_7_2_QCOM + x_0_6_7_2_SBUX + x_0_6_7_2_TSLA + x_0_6_7_2_VRTX >= 0
nnp_constr._in_0_6_7_3: nnp_0_6_7_3 + u_0_6_7 + x_0_6_7_3_AMD + x_0_6_7_3_AMGN
 + x_0_6_7_3_ASML + x_0_6_7_3_DLTR + x_0_6_7_3_MTCH + x_0_6_7_3_NFLX
 + x_0_6_7_3_QCOM + x_0_6_7_3_SBUX + x_0_6_7_3_TSLA + x_0_6_7_3_VRTX >= 0
nnp_constr._in_0_6_7_4: nnp_0_6_7_4 + u_0_6_7 + x_0_6_7_4_AMD + x_0_6_7_4_AMGN
 + x_0_6_7_4_ASML + x_0_6_7_4_DLTR + x_0_6_7_4_MTCH + x_0_6_7_4_NFLX
 + x_0_6_7_4_QCOM + x_0_6_7_4_SBUX + x_0_6_7_4_TSLA + x_0_6_7_4_VRTX >= 0
nnp_constr._in_0_6_7_5: nnp_0_6_7_5 + u_0_6_7 + x_0_6_7_5_AMD + x_0_6_7_5_AMGN
 + x_0_6_7_5_ASML + x_0_6_7_5_DLTR + x_0_6_7_5_MTCH + x_0_6_7_5_NFLX
 + x_0_6_7_5_QCOM + x_0_6_7_5_SBUX + x_0_6_7_5_TSLA + x_0_6_7_5_VRTX >= 0
nnp_constr._in_0_7: nnp_0_7 - 0.375 nnp_0_7_0 - 0.04375 nnp_0_7_0_0
 - 0.04375 nnp_0_7_0_1 - 0.04375 nnp_0_7_0_2 - 0.04375 nnp_0_7_0_3
 - 0.04375 nnp_0_7_0_4 - 0.04375 nnp_0_7_0_5 - 0.375 nnp_0_7_1
 - 0.04375 nnp_0_7_1_0 - 0.04375 nnp_0_7_1_1 - 0.04375 nnp_0_7_1_2
 - 0.04375 nnp_0_7_1_3 - 0.04375 nnp_0_7_1_4 - 0.04375 nnp_0_7_1_5
 - 0.375 nnp_0_7_2 - 0.04375 nnp_0_7_2_0 - 0.04375 nnp_0_7_2_1
 - 0.04375 nnp_0_7_2_2 - 0.04375 nnp_0_7_2_3 - 0.04375 nnp_0_7_2_4
 - 0.04375 nnp_0_7_2_5 - 0.375 nnp_0_7_3 - 0.04375 nnp_0_7_3_0
 - 0.04375 nnp_0_7_3_1 - 0.04375 nnp_0_7_3_2 - 0.04375 nnp_0_7_3_3
 - 0.04375 nnp_0_7_3_4 - 0.04375 nnp_0_7_3_5 - 0.375 nnp_0_7_4
 - 0.04375 nnp_0_7_4_0 - 0.04375 nnp_0_7_4_1 - 0.04375 nnp_0_7_4_2
 - 0.04375 nnp_0_7_4_3 - 0.04375 nnp_0_7_4_4 - 0.04375 nnp_0_7_4_5
 - 0.375 nnp_0_7_5 - 0.04375 nnp_0_7_5_0 - 0.04375 nnp_0_7_5_1
 - 0.04375 nnp_0_7_5_2 - 0.04375 nnp_0_7_5_3 - 0.04375 nnp_0_7_5_4
 - 0.04375 nnp_0_7_5_5 - 0.375 nnp_0_7_6 - 0.04375 nnp_0_7_6_0
 - 0.04375 nnp_0_7_6_1 - 0.04375 nnp_0_7_6_2 - 0.04375 nnp_0_7_6_3
 - 0.04375 nnp_0_7_6_4 - 0.04375 nnp_0_7_6_5 - 0.375 nnp_0_7_7
 - 0.04375 nnp_0_7_7_0 - 0.04375 nnp_0_7_7_1 - 0.04375 nnp_0_7_7_2
 - 0.04375 nnp_0_7_7_3 - 0.04375 nnp_0_7_7_4 - 0.04375 nnp_0_7_7_5 + u_0
 - 0.3 u_0_7 - 0.02625 u_0_7_0 - 0.02625 u_0_7_1 - 0.02625 u_0_7_2
 - 0.02625 u_0_7_3 - 0.02625 u_0_7_4 - 0.02625 u_0_7_5 - 0.02625 u_0_7_6
 - 0.02625 u_0_7_7 + 0.0102083333333 x_0_7_0_0_AMD
 + 0.0102083333333 x_0_7_0_0_AMGN + 0.0102083333333 x_0_7_0_0_ASML
 + 0.0102083333333 x_0_7_0_0_DLTR + 0.0102083333333 x_0_7_0_0_MTCH
 + 0.0102083333333 x_0_7_0_0_NFLX + 0.0102083333333 x_0_7_0_0_QCOM
 + 0.0102083333333 x_0_7_0_0_SBUX + 0.0102083333333 x_0_7_0_0_TSLA
 + 0.0102083333333 x_0_7_0_0_VRTX + 0.0102083333333 x_0_7_0_1_AMD
 + 0.0102083333333 x_0_7_0_1_AMGN + 0.0102083333333 x_0_7_0_1_ASML
 + 0.0102083333333 x_0_7_0_1_DLTR + 0.0102083333333 x_0_7_0_1_MTCH
 + 0.0102083333333 x_0_7_0_1_NFLX + 0.0102083333333 x_0_7_0_1_QCOM
 + 0.0102083333333 x_0_7_0_1_SBUX + 0.0102083333333 x_0_7_0_1_TSLA
 + 0.0102083333333 x_0_7_0_1_VRTX + 0.0102083333333 x_0_7_0_2_AMD
 + 0.0102083333333 x_0_7_0_2_AMGN + 0.0102083333333 x_0_7_0_2_ASML
 + 0.0102083333333 x_0_7_0_2_DLTR + 0.0102083333333 x_0_7_0_2_MTCH
 + 0.0102083333333 x_0_7_0_2_NFLX + 0.0102083333333 x_0_7_0_2_QCOM
 + 0.0102083333333 x_0_7_0_2_SBUX + 0.0102083333333 x_0_7_0_2_TSLA
 + 0.0102083333333 x_0_7_0_2_VRTX + 0.0102083333333 x_0_7_0_3_AMD
 + 0.0102083333333 x_0_7_0_3_AMGN + 0.0102083333333 x_0_7_0_3_ASML
 + 0.0102083333333 x_0_7_0_3_DLTR + 0.0102083333333 x_0_7_0_3_MTCH
 + 0.0102083333333 x_0_7_0_3_NFLX + 0.0102083333333 x_0_7_0_3_QCOM
 + 0.0102083333333 x_0_7_0_3_SBUX + 0.0102083333333 x_0_7_0_3_TSLA
 + 0.0102083333333 x_0_7_0_3_VRTX + 0.0102083333333 x_0_7_0_4_AMD
 + 0.0102083333333 x_0_7_0_4_AMGN + 0.0102083333333 x_0_7_0_4_ASML
 + 0.0102083333333 x_0_7_0_4_DLTR + 0.0102083333333 x_0_7_0_4_MTCH
 + 0.0102083333333 x_0_7_0_4_NFLX + 0.0102083333333 x_0_7_0_4_QCOM
 + 0.0102083333333 x_0_7_0_4_SBUX + 0.0102083333333 x_0_7_0_4_TSLA
 + 0.0102083333333 x_0_7_0_4_VRTX + 0.0102083333333 x_0_7_0_5_AMD
 + 0.0102083333333 x_0_7_0_5_AMGN + 0.0102083333333 x_0_7_0_5_ASML
 + 0.0102083333333 x_0_7_0_5_DLTR + 0.0102083333333 x_0_7_0_5_MTCH
 + 0.0102083333333 x_0_7_0_5_NFLX + 0.0102083333333 x_0_7_0_5_QCOM
 + 0.0102083333333 x_0_7_0_5_SBUX + 0.0102083333333 x_0_7_0_5_TSLA
 + 0.0102083333333 x_0_7_0_5_VRTX + 0.0875 x_0_7_0_AMD + 0.0875 x_0_7_0_AMGN
 + 0.0875 x_0_7_0_ASML + 0.0875 x_0_7_0_DLTR + 0.0875 x_0_7_0_MTCH
 + 0.0875 x_0_7_0_NFLX + 0.0875 x_0_7_0_QCOM + 0.0875 x_0_7_0_SBUX
 + 0.0875 x_0_7_0_TSLA + 0.0875 x_0_7_0_VRTX + 0.0102083333333 x_0_7_1_0_AMD
 + 0.0102083333333 x_0_7_1_0_AMGN + 0.0102083333333 x_0_7_1_0_ASML
 + 0.0102083333333 x_0_7_1_0_DLTR + 0.0102083333333 x_0_7_1_0_MTCH
 + 0.0102083333333 x_0_7_1_0_NFLX + 0.0102083333333 x_0_7_1_0_QCOM
 + 0.0102083333333 x_0_7_1_0_SBUX + 0.0102083333333 x_0_7_1_0_TSLA
 + 0.0102083333333 x_0_7_1_0_VRTX + 0.0102083333333 x_0_7_1_1_AMD
 + 0.0102083333333 x_0_7_1_1_AMGN + 0.0102083333333 x_0_7_1_1_ASML
 + 0.0102083333333 x_0_7_1_1_DLTR + 0.0102083333333 x_0_7_1_1_MTCH
 + 0.0102083333333 x_0_7_1_1_NFLX + 0.0102083333333 x_0_7_1_1_QCOM
 + 0.0102083333333 x_0_7_1_1_SBUX + 0.0102083333333 x_0_7_1_1_TSLA
 + 0.0102083333333 x_0_7_1_1_VRTX + 0.0102083333333 x_0_7_1_2_AMD
 + 0.0102083333333 x_0_7_1_2_AMGN + 0.0102083333333 x_0_7_1_2_ASML
 + 0.0102083333333 x_0_7_1_2_DLTR + 0.0102083333333 x_0_7_1_2_MTCH
 + 0.0102083333333 x_0_7_1_2_NFLX + 0.0102083333333 x_0_7_1_2_QCOM
 + 0.0102083333333 x_0_7_1_2_SBUX + 0.0102083333333 x_0_7_1_2_TSLA
 + 0.0102083333333 x_0_7_1_2_VRTX + 0.0102083333333 x_0_7_1_3_AMD
 + 0.0102083333333 x_0_7_1_3_AMGN + 0.0102083333333 x_0_7_1_3_ASML
 + 0.0102083333333 x_0_7_1_3_DLTR + 0.0102083333333 x_0_7_1_3_MTCH
 + 0.0102083333333 x_0_7_1_3_NFLX + 0.0102083333333 x_0_7_1_3_QCOM
 + 0.0102083333333 x_0_7_1_3_SBUX + 0.0102083333333 x_0_7_1_3_TSLA
 + 0.0102083333333 x_0_7_1_3_VRTX + 0.0102083333333 x_0_7_1_4_AMD
 + 0.0102083333333 x_0_7_1_4_AMGN + 0.0102083333333 x_0_7_1_4_ASML
 + 0.0102083333333 x_0_7_1_4_DLTR + 0.0102083333333 x_0_7_1_4_MTCH
 + 0.0102083333333 x_0_7_1_4_NFLX + 0.0102083333333 x_0_7_1_4_QCOM
 + 0.0102083333333 x_0_7_1_4_SBUX + 0.0102083333333 x_0_7_1_4_TSLA
 + 0.0102083333333 x_0_7_1_4_VRTX + 0.0102083333333 x_0_7_1_5_AMD
 + 0.0102083333333 x_0_7_1_5_AMGN + 0.0102083333333 x_0_7_1_5_ASML
 + 0.0102083333333 x_0_7_1_5_DLTR + 0.0102083333333 x_0_7_1_5_MTCH
 + 0.0102083333333 x_0_7_1_5_NFLX + 0.0102083333333 x_0_7_1_5_QCOM
 + 0.0102083333333 x_0_7_1_5_SBUX + 0.0102083333333 x_0_7_1_5_TSLA
 + 0.0102083333333 x_0_7_1_5_VRTX + 0.0875 x_0_7_1_AMD + 0.0875 x_0_7_1_AMGN
 + 0.0875 x_0_7_1_ASML + 0.0875 x_0_7_1_DLTR + 0.0875 x_0_7_1_MTCH
 + 0.0875 x_0_7_1_NFLX + 0.0875 x_0_7_1_QCOM + 0.0875 x_0_7_1_SBUX
 + 0.0875 x_0_7_1_TSLA + 0.0875 x_0_7_1_VRTX + 0.0102083333333 x_0_7_2_0_AMD
 + 0.0102083333333 x_0_7_2_0_AMGN + 0.0102083333333 x_0_7_2_0_ASML
 + 0.0102083333333 x_0_7_2_0_DLTR + 0.0102083333333 x_0_7_2_0_MTCH
 + 0.0102083333333 x_0_7_2_0_NFLX + 0.0102083333333 x_0_7_2_0_QCOM
 + 0.0102083333333 x_0_7_2_0_SBUX + 0.0102083333333 x_0_7_2_0_TSLA
 + 0.0102083333333 x_0_7_2_0_VRTX + 0.0102083333333 x_0_7_2_1_AMD
 + 0.0102083333333 x_0_7_2_1_AMGN + 0.0102083333333 x_0_7_2_1_ASML
 + 0.0102083333333 x_0_7_2_1_DLTR + 0.0102083333333 x_0_7_2_1_MTCH
 + 0.0102083333333 x_0_7_2_1_NFLX + 0.0102083333333 x_0_7_2_1_QCOM
 + 0.0102083333333 x_0_7_2_1_SBUX + 0.0102083333333 x_0_7_2_1_TSLA
 + 0.0102083333333 x_0_7_2_1_VRTX + 0.0102083333333 x_0_7_2_2_AMD
 + 0.0102083333333 x_0_7_2_2_AMGN + 0.0102083333333 x_0_7_2_2_ASML
 + 0.0102083333333 x_0_7_2_2_DLTR + 0.0102083333333 x_0_7_2_2_MTCH
 + 0.0102083333333 x_0_7_2_2_NFLX + 0.0102083333333 x_0_7_2_2_QCOM
 + 0.0102083333333 x_0_7_2_2_SBUX + 0.0102083333333 x_0_7_2_2_TSLA
 + 0.0102083333333 x_0_7_2_2_VRTX + 0.0102083333333 x_0_7_2_3_AMD
 + 0.0102083333333 x_0_7_2_3_AMGN + 0.0102083333333 x_0_7_2_3_ASML
 + 0.0102083333333 x_0_7_2_3_DLTR + 0.0102083333333 x_0_7_2_3_MTCH
 + 0.0102083333333 x_0_7_2_3_NFLX + 0.0102083333333 x_0_7_2_3_QCOM
 + 0.0102083333333 x_0_7_2_3_SBUX + 0.0102083333333 x_0_7_2_3_TSLA
 + 0.0102083333333 x_0_7_2_3_VRTX + 0.0102083333333 x_0_7_2_4_AMD
 + 0.0102083333333 x_0_7_2_4_AMGN + 0.0102083333333 x_0_7_2_4_ASML
 + 0.0102083333333 x_0_7_2_4_DLTR + 0.0102083333333 x_0_7_2_4_MTCH
 + 0.0102083333333 x_0_7_2_4_NFLX + 0.0102083333333 x_0_7_2_4_QCOM
 + 0.0102083333333 x_0_7_2_4_SBUX + 0.0102083333333 x_0_7_2_4_TSLA
 + 0.0102083333333 x_0_7_2_4_VRTX + 0.0102083333333 x_0_7_2_5_AMD
 + 0.0102083333333 x_0_7_2_5_AMGN + 0.0102083333333 x_0_7_2_5_ASML
 + 0.0102083333333 x_0_7_2_5_DLTR + 0.0102083333333 x_0_7_2_5_MTCH
 + 0.0102083333333 x_0_7_2_5_NFLX + 0.0102083333333 x_0_7_2_5_QCOM
 + 0.0102083333333 x_0_7_2_5_SBUX + 0.0102083333333 x_0_7_2_5_TSLA
 + 0.0102083333333 x_0_7_2_5_VRTX + 0.0875 x_0_7_2_AMD + 0.0875 x_0_7_2_AMGN
 + 0.0875 x_0_7_2_ASML + 0.0875 x_0_7_2_DLTR + 0.0875 x_0_7_2_MTCH
 + 0.0875 x_0_7_2_NFLX + 0.0875 x_0_7_2_QCOM + 0.0875 x_0_7_2_SBUX
 + 0.0875 x_0_7_2_TSLA + 0.0875 x_0_7_2_VRTX + 0.0102083333333 x_0_7_3_0_AMD
 + 0.0102083333333 x_0_7_3_0_AMGN + 0.0102083333333 x_0_7_3_0_ASML
 + 0.0102083333333 x_0_7_3_0_DLTR + 0.0102083333333 x_0_7_3_0_MTCH
 + 0.0102083333333 x_0_7_3_0_NFLX + 0.0102083333333 x_0_7_3_0_QCOM
 + 0.0102083333333 x_0_7_3_0_SBUX + 0.0102083333333 x_0_7_3_0_TSLA
 + 0.0102083333333 x_0_7_3_0_VRTX + 0.0102083333333 x_0_7_3_1_AMD
 + 0.0102083333333 x_0_7_3_1_AMGN + 0.0102083333333 x_0_7_3_1_ASML
 + 0.0102083333333 x_0_7_3_1_DLTR + 0.0102083333333 x_0_7_3_1_MTCH
 + 0.0102083333333 x_0_7_3_1_NFLX + 0.0102083333333 x_0_7_3_1_QCOM
 + 0.0102083333333 x_0_7_3_1_SBUX + 0.0102083333333 x_0_7_3_1_TSLA
 + 0.0102083333333 x_0_7_3_1_VRTX + 0.0102083333333 x_0_7_3_2_AMD
 + 0.0102083333333 x_0_7_3_2_AMGN + 0.0102083333333 x_0_7_3_2_ASML
 + 0.0102083333333 x_0_7_3_2_DLTR + 0.0102083333333 x_0_7_3_2_MTCH
 + 0.0102083333333 x_0_7_3_2_NFLX + 0.0102083333333 x_0_7_3_2_QCOM
 + 0.0102083333333 x_0_7_3_2_SBUX + 0.0102083333333 x_0_7_3_2_TSLA
 + 0.0102083333333 x_0_7_3_2_VRTX + 0.0102083333333 x_0_7_3_3_AMD
 + 0.0102083333333 x_0_7_3_3_AMGN + 0.0102083333333 x_0_7_3_3_ASML
 + 0.0102083333333 x_0_7_3_3_DLTR + 0.0102083333333 x_0_7_3_3_MTCH
 + 0.0102083333333 x_0_7_3_3_NFLX + 0.0102083333333 x_0_7_3_3_QCOM
 + 0.0102083333333 x_0_7_3_3_SBUX + 0.0102083333333 x_0_7_3_3_TSLA
 + 0.0102083333333 x_0_7_3_3_VRTX + 0.0102083333333 x_0_7_3_4_AMD
 + 0.0102083333333 x_0_7_3_4_AMGN + 0.0102083333333 x_0_7_3_4_ASML
 + 0.0102083333333 x_0_7_3_4_DLTR + 0.0102083333333 x_0_7_3_4_MTCH
 + 0.0102083333333 x_0_7_3_4_NFLX + 0.0102083333333 x_0_7_3_4_QCOM
 + 0.0102083333333 x_0_7_3_4_SBUX + 0.0102083333333 x_0_7_3_4_TSLA
 + 0.0102083333333 x_0_7_3_4_VRTX + 0.0102083333333 x_0_7_3_5_AMD
 + 0.0102083333333 x_0_7_3_5_AMGN + 0.0102083333333 x_0_7_3_5_ASML
 + 0.0102083333333 x_0_7_3_5_DLTR + 0.0102083333333 x_0_7_3_5_MTCH
 + 0.0102083333333 x_0_7_3_5_NFLX + 0.0102083333333 x_0_7_3_5_QCOM
 + 0.0102083333333 x_0_7_3_5_SBUX + 0.0102083333333 x_0_7_3_5_TSLA
 + 0.0102083333333 x_0_7_3_5_VRTX + 0.0875 x_0_7_3_AMD + 0.0875 x_0_7_3_AMGN
 + 0.0875 x_0_7_3_ASML + 0.0875 x_0_7_3_DLTR + 0.0875 x_0_7_3_MTCH
 + 0.0875 x_0_7_3_NFLX + 0.0875 x_0_7_3_QCOM + 0.0875 x_0_7_3_SBUX
 + 0.0875 x_0_7_3_TSLA + 0.0875 x_0_7_3_VRTX + 0.0102083333333 x_0_7_4_0_AMD
 + 0.0102083333333 x_0_7_4_0_AMGN + 0.0102083333333 x_0_7_4_0_ASML
 + 0.0102083333333 x_0_7_4_0_DLTR + 0.0102083333333 x_0_7_4_0_MTCH
 + 0.0102083333333 x_0_7_4_0_NFLX + 0.0102083333333 x_0_7_4_0_QCOM
 + 0.0102083333333 x_0_7_4_0_SBUX + 0.0102083333333 x_0_7_4_0_TSLA
 + 0.0102083333333 x_0_7_4_0_VRTX + 0.0102083333333 x_0_7_4_1_AMD
 + 0.0102083333333 x_0_7_4_1_AMGN + 0.0102083333333 x_0_7_4_1_ASML
 + 0.0102083333333 x_0_7_4_1_DLTR + 0.0102083333333 x_0_7_4_1_MTCH
 + 0.0102083333333 x_0_7_4_1_NFLX + 0.0102083333333 x_0_7_4_1_QCOM
 + 0.0102083333333 x_0_7_4_1_SBUX + 0.0102083333333 x_0_7_4_1_TSLA
 + 0.0102083333333 x_0_7_4_1_VRTX + 0.0102083333333 x_0_7_4_2_AMD
 + 0.0102083333333 x_0_7_4_2_AMGN + 0.0102083333333 x_0_7_4_2_ASML
 + 0.0102083333333 x_0_7_4_2_DLTR + 0.0102083333333 x_0_7_4_2_MTCH
 + 0.0102083333333 x_0_7_4_2_NFLX + 0.0102083333333 x_0_7_4_2_QCOM
 + 0.0102083333333 x_0_7_4_2_SBUX + 0.0102083333333 x_0_7_4_2_TSLA
 + 0.0102083333333 x_0_7_4_2_VRTX + 0.0102083333333 x_0_7_4_3_AMD
 + 0.0102083333333 x_0_7_4_3_AMGN + 0.0102083333333 x_0_7_4_3_ASML
 + 0.0102083333333 x_0_7_4_3_DLTR + 0.0102083333333 x_0_7_4_3_MTCH
 + 0.0102083333333 x_0_7_4_3_NFLX + 0.0102083333333 x_0_7_4_3_QCOM
 + 0.0102083333333 x_0_7_4_3_SBUX + 0.0102083333333 x_0_7_4_3_TSLA
 + 0.0102083333333 x_0_7_4_3_VRTX + 0.0102083333333 x_0_7_4_4_AMD
 + 0.0102083333333 x_0_7_4_4_AMGN + 0.0102083333333 x_0_7_4_4_ASML
 + 0.0102083333333 x_0_7_4_4_DLTR + 0.0102083333333 x_0_7_4_4_MTCH
 + 0.0102083333333 x_0_7_4_4_NFLX + 0.0102083333333 x_0_7_4_4_QCOM
 + 0.0102083333333 x_0_7_4_4_SBUX + 0.0102083333333 x_0_7_4_4_TSLA
 + 0.0102083333333 x_0_7_4_4_VRTX + 0.0102083333333 x_0_7_4_5_AMD
 + 0.0102083333333 x_0_7_4_5_AMGN + 0.0102083333333 x_0_7_4_5_ASML
 + 0.0102083333333 x_0_7_4_5_DLTR + 0.0102083333333 x_0_7_4_5_MTCH
 + 0.0102083333333 x_0_7_4_5_NFLX + 0.0102083333333 x_0_7_4_5_QCOM
 + 0.0102083333333 x_0_7_4_5_SBUX + 0.0102083333333 x_0_7_4_5_TSLA
 + 0.0102083333333 x_0_7_4_5_VRTX + 0.0875 x_0_7_4_AMD + 0.0875 x_0_7_4_AMGN
 + 0.0875 x_0_7_4_ASML + 0.0875 x_0_7_4_DLTR + 0.0875 x_0_7_4_MTCH
 + 0.0875 x_0_7_4_NFLX + 0.0875 x_0_7_4_QCOM + 0.0875 x_0_7_4_SBUX
 + 0.0875 x_0_7_4_TSLA + 0.0875 x_0_7_4_VRTX + 0.0102083333333 x_0_7_5_0_AMD
 + 0.0102083333333 x_0_7_5_0_AMGN + 0.0102083333333 x_0_7_5_0_ASML
 + 0.0102083333333 x_0_7_5_0_DLTR + 0.0102083333333 x_0_7_5_0_MTCH
 + 0.0102083333333 x_0_7_5_0_NFLX + 0.0102083333333 x_0_7_5_0_QCOM
 + 0.0102083333333 x_0_7_5_0_SBUX + 0.0102083333333 x_0_7_5_0_TSLA
 + 0.0102083333333 x_0_7_5_0_VRTX + 0.0102083333333 x_0_7_5_1_AMD
 + 0.0102083333333 x_0_7_5_1_AMGN + 0.0102083333333 x_0_7_5_1_ASML
 + 0.0102083333333 x_0_7_5_1_DLTR + 0.0102083333333 x_0_7_5_1_MTCH
 + 0.0102083333333 x_0_7_5_1_NFLX + 0.0102083333333 x_0_7_5_1_QCOM
 + 0.0102083333333 x_0_7_5_1_SBUX + 0.0102083333333 x_0_7_5_1_TSLA
 + 0.0102083333333 x_0_7_5_1_VRTX + 0.0102083333333 x_0_7_5_2_AMD
 + 0.0102083333333 x_0_7_5_2_AMGN + 0.0102083333333 x_0_7_5_2_ASML
 + 0.0102083333333 x_0_7_5_2_DLTR + 0.0102083333333 x_0_7_5_2_MTCH
 + 0.0102083333333 x_0_7_5_2_NFLX + 0.0102083333333 x_0_7_5_2_QCOM
 + 0.0102083333333 x_0_7_5_2_SBUX + 0.0102083333333 x_0_7_5_2_TSLA
 + 0.0102083333333 x_0_7_5_2_VRTX + 0.0102083333333 x_0_7_5_3_AMD
 + 0.0102083333333 x_0_7_5_3_AMGN + 0.0102083333333 x_0_7_5_3_ASML
 + 0.0102083333333 x_0_7_5_3_DLTR + 0.0102083333333 x_0_7_5_3_MTCH
 + 0.0102083333333 x_0_7_5_3_NFLX + 0.0102083333333 x_0_7_5_3_QCOM
 + 0.0102083333333 x_0_7_5_3_SBUX + 0.0102083333333 x_0_7_5_3_TSLA
 + 0.0102083333333 x_0_7_5_3_VRTX + 0.0102083333333 x_0_7_5_4_AMD
 + 0.0102083333333 x_0_7_5_4_AMGN + 0.0102083333333 x_0_7_5_4_ASML
 + 0.0102083333333 x_0_7_5_4_DLTR + 0.0102083333333 x_0_7_5_4_MTCH
 + 0.0102083333333 x_0_7_5_4_NFLX + 0.0102083333333 x_0_7_5_4_QCOM
 + 0.0102083333333 x_0_7_5_4_SBUX + 0.0102083333333 x_0_7_5_4_TSLA
 + 0.0102083333333 x_0_7_5_4_VRTX + 0.0102083333333 x_0_7_5_5_AMD
 + 0.0102083333333 x_0_7_5_5_AMGN + 0.0102083333333 x_0_7_5_5_ASML
 + 0.0102083333333 x_0_7_5_5_DLTR + 0.0102083333333 x_0_7_5_5_MTCH
 + 0.0102083333333 x_0_7_5_5_NFLX + 0.0102083333333 x_0_7_5_5_QCOM
 + 0.0102083333333 x_0_7_5_5_SBUX + 0.0102083333333 x_0_7_5_5_TSLA
 + 0.0102083333333 x_0_7_5_5_VRTX + 0.0875 x_0_7_5_AMD + 0.0875 x_0_7_5_AMGN
 + 0.0875 x_0_7_5_ASML + 0.0875 x_0_7_5_DLTR + 0.0875 x_0_7_5_MTCH
 + 0.0875 x_0_7_5_NFLX + 0.0875 x_0_7_5_QCOM + 0.0875 x_0_7_5_SBUX
 + 0.0875 x_0_7_5_TSLA + 0.0875 x_0_7_5_VRTX + 0.0102083333333 x_0_7_6_0_AMD
 + 0.0102083333333 x_0_7_6_0_AMGN + 0.0102083333333 x_0_7_6_0_ASML
 + 0.0102083333333 x_0_7_6_0_DLTR + 0.0102083333333 x_0_7_6_0_MTCH
 + 0.0102083333333 x_0_7_6_0_NFLX + 0.0102083333333 x_0_7_6_0_QCOM
 + 0.0102083333333 x_0_7_6_0_SBUX + 0.0102083333333 x_0_7_6_0_TSLA
 + 0.0102083333333 x_0_7_6_0_VRTX + 0.0102083333333 x_0_7_6_1_AMD
 + 0.0102083333333 x_0_7_6_1_AMGN + 0.0102083333333 x_0_7_6_1_ASML
 + 0.0102083333333 x_0_7_6_1_DLTR + 0.0102083333333 x_0_7_6_1_MTCH
 + 0.0102083333333 x_0_7_6_1_NFLX + 0.0102083333333 x_0_7_6_1_QCOM
 + 0.0102083333333 x_0_7_6_1_SBUX + 0.0102083333333 x_0_7_6_1_TSLA
 + 0.0102083333333 x_0_7_6_1_VRTX + 0.0102083333333 x_0_7_6_2_AMD
 + 0.0102083333333 x_0_7_6_2_AMGN + 0.0102083333333 x_0_7_6_2_ASML
 + 0.0102083333333 x_0_7_6_2_DLTR + 0.0102083333333 x_0_7_6_2_MTCH
 + 0.0102083333333 x_0_7_6_2_NFLX + 0.0102083333333 x_0_7_6_2_QCOM
 + 0.0102083333333 x_0_7_6_2_SBUX + 0.0102083333333 x_0_7_6_2_TSLA
 + 0.0102083333333 x_0_7_6_2_VRTX + 0.0102083333333 x_0_7_6_3_AMD
 + 0.0102083333333 x_0_7_6_3_AMGN + 0.0102083333333 x_0_7_6_3_ASML
 + 0.0102083333333 x_0_7_6_3_DLTR + 0.0102083333333 x_0_7_6_3_MTCH
 + 0.0102083333333 x_0_7_6_3_NFLX + 0.0102083333333 x_0_7_6_3_QCOM
 + 0.0102083333333 x_0_7_6_3_SBUX + 0.0102083333333 x_0_7_6_3_TSLA
 + 0.0102083333333 x_0_7_6_3_VRTX + 0.0102083333333 x_0_7_6_4_AMD
 + 0.0102083333333 x_0_7_6_4_AMGN + 0.0102083333333 x_0_7_6_4_ASML
 + 0.0102083333333 x_0_7_6_4_DLTR + 0.0102083333333 x_0_7_6_4_MTCH
 + 0.0102083333333 x_0_7_6_4_NFLX + 0.0102083333333 x_0_7_6_4_QCOM
 + 0.0102083333333 x_0_7_6_4_SBUX + 0.0102083333333 x_0_7_6_4_TSLA
 + 0.0102083333333 x_0_7_6_4_VRTX + 0.0102083333333 x_0_7_6_5_AMD
 + 0.0102083333333 x_0_7_6_5_AMGN + 0.0102083333333 x_0_7_6_5_ASML
 + 0.0102083333333 x_0_7_6_5_DLTR + 0.0102083333333 x_0_7_6_5_MTCH
 + 0.0102083333333 x_0_7_6_5_NFLX + 0.0102083333333 x_0_7_6_5_QCOM
 + 0.0102083333333 x_0_7_6_5_SBUX + 0.0102083333333 x_0_7_6_5_TSLA
 + 0.0102083333333 x_0_7_6_5_VRTX + 0.0875 x_0_7_6_AMD + 0.0875 x_0_7_6_AMGN
 + 0.0875 x_0_7_6_ASML + 0.0875 x_0_7_6_DLTR + 0.0875 x_0_7_6_MTCH
 + 0.0875 x_0_7_6_NFLX + 0.0875 x_0_7_6_QCOM + 0.0875 x_0_7_6_SBUX
 + 0.0875 x_0_7_6_TSLA + 0.0875 x_0_7_6_VRTX + 0.0102083333333 x_0_7_7_0_AMD
 + 0.0102083333333 x_0_7_7_0_AMGN + 0.0102083333333 x_0_7_7_0_ASML
 + 0.0102083333333 x_0_7_7_0_DLTR + 0.0102083333333 x_0_7_7_0_MTCH
 + 0.0102083333333 x_0_7_7_0_NFLX + 0.0102083333333 x_0_7_7_0_QCOM
 + 0.0102083333333 x_0_7_7_0_SBUX + 0.0102083333333 x_0_7_7_0_TSLA
 + 0.0102083333333 x_0_7_7_0_VRTX + 0.0102083333333 x_0_7_7_1_AMD
 + 0.0102083333333 x_0_7_7_1_AMGN + 0.0102083333333 x_0_7_7_1_ASML
 + 0.0102083333333 x_0_7_7_1_DLTR + 0.0102083333333 x_0_7_7_1_MTCH
 + 0.0102083333333 x_0_7_7_1_NFLX + 0.0102083333333 x_0_7_7_1_QCOM
 + 0.0102083333333 x_0_7_7_1_SBUX + 0.0102083333333 x_0_7_7_1_TSLA
 + 0.0102083333333 x_0_7_7_1_VRTX + 0.0102083333333 x_0_7_7_2_AMD
 + 0.0102083333333 x_0_7_7_2_AMGN + 0.0102083333333 x_0_7_7_2_ASML
 + 0.0102083333333 x_0_7_7_2_DLTR + 0.0102083333333 x_0_7_7_2_MTCH
 + 0.0102083333333 x_0_7_7_2_NFLX + 0.0102083333333 x_0_7_7_2_QCOM
 + 0.0102083333333 x_0_7_7_2_SBUX + 0.0102083333333 x_0_7_7_2_TSLA
 + 0.0102083333333 x_0_7_7_2_VRTX + 0.0102083333333 x_0_7_7_3_AMD
 + 0.0102083333333 x_0_7_7_3_AMGN + 0.0102083333333 x_0_7_7_3_ASML
 + 0.0102083333333 x_0_7_7_3_DLTR + 0.0102083333333 x_0_7_7_3_MTCH
 + 0.0102083333333 x_0_7_7_3_NFLX + 0.0102083333333 x_0_7_7_3_QCOM
 + 0.0102083333333 x_0_7_7_3_SBUX + 0.0102083333333 x_0_7_7_3_TSLA
 + 0.0102083333333 x_0_7_7_3_VRTX + 0.0102083333333 x_0_7_7_4_AMD
 + 0.0102083333333 x_0_7_7_4_AMGN + 0.0102083333333 x_0_7_7_4_ASML
 + 0.0102083333333 x_0_7_7_4_DLTR + 0.0102083333333 x_0_7_7_4_MTCH
 + 0.0102083333333 x_0_7_7_4_NFLX + 0.0102083333333 x_0_7_7_4_QCOM
 + 0.0102083333333 x_0_7_7_4_SBUX + 0.0102083333333 x_0_7_7_4_TSLA
 + 0.0102083333333 x_0_7_7_4_VRTX + 0.0102083333333 x_0_7_7_5_AMD
 + 0.0102083333333 x_0_7_7_5_AMGN + 0.0102083333333 x_0_7_7_5_ASML
 + 0.0102083333333 x_0_7_7_5_DLTR + 0.0102083333333 x_0_7_7_5_MTCH
 + 0.0102083333333 x_0_7_7_5_NFLX + 0.0102083333333 x_0_7_7_5_QCOM
 + 0.0102083333333 x_0_7_7_5_SBUX + 0.0102083333333 x_0_7_7_5_TSLA
 + 0.0102083333333 x_0_7_7_5_VRTX + 0.0875 x_0_7_7_AMD + 0.0875 x_0_7_7_AMGN
 + 0.0875 x_0_7_7_ASML + 0.0875 x_0_7_7_DLTR + 0.0875 x_0_7_7_MTCH
 + 0.0875 x_0_7_7_NFLX + 0.0875 x_0_7_7_QCOM + 0.0875 x_0_7_7_SBUX
 + 0.0875 x_0_7_7_TSLA + 0.0875 x_0_7_7_VRTX + x_0_7_AMD + x_0_7_AMGN
 + x_0_7_ASML + x_0_7_DLTR + x_0_7_MTCH + x_0_7_NFLX + x_0_7_QCOM + x_0_7_SBUX
 + x_0_7_TSLA + x_0_7_VRTX >= 0
nnp_constr._in_0_7_0: nnp_0_7_0 - 0.5 nnp_0_7_0_0 - 0.5 nnp_0_7_0_1
 - 0.5 nnp_0_7_0_2 - 0.5 nnp_0_7_0_3 - 0.5 nnp_0_7_0_4 - 0.5 nnp_0_7_0_5
 + u_0_7 - 0.3 u_0_7_0 + 0.116666666667 x_0_7_0_0_AMD
 + 0.116666666667 x_0_7_0_0_AMGN + 0.116666666667 x_0_7_0_0_ASML
 + 0.116666666667 x_0_7_0_0_DLTR + 0.116666666667 x_0_7_0_0_MTCH
 + 0.116666666667 x_0_7_0_0_NFLX + 0.116666666667 x_0_7_0_0_QCOM
 + 0.116666666667 x_0_7_0_0_SBUX + 0.116666666667 x_0_7_0_0_TSLA
 + 0.116666666667 x_0_7_0_0_VRTX + 0.116666666667 x_0_7_0_1_AMD
 + 0.116666666667 x_0_7_0_1_AMGN + 0.116666666667 x_0_7_0_1_ASML
 + 0.116666666667 x_0_7_0_1_DLTR + 0.116666666667 x_0_7_0_1_MTCH
 + 0.116666666667 x_0_7_0_1_NFLX + 0.116666666667 x_0_7_0_1_QCOM
 + 0.116666666667 x_0_7_0_1_SBUX + 0.116666666667 x_0_7_0_1_TSLA
 + 0.116666666667 x_0_7_0_1_VRTX + 0.116666666667 x_0_7_0_2_AMD
 + 0.116666666667 x_0_7_0_2_AMGN + 0.116666666667 x_0_7_0_2_ASML
 + 0.116666666667 x_0_7_0_2_DLTR + 0.116666666667 x_0_7_0_2_MTCH
 + 0.116666666667 x_0_7_0_2_NFLX + 0.116666666667 x_0_7_0_2_QCOM
 + 0.116666666667 x_0_7_0_2_SBUX + 0.116666666667 x_0_7_0_2_TSLA
 + 0.116666666667 x_0_7_0_2_VRTX + 0.116666666667 x_0_7_0_3_AMD
 + 0.116666666667 x_0_7_0_3_AMGN + 0.116666666667 x_0_7_0_3_ASML
 + 0.116666666667 x_0_7_0_3_DLTR + 0.116666666667 x_0_7_0_3_MTCH
 + 0.116666666667 x_0_7_0_3_NFLX + 0.116666666667 x_0_7_0_3_QCOM
 + 0.116666666667 x_0_7_0_3_SBUX + 0.116666666667 x_0_7_0_3_TSLA
 + 0.116666666667 x_0_7_0_3_VRTX + 0.116666666667 x_0_7_0_4_AMD
 + 0.116666666667 x_0_7_0_4_AMGN + 0.116666666667 x_0_7_0_4_ASML
 + 0.116666666667 x_0_7_0_4_DLTR + 0.116666666667 x_0_7_0_4_MTCH
 + 0.116666666667 x_0_7_0_4_NFLX + 0.116666666667 x_0_7_0_4_QCOM
 + 0.116666666667 x_0_7_0_4_SBUX + 0.116666666667 x_0_7_0_4_TSLA
 + 0.116666666667 x_0_7_0_4_VRTX + 0.116666666667 x_0_7_0_5_AMD
 + 0.116666666667 x_0_7_0_5_AMGN + 0.116666666667 x_0_7_0_5_ASML
 + 0.116666666667 x_0_7_0_5_DLTR + 0.116666666667 x_0_7_0_5_MTCH
 + 0.116666666667 x_0_7_0_5_NFLX + 0.116666666667 x_0_7_0_5_QCOM
 + 0.116666666667 x_0_7_0_5_SBUX + 0.116666666667 x_0_7_0_5_TSLA
 + 0.116666666667 x_0_7_0_5_VRTX + x_0_7_0_AMD + x_0_7_0_AMGN + x_0_7_0_ASML
 + x_0_7_0_DLTR + x_0_7_0_MTCH + x_0_7_0_NFLX + x_0_7_0_QCOM + x_0_7_0_SBUX
 + x_0_7_0_TSLA + x_0_7_0_VRTX >= 0
nnp_constr._in_0_7_0_0: nnp_0_7_0_0 + u_0_7_0 + x_0_7_0_0_AMD + x_0_7_0_0_AMGN
 + x_0_7_0_0_ASML + x_0_7_0_0_DLTR + x_0_7_0_0_MTCH + x_0_7_0_0_NFLX
 + x_0_7_0_0_QCOM + x_0_7_0_0_SBUX + x_0_7_0_0_TSLA + x_0_7_0_0_VRTX >= 0
nnp_constr._in_0_7_0_1: nnp_0_7_0_1 + u_0_7_0 + x_0_7_0_1_AMD + x_0_7_0_1_AMGN
 + x_0_7_0_1_ASML + x_0_7_0_1_DLTR + x_0_7_0_1_MTCH + x_0_7_0_1_NFLX
 + x_0_7_0_1_QCOM + x_0_7_0_1_SBUX + x_0_7_0_1_TSLA + x_0_7_0_1_VRTX >= 0
nnp_constr._in_0_7_0_2: nnp_0_7_0_2 + u_0_7_0 + x_0_7_0_2_AMD + x_0_7_0_2_AMGN
 + x_0_7_0_2_ASML + x_0_7_0_2_DLTR + x_0_7_0_2_MTCH + x_0_7_0_2_NFLX
 + x_0_7_0_2_QCOM + x_0_7_0_2_SBUX + x_0_7_0_2_TSLA + x_0_7_0_2_VRTX >= 0
nnp_constr._in_0_7_0_3: nnp_0_7_0_3 + u_0_7_0 + x_0_7_0_3_AMD + x_0_7_0_3_AMGN
 + x_0_7_0_3_ASML + x_0_7_0_3_DLTR + x_0_7_0_3_MTCH + x_0_7_0_3_NFLX
 + x_0_7_0_3_QCOM + x_0_7_0_3_SBUX + x_0_7_0_3_TSLA + x_0_7_0_3_VRTX >= 0
nnp_constr._in_0_7_0_4: nnp_0_7_0_4 + u_0_7_0 + x_0_7_0_4_AMD + x_0_7_0_4_AMGN
 + x_0_7_0_4_ASML + x_0_7_0_4_DLTR + x_0_7_0_4_MTCH + x_0_7_0_4_NFLX
 + x_0_7_0_4_QCOM + x_0_7_0_4_SBUX + x_0_7_0_4_TSLA + x_0_7_0_4_VRTX >= 0
nnp_constr._in_0_7_0_5: nnp_0_7_0_5 + u_0_7_0 + x_0_7_0_5_AMD + x_0_7_0_5_AMGN
 + x_0_7_0_5_ASML + x_0_7_0_5_DLTR + x_0_7_0_5_MTCH + x_0_7_0_5_NFLX
 + x_0_7_0_5_QCOM + x_0_7_0_5_SBUX + x_0_7_0_5_TSLA + x_0_7_0_5_VRTX >= 0
nnp_constr._in_0_7_1: nnp_0_7_1 - 0.5 nnp_0_7_1_0 - 0.5 nnp_0_7_1_1
 - 0.5 nnp_0_7_1_2 - 0.5 nnp_0_7_1_3 - 0.5 nnp_0_7_1_4 - 0.5 nnp_0_7_1_5
 + u_0_7 - 0.3 u_0_7_1 + 0.116666666667 x_0_7_1_0_AMD
 + 0.116666666667 x_0_7_1_0_AMGN + 0.116666666667 x_0_7_1_0_ASML
 + 0.116666666667 x_0_7_1_0_DLTR + 0.116666666667 x_0_7_1_0_MTCH
 + 0.116666666667 x_0_7_1_0_NFLX + 0.116666666667 x_0_7_1_0_QCOM
 + 0.116666666667 x_0_7_1_0_SBUX + 0.116666666667 x_0_7_1_0_TSLA
 + 0.116666666667 x_0_7_1_0_VRTX + 0.116666666667 x_0_7_1_1_AMD
 + 0.116666666667 x_0_7_1_1_AMGN + 0.116666666667 x_0_7_1_1_ASML
 + 0.116666666667 x_0_7_1_1_DLTR + 0.116666666667 x_0_7_1_1_MTCH
 + 0.116666666667 x_0_7_1_1_NFLX + 0.116666666667 x_0_7_1_1_QCOM
 + 0.116666666667 x_0_7_1_1_SBUX + 0.116666666667 x_0_7_1_1_TSLA
 + 0.116666666667 x_0_7_1_1_VRTX + 0.116666666667 x_0_7_1_2_AMD
 + 0.116666666667 x_0_7_1_2_AMGN + 0.116666666667 x_0_7_1_2_ASML
 + 0.116666666667 x_0_7_1_2_DLTR + 0.116666666667 x_0_7_1_2_MTCH
 + 0.116666666667 x_0_7_1_2_NFLX + 0.116666666667 x_0_7_1_2_QCOM
 + 0.116666666667 x_0_7_1_2_SBUX + 0.116666666667 x_0_7_1_2_TSLA
 + 0.116666666667 x_0_7_1_2_VRTX + 0.116666666667 x_0_7_1_3_AMD
 + 0.116666666667 x_0_7_1_3_AMGN + 0.116666666667 x_0_7_1_3_ASML
 + 0.116666666667 x_0_7_1_3_DLTR + 0.116666666667 x_0_7_1_3_MTCH
 + 0.116666666667 x_0_7_1_3_NFLX + 0.116666666667 x_0_7_1_3_QCOM
 + 0.116666666667 x_0_7_1_3_SBUX + 0.116666666667 x_0_7_1_3_TSLA
 + 0.116666666667 x_0_7_1_3_VRTX + 0.116666666667 x_0_7_1_4_AMD
 + 0.116666666667 x_0_7_1_4_AMGN + 0.116666666667 x_0_7_1_4_ASML
 + 0.116666666667 x_0_7_1_4_DLTR + 0.116666666667 x_0_7_1_4_MTCH
 + 0.116666666667 x_0_7_1_4_NFLX + 0.116666666667 x_0_7_1_4_QCOM
 + 0.116666666667 x_0_7_1_4_SBUX + 0.116666666667 x_0_7_1_4_TSLA
 + 0.116666666667 x_0_7_1_4_VRTX + 0.116666666667 x_0_7_1_5_AMD
 + 0.116666666667 x_0_7_1_5_AMGN + 0.116666666667 x_0_7_1_5_ASML
 + 0.116666666667 x_0_7_1_5_DLTR + 0.116666666667 x_0_7_1_5_MTCH
 + 0.116666666667 x_0_7_1_5_NFLX + 0.116666666667 x_0_7_1_5_QCOM
 + 0.116666666667 x_0_7_1_5_SBUX + 0.116666666667 x_0_7_1_5_TSLA
 + 0.116666666667 x_0_7_1_5_VRTX + x_0_7_1_AMD + x_0_7_1_AMGN + x_0_7_1_ASML
 + x_0_7_1_DLTR + x_0_7_1_MTCH + x_0_7_1_NFLX + x_0_7_1_QCOM + x_0_7_1_SBUX
 + x_0_7_1_TSLA + x_0_7_1_VRTX >= 0
nnp_constr._in_0_7_1_0: nnp_0_7_1_0 + u_0_7_1 + x_0_7_1_0_AMD + x_0_7_1_0_AMGN
 + x_0_7_1_0_ASML + x_0_7_1_0_DLTR + x_0_7_1_0_MTCH + x_0_7_1_0_NFLX
 + x_0_7_1_0_QCOM + x_0_7_1_0_SBUX + x_0_7_1_0_TSLA + x_0_7_1_0_VRTX >= 0
nnp_constr._in_0_7_1_1: nnp_0_7_1_1 + u_0_7_1 + x_0_7_1_1_AMD + x_0_7_1_1_AMGN
 + x_0_7_1_1_ASML + x_0_7_1_1_DLTR + x_0_7_1_1_MTCH + x_0_7_1_1_NFLX
 + x_0_7_1_1_QCOM + x_0_7_1_1_SBUX + x_0_7_1_1_TSLA + x_0_7_1_1_VRTX >= 0
nnp_constr._in_0_7_1_2: nnp_0_7_1_2 + u_0_7_1 + x_0_7_1_2_AMD + x_0_7_1_2_AMGN
 + x_0_7_1_2_ASML + x_0_7_1_2_DLTR + x_0_7_1_2_MTCH + x_0_7_1_2_NFLX
 + x_0_7_1_2_QCOM + x_0_7_1_2_SBUX + x_0_7_1_2_TSLA + x_0_7_1_2_VRTX >= 0
nnp_constr._in_0_7_1_3: nnp_0_7_1_3 + u_0_7_1 + x_0_7_1_3_AMD + x_0_7_1_3_AMGN
 + x_0_7_1_3_ASML + x_0_7_1_3_DLTR + x_0_7_1_3_MTCH + x_0_7_1_3_NFLX
 + x_0_7_1_3_QCOM + x_0_7_1_3_SBUX + x_0_7_1_3_TSLA + x_0_7_1_3_VRTX >= 0
nnp_constr._in_0_7_1_4: nnp_0_7_1_4 + u_0_7_1 + x_0_7_1_4_AMD + x_0_7_1_4_AMGN
 + x_0_7_1_4_ASML + x_0_7_1_4_DLTR + x_0_7_1_4_MTCH + x_0_7_1_4_NFLX
 + x_0_7_1_4_QCOM + x_0_7_1_4_SBUX + x_0_7_1_4_TSLA + x_0_7_1_4_VRTX >= 0
nnp_constr._in_0_7_1_5: nnp_0_7_1_5 + u_0_7_1 + x_0_7_1_5_AMD + x_0_7_1_5_AMGN
 + x_0_7_1_5_ASML + x_0_7_1_5_DLTR + x_0_7_1_5_MTCH + x_0_7_1_5_NFLX
 + x_0_7_1_5_QCOM + x_0_7_1_5_SBUX + x_0_7_1_5_TSLA + x_0_7_1_5_VRTX >= 0
nnp_constr._in_0_7_2: nnp_0_7_2 - 0.5 nnp_0_7_2_0 - 0.5 nnp_0_7_2_1
 - 0.5 nnp_0_7_2_2 - 0.5 nnp_0_7_2_3 - 0.5 nnp_0_7_2_4 - 0.5 nnp_0_7_2_5
 + u_0_7 - 0.3 u_0_7_2 + 0.116666666667 x_0_7_2_0_AMD
 + 0.116666666667 x_0_7_2_0_AMGN + 0.116666666667 x_0_7_2_0_ASML
 + 0.116666666667 x_0_7_2_0_DLTR + 0.116666666667 x_0_7_2_0_MTCH
 + 0.116666666667 x_0_7_2_0_NFLX + 0.116666666667 x_0_7_2_0_QCOM
 + 0.116666666667 x_0_7_2_0_SBUX + 0.116666666667 x_0_7_2_0_TSLA
 + 0.116666666667 x_0_7_2_0_VRTX + 0.116666666667 x_0_7_2_1_AMD
 + 0.116666666667 x_0_7_2_1_AMGN + 0.116666666667 x_0_7_2_1_ASML
 + 0.116666666667 x_0_7_2_1_DLTR + 0.116666666667 x_0_7_2_1_MTCH
 + 0.116666666667 x_0_7_2_1_NFLX + 0.116666666667 x_0_7_2_1_QCOM
 + 0.116666666667 x_0_7_2_1_SBUX + 0.116666666667 x_0_7_2_1_TSLA
 + 0.116666666667 x_0_7_2_1_VRTX + 0.116666666667 x_0_7_2_2_AMD
 + 0.116666666667 x_0_7_2_2_AMGN + 0.116666666667 x_0_7_2_2_ASML
 + 0.116666666667 x_0_7_2_2_DLTR + 0.116666666667 x_0_7_2_2_MTCH
 + 0.116666666667 x_0_7_2_2_NFLX + 0.116666666667 x_0_7_2_2_QCOM
 + 0.116666666667 x_0_7_2_2_SBUX + 0.116666666667 x_0_7_2_2_TSLA
 + 0.116666666667 x_0_7_2_2_VRTX + 0.116666666667 x_0_7_2_3_AMD
 + 0.116666666667 x_0_7_2_3_AMGN + 0.116666666667 x_0_7_2_3_ASML
 + 0.116666666667 x_0_7_2_3_DLTR + 0.116666666667 x_0_7_2_3_MTCH
 + 0.116666666667 x_0_7_2_3_NFLX + 0.116666666667 x_0_7_2_3_QCOM
 + 0.116666666667 x_0_7_2_3_SBUX + 0.116666666667 x_0_7_2_3_TSLA
 + 0.116666666667 x_0_7_2_3_VRTX + 0.116666666667 x_0_7_2_4_AMD
 + 0.116666666667 x_0_7_2_4_AMGN + 0.116666666667 x_0_7_2_4_ASML
 + 0.116666666667 x_0_7_2_4_DLTR + 0.116666666667 x_0_7_2_4_MTCH
 + 0.116666666667 x_0_7_2_4_NFLX + 0.116666666667 x_0_7_2_4_QCOM
 + 0.116666666667 x_0_7_2_4_SBUX + 0.116666666667 x_0_7_2_4_TSLA
 + 0.116666666667 x_0_7_2_4_VRTX + 0.116666666667 x_0_7_2_5_AMD
 + 0.116666666667 x_0_7_2_5_AMGN + 0.116666666667 x_0_7_2_5_ASML
 + 0.116666666667 x_0_7_2_5_DLTR + 0.116666666667 x_0_7_2_5_MTCH
 + 0.116666666667 x_0_7_2_5_NFLX + 0.116666666667 x_0_7_2_5_QCOM
 + 0.116666666667 x_0_7_2_5_SBUX + 0.116666666667 x_0_7_2_5_TSLA
 + 0.116666666667 x_0_7_2_5_VRTX + x_0_7_2_AMD + x_0_7_2_AMGN + x_0_7_2_ASML
 + x_0_7_2_DLTR + x_0_7_2_MTCH + x_0_7_2_NFLX + x_0_7_2_QCOM + x_0_7_2_SBUX
 + x_0_7_2_TSLA + x_0_7_2_VRTX >= 0
nnp_constr._in_0_7_2_0: nnp_0_7_2_0 + u_0_7_2 + x_0_7_2_0_AMD + x_0_7_2_0_AMGN
 + x_0_7_2_0_ASML + x_0_7_2_0_DLTR + x_0_7_2_0_MTCH + x_0_7_2_0_NFLX
 + x_0_7_2_0_QCOM + x_0_7_2_0_SBUX + x_0_7_2_0_TSLA + x_0_7_2_0_VRTX >= 0
nnp_constr._in_0_7_2_1: nnp_0_7_2_1 + u_0_7_2 + x_0_7_2_1_AMD + x_0_7_2_1_AMGN
 + x_0_7_2_1_ASML + x_0_7_2_1_DLTR + x_0_7_2_1_MTCH + x_0_7_2_1_NFLX
 + x_0_7_2_1_QCOM + x_0_7_2_1_SBUX + x_0_7_2_1_TSLA + x_0_7_2_1_VRTX >= 0
nnp_constr._in_0_7_2_2: nnp_0_7_2_2 + u_0_7_2 + x_0_7_2_2_AMD + x_0_7_2_2_AMGN
 + x_0_7_2_2_ASML + x_0_7_2_2_DLTR + x_0_7_2_2_MTCH + x_0_7_2_2_NFLX
 + x_0_7_2_2_QCOM + x_0_7_2_2_SBUX + x_0_7_2_2_TSLA + x_0_7_2_2_VRTX >= 0
nnp_constr._in_0_7_2_3: nnp_0_7_2_3 + u_0_7_2 + x_0_7_2_3_AMD + x_0_7_2_3_AMGN
 + x_0_7_2_3_ASML + x_0_7_2_3_DLTR + x_0_7_2_3_MTCH + x_0_7_2_3_NFLX
 + x_0_7_2_3_QCOM + x_0_7_2_3_SBUX + x_0_7_2_3_TSLA + x_0_7_2_3_VRTX >= 0
nnp_constr._in_0_7_2_4: nnp_0_7_2_4 + u_0_7_2 + x_0_7_2_4_AMD + x_0_7_2_4_AMGN
 + x_0_7_2_4_ASML + x_0_7_2_4_DLTR + x_0_7_2_4_MTCH + x_0_7_2_4_NFLX
 + x_0_7_2_4_QCOM + x_0_7_2_4_SBUX + x_0_7_2_4_TSLA + x_0_7_2_4_VRTX >= 0
nnp_constr._in_0_7_2_5: nnp_0_7_2_5 + u_0_7_2 + x_0_7_2_5_AMD + x_0_7_2_5_AMGN
 + x_0_7_2_5_ASML + x_0_7_2_5_DLTR + x_0_7_2_5_MTCH + x_0_7_2_5_NFLX
 + x_0_7_2_5_QCOM + x_0_7_2_5_SBUX + x_0_7_2_5_TSLA + x_0_7_2_5_VRTX >= 0
nnp_constr._in_0_7_3: nnp_0_7_3 - 0.5 nnp_0_7_3_0 - 0.5 nnp_0_7_3_1
 - 0.5 nnp_0_7_3_2 - 0.5 nnp_0_7_3_3 - 0.5 nnp_0_7_3_4 - 0.5 nnp_0_7_3_5
 + u_0_7 - 0.3 u_0_7_3 + 0.116666666667 x_0_7_3_0_AMD
 + 0.116666666667 x_0_7_3_0_AMGN + 0.116666666667 x_0_7_3_0_ASML
 + 0.116666666667 x_0_7_3_0_DLTR + 0.116666666667 x_0_7_3_0_MTCH
 + 0.116666666667 x_0_7_3_0_NFLX + 0.116666666667 x_0_7_3_0_QCOM
 + 0.116666666667 x_0_7_3_0_SBUX + 0.116666666667 x_0_7_3_0_TSLA
 + 0.116666666667 x_0_7_3_0_VRTX + 0.116666666667 x_0_7_3_1_AMD
 + 0.116666666667 x_0_7_3_1_AMGN + 0.116666666667 x_0_7_3_1_ASML
 + 0.116666666667 x_0_7_3_1_DLTR + 0.116666666667 x_0_7_3_1_MTCH
 + 0.116666666667 x_0_7_3_1_NFLX + 0.116666666667 x_0_7_3_1_QCOM
 + 0.116666666667 x_0_7_3_1_SBUX + 0.116666666667 x_0_7_3_1_TSLA
 + 0.116666666667 x_0_7_3_1_VRTX + 0.116666666667 x_0_7_3_2_AMD
 + 0.116666666667 x_0_7_3_2_AMGN + 0.116666666667 x_0_7_3_2_ASML
 + 0.116666666667 x_0_7_3_2_DLTR + 0.116666666667 x_0_7_3_2_MTCH
 + 0.116666666667 x_0_7_3_2_NFLX + 0.116666666667 x_0_7_3_2_QCOM
 + 0.116666666667 x_0_7_3_2_SBUX + 0.116666666667 x_0_7_3_2_TSLA
 + 0.116666666667 x_0_7_3_2_VRTX + 0.116666666667 x_0_7_3_3_AMD
 + 0.116666666667 x_0_7_3_3_AMGN + 0.116666666667 x_0_7_3_3_ASML
 + 0.116666666667 x_0_7_3_3_DLTR + 0.116666666667 x_0_7_3_3_MTCH
 + 0.116666666667 x_0_7_3_3_NFLX + 0.116666666667 x_0_7_3_3_QCOM
 + 0.116666666667 x_0_7_3_3_SBUX + 0.116666666667 x_0_7_3_3_TSLA
 + 0.116666666667 x_0_7_3_3_VRTX + 0.116666666667 x_0_7_3_4_AMD
 + 0.116666666667 x_0_7_3_4_AMGN + 0.116666666667 x_0_7_3_4_ASML
 + 0.116666666667 x_0_7_3_4_DLTR + 0.116666666667 x_0_7_3_4_MTCH
 + 0.116666666667 x_0_7_3_4_NFLX + 0.116666666667 x_0_7_3_4_QCOM
 + 0.116666666667 x_0_7_3_4_SBUX + 0.116666666667 x_0_7_3_4_TSLA
 + 0.116666666667 x_0_7_3_4_VRTX + 0.116666666667 x_0_7_3_5_AMD
 + 0.116666666667 x_0_7_3_5_AMGN + 0.116666666667 x_0_7_3_5_ASML
 + 0.116666666667 x_0_7_3_5_DLTR + 0.116666666667 x_0_7_3_5_MTCH
 + 0.116666666667 x_0_7_3_5_NFLX + 0.116666666667 x_0_7_3_5_QCOM
 + 0.116666666667 x_0_7_3_5_SBUX + 0.116666666667 x_0_7_3_5_TSLA
 + 0.116666666667 x_0_7_3_5_VRTX + x_0_7_3_AMD + x_0_7_3_AMGN + x_0_7_3_ASML
 + x_0_7_3_DLTR + x_0_7_3_MTCH + x_0_7_3_NFLX + x_0_7_3_QCOM + x_0_7_3_SBUX
 + x_0_7_3_TSLA + x_0_7_3_VRTX >= 0
nnp_constr._in_0_7_3_0: nnp_0_7_3_0 + u_0_7_3 + x_0_7_3_0_AMD + x_0_7_3_0_AMGN
 + x_0_7_3_0_ASML + x_0_7_3_0_DLTR + x_0_7_3_0_MTCH + x_0_7_3_0_NFLX
 + x_0_7_3_0_QCOM + x_0_7_3_0_SBUX + x_0_7_3_0_TSLA + x_0_7_3_0_VRTX >= 0
nnp_constr._in_0_7_3_1: nnp_0_7_3_1 + u_0_7_3 + x_0_7_3_1_AMD + x_0_7_3_1_AMGN
 + x_0_7_3_1_ASML + x_0_7_3_1_DLTR + x_0_7_3_1_MTCH + x_0_7_3_1_NFLX
 + x_0_7_3_1_QCOM + x_0_7_3_1_SBUX + x_0_7_3_1_TSLA + x_0_7_3_1_VRTX >= 0
nnp_constr._in_0_7_3_2: nnp_0_7_3_2 + u_0_7_3 + x_0_7_3_2_AMD + x_0_7_3_2_AMGN
 + x_0_7_3_2_ASML + x_0_7_3_2_DLTR + x_0_7_3_2_MTCH + x_0_7_3_2_NFLX
 + x_0_7_3_2_QCOM + x_0_7_3_2_SBUX + x_0_7_3_2_TSLA + x_0_7_3_2_VRTX >= 0
nnp_constr._in_0_7_3_3: nnp_0_7_3_3 + u_0_7_3 + x_0_7_3_3_AMD + x_0_7_3_3_AMGN
 + x_0_7_3_3_ASML + x_0_7_3_3_DLTR + x_0_7_3_3_MTCH + x_0_7_3_3_NFLX
 + x_0_7_3_3_QCOM + x_0_7_3_3_SBUX + x_0_7_3_3_TSLA + x_0_7_3_3_VRTX >= 0
nnp_constr._in_0_7_3_4: nnp_0_7_3_4 + u_0_7_3 + x_0_7_3_4_AMD + x_0_7_3_4_AMGN
 + x_0_7_3_4_ASML + x_0_7_3_4_DLTR + x_0_7_3_4_MTCH + x_0_7_3_4_NFLX
 + x_0_7_3_4_QCOM + x_0_7_3_4_SBUX + x_0_7_3_4_TSLA + x_0_7_3_4_VRTX >= 0
nnp_constr._in_0_7_3_5: nnp_0_7_3_5 + u_0_7_3 + x_0_7_3_5_AMD + x_0_7_3_5_AMGN
 + x_0_7_3_5_ASML + x_0_7_3_5_DLTR + x_0_7_3_5_MTCH + x_0_7_3_5_NFLX
 + x_0_7_3_5_QCOM + x_0_7_3_5_SBUX + x_0_7_3_5_TSLA + x_0_7_3_5_VRTX >= 0
nnp_constr._in_0_7_4: nnp_0_7_4 - 0.5 nnp_0_7_4_0 - 0.5 nnp_0_7_4_1
 - 0.5 nnp_0_7_4_2 - 0.5 nnp_0_7_4_3 - 0.5 nnp_0_7_4_4 - 0.5 nnp_0_7_4_5
 + u_0_7 - 0.3 u_0_7_4 + 0.116666666667 x_0_7_4_0_AMD
 + 0.116666666667 x_0_7_4_0_AMGN + 0.116666666667 x_0_7_4_0_ASML
 + 0.116666666667 x_0_7_4_0_DLTR + 0.116666666667 x_0_7_4_0_MTCH
 + 0.116666666667 x_0_7_4_0_NFLX + 0.116666666667 x_0_7_4_0_QCOM
 + 0.116666666667 x_0_7_4_0_SBUX + 0.116666666667 x_0_7_4_0_TSLA
 + 0.116666666667 x_0_7_4_0_VRTX + 0.116666666667 x_0_7_4_1_AMD
 + 0.116666666667 x_0_7_4_1_AMGN + 0.116666666667 x_0_7_4_1_ASML
 + 0.116666666667 x_0_7_4_1_DLTR + 0.116666666667 x_0_7_4_1_MTCH
 + 0.116666666667 x_0_7_4_1_NFLX + 0.116666666667 x_0_7_4_1_QCOM
 + 0.116666666667 x_0_7_4_1_SBUX + 0.116666666667 x_0_7_4_1_TSLA
 + 0.116666666667 x_0_7_4_1_VRTX + 0.116666666667 x_0_7_4_2_AMD
 + 0.116666666667 x_0_7_4_2_AMGN + 0.116666666667 x_0_7_4_2_ASML
 + 0.116666666667 x_0_7_4_2_DLTR + 0.116666666667 x_0_7_4_2_MTCH
 + 0.116666666667 x_0_7_4_2_NFLX + 0.116666666667 x_0_7_4_2_QCOM
 + 0.116666666667 x_0_7_4_2_SBUX + 0.116666666667 x_0_7_4_2_TSLA
 + 0.116666666667 x_0_7_4_2_VRTX + 0.116666666667 x_0_7_4_3_AMD
 + 0.116666666667 x_0_7_4_3_AMGN + 0.116666666667 x_0_7_4_3_ASML
 + 0.116666666667 x_0_7_4_3_DLTR + 0.116666666667 x_0_7_4_3_MTCH
 + 0.116666666667 x_0_7_4_3_NFLX + 0.116666666667 x_0_7_4_3_QCOM
 + 0.116666666667 x_0_7_4_3_SBUX + 0.116666666667 x_0_7_4_3_TSLA
 + 0.116666666667 x_0_7_4_3_VRTX + 0.116666666667 x_0_7_4_4_AMD
 + 0.116666666667 x_0_7_4_4_AMGN + 0.116666666667 x_0_7_4_4_ASML
 + 0.116666666667 x_0_7_4_4_DLTR + 0.116666666667 x_0_7_4_4_MTCH
 + 0.116666666667 x_0_7_4_4_NFLX + 0.116666666667 x_0_7_4_4_QCOM
 + 0.116666666667 x_0_7_4_4_SBUX + 0.116666666667 x_0_7_4_4_TSLA
 + 0.116666666667 x_0_7_4_4_VRTX + 0.116666666667 x_0_7_4_5_AMD
 + 0.116666666667 x_0_7_4_5_AMGN + 0.116666666667 x_0_7_4_5_ASML
 + 0.116666666667 x_0_7_4_5_DLTR + 0.116666666667 x_0_7_4_5_MTCH
 + 0.116666666667 x_0_7_4_5_NFLX + 0.116666666667 x_0_7_4_5_QCOM
 + 0.116666666667 x_0_7_4_5_SBUX + 0.116666666667 x_0_7_4_5_TSLA
 + 0.116666666667 x_0_7_4_5_VRTX + x_0_7_4_AMD + x_0_7_4_AMGN + x_0_7_4_ASML
 + x_0_7_4_DLTR + x_0_7_4_MTCH + x_0_7_4_NFLX + x_0_7_4_QCOM + x_0_7_4_SBUX
 + x_0_7_4_TSLA + x_0_7_4_VRTX >= 0
nnp_constr._in_0_7_4_0: nnp_0_7_4_0 + u_0_7_4 + x_0_7_4_0_AMD + x_0_7_4_0_AMGN
 + x_0_7_4_0_ASML + x_0_7_4_0_DLTR + x_0_7_4_0_MTCH + x_0_7_4_0_NFLX
 + x_0_7_4_0_QCOM + x_0_7_4_0_SBUX + x_0_7_4_0_TSLA + x_0_7_4_0_VRTX >= 0
nnp_constr._in_0_7_4_1: nnp_0_7_4_1 + u_0_7_4 + x_0_7_4_1_AMD + x_0_7_4_1_AMGN
 + x_0_7_4_1_ASML + x_0_7_4_1_DLTR + x_0_7_4_1_MTCH + x_0_7_4_1_NFLX
 + x_0_7_4_1_QCOM + x_0_7_4_1_SBUX + x_0_7_4_1_TSLA + x_0_7_4_1_VRTX >= 0
nnp_constr._in_0_7_4_2: nnp_0_7_4_2 + u_0_7_4 + x_0_7_4_2_AMD + x_0_7_4_2_AMGN
 + x_0_7_4_2_ASML + x_0_7_4_2_DLTR + x_0_7_4_2_MTCH + x_0_7_4_2_NFLX
 + x_0_7_4_2_QCOM + x_0_7_4_2_SBUX + x_0_7_4_2_TSLA + x_0_7_4_2_VRTX >= 0
nnp_constr._in_0_7_4_3: nnp_0_7_4_3 + u_0_7_4 + x_0_7_4_3_AMD + x_0_7_4_3_AMGN
 + x_0_7_4_3_ASML + x_0_7_4_3_DLTR + x_0_7_4_3_MTCH + x_0_7_4_3_NFLX
 + x_0_7_4_3_QCOM + x_0_7_4_3_SBUX + x_0_7_4_3_TSLA + x_0_7_4_3_VRTX >= 0
nnp_constr._in_0_7_4_4: nnp_0_7_4_4 + u_0_7_4 + x_0_7_4_4_AMD + x_0_7_4_4_AMGN
 + x_0_7_4_4_ASML + x_0_7_4_4_DLTR + x_0_7_4_4_MTCH + x_0_7_4_4_NFLX
 + x_0_7_4_4_QCOM + x_0_7_4_4_SBUX + x_0_7_4_4_TSLA + x_0_7_4_4_VRTX >= 0
nnp_constr._in_0_7_4_5: nnp_0_7_4_5 + u_0_7_4 + x_0_7_4_5_AMD + x_0_7_4_5_AMGN
 + x_0_7_4_5_ASML + x_0_7_4_5_DLTR + x_0_7_4_5_MTCH + x_0_7_4_5_NFLX
 + x_0_7_4_5_QCOM + x_0_7_4_5_SBUX + x_0_7_4_5_TSLA + x_0_7_4_5_VRTX >= 0
nnp_constr._in_0_7_5: nnp_0_7_5 - 0.5 nnp_0_7_5_0 - 0.5 nnp_0_7_5_1
 - 0.5 nnp_0_7_5_2 - 0.5 nnp_0_7_5_3 - 0.5 nnp_0_7_5_4 - 0.5 nnp_0_7_5_5
 + u_0_7 - 0.3 u_0_7_5 + 0.116666666667 x_0_7_5_0_AMD
 + 0.116666666667 x_0_7_5_0_AMGN + 0.116666666667 x_0_7_5_0_ASML
 + 0.116666666667 x_0_7_5_0_DLTR + 0.116666666667 x_0_7_5_0_MTCH
 + 0.116666666667 x_0_7_5_0_NFLX + 0.116666666667 x_0_7_5_0_QCOM
 + 0.116666666667 x_0_7_5_0_SBUX + 0.116666666667 x_0_7_5_0_TSLA
 + 0.116666666667 x_0_7_5_0_VRTX + 0.116666666667 x_0_7_5_1_AMD
 + 0.116666666667 x_0_7_5_1_AMGN + 0.116666666667 x_0_7_5_1_ASML
 + 0.116666666667 x_0_7_5_1_DLTR + 0.116666666667 x_0_7_5_1_MTCH
 + 0.116666666667 x_0_7_5_1_NFLX + 0.116666666667 x_0_7_5_1_QCOM
 + 0.116666666667 x_0_7_5_1_SBUX + 0.116666666667 x_0_7_5_1_TSLA
 + 0.116666666667 x_0_7_5_1_VRTX + 0.116666666667 x_0_7_5_2_AMD
 + 0.116666666667 x_0_7_5_2_AMGN + 0.116666666667 x_0_7_5_2_ASML
 + 0.116666666667 x_0_7_5_2_DLTR + 0.116666666667 x_0_7_5_2_MTCH
 + 0.116666666667 x_0_7_5_2_NFLX + 0.116666666667 x_0_7_5_2_QCOM
 + 0.116666666667 x_0_7_5_2_SBUX + 0.116666666667 x_0_7_5_2_TSLA
 + 0.116666666667 x_0_7_5_2_VRTX + 0.116666666667 x_0_7_5_3_AMD
 + 0.116666666667 x_0_7_5_3_AMGN + 0.116666666667 x_0_7_5_3_ASML
 + 0.116666666667 x_0_7_5_3_DLTR + 0.116666666667 x_0_7_5_3_MTCH
 + 0.116666666667 x_0_7_5_3_NFLX + 0.116666666667 x_0_7_5_3_QCOM
 + 0.116666666667 x_0_7_5_3_SBUX + 0.116666666667 x_0_7_5_3_TSLA
 + 0.116666666667 x_0_7_5_3_VRTX + 0.116666666667 x_0_7_5_4_AMD
 + 0.116666666667 x_0_7_5_4_AMGN + 0.116666666667 x_0_7_5_4_ASML
 + 0.116666666667 x_0_7_5_4_DLTR + 0.116666666667 x_0_7_5_4_MTCH
 + 0.116666666667 x_0_7_5_4_NFLX + 0.116666666667 x_0_7_5_4_QCOM
 + 0.116666666667 x_0_7_5_4_SBUX + 0.116666666667 x_0_7_5_4_TSLA
 + 0.116666666667 x_0_7_5_4_VRTX + 0.116666666667 x_0_7_5_5_AMD
 + 0.116666666667 x_0_7_5_5_AMGN + 0.116666666667 x_0_7_5_5_ASML
 + 0.116666666667 x_0_7_5_5_DLTR + 0.116666666667 x_0_7_5_5_MTCH
 + 0.116666666667 x_0_7_5_5_NFLX + 0.116666666667 x_0_7_5_5_QCOM
 + 0.116666666667 x_0_7_5_5_SBUX + 0.116666666667 x_0_7_5_5_TSLA
 + 0.116666666667 x_0_7_5_5_VRTX + x_0_7_5_AMD + x_0_7_5_AMGN + x_0_7_5_ASML
 + x_0_7_5_DLTR + x_0_7_5_MTCH + x_0_7_5_NFLX + x_0_7_5_QCOM + x_0_7_5_SBUX
 + x_0_7_5_TSLA + x_0_7_5_VRTX >= 0
nnp_constr._in_0_7_5_0: nnp_0_7_5_0 + u_0_7_5 + x_0_7_5_0_AMD + x_0_7_5_0_AMGN
 + x_0_7_5_0_ASML + x_0_7_5_0_DLTR + x_0_7_5_0_MTCH + x_0_7_5_0_NFLX
 + x_0_7_5_0_QCOM + x_0_7_5_0_SBUX + x_0_7_5_0_TSLA + x_0_7_5_0_VRTX >= 0
nnp_constr._in_0_7_5_1: nnp_0_7_5_1 + u_0_7_5 + x_0_7_5_1_AMD + x_0_7_5_1_AMGN
 + x_0_7_5_1_ASML + x_0_7_5_1_DLTR + x_0_7_5_1_MTCH + x_0_7_5_1_NFLX
 + x_0_7_5_1_QCOM + x_0_7_5_1_SBUX + x_0_7_5_1_TSLA + x_0_7_5_1_VRTX >= 0
nnp_constr._in_0_7_5_2: nnp_0_7_5_2 + u_0_7_5 + x_0_7_5_2_AMD + x_0_7_5_2_AMGN
 + x_0_7_5_2_ASML + x_0_7_5_2_DLTR + x_0_7_5_2_MTCH + x_0_7_5_2_NFLX
 + x_0_7_5_2_QCOM + x_0_7_5_2_SBUX + x_0_7_5_2_TSLA + x_0_7_5_2_VRTX >= 0
nnp_constr._in_0_7_5_3: nnp_0_7_5_3 + u_0_7_5 + x_0_7_5_3_AMD + x_0_7_5_3_AMGN
 + x_0_7_5_3_ASML + x_0_7_5_3_DLTR + x_0_7_5_3_MTCH + x_0_7_5_3_NFLX
 + x_0_7_5_3_QCOM + x_0_7_5_3_SBUX + x_0_7_5_3_TSLA + x_0_7_5_3_VRTX >= 0
nnp_constr._in_0_7_5_4: nnp_0_7_5_4 + u_0_7_5 + x_0_7_5_4_AMD + x_0_7_5_4_AMGN
 + x_0_7_5_4_ASML + x_0_7_5_4_DLTR + x_0_7_5_4_MTCH + x_0_7_5_4_NFLX
 + x_0_7_5_4_QCOM + x_0_7_5_4_SBUX + x_0_7_5_4_TSLA + x_0_7_5_4_VRTX >= 0
nnp_constr._in_0_7_5_5: nnp_0_7_5_5 + u_0_7_5 + x_0_7_5_5_AMD + x_0_7_5_5_AMGN
 + x_0_7_5_5_ASML + x_0_7_5_5_DLTR + x_0_7_5_5_MTCH + x_0_7_5_5_NFLX
 + x_0_7_5_5_QCOM + x_0_7_5_5_SBUX + x_0_7_5_5_TSLA + x_0_7_5_5_VRTX >= 0
nnp_constr._in_0_7_6: nnp_0_7_6 - 0.5 nnp_0_7_6_0 - 0.5 nnp_0_7_6_1
 - 0.5 nnp_0_7_6_2 - 0.5 nnp_0_7_6_3 - 0.5 nnp_0_7_6_4 - 0.5 nnp_0_7_6_5
 + u_0_7 - 0.3 u_0_7_6 + 0.116666666667 x_0_7_6_0_AMD
 + 0.116666666667 x_0_7_6_0_AMGN + 0.116666666667 x_0_7_6_0_ASML
 + 0.116666666667 x_0_7_6_0_DLTR + 0.116666666667 x_0_7_6_0_MTCH
 + 0.116666666667 x_0_7_6_0_NFLX + 0.116666666667 x_0_7_6_0_QCOM
 + 0.116666666667 x_0_7_6_0_SBUX + 0.116666666667 x_0_7_6_0_TSLA
 + 0.116666666667 x_0_7_6_0_VRTX + 0.116666666667 x_0_7_6_1_AMD
 + 0.116666666667 x_0_7_6_1_AMGN + 0.116666666667 x_0_7_6_1_ASML
 + 0.116666666667 x_0_7_6_1_DLTR + 0.116666666667 x_0_7_6_1_MTCH
 + 0.116666666667 x_0_7_6_1_NFLX + 0.116666666667 x_0_7_6_1_QCOM
 + 0.116666666667 x_0_7_6_1_SBUX + 0.116666666667 x_0_7_6_1_TSLA
 + 0.116666666667 x_0_7_6_1_VRTX + 0.116666666667 x_0_7_6_2_AMD
 + 0.116666666667 x_0_7_6_2_AMGN + 0.116666666667 x_0_7_6_2_ASML
 + 0.116666666667 x_0_7_6_2_DLTR + 0.116666666667 x_0_7_6_2_MTCH
 + 0.116666666667 x_0_7_6_2_NFLX + 0.116666666667 x_0_7_6_2_QCOM
 + 0.116666666667 x_0_7_6_2_SBUX + 0.116666666667 x_0_7_6_2_TSLA
 + 0.116666666667 x_0_7_6_2_VRTX + 0.116666666667 x_0_7_6_3_AMD
 + 0.116666666667 x_0_7_6_3_AMGN + 0.116666666667 x_0_7_6_3_ASML
 + 0.116666666667 x_0_7_6_3_DLTR + 0.116666666667 x_0_7_6_3_MTCH
 + 0.116666666667 x_0_7_6_3_NFLX + 0.116666666667 x_0_7_6_3_QCOM
 + 0.116666666667 x_0_7_6_3_SBUX + 0.116666666667 x_0_7_6_3_TSLA
 + 0.116666666667 x_0_7_6_3_VRTX + 0.116666666667 x_0_7_6_4_AMD
 + 0.116666666667 x_0_7_6_4_AMGN + 0.116666666667 x_0_7_6_4_ASML
 + 0.116666666667 x_0_7_6_4_DLTR + 0.116666666667 x_0_7_6_4_MTCH
 + 0.116666666667 x_0_7_6_4_NFLX + 0.116666666667 x_0_7_6_4_QCOM
 + 0.116666666667 x_0_7_6_4_SBUX + 0.116666666667 x_0_7_6_4_TSLA
 + 0.116666666667 x_0_7_6_4_VRTX + 0.116666666667 x_0_7_6_5_AMD
 + 0.116666666667 x_0_7_6_5_AMGN + 0.116666666667 x_0_7_6_5_ASML
 + 0.116666666667 x_0_7_6_5_DLTR + 0.116666666667 x_0_7_6_5_MTCH
 + 0.116666666667 x_0_7_6_5_NFLX + 0.116666666667 x_0_7_6_5_QCOM
 + 0.116666666667 x_0_7_6_5_SBUX + 0.116666666667 x_0_7_6_5_TSLA
 + 0.116666666667 x_0_7_6_5_VRTX + x_0_7_6_AMD + x_0_7_6_AMGN + x_0_7_6_ASML
 + x_0_7_6_DLTR + x_0_7_6_MTCH + x_0_7_6_NFLX + x_0_7_6_QCOM + x_0_7_6_SBUX
 + x_0_7_6_TSLA + x_0_7_6_VRTX >= 0
nnp_constr._in_0_7_6_0: nnp_0_7_6_0 + u_0_7_6 + x_0_7_6_0_AMD + x_0_7_6_0_AMGN
 + x_0_7_6_0_ASML + x_0_7_6_0_DLTR + x_0_7_6_0_MTCH + x_0_7_6_0_NFLX
 + x_0_7_6_0_QCOM + x_0_7_6_0_SBUX + x_0_7_6_0_TSLA + x_0_7_6_0_VRTX >= 0
nnp_constr._in_0_7_6_1: nnp_0_7_6_1 + u_0_7_6 + x_0_7_6_1_AMD + x_0_7_6_1_AMGN
 + x_0_7_6_1_ASML + x_0_7_6_1_DLTR + x_0_7_6_1_MTCH + x_0_7_6_1_NFLX
 + x_0_7_6_1_QCOM + x_0_7_6_1_SBUX + x_0_7_6_1_TSLA + x_0_7_6_1_VRTX >= 0
nnp_constr._in_0_7_6_2: nnp_0_7_6_2 + u_0_7_6 + x_0_7_6_2_AMD + x_0_7_6_2_AMGN
 + x_0_7_6_2_ASML + x_0_7_6_2_DLTR + x_0_7_6_2_MTCH + x_0_7_6_2_NFLX
 + x_0_7_6_2_QCOM + x_0_7_6_2_SBUX + x_0_7_6_2_TSLA + x_0_7_6_2_VRTX >= 0
nnp_constr._in_0_7_6_3: nnp_0_7_6_3 + u_0_7_6 + x_0_7_6_3_AMD + x_0_7_6_3_AMGN
 + x_0_7_6_3_ASML + x_0_7_6_3_DLTR + x_0_7_6_3_MTCH + x_0_7_6_3_NFLX
 + x_0_7_6_3_QCOM + x_0_7_6_3_SBUX + x_0_7_6_3_TSLA + x_0_7_6_3_VRTX >= 0
nnp_constr._in_0_7_6_4: nnp_0_7_6_4 + u_0_7_6 + x_0_7_6_4_AMD + x_0_7_6_4_AMGN
 + x_0_7_6_4_ASML + x_0_7_6_4_DLTR + x_0_7_6_4_MTCH + x_0_7_6_4_NFLX
 + x_0_7_6_4_QCOM + x_0_7_6_4_SBUX + x_0_7_6_4_TSLA + x_0_7_6_4_VRTX >= 0
nnp_constr._in_0_7_6_5: nnp_0_7_6_5 + u_0_7_6 + x_0_7_6_5_AMD + x_0_7_6_5_AMGN
 + x_0_7_6_5_ASML + x_0_7_6_5_DLTR + x_0_7_6_5_MTCH + x_0_7_6_5_NFLX
 + x_0_7_6_5_QCOM + x_0_7_6_5_SBUX + x_0_7_6_5_TSLA + x_0_7_6_5_VRTX >= 0
nnp_constr._in_0_7_7: nnp_0_7_7 - 0.5 nnp_0_7_7_0 - 0.5 nnp_0_7_7_1
 - 0.5 nnp_0_7_7_2 - 0.5 nnp_0_7_7_3 - 0.5 nnp_0_7_7_4 - 0.5 nnp_0_7_7_5
 + u_0_7 - 0.3 u_0_7_7 + 0.116666666667 x_0_7_7_0_AMD
 + 0.116666666667 x_0_7_7_0_AMGN + 0.116666666667 x_0_7_7_0_ASML
 + 0.116666666667 x_0_7_7_0_DLTR + 0.116666666667 x_0_7_7_0_MTCH
 + 0.116666666667 x_0_7_7_0_NFLX + 0.116666666667 x_0_7_7_0_QCOM
 + 0.116666666667 x_0_7_7_0_SBUX + 0.116666666667 x_0_7_7_0_TSLA
 + 0.116666666667 x_0_7_7_0_VRTX + 0.116666666667 x_0_7_7_1_AMD
 + 0.116666666667 x_0_7_7_1_AMGN + 0.116666666667 x_0_7_7_1_ASML
 + 0.116666666667 x_0_7_7_1_DLTR + 0.116666666667 x_0_7_7_1_MTCH
 + 0.116666666667 x_0_7_7_1_NFLX + 0.116666666667 x_0_7_7_1_QCOM
 + 0.116666666667 x_0_7_7_1_SBUX + 0.116666666667 x_0_7_7_1_TSLA
 + 0.116666666667 x_0_7_7_1_VRTX + 0.116666666667 x_0_7_7_2_AMD
 + 0.116666666667 x_0_7_7_2_AMGN + 0.116666666667 x_0_7_7_2_ASML
 + 0.116666666667 x_0_7_7_2_DLTR + 0.116666666667 x_0_7_7_2_MTCH
 + 0.116666666667 x_0_7_7_2_NFLX + 0.116666666667 x_0_7_7_2_QCOM
 + 0.116666666667 x_0_7_7_2_SBUX + 0.116666666667 x_0_7_7_2_TSLA
 + 0.116666666667 x_0_7_7_2_VRTX + 0.116666666667 x_0_7_7_3_AMD
 + 0.116666666667 x_0_7_7_3_AMGN + 0.116666666667 x_0_7_7_3_ASML
 + 0.116666666667 x_0_7_7_3_DLTR + 0.116666666667 x_0_7_7_3_MTCH
 + 0.116666666667 x_0_7_7_3_NFLX + 0.116666666667 x_0_7_7_3_QCOM
 + 0.116666666667 x_0_7_7_3_SBUX + 0.116666666667 x_0_7_7_3_TSLA
 + 0.116666666667 x_0_7_7_3_VRTX + 0.116666666667 x_0_7_7_4_AMD
 + 0.116666666667 x_0_7_7_4_AMGN + 0.116666666667 x_0_7_7_4_ASML
 + 0.116666666667 x_0_7_7_4_DLTR + 0.116666666667 x_0_7_7_4_MTCH
 + 0.116666666667 x_0_7_7_4_NFLX + 0.116666666667 x_0_7_7_4_QCOM
 + 0.116666666667 x_0_7_7_4_SBUX + 0.116666666667 x_0_7_7_4_TSLA
 + 0.116666666667 x_0_7_7_4_VRTX + 0.116666666667 x_0_7_7_5_AMD
 + 0.116666666667 x_0_7_7_5_AMGN + 0.116666666667 x_0_7_7_5_ASML
 + 0.116666666667 x_0_7_7_5_DLTR + 0.116666666667 x_0_7_7_5_MTCH
 + 0.116666666667 x_0_7_7_5_NFLX + 0.116666666667 x_0_7_7_5_QCOM
 + 0.116666666667 x_0_7_7_5_SBUX + 0.116666666667 x_0_7_7_5_TSLA
 + 0.116666666667 x_0_7_7_5_VRTX + x_0_7_7_AMD + x_0_7_7_AMGN + x_0_7_7_ASML
 + x_0_7_7_DLTR + x_0_7_7_MTCH + x_0_7_7_NFLX + x_0_7_7_QCOM + x_0_7_7_SBUX
 + x_0_7_7_TSLA + x_0_7_7_VRTX >= 0
nnp_constr._in_0_7_7_0: nnp_0_7_7_0 + u_0_7_7 + x_0_7_7_0_AMD + x_0_7_7_0_AMGN
 + x_0_7_7_0_ASML + x_0_7_7_0_DLTR + x_0_7_7_0_MTCH + x_0_7_7_0_NFLX
 + x_0_7_7_0_QCOM + x_0_7_7_0_SBUX + x_0_7_7_0_TSLA + x_0_7_7_0_VRTX >= 0
nnp_constr._in_0_7_7_1: nnp_0_7_7_1 + u_0_7_7 + x_0_7_7_1_AMD + x_0_7_7_1_AMGN
 + x_0_7_7_1_ASML + x_0_7_7_1_DLTR + x_0_7_7_1_MTCH + x_0_7_7_1_NFLX
 + x_0_7_7_1_QCOM + x_0_7_7_1_SBUX + x_0_7_7_1_TSLA + x_0_7_7_1_VRTX >= 0
nnp_constr._in_0_7_7_2: nnp_0_7_7_2 + u_0_7_7 + x_0_7_7_2_AMD + x_0_7_7_2_AMGN
 + x_0_7_7_2_ASML + x_0_7_7_2_DLTR + x_0_7_7_2_MTCH + x_0_7_7_2_NFLX
 + x_0_7_7_2_QCOM + x_0_7_7_2_SBUX + x_0_7_7_2_TSLA + x_0_7_7_2_VRTX >= 0
nnp_constr._in_0_7_7_3: nnp_0_7_7_3 + u_0_7_7 + x_0_7_7_3_AMD + x_0_7_7_3_AMGN
 + x_0_7_7_3_ASML + x_0_7_7_3_DLTR + x_0_7_7_3_MTCH + x_0_7_7_3_NFLX
 + x_0_7_7_3_QCOM + x_0_7_7_3_SBUX + x_0_7_7_3_TSLA + x_0_7_7_3_VRTX >= 0
nnp_constr._in_0_7_7_4: nnp_0_7_7_4 + u_0_7_7 + x_0_7_7_4_AMD + x_0_7_7_4_AMGN
 + x_0_7_7_4_ASML + x_0_7_7_4_DLTR + x_0_7_7_4_MTCH + x_0_7_7_4_NFLX
 + x_0_7_7_4_QCOM + x_0_7_7_4_SBUX + x_0_7_7_4_TSLA + x_0_7_7_4_VRTX >= 0
nnp_constr._in_0_7_7_5: nnp_0_7_7_5 + u_0_7_7 + x_0_7_7_5_AMD + x_0_7_7_5_AMGN
 + x_0_7_7_5_ASML + x_0_7_7_5_DLTR + x_0_7_7_5_MTCH + x_0_7_7_5_NFLX
 + x_0_7_7_5_QCOM + x_0_7_7_5_SBUX + x_0_7_7_5_TSLA + x_0_7_7_5_VRTX >= 0
nnp_constr._in_0_8: nnp_0_8 - 0.375 nnp_0_8_0 - 0.04375 nnp_0_8_0_0
 - 0.04375 nnp_0_8_0_1 - 0.04375 nnp_0_8_0_2 - 0.04375 nnp_0_8_0_3
 - 0.04375 nnp_0_8_0_4 - 0.04375 nnp_0_8_0_5 - 0.375 nnp_0_8_1
 - 0.04375 nnp_0_8_1_0 - 0.04375 nnp_0_8_1_1 - 0.04375 nnp_0_8_1_2
 - 0.04375 nnp_0_8_1_3 - 0.04375 nnp_0_8_1_4 - 0.04375 nnp_0_8_1_5
 - 0.375 nnp_0_8_2 - 0.04375 nnp_0_8_2_0 - 0.04375 nnp_0_8_2_1
 - 0.04375 nnp_0_8_2_2 - 0.04375 nnp_0_8_2_3 - 0.04375 nnp_0_8_2_4
 - 0.04375 nnp_0_8_2_5 - 0.375 nnp_0_8_3 - 0.04375 nnp_0_8_3_0
 - 0.04375 nnp_0_8_3_1 - 0.04375 nnp_0_8_3_2 - 0.04375 nnp_0_8_3_3
 - 0.04375 nnp_0_8_3_4 - 0.04375 nnp_0_8_3_5 - 0.375 nnp_0_8_4
 - 0.04375 nnp_0_8_4_0 - 0.04375 nnp_0_8_4_1 - 0.04375 nnp_0_8_4_2
 - 0.04375 nnp_0_8_4_3 - 0.04375 nnp_0_8_4_4 - 0.04375 nnp_0_8_4_5
 - 0.375 nnp_0_8_5 - 0.04375 nnp_0_8_5_0 - 0.04375 nnp_0_8_5_1
 - 0.04375 nnp_0_8_5_2 - 0.04375 nnp_0_8_5_3 - 0.04375 nnp_0_8_5_4
 - 0.04375 nnp_0_8_5_5 - 0.375 nnp_0_8_6 - 0.04375 nnp_0_8_6_0
 - 0.04375 nnp_0_8_6_1 - 0.04375 nnp_0_8_6_2 - 0.04375 nnp_0_8_6_3
 - 0.04375 nnp_0_8_6_4 - 0.04375 nnp_0_8_6_5 - 0.375 nnp_0_8_7
 - 0.04375 nnp_0_8_7_0 - 0.04375 nnp_0_8_7_1 - 0.04375 nnp_0_8_7_2
 - 0.04375 nnp_0_8_7_3 - 0.04375 nnp_0_8_7_4 - 0.04375 nnp_0_8_7_5 + u_0
 - 0.3 u_0_8 - 0.02625 u_0_8_0 - 0.02625 u_0_8_1 - 0.02625 u_0_8_2
 - 0.02625 u_0_8_3 - 0.02625 u_0_8_4 - 0.02625 u_0_8_5 - 0.02625 u_0_8_6
 - 0.02625 u_0_8_7 + 0.0102083333333 x_0_8_0_0_AMD
 + 0.0102083333333 x_0_8_0_0_AMGN + 0.0102083333333 x_0_8_0_0_ASML
 + 0.0102083333333 x_0_8_0_0_DLTR + 0.0102083333333 x_0_8_0_0_MTCH
 + 0.0102083333333 x_0_8_0_0_NFLX + 0.0102083333333 x_0_8_0_0_QCOM
 + 0.0102083333333 x_0_8_0_0_SBUX + 0.0102083333333 x_0_8_0_0_TSLA
 + 0.0102083333333 x_0_8_0_0_VRTX + 0.0102083333333 x_0_8_0_1_AMD
 + 0.0102083333333 x_0_8_0_1_AMGN + 0.0102083333333 x_0_8_0_1_ASML
 + 0.0102083333333 x_0_8_0_1_DLTR + 0.0102083333333 x_0_8_0_1_MTCH
 + 0.0102083333333 x_0_8_0_1_NFLX + 0.0102083333333 x_0_8_0_1_QCOM
 + 0.0102083333333 x_0_8_0_1_SBUX + 0.0102083333333 x_0_8_0_1_TSLA
 + 0.0102083333333 x_0_8_0_1_VRTX + 0.0102083333333 x_0_8_0_2_AMD
 + 0.0102083333333 x_0_8_0_2_AMGN + 0.0102083333333 x_0_8_0_2_ASML
 + 0.0102083333333 x_0_8_0_2_DLTR + 0.0102083333333 x_0_8_0_2_MTCH
 + 0.0102083333333 x_0_8_0_2_NFLX + 0.0102083333333 x_0_8_0_2_QCOM
 + 0.0102083333333 x_0_8_0_2_SBUX + 0.0102083333333 x_0_8_0_2_TSLA
 + 0.0102083333333 x_0_8_0_2_VRTX + 0.0102083333333 x_0_8_0_3_AMD
 + 0.0102083333333 x_0_8_0_3_AMGN + 0.0102083333333 x_0_8_0_3_ASML
 + 0.0102083333333 x_0_8_0_3_DLTR + 0.0102083333333 x_0_8_0_3_MTCH
 + 0.0102083333333 x_0_8_0_3_NFLX + 0.0102083333333 x_0_8_0_3_QCOM
 + 0.0102083333333 x_0_8_0_3_SBUX + 0.0102083333333 x_0_8_0_3_TSLA
 + 0.0102083333333 x_0_8_0_3_VRTX + 0.0102083333333 x_0_8_0_4_AMD
 + 0.0102083333333 x_0_8_0_4_AMGN + 0.0102083333333 x_0_8_0_4_ASML
 + 0.0102083333333 x_0_8_0_4_DLTR + 0.0102083333333 x_0_8_0_4_MTCH
 + 0.0102083333333 x_0_8_0_4_NFLX + 0.0102083333333 x_0_8_0_4_QCOM
 + 0.0102083333333 x_0_8_0_4_SBUX + 0.0102083333333 x_0_8_0_4_TSLA
 + 0.0102083333333 x_0_8_0_4_VRTX + 0.0102083333333 x_0_8_0_5_AMD
 + 0.0102083333333 x_0_8_0_5_AMGN + 0.0102083333333 x_0_8_0_5_ASML
 + 0.0102083333333 x_0_8_0_5_DLTR + 0.0102083333333 x_0_8_0_5_MTCH
 + 0.0102083333333 x_0_8_0_5_NFLX + 0.0102083333333 x_0_8_0_5_QCOM
 + 0.0102083333333 x_0_8_0_5_SBUX + 0.0102083333333 x_0_8_0_5_TSLA
 + 0.0102083333333 x_0_8_0_5_VRTX + 0.0875 x_0_8_0_AMD + 0.0875 x_0_8_0_AMGN
 + 0.0875 x_0_8_0_ASML + 0.0875 x_0_8_0_DLTR + 0.0875 x_0_8_0_MTCH
 + 0.0875 x_0_8_0_NFLX + 0.0875 x_0_8_0_QCOM + 0.0875 x_0_8_0_SBUX
 + 0.0875 x_0_8_0_TSLA + 0.0875 x_0_8_0_VRTX + 0.0102083333333 x_0_8_1_0_AMD
 + 0.0102083333333 x_0_8_1_0_AMGN + 0.0102083333333 x_0_8_1_0_ASML
 + 0.0102083333333 x_0_8_1_0_DLTR + 0.0102083333333 x_0_8_1_0_MTCH
 + 0.0102083333333 x_0_8_1_0_NFLX + 0.0102083333333 x_0_8_1_0_QCOM
 + 0.0102083333333 x_0_8_1_0_SBUX + 0.0102083333333 x_0_8_1_0_TSLA
 + 0.0102083333333 x_0_8_1_0_VRTX + 0.0102083333333 x_0_8_1_1_AMD
 + 0.0102083333333 x_0_8_1_1_AMGN + 0.0102083333333 x_0_8_1_1_ASML
 + 0.0102083333333 x_0_8_1_1_DLTR + 0.0102083333333 x_0_8_1_1_MTCH
 + 0.0102083333333 x_0_8_1_1_NFLX + 0.0102083333333 x_0_8_1_1_QCOM
 + 0.0102083333333 x_0_8_1_1_SBUX + 0.0102083333333 x_0_8_1_1_TSLA
 + 0.0102083333333 x_0_8_1_1_VRTX + 0.0102083333333 x_0_8_1_2_AMD
 + 0.0102083333333 x_0_8_1_2_AMGN + 0.0102083333333 x_0_8_1_2_ASML
 + 0.0102083333333 x_0_8_1_2_DLTR + 0.0102083333333 x_0_8_1_2_MTCH
 + 0.0102083333333 x_0_8_1_2_NFLX + 0.0102083333333 x_0_8_1_2_QCOM
 + 0.0102083333333 x_0_8_1_2_SBUX + 0.0102083333333 x_0_8_1_2_TSLA
 + 0.0102083333333 x_0_8_1_2_VRTX + 0.0102083333333 x_0_8_1_3_AMD
 + 0.0102083333333 x_0_8_1_3_AMGN + 0.0102083333333 x_0_8_1_3_ASML
 + 0.0102083333333 x_0_8_1_3_DLTR + 0.0102083333333 x_0_8_1_3_MTCH
 + 0.0102083333333 x_0_8_1_3_NFLX + 0.0102083333333 x_0_8_1_3_QCOM
 + 0.0102083333333 x_0_8_1_3_SBUX + 0.0102083333333 x_0_8_1_3_TSLA
 + 0.0102083333333 x_0_8_1_3_VRTX + 0.0102083333333 x_0_8_1_4_AMD
 + 0.0102083333333 x_0_8_1_4_AMGN + 0.0102083333333 x_0_8_1_4_ASML
 + 0.0102083333333 x_0_8_1_4_DLTR + 0.0102083333333 x_0_8_1_4_MTCH
 + 0.0102083333333 x_0_8_1_4_NFLX + 0.0102083333333 x_0_8_1_4_QCOM
 + 0.0102083333333 x_0_8_1_4_SBUX + 0.0102083333333 x_0_8_1_4_TSLA
 + 0.0102083333333 x_0_8_1_4_VRTX + 0.0102083333333 x_0_8_1_5_AMD
 + 0.0102083333333 x_0_8_1_5_AMGN + 0.0102083333333 x_0_8_1_5_ASML
 + 0.0102083333333 x_0_8_1_5_DLTR + 0.0102083333333 x_0_8_1_5_MTCH
 + 0.0102083333333 x_0_8_1_5_NFLX + 0.0102083333333 x_0_8_1_5_QCOM
 + 0.0102083333333 x_0_8_1_5_SBUX + 0.0102083333333 x_0_8_1_5_TSLA
 + 0.0102083333333 x_0_8_1_5_VRTX + 0.0875 x_0_8_1_AMD + 0.0875 x_0_8_1_AMGN
 + 0.0875 x_0_8_1_ASML + 0.0875 x_0_8_1_DLTR + 0.0875 x_0_8_1_MTCH
 + 0.0875 x_0_8_1_NFLX + 0.0875 x_0_8_1_QCOM + 0.0875 x_0_8_1_SBUX
 + 0.0875 x_0_8_1_TSLA + 0.0875 x_0_8_1_VRTX + 0.0102083333333 x_0_8_2_0_AMD
 + 0.0102083333333 x_0_8_2_0_AMGN + 0.0102083333333 x_0_8_2_0_ASML
 + 0.0102083333333 x_0_8_2_0_DLTR + 0.0102083333333 x_0_8_2_0_MTCH
 + 0.0102083333333 x_0_8_2_0_NFLX + 0.0102083333333 x_0_8_2_0_QCOM
 + 0.0102083333333 x_0_8_2_0_SBUX + 0.0102083333333 x_0_8_2_0_TSLA
 + 0.0102083333333 x_0_8_2_0_VRTX + 0.0102083333333 x_0_8_2_1_AMD
 + 0.0102083333333 x_0_8_2_1_AMGN + 0.0102083333333 x_0_8_2_1_ASML
 + 0.0102083333333 x_0_8_2_1_DLTR + 0.0102083333333 x_0_8_2_1_MTCH
 + 0.0102083333333 x_0_8_2_1_NFLX + 0.0102083333333 x_0_8_2_1_QCOM
 + 0.0102083333333 x_0_8_2_1_SBUX + 0.0102083333333 x_0_8_2_1_TSLA
 + 0.0102083333333 x_0_8_2_1_VRTX + 0.0102083333333 x_0_8_2_2_AMD
 + 0.0102083333333 x_0_8_2_2_AMGN + 0.0102083333333 x_0_8_2_2_ASML
 + 0.0102083333333 x_0_8_2_2_DLTR + 0.0102083333333 x_0_8_2_2_MTCH
 + 0.0102083333333 x_0_8_2_2_NFLX + 0.0102083333333 x_0_8_2_2_QCOM
 + 0.0102083333333 x_0_8_2_2_SBUX + 0.0102083333333 x_0_8_2_2_TSLA
 + 0.0102083333333 x_0_8_2_2_VRTX + 0.0102083333333 x_0_8_2_3_AMD
 + 0.0102083333333 x_0_8_2_3_AMGN + 0.0102083333333 x_0_8_2_3_ASML
 + 0.0102083333333 x_0_8_2_3_DLTR + 0.0102083333333 x_0_8_2_3_MTCH
 + 0.0102083333333 x_0_8_2_3_NFLX + 0.0102083333333 x_0_8_2_3_QCOM
 + 0.0102083333333 x_0_8_2_3_SBUX + 0.0102083333333 x_0_8_2_3_TSLA
 + 0.0102083333333 x_0_8_2_3_VRTX + 0.0102083333333 x_0_8_2_4_AMD
 + 0.0102083333333 x_0_8_2_4_AMGN + 0.0102083333333 x_0_8_2_4_ASML
 + 0.0102083333333 x_0_8_2_4_DLTR + 0.0102083333333 x_0_8_2_4_MTCH
 + 0.0102083333333 x_0_8_2_4_NFLX + 0.0102083333333 x_0_8_2_4_QCOM
 + 0.0102083333333 x_0_8_2_4_SBUX + 0.0102083333333 x_0_8_2_4_TSLA
 + 0.0102083333333 x_0_8_2_4_VRTX + 0.0102083333333 x_0_8_2_5_AMD
 + 0.0102083333333 x_0_8_2_5_AMGN + 0.0102083333333 x_0_8_2_5_ASML
 + 0.0102083333333 x_0_8_2_5_DLTR + 0.0102083333333 x_0_8_2_5_MTCH
 + 0.0102083333333 x_0_8_2_5_NFLX + 0.0102083333333 x_0_8_2_5_QCOM
 + 0.0102083333333 x_0_8_2_5_SBUX + 0.0102083333333 x_0_8_2_5_TSLA
 + 0.0102083333333 x_0_8_2_5_VRTX + 0.0875 x_0_8_2_AMD + 0.0875 x_0_8_2_AMGN
 + 0.0875 x_0_8_2_ASML + 0.0875 x_0_8_2_DLTR + 0.0875 x_0_8_2_MTCH
 + 0.0875 x_0_8_2_NFLX + 0.0875 x_0_8_2_QCOM + 0.0875 x_0_8_2_SBUX
 + 0.0875 x_0_8_2_TSLA + 0.0875 x_0_8_2_VRTX + 0.0102083333333 x_0_8_3_0_AMD
 + 0.0102083333333 x_0_8_3_0_AMGN + 0.0102083333333 x_0_8_3_0_ASML
 + 0.0102083333333 x_0_8_3_0_DLTR + 0.0102083333333 x_0_8_3_0_MTCH
 + 0.0102083333333 x_0_8_3_0_NFLX + 0.0102083333333 x_0_8_3_0_QCOM
 + 0.0102083333333 x_0_8_3_0_SBUX + 0.0102083333333 x_0_8_3_0_TSLA
 + 0.0102083333333 x_0_8_3_0_VRTX + 0.0102083333333 x_0_8_3_1_AMD
 + 0.0102083333333 x_0_8_3_1_AMGN + 0.0102083333333 x_0_8_3_1_ASML
 + 0.0102083333333 x_0_8_3_1_DLTR + 0.0102083333333 x_0_8_3_1_MTCH
 + 0.0102083333333 x_0_8_3_1_NFLX + 0.0102083333333 x_0_8_3_1_QCOM
 + 0.0102083333333 x_0_8_3_1_SBUX + 0.0102083333333 x_0_8_3_1_TSLA
 + 0.0102083333333 x_0_8_3_1_VRTX + 0.0102083333333 x_0_8_3_2_AMD
 + 0.0102083333333 x_0_8_3_2_AMGN + 0.0102083333333 x_0_8_3_2_ASML
 + 0.0102083333333 x_0_8_3_2_DLTR + 0.0102083333333 x_0_8_3_2_MTCH
 + 0.0102083333333 x_0_8_3_2_NFLX + 0.0102083333333 x_0_8_3_2_QCOM
 + 0.0102083333333 x_0_8_3_2_SBUX + 0.0102083333333 x_0_8_3_2_TSLA
 + 0.0102083333333 x_0_8_3_2_VRTX + 0.0102083333333 x_0_8_3_3_AMD
 + 0.0102083333333 x_0_8_3_3_AMGN + 0.0102083333333 x_0_8_3_3_ASML
 + 0.0102083333333 x_0_8_3_3_DLTR + 0.0102083333333 x_0_8_3_3_MTCH
 + 0.0102083333333 x_0_8_3_3_NFLX + 0.0102083333333 x_0_8_3_3_QCOM
 + 0.0102083333333 x_0_8_3_3_SBUX + 0.0102083333333 x_0_8_3_3_TSLA
 + 0.0102083333333 x_0_8_3_3_VRTX + 0.0102083333333 x_0_8_3_4_AMD
 + 0.0102083333333 x_0_8_3_4_AMGN + 0.0102083333333 x_0_8_3_4_ASML
 + 0.0102083333333 x_0_8_3_4_DLTR + 0.0102083333333 x_0_8_3_4_MTCH
 + 0.0102083333333 x_0_8_3_4_NFLX + 0.0102083333333 x_0_8_3_4_QCOM
 + 0.0102083333333 x_0_8_3_4_SBUX + 0.0102083333333 x_0_8_3_4_TSLA
 + 0.0102083333333 x_0_8_3_4_VRTX + 0.0102083333333 x_0_8_3_5_AMD
 + 0.0102083333333 x_0_8_3_5_AMGN + 0.0102083333333 x_0_8_3_5_ASML
 + 0.0102083333333 x_0_8_3_5_DLTR + 0.0102083333333 x_0_8_3_5_MTCH
 + 0.0102083333333 x_0_8_3_5_NFLX + 0.0102083333333 x_0_8_3_5_QCOM
 + 0.0102083333333 x_0_8_3_5_SBUX + 0.0102083333333 x_0_8_3_5_TSLA
 + 0.0102083333333 x_0_8_3_5_VRTX + 0.0875 x_0_8_3_AMD + 0.0875 x_0_8_3_AMGN
 + 0.0875 x_0_8_3_ASML + 0.0875 x_0_8_3_DLTR + 0.0875 x_0_8_3_MTCH
 + 0.0875 x_0_8_3_NFLX + 0.0875 x_0_8_3_QCOM + 0.0875 x_0_8_3_SBUX
 + 0.0875 x_0_8_3_TSLA + 0.0875 x_0_8_3_VRTX + 0.0102083333333 x_0_8_4_0_AMD
 + 0.0102083333333 x_0_8_4_0_AMGN + 0.0102083333333 x_0_8_4_0_ASML
 + 0.0102083333333 x_0_8_4_0_DLTR + 0.0102083333333 x_0_8_4_0_MTCH
 + 0.0102083333333 x_0_8_4_0_NFLX + 0.0102083333333 x_0_8_4_0_QCOM
 + 0.0102083333333 x_0_8_4_0_SBUX + 0.0102083333333 x_0_8_4_0_TSLA
 + 0.0102083333333 x_0_8_4_0_VRTX + 0.0102083333333 x_0_8_4_1_AMD
 + 0.0102083333333 x_0_8_4_1_AMGN + 0.0102083333333 x_0_8_4_1_ASML
 + 0.0102083333333 x_0_8_4_1_DLTR + 0.0102083333333 x_0_8_4_1_MTCH
 + 0.0102083333333 x_0_8_4_1_NFLX + 0.0102083333333 x_0_8_4_1_QCOM
 + 0.0102083333333 x_0_8_4_1_SBUX + 0.0102083333333 x_0_8_4_1_TSLA
 + 0.0102083333333 x_0_8_4_1_VRTX + 0.0102083333333 x_0_8_4_2_AMD
 + 0.0102083333333 x_0_8_4_2_AMGN + 0.0102083333333 x_0_8_4_2_ASML
 + 0.0102083333333 x_0_8_4_2_DLTR + 0.0102083333333 x_0_8_4_2_MTCH
 + 0.0102083333333 x_0_8_4_2_NFLX + 0.0102083333333 x_0_8_4_2_QCOM
 + 0.0102083333333 x_0_8_4_2_SBUX + 0.0102083333333 x_0_8_4_2_TSLA
 + 0.0102083333333 x_0_8_4_2_VRTX + 0.0102083333333 x_0_8_4_3_AMD
 + 0.0102083333333 x_0_8_4_3_AMGN + 0.0102083333333 x_0_8_4_3_ASML
 + 0.0102083333333 x_0_8_4_3_DLTR + 0.0102083333333 x_0_8_4_3_MTCH
 + 0.0102083333333 x_0_8_4_3_NFLX + 0.0102083333333 x_0_8_4_3_QCOM
 + 0.0102083333333 x_0_8_4_3_SBUX + 0.0102083333333 x_0_8_4_3_TSLA
 + 0.0102083333333 x_0_8_4_3_VRTX + 0.0102083333333 x_0_8_4_4_AMD
 + 0.0102083333333 x_0_8_4_4_AMGN + 0.0102083333333 x_0_8_4_4_ASML
 + 0.0102083333333 x_0_8_4_4_DLTR + 0.0102083333333 x_0_8_4_4_MTCH
 + 0.0102083333333 x_0_8_4_4_NFLX + 0.0102083333333 x_0_8_4_4_QCOM
 + 0.0102083333333 x_0_8_4_4_SBUX + 0.0102083333333 x_0_8_4_4_TSLA
 + 0.0102083333333 x_0_8_4_4_VRTX + 0.0102083333333 x_0_8_4_5_AMD
 + 0.0102083333333 x_0_8_4_5_AMGN + 0.0102083333333 x_0_8_4_5_ASML
 + 0.0102083333333 x_0_8_4_5_DLTR + 0.0102083333333 x_0_8_4_5_MTCH
 + 0.0102083333333 x_0_8_4_5_NFLX + 0.0102083333333 x_0_8_4_5_QCOM
 + 0.0102083333333 x_0_8_4_5_SBUX + 0.0102083333333 x_0_8_4_5_TSLA
 + 0.0102083333333 x_0_8_4_5_VRTX + 0.0875 x_0_8_4_AMD + 0.0875 x_0_8_4_AMGN
 + 0.0875 x_0_8_4_ASML + 0.0875 x_0_8_4_DLTR + 0.0875 x_0_8_4_MTCH
 + 0.0875 x_0_8_4_NFLX + 0.0875 x_0_8_4_QCOM + 0.0875 x_0_8_4_SBUX
 + 0.0875 x_0_8_4_TSLA + 0.0875 x_0_8_4_VRTX + 0.0102083333333 x_0_8_5_0_AMD
 + 0.0102083333333 x_0_8_5_0_AMGN + 0.0102083333333 x_0_8_5_0_ASML
 + 0.0102083333333 x_0_8_5_0_DLTR + 0.0102083333333 x_0_8_5_0_MTCH
 + 0.0102083333333 x_0_8_5_0_NFLX + 0.0102083333333 x_0_8_5_0_QCOM
 + 0.0102083333333 x_0_8_5_0_SBUX + 0.0102083333333 x_0_8_5_0_TSLA
 + 0.0102083333333 x_0_8_5_0_VRTX + 0.0102083333333 x_0_8_5_1_AMD
 + 0.0102083333333 x_0_8_5_1_AMGN + 0.0102083333333 x_0_8_5_1_ASML
 + 0.0102083333333 x_0_8_5_1_DLTR + 0.0102083333333 x_0_8_5_1_MTCH
 + 0.0102083333333 x_0_8_5_1_NFLX + 0.0102083333333 x_0_8_5_1_QCOM
 + 0.0102083333333 x_0_8_5_1_SBUX + 0.0102083333333 x_0_8_5_1_TSLA
 + 0.0102083333333 x_0_8_5_1_VRTX + 0.0102083333333 x_0_8_5_2_AMD
 + 0.0102083333333 x_0_8_5_2_AMGN + 0.0102083333333 x_0_8_5_2_ASML
 + 0.0102083333333 x_0_8_5_2_DLTR + 0.0102083333333 x_0_8_5_2_MTCH
 + 0.0102083333333 x_0_8_5_2_NFLX + 0.0102083333333 x_0_8_5_2_QCOM
 + 0.0102083333333 x_0_8_5_2_SBUX + 0.0102083333333 x_0_8_5_2_TSLA
 + 0.0102083333333 x_0_8_5_2_VRTX + 0.0102083333333 x_0_8_5_3_AMD
 + 0.0102083333333 x_0_8_5_3_AMGN + 0.0102083333333 x_0_8_5_3_ASML
 + 0.0102083333333 x_0_8_5_3_DLTR + 0.0102083333333 x_0_8_5_3_MTCH
 + 0.0102083333333 x_0_8_5_3_NFLX + 0.0102083333333 x_0_8_5_3_QCOM
 + 0.0102083333333 x_0_8_5_3_SBUX + 0.0102083333333 x_0_8_5_3_TSLA
 + 0.0102083333333 x_0_8_5_3_VRTX + 0.0102083333333 x_0_8_5_4_AMD
 + 0.0102083333333 x_0_8_5_4_AMGN + 0.0102083333333 x_0_8_5_4_ASML
 + 0.0102083333333 x_0_8_5_4_DLTR + 0.0102083333333 x_0_8_5_4_MTCH
 + 0.0102083333333 x_0_8_5_4_NFLX + 0.0102083333333 x_0_8_5_4_QCOM
 + 0.0102083333333 x_0_8_5_4_SBUX + 0.0102083333333 x_0_8_5_4_TSLA
 + 0.0102083333333 x_0_8_5_4_VRTX + 0.0102083333333 x_0_8_5_5_AMD
 + 0.0102083333333 x_0_8_5_5_AMGN + 0.0102083333333 x_0_8_5_5_ASML
 + 0.0102083333333 x_0_8_5_5_DLTR + 0.0102083333333 x_0_8_5_5_MTCH
 + 0.0102083333333 x_0_8_5_5_NFLX + 0.0102083333333 x_0_8_5_5_QCOM
 + 0.0102083333333 x_0_8_5_5_SBUX + 0.0102083333333 x_0_8_5_5_TSLA
 + 0.0102083333333 x_0_8_5_5_VRTX + 0.0875 x_0_8_5_AMD + 0.0875 x_0_8_5_AMGN
 + 0.0875 x_0_8_5_ASML + 0.0875 x_0_8_5_DLTR + 0.0875 x_0_8_5_MTCH
 + 0.0875 x_0_8_5_NFLX + 0.0875 x_0_8_5_QCOM + 0.0875 x_0_8_5_SBUX
 + 0.0875 x_0_8_5_TSLA + 0.0875 x_0_8_5_VRTX + 0.0102083333333 x_0_8_6_0_AMD
 + 0.0102083333333 x_0_8_6_0_AMGN + 0.0102083333333 x_0_8_6_0_ASML
 + 0.0102083333333 x_0_8_6_0_DLTR + 0.0102083333333 x_0_8_6_0_MTCH
 + 0.0102083333333 x_0_8_6_0_NFLX + 0.0102083333333 x_0_8_6_0_QCOM
 + 0.0102083333333 x_0_8_6_0_SBUX + 0.0102083333333 x_0_8_6_0_TSLA
 + 0.0102083333333 x_0_8_6_0_VRTX + 0.0102083333333 x_0_8_6_1_AMD
 + 0.0102083333333 x_0_8_6_1_AMGN + 0.0102083333333 x_0_8_6_1_ASML
 + 0.0102083333333 x_0_8_6_1_DLTR + 0.0102083333333 x_0_8_6_1_MTCH
 + 0.0102083333333 x_0_8_6_1_NFLX + 0.0102083333333 x_0_8_6_1_QCOM
 + 0.0102083333333 x_0_8_6_1_SBUX + 0.0102083333333 x_0_8_6_1_TSLA
 + 0.0102083333333 x_0_8_6_1_VRTX + 0.0102083333333 x_0_8_6_2_AMD
 + 0.0102083333333 x_0_8_6_2_AMGN + 0.0102083333333 x_0_8_6_2_ASML
 + 0.0102083333333 x_0_8_6_2_DLTR + 0.0102083333333 x_0_8_6_2_MTCH
 + 0.0102083333333 x_0_8_6_2_NFLX + 0.0102083333333 x_0_8_6_2_QCOM
 + 0.0102083333333 x_0_8_6_2_SBUX + 0.0102083333333 x_0_8_6_2_TSLA
 + 0.0102083333333 x_0_8_6_2_VRTX + 0.0102083333333 x_0_8_6_3_AMD
 + 0.0102083333333 x_0_8_6_3_AMGN + 0.0102083333333 x_0_8_6_3_ASML
 + 0.0102083333333 x_0_8_6_3_DLTR + 0.0102083333333 x_0_8_6_3_MTCH
 + 0.0102083333333 x_0_8_6_3_NFLX + 0.0102083333333 x_0_8_6_3_QCOM
 + 0.0102083333333 x_0_8_6_3_SBUX + 0.0102083333333 x_0_8_6_3_TSLA
 + 0.0102083333333 x_0_8_6_3_VRTX + 0.0102083333333 x_0_8_6_4_AMD
 + 0.0102083333333 x_0_8_6_4_AMGN + 0.0102083333333 x_0_8_6_4_ASML
 + 0.0102083333333 x_0_8_6_4_DLTR + 0.0102083333333 x_0_8_6_4_MTCH
 + 0.0102083333333 x_0_8_6_4_NFLX + 0.0102083333333 x_0_8_6_4_QCOM
 + 0.0102083333333 x_0_8_6_4_SBUX + 0.0102083333333 x_0_8_6_4_TSLA
 + 0.0102083333333 x_0_8_6_4_VRTX + 0.0102083333333 x_0_8_6_5_AMD
 + 0.0102083333333 x_0_8_6_5_AMGN + 0.0102083333333 x_0_8_6_5_ASML
 + 0.0102083333333 x_0_8_6_5_DLTR + 0.0102083333333 x_0_8_6_5_MTCH
 + 0.0102083333333 x_0_8_6_5_NFLX + 0.0102083333333 x_0_8_6_5_QCOM
 + 0.0102083333333 x_0_8_6_5_SBUX + 0.0102083333333 x_0_8_6_5_TSLA
 + 0.0102083333333 x_0_8_6_5_VRTX + 0.0875 x_0_8_6_AMD + 0.0875 x_0_8_6_AMGN
 + 0.0875 x_0_8_6_ASML + 0.0875 x_0_8_6_DLTR + 0.0875 x_0_8_6_MTCH
 + 0.0875 x_0_8_6_NFLX + 0.0875 x_0_8_6_QCOM + 0.0875 x_0_8_6_SBUX
 + 0.0875 x_0_8_6_TSLA + 0.0875 x_0_8_6_VRTX + 0.0102083333333 x_0_8_7_0_AMD
 + 0.0102083333333 x_0_8_7_0_AMGN + 0.0102083333333 x_0_8_7_0_ASML
 + 0.0102083333333 x_0_8_7_0_DLTR + 0.0102083333333 x_0_8_7_0_MTCH
 + 0.0102083333333 x_0_8_7_0_NFLX + 0.0102083333333 x_0_8_7_0_QCOM
 + 0.0102083333333 x_0_8_7_0_SBUX + 0.0102083333333 x_0_8_7_0_TSLA
 + 0.0102083333333 x_0_8_7_0_VRTX + 0.0102083333333 x_0_8_7_1_AMD
 + 0.0102083333333 x_0_8_7_1_AMGN + 0.0102083333333 x_0_8_7_1_ASML
 + 0.0102083333333 x_0_8_7_1_DLTR + 0.0102083333333 x_0_8_7_1_MTCH
 + 0.0102083333333 x_0_8_7_1_NFLX + 0.0102083333333 x_0_8_7_1_QCOM
 + 0.0102083333333 x_0_8_7_1_SBUX + 0.0102083333333 x_0_8_7_1_TSLA
 + 0.0102083333333 x_0_8_7_1_VRTX + 0.0102083333333 x_0_8_7_2_AMD
 + 0.0102083333333 x_0_8_7_2_AMGN + 0.0102083333333 x_0_8_7_2_ASML
 + 0.0102083333333 x_0_8_7_2_DLTR + 0.0102083333333 x_0_8_7_2_MTCH
 + 0.0102083333333 x_0_8_7_2_NFLX + 0.0102083333333 x_0_8_7_2_QCOM
 + 0.0102083333333 x_0_8_7_2_SBUX + 0.0102083333333 x_0_8_7_2_TSLA
 + 0.0102083333333 x_0_8_7_2_VRTX + 0.0102083333333 x_0_8_7_3_AMD
 + 0.0102083333333 x_0_8_7_3_AMGN + 0.0102083333333 x_0_8_7_3_ASML
 + 0.0102083333333 x_0_8_7_3_DLTR + 0.0102083333333 x_0_8_7_3_MTCH
 + 0.0102083333333 x_0_8_7_3_NFLX + 0.0102083333333 x_0_8_7_3_QCOM
 + 0.0102083333333 x_0_8_7_3_SBUX + 0.0102083333333 x_0_8_7_3_TSLA
 + 0.0102083333333 x_0_8_7_3_VRTX + 0.0102083333333 x_0_8_7_4_AMD
 + 0.0102083333333 x_0_8_7_4_AMGN + 0.0102083333333 x_0_8_7_4_ASML
 + 0.0102083333333 x_0_8_7_4_DLTR + 0.0102083333333 x_0_8_7_4_MTCH
 + 0.0102083333333 x_0_8_7_4_NFLX + 0.0102083333333 x_0_8_7_4_QCOM
 + 0.0102083333333 x_0_8_7_4_SBUX + 0.0102083333333 x_0_8_7_4_TSLA
 + 0.0102083333333 x_0_8_7_4_VRTX + 0.0102083333333 x_0_8_7_5_AMD
 + 0.0102083333333 x_0_8_7_5_AMGN + 0.0102083333333 x_0_8_7_5_ASML
 + 0.0102083333333 x_0_8_7_5_DLTR + 0.0102083333333 x_0_8_7_5_MTCH
 + 0.0102083333333 x_0_8_7_5_NFLX + 0.0102083333333 x_0_8_7_5_QCOM
 + 0.0102083333333 x_0_8_7_5_SBUX + 0.0102083333333 x_0_8_7_5_TSLA
 + 0.0102083333333 x_0_8_7_5_VRTX + 0.0875 x_0_8_7_AMD + 0.0875 x_0_8_7_AMGN
 + 0.0875 x_0_8_7_ASML + 0.0875 x_0_8_7_DLTR + 0.0875 x_0_8_7_MTCH
 + 0.0875 x_0_8_7_NFLX + 0.0875 x_0_8_7_QCOM + 0.0875 x_0_8_7_SBUX
 + 0.0875 x_0_8_7_TSLA + 0.0875 x_0_8_7_VRTX + x_0_8_AMD + x_0_8_AMGN
 + x_0_8_ASML + x_0_8_DLTR + x_0_8_MTCH + x_0_8_NFLX + x_0_8_QCOM + x_0_8_SBUX
 + x_0_8_TSLA + x_0_8_VRTX >= 0
nnp_constr._in_0_8_0: nnp_0_8_0 - 0.5 nnp_0_8_0_0 - 0.5 nnp_0_8_0_1
 - 0.5 nnp_0_8_0_2 - 0.5 nnp_0_8_0_3 - 0.5 nnp_0_8_0_4 - 0.5 nnp_0_8_0_5
 + u_0_8 - 0.3 u_0_8_0 + 0.116666666667 x_0_8_0_0_AMD
 + 0.116666666667 x_0_8_0_0_AMGN + 0.116666666667 x_0_8_0_0_ASML
 + 0.116666666667 x_0_8_0_0_DLTR + 0.116666666667 x_0_8_0_0_MTCH
 + 0.116666666667 x_0_8_0_0_NFLX + 0.116666666667 x_0_8_0_0_QCOM
 + 0.116666666667 x_0_8_0_0_SBUX + 0.116666666667 x_0_8_0_0_TSLA
 + 0.116666666667 x_0_8_0_0_VRTX + 0.116666666667 x_0_8_0_1_AMD
 + 0.116666666667 x_0_8_0_1_AMGN + 0.116666666667 x_0_8_0_1_ASML
 + 0.116666666667 x_0_8_0_1_DLTR + 0.116666666667 x_0_8_0_1_MTCH
 + 0.116666666667 x_0_8_0_1_NFLX + 0.116666666667 x_0_8_0_1_QCOM
 + 0.116666666667 x_0_8_0_1_SBUX + 0.116666666667 x_0_8_0_1_TSLA
 + 0.116666666667 x_0_8_0_1_VRTX + 0.116666666667 x_0_8_0_2_AMD
 + 0.116666666667 x_0_8_0_2_AMGN + 0.116666666667 x_0_8_0_2_ASML
 + 0.116666666667 x_0_8_0_2_DLTR + 0.116666666667 x_0_8_0_2_MTCH
 + 0.116666666667 x_0_8_0_2_NFLX + 0.116666666667 x_0_8_0_2_QCOM
 + 0.116666666667 x_0_8_0_2_SBUX + 0.116666666667 x_0_8_0_2_TSLA
 + 0.116666666667 x_0_8_0_2_VRTX + 0.116666666667 x_0_8_0_3_AMD
 + 0.116666666667 x_0_8_0_3_AMGN + 0.116666666667 x_0_8_0_3_ASML
 + 0.116666666667 x_0_8_0_3_DLTR + 0.116666666667 x_0_8_0_3_MTCH
 + 0.116666666667 x_0_8_0_3_NFLX + 0.116666666667 x_0_8_0_3_QCOM
 + 0.116666666667 x_0_8_0_3_SBUX + 0.116666666667 x_0_8_0_3_TSLA
 + 0.116666666667 x_0_8_0_3_VRTX + 0.116666666667 x_0_8_0_4_AMD
 + 0.116666666667 x_0_8_0_4_AMGN + 0.116666666667 x_0_8_0_4_ASML
 + 0.116666666667 x_0_8_0_4_DLTR + 0.116666666667 x_0_8_0_4_MTCH
 + 0.116666666667 x_0_8_0_4_NFLX + 0.116666666667 x_0_8_0_4_QCOM
 + 0.116666666667 x_0_8_0_4_SBUX + 0.116666666667 x_0_8_0_4_TSLA
 + 0.116666666667 x_0_8_0_4_VRTX + 0.116666666667 x_0_8_0_5_AMD
 + 0.116666666667 x_0_8_0_5_AMGN + 0.116666666667 x_0_8_0_5_ASML
 + 0.116666666667 x_0_8_0_5_DLTR + 0.116666666667 x_0_8_0_5_MTCH
 + 0.116666666667 x_0_8_0_5_NFLX + 0.116666666667 x_0_8_0_5_QCOM
 + 0.116666666667 x_0_8_0_5_SBUX + 0.116666666667 x_0_8_0_5_TSLA
 + 0.116666666667 x_0_8_0_5_VRTX + x_0_8_0_AMD + x_0_8_0_AMGN + x_0_8_0_ASML
 + x_0_8_0_DLTR + x_0_8_0_MTCH + x_0_8_0_NFLX + x_0_8_0_QCOM + x_0_8_0_SBUX
 + x_0_8_0_TSLA + x_0_8_0_VRTX >= 0
nnp_constr._in_0_8_0_0: nnp_0_8_0_0 + u_0_8_0 + x_0_8_0_0_AMD + x_0_8_0_0_AMGN
 + x_0_8_0_0_ASML + x_0_8_0_0_DLTR + x_0_8_0_0_MTCH + x_0_8_0_0_NFLX
 + x_0_8_0_0_QCOM + x_0_8_0_0_SBUX + x_0_8_0_0_TSLA + x_0_8_0_0_VRTX >= 0
nnp_constr._in_0_8_0_1: nnp_0_8_0_1 + u_0_8_0 + x_0_8_0_1_AMD + x_0_8_0_1_AMGN
 + x_0_8_0_1_ASML + x_0_8_0_1_DLTR + x_0_8_0_1_MTCH + x_0_8_0_1_NFLX
 + x_0_8_0_1_QCOM + x_0_8_0_1_SBUX + x_0_8_0_1_TSLA + x_0_8_0_1_VRTX >= 0
nnp_constr._in_0_8_0_2: nnp_0_8_0_2 + u_0_8_0 + x_0_8_0_2_AMD + x_0_8_0_2_AMGN
 + x_0_8_0_2_ASML + x_0_8_0_2_DLTR + x_0_8_0_2_MTCH + x_0_8_0_2_NFLX
 + x_0_8_0_2_QCOM + x_0_8_0_2_SBUX + x_0_8_0_2_TSLA + x_0_8_0_2_VRTX >= 0
nnp_constr._in_0_8_0_3: nnp_0_8_0_3 + u_0_8_0 + x_0_8_0_3_AMD + x_0_8_0_3_AMGN
 + x_0_8_0_3_ASML + x_0_8_0_3_DLTR + x_0_8_0_3_MTCH + x_0_8_0_3_NFLX
 + x_0_8_0_3_QCOM + x_0_8_0_3_SBUX + x_0_8_0_3_TSLA + x_0_8_0_3_VRTX >= 0
nnp_constr._in_0_8_0_4: nnp_0_8_0_4 + u_0_8_0 + x_0_8_0_4_AMD + x_0_8_0_4_AMGN
 + x_0_8_0_4_ASML + x_0_8_0_4_DLTR + x_0_8_0_4_MTCH + x_0_8_0_4_NFLX
 + x_0_8_0_4_QCOM + x_0_8_0_4_SBUX + x_0_8_0_4_TSLA + x_0_8_0_4_VRTX >= 0
nnp_constr._in_0_8_0_5: nnp_0_8_0_5 + u_0_8_0 + x_0_8_0_5_AMD + x_0_8_0_5_AMGN
 + x_0_8_0_5_ASML + x_0_8_0_5_DLTR + x_0_8_0_5_MTCH + x_0_8_0_5_NFLX
 + x_0_8_0_5_QCOM + x_0_8_0_5_SBUX + x_0_8_0_5_TSLA + x_0_8_0_5_VRTX >= 0
nnp_constr._in_0_8_1: nnp_0_8_1 - 0.5 nnp_0_8_1_0 - 0.5 nnp_0_8_1_1
 - 0.5 nnp_0_8_1_2 - 0.5 nnp_0_8_1_3 - 0.5 nnp_0_8_1_4 - 0.5 nnp_0_8_1_5
 + u_0_8 - 0.3 u_0_8_1 + 0.116666666667 x_0_8_1_0_AMD
 + 0.116666666667 x_0_8_1_0_AMGN + 0.116666666667 x_0_8_1_0_ASML
 + 0.116666666667 x_0_8_1_0_DLTR + 0.116666666667 x_0_8_1_0_MTCH
 + 0.116666666667 x_0_8_1_0_NFLX + 0.116666666667 x_0_8_1_0_QCOM
 + 0.116666666667 x_0_8_1_0_SBUX + 0.116666666667 x_0_8_1_0_TSLA
 + 0.116666666667 x_0_8_1_0_VRTX + 0.116666666667 x_0_8_1_1_AMD
 + 0.116666666667 x_0_8_1_1_AMGN + 0.116666666667 x_0_8_1_1_ASML
 + 0.116666666667 x_0_8_1_1_DLTR + 0.116666666667 x_0_8_1_1_MTCH
 + 0.116666666667 x_0_8_1_1_NFLX + 0.116666666667 x_0_8_1_1_QCOM
 + 0.116666666667 x_0_8_1_1_SBUX + 0.116666666667 x_0_8_1_1_TSLA
 + 0.116666666667 x_0_8_1_1_VRTX + 0.116666666667 x_0_8_1_2_AMD
 + 0.116666666667 x_0_8_1_2_AMGN + 0.116666666667 x_0_8_1_2_ASML
 + 0.116666666667 x_0_8_1_2_DLTR + 0.116666666667 x_0_8_1_2_MTCH
 + 0.116666666667 x_0_8_1_2_NFLX + 0.116666666667 x_0_8_1_2_QCOM
 + 0.116666666667 x_0_8_1_2_SBUX + 0.116666666667 x_0_8_1_2_TSLA
 + 0.116666666667 x_0_8_1_2_VRTX + 0.116666666667 x_0_8_1_3_AMD
 + 0.116666666667 x_0_8_1_3_AMGN + 0.116666666667 x_0_8_1_3_ASML
 + 0.116666666667 x_0_8_1_3_DLTR + 0.116666666667 x_0_8_1_3_MTCH
 + 0.116666666667 x_0_8_1_3_NFLX + 0.116666666667 x_0_8_1_3_QCOM
 + 0.116666666667 x_0_8_1_3_SBUX + 0.116666666667 x_0_8_1_3_TSLA
 + 0.116666666667 x_0_8_1_3_VRTX + 0.116666666667 x_0_8_1_4_AMD
 + 0.116666666667 x_0_8_1_4_AMGN + 0.116666666667 x_0_8_1_4_ASML
 + 0.116666666667 x_0_8_1_4_DLTR + 0.116666666667 x_0_8_1_4_MTCH
 + 0.116666666667 x_0_8_1_4_NFLX + 0.116666666667 x_0_8_1_4_QCOM
 + 0.116666666667 x_0_8_1_4_SBUX + 0.116666666667 x_0_8_1_4_TSLA
 + 0.116666666667 x_0_8_1_4_VRTX + 0.116666666667 x_0_8_1_5_AMD
 + 0.116666666667 x_0_8_1_5_AMGN + 0.116666666667 x_0_8_1_5_ASML
 + 0.116666666667 x_0_8_1_5_DLTR + 0.116666666667 x_0_8_1_5_MTCH
 + 0.116666666667 x_0_8_1_5_NFLX + 0.116666666667 x_0_8_1_5_QCOM
 + 0.116666666667 x_0_8_1_5_SBUX + 0.116666666667 x_0_8_1_5_TSLA
 + 0.116666666667 x_0_8_1_5_VRTX + x_0_8_1_AMD + x_0_8_1_AMGN + x_0_8_1_ASML
 + x_0_8_1_DLTR + x_0_8_1_MTCH + x_0_8_1_NFLX + x_0_8_1_QCOM + x_0_8_1_SBUX
 + x_0_8_1_TSLA + x_0_8_1_VRTX >= 0
nnp_constr._in_0_8_1_0: nnp_0_8_1_0 + u_0_8_1 + x_0_8_1_0_AMD + x_0_8_1_0_AMGN
 + x_0_8_1_0_ASML + x_0_8_1_0_DLTR + x_0_8_1_0_MTCH + x_0_8_1_0_NFLX
 + x_0_8_1_0_QCOM + x_0_8_1_0_SBUX + x_0_8_1_0_TSLA + x_0_8_1_0_VRTX >= 0
nnp_constr._in_0_8_1_1: nnp_0_8_1_1 + u_0_8_1 + x_0_8_1_1_AMD + x_0_8_1_1_AMGN
 + x_0_8_1_1_ASML + x_0_8_1_1_DLTR + x_0_8_1_1_MTCH + x_0_8_1_1_NFLX
 + x_0_8_1_1_QCOM + x_0_8_1_1_SBUX + x_0_8_1_1_TSLA + x_0_8_1_1_VRTX >= 0
nnp_constr._in_0_8_1_2: nnp_0_8_1_2 + u_0_8_1 + x_0_8_1_2_AMD + x_0_8_1_2_AMGN
 + x_0_8_1_2_ASML + x_0_8_1_2_DLTR + x_0_8_1_2_MTCH + x_0_8_1_2_NFLX
 + x_0_8_1_2_QCOM + x_0_8_1_2_SBUX + x_0_8_1_2_TSLA + x_0_8_1_2_VRTX >= 0
nnp_constr._in_0_8_1_3: nnp_0_8_1_3 + u_0_8_1 + x_0_8_1_3_AMD + x_0_8_1_3_AMGN
 + x_0_8_1_3_ASML + x_0_8_1_3_DLTR + x_0_8_1_3_MTCH + x_0_8_1_3_NFLX
 + x_0_8_1_3_QCOM + x_0_8_1_3_SBUX + x_0_8_1_3_TSLA + x_0_8_1_3_VRTX >= 0
nnp_constr._in_0_8_1_4: nnp_0_8_1_4 + u_0_8_1 + x_0_8_1_4_AMD + x_0_8_1_4_AMGN
 + x_0_8_1_4_ASML + x_0_8_1_4_DLTR + x_0_8_1_4_MTCH + x_0_8_1_4_NFLX
 + x_0_8_1_4_QCOM + x_0_8_1_4_SBUX + x_0_8_1_4_TSLA + x_0_8_1_4_VRTX >= 0
nnp_constr._in_0_8_1_5: nnp_0_8_1_5 + u_0_8_1 + x_0_8_1_5_AMD + x_0_8_1_5_AMGN
 + x_0_8_1_5_ASML + x_0_8_1_5_DLTR + x_0_8_1_5_MTCH + x_0_8_1_5_NFLX
 + x_0_8_1_5_QCOM + x_0_8_1_5_SBUX + x_0_8_1_5_TSLA + x_0_8_1_5_VRTX >= 0
nnp_constr._in_0_8_2: nnp_0_8_2 - 0.5 nnp_0_8_2_0 - 0.5 nnp_0_8_2_1
 - 0.5 nnp_0_8_2_2 - 0.5 nnp_0_8_2_3 - 0.5 nnp_0_8_2_4 - 0.5 nnp_0_8_2_5
 + u_0_8 - 0.3 u_0_8_2 + 0.116666666667 x_0_8_2_0_AMD
 + 0.116666666667 x_0_8_2_0_AMGN + 0.116666666667 x_0_8_2_0_ASML
 + 0.116666666667 x_0_8_2_0_DLTR + 0.116666666667 x_0_8_2_0_MTCH
 + 0.116666666667 x_0_8_2_0_NFLX + 0.116666666667 x_0_8_2_0_QCOM
 + 0.116666666667 x_0_8_2_0_SBUX + 0.116666666667 x_0_8_2_0_TSLA
 + 0.116666666667 x_0_8_2_0_VRTX + 0.116666666667 x_0_8_2_1_AMD
 + 0.116666666667 x_0_8_2_1_AMGN + 0.116666666667 x_0_8_2_1_ASML
 + 0.116666666667 x_0_8_2_1_DLTR + 0.116666666667 x_0_8_2_1_MTCH
 + 0.116666666667 x_0_8_2_1_NFLX + 0.116666666667 x_0_8_2_1_QCOM
 + 0.116666666667 x_0_8_2_1_SBUX + 0.116666666667 x_0_8_2_1_TSLA
 + 0.116666666667 x_0_8_2_1_VRTX + 0.116666666667 x_0_8_2_2_AMD
 + 0.116666666667 x_0_8_2_2_AMGN + 0.116666666667 x_0_8_2_2_ASML
 + 0.116666666667 x_0_8_2_2_DLTR + 0.116666666667 x_0_8_2_2_MTCH
 + 0.116666666667 x_0_8_2_2_NFLX + 0.116666666667 x_0_8_2_2_QCOM
 + 0.116666666667 x_0_8_2_2_SBUX + 0.116666666667 x_0_8_2_2_TSLA
 + 0.116666666667 x_0_8_2_2_VRTX + 0.116666666667 x_0_8_2_3_AMD
 + 0.116666666667 x_0_8_2_3_AMGN + 0.116666666667 x_0_8_2_3_ASML
 + 0.116666666667 x_0_8_2_3_DLTR + 0.116666666667 x_0_8_2_3_MTCH
 + 0.116666666667 x_0_8_2_3_NFLX + 0.116666666667 x_0_8_2_3_QCOM
 + 0.116666666667 x_0_8_2_3_SBUX + 0.116666666667 x_0_8_2_3_TSLA
 + 0.116666666667 x_0_8_2_3_VRTX + 0.116666666667 x_0_8_2_4_AMD
 + 0.116666666667 x_0_8_2_4_AMGN + 0.116666666667 x_0_8_2_4_ASML
 + 0.116666666667 x_0_8_2_4_DLTR + 0.116666666667 x_0_8_2_4_MTCH
 + 0.116666666667 x_0_8_2_4_NFLX + 0.116666666667 x_0_8_2_4_QCOM
 + 0.116666666667 x_0_8_2_4_SBUX + 0.116666666667 x_0_8_2_4_TSLA
 + 0.116666666667 x_0_8_2_4_VRTX + 0.116666666667 x_0_8_2_5_AMD
 + 0.116666666667 x_0_8_2_5_AMGN + 0.116666666667 x_0_8_2_5_ASML
 + 0.116666666667 x_0_8_2_5_DLTR + 0.116666666667 x_0_8_2_5_MTCH
 + 0.116666666667 x_0_8_2_5_NFLX + 0.116666666667 x_0_8_2_5_QCOM
 + 0.116666666667 x_0_8_2_5_SBUX + 0.116666666667 x_0_8_2_5_TSLA
 + 0.116666666667 x_0_8_2_5_VRTX + x_0_8_2_AMD + x_0_8_2_AMGN + x_0_8_2_ASML
 + x_0_8_2_DLTR + x_0_8_2_MTCH + x_0_8_2_NFLX + x_0_8_2_QCOM + x_0_8_2_SBUX
 + x_0_8_2_TSLA + x_0_8_2_VRTX >= 0
nnp_constr._in_0_8_2_0: nnp_0_8_2_0 + u_0_8_2 + x_0_8_2_0_AMD + x_0_8_2_0_AMGN
 + x_0_8_2_0_ASML + x_0_8_2_0_DLTR + x_0_8_2_0_MTCH + x_0_8_2_0_NFLX
 + x_0_8_2_0_QCOM + x_0_8_2_0_SBUX + x_0_8_2_0_TSLA + x_0_8_2_0_VRTX >= 0
nnp_constr._in_0_8_2_1: nnp_0_8_2_1 + u_0_8_2 + x_0_8_2_1_AMD + x_0_8_2_1_AMGN
 + x_0_8_2_1_ASML + x_0_8_2_1_DLTR + x_0_8_2_1_MTCH + x_0_8_2_1_NFLX
 + x_0_8_2_1_QCOM + x_0_8_2_1_SBUX + x_0_8_2_1_TSLA + x_0_8_2_1_VRTX >= 0
nnp_constr._in_0_8_2_2: nnp_0_8_2_2 + u_0_8_2 + x_0_8_2_2_AMD + x_0_8_2_2_AMGN
 + x_0_8_2_2_ASML + x_0_8_2_2_DLTR + x_0_8_2_2_MTCH + x_0_8_2_2_NFLX
 + x_0_8_2_2_QCOM + x_0_8_2_2_SBUX + x_0_8_2_2_TSLA + x_0_8_2_2_VRTX >= 0
nnp_constr._in_0_8_2_3: nnp_0_8_2_3 + u_0_8_2 + x_0_8_2_3_AMD + x_0_8_2_3_AMGN
 + x_0_8_2_3_ASML + x_0_8_2_3_DLTR + x_0_8_2_3_MTCH + x_0_8_2_3_NFLX
 + x_0_8_2_3_QCOM + x_0_8_2_3_SBUX + x_0_8_2_3_TSLA + x_0_8_2_3_VRTX >= 0
nnp_constr._in_0_8_2_4: nnp_0_8_2_4 + u_0_8_2 + x_0_8_2_4_AMD + x_0_8_2_4_AMGN
 + x_0_8_2_4_ASML + x_0_8_2_4_DLTR + x_0_8_2_4_MTCH + x_0_8_2_4_NFLX
 + x_0_8_2_4_QCOM + x_0_8_2_4_SBUX + x_0_8_2_4_TSLA + x_0_8_2_4_VRTX >= 0
nnp_constr._in_0_8_2_5: nnp_0_8_2_5 + u_0_8_2 + x_0_8_2_5_AMD + x_0_8_2_5_AMGN
 + x_0_8_2_5_ASML + x_0_8_2_5_DLTR + x_0_8_2_5_MTCH + x_0_8_2_5_NFLX
 + x_0_8_2_5_QCOM + x_0_8_2_5_SBUX + x_0_8_2_5_TSLA + x_0_8_2_5_VRTX >= 0
nnp_constr._in_0_8_3: nnp_0_8_3 - 0.5 nnp_0_8_3_0 - 0.5 nnp_0_8_3_1
 - 0.5 nnp_0_8_3_2 - 0.5 nnp_0_8_3_3 - 0.5 nnp_0_8_3_4 - 0.5 nnp_0_8_3_5
 + u_0_8 - 0.3 u_0_8_3 + 0.116666666667 x_0_8_3_0_AMD
 + 0.116666666667 x_0_8_3_0_AMGN + 0.116666666667 x_0_8_3_0_ASML
 + 0.116666666667 x_0_8_3_0_DLTR + 0.116666666667 x_0_8_3_0_MTCH
 + 0.116666666667 x_0_8_3_0_NFLX + 0.116666666667 x_0_8_3_0_QCOM
 + 0.116666666667 x_0_8_3_0_SBUX + 0.116666666667 x_0_8_3_0_TSLA
 + 0.116666666667 x_0_8_3_0_VRTX + 0.116666666667 x_0_8_3_1_AMD
 + 0.116666666667 x_0_8_3_1_AMGN + 0.116666666667 x_0_8_3_1_ASML
 + 0.116666666667 x_0_8_3_1_DLTR + 0.116666666667 x_0_8_3_1_MTCH
 + 0.116666666667 x_0_8_3_1_NFLX + 0.116666666667 x_0_8_3_1_QCOM
 + 0.116666666667 x_0_8_3_1_SBUX + 0.116666666667 x_0_8_3_1_TSLA
 + 0.116666666667 x_0_8_3_1_VRTX + 0.116666666667 x_0_8_3_2_AMD
 + 0.116666666667 x_0_8_3_2_AMGN + 0.116666666667 x_0_8_3_2_ASML
 + 0.116666666667 x_0_8_3_2_DLTR + 0.116666666667 x_0_8_3_2_MTCH
 + 0.116666666667 x_0_8_3_2_NFLX + 0.116666666667 x_0_8_3_2_QCOM
 + 0.116666666667 x_0_8_3_2_SBUX + 0.116666666667 x_0_8_3_2_TSLA
 + 0.116666666667 x_0_8_3_2_VRTX + 0.116666666667 x_0_8_3_3_AMD
 + 0.116666666667 x_0_8_3_3_AMGN + 0.116666666667 x_0_8_3_3_ASML
 + 0.116666666667 x_0_8_3_3_DLTR + 0.116666666667 x_0_8_3_3_MTCH
 + 0.116666666667 x_0_8_3_3_NFLX + 0.116666666667 x_0_8_3_3_QCOM
 + 0.116666666667 x_0_8_3_3_SBUX + 0.116666666667 x_0_8_3_3_TSLA
 + 0.116666666667 x_0_8_3_3_VRTX + 0.116666666667 x_0_8_3_4_AMD
 + 0.116666666667 x_0_8_3_4_AMGN + 0.116666666667 x_0_8_3_4_ASML
 + 0.116666666667 x_0_8_3_4_DLTR + 0.116666666667 x_0_8_3_4_MTCH
 + 0.116666666667 x_0_8_3_4_NFLX + 0.116666666667 x_0_8_3_4_QCOM
 + 0.116666666667 x_0_8_3_4_SBUX + 0.116666666667 x_0_8_3_4_TSLA
 + 0.116666666667 x_0_8_3_4_VRTX + 0.116666666667 x_0_8_3_5_AMD
 + 0.116666666667 x_0_8_3_5_AMGN + 0.116666666667 x_0_8_3_5_ASML
 + 0.116666666667 x_0_8_3_5_DLTR + 0.116666666667 x_0_8_3_5_MTCH
 + 0.116666666667 x_0_8_3_5_NFLX + 0.116666666667 x_0_8_3_5_QCOM
 + 0.116666666667 x_0_8_3_5_SBUX + 0.116666666667 x_0_8_3_5_TSLA
 + 0.116666666667 x_0_8_3_5_VRTX + x_0_8_3_AMD + x_0_8_3_AMGN + x_0_8_3_ASML
 + x_0_8_3_DLTR + x_0_8_3_MTCH + x_0_8_3_NFLX + x_0_8_3_QCOM + x_0_8_3_SBUX
 + x_0_8_3_TSLA + x_0_8_3_VRTX >= 0
nnp_constr._in_0_8_3_0: nnp_0_8_3_0 + u_0_8_3 + x_0_8_3_0_AMD + x_0_8_3_0_AMGN
 + x_0_8_3_0_ASML + x_0_8_3_0_DLTR + x_0_8_3_0_MTCH + x_0_8_3_0_NFLX
 + x_0_8_3_0_QCOM + x_0_8_3_0_SBUX + x_0_8_3_0_TSLA + x_0_8_3_0_VRTX >= 0
nnp_constr._in_0_8_3_1: nnp_0_8_3_1 + u_0_8_3 + x_0_8_3_1_AMD + x_0_8_3_1_AMGN
 + x_0_8_3_1_ASML + x_0_8_3_1_DLTR + x_0_8_3_1_MTCH + x_0_8_3_1_NFLX
 + x_0_8_3_1_QCOM + x_0_8_3_1_SBUX + x_0_8_3_1_TSLA + x_0_8_3_1_VRTX >= 0
nnp_constr._in_0_8_3_2: nnp_0_8_3_2 + u_0_8_3 + x_0_8_3_2_AMD + x_0_8_3_2_AMGN
 + x_0_8_3_2_ASML + x_0_8_3_2_DLTR + x_0_8_3_2_MTCH + x_0_8_3_2_NFLX
 + x_0_8_3_2_QCOM + x_0_8_3_2_SBUX + x_0_8_3_2_TSLA + x_0_8_3_2_VRTX >= 0
nnp_constr._in_0_8_3_3: nnp_0_8_3_3 + u_0_8_3 + x_0_8_3_3_AMD + x_0_8_3_3_AMGN
 + x_0_8_3_3_ASML + x_0_8_3_3_DLTR + x_0_8_3_3_MTCH + x_0_8_3_3_NFLX
 + x_0_8_3_3_QCOM + x_0_8_3_3_SBUX + x_0_8_3_3_TSLA + x_0_8_3_3_VRTX >= 0
nnp_constr._in_0_8_3_4: nnp_0_8_3_4 + u_0_8_3 + x_0_8_3_4_AMD + x_0_8_3_4_AMGN
 + x_0_8_3_4_ASML + x_0_8_3_4_DLTR + x_0_8_3_4_MTCH + x_0_8_3_4_NFLX
 + x_0_8_3_4_QCOM + x_0_8_3_4_SBUX + x_0_8_3_4_TSLA + x_0_8_3_4_VRTX >= 0
nnp_constr._in_0_8_3_5: nnp_0_8_3_5 + u_0_8_3 + x_0_8_3_5_AMD + x_0_8_3_5_AMGN
 + x_0_8_3_5_ASML + x_0_8_3_5_DLTR + x_0_8_3_5_MTCH + x_0_8_3_5_NFLX
 + x_0_8_3_5_QCOM + x_0_8_3_5_SBUX + x_0_8_3_5_TSLA + x_0_8_3_5_VRTX >= 0
nnp_constr._in_0_8_4: nnp_0_8_4 - 0.5 nnp_0_8_4_0 - 0.5 nnp_0_8_4_1
 - 0.5 nnp_0_8_4_2 - 0.5 nnp_0_8_4_3 - 0.5 nnp_0_8_4_4 - 0.5 nnp_0_8_4_5
 + u_0_8 - 0.3 u_0_8_4 + 0.116666666667 x_0_8_4_0_AMD
 + 0.116666666667 x_0_8_4_0_AMGN + 0.116666666667 x_0_8_4_0_ASML
 + 0.116666666667 x_0_8_4_0_DLTR + 0.116666666667 x_0_8_4_0_MTCH
 + 0.116666666667 x_0_8_4_0_NFLX + 0.116666666667 x_0_8_4_0_QCOM
 + 0.116666666667 x_0_8_4_0_SBUX + 0.116666666667 x_0_8_4_0_TSLA
 + 0.116666666667 x_0_8_4_0_VRTX + 0.116666666667 x_0_8_4_1_AMD
 + 0.116666666667 x_0_8_4_1_AMGN + 0.116666666667 x_0_8_4_1_ASML
 + 0.116666666667 x_0_8_4_1_DLTR + 0.116666666667 x_0_8_4_1_MTCH
 + 0.116666666667 x_0_8_4_1_NFLX + 0.116666666667 x_0_8_4_1_QCOM
 + 0.116666666667 x_0_8_4_1_SBUX + 0.116666666667 x_0_8_4_1_TSLA
 + 0.116666666667 x_0_8_4_1_VRTX + 0.116666666667 x_0_8_4_2_AMD
 + 0.116666666667 x_0_8_4_2_AMGN + 0.116666666667 x_0_8_4_2_ASML
 + 0.116666666667 x_0_8_4_2_DLTR + 0.116666666667 x_0_8_4_2_MTCH
 + 0.116666666667 x_0_8_4_2_NFLX + 0.116666666667 x_0_8_4_2_QCOM
 + 0.116666666667 x_0_8_4_2_SBUX + 0.116666666667 x_0_8_4_2_TSLA
 + 0.116666666667 x_0_8_4_2_VRTX + 0.116666666667 x_0_8_4_3_AMD
 + 0.116666666667 x_0_8_4_3_AMGN + 0.116666666667 x_0_8_4_3_ASML
 + 0.116666666667 x_0_8_4_3_DLTR + 0.116666666667 x_0_8_4_3_MTCH
 + 0.116666666667 x_0_8_4_3_NFLX + 0.116666666667 x_0_8_4_3_QCOM
 + 0.116666666667 x_0_8_4_3_SBUX + 0.116666666667 x_0_8_4_3_TSLA
 + 0.116666666667 x_0_8_4_3_VRTX + 0.116666666667 x_0_8_4_4_AMD
 + 0.116666666667 x_0_8_4_4_AMGN + 0.116666666667 x_0_8_4_4_ASML
 + 0.116666666667 x_0_8_4_4_DLTR + 0.116666666667 x_0_8_4_4_MTCH
 + 0.116666666667 x_0_8_4_4_NFLX + 0.116666666667 x_0_8_4_4_QCOM
 + 0.116666666667 x_0_8_4_4_SBUX + 0.116666666667 x_0_8_4_4_TSLA
 + 0.116666666667 x_0_8_4_4_VRTX + 0.116666666667 x_0_8_4_5_AMD
 + 0.116666666667 x_0_8_4_5_AMGN + 0.116666666667 x_0_8_4_5_ASML
 + 0.116666666667 x_0_8_4_5_DLTR + 0.116666666667 x_0_8_4_5_MTCH
 + 0.116666666667 x_0_8_4_5_NFLX + 0.116666666667 x_0_8_4_5_QCOM
 + 0.116666666667 x_0_8_4_5_SBUX + 0.116666666667 x_0_8_4_5_TSLA
 + 0.116666666667 x_0_8_4_5_VRTX + x_0_8_4_AMD + x_0_8_4_AMGN + x_0_8_4_ASML
 + x_0_8_4_DLTR + x_0_8_4_MTCH + x_0_8_4_NFLX + x_0_8_4_QCOM + x_0_8_4_SBUX
 + x_0_8_4_TSLA + x_0_8_4_VRTX >= 0
nnp_constr._in_0_8_4_0: nnp_0_8_4_0 + u_0_8_4 + x_0_8_4_0_AMD + x_0_8_4_0_AMGN
 + x_0_8_4_0_ASML + x_0_8_4_0_DLTR + x_0_8_4_0_MTCH + x_0_8_4_0_NFLX
 + x_0_8_4_0_QCOM + x_0_8_4_0_SBUX + x_0_8_4_0_TSLA + x_0_8_4_0_VRTX >= 0
nnp_constr._in_0_8_4_1: nnp_0_8_4_1 + u_0_8_4 + x_0_8_4_1_AMD + x_0_8_4_1_AMGN
 + x_0_8_4_1_ASML + x_0_8_4_1_DLTR + x_0_8_4_1_MTCH + x_0_8_4_1_NFLX
 + x_0_8_4_1_QCOM + x_0_8_4_1_SBUX + x_0_8_4_1_TSLA + x_0_8_4_1_VRTX >= 0
nnp_constr._in_0_8_4_2: nnp_0_8_4_2 + u_0_8_4 + x_0_8_4_2_AMD + x_0_8_4_2_AMGN
 + x_0_8_4_2_ASML + x_0_8_4_2_DLTR + x_0_8_4_2_MTCH + x_0_8_4_2_NFLX
 + x_0_8_4_2_QCOM + x_0_8_4_2_SBUX + x_0_8_4_2_TSLA + x_0_8_4_2_VRTX >= 0
nnp_constr._in_0_8_4_3: nnp_0_8_4_3 + u_0_8_4 + x_0_8_4_3_AMD + x_0_8_4_3_AMGN
 + x_0_8_4_3_ASML + x_0_8_4_3_DLTR + x_0_8_4_3_MTCH + x_0_8_4_3_NFLX
 + x_0_8_4_3_QCOM + x_0_8_4_3_SBUX + x_0_8_4_3_TSLA + x_0_8_4_3_VRTX >= 0
nnp_constr._in_0_8_4_4: nnp_0_8_4_4 + u_0_8_4 + x_0_8_4_4_AMD + x_0_8_4_4_AMGN
 + x_0_8_4_4_ASML + x_0_8_4_4_DLTR + x_0_8_4_4_MTCH + x_0_8_4_4_NFLX
 + x_0_8_4_4_QCOM + x_0_8_4_4_SBUX + x_0_8_4_4_TSLA + x_0_8_4_4_VRTX >= 0
nnp_constr._in_0_8_4_5: nnp_0_8_4_5 + u_0_8_4 + x_0_8_4_5_AMD + x_0_8_4_5_AMGN
 + x_0_8_4_5_ASML + x_0_8_4_5_DLTR + x_0_8_4_5_MTCH + x_0_8_4_5_NFLX
 + x_0_8_4_5_QCOM + x_0_8_4_5_SBUX + x_0_8_4_5_TSLA + x_0_8_4_5_VRTX >= 0
nnp_constr._in_0_8_5: nnp_0_8_5 - 0.5 nnp_0_8_5_0 - 0.5 nnp_0_8_5_1
 - 0.5 nnp_0_8_5_2 - 0.5 nnp_0_8_5_3 - 0.5 nnp_0_8_5_4 - 0.5 nnp_0_8_5_5
 + u_0_8 - 0.3 u_0_8_5 + 0.116666666667 x_0_8_5_0_AMD
 + 0.116666666667 x_0_8_5_0_AMGN + 0.116666666667 x_0_8_5_0_ASML
 + 0.116666666667 x_0_8_5_0_DLTR + 0.116666666667 x_0_8_5_0_MTCH
 + 0.116666666667 x_0_8_5_0_NFLX + 0.116666666667 x_0_8_5_0_QCOM
 + 0.116666666667 x_0_8_5_0_SBUX + 0.116666666667 x_0_8_5_0_TSLA
 + 0.116666666667 x_0_8_5_0_VRTX + 0.116666666667 x_0_8_5_1_AMD
 + 0.116666666667 x_0_8_5_1_AMGN + 0.116666666667 x_0_8_5_1_ASML
 + 0.116666666667 x_0_8_5_1_DLTR + 0.116666666667 x_0_8_5_1_MTCH
 + 0.116666666667 x_0_8_5_1_NFLX + 0.116666666667 x_0_8_5_1_QCOM
 + 0.116666666667 x_0_8_5_1_SBUX + 0.116666666667 x_0_8_5_1_TSLA
 + 0.116666666667 x_0_8_5_1_VRTX + 0.116666666667 x_0_8_5_2_AMD
 + 0.116666666667 x_0_8_5_2_AMGN + 0.116666666667 x_0_8_5_2_ASML
 + 0.116666666667 x_0_8_5_2_DLTR + 0.116666666667 x_0_8_5_2_MTCH
 + 0.116666666667 x_0_8_5_2_NFLX + 0.116666666667 x_0_8_5_2_QCOM
 + 0.116666666667 x_0_8_5_2_SBUX + 0.116666666667 x_0_8_5_2_TSLA
 + 0.116666666667 x_0_8_5_2_VRTX + 0.116666666667 x_0_8_5_3_AMD
 + 0.116666666667 x_0_8_5_3_AMGN + 0.116666666667 x_0_8_5_3_ASML
 + 0.116666666667 x_0_8_5_3_DLTR + 0.116666666667 x_0_8_5_3_MTCH
 + 0.116666666667 x_0_8_5_3_NFLX + 0.116666666667 x_0_8_5_3_QCOM
 + 0.116666666667 x_0_8_5_3_SBUX + 0.116666666667 x_0_8_5_3_TSLA
 + 0.116666666667 x_0_8_5_3_VRTX + 0.116666666667 x_0_8_5_4_AMD
 + 0.116666666667 x_0_8_5_4_AMGN + 0.116666666667 x_0_8_5_4_ASML
 + 0.116666666667 x_0_8_5_4_DLTR + 0.116666666667 x_0_8_5_4_MTCH
 + 0.116666666667 x_0_8_5_4_NFLX + 0.116666666667 x_0_8_5_4_QCOM
 + 0.116666666667 x_0_8_5_4_SBUX + 0.116666666667 x_0_8_5_4_TSLA
 + 0.116666666667 x_0_8_5_4_VRTX + 0.116666666667 x_0_8_5_5_AMD
 + 0.116666666667 x_0_8_5_5_AMGN + 0.116666666667 x_0_8_5_5_ASML
 + 0.116666666667 x_0_8_5_5_DLTR + 0.116666666667 x_0_8_5_5_MTCH
 + 0.116666666667 x_0_8_5_5_NFLX + 0.116666666667 x_0_8_5_5_QCOM
 + 0.116666666667 x_0_8_5_5_SBUX + 0.116666666667 x_0_8_5_5_TSLA
 + 0.116666666667 x_0_8_5_5_VRTX + x_0_8_5_AMD + x_0_8_5_AMGN + x_0_8_5_ASML
 + x_0_8_5_DLTR + x_0_8_5_MTCH + x_0_8_5_NFLX + x_0_8_5_QCOM + x_0_8_5_SBUX
 + x_0_8_5_TSLA + x_0_8_5_VRTX >= 0
nnp_constr._in_0_8_5_0: nnp_0_8_5_0 + u_0_8_5 + x_0_8_5_0_AMD + x_0_8_5_0_AMGN
 + x_0_8_5_0_ASML + x_0_8_5_0_DLTR + x_0_8_5_0_MTCH + x_0_8_5_0_NFLX
 + x_0_8_5_0_QCOM + x_0_8_5_0_SBUX + x_0_8_5_0_TSLA + x_0_8_5_0_VRTX >= 0
nnp_constr._in_0_8_5_1: nnp_0_8_5_1 + u_0_8_5 + x_0_8_5_1_AMD + x_0_8_5_1_AMGN
 + x_0_8_5_1_ASML + x_0_8_5_1_DLTR + x_0_8_5_1_MTCH + x_0_8_5_1_NFLX
 + x_0_8_5_1_QCOM + x_0_8_5_1_SBUX + x_0_8_5_1_TSLA + x_0_8_5_1_VRTX >= 0
nnp_constr._in_0_8_5_2: nnp_0_8_5_2 + u_0_8_5 + x_0_8_5_2_AMD + x_0_8_5_2_AMGN
 + x_0_8_5_2_ASML + x_0_8_5_2_DLTR + x_0_8_5_2_MTCH + x_0_8_5_2_NFLX
 + x_0_8_5_2_QCOM + x_0_8_5_2_SBUX + x_0_8_5_2_TSLA + x_0_8_5_2_VRTX >= 0
nnp_constr._in_0_8_5_3: nnp_0_8_5_3 + u_0_8_5 + x_0_8_5_3_AMD + x_0_8_5_3_AMGN
 + x_0_8_5_3_ASML + x_0_8_5_3_DLTR + x_0_8_5_3_MTCH + x_0_8_5_3_NFLX
 + x_0_8_5_3_QCOM + x_0_8_5_3_SBUX + x_0_8_5_3_TSLA + x_0_8_5_3_VRTX >= 0
nnp_constr._in_0_8_5_4: nnp_0_8_5_4 + u_0_8_5 + x_0_8_5_4_AMD + x_0_8_5_4_AMGN
 + x_0_8_5_4_ASML + x_0_8_5_4_DLTR + x_0_8_5_4_MTCH + x_0_8_5_4_NFLX
 + x_0_8_5_4_QCOM + x_0_8_5_4_SBUX + x_0_8_5_4_TSLA + x_0_8_5_4_VRTX >= 0
nnp_constr._in_0_8_5_5: nnp_0_8_5_5 + u_0_8_5 + x_0_8_5_5_AMD + x_0_8_5_5_AMGN
 + x_0_8_5_5_ASML + x_0_8_5_5_DLTR + x_0_8_5_5_MTCH + x_0_8_5_5_NFLX
 + x_0_8_5_5_QCOM + x_0_8_5_5_SBUX + x_0_8_5_5_TSLA + x_0_8_5_5_VRTX >= 0
nnp_constr._in_0_8_6: nnp_0_8_6 - 0.5 nnp_0_8_6_0 - 0.5 nnp_0_8_6_1
 - 0.5 nnp_0_8_6_2 - 0.5 nnp_0_8_6_3 - 0.5 nnp_0_8_6_4 - 0.5 nnp_0_8_6_5
 + u_0_8 - 0.3 u_0_8_6 + 0.116666666667 x_0_8_6_0_AMD
 + 0.116666666667 x_0_8_6_0_AMGN + 0.116666666667 x_0_8_6_0_ASML
 + 0.116666666667 x_0_8_6_0_DLTR + 0.116666666667 x_0_8_6_0_MTCH
 + 0.116666666667 x_0_8_6_0_NFLX + 0.116666666667 x_0_8_6_0_QCOM
 + 0.116666666667 x_0_8_6_0_SBUX + 0.116666666667 x_0_8_6_0_TSLA
 + 0.116666666667 x_0_8_6_0_VRTX + 0.116666666667 x_0_8_6_1_AMD
 + 0.116666666667 x_0_8_6_1_AMGN + 0.116666666667 x_0_8_6_1_ASML
 + 0.116666666667 x_0_8_6_1_DLTR + 0.116666666667 x_0_8_6_1_MTCH
 + 0.116666666667 x_0_8_6_1_NFLX + 0.116666666667 x_0_8_6_1_QCOM
 + 0.116666666667 x_0_8_6_1_SBUX + 0.116666666667 x_0_8_6_1_TSLA
 + 0.116666666667 x_0_8_6_1_VRTX + 0.116666666667 x_0_8_6_2_AMD
 + 0.116666666667 x_0_8_6_2_AMGN + 0.116666666667 x_0_8_6_2_ASML
 + 0.116666666667 x_0_8_6_2_DLTR + 0.116666666667 x_0_8_6_2_MTCH
 + 0.116666666667 x_0_8_6_2_NFLX + 0.116666666667 x_0_8_6_2_QCOM
 + 0.116666666667 x_0_8_6_2_SBUX + 0.116666666667 x_0_8_6_2_TSLA
 + 0.116666666667 x_0_8_6_2_VRTX + 0.116666666667 x_0_8_6_3_AMD
 + 0.116666666667 x_0_8_6_3_AMGN + 0.116666666667 x_0_8_6_3_ASML
 + 0.116666666667 x_0_8_6_3_DLTR + 0.116666666667 x_0_8_6_3_MTCH
 + 0.116666666667 x_0_8_6_3_NFLX + 0.116666666667 x_0_8_6_3_QCOM
 + 0.116666666667 x_0_8_6_3_SBUX + 0.116666666667 x_0_8_6_3_TSLA
 + 0.116666666667 x_0_8_6_3_VRTX + 0.116666666667 x_0_8_6_4_AMD
 + 0.116666666667 x_0_8_6_4_AMGN + 0.116666666667 x_0_8_6_4_ASML
 + 0.116666666667 x_0_8_6_4_DLTR + 0.116666666667 x_0_8_6_4_MTCH
 + 0.116666666667 x_0_8_6_4_NFLX + 0.116666666667 x_0_8_6_4_QCOM
 + 0.116666666667 x_0_8_6_4_SBUX + 0.116666666667 x_0_8_6_4_TSLA
 + 0.116666666667 x_0_8_6_4_VRTX + 0.116666666667 x_0_8_6_5_AMD
 + 0.116666666667 x_0_8_6_5_AMGN + 0.116666666667 x_0_8_6_5_ASML
 + 0.116666666667 x_0_8_6_5_DLTR + 0.116666666667 x_0_8_6_5_MTCH
 + 0.116666666667 x_0_8_6_5_NFLX + 0.116666666667 x_0_8_6_5_QCOM
 + 0.116666666667 x_0_8_6_5_SBUX + 0.116666666667 x_0_8_6_5_TSLA
 + 0.116666666667 x_0_8_6_5_VRTX + x_0_8_6_AMD + x_0_8_6_AMGN + x_0_8_6_ASML
 + x_0_8_6_DLTR + x_0_8_6_MTCH + x_0_8_6_NFLX + x_0_8_6_QCOM + x_0_8_6_SBUX
 + x_0_8_6_TSLA + x_0_8_6_VRTX >= 0
nnp_constr._in_0_8_6_0: nnp_0_8_6_0 + u_0_8_6 + x_0_8_6_0_AMD + x_0_8_6_0_AMGN
 + x_0_8_6_0_ASML + x_0_8_6_0_DLTR + x_0_8_6_0_MTCH + x_0_8_6_0_NFLX
 + x_0_8_6_0_QCOM + x_0_8_6_0_SBUX + x_0_8_6_0_TSLA + x_0_8_6_0_VRTX >= 0
nnp_constr._in_0_8_6_1: nnp_0_8_6_1 + u_0_8_6 + x_0_8_6_1_AMD + x_0_8_6_1_AMGN
 + x_0_8_6_1_ASML + x_0_8_6_1_DLTR + x_0_8_6_1_MTCH + x_0_8_6_1_NFLX
 + x_0_8_6_1_QCOM + x_0_8_6_1_SBUX + x_0_8_6_1_TSLA + x_0_8_6_1_VRTX >= 0
nnp_constr._in_0_8_6_2: nnp_0_8_6_2 + u_0_8_6 + x_0_8_6_2_AMD + x_0_8_6_2_AMGN
 + x_0_8_6_2_ASML + x_0_8_6_2_DLTR + x_0_8_6_2_MTCH + x_0_8_6_2_NFLX
 + x_0_8_6_2_QCOM + x_0_8_6_2_SBUX + x_0_8_6_2_TSLA + x_0_8_6_2_VRTX >= 0
nnp_constr._in_0_8_6_3: nnp_0_8_6_3 + u_0_8_6 + x_0_8_6_3_AMD + x_0_8_6_3_AMGN
 + x_0_8_6_3_ASML + x_0_8_6_3_DLTR + x_0_8_6_3_MTCH + x_0_8_6_3_NFLX
 + x_0_8_6_3_QCOM + x_0_8_6_3_SBUX + x_0_8_6_3_TSLA + x_0_8_6_3_VRTX >= 0
nnp_constr._in_0_8_6_4: nnp_0_8_6_4 + u_0_8_6 + x_0_8_6_4_AMD + x_0_8_6_4_AMGN
 + x_0_8_6_4_ASML + x_0_8_6_4_DLTR + x_0_8_6_4_MTCH + x_0_8_6_4_NFLX
 + x_0_8_6_4_QCOM + x_0_8_6_4_SBUX + x_0_8_6_4_TSLA + x_0_8_6_4_VRTX >= 0
nnp_constr._in_0_8_6_5: nnp_0_8_6_5 + u_0_8_6 + x_0_8_6_5_AMD + x_0_8_6_5_AMGN
 + x_0_8_6_5_ASML + x_0_8_6_5_DLTR + x_0_8_6_5_MTCH + x_0_8_6_5_NFLX
 + x_0_8_6_5_QCOM + x_0_8_6_5_SBUX + x_0_8_6_5_TSLA + x_0_8_6_5_VRTX >= 0
nnp_constr._in_0_8_7: nnp_0_8_7 - 0.5 nnp_0_8_7_0 - 0.5 nnp_0_8_7_1
 - 0.5 nnp_0_8_7_2 - 0.5 nnp_0_8_7_3 - 0.5 nnp_0_8_7_4 - 0.5 nnp_0_8_7_5
 + u_0_8 - 0.3 u_0_8_7 + 0.116666666667 x_0_8_7_0_AMD
 + 0.116666666667 x_0_8_7_0_AMGN + 0.116666666667 x_0_8_7_0_ASML
 + 0.116666666667 x_0_8_7_0_DLTR + 0.116666666667 x_0_8_7_0_MTCH
 + 0.116666666667 x_0_8_7_0_NFLX + 0.116666666667 x_0_8_7_0_QCOM
 + 0.116666666667 x_0_8_7_0_SBUX + 0.116666666667 x_0_8_7_0_TSLA
 + 0.116666666667 x_0_8_7_0_VRTX + 0.116666666667 x_0_8_7_1_AMD
 + 0.116666666667 x_0_8_7_1_AMGN + 0.116666666667 x_0_8_7_1_ASML
 + 0.116666666667 x_0_8_7_1_DLTR + 0.116666666667 x_0_8_7_1_MTCH
 + 0.116666666667 x_0_8_7_1_NFLX + 0.116666666667 x_0_8_7_1_QCOM
 + 0.116666666667 x_0_8_7_1_SBUX + 0.116666666667 x_0_8_7_1_TSLA
 + 0.116666666667 x_0_8_7_1_VRTX + 0.116666666667 x_0_8_7_2_AMD
 + 0.116666666667 x_0_8_7_2_AMGN + 0.116666666667 x_0_8_7_2_ASML
 + 0.116666666667 x_0_8_7_2_DLTR + 0.116666666667 x_0_8_7_2_MTCH
 + 0.116666666667 x_0_8_7_2_NFLX + 0.116666666667 x_0_8_7_2_QCOM
 + 0.116666666667 x_0_8_7_2_SBUX + 0.116666666667 x_0_8_7_2_TSLA
 + 0.116666666667 x_0_8_7_2_VRTX + 0.116666666667 x_0_8_7_3_AMD
 + 0.116666666667 x_0_8_7_3_AMGN + 0.116666666667 x_0_8_7_3_ASML
 + 0.116666666667 x_0_8_7_3_DLTR + 0.116666666667 x_0_8_7_3_MTCH
 + 0.116666666667 x_0_8_7_3_NFLX + 0.116666666667 x_0_8_7_3_QCOM
 + 0.116666666667 x_0_8_7_3_SBUX + 0.116666666667 x_0_8_7_3_TSLA
 + 0.116666666667 x_0_8_7_3_VRTX + 0.116666666667 x_0_8_7_4_AMD
 + 0.116666666667 x_0_8_7_4_AMGN + 0.116666666667 x_0_8_7_4_ASML
 + 0.116666666667 x_0_8_7_4_DLTR + 0.116666666667 x_0_8_7_4_MTCH
 + 0.116666666667 x_0_8_7_4_NFLX + 0.116666666667 x_0_8_7_4_QCOM
 + 0.116666666667 x_0_8_7_4_SBUX + 0.116666666667 x_0_8_7_4_TSLA
 + 0.116666666667 x_0_8_7_4_VRTX + 0.116666666667 x_0_8_7_5_AMD
 + 0.116666666667 x_0_8_7_5_AMGN + 0.116666666667 x_0_8_7_5_ASML
 + 0.116666666667 x_0_8_7_5_DLTR + 0.116666666667 x_0_8_7_5_MTCH
 + 0.116666666667 x_0_8_7_5_NFLX + 0.116666666667 x_0_8_7_5_QCOM
 + 0.116666666667 x_0_8_7_5_SBUX + 0.116666666667 x_0_8_7_5_TSLA
 + 0.116666666667 x_0_8_7_5_VRTX + x_0_8_7_AMD + x_0_8_7_AMGN + x_0_8_7_ASML
 + x_0_8_7_DLTR + x_0_8_7_MTCH + x_0_8_7_NFLX + x_0_8_7_QCOM + x_0_8_7_SBUX
 + x_0_8_7_TSLA + x_0_8_7_VRTX >= 0
nnp_constr._in_0_8_7_0: nnp_0_8_7_0 + u_0_8_7 + x_0_8_7_0_AMD + x_0_8_7_0_AMGN
 + x_0_8_7_0_ASML + x_0_8_7_0_DLTR + x_0_8_7_0_MTCH + x_0_8_7_0_NFLX
 + x_0_8_7_0_QCOM + x_0_8_7_0_SBUX + x_0_8_7_0_TSLA + x_0_8_7_0_VRTX >= 0
nnp_constr._in_0_8_7_1: nnp_0_8_7_1 + u_0_8_7 + x_0_8_7_1_AMD + x_0_8_7_1_AMGN
 + x_0_8_7_1_ASML + x_0_8_7_1_DLTR + x_0_8_7_1_MTCH + x_0_8_7_1_NFLX
 + x_0_8_7_1_QCOM + x_0_8_7_1_SBUX + x_0_8_7_1_TSLA + x_0_8_7_1_VRTX >= 0
nnp_constr._in_0_8_7_2: nnp_0_8_7_2 + u_0_8_7 + x_0_8_7_2_AMD + x_0_8_7_2_AMGN
 + x_0_8_7_2_ASML + x_0_8_7_2_DLTR + x_0_8_7_2_MTCH + x_0_8_7_2_NFLX
 + x_0_8_7_2_QCOM + x_0_8_7_2_SBUX + x_0_8_7_2_TSLA + x_0_8_7_2_VRTX >= 0
nnp_constr._in_0_8_7_3: nnp_0_8_7_3 + u_0_8_7 + x_0_8_7_3_AMD + x_0_8_7_3_AMGN
 + x_0_8_7_3_ASML + x_0_8_7_3_DLTR + x_0_8_7_3_MTCH + x_0_8_7_3_NFLX
 + x_0_8_7_3_QCOM + x_0_8_7_3_SBUX + x_0_8_7_3_TSLA + x_0_8_7_3_VRTX >= 0
nnp_constr._in_0_8_7_4: nnp_0_8_7_4 + u_0_8_7 + x_0_8_7_4_AMD + x_0_8_7_4_AMGN
 + x_0_8_7_4_ASML + x_0_8_7_4_DLTR + x_0_8_7_4_MTCH + x_0_8_7_4_NFLX
 + x_0_8_7_4_QCOM + x_0_8_7_4_SBUX + x_0_8_7_4_TSLA + x_0_8_7_4_VRTX >= 0
nnp_constr._in_0_8_7_5: nnp_0_8_7_5 + u_0_8_7 + x_0_8_7_5_AMD + x_0_8_7_5_AMGN
 + x_0_8_7_5_ASML + x_0_8_7_5_DLTR + x_0_8_7_5_MTCH + x_0_8_7_5_NFLX
 + x_0_8_7_5_QCOM + x_0_8_7_5_SBUX + x_0_8_7_5_TSLA + x_0_8_7_5_VRTX >= 0
nnp_constr._in_0_9: nnp_0_9 - 0.375 nnp_0_9_0 - 0.04375 nnp_0_9_0_0
 - 0.04375 nnp_0_9_0_1 - 0.04375 nnp_0_9_0_2 - 0.04375 nnp_0_9_0_3
 - 0.04375 nnp_0_9_0_4 - 0.04375 nnp_0_9_0_5 - 0.375 nnp_0_9_1
 - 0.04375 nnp_0_9_1_0 - 0.04375 nnp_0_9_1_1 - 0.04375 nnp_0_9_1_2
 - 0.04375 nnp_0_9_1_3 - 0.04375 nnp_0_9_1_4 - 0.04375 nnp_0_9_1_5
 - 0.375 nnp_0_9_2 - 0.04375 nnp_0_9_2_0 - 0.04375 nnp_0_9_2_1
 - 0.04375 nnp_0_9_2_2 - 0.04375 nnp_0_9_2_3 - 0.04375 nnp_0_9_2_4
 - 0.04375 nnp_0_9_2_5 - 0.375 nnp_0_9_3 - 0.04375 nnp_0_9_3_0
 - 0.04375 nnp_0_9_3_1 - 0.04375 nnp_0_9_3_2 - 0.04375 nnp_0_9_3_3
 - 0.04375 nnp_0_9_3_4 - 0.04375 nnp_0_9_3_5 - 0.375 nnp_0_9_4
 - 0.04375 nnp_0_9_4_0 - 0.04375 nnp_0_9_4_1 - 0.04375 nnp_0_9_4_2
 - 0.04375 nnp_0_9_4_3 - 0.04375 nnp_0_9_4_4 - 0.04375 nnp_0_9_4_5
 - 0.375 nnp_0_9_5 - 0.04375 nnp_0_9_5_0 - 0.04375 nnp_0_9_5_1
 - 0.04375 nnp_0_9_5_2 - 0.04375 nnp_0_9_5_3 - 0.04375 nnp_0_9_5_4
 - 0.04375 nnp_0_9_5_5 - 0.375 nnp_0_9_6 - 0.04375 nnp_0_9_6_0
 - 0.04375 nnp_0_9_6_1 - 0.04375 nnp_0_9_6_2 - 0.04375 nnp_0_9_6_3
 - 0.04375 nnp_0_9_6_4 - 0.04375 nnp_0_9_6_5 - 0.375 nnp_0_9_7
 - 0.04375 nnp_0_9_7_0 - 0.04375 nnp_0_9_7_1 - 0.04375 nnp_0_9_7_2
 - 0.04375 nnp_0_9_7_3 - 0.04375 nnp_0_9_7_4 - 0.04375 nnp_0_9_7_5 + u_0
 - 0.3 u_0_9 - 0.02625 u_0_9_0 - 0.02625 u_0_9_1 - 0.02625 u_0_9_2
 - 0.02625 u_0_9_3 - 0.02625 u_0_9_4 - 0.02625 u_0_9_5 - 0.02625 u_0_9_6
 - 0.02625 u_0_9_7 + 0.0102083333333 x_0_9_0_0_AMD
 + 0.0102083333333 x_0_9_0_0_AMGN + 0.0102083333333 x_0_9_0_0_ASML
 + 0.0102083333333 x_0_9_0_0_DLTR + 0.0102083333333 x_0_9_0_0_MTCH
 + 0.0102083333333 x_0_9_0_0_NFLX + 0.0102083333333 x_0_9_0_0_QCOM
 + 0.0102083333333 x_0_9_0_0_SBUX + 0.0102083333333 x_0_9_0_0_TSLA
 + 0.0102083333333 x_0_9_0_0_VRTX + 0.0102083333333 x_0_9_0_1_AMD
 + 0.0102083333333 x_0_9_0_1_AMGN + 0.0102083333333 x_0_9_0_1_ASML
 + 0.0102083333333 x_0_9_0_1_DLTR + 0.0102083333333 x_0_9_0_1_MTCH
 + 0.0102083333333 x_0_9_0_1_NFLX + 0.0102083333333 x_0_9_0_1_QCOM
 + 0.0102083333333 x_0_9_0_1_SBUX + 0.0102083333333 x_0_9_0_1_TSLA
 + 0.0102083333333 x_0_9_0_1_VRTX + 0.0102083333333 x_0_9_0_2_AMD
 + 0.0102083333333 x_0_9_0_2_AMGN + 0.0102083333333 x_0_9_0_2_ASML
 + 0.0102083333333 x_0_9_0_2_DLTR + 0.0102083333333 x_0_9_0_2_MTCH
 + 0.0102083333333 x_0_9_0_2_NFLX + 0.0102083333333 x_0_9_0_2_QCOM
 + 0.0102083333333 x_0_9_0_2_SBUX + 0.0102083333333 x_0_9_0_2_TSLA
 + 0.0102083333333 x_0_9_0_2_VRTX + 0.0102083333333 x_0_9_0_3_AMD
 + 0.0102083333333 x_0_9_0_3_AMGN + 0.0102083333333 x_0_9_0_3_ASML
 + 0.0102083333333 x_0_9_0_3_DLTR + 0.0102083333333 x_0_9_0_3_MTCH
 + 0.0102083333333 x_0_9_0_3_NFLX + 0.0102083333333 x_0_9_0_3_QCOM
 + 0.0102083333333 x_0_9_0_3_SBUX + 0.0102083333333 x_0_9_0_3_TSLA
 + 0.0102083333333 x_0_9_0_3_VRTX + 0.0102083333333 x_0_9_0_4_AMD
 + 0.0102083333333 x_0_9_0_4_AMGN + 0.0102083333333 x_0_9_0_4_ASML
 + 0.0102083333333 x_0_9_0_4_DLTR + 0.0102083333333 x_0_9_0_4_MTCH
 + 0.0102083333333 x_0_9_0_4_NFLX + 0.0102083333333 x_0_9_0_4_QCOM
 + 0.0102083333333 x_0_9_0_4_SBUX + 0.0102083333333 x_0_9_0_4_TSLA
 + 0.0102083333333 x_0_9_0_4_VRTX + 0.0102083333333 x_0_9_0_5_AMD
 + 0.0102083333333 x_0_9_0_5_AMGN + 0.0102083333333 x_0_9_0_5_ASML
 + 0.0102083333333 x_0_9_0_5_DLTR + 0.0102083333333 x_0_9_0_5_MTCH
 + 0.0102083333333 x_0_9_0_5_NFLX + 0.0102083333333 x_0_9_0_5_QCOM
 + 0.0102083333333 x_0_9_0_5_SBUX + 0.0102083333333 x_0_9_0_5_TSLA
 + 0.0102083333333 x_0_9_0_5_VRTX + 0.0875 x_0_9_0_AMD + 0.0875 x_0_9_0_AMGN
 + 0.0875 x_0_9_0_ASML + 0.0875 x_0_9_0_DLTR + 0.0875 x_0_9_0_MTCH
 + 0.0875 x_0_9_0_NFLX + 0.0875 x_0_9_0_QCOM + 0.0875 x_0_9_0_SBUX
 + 0.0875 x_0_9_0_TSLA + 0.0875 x_0_9_0_VRTX + 0.0102083333333 x_0_9_1_0_AMD
 + 0.0102083333333 x_0_9_1_0_AMGN + 0.0102083333333 x_0_9_1_0_ASML
 + 0.0102083333333 x_0_9_1_0_DLTR + 0.0102083333333 x_0_9_1_0_MTCH
 + 0.0102083333333 x_0_9_1_0_NFLX + 0.0102083333333 x_0_9_1_0_QCOM
 + 0.0102083333333 x_0_9_1_0_SBUX + 0.0102083333333 x_0_9_1_0_TSLA
 + 0.0102083333333 x_0_9_1_0_VRTX + 0.0102083333333 x_0_9_1_1_AMD
 + 0.0102083333333 x_0_9_1_1_AMGN + 0.0102083333333 x_0_9_1_1_ASML
 + 0.0102083333333 x_0_9_1_1_DLTR + 0.0102083333333 x_0_9_1_1_MTCH
 + 0.0102083333333 x_0_9_1_1_NFLX + 0.0102083333333 x_0_9_1_1_QCOM
 + 0.0102083333333 x_0_9_1_1_SBUX + 0.0102083333333 x_0_9_1_1_TSLA
 + 0.0102083333333 x_0_9_1_1_VRTX + 0.0102083333333 x_0_9_1_2_AMD
 + 0.0102083333333 x_0_9_1_2_AMGN + 0.0102083333333 x_0_9_1_2_ASML
 + 0.0102083333333 x_0_9_1_2_DLTR + 0.0102083333333 x_0_9_1_2_MTCH
 + 0.0102083333333 x_0_9_1_2_NFLX + 0.0102083333333 x_0_9_1_2_QCOM
 + 0.0102083333333 x_0_9_1_2_SBUX + 0.0102083333333 x_0_9_1_2_TSLA
 + 0.0102083333333 x_0_9_1_2_VRTX + 0.0102083333333 x_0_9_1_3_AMD
 + 0.0102083333333 x_0_9_1_3_AMGN + 0.0102083333333 x_0_9_1_3_ASML
 + 0.0102083333333 x_0_9_1_3_DLTR + 0.0102083333333 x_0_9_1_3_MTCH
 + 0.0102083333333 x_0_9_1_3_NFLX + 0.0102083333333 x_0_9_1_3_QCOM
 + 0.0102083333333 x_0_9_1_3_SBUX + 0.0102083333333 x_0_9_1_3_TSLA
 + 0.0102083333333 x_0_9_1_3_VRTX + 0.0102083333333 x_0_9_1_4_AMD
 + 0.0102083333333 x_0_9_1_4_AMGN + 0.0102083333333 x_0_9_1_4_ASML
 + 0.0102083333333 x_0_9_1_4_DLTR + 0.0102083333333 x_0_9_1_4_MTCH
 + 0.0102083333333 x_0_9_1_4_NFLX + 0.0102083333333 x_0_9_1_4_QCOM
 + 0.0102083333333 x_0_9_1_4_SBUX + 0.0102083333333 x_0_9_1_4_TSLA
 + 0.0102083333333 x_0_9_1_4_VRTX + 0.0102083333333 x_0_9_1_5_AMD
 + 0.0102083333333 x_0_9_1_5_AMGN + 0.0102083333333 x_0_9_1_5_ASML
 + 0.0102083333333 x_0_9_1_5_DLTR + 0.0102083333333 x_0_9_1_5_MTCH
 + 0.0102083333333 x_0_9_1_5_NFLX + 0.0102083333333 x_0_9_1_5_QCOM
 + 0.0102083333333 x_0_9_1_5_SBUX + 0.0102083333333 x_0_9_1_5_TSLA
 + 0.0102083333333 x_0_9_1_5_VRTX + 0.0875 x_0_9_1_AMD + 0.0875 x_0_9_1_AMGN
 + 0.0875 x_0_9_1_ASML + 0.0875 x_0_9_1_DLTR + 0.0875 x_0_9_1_MTCH
 + 0.0875 x_0_9_1_NFLX + 0.0875 x_0_9_1_QCOM + 0.0875 x_0_9_1_SBUX
 + 0.0875 x_0_9_1_TSLA + 0.0875 x_0_9_1_VRTX + 0.0102083333333 x_0_9_2_0_AMD
 + 0.0102083333333 x_0_9_2_0_AMGN + 0.0102083333333 x_0_9_2_0_ASML
 + 0.0102083333333 x_0_9_2_0_DLTR + 0.0102083333333 x_0_9_2_0_MTCH
 + 0.0102083333333 x_0_9_2_0_NFLX + 0.0102083333333 x_0_9_2_0_QCOM
 + 0.0102083333333 x_0_9_2_0_SBUX + 0.0102083333333 x_0_9_2_0_TSLA
 + 0.0102083333333 x_0_9_2_0_VRTX + 0.0102083333333 x_0_9_2_1_AMD
 + 0.0102083333333 x_0_9_2_1_AMGN + 0.0102083333333 x_0_9_2_1_ASML
 + 0.0102083333333 x_0_9_2_1_DLTR + 0.0102083333333 x_0_9_2_1_MTCH
 + 0.0102083333333 x_0_9_2_1_NFLX + 0.0102083333333 x_0_9_2_1_QCOM
 + 0.0102083333333 x_0_9_2_1_SBUX + 0.0102083333333 x_0_9_2_1_TSLA
 + 0.0102083333333 x_0_9_2_1_VRTX + 0.0102083333333 x_0_9_2_2_AMD
 + 0.0102083333333 x_0_9_2_2_AMGN + 0.0102083333333 x_0_9_2_2_ASML
 + 0.0102083333333 x_0_9_2_2_DLTR + 0.0102083333333 x_0_9_2_2_MTCH
 + 0.0102083333333 x_0_9_2_2_NFLX + 0.0102083333333 x_0_9_2_2_QCOM
 + 0.0102083333333 x_0_9_2_2_SBUX + 0.0102083333333 x_0_9_2_2_TSLA
 + 0.0102083333333 x_0_9_2_2_VRTX + 0.0102083333333 x_0_9_2_3_AMD
 + 0.0102083333333 x_0_9_2_3_AMGN + 0.0102083333333 x_0_9_2_3_ASML
 + 0.0102083333333 x_0_9_2_3_DLTR + 0.0102083333333 x_0_9_2_3_MTCH
 + 0.0102083333333 x_0_9_2_3_NFLX + 0.0102083333333 x_0_9_2_3_QCOM
 + 0.0102083333333 x_0_9_2_3_SBUX + 0.0102083333333 x_0_9_2_3_TSLA
 + 0.0102083333333 x_0_9_2_3_VRTX + 0.0102083333333 x_0_9_2_4_AMD
 + 0.0102083333333 x_0_9_2_4_AMGN + 0.0102083333333 x_0_9_2_4_ASML
 + 0.0102083333333 x_0_9_2_4_DLTR + 0.0102083333333 x_0_9_2_4_MTCH
 + 0.0102083333333 x_0_9_2_4_NFLX + 0.0102083333333 x_0_9_2_4_QCOM
 + 0.0102083333333 x_0_9_2_4_SBUX + 0.0102083333333 x_0_9_2_4_TSLA
 + 0.0102083333333 x_0_9_2_4_VRTX + 0.0102083333333 x_0_9_2_5_AMD
 + 0.0102083333333 x_0_9_2_5_AMGN + 0.0102083333333 x_0_9_2_5_ASML
 + 0.0102083333333 x_0_9_2_5_DLTR + 0.0102083333333 x_0_9_2_5_MTCH
 + 0.0102083333333 x_0_9_2_5_NFLX + 0.0102083333333 x_0_9_2_5_QCOM
 + 0.0102083333333 x_0_9_2_5_SBUX + 0.0102083333333 x_0_9_2_5_TSLA
 + 0.0102083333333 x_0_9_2_5_VRTX + 0.0875 x_0_9_2_AMD + 0.0875 x_0_9_2_AMGN
 + 0.0875 x_0_9_2_ASML + 0.0875 x_0_9_2_DLTR + 0.0875 x_0_9_2_MTCH
 + 0.0875 x_0_9_2_NFLX + 0.0875 x_0_9_2_QCOM + 0.0875 x_0_9_2_SBUX
 + 0.0875 x_0_9_2_TSLA + 0.0875 x_0_9_2_VRTX + 0.0102083333333 x_0_9_3_0_AMD
 + 0.0102083333333 x_0_9_3_0_AMGN + 0.0102083333333 x_0_9_3_0_ASML
 + 0.0102083333333 x_0_9_3_0_DLTR + 0.0102083333333 x_0_9_3_0_MTCH
 + 0.0102083333333 x_0_9_3_0_NFLX + 0.0102083333333 x_0_9_3_0_QCOM
 + 0.0102083333333 x_0_9_3_0_SBUX + 0.0102083333333 x_0_9_3_0_TSLA
 + 0.0102083333333 x_0_9_3_0_VRTX + 0.0102083333333 x_0_9_3_1_AMD
 + 0.0102083333333 x_0_9_3_1_AMGN + 0.0102083333333 x_0_9_3_1_ASML
 + 0.0102083333333 x_0_9_3_1_DLTR + 0.0102083333333 x_0_9_3_1_MTCH
 + 0.0102083333333 x_0_9_3_1_NFLX + 0.0102083333333 x_0_9_3_1_QCOM
 + 0.0102083333333 x_0_9_3_1_SBUX + 0.0102083333333 x_0_9_3_1_TSLA
 + 0.0102083333333 x_0_9_3_1_VRTX + 0.0102083333333 x_0_9_3_2_AMD
 + 0.0102083333333 x_0_9_3_2_AMGN + 0.0102083333333 x_0_9_3_2_ASML
 + 0.0102083333333 x_0_9_3_2_DLTR + 0.0102083333333 x_0_9_3_2_MTCH
 + 0.0102083333333 x_0_9_3_2_NFLX + 0.0102083333333 x_0_9_3_2_QCOM
 + 0.0102083333333 x_0_9_3_2_SBUX + 0.0102083333333 x_0_9_3_2_TSLA
 + 0.0102083333333 x_0_9_3_2_VRTX + 0.0102083333333 x_0_9_3_3_AMD
 + 0.0102083333333 x_0_9_3_3_AMGN + 0.0102083333333 x_0_9_3_3_ASML
 + 0.0102083333333 x_0_9_3_3_DLTR + 0.0102083333333 x_0_9_3_3_MTCH
 + 0.0102083333333 x_0_9_3_3_NFLX + 0.0102083333333 x_0_9_3_3_QCOM
 + 0.0102083333333 x_0_9_3_3_SBUX + 0.0102083333333 x_0_9_3_3_TSLA
 + 0.0102083333333 x_0_9_3_3_VRTX + 0.0102083333333 x_0_9_3_4_AMD
 + 0.0102083333333 x_0_9_3_4_AMGN + 0.0102083333333 x_0_9_3_4_ASML
 + 0.0102083333333 x_0_9_3_4_DLTR + 0.0102083333333 x_0_9_3_4_MTCH
 + 0.0102083333333 x_0_9_3_4_NFLX + 0.0102083333333 x_0_9_3_4_QCOM
 + 0.0102083333333 x_0_9_3_4_SBUX + 0.0102083333333 x_0_9_3_4_TSLA
 + 0.0102083333333 x_0_9_3_4_VRTX + 0.0102083333333 x_0_9_3_5_AMD
 + 0.0102083333333 x_0_9_3_5_AMGN + 0.0102083333333 x_0_9_3_5_ASML
 + 0.0102083333333 x_0_9_3_5_DLTR + 0.0102083333333 x_0_9_3_5_MTCH
 + 0.0102083333333 x_0_9_3_5_NFLX + 0.0102083333333 x_0_9_3_5_QCOM
 + 0.0102083333333 x_0_9_3_5_SBUX + 0.0102083333333 x_0_9_3_5_TSLA
 + 0.0102083333333 x_0_9_3_5_VRTX + 0.0875 x_0_9_3_AMD + 0.0875 x_0_9_3_AMGN
 + 0.0875 x_0_9_3_ASML + 0.0875 x_0_9_3_DLTR + 0.0875 x_0_9_3_MTCH
 + 0.0875 x_0_9_3_NFLX + 0.0875 x_0_9_3_QCOM + 0.0875 x_0_9_3_SBUX
 + 0.0875 x_0_9_3_TSLA + 0.0875 x_0_9_3_VRTX + 0.0102083333333 x_0_9_4_0_AMD
 + 0.0102083333333 x_0_9_4_0_AMGN + 0.0102083333333 x_0_9_4_0_ASML
 + 0.0102083333333 x_0_9_4_0_DLTR + 0.0102083333333 x_0_9_4_0_MTCH
 + 0.0102083333333 x_0_9_4_0_NFLX + 0.0102083333333 x_0_9_4_0_QCOM
 + 0.0102083333333 x_0_9_4_0_SBUX + 0.0102083333333 x_0_9_4_0_TSLA
 + 0.0102083333333 x_0_9_4_0_VRTX + 0.0102083333333 x_0_9_4_1_AMD
 + 0.0102083333333 x_0_9_4_1_AMGN + 0.0102083333333 x_0_9_4_1_ASML
 + 0.0102083333333 x_0_9_4_1_DLTR + 0.0102083333333 x_0_9_4_1_MTCH
 + 0.0102083333333 x_0_9_4_1_NFLX + 0.0102083333333 x_0_9_4_1_QCOM
 + 0.0102083333333 x_0_9_4_1_SBUX + 0.0102083333333 x_0_9_4_1_TSLA
 + 0.0102083333333 x_0_9_4_1_VRTX + 0.0102083333333 x_0_9_4_2_AMD
 + 0.0102083333333 x_0_9_4_2_AMGN + 0.0102083333333 x_0_9_4_2_ASML
 + 0.0102083333333 x_0_9_4_2_DLTR + 0.0102083333333 x_0_9_4_2_MTCH
 + 0.0102083333333 x_0_9_4_2_NFLX + 0.0102083333333 x_0_9_4_2_QCOM
 + 0.0102083333333 x_0_9_4_2_SBUX + 0.0102083333333 x_0_9_4_2_TSLA
 + 0.0102083333333 x_0_9_4_2_VRTX + 0.0102083333333 x_0_9_4_3_AMD
 + 0.0102083333333 x_0_9_4_3_AMGN + 0.0102083333333 x_0_9_4_3_ASML
 + 0.0102083333333 x_0_9_4_3_DLTR + 0.0102083333333 x_0_9_4_3_MTCH
 + 0.0102083333333 x_0_9_4_3_NFLX + 0.0102083333333 x_0_9_4_3_QCOM
 + 0.0102083333333 x_0_9_4_3_SBUX + 0.0102083333333 x_0_9_4_3_TSLA
 + 0.0102083333333 x_0_9_4_3_VRTX + 0.0102083333333 x_0_9_4_4_AMD
 + 0.0102083333333 x_0_9_4_4_AMGN + 0.0102083333333 x_0_9_4_4_ASML
 + 0.0102083333333 x_0_9_4_4_DLTR + 0.0102083333333 x_0_9_4_4_MTCH
 + 0.0102083333333 x_0_9_4_4_NFLX + 0.0102083333333 x_0_9_4_4_QCOM
 + 0.0102083333333 x_0_9_4_4_SBUX + 0.0102083333333 x_0_9_4_4_TSLA
 + 0.0102083333333 x_0_9_4_4_VRTX + 0.0102083333333 x_0_9_4_5_AMD
 + 0.0102083333333 x_0_9_4_5_AMGN + 0.0102083333333 x_0_9_4_5_ASML
 + 0.0102083333333 x_0_9_4_5_DLTR + 0.0102083333333 x_0_9_4_5_MTCH
 + 0.0102083333333 x_0_9_4_5_NFLX + 0.0102083333333 x_0_9_4_5_QCOM
 + 0.0102083333333 x_0_9_4_5_SBUX + 0.0102083333333 x_0_9_4_5_TSLA
 + 0.0102083333333 x_0_9_4_5_VRTX + 0.0875 x_0_9_4_AMD + 0.0875 x_0_9_4_AMGN
 + 0.0875 x_0_9_4_ASML + 0.0875 x_0_9_4_DLTR + 0.0875 x_0_9_4_MTCH
 + 0.0875 x_0_9_4_NFLX + 0.0875 x_0_9_4_QCOM + 0.0875 x_0_9_4_SBUX
 + 0.0875 x_0_9_4_TSLA + 0.0875 x_0_9_4_VRTX + 0.0102083333333 x_0_9_5_0_AMD
 + 0.0102083333333 x_0_9_5_0_AMGN + 0.0102083333333 x_0_9_5_0_ASML
 + 0.0102083333333 x_0_9_5_0_DLTR + 0.0102083333333 x_0_9_5_0_MTCH
 + 0.0102083333333 x_0_9_5_0_NFLX + 0.0102083333333 x_0_9_5_0_QCOM
 + 0.0102083333333 x_0_9_5_0_SBUX + 0.0102083333333 x_0_9_5_0_TSLA
 + 0.0102083333333 x_0_9_5_0_VRTX + 0.0102083333333 x_0_9_5_1_AMD
 + 0.0102083333333 x_0_9_5_1_AMGN + 0.0102083333333 x_0_9_5_1_ASML
 + 0.0102083333333 x_0_9_5_1_DLTR + 0.0102083333333 x_0_9_5_1_MTCH
 + 0.0102083333333 x_0_9_5_1_NFLX + 0.0102083333333 x_0_9_5_1_QCOM
 + 0.0102083333333 x_0_9_5_1_SBUX + 0.0102083333333 x_0_9_5_1_TSLA
 + 0.0102083333333 x_0_9_5_1_VRTX + 0.0102083333333 x_0_9_5_2_AMD
 + 0.0102083333333 x_0_9_5_2_AMGN + 0.0102083333333 x_0_9_5_2_ASML
 + 0.0102083333333 x_0_9_5_2_DLTR + 0.0102083333333 x_0_9_5_2_MTCH
 + 0.0102083333333 x_0_9_5_2_NFLX + 0.0102083333333 x_0_9_5_2_QCOM
 + 0.0102083333333 x_0_9_5_2_SBUX + 0.0102083333333 x_0_9_5_2_TSLA
 + 0.0102083333333 x_0_9_5_2_VRTX + 0.0102083333333 x_0_9_5_3_AMD
 + 0.0102083333333 x_0_9_5_3_AMGN + 0.0102083333333 x_0_9_5_3_ASML
 + 0.0102083333333 x_0_9_5_3_DLTR + 0.0102083333333 x_0_9_5_3_MTCH
 + 0.0102083333333 x_0_9_5_3_NFLX + 0.0102083333333 x_0_9_5_3_QCOM
 + 0.0102083333333 x_0_9_5_3_SBUX + 0.0102083333333 x_0_9_5_3_TSLA
 + 0.0102083333333 x_0_9_5_3_VRTX + 0.0102083333333 x_0_9_5_4_AMD
 + 0.0102083333333 x_0_9_5_4_AMGN + 0.0102083333333 x_0_9_5_4_ASML
 + 0.0102083333333 x_0_9_5_4_DLTR + 0.0102083333333 x_0_9_5_4_MTCH
 + 0.0102083333333 x_0_9_5_4_NFLX + 0.0102083333333 x_0_9_5_4_QCOM
 + 0.0102083333333 x_0_9_5_4_SBUX + 0.0102083333333 x_0_9_5_4_TSLA
 + 0.0102083333333 x_0_9_5_4_VRTX + 0.0102083333333 x_0_9_5_5_AMD
 + 0.0102083333333 x_0_9_5_5_AMGN + 0.0102083333333 x_0_9_5_5_ASML
 + 0.0102083333333 x_0_9_5_5_DLTR + 0.0102083333333 x_0_9_5_5_MTCH
 + 0.0102083333333 x_0_9_5_5_NFLX + 0.0102083333333 x_0_9_5_5_QCOM
 + 0.0102083333333 x_0_9_5_5_SBUX + 0.0102083333333 x_0_9_5_5_TSLA
 + 0.0102083333333 x_0_9_5_5_VRTX + 0.0875 x_0_9_5_AMD + 0.0875 x_0_9_5_AMGN
 + 0.0875 x_0_9_5_ASML + 0.0875 x_0_9_5_DLTR + 0.0875 x_0_9_5_MTCH
 + 0.0875 x_0_9_5_NFLX + 0.0875 x_0_9_5_QCOM + 0.0875 x_0_9_5_SBUX
 + 0.0875 x_0_9_5_TSLA + 0.0875 x_0_9_5_VRTX + 0.0102083333333 x_0_9_6_0_AMD
 + 0.0102083333333 x_0_9_6_0_AMGN + 0.0102083333333 x_0_9_6_0_ASML
 + 0.0102083333333 x_0_9_6_0_DLTR + 0.0102083333333 x_0_9_6_0_MTCH
 + 0.0102083333333 x_0_9_6_0_NFLX + 0.0102083333333 x_0_9_6_0_QCOM
 + 0.0102083333333 x_0_9_6_0_SBUX + 0.0102083333333 x_0_9_6_0_TSLA
 + 0.0102083333333 x_0_9_6_0_VRTX + 0.0102083333333 x_0_9_6_1_AMD
 + 0.0102083333333 x_0_9_6_1_AMGN + 0.0102083333333 x_0_9_6_1_ASML
 + 0.0102083333333 x_0_9_6_1_DLTR + 0.0102083333333 x_0_9_6_1_MTCH
 + 0.0102083333333 x_0_9_6_1_NFLX + 0.0102083333333 x_0_9_6_1_QCOM
 + 0.0102083333333 x_0_9_6_1_SBUX + 0.0102083333333 x_0_9_6_1_TSLA
 + 0.0102083333333 x_0_9_6_1_VRTX + 0.0102083333333 x_0_9_6_2_AMD
 + 0.0102083333333 x_0_9_6_2_AMGN + 0.0102083333333 x_0_9_6_2_ASML
 + 0.0102083333333 x_0_9_6_2_DLTR + 0.0102083333333 x_0_9_6_2_MTCH
 + 0.0102083333333 x_0_9_6_2_NFLX + 0.0102083333333 x_0_9_6_2_QCOM
 + 0.0102083333333 x_0_9_6_2_SBUX + 0.0102083333333 x_0_9_6_2_TSLA
 + 0.0102083333333 x_0_9_6_2_VRTX + 0.0102083333333 x_0_9_6_3_AMD
 + 0.0102083333333 x_0_9_6_3_AMGN + 0.0102083333333 x_0_9_6_3_ASML
 + 0.0102083333333 x_0_9_6_3_DLTR + 0.0102083333333 x_0_9_6_3_MTCH
 + 0.0102083333333 x_0_9_6_3_NFLX + 0.0102083333333 x_0_9_6_3_QCOM
 + 0.0102083333333 x_0_9_6_3_SBUX + 0.0102083333333 x_0_9_6_3_TSLA
 + 0.0102083333333 x_0_9_6_3_VRTX + 0.0102083333333 x_0_9_6_4_AMD
 + 0.0102083333333 x_0_9_6_4_AMGN + 0.0102083333333 x_0_9_6_4_ASML
 + 0.0102083333333 x_0_9_6_4_DLTR + 0.0102083333333 x_0_9_6_4_MTCH
 + 0.0102083333333 x_0_9_6_4_NFLX + 0.0102083333333 x_0_9_6_4_QCOM
 + 0.0102083333333 x_0_9_6_4_SBUX + 0.0102083333333 x_0_9_6_4_TSLA
 + 0.0102083333333 x_0_9_6_4_VRTX + 0.0102083333333 x_0_9_6_5_AMD
 + 0.0102083333333 x_0_9_6_5_AMGN + 0.0102083333333 x_0_9_6_5_ASML
 + 0.0102083333333 x_0_9_6_5_DLTR + 0.0102083333333 x_0_9_6_5_MTCH
 + 0.0102083333333 x_0_9_6_5_NFLX + 0.0102083333333 x_0_9_6_5_QCOM
 + 0.0102083333333 x_0_9_6_5_SBUX + 0.0102083333333 x_0_9_6_5_TSLA
 + 0.0102083333333 x_0_9_6_5_VRTX + 0.0875 x_0_9_6_AMD + 0.0875 x_0_9_6_AMGN
 + 0.0875 x_0_9_6_ASML + 0.0875 x_0_9_6_DLTR + 0.0875 x_0_9_6_MTCH
 + 0.0875 x_0_9_6_NFLX + 0.0875 x_0_9_6_QCOM + 0.0875 x_0_9_6_SBUX
 + 0.0875 x_0_9_6_TSLA + 0.0875 x_0_9_6_VRTX + 0.0102083333333 x_0_9_7_0_AMD
 + 0.0102083333333 x_0_9_7_0_AMGN + 0.0102083333333 x_0_9_7_0_ASML
 + 0.0102083333333 x_0_9_7_0_DLTR + 0.0102083333333 x_0_9_7_0_MTCH
 + 0.0102083333333 x_0_9_7_0_NFLX + 0.0102083333333 x_0_9_7_0_QCOM
 + 0.0102083333333 x_0_9_7_0_SBUX + 0.0102083333333 x_0_9_7_0_TSLA
 + 0.0102083333333 x_0_9_7_0_VRTX + 0.0102083333333 x_0_9_7_1_AMD
 + 0.0102083333333 x_0_9_7_1_AMGN + 0.0102083333333 x_0_9_7_1_ASML
 + 0.0102083333333 x_0_9_7_1_DLTR + 0.0102083333333 x_0_9_7_1_MTCH
 + 0.0102083333333 x_0_9_7_1_NFLX + 0.0102083333333 x_0_9_7_1_QCOM
 + 0.0102083333333 x_0_9_7_1_SBUX + 0.0102083333333 x_0_9_7_1_TSLA
 + 0.0102083333333 x_0_9_7_1_VRTX + 0.0102083333333 x_0_9_7_2_AMD
 + 0.0102083333333 x_0_9_7_2_AMGN + 0.0102083333333 x_0_9_7_2_ASML
 + 0.0102083333333 x_0_9_7_2_DLTR + 0.0102083333333 x_0_9_7_2_MTCH
 + 0.0102083333333 x_0_9_7_2_NFLX + 0.0102083333333 x_0_9_7_2_QCOM
 + 0.0102083333333 x_0_9_7_2_SBUX + 0.0102083333333 x_0_9_7_2_TSLA
 + 0.0102083333333 x_0_9_7_2_VRTX + 0.0102083333333 x_0_9_7_3_AMD
 + 0.0102083333333 x_0_9_7_3_AMGN + 0.0102083333333 x_0_9_7_3_ASML
 + 0.0102083333333 x_0_9_7_3_DLTR + 0.0102083333333 x_0_9_7_3_MTCH
 + 0.0102083333333 x_0_9_7_3_NFLX + 0.0102083333333 x_0_9_7_3_QCOM
 + 0.0102083333333 x_0_9_7_3_SBUX + 0.0102083333333 x_0_9_7_3_TSLA
 + 0.0102083333333 x_0_9_7_3_VRTX + 0.0102083333333 x_0_9_7_4_AMD
 + 0.0102083333333 x_0_9_7_4_AMGN + 0.0102083333333 x_0_9_7_4_ASML
 + 0.0102083333333 x_0_9_7_4_DLTR + 0.0102083333333 x_0_9_7_4_MTCH
 + 0.0102083333333 x_0_9_7_4_NFLX + 0.0102083333333 x_0_9_7_4_QCOM
 + 0.0102083333333 x_0_9_7_4_SBUX + 0.0102083333333 x_0_9_7_4_TSLA
 + 0.0102083333333 x_0_9_7_4_VRTX + 0.0102083333333 x_0_9_7_5_AMD
 + 0.0102083333333 x_0_9_7_5_AMGN + 0.0102083333333 x_0_9_7_5_ASML
 + 0.0102083333333 x_0_9_7_5_DLTR + 0.0102083333333 x_0_9_7_5_MTCH
 + 0.0102083333333 x_0_9_7_5_NFLX + 0.0102083333333 x_0_9_7_5_QCOM
 + 0.0102083333333 x_0_9_7_5_SBUX + 0.0102083333333 x_0_9_7_5_TSLA
 + 0.0102083333333 x_0_9_7_5_VRTX + 0.0875 x_0_9_7_AMD + 0.0875 x_0_9_7_AMGN
 + 0.0875 x_0_9_7_ASML + 0.0875 x_0_9_7_DLTR + 0.0875 x_0_9_7_MTCH
 + 0.0875 x_0_9_7_NFLX + 0.0875 x_0_9_7_QCOM + 0.0875 x_0_9_7_SBUX
 + 0.0875 x_0_9_7_TSLA + 0.0875 x_0_9_7_VRTX + x_0_9_AMD + x_0_9_AMGN
 + x_0_9_ASML + x_0_9_DLTR + x_0_9_MTCH + x_0_9_NFLX + x_0_9_QCOM + x_0_9_SBUX
 + x_0_9_TSLA + x_0_9_VRTX >= 0
nnp_constr._in_0_9_0: nnp_0_9_0 - 0.5 nnp_0_9_0_0 - 0.5 nnp_0_9_0_1
 - 0.5 nnp_0_9_0_2 - 0.5 nnp_0_9_0_3 - 0.5 nnp_0_9_0_4 - 0.5 nnp_0_9_0_5
 + u_0_9 - 0.3 u_0_9_0 + 0.116666666667 x_0_9_0_0_AMD
 + 0.116666666667 x_0_9_0_0_AMGN + 0.116666666667 x_0_9_0_0_ASML
 + 0.116666666667 x_0_9_0_0_DLTR + 0.116666666667 x_0_9_0_0_MTCH
 + 0.116666666667 x_0_9_0_0_NFLX + 0.116666666667 x_0_9_0_0_QCOM
 + 0.116666666667 x_0_9_0_0_SBUX + 0.116666666667 x_0_9_0_0_TSLA
 + 0.116666666667 x_0_9_0_0_VRTX + 0.116666666667 x_0_9_0_1_AMD
 + 0.116666666667 x_0_9_0_1_AMGN + 0.116666666667 x_0_9_0_1_ASML
 + 0.116666666667 x_0_9_0_1_DLTR + 0.116666666667 x_0_9_0_1_MTCH
 + 0.116666666667 x_0_9_0_1_NFLX + 0.116666666667 x_0_9_0_1_QCOM
 + 0.116666666667 x_0_9_0_1_SBUX + 0.116666666667 x_0_9_0_1_TSLA
 + 0.116666666667 x_0_9_0_1_VRTX + 0.116666666667 x_0_9_0_2_AMD
 + 0.116666666667 x_0_9_0_2_AMGN + 0.116666666667 x_0_9_0_2_ASML
 + 0.116666666667 x_0_9_0_2_DLTR + 0.116666666667 x_0_9_0_2_MTCH
 + 0.116666666667 x_0_9_0_2_NFLX + 0.116666666667 x_0_9_0_2_QCOM
 + 0.116666666667 x_0_9_0_2_SBUX + 0.116666666667 x_0_9_0_2_TSLA
 + 0.116666666667 x_0_9_0_2_VRTX + 0.116666666667 x_0_9_0_3_AMD
 + 0.116666666667 x_0_9_0_3_AMGN + 0.116666666667 x_0_9_0_3_ASML
 + 0.116666666667 x_0_9_0_3_DLTR + 0.116666666667 x_0_9_0_3_MTCH
 + 0.116666666667 x_0_9_0_3_NFLX + 0.116666666667 x_0_9_0_3_QCOM
 + 0.116666666667 x_0_9_0_3_SBUX + 0.116666666667 x_0_9_0_3_TSLA
 + 0.116666666667 x_0_9_0_3_VRTX + 0.116666666667 x_0_9_0_4_AMD
 + 0.116666666667 x_0_9_0_4_AMGN + 0.116666666667 x_0_9_0_4_ASML
 + 0.116666666667 x_0_9_0_4_DLTR + 0.116666666667 x_0_9_0_4_MTCH
 + 0.116666666667 x_0_9_0_4_NFLX + 0.116666666667 x_0_9_0_4_QCOM
 + 0.116666666667 x_0_9_0_4_SBUX + 0.116666666667 x_0_9_0_4_TSLA
 + 0.116666666667 x_0_9_0_4_VRTX + 0.116666666667 x_0_9_0_5_AMD
 + 0.116666666667 x_0_9_0_5_AMGN + 0.116666666667 x_0_9_0_5_ASML
 + 0.116666666667 x_0_9_0_5_DLTR + 0.116666666667 x_0_9_0_5_MTCH
 + 0.116666666667 x_0_9_0_5_NFLX + 0.116666666667 x_0_9_0_5_QCOM
 + 0.116666666667 x_0_9_0_5_SBUX + 0.116666666667 x_0_9_0_5_TSLA
 + 0.116666666667 x_0_9_0_5_VRTX + x_0_9_0_AMD + x_0_9_0_AMGN + x_0_9_0_ASML
 + x_0_9_0_DLTR + x_0_9_0_MTCH + x_0_9_0_NFLX + x_0_9_0_QCOM + x_0_9_0_SBUX
 + x_0_9_0_TSLA + x_0_9_0_VRTX >= 0
nnp_constr._in_0_9_0_0: nnp_0_9_0_0 + u_0_9_0 + x_0_9_0_0_AMD + x_0_9_0_0_AMGN
 + x_0_9_0_0_ASML + x_0_9_0_0_DLTR + x_0_9_0_0_MTCH + x_0_9_0_0_NFLX
 + x_0_9_0_0_QCOM + x_0_9_0_0_SBUX + x_0_9_0_0_TSLA + x_0_9_0_0_VRTX >= 0
nnp_constr._in_0_9_0_1: nnp_0_9_0_1 + u_0_9_0 + x_0_9_0_1_AMD + x_0_9_0_1_AMGN
 + x_0_9_0_1_ASML + x_0_9_0_1_DLTR + x_0_9_0_1_MTCH + x_0_9_0_1_NFLX
 + x_0_9_0_1_QCOM + x_0_9_0_1_SBUX + x_0_9_0_1_TSLA + x_0_9_0_1_VRTX >= 0
nnp_constr._in_0_9_0_2: nnp_0_9_0_2 + u_0_9_0 + x_0_9_0_2_AMD + x_0_9_0_2_AMGN
 + x_0_9_0_2_ASML + x_0_9_0_2_DLTR + x_0_9_0_2_MTCH + x_0_9_0_2_NFLX
 + x_0_9_0_2_QCOM + x_0_9_0_2_SBUX + x_0_9_0_2_TSLA + x_0_9_0_2_VRTX >= 0
nnp_constr._in_0_9_0_3: nnp_0_9_0_3 + u_0_9_0 + x_0_9_0_3_AMD + x_0_9_0_3_AMGN
 + x_0_9_0_3_ASML + x_0_9_0_3_DLTR + x_0_9_0_3_MTCH + x_0_9_0_3_NFLX
 + x_0_9_0_3_QCOM + x_0_9_0_3_SBUX + x_0_9_0_3_TSLA + x_0_9_0_3_VRTX >= 0
nnp_constr._in_0_9_0_4: nnp_0_9_0_4 + u_0_9_0 + x_0_9_0_4_AMD + x_0_9_0_4_AMGN
 + x_0_9_0_4_ASML + x_0_9_0_4_DLTR + x_0_9_0_4_MTCH + x_0_9_0_4_NFLX
 + x_0_9_0_4_QCOM + x_0_9_0_4_SBUX + x_0_9_0_4_TSLA + x_0_9_0_4_VRTX >= 0
nnp_constr._in_0_9_0_5: nnp_0_9_0_5 + u_0_9_0 + x_0_9_0_5_AMD + x_0_9_0_5_AMGN
 + x_0_9_0_5_ASML + x_0_9_0_5_DLTR + x_0_9_0_5_MTCH + x_0_9_0_5_NFLX
 + x_0_9_0_5_QCOM + x_0_9_0_5_SBUX + x_0_9_0_5_TSLA + x_0_9_0_5_VRTX >= 0
nnp_constr._in_0_9_1: nnp_0_9_1 - 0.5 nnp_0_9_1_0 - 0.5 nnp_0_9_1_1
 - 0.5 nnp_0_9_1_2 - 0.5 nnp_0_9_1_3 - 0.5 nnp_0_9_1_4 - 0.5 nnp_0_9_1_5
 + u_0_9 - 0.3 u_0_9_1 + 0.116666666667 x_0_9_1_0_AMD
 + 0.116666666667 x_0_9_1_0_AMGN + 0.116666666667 x_0_9_1_0_ASML
 + 0.116666666667 x_0_9_1_0_DLTR + 0.116666666667 x_0_9_1_0_MTCH
 + 0.116666666667 x_0_9_1_0_NFLX + 0.116666666667 x_0_9_1_0_QCOM
 + 0.116666666667 x_0_9_1_0_SBUX + 0.116666666667 x_0_9_1_0_TSLA
 + 0.116666666667 x_0_9_1_0_VRTX + 0.116666666667 x_0_9_1_1_AMD
 + 0.116666666667 x_0_9_1_1_AMGN + 0.116666666667 x_0_9_1_1_ASML
 + 0.116666666667 x_0_9_1_1_DLTR + 0.116666666667 x_0_9_1_1_MTCH
 + 0.116666666667 x_0_9_1_1_NFLX + 0.116666666667 x_0_9_1_1_QCOM
 + 0.116666666667 x_0_9_1_1_SBUX + 0.116666666667 x_0_9_1_1_TSLA
 + 0.116666666667 x_0_9_1_1_VRTX + 0.116666666667 x_0_9_1_2_AMD
 + 0.116666666667 x_0_9_1_2_AMGN + 0.116666666667 x_0_9_1_2_ASML
 + 0.116666666667 x_0_9_1_2_DLTR + 0.116666666667 x_0_9_1_2_MTCH
 + 0.116666666667 x_0_9_1_2_NFLX + 0.116666666667 x_0_9_1_2_QCOM
 + 0.116666666667 x_0_9_1_2_SBUX + 0.116666666667 x_0_9_1_2_TSLA
 + 0.116666666667 x_0_9_1_2_VRTX + 0.116666666667 x_0_9_1_3_AMD
 + 0.116666666667 x_0_9_1_3_AMGN + 0.116666666667 x_0_9_1_3_ASML
 + 0.116666666667 x_0_9_1_3_DLTR + 0.116666666667 x_0_9_1_3_MTCH
 + 0.116666666667 x_0_9_1_3_NFLX + 0.116666666667 x_0_9_1_3_QCOM
 + 0.116666666667 x_0_9_1_3_SBUX + 0.116666666667 x_0_9_1_3_TSLA
 + 0.116666666667 x_0_9_1_3_VRTX + 0.116666666667 x_0_9_1_4_AMD
 + 0.116666666667 x_0_9_1_4_AMGN + 0.116666666667 x_0_9_1_4_ASML
 + 0.116666666667 x_0_9_1_4_DLTR + 0.116666666667 x_0_9_1_4_MTCH
 + 0.116666666667 x_0_9_1_4_NFLX + 0.116666666667 x_0_9_1_4_QCOM
 + 0.116666666667 x_0_9_1_4_SBUX + 0.116666666667 x_0_9_1_4_TSLA
 + 0.116666666667 x_0_9_1_4_VRTX + 0.116666666667 x_0_9_1_5_AMD
 + 0.116666666667 x_0_9_1_5_AMGN + 0.116666666667 x_0_9_1_5_ASML
 + 0.116666666667 x_0_9_1_5_DLTR + 0.116666666667 x_0_9_1_5_MTCH
 + 0.116666666667 x_0_9_1_5_NFLX + 0.116666666667 x_0_9_1_5_QCOM
 + 0.116666666667 x_0_9_1_5_SBUX + 0.116666666667 x_0_9_1_5_TSLA
 + 0.116666666667 x_0_9_1_5_VRTX + x_0_9_1_AMD + x_0_9_1_AMGN + x_0_9_1_ASML
 + x_0_9_1_DLTR + x_0_9_1_MTCH + x_0_9_1_NFLX + x_0_9_1_QCOM + x_0_9_1_SBUX
 + x_0_9_1_TSLA + x_0_9_1_VRTX >= 0
nnp_constr._in_0_9_1_0: nnp_0_9_1_0 + u_0_9_1 + x_0_9_1_0_AMD + x_0_9_1_0_AMGN
 + x_0_9_1_0_ASML + x_0_9_1_0_DLTR + x_0_9_1_0_MTCH + x_0_9_1_0_NFLX
 + x_0_9_1_0_QCOM + x_0_9_1_0_SBUX + x_0_9_1_0_TSLA + x_0_9_1_0_VRTX >= 0
nnp_constr._in_0_9_1_1: nnp_0_9_1_1 + u_0_9_1 + x_0_9_1_1_AMD + x_0_9_1_1_AMGN
 + x_0_9_1_1_ASML + x_0_9_1_1_DLTR + x_0_9_1_1_MTCH + x_0_9_1_1_NFLX
 + x_0_9_1_1_QCOM + x_0_9_1_1_SBUX + x_0_9_1_1_TSLA + x_0_9_1_1_VRTX >= 0
nnp_constr._in_0_9_1_2: nnp_0_9_1_2 + u_0_9_1 + x_0_9_1_2_AMD + x_0_9_1_2_AMGN
 + x_0_9_1_2_ASML + x_0_9_1_2_DLTR + x_0_9_1_2_MTCH + x_0_9_1_2_NFLX
 + x_0_9_1_2_QCOM + x_0_9_1_2_SBUX + x_0_9_1_2_TSLA + x_0_9_1_2_VRTX >= 0
nnp_constr._in_0_9_1_3: nnp_0_9_1_3 + u_0_9_1 + x_0_9_1_3_AMD + x_0_9_1_3_AMGN
 + x_0_9_1_3_ASML + x_0_9_1_3_DLTR + x_0_9_1_3_MTCH + x_0_9_1_3_NFLX
 + x_0_9_1_3_QCOM + x_0_9_1_3_SBUX + x_0_9_1_3_TSLA + x_0_9_1_3_VRTX >= 0
nnp_constr._in_0_9_1_4: nnp_0_9_1_4 + u_0_9_1 + x_0_9_1_4_AMD + x_0_9_1_4_AMGN
 + x_0_9_1_4_ASML + x_0_9_1_4_DLTR + x_0_9_1_4_MTCH + x_0_9_1_4_NFLX
 + x_0_9_1_4_QCOM + x_0_9_1_4_SBUX + x_0_9_1_4_TSLA + x_0_9_1_4_VRTX >= 0
nnp_constr._in_0_9_1_5: nnp_0_9_1_5 + u_0_9_1 + x_0_9_1_5_AMD + x_0_9_1_5_AMGN
 + x_0_9_1_5_ASML + x_0_9_1_5_DLTR + x_0_9_1_5_MTCH + x_0_9_1_5_NFLX
 + x_0_9_1_5_QCOM + x_0_9_1_5_SBUX + x_0_9_1_5_TSLA + x_0_9_1_5_VRTX >= 0
nnp_constr._in_0_9_2: nnp_0_9_2 - 0.5 nnp_0_9_2_0 - 0.5 nnp_0_9_2_1
 - 0.5 nnp_0_9_2_2 - 0.5 nnp_0_9_2_3 - 0.5 nnp_0_9_2_4 - 0.5 nnp_0_9_2_5
 + u_0_9 - 0.3 u_0_9_2 + 0.116666666667 x_0_9_2_0_AMD
 + 0.116666666667 x_0_9_2_0_AMGN + 0.116666666667 x_0_9_2_0_ASML
 + 0.116666666667 x_0_9_2_0_DLTR + 0.116666666667 x_0_9_2_0_MTCH
 + 0.116666666667 x_0_9_2_0_NFLX + 0.116666666667 x_0_9_2_0_QCOM
 + 0.116666666667 x_0_9_2_0_SBUX + 0.116666666667 x_0_9_2_0_TSLA
 + 0.116666666667 x_0_9_2_0_VRTX + 0.116666666667 x_0_9_2_1_AMD
 + 0.116666666667 x_0_9_2_1_AMGN + 0.116666666667 x_0_9_2_1_ASML
 + 0.116666666667 x_0_9_2_1_DLTR + 0.116666666667 x_0_9_2_1_MTCH
 + 0.116666666667 x_0_9_2_1_NFLX + 0.116666666667 x_0_9_2_1_QCOM
 + 0.116666666667 x_0_9_2_1_SBUX + 0.116666666667 x_0_9_2_1_TSLA
 + 0.116666666667 x_0_9_2_1_VRTX + 0.116666666667 x_0_9_2_2_AMD
 + 0.116666666667 x_0_9_2_2_AMGN + 0.116666666667 x_0_9_2_2_ASML
 + 0.116666666667 x_0_9_2_2_DLTR + 0.116666666667 x_0_9_2_2_MTCH
 + 0.116666666667 x_0_9_2_2_NFLX + 0.116666666667 x_0_9_2_2_QCOM
 + 0.116666666667 x_0_9_2_2_SBUX + 0.116666666667 x_0_9_2_2_TSLA
 + 0.116666666667 x_0_9_2_2_VRTX + 0.116666666667 x_0_9_2_3_AMD
 + 0.116666666667 x_0_9_2_3_AMGN + 0.116666666667 x_0_9_2_3_ASML
 + 0.116666666667 x_0_9_2_3_DLTR + 0.116666666667 x_0_9_2_3_MTCH
 + 0.116666666667 x_0_9_2_3_NFLX + 0.116666666667 x_0_9_2_3_QCOM
 + 0.116666666667 x_0_9_2_3_SBUX + 0.116666666667 x_0_9_2_3_TSLA
 + 0.116666666667 x_0_9_2_3_VRTX + 0.116666666667 x_0_9_2_4_AMD
 + 0.116666666667 x_0_9_2_4_AMGN + 0.116666666667 x_0_9_2_4_ASML
 + 0.116666666667 x_0_9_2_4_DLTR + 0.116666666667 x_0_9_2_4_MTCH
 + 0.116666666667 x_0_9_2_4_NFLX + 0.116666666667 x_0_9_2_4_QCOM
 + 0.116666666667 x_0_9_2_4_SBUX + 0.116666666667 x_0_9_2_4_TSLA
 + 0.116666666667 x_0_9_2_4_VRTX + 0.116666666667 x_0_9_2_5_AMD
 + 0.116666666667 x_0_9_2_5_AMGN + 0.116666666667 x_0_9_2_5_ASML
 + 0.116666666667 x_0_9_2_5_DLTR + 0.116666666667 x_0_9_2_5_MTCH
 + 0.116666666667 x_0_9_2_5_NFLX + 0.116666666667 x_0_9_2_5_QCOM
 + 0.116666666667 x_0_9_2_5_SBUX + 0.116666666667 x_0_9_2_5_TSLA
 + 0.116666666667 x_0_9_2_5_VRTX + x_0_9_2_AMD + x_0_9_2_AMGN + x_0_9_2_ASML
 + x_0_9_2_DLTR + x_0_9_2_MTCH + x_0_9_2_NFLX + x_0_9_2_QCOM + x_0_9_2_SBUX
 + x_0_9_2_TSLA + x_0_9_2_VRTX >= 0
nnp_constr._in_0_9_2_0: nnp_0_9_2_0 + u_0_9_2 + x_0_9_2_0_AMD + x_0_9_2_0_AMGN
 + x_0_9_2_0_ASML + x_0_9_2_0_DLTR + x_0_9_2_0_MTCH + x_0_9_2_0_NFLX
 + x_0_9_2_0_QCOM + x_0_9_2_0_SBUX + x_0_9_2_0_TSLA + x_0_9_2_0_VRTX >= 0
nnp_constr._in_0_9_2_1: nnp_0_9_2_1 + u_0_9_2 + x_0_9_2_1_AMD + x_0_9_2_1_AMGN
 + x_0_9_2_1_ASML + x_0_9_2_1_DLTR + x_0_9_2_1_MTCH + x_0_9_2_1_NFLX
 + x_0_9_2_1_QCOM + x_0_9_2_1_SBUX + x_0_9_2_1_TSLA + x_0_9_2_1_VRTX >= 0
nnp_constr._in_0_9_2_2: nnp_0_9_2_2 + u_0_9_2 + x_0_9_2_2_AMD + x_0_9_2_2_AMGN
 + x_0_9_2_2_ASML + x_0_9_2_2_DLTR + x_0_9_2_2_MTCH + x_0_9_2_2_NFLX
 + x_0_9_2_2_QCOM + x_0_9_2_2_SBUX + x_0_9_2_2_TSLA + x_0_9_2_2_VRTX >= 0
nnp_constr._in_0_9_2_3: nnp_0_9_2_3 + u_0_9_2 + x_0_9_2_3_AMD + x_0_9_2_3_AMGN
 + x_0_9_2_3_ASML + x_0_9_2_3_DLTR + x_0_9_2_3_MTCH + x_0_9_2_3_NFLX
 + x_0_9_2_3_QCOM + x_0_9_2_3_SBUX + x_0_9_2_3_TSLA + x_0_9_2_3_VRTX >= 0
nnp_constr._in_0_9_2_4: nnp_0_9_2_4 + u_0_9_2 + x_0_9_2_4_AMD + x_0_9_2_4_AMGN
 + x_0_9_2_4_ASML + x_0_9_2_4_DLTR + x_0_9_2_4_MTCH + x_0_9_2_4_NFLX
 + x_0_9_2_4_QCOM + x_0_9_2_4_SBUX + x_0_9_2_4_TSLA + x_0_9_2_4_VRTX >= 0
nnp_constr._in_0_9_2_5: nnp_0_9_2_5 + u_0_9_2 + x_0_9_2_5_AMD + x_0_9_2_5_AMGN
 + x_0_9_2_5_ASML + x_0_9_2_5_DLTR + x_0_9_2_5_MTCH + x_0_9_2_5_NFLX
 + x_0_9_2_5_QCOM + x_0_9_2_5_SBUX + x_0_9_2_5_TSLA + x_0_9_2_5_VRTX >= 0
nnp_constr._in_0_9_3: nnp_0_9_3 - 0.5 nnp_0_9_3_0 - 0.5 nnp_0_9_3_1
 - 0.5 nnp_0_9_3_2 - 0.5 nnp_0_9_3_3 - 0.5 nnp_0_9_3_4 - 0.5 nnp_0_9_3_5
 + u_0_9 - 0.3 u_0_9_3 + 0.116666666667 x_0_9_3_0_AMD
 + 0.116666666667 x_0_9_3_0_AMGN + 0.116666666667 x_0_9_3_0_ASML
 + 0.116666666667 x_0_9_3_0_DLTR + 0.116666666667 x_0_9_3_0_MTCH
 + 0.116666666667 x_0_9_3_0_NFLX + 0.116666666667 x_0_9_3_0_QCOM
 + 0.116666666667 x_0_9_3_0_SBUX + 0.116666666667 x_0_9_3_0_TSLA
 + 0.116666666667 x_0_9_3_0_VRTX + 0.116666666667 x_0_9_3_1_AMD
 + 0.116666666667 x_0_9_3_1_AMGN + 0.116666666667 x_0_9_3_1_ASML
 + 0.116666666667 x_0_9_3_1_DLTR + 0.116666666667 x_0_9_3_1_MTCH
 + 0.116666666667 x_0_9_3_1_NFLX + 0.116666666667 x_0_9_3_1_QCOM
 + 0.116666666667 x_0_9_3_1_SBUX + 0.116666666667 x_0_9_3_1_TSLA
 + 0.116666666667 x_0_9_3_1_VRTX + 0.116666666667 x_0_9_3_2_AMD
 + 0.116666666667 x_0_9_3_2_AMGN + 0.116666666667 x_0_9_3_2_ASML
 + 0.116666666667 x_0_9_3_2_DLTR + 0.116666666667 x_0_9_3_2_MTCH
 + 0.116666666667 x_0_9_3_2_NFLX + 0.116666666667 x_0_9_3_2_QCOM
 + 0.116666666667 x_0_9_3_2_SBUX + 0.116666666667 x_0_9_3_2_TSLA
 + 0.116666666667 x_0_9_3_2_VRTX + 0.116666666667 x_0_9_3_3_AMD
 + 0.116666666667 x_0_9_3_3_AMGN + 0.116666666667 x_0_9_3_3_ASML
 + 0.116666666667 x_0_9_3_3_DLTR + 0.116666666667 x_0_9_3_3_MTCH
 + 0.116666666667 x_0_9_3_3_NFLX + 0.116666666667 x_0_9_3_3_QCOM
 + 0.116666666667 x_0_9_3_3_SBUX + 0.116666666667 x_0_9_3_3_TSLA
 + 0.116666666667 x_0_9_3_3_VRTX + 0.116666666667 x_0_9_3_4_AMD
 + 0.116666666667 x_0_9_3_4_AMGN + 0.116666666667 x_0_9_3_4_ASML
 + 0.116666666667 x_0_9_3_4_DLTR + 0.116666666667 x_0_9_3_4_MTCH
 + 0.116666666667 x_0_9_3_4_NFLX + 0.116666666667 x_0_9_3_4_QCOM
 + 0.116666666667 x_0_9_3_4_SBUX + 0.116666666667 x_0_9_3_4_TSLA
 + 0.116666666667 x_0_9_3_4_VRTX + 0.116666666667 x_0_9_3_5_AMD
 + 0.116666666667 x_0_9_3_5_AMGN + 0.116666666667 x_0_9_3_5_ASML
 + 0.116666666667 x_0_9_3_5_DLTR + 0.116666666667 x_0_9_3_5_MTCH
 + 0.116666666667 x_0_9_3_5_NFLX + 0.116666666667 x_0_9_3_5_QCOM
 + 0.116666666667 x_0_9_3_5_SBUX + 0.116666666667 x_0_9_3_5_TSLA
 + 0.116666666667 x_0_9_3_5_VRTX + x_0_9_3_AMD + x_0_9_3_AMGN + x_0_9_3_ASML
 + x_0_9_3_DLTR + x_0_9_3_MTCH + x_0_9_3_NFLX + x_0_9_3_QCOM + x_0_9_3_SBUX
 + x_0_9_3_TSLA + x_0_9_3_VRTX >= 0
nnp_constr._in_0_9_3_0: nnp_0_9_3_0 + u_0_9_3 + x_0_9_3_0_AMD + x_0_9_3_0_AMGN
 + x_0_9_3_0_ASML + x_0_9_3_0_DLTR + x_0_9_3_0_MTCH + x_0_9_3_0_NFLX
 + x_0_9_3_0_QCOM + x_0_9_3_0_SBUX + x_0_9_3_0_TSLA + x_0_9_3_0_VRTX >= 0
nnp_constr._in_0_9_3_1: nnp_0_9_3_1 + u_0_9_3 + x_0_9_3_1_AMD + x_0_9_3_1_AMGN
 + x_0_9_3_1_ASML + x_0_9_3_1_DLTR + x_0_9_3_1_MTCH + x_0_9_3_1_NFLX
 + x_0_9_3_1_QCOM + x_0_9_3_1_SBUX + x_0_9_3_1_TSLA + x_0_9_3_1_VRTX >= 0
nnp_constr._in_0_9_3_2: nnp_0_9_3_2 + u_0_9_3 + x_0_9_3_2_AMD + x_0_9_3_2_AMGN
 + x_0_9_3_2_ASML + x_0_9_3_2_DLTR + x_0_9_3_2_MTCH + x_0_9_3_2_NFLX
 + x_0_9_3_2_QCOM + x_0_9_3_2_SBUX + x_0_9_3_2_TSLA + x_0_9_3_2_VRTX >= 0
nnp_constr._in_0_9_3_3: nnp_0_9_3_3 + u_0_9_3 + x_0_9_3_3_AMD + x_0_9_3_3_AMGN
 + x_0_9_3_3_ASML + x_0_9_3_3_DLTR + x_0_9_3_3_MTCH + x_0_9_3_3_NFLX
 + x_0_9_3_3_QCOM + x_0_9_3_3_SBUX + x_0_9_3_3_TSLA + x_0_9_3_3_VRTX >= 0
nnp_constr._in_0_9_3_4: nnp_0_9_3_4 + u_0_9_3 + x_0_9_3_4_AMD + x_0_9_3_4_AMGN
 + x_0_9_3_4_ASML + x_0_9_3_4_DLTR + x_0_9_3_4_MTCH + x_0_9_3_4_NFLX
 + x_0_9_3_4_QCOM + x_0_9_3_4_SBUX + x_0_9_3_4_TSLA + x_0_9_3_4_VRTX >= 0
nnp_constr._in_0_9_3_5: nnp_0_9_3_5 + u_0_9_3 + x_0_9_3_5_AMD + x_0_9_3_5_AMGN
 + x_0_9_3_5_ASML + x_0_9_3_5_DLTR + x_0_9_3_5_MTCH + x_0_9_3_5_NFLX
 + x_0_9_3_5_QCOM + x_0_9_3_5_SBUX + x_0_9_3_5_TSLA + x_0_9_3_5_VRTX >= 0
nnp_constr._in_0_9_4: nnp_0_9_4 - 0.5 nnp_0_9_4_0 - 0.5 nnp_0_9_4_1
 - 0.5 nnp_0_9_4_2 - 0.5 nnp_0_9_4_3 - 0.5 nnp_0_9_4_4 - 0.5 nnp_0_9_4_5
 + u_0_9 - 0.3 u_0_9_4 + 0.116666666667 x_0_9_4_0_AMD
 + 0.116666666667 x_0_9_4_0_AMGN + 0.116666666667 x_0_9_4_0_ASML
 + 0.116666666667 x_0_9_4_0_DLTR + 0.116666666667 x_0_9_4_0_MTCH
 + 0.116666666667 x_0_9_4_0_NFLX + 0.116666666667 x_0_9_4_0_QCOM
 + 0.116666666667 x_0_9_4_0_SBUX + 0.116666666667 x_0_9_4_0_TSLA
 + 0.116666666667 x_0_9_4_0_VRTX + 0.116666666667 x_0_9_4_1_AMD
 + 0.116666666667 x_0_9_4_1_AMGN + 0.116666666667 x_0_9_4_1_ASML
 + 0.116666666667 x_0_9_4_1_DLTR + 0.116666666667 x_0_9_4_1_MTCH
 + 0.116666666667 x_0_9_4_1_NFLX + 0.116666666667 x_0_9_4_1_QCOM
 + 0.116666666667 x_0_9_4_1_SBUX + 0.116666666667 x_0_9_4_1_TSLA
 + 0.116666666667 x_0_9_4_1_VRTX + 0.116666666667 x_0_9_4_2_AMD
 + 0.116666666667 x_0_9_4_2_AMGN + 0.116666666667 x_0_9_4_2_ASML
 + 0.116666666667 x_0_9_4_2_DLTR + 0.116666666667 x_0_9_4_2_MTCH
 + 0.116666666667 x_0_9_4_2_NFLX + 0.116666666667 x_0_9_4_2_QCOM
 + 0.116666666667 x_0_9_4_2_SBUX + 0.116666666667 x_0_9_4_2_TSLA
 + 0.116666666667 x_0_9_4_2_VRTX + 0.116666666667 x_0_9_4_3_AMD
 + 0.116666666667 x_0_9_4_3_AMGN + 0.116666666667 x_0_9_4_3_ASML
 + 0.116666666667 x_0_9_4_3_DLTR + 0.116666666667 x_0_9_4_3_MTCH
 + 0.116666666667 x_0_9_4_3_NFLX + 0.116666666667 x_0_9_4_3_QCOM
 + 0.116666666667 x_0_9_4_3_SBUX + 0.116666666667 x_0_9_4_3_TSLA
 + 0.116666666667 x_0_9_4_3_VRTX + 0.116666666667 x_0_9_4_4_AMD
 + 0.116666666667 x_0_9_4_4_AMGN + 0.116666666667 x_0_9_4_4_ASML
 + 0.116666666667 x_0_9_4_4_DLTR + 0.116666666667 x_0_9_4_4_MTCH
 + 0.116666666667 x_0_9_4_4_NFLX + 0.116666666667 x_0_9_4_4_QCOM
 + 0.116666666667 x_0_9_4_4_SBUX + 0.116666666667 x_0_9_4_4_TSLA
 + 0.116666666667 x_0_9_4_4_VRTX + 0.116666666667 x_0_9_4_5_AMD
 + 0.116666666667 x_0_9_4_5_AMGN + 0.116666666667 x_0_9_4_5_ASML
 + 0.116666666667 x_0_9_4_5_DLTR + 0.116666666667 x_0_9_4_5_MTCH
 + 0.116666666667 x_0_9_4_5_NFLX + 0.116666666667 x_0_9_4_5_QCOM
 + 0.116666666667 x_0_9_4_5_SBUX + 0.116666666667 x_0_9_4_5_TSLA
 + 0.116666666667 x_0_9_4_5_VRTX + x_0_9_4_AMD + x_0_9_4_AMGN + x_0_9_4_ASML
 + x_0_9_4_DLTR + x_0_9_4_MTCH + x_0_9_4_NFLX + x_0_9_4_QCOM + x_0_9_4_SBUX
 + x_0_9_4_TSLA + x_0_9_4_VRTX >= 0
nnp_constr._in_0_9_4_0: nnp_0_9_4_0 + u_0_9_4 + x_0_9_4_0_AMD + x_0_9_4_0_AMGN
 + x_0_9_4_0_ASML + x_0_9_4_0_DLTR + x_0_9_4_0_MTCH + x_0_9_4_0_NFLX
 + x_0_9_4_0_QCOM + x_0_9_4_0_SBUX + x_0_9_4_0_TSLA + x_0_9_4_0_VRTX >= 0
nnp_constr._in_0_9_4_1: nnp_0_9_4_1 + u_0_9_4 + x_0_9_4_1_AMD + x_0_9_4_1_AMGN
 + x_0_9_4_1_ASML + x_0_9_4_1_DLTR + x_0_9_4_1_MTCH + x_0_9_4_1_NFLX
 + x_0_9_4_1_QCOM + x_0_9_4_1_SBUX + x_0_9_4_1_TSLA + x_0_9_4_1_VRTX >= 0
nnp_constr._in_0_9_4_2: nnp_0_9_4_2 + u_0_9_4 + x_0_9_4_2_AMD + x_0_9_4_2_AMGN
 + x_0_9_4_2_ASML + x_0_9_4_2_DLTR + x_0_9_4_2_MTCH + x_0_9_4_2_NFLX
 + x_0_9_4_2_QCOM + x_0_9_4_2_SBUX + x_0_9_4_2_TSLA + x_0_9_4_2_VRTX >= 0
nnp_constr._in_0_9_4_3: nnp_0_9_4_3 + u_0_9_4 + x_0_9_4_3_AMD + x_0_9_4_3_AMGN
 + x_0_9_4_3_ASML + x_0_9_4_3_DLTR + x_0_9_4_3_MTCH + x_0_9_4_3_NFLX
 + x_0_9_4_3_QCOM + x_0_9_4_3_SBUX + x_0_9_4_3_TSLA + x_0_9_4_3_VRTX >= 0
nnp_constr._in_0_9_4_4: nnp_0_9_4_4 + u_0_9_4 + x_0_9_4_4_AMD + x_0_9_4_4_AMGN
 + x_0_9_4_4_ASML + x_0_9_4_4_DLTR + x_0_9_4_4_MTCH + x_0_9_4_4_NFLX
 + x_0_9_4_4_QCOM + x_0_9_4_4_SBUX + x_0_9_4_4_TSLA + x_0_9_4_4_VRTX >= 0
nnp_constr._in_0_9_4_5: nnp_0_9_4_5 + u_0_9_4 + x_0_9_4_5_AMD + x_0_9_4_5_AMGN
 + x_0_9_4_5_ASML + x_0_9_4_5_DLTR + x_0_9_4_5_MTCH + x_0_9_4_5_NFLX
 + x_0_9_4_5_QCOM + x_0_9_4_5_SBUX + x_0_9_4_5_TSLA + x_0_9_4_5_VRTX >= 0
nnp_constr._in_0_9_5: nnp_0_9_5 - 0.5 nnp_0_9_5_0 - 0.5 nnp_0_9_5_1
 - 0.5 nnp_0_9_5_2 - 0.5 nnp_0_9_5_3 - 0.5 nnp_0_9_5_4 - 0.5 nnp_0_9_5_5
 + u_0_9 - 0.3 u_0_9_5 + 0.116666666667 x_0_9_5_0_AMD
 + 0.116666666667 x_0_9_5_0_AMGN + 0.116666666667 x_0_9_5_0_ASML
 + 0.116666666667 x_0_9_5_0_DLTR + 0.116666666667 x_0_9_5_0_MTCH
 + 0.116666666667 x_0_9_5_0_NFLX + 0.116666666667 x_0_9_5_0_QCOM
 + 0.116666666667 x_0_9_5_0_SBUX + 0.116666666667 x_0_9_5_0_TSLA
 + 0.116666666667 x_0_9_5_0_VRTX + 0.116666666667 x_0_9_5_1_AMD
 + 0.116666666667 x_0_9_5_1_AMGN + 0.116666666667 x_0_9_5_1_ASML
 + 0.116666666667 x_0_9_5_1_DLTR + 0.116666666667 x_0_9_5_1_MTCH
 + 0.116666666667 x_0_9_5_1_NFLX + 0.116666666667 x_0_9_5_1_QCOM
 + 0.116666666667 x_0_9_5_1_SBUX + 0.116666666667 x_0_9_5_1_TSLA
 + 0.116666666667 x_0_9_5_1_VRTX + 0.116666666667 x_0_9_5_2_AMD
 + 0.116666666667 x_0_9_5_2_AMGN + 0.116666666667 x_0_9_5_2_ASML
 + 0.116666666667 x_0_9_5_2_DLTR + 0.116666666667 x_0_9_5_2_MTCH
 + 0.116666666667 x_0_9_5_2_NFLX + 0.116666666667 x_0_9_5_2_QCOM
 + 0.116666666667 x_0_9_5_2_SBUX + 0.116666666667 x_0_9_5_2_TSLA
 + 0.116666666667 x_0_9_5_2_VRTX + 0.116666666667 x_0_9_5_3_AMD
 + 0.116666666667 x_0_9_5_3_AMGN + 0.116666666667 x_0_9_5_3_ASML
 + 0.116666666667 x_0_9_5_3_DLTR + 0.116666666667 x_0_9_5_3_MTCH
 + 0.116666666667 x_0_9_5_3_NFLX + 0.116666666667 x_0_9_5_3_QCOM
 + 0.116666666667 x_0_9_5_3_SBUX + 0.116666666667 x_0_9_5_3_TSLA
 + 0.116666666667 x_0_9_5_3_VRTX + 0.116666666667 x_0_9_5_4_AMD
 + 0.116666666667 x_0_9_5_4_AMGN + 0.116666666667 x_0_9_5_4_ASML
 + 0.116666666667 x_0_9_5_4_DLTR + 0.116666666667 x_0_9_5_4_MTCH
 + 0.116666666667 x_0_9_5_4_NFLX + 0.116666666667 x_0_9_5_4_QCOM
 + 0.116666666667 x_0_9_5_4_SBUX + 0.116666666667 x_0_9_5_4_TSLA
 + 0.116666666667 x_0_9_5_4_VRTX + 0.116666666667 x_0_9_5_5_AMD
 + 0.116666666667 x_0_9_5_5_AMGN + 0.116666666667 x_0_9_5_5_ASML
 + 0.116666666667 x_0_9_5_5_DLTR + 0.116666666667 x_0_9_5_5_MTCH
 + 0.116666666667 x_0_9_5_5_NFLX + 0.116666666667 x_0_9_5_5_QCOM
 + 0.116666666667 x_0_9_5_5_SBUX + 0.116666666667 x_0_9_5_5_TSLA
 + 0.116666666667 x_0_9_5_5_VRTX + x_0_9_5_AMD + x_0_9_5_AMGN + x_0_9_5_ASML
 + x_0_9_5_DLTR + x_0_9_5_MTCH + x_0_9_5_NFLX + x_0_9_5_QCOM + x_0_9_5_SBUX
 + x_0_9_5_TSLA + x_0_9_5_VRTX >= 0
nnp_constr._in_0_9_5_0: nnp_0_9_5_0 + u_0_9_5 + x_0_9_5_0_AMD + x_0_9_5_0_AMGN
 + x_0_9_5_0_ASML + x_0_9_5_0_DLTR + x_0_9_5_0_MTCH + x_0_9_5_0_NFLX
 + x_0_9_5_0_QCOM + x_0_9_5_0_SBUX + x_0_9_5_0_TSLA + x_0_9_5_0_VRTX >= 0
nnp_constr._in_0_9_5_1: nnp_0_9_5_1 + u_0_9_5 + x_0_9_5_1_AMD + x_0_9_5_1_AMGN
 + x_0_9_5_1_ASML + x_0_9_5_1_DLTR + x_0_9_5_1_MTCH + x_0_9_5_1_NFLX
 + x_0_9_5_1_QCOM + x_0_9_5_1_SBUX + x_0_9_5_1_TSLA + x_0_9_5_1_VRTX >= 0
nnp_constr._in_0_9_5_2: nnp_0_9_5_2 + u_0_9_5 + x_0_9_5_2_AMD + x_0_9_5_2_AMGN
 + x_0_9_5_2_ASML + x_0_9_5_2_DLTR + x_0_9_5_2_MTCH + x_0_9_5_2_NFLX
 + x_0_9_5_2_QCOM + x_0_9_5_2_SBUX + x_0_9_5_2_TSLA + x_0_9_5_2_VRTX >= 0
nnp_constr._in_0_9_5_3: nnp_0_9_5_3 + u_0_9_5 + x_0_9_5_3_AMD + x_0_9_5_3_AMGN
 + x_0_9_5_3_ASML + x_0_9_5_3_DLTR + x_0_9_5_3_MTCH + x_0_9_5_3_NFLX
 + x_0_9_5_3_QCOM + x_0_9_5_3_SBUX + x_0_9_5_3_TSLA + x_0_9_5_3_VRTX >= 0
nnp_constr._in_0_9_5_4: nnp_0_9_5_4 + u_0_9_5 + x_0_9_5_4_AMD + x_0_9_5_4_AMGN
 + x_0_9_5_4_ASML + x_0_9_5_4_DLTR + x_0_9_5_4_MTCH + x_0_9_5_4_NFLX
 + x_0_9_5_4_QCOM + x_0_9_5_4_SBUX + x_0_9_5_4_TSLA + x_0_9_5_4_VRTX >= 0
nnp_constr._in_0_9_5_5: nnp_0_9_5_5 + u_0_9_5 + x_0_9_5_5_AMD + x_0_9_5_5_AMGN
 + x_0_9_5_5_ASML + x_0_9_5_5_DLTR + x_0_9_5_5_MTCH + x_0_9_5_5_NFLX
 + x_0_9_5_5_QCOM + x_0_9_5_5_SBUX + x_0_9_5_5_TSLA + x_0_9_5_5_VRTX >= 0
nnp_constr._in_0_9_6: nnp_0_9_6 - 0.5 nnp_0_9_6_0 - 0.5 nnp_0_9_6_1
 - 0.5 nnp_0_9_6_2 - 0.5 nnp_0_9_6_3 - 0.5 nnp_0_9_6_4 - 0.5 nnp_0_9_6_5
 + u_0_9 - 0.3 u_0_9_6 + 0.116666666667 x_0_9_6_0_AMD
 + 0.116666666667 x_0_9_6_0_AMGN + 0.116666666667 x_0_9_6_0_ASML
 + 0.116666666667 x_0_9_6_0_DLTR + 0.116666666667 x_0_9_6_0_MTCH
 + 0.116666666667 x_0_9_6_0_NFLX + 0.116666666667 x_0_9_6_0_QCOM
 + 0.116666666667 x_0_9_6_0_SBUX + 0.116666666667 x_0_9_6_0_TSLA
 + 0.116666666667 x_0_9_6_0_VRTX + 0.116666666667 x_0_9_6_1_AMD
 + 0.116666666667 x_0_9_6_1_AMGN + 0.116666666667 x_0_9_6_1_ASML
 + 0.116666666667 x_0_9_6_1_DLTR + 0.116666666667 x_0_9_6_1_MTCH
 + 0.116666666667 x_0_9_6_1_NFLX + 0.116666666667 x_0_9_6_1_QCOM
 + 0.116666666667 x_0_9_6_1_SBUX + 0.116666666667 x_0_9_6_1_TSLA
 + 0.116666666667 x_0_9_6_1_VRTX + 0.116666666667 x_0_9_6_2_AMD
 + 0.116666666667 x_0_9_6_2_AMGN + 0.116666666667 x_0_9_6_2_ASML
 + 0.116666666667 x_0_9_6_2_DLTR + 0.116666666667 x_0_9_6_2_MTCH
 + 0.116666666667 x_0_9_6_2_NFLX + 0.116666666667 x_0_9_6_2_QCOM
 + 0.116666666667 x_0_9_6_2_SBUX + 0.116666666667 x_0_9_6_2_TSLA
 + 0.116666666667 x_0_9_6_2_VRTX + 0.116666666667 x_0_9_6_3_AMD
 + 0.116666666667 x_0_9_6_3_AMGN + 0.116666666667 x_0_9_6_3_ASML
 + 0.116666666667 x_0_9_6_3_DLTR + 0.116666666667 x_0_9_6_3_MTCH
 + 0.116666666667 x_0_9_6_3_NFLX + 0.116666666667 x_0_9_6_3_QCOM
 + 0.116666666667 x_0_9_6_3_SBUX + 0.116666666667 x_0_9_6_3_TSLA
 + 0.116666666667 x_0_9_6_3_VRTX + 0.116666666667 x_0_9_6_4_AMD
 + 0.116666666667 x_0_9_6_4_AMGN + 0.116666666667 x_0_9_6_4_ASML
 + 0.116666666667 x_0_9_6_4_DLTR + 0.116666666667 x_0_9_6_4_MTCH
 + 0.116666666667 x_0_9_6_4_NFLX + 0.116666666667 x_0_9_6_4_QCOM
 + 0.116666666667 x_0_9_6_4_SBUX + 0.116666666667 x_0_9_6_4_TSLA
 + 0.116666666667 x_0_9_6_4_VRTX + 0.116666666667 x_0_9_6_5_AMD
 + 0.116666666667 x_0_9_6_5_AMGN + 0.116666666667 x_0_9_6_5_ASML
 + 0.116666666667 x_0_9_6_5_DLTR + 0.116666666667 x_0_9_6_5_MTCH
 + 0.116666666667 x_0_9_6_5_NFLX + 0.116666666667 x_0_9_6_5_QCOM
 + 0.116666666667 x_0_9_6_5_SBUX + 0.116666666667 x_0_9_6_5_TSLA
 + 0.116666666667 x_0_9_6_5_VRTX + x_0_9_6_AMD + x_0_9_6_AMGN + x_0_9_6_ASML
 + x_0_9_6_DLTR + x_0_9_6_MTCH + x_0_9_6_NFLX + x_0_9_6_QCOM + x_0_9_6_SBUX
 + x_0_9_6_TSLA + x_0_9_6_VRTX >= 0
nnp_constr._in_0_9_6_0: nnp_0_9_6_0 + u_0_9_6 + x_0_9_6_0_AMD + x_0_9_6_0_AMGN
 + x_0_9_6_0_ASML + x_0_9_6_0_DLTR + x_0_9_6_0_MTCH + x_0_9_6_0_NFLX
 + x_0_9_6_0_QCOM + x_0_9_6_0_SBUX + x_0_9_6_0_TSLA + x_0_9_6_0_VRTX >= 0
nnp_constr._in_0_9_6_1: nnp_0_9_6_1 + u_0_9_6 + x_0_9_6_1_AMD + x_0_9_6_1_AMGN
 + x_0_9_6_1_ASML + x_0_9_6_1_DLTR + x_0_9_6_1_MTCH + x_0_9_6_1_NFLX
 + x_0_9_6_1_QCOM + x_0_9_6_1_SBUX + x_0_9_6_1_TSLA + x_0_9_6_1_VRTX >= 0
nnp_constr._in_0_9_6_2: nnp_0_9_6_2 + u_0_9_6 + x_0_9_6_2_AMD + x_0_9_6_2_AMGN
 + x_0_9_6_2_ASML + x_0_9_6_2_DLTR + x_0_9_6_2_MTCH + x_0_9_6_2_NFLX
 + x_0_9_6_2_QCOM + x_0_9_6_2_SBUX + x_0_9_6_2_TSLA + x_0_9_6_2_VRTX >= 0
nnp_constr._in_0_9_6_3: nnp_0_9_6_3 + u_0_9_6 + x_0_9_6_3_AMD + x_0_9_6_3_AMGN
 + x_0_9_6_3_ASML + x_0_9_6_3_DLTR + x_0_9_6_3_MTCH + x_0_9_6_3_NFLX
 + x_0_9_6_3_QCOM + x_0_9_6_3_SBUX + x_0_9_6_3_TSLA + x_0_9_6_3_VRTX >= 0
nnp_constr._in_0_9_6_4: nnp_0_9_6_4 + u_0_9_6 + x_0_9_6_4_AMD + x_0_9_6_4_AMGN
 + x_0_9_6_4_ASML + x_0_9_6_4_DLTR + x_0_9_6_4_MTCH + x_0_9_6_4_NFLX
 + x_0_9_6_4_QCOM + x_0_9_6_4_SBUX + x_0_9_6_4_TSLA + x_0_9_6_4_VRTX >= 0
nnp_constr._in_0_9_6_5: nnp_0_9_6_5 + u_0_9_6 + x_0_9_6_5_AMD + x_0_9_6_5_AMGN
 + x_0_9_6_5_ASML + x_0_9_6_5_DLTR + x_0_9_6_5_MTCH + x_0_9_6_5_NFLX
 + x_0_9_6_5_QCOM + x_0_9_6_5_SBUX + x_0_9_6_5_TSLA + x_0_9_6_5_VRTX >= 0
nnp_constr._in_0_9_7: nnp_0_9_7 - 0.5 nnp_0_9_7_0 - 0.5 nnp_0_9_7_1
 - 0.5 nnp_0_9_7_2 - 0.5 nnp_0_9_7_3 - 0.5 nnp_0_9_7_4 - 0.5 nnp_0_9_7_5
 + u_0_9 - 0.3 u_0_9_7 + 0.116666666667 x_0_9_7_0_AMD
 + 0.116666666667 x_0_9_7_0_AMGN + 0.116666666667 x_0_9_7_0_ASML
 + 0.116666666667 x_0_9_7_0_DLTR + 0.116666666667 x_0_9_7_0_MTCH
 + 0.116666666667 x_0_9_7_0_NFLX + 0.116666666667 x_0_9_7_0_QCOM
 + 0.116666666667 x_0_9_7_0_SBUX + 0.116666666667 x_0_9_7_0_TSLA
 + 0.116666666667 x_0_9_7_0_VRTX + 0.116666666667 x_0_9_7_1_AMD
 + 0.116666666667 x_0_9_7_1_AMGN + 0.116666666667 x_0_9_7_1_ASML
 + 0.116666666667 x_0_9_7_1_DLTR + 0.116666666667 x_0_9_7_1_MTCH
 + 0.116666666667 x_0_9_7_1_NFLX + 0.116666666667 x_0_9_7_1_QCOM
 + 0.116666666667 x_0_9_7_1_SBUX + 0.116666666667 x_0_9_7_1_TSLA
 + 0.116666666667 x_0_9_7_1_VRTX + 0.116666666667 x_0_9_7_2_AMD
 + 0.116666666667 x_0_9_7_2_AMGN + 0.116666666667 x_0_9_7_2_ASML
 + 0.116666666667 x_0_9_7_2_DLTR + 0.116666666667 x_0_9_7_2_MTCH
 + 0.116666666667 x_0_9_7_2_NFLX + 0.116666666667 x_0_9_7_2_QCOM
 + 0.116666666667 x_0_9_7_2_SBUX + 0.116666666667 x_0_9_7_2_TSLA
 + 0.116666666667 x_0_9_7_2_VRTX + 0.116666666667 x_0_9_7_3_AMD
 + 0.116666666667 x_0_9_7_3_AMGN + 0.116666666667 x_0_9_7_3_ASML
 + 0.116666666667 x_0_9_7_3_DLTR + 0.116666666667 x_0_9_7_3_MTCH
 + 0.116666666667 x_0_9_7_3_NFLX + 0.116666666667 x_0_9_7_3_QCOM
 + 0.116666666667 x_0_9_7_3_SBUX + 0.116666666667 x_0_9_7_3_TSLA
 + 0.116666666667 x_0_9_7_3_VRTX + 0.116666666667 x_0_9_7_4_AMD
 + 0.116666666667 x_0_9_7_4_AMGN + 0.116666666667 x_0_9_7_4_ASML
 + 0.116666666667 x_0_9_7_4_DLTR + 0.116666666667 x_0_9_7_4_MTCH
 + 0.116666666667 x_0_9_7_4_NFLX + 0.116666666667 x_0_9_7_4_QCOM
 + 0.116666666667 x_0_9_7_4_SBUX + 0.116666666667 x_0_9_7_4_TSLA
 + 0.116666666667 x_0_9_7_4_VRTX + 0.116666666667 x_0_9_7_5_AMD
 + 0.116666666667 x_0_9_7_5_AMGN + 0.116666666667 x_0_9_7_5_ASML
 + 0.116666666667 x_0_9_7_5_DLTR + 0.116666666667 x_0_9_7_5_MTCH
 + 0.116666666667 x_0_9_7_5_NFLX + 0.116666666667 x_0_9_7_5_QCOM
 + 0.116666666667 x_0_9_7_5_SBUX + 0.116666666667 x_0_9_7_5_TSLA
 + 0.116666666667 x_0_9_7_5_VRTX + x_0_9_7_AMD + x_0_9_7_AMGN + x_0_9_7_ASML
 + x_0_9_7_DLTR + x_0_9_7_MTCH + x_0_9_7_NFLX + x_0_9_7_QCOM + x_0_9_7_SBUX
 + x_0_9_7_TSLA + x_0_9_7_VRTX >= 0
nnp_constr._in_0_9_7_0: nnp_0_9_7_0 + u_0_9_7 + x_0_9_7_0_AMD + x_0_9_7_0_AMGN
 + x_0_9_7_0_ASML + x_0_9_7_0_DLTR + x_0_9_7_0_MTCH + x_0_9_7_0_NFLX
 + x_0_9_7_0_QCOM + x_0_9_7_0_SBUX + x_0_9_7_0_TSLA + x_0_9_7_0_VRTX >= 0
nnp_constr._in_0_9_7_1: nnp_0_9_7_1 + u_0_9_7 + x_0_9_7_1_AMD + x_0_9_7_1_AMGN
 + x_0_9_7_1_ASML + x_0_9_7_1_DLTR + x_0_9_7_1_MTCH + x_0_9_7_1_NFLX
 + x_0_9_7_1_QCOM + x_0_9_7_1_SBUX + x_0_9_7_1_TSLA + x_0_9_7_1_VRTX >= 0
nnp_constr._in_0_9_7_2: nnp_0_9_7_2 + u_0_9_7 + x_0_9_7_2_AMD + x_0_9_7_2_AMGN
 + x_0_9_7_2_ASML + x_0_9_7_2_DLTR + x_0_9_7_2_MTCH + x_0_9_7_2_NFLX
 + x_0_9_7_2_QCOM + x_0_9_7_2_SBUX + x_0_9_7_2_TSLA + x_0_9_7_2_VRTX >= 0
nnp_constr._in_0_9_7_3: nnp_0_9_7_3 + u_0_9_7 + x_0_9_7_3_AMD + x_0_9_7_3_AMGN
 + x_0_9_7_3_ASML + x_0_9_7_3_DLTR + x_0_9_7_3_MTCH + x_0_9_7_3_NFLX
 + x_0_9_7_3_QCOM + x_0_9_7_3_SBUX + x_0_9_7_3_TSLA + x_0_9_7_3_VRTX >= 0
nnp_constr._in_0_9_7_4: nnp_0_9_7_4 + u_0_9_7 + x_0_9_7_4_AMD + x_0_9_7_4_AMGN
 + x_0_9_7_4_ASML + x_0_9_7_4_DLTR + x_0_9_7_4_MTCH + x_0_9_7_4_NFLX
 + x_0_9_7_4_QCOM + x_0_9_7_4_SBUX + x_0_9_7_4_TSLA + x_0_9_7_4_VRTX >= 0
nnp_constr._in_0_9_7_5: nnp_0_9_7_5 + u_0_9_7 + x_0_9_7_5_AMD + x_0_9_7_5_AMGN
 + x_0_9_7_5_ASML + x_0_9_7_5_DLTR + x_0_9_7_5_MTCH + x_0_9_7_5_NFLX
 + x_0_9_7_5_QCOM + x_0_9_7_5_SBUX + x_0_9_7_5_TSLA + x_0_9_7_5_VRTX >= 0
Bounds
 o_0_0_0_0_AMD free
 o_0_0_0_0_AMGN free
 o_0_0_0_0_ASML free
 o_0_0_0_0_DLTR free
 o_0_0_0_0_MTCH free
 o_0_0_0_0_NFLX free
 o_0_0_0_0_QCOM free
 o_0_0_0_0_SBUX free
 o_0_0_0_0_TSLA free
 o_0_0_0_0_VRTX free
 o_0_0_0_1_AMD free
 o_0_0_0_1_AMGN free
 o_0_0_0_1_ASML free
 o_0_0_0_1_DLTR free
 o_0_0_0_1_MTCH free
 o_0_0_0_1_NFLX free
 o_0_0_0_1_QCOM free
 o_0_0_0_1_SBUX free
 o_0_0_0_1_TSLA free
 o_0_0_0_1_VRTX free
 o_0_0_0_2_AMD free
 o_0_0_0_2_AMGN free
 o_0_0_0_2_ASML free
 o_0_0_0_2_DLTR free
 o_0_0_0_2_MTCH free
 o_0_0_0_2_NFLX free
 o_0_0_0_2_QCOM free
 o_0_0_0_2_SBUX free
 o_0_0_0_2_TSLA free
 o_0_0_0_2_VRTX free
 o_0_0_0_3_AMD free
 o_0_0_0_3_AMGN free
 o_0_0_0_3_ASML free
 o_0_0_0_3_DLTR free
 o_0_0_0_3_MTCH free
 o_0_0_0_3_NFLX free
 o_0_0_0_3_QCOM free
 o_0_0_0_3_SBUX free
 o_0_0_0_3_TSLA free
 o_0_0_0_3_VRTX free
 o_0_0_0_4_AMD free
 o_0_0_0_4_AMGN free
 o_0_0_0_4_ASML free
 o_0_0_0_4_DLTR free
 o_0_0_0_4_MTCH free
 o_0_0_0_4_NFLX free
 o_0_0_0_4_QCOM free
 o_0_0_0_4_SBUX free
 o_0_0_0_4_TSLA free
 o_0_0_0_4_VRTX free
 o_0_0_0_5_AMD free
 o_0_0_0_5_AMGN free
 o_0_0_0_5_ASML free
 o_0_0_0_5_DLTR free
 o_0_0_0_5_MTCH free
 o_0_0_0_5_NFLX free
 o_0_0_0_5_QCOM free
 o_0_0_0_5_SBUX free
 o_0_0_0_5_TSLA free
 o_0_0_0_5_VRTX free
 o_0_0_0_AMD free
 o_0_0_0_AMGN free
 o_0_0_0_ASML free
 o_0_0_0_DLTR free
 o_0_0_0_MTCH free
 o_0_0_0_NFLX free
 o_0_0_0_QCOM free
 o_0_0_0_SBUX free
 o_0_0_0_TSLA free
 o_0_0_0_VRTX free
 o_0_0_1_0_AMD free
 o_0_0_1_0_AMGN free
 o_0_0_1_0_ASML free
 o_0_0_1_0_DLTR free
 o_0_0_1_0_MTCH free
 o_0_0_1_0_NFLX free
 o_0_0_1_0_QCOM free
 o_0_0_1_0_SBUX free
 o_0_0_1_0_TSLA free
 o_0_0_1_0_VRTX free
 o_0_0_1_1_AMD free
 o_0_0_1_1_AMGN free
 o_0_0_1_1_ASML free
 o_0_0_1_1_DLTR free
 o_0_0_1_1_MTCH free
 o_0_0_1_1_NFLX free
 o_0_0_1_1_QCOM free
 o_0_0_1_1_SBUX free
 o_0_0_1_1_TSLA free
 o_0_0_1_1_VRTX free
 o_0_0_1_2_AMD free
 o_0_0_1_2_AMGN free
 o_0_0_1_2_ASML free
 o_0_0_1_2_DLTR free
 o_0_0_1_2_MTCH free
 o_0_0_1_2_NFLX free
 o_0_0_1_2_QCOM free
 o_0_0_1_2_SBUX free
 o_0_0_1_2_TSLA free
 o_0_0_1_2_VRTX free
 o_0_0_1_3_AMD free
 o_0_0_1_3_AMGN free
 o_0_0_1_3_ASML free
 o_0_0_1_3_DLTR free
 o_0_0_1_3_MTCH free
 o_0_0_1_3_NFLX free
 o_0_0_1_3_QCOM free
 o_0_0_1_3_SBUX free
 o_0_0_1_3_TSLA free
 o_0_0_1_3_VRTX free
 o_0_0_1_4_AMD free
 o_0_0_1_4_AMGN free
 o_0_0_1_4_ASML free
 o_0_0_1_4_DLTR free
 o_0_0_1_4_MTCH free
 o_0_0_1_4_NFLX free
 o_0_0_1_4_QCOM free
 o_0_0_1_4_SBUX free
 o_0_0_1_4_TSLA free
 o_0_0_1_4_VRTX free
 o_0_0_1_5_AMD free
 o_0_0_1_5_AMGN free
 o_0_0_1_5_ASML free
 o_0_0_1_5_DLTR free
 o_0_0_1_5_MTCH free
 o_0_0_1_5_NFLX free
 o_0_0_1_5_QCOM free
 o_0_0_1_5_SBUX free
 o_0_0_1_5_TSLA free
 o_0_0_1_5_VRTX free
 o_0_0_1_AMD free
 o_0_0_1_AMGN free
 o_0_0_1_ASML free
 o_0_0_1_DLTR free
 o_0_0_1_MTCH free
 o_0_0_1_NFLX free
 o_0_0_1_QCOM free
 o_0_0_1_SBUX free
 o_0_0_1_TSLA free
 o_0_0_1_VRTX free
 o_0_0_2_0_AMD free
 o_0_0_2_0_AMGN free
 o_0_0_2_0_ASML free
 o_0_0_2_0_DLTR free
 o_0_0_2_0_MTCH free
 o_0_0_2_0_NFLX free
 o_0_0_2_0_QCOM free
 o_0_0_2_0_SBUX free
 o_0_0_2_0_TSLA free
 o_0_0_2_0_VRTX free
 o_0_0_2_1_AMD free
 o_0_0_2_1_AMGN free
 o_0_0_2_1_ASML free
 o_0_0_2_1_DLTR free
 o_0_0_2_1_MTCH free
 o_0_0_2_1_NFLX free
 o_0_0_2_1_QCOM free
 o_0_0_2_1_SBUX free
 o_0_0_2_1_TSLA free
 o_0_0_2_1_VRTX free
 o_0_0_2_2_AMD free
 o_0_0_2_2_AMGN free
 o_0_0_2_2_ASML free
 o_0_0_2_2_DLTR free
 o_0_0_2_2_MTCH free
 o_0_0_2_2_NFLX free
 o_0_0_2_2_QCOM free
 o_0_0_2_2_SBUX free
 o_0_0_2_2_TSLA free
 o_0_0_2_2_VRTX free
 o_0_0_2_3_AMD free
 o_0_0_2_3_AMGN free
 o_0_0_2_3_ASML free
 o_0_0_2_3_DLTR free
 o_0_0_2_3_MTCH free
 o_0_0_2_3_NFLX free
 o_0_0_2_3_QCOM free
 o_0_0_2_3_SBUX free
 o_0_0_2_3_TSLA free
 o_0_0_2_3_VRTX free
 o_0_0_2_4_AMD free
 o_0_0_2_4_AMGN free
 o_0_0_2_4_ASML free
 o_0_0_2_4_DLTR free
 o_0_0_2_4_MTCH free
 o_0_0_2_4_NFLX free
 o_0_0_2_4_QCOM free
 o_0_0_2_4_SBUX free
 o_0_0_2_4_TSLA free
 o_0_0_2_4_VRTX free
 o_0_0_2_5_AMD free
 o_0_0_2_5_AMGN free
 o_0_0_2_5_ASML free
 o_0_0_2_5_DLTR free
 o_0_0_2_5_MTCH free
 o_0_0_2_5_NFLX free
 o_0_0_2_5_QCOM free
 o_0_0_2_5_SBUX free
 o_0_0_2_5_TSLA free
 o_0_0_2_5_VRTX free
 o_0_0_2_AMD free
 o_0_0_2_AMGN free
 o_0_0_2_ASML free
 o_0_0_2_DLTR free
 o_0_0_2_MTCH free
 o_0_0_2_NFLX free
 o_0_0_2_QCOM free
 o_0_0_2_SBUX free
 o_0_0_2_TSLA free
 o_0_0_2_VRTX free
 o_0_0_3_0_AMD free
 o_0_0_3_0_AMGN free
 o_0_0_3_0_ASML free
 o_0_0_3_0_DLTR free
 o_0_0_3_0_MTCH free
 o_0_0_3_0_NFLX free
 o_0_0_3_0_QCOM free
 o_0_0_3_0_SBUX free
 o_0_0_3_0_TSLA free
 o_0_0_3_0_VRTX free
 o_0_0_3_1_AMD free
 o_0_0_3_1_AMGN free
 o_0_0_3_1_ASML free
 o_0_0_3_1_DLTR free
 o_0_0_3_1_MTCH free
 o_0_0_3_1_NFLX free
 o_0_0_3_1_QCOM free
 o_0_0_3_1_SBUX free
 o_0_0_3_1_TSLA free
 o_0_0_3_1_VRTX free
 o_0_0_3_2_AMD free
 o_0_0_3_2_AMGN free
 o_0_0_3_2_ASML free
 o_0_0_3_2_DLTR free
 o_0_0_3_2_MTCH free
 o_0_0_3_2_NFLX free
 o_0_0_3_2_QCOM free
 o_0_0_3_2_SBUX free
 o_0_0_3_2_TSLA free
 o_0_0_3_2_VRTX free
 o_0_0_3_3_AMD free
 o_0_0_3_3_AMGN free
 o_0_0_3_3_ASML free
 o_0_0_3_3_DLTR free
 o_0_0_3_3_MTCH free
 o_0_0_3_3_NFLX free
 o_0_0_3_3_QCOM free
 o_0_0_3_3_SBUX free
 o_0_0_3_3_TSLA free
 o_0_0_3_3_VRTX free
 o_0_0_3_4_AMD free
 o_0_0_3_4_AMGN free
 o_0_0_3_4_ASML free
 o_0_0_3_4_DLTR free
 o_0_0_3_4_MTCH free
 o_0_0_3_4_NFLX free
 o_0_0_3_4_QCOM free
 o_0_0_3_4_SBUX free
 o_0_0_3_4_TSLA free
 o_0_0_3_4_VRTX free
 o_0_0_3_5_AMD free
 o_0_0_3_5_AMGN free
 o_0_0_3_5_ASML free
 o_0_0_3_5_DLTR free
 o_0_0_3_5_MTCH free
 o_0_0_3_5_NFLX free
 o_0_0_3_5_QCOM free
 o_0_0_3_5_SBUX free
 o_0_0_3_5_TSLA free
 o_0_0_3_5_VRTX free
 o_0_0_3_AMD free
 o_0_0_3_AMGN free
 o_0_0_3_ASML free
 o_0_0_3_DLTR free
 o_0_0_3_MTCH free
 o_0_0_3_NFLX free
 o_0_0_3_QCOM free
 o_0_0_3_SBUX free
 o_0_0_3_TSLA free
 o_0_0_3_VRTX free
 o_0_0_4_0_AMD free
 o_0_0_4_0_AMGN free
 o_0_0_4_0_ASML free
 o_0_0_4_0_DLTR free
 o_0_0_4_0_MTCH free
 o_0_0_4_0_NFLX free
 o_0_0_4_0_QCOM free
 o_0_0_4_0_SBUX free
 o_0_0_4_0_TSLA free
 o_0_0_4_0_VRTX free
 o_0_0_4_1_AMD free
 o_0_0_4_1_AMGN free
 o_0_0_4_1_ASML free
 o_0_0_4_1_DLTR free
 o_0_0_4_1_MTCH free
 o_0_0_4_1_NFLX free
 o_0_0_4_1_QCOM free
 o_0_0_4_1_SBUX free
 o_0_0_4_1_TSLA free
 o_0_0_4_1_VRTX free
 o_0_0_4_2_AMD free
 o_0_0_4_2_AMGN free
 o_0_0_4_2_ASML free
 o_0_0_4_2_DLTR free
 o_0_0_4_2_MTCH free
 o_0_0_4_2_NFLX free
 o_0_0_4_2_QCOM free
 o_0_0_4_2_SBUX free
 o_0_0_4_2_TSLA free
 o_0_0_4_2_VRTX free
 o_0_0_4_3_AMD free
 o_0_0_4_3_AMGN free
 o_0_0_4_3_ASML free
 o_0_0_4_3_DLTR free
 o_0_0_4_3_MTCH free
 o_0_0_4_3_NFLX free
 o_0_0_4_3_QCOM free
 o_0_0_4_3_SBUX free
 o_0_0_4_3_TSLA free
 o_0_0_4_3_VRTX free
 o_0_0_4_4_AMD free
 o_0_0_4_4_AMGN free
 o_0_0_4_4_ASML free
 o_0_0_4_4_DLTR free
 o_0_0_4_4_MTCH free
 o_0_0_4_4_NFLX free
 o_0_0_4_4_QCOM free
 o_0_0_4_4_SBUX free
 o_0_0_4_4_TSLA free
 o_0_0_4_4_VRTX free
 o_0_0_4_5_AMD free
 o_0_0_4_5_AMGN free
 o_0_0_4_5_ASML free
 o_0_0_4_5_DLTR free
 o_0_0_4_5_MTCH free
 o_0_0_4_5_NFLX free
 o_0_0_4_5_QCOM free
 o_0_0_4_5_SBUX free
 o_0_0_4_5_TSLA free
 o_0_0_4_5_VRTX free
 o_0_0_4_AMD free
 o_0_0_4_AMGN free
 o_0_0_4_ASML free
 o_0_0_4_DLTR free
 o_0_0_4_MTCH free
 o_0_0_4_NFLX free
 o_0_0_4_QCOM free
 o_0_0_4_SBUX free
 o_0_0_4_TSLA free
 o_0_0_4_VRTX free
 o_0_0_5_0_AMD free
 o_0_0_5_0_AMGN free
 o_0_0_5_0_ASML free
 o_0_0_5_0_DLTR free
 o_0_0_5_0_MTCH free
 o_0_0_5_0_NFLX free
 o_0_0_5_0_QCOM free
 o_0_0_5_0_SBUX free
 o_0_0_5_0_TSLA free
 o_0_0_5_0_VRTX free
 o_0_0_5_1_AMD free
 o_0_0_5_1_AMGN free
 o_0_0_5_1_ASML free
 o_0_0_5_1_DLTR free
 o_0_0_5_1_MTCH free
 o_0_0_5_1_NFLX free
 o_0_0_5_1_QCOM free
 o_0_0_5_1_SBUX free
 o_0_0_5_1_TSLA free
 o_0_0_5_1_VRTX free
 o_0_0_5_2_AMD free
 o_0_0_5_2_AMGN free
 o_0_0_5_2_ASML free
 o_0_0_5_2_DLTR free
 o_0_0_5_2_MTCH free
 o_0_0_5_2_NFLX free
 o_0_0_5_2_QCOM free
 o_0_0_5_2_SBUX free
 o_0_0_5_2_TSLA free
 o_0_0_5_2_VRTX free
 o_0_0_5_3_AMD free
 o_0_0_5_3_AMGN free
 o_0_0_5_3_ASML free
 o_0_0_5_3_DLTR free
 o_0_0_5_3_MTCH free
 o_0_0_5_3_NFLX free
 o_0_0_5_3_QCOM free
 o_0_0_5_3_SBUX free
 o_0_0_5_3_TSLA free
 o_0_0_5_3_VRTX free
 o_0_0_5_4_AMD free
 o_0_0_5_4_AMGN free
 o_0_0_5_4_ASML free
 o_0_0_5_4_DLTR free
 o_0_0_5_4_MTCH free
 o_0_0_5_4_NFLX free
 o_0_0_5_4_QCOM free
 o_0_0_5_4_SBUX free
 o_0_0_5_4_TSLA free
 o_0_0_5_4_VRTX free
 o_0_0_5_5_AMD free
 o_0_0_5_5_AMGN free
 o_0_0_5_5_ASML free
 o_0_0_5_5_DLTR free
 o_0_0_5_5_MTCH free
 o_0_0_5_5_NFLX free
 o_0_0_5_5_QCOM free
 o_0_0_5_5_SBUX free
 o_0_0_5_5_TSLA free
 o_0_0_5_5_VRTX free
 o_0_0_5_AMD free
 o_0_0_5_AMGN free
 o_0_0_5_ASML free
 o_0_0_5_DLTR free
 o_0_0_5_MTCH free
 o_0_0_5_NFLX free
 o_0_0_5_QCOM free
 o_0_0_5_SBUX free
 o_0_0_5_TSLA free
 o_0_0_5_VRTX free
 o_0_0_6_0_AMD free
 o_0_0_6_0_AMGN free
 o_0_0_6_0_ASML free
 o_0_0_6_0_DLTR free
 o_0_0_6_0_MTCH free
 o_0_0_6_0_NFLX free
 o_0_0_6_0_QCOM free
 o_0_0_6_0_SBUX free
 o_0_0_6_0_TSLA free
 o_0_0_6_0_VRTX free
 o_0_0_6_1_AMD free
 o_0_0_6_1_AMGN free
 o_0_0_6_1_ASML free
 o_0_0_6_1_DLTR free
 o_0_0_6_1_MTCH free
 o_0_0_6_1_NFLX free
 o_0_0_6_1_QCOM free
 o_0_0_6_1_SBUX free
 o_0_0_6_1_TSLA free
 o_0_0_6_1_VRTX free
 o_0_0_6_2_AMD free
 o_0_0_6_2_AMGN free
 o_0_0_6_2_ASML free
 o_0_0_6_2_DLTR free
 o_0_0_6_2_MTCH free
 o_0_0_6_2_NFLX free
 o_0_0_6_2_QCOM free
 o_0_0_6_2_SBUX free
 o_0_0_6_2_TSLA free
 o_0_0_6_2_VRTX free
 o_0_0_6_3_AMD free
 o_0_0_6_3_AMGN free
 o_0_0_6_3_ASML free
 o_0_0_6_3_DLTR free
 o_0_0_6_3_MTCH free
 o_0_0_6_3_NFLX free
 o_0_0_6_3_QCOM free
 o_0_0_6_3_SBUX free
 o_0_0_6_3_TSLA free
 o_0_0_6_3_VRTX free
 o_0_0_6_4_AMD free
 o_0_0_6_4_AMGN free
 o_0_0_6_4_ASML free
 o_0_0_6_4_DLTR free
 o_0_0_6_4_MTCH free
 o_0_0_6_4_NFLX free
 o_0_0_6_4_QCOM free
 o_0_0_6_4_SBUX free
 o_0_0_6_4_TSLA free
 o_0_0_6_4_VRTX free
 o_0_0_6_5_AMD free
 o_0_0_6_5_AMGN free
 o_0_0_6_5_ASML free
 o_0_0_6_5_DLTR free
 o_0_0_6_5_MTCH free
 o_0_0_6_5_NFLX free
 o_0_0_6_5_QCOM free
 o_0_0_6_5_SBUX free
 o_0_0_6_5_TSLA free
 o_0_0_6_5_VRTX free
 o_0_0_6_AMD free
 o_0_0_6_AMGN free
 o_0_0_6_ASML free
 o_0_0_6_DLTR free
 o_0_0_6_MTCH free
 o_0_0_6_NFLX free
 o_0_0_6_QCOM free
 o_0_0_6_SBUX free
 o_0_0_6_TSLA free
 o_0_0_6_VRTX free
 o_0_0_7_0_AMD free
 o_0_0_7_0_AMGN free
 o_0_0_7_0_ASML free
 o_0_0_7_0_DLTR free
 o_0_0_7_0_MTCH free
 o_0_0_7_0_NFLX free
 o_0_0_7_0_QCOM free
 o_0_0_7_0_SBUX free
 o_0_0_7_0_TSLA free
 o_0_0_7_0_VRTX free
 o_0_0_7_1_AMD free
 o_0_0_7_1_AMGN free
 o_0_0_7_1_ASML free
 o_0_0_7_1_DLTR free
 o_0_0_7_1_MTCH free
 o_0_0_7_1_NFLX free
 o_0_0_7_1_QCOM free
 o_0_0_7_1_SBUX free
 o_0_0_7_1_TSLA free
 o_0_0_7_1_VRTX free
 o_0_0_7_2_AMD free
 o_0_0_7_2_AMGN free
 o_0_0_7_2_ASML free
 o_0_0_7_2_DLTR free
 o_0_0_7_2_MTCH free
 o_0_0_7_2_NFLX free
 o_0_0_7_2_QCOM free
 o_0_0_7_2_SBUX free
 o_0_0_7_2_TSLA free
 o_0_0_7_2_VRTX free
 o_0_0_7_3_AMD free
 o_0_0_7_3_AMGN free
 o_0_0_7_3_ASML free
 o_0_0_7_3_DLTR free
 o_0_0_7_3_MTCH free
 o_0_0_7_3_NFLX free
 o_0_0_7_3_QCOM free
 o_0_0_7_3_SBUX free
 o_0_0_7_3_TSLA free
 o_0_0_7_3_VRTX free
 o_0_0_7_4_AMD free
 o_0_0_7_4_AMGN free
 o_0_0_7_4_ASML free
 o_0_0_7_4_DLTR free
 o_0_0_7_4_MTCH free
 o_0_0_7_4_NFLX free
 o_0_0_7_4_QCOM free
 o_0_0_7_4_SBUX free
 o_0_0_7_4_TSLA free
 o_0_0_7_4_VRTX free
 o_0_0_7_5_AMD free
 o_0_0_7_5_AMGN free
 o_0_0_7_5_ASML free
 o_0_0_7_5_DLTR free
 o_0_0_7_5_MTCH free
 o_0_0_7_5_NFLX free
 o_0_0_7_5_QCOM free
 o_0_0_7_5_SBUX free
 o_0_0_7_5_TSLA free
 o_0_0_7_5_VRTX free
 o_0_0_7_AMD free
 o_0_0_7_AMGN free
 o_0_0_7_ASML free
 o_0_0_7_DLTR free
 o_0_0_7_MTCH free
 o_0_0_7_NFLX free
 o_0_0_7_QCOM free
 o_0_0_7_SBUX free
 o_0_0_7_TSLA free
 o_0_0_7_VRTX free
 o_0_0_AMD free
 o_0_0_AMGN free
 o_0_0_ASML free
 o_0_0_DLTR free
 o_0_0_MTCH free
 o_0_0_NFLX free
 o_0_0_QCOM free
 o_0_0_SBUX free
 o_0_0_TSLA free
 o_0_0_VRTX free
 o_0_1_0_0_AMD free
 o_0_1_0_0_AMGN free
 o_0_1_0_0_ASML free
 o_0_1_0_0_DLTR free
 o_0_1_0_0_MTCH free
 o_0_1_0_0_NFLX free
 o_0_1_0_0_QCOM free
 o_0_1_0_0_SBUX free
 o_0_1_0_0_TSLA free
 o_0_1_0_0_VRTX free
 o_0_1_0_1_AMD free
 o_0_1_0_1_AMGN free
 o_0_1_0_1_ASML free
 o_0_1_0_1_DLTR free
 o_0_1_0_1_MTCH free
 o_0_1_0_1_NFLX free
 o_0_1_0_1_QCOM free
 o_0_1_0_1_SBUX free
 o_0_1_0_1_TSLA free
 o_0_1_0_1_VRTX free
 o_0_1_0_2_AMD free
 o_0_1_0_2_AMGN free
 o_0_1_0_2_ASML free
 o_0_1_0_2_DLTR free
 o_0_1_0_2_MTCH free
 o_0_1_0_2_NFLX free
 o_0_1_0_2_QCOM free
 o_0_1_0_2_SBUX free
 o_0_1_0_2_TSLA free
 o_0_1_0_2_VRTX free
 o_0_1_0_3_AMD free
 o_0_1_0_3_AMGN free
 o_0_1_0_3_ASML free
 o_0_1_0_3_DLTR free
 o_0_1_0_3_MTCH free
 o_0_1_0_3_NFLX free
 o_0_1_0_3_QCOM free
 o_0_1_0_3_SBUX free
 o_0_1_0_3_TSLA free
 o_0_1_0_3_VRTX free
 o_0_1_0_4_AMD free
 o_0_1_0_4_AMGN free
 o_0_1_0_4_ASML free
 o_0_1_0_4_DLTR free
 o_0_1_0_4_MTCH free
 o_0_1_0_4_NFLX free
 o_0_1_0_4_QCOM free
 o_0_1_0_4_SBUX free
 o_0_1_0_4_TSLA free
 o_0_1_0_4_VRTX free
 o_0_1_0_5_AMD free
 o_0_1_0_5_AMGN free
 o_0_1_0_5_ASML free
 o_0_1_0_5_DLTR free
 o_0_1_0_5_MTCH free
 o_0_1_0_5_NFLX free
 o_0_1_0_5_QCOM free
 o_0_1_0_5_SBUX free
 o_0_1_0_5_TSLA free
 o_0_1_0_5_VRTX free
 o_0_1_0_AMD free
 o_0_1_0_AMGN free
 o_0_1_0_ASML free
 o_0_1_0_DLTR free
 o_0_1_0_MTCH free
 o_0_1_0_NFLX free
 o_0_1_0_QCOM free
 o_0_1_0_SBUX free
 o_0_1_0_TSLA free
 o_0_1_0_VRTX free
 o_0_1_1_0_AMD free
 o_0_1_1_0_AMGN free
 o_0_1_1_0_ASML free
 o_0_1_1_0_DLTR free
 o_0_1_1_0_MTCH free
 o_0_1_1_0_NFLX free
 o_0_1_1_0_QCOM free
 o_0_1_1_0_SBUX free
 o_0_1_1_0_TSLA free
 o_0_1_1_0_VRTX free
 o_0_1_1_1_AMD free
 o_0_1_1_1_AMGN free
 o_0_1_1_1_ASML free
 o_0_1_1_1_DLTR free
 o_0_1_1_1_MTCH free
 o_0_1_1_1_NFLX free
 o_0_1_1_1_QCOM free
 o_0_1_1_1_SBUX free
 o_0_1_1_1_TSLA free
 o_0_1_1_1_VRTX free
 o_0_1_1_2_AMD free
 o_0_1_1_2_AMGN free
 o_0_1_1_2_ASML free
 o_0_1_1_2_DLTR free
 o_0_1_1_2_MTCH free
 o_0_1_1_2_NFLX free
 o_0_1_1_2_QCOM free
 o_0_1_1_2_SBUX free
 o_0_1_1_2_TSLA free
 o_0_1_1_2_VRTX free
 o_0_1_1_3_AMD free
 o_0_1_1_3_AMGN free
 o_0_1_1_3_ASML free
 o_0_1_1_3_DLTR free
 o_0_1_1_3_MTCH free
 o_0_1_1_3_NFLX free
 o_0_1_1_3_QCOM free
 o_0_1_1_3_SBUX free
 o_0_1_1_3_TSLA free
 o_0_1_1_3_VRTX free
 o_0_1_1_4_AMD free
 o_0_1_1_4_AMGN free
 o_0_1_1_4_ASML free
 o_0_1_1_4_DLTR free
 o_0_1_1_4_MTCH free
 o_0_1_1_4_NFLX free
 o_0_1_1_4_QCOM free
 o_0_1_1_4_SBUX free
 o_0_1_1_4_TSLA free
 o_0_1_1_4_VRTX free
 o_0_1_1_5_AMD free
 o_0_1_1_5_AMGN free
 o_0_1_1_5_ASML free
 o_0_1_1_5_DLTR free
 o_0_1_1_5_MTCH free
 o_0_1_1_5_NFLX free
 o_0_1_1_5_QCOM free
 o_0_1_1_5_SBUX free
 o_0_1_1_5_TSLA free
 o_0_1_1_5_VRTX free
 o_0_1_1_AMD free
 o_0_1_1_AMGN free
 o_0_1_1_ASML free
 o_0_1_1_DLTR free
 o_0_1_1_MTCH free
 o_0_1_1_NFLX free
 o_0_1_1_QCOM free
 o_0_1_1_SBUX free
 o_0_1_1_TSLA free
 o_0_1_1_VRTX free
 o_0_1_2_0_AMD free
 o_0_1_2_0_AMGN free
 o_0_1_2_0_ASML free
 o_0_1_2_0_DLTR free
 o_0_1_2_0_MTCH free
 o_0_1_2_0_NFLX free
 o_0_1_2_0_QCOM free
 o_0_1_2_0_SBUX free
 o_0_1_2_0_TSLA free
 o_0_1_2_0_VRTX free
 o_0_1_2_1_AMD free
 o_0_1_2_1_AMGN free
 o_0_1_2_1_ASML free
 o_0_1_2_1_DLTR free
 o_0_1_2_1_MTCH free
 o_0_1_2_1_NFLX free
 o_0_1_2_1_QCOM free
 o_0_1_2_1_SBUX free
 o_0_1_2_1_TSLA free
 o_0_1_2_1_VRTX free
 o_0_1_2_2_AMD free
 o_0_1_2_2_AMGN free
 o_0_1_2_2_ASML free
 o_0_1_2_2_DLTR free
 o_0_1_2_2_MTCH free
 o_0_1_2_2_NFLX free
 o_0_1_2_2_QCOM free
 o_0_1_2_2_SBUX free
 o_0_1_2_2_TSLA free
 o_0_1_2_2_VRTX free
 o_0_1_2_3_AMD free
 o_0_1_2_3_AMGN free
 o_0_1_2_3_ASML free
 o_0_1_2_3_DLTR free
 o_0_1_2_3_MTCH free
 o_0_1_2_3_NFLX free
 o_0_1_2_3_QCOM free
 o_0_1_2_3_SBUX free
 o_0_1_2_3_TSLA free
 o_0_1_2_3_VRTX free
 o_0_1_2_4_AMD free
 o_0_1_2_4_AMGN free
 o_0_1_2_4_ASML free
 o_0_1_2_4_DLTR free
 o_0_1_2_4_MTCH free
 o_0_1_2_4_NFLX free
 o_0_1_2_4_QCOM free
 o_0_1_2_4_SBUX free
 o_0_1_2_4_TSLA free
 o_0_1_2_4_VRTX free
 o_0_1_2_5_AMD free
 o_0_1_2_5_AMGN free
 o_0_1_2_5_ASML free
 o_0_1_2_5_DLTR free
 o_0_1_2_5_MTCH free
 o_0_1_2_5_NFLX free
 o_0_1_2_5_QCOM free
 o_0_1_2_5_SBUX free
 o_0_1_2_5_TSLA free
 o_0_1_2_5_VRTX free
 o_0_1_2_AMD free
 o_0_1_2_AMGN free
 o_0_1_2_ASML free
 o_0_1_2_DLTR free
 o_0_1_2_MTCH free
 o_0_1_2_NFLX free
 o_0_1_2_QCOM free
 o_0_1_2_SBUX free
 o_0_1_2_TSLA free
 o_0_1_2_VRTX free
 o_0_1_3_0_AMD free
 o_0_1_3_0_AMGN free
 o_0_1_3_0_ASML free
 o_0_1_3_0_DLTR free
 o_0_1_3_0_MTCH free
 o_0_1_3_0_NFLX free
 o_0_1_3_0_QCOM free
 o_0_1_3_0_SBUX free
 o_0_1_3_0_TSLA free
 o_0_1_3_0_VRTX free
 o_0_1_3_1_AMD free
 o_0_1_3_1_AMGN free
 o_0_1_3_1_ASML free
 o_0_1_3_1_DLTR free
 o_0_1_3_1_MTCH free
 o_0_1_3_1_NFLX free
 o_0_1_3_1_QCOM free
 o_0_1_3_1_SBUX free
 o_0_1_3_1_TSLA free
 o_0_1_3_1_VRTX free
 o_0_1_3_2_AMD free
 o_0_1_3_2_AMGN free
 o_0_1_3_2_ASML free
 o_0_1_3_2_DLTR free
 o_0_1_3_2_MTCH free
 o_0_1_3_2_NFLX free
 o_0_1_3_2_QCOM free
 o_0_1_3_2_SBUX free
 o_0_1_3_2_TSLA free
 o_0_1_3_2_VRTX free
 o_0_1_3_3_AMD free
 o_0_1_3_3_AMGN free
 o_0_1_3_3_ASML free
 o_0_1_3_3_DLTR free
 o_0_1_3_3_MTCH free
 o_0_1_3_3_NFLX free
 o_0_1_3_3_QCOM free
 o_0_1_3_3_SBUX free
 o_0_1_3_3_TSLA free
 o_0_1_3_3_VRTX free
 o_0_1_3_4_AMD free
 o_0_1_3_4_AMGN free
 o_0_1_3_4_ASML free
 o_0_1_3_4_DLTR free
 o_0_1_3_4_MTCH free
 o_0_1_3_4_NFLX free
 o_0_1_3_4_QCOM free
 o_0_1_3_4_SBUX free
 o_0_1_3_4_TSLA free
 o_0_1_3_4_VRTX free
 o_0_1_3_5_AMD free
 o_0_1_3_5_AMGN free
 o_0_1_3_5_ASML free
 o_0_1_3_5_DLTR free
 o_0_1_3_5_MTCH free
 o_0_1_3_5_NFLX free
 o_0_1_3_5_QCOM free
 o_0_1_3_5_SBUX free
 o_0_1_3_5_TSLA free
 o_0_1_3_5_VRTX free
 o_0_1_3_AMD free
 o_0_1_3_AMGN free
 o_0_1_3_ASML free
 o_0_1_3_DLTR free
 o_0_1_3_MTCH free
 o_0_1_3_NFLX free
 o_0_1_3_QCOM free
 o_0_1_3_SBUX free
 o_0_1_3_TSLA free
 o_0_1_3_VRTX free
 o_0_1_4_0_AMD free
 o_0_1_4_0_AMGN free
 o_0_1_4_0_ASML free
 o_0_1_4_0_DLTR free
 o_0_1_4_0_MTCH free
 o_0_1_4_0_NFLX free
 o_0_1_4_0_QCOM free
 o_0_1_4_0_SBUX free
 o_0_1_4_0_TSLA free
 o_0_1_4_0_VRTX free
 o_0_1_4_1_AMD free
 o_0_1_4_1_AMGN free
 o_0_1_4_1_ASML free
 o_0_1_4_1_DLTR free
 o_0_1_4_1_MTCH free
 o_0_1_4_1_NFLX free
 o_0_1_4_1_QCOM free
 o_0_1_4_1_SBUX free
 o_0_1_4_1_TSLA free
 o_0_1_4_1_VRTX free
 o_0_1_4_2_AMD free
 o_0_1_4_2_AMGN free
 o_0_1_4_2_ASML free
 o_0_1_4_2_DLTR free
 o_0_1_4_2_MTCH free
 o_0_1_4_2_NFLX free
 o_0_1_4_2_QCOM free
 o_0_1_4_2_SBUX free
 o_0_1_4_2_TSLA free
 o_0_1_4_2_VRTX free
 o_0_1_4_3_AMD free
 o_0_1_4_3_AMGN free
 o_0_1_4_3_ASML free
 o_0_1_4_3_DLTR free
 o_0_1_4_3_MTCH free
 o_0_1_4_3_NFLX free
 o_0_1_4_3_QCOM free
 o_0_1_4_3_SBUX free
 o_0_1_4_3_TSLA free
 o_0_1_4_3_VRTX free
 o_0_1_4_4_AMD free
 o_0_1_4_4_AMGN free
 o_0_1_4_4_ASML free
 o_0_1_4_4_DLTR free
 o_0_1_4_4_MTCH free
 o_0_1_4_4_NFLX free
 o_0_1_4_4_QCOM free
 o_0_1_4_4_SBUX free
 o_0_1_4_4_TSLA free
 o_0_1_4_4_VRTX free
 o_0_1_4_5_AMD free
 o_0_1_4_5_AMGN free
 o_0_1_4_5_ASML free
 o_0_1_4_5_DLTR free
 o_0_1_4_5_MTCH free
 o_0_1_4_5_NFLX free
 o_0_1_4_5_QCOM free
 o_0_1_4_5_SBUX free
 o_0_1_4_5_TSLA free
 o_0_1_4_5_VRTX free
 o_0_1_4_AMD free
 o_0_1_4_AMGN free
 o_0_1_4_ASML free
 o_0_1_4_DLTR free
 o_0_1_4_MTCH free
 o_0_1_4_NFLX free
 o_0_1_4_QCOM free
 o_0_1_4_SBUX free
 o_0_1_4_TSLA free
 o_0_1_4_VRTX free
 o_0_1_5_0_AMD free
 o_0_1_5_0_AMGN free
 o_0_1_5_0_ASML free
 o_0_1_5_0_DLTR free
 o_0_1_5_0_MTCH free
 o_0_1_5_0_NFLX free
 o_0_1_5_0_QCOM free
 o_0_1_5_0_SBUX free
 o_0_1_5_0_TSLA free
 o_0_1_5_0_VRTX free
 o_0_1_5_1_AMD free
 o_0_1_5_1_AMGN free
 o_0_1_5_1_ASML free
 o_0_1_5_1_DLTR free
 o_0_1_5_1_MTCH free
 o_0_1_5_1_NFLX free
 o_0_1_5_1_QCOM free
 o_0_1_5_1_SBUX free
 o_0_1_5_1_TSLA free
 o_0_1_5_1_VRTX free
 o_0_1_5_2_AMD free
 o_0_1_5_2_AMGN free
 o_0_1_5_2_ASML free
 o_0_1_5_2_DLTR free
 o_0_1_5_2_MTCH free
 o_0_1_5_2_NFLX free
 o_0_1_5_2_QCOM free
 o_0_1_5_2_SBUX free
 o_0_1_5_2_TSLA free
 o_0_1_5_2_VRTX free
 o_0_1_5_3_AMD free
 o_0_1_5_3_AMGN free
 o_0_1_5_3_ASML free
 o_0_1_5_3_DLTR free
 o_0_1_5_3_MTCH free
 o_0_1_5_3_NFLX free
 o_0_1_5_3_QCOM free
 o_0_1_5_3_SBUX free
 o_0_1_5_3_TSLA free
 o_0_1_5_3_VRTX free
 o_0_1_5_4_AMD free
 o_0_1_5_4_AMGN free
 o_0_1_5_4_ASML free
 o_0_1_5_4_DLTR free
 o_0_1_5_4_MTCH free
 o_0_1_5_4_NFLX free
 o_0_1_5_4_QCOM free
 o_0_1_5_4_SBUX free
 o_0_1_5_4_TSLA free
 o_0_1_5_4_VRTX free
 o_0_1_5_5_AMD free
 o_0_1_5_5_AMGN free
 o_0_1_5_5_ASML free
 o_0_1_5_5_DLTR free
 o_0_1_5_5_MTCH free
 o_0_1_5_5_NFLX free
 o_0_1_5_5_QCOM free
 o_0_1_5_5_SBUX free
 o_0_1_5_5_TSLA free
 o_0_1_5_5_VRTX free
 o_0_1_5_AMD free
 o_0_1_5_AMGN free
 o_0_1_5_ASML free
 o_0_1_5_DLTR free
 o_0_1_5_MTCH free
 o_0_1_5_NFLX free
 o_0_1_5_QCOM free
 o_0_1_5_SBUX free
 o_0_1_5_TSLA free
 o_0_1_5_VRTX free
 o_0_1_6_0_AMD free
 o_0_1_6_0_AMGN free
 o_0_1_6_0_ASML free
 o_0_1_6_0_DLTR free
 o_0_1_6_0_MTCH free
 o_0_1_6_0_NFLX free
 o_0_1_6_0_QCOM free
 o_0_1_6_0_SBUX free
 o_0_1_6_0_TSLA free
 o_0_1_6_0_VRTX free
 o_0_1_6_1_AMD free
 o_0_1_6_1_AMGN free
 o_0_1_6_1_ASML free
 o_0_1_6_1_DLTR free
 o_0_1_6_1_MTCH free
 o_0_1_6_1_NFLX free
 o_0_1_6_1_QCOM free
 o_0_1_6_1_SBUX free
 o_0_1_6_1_TSLA free
 o_0_1_6_1_VRTX free
 o_0_1_6_2_AMD free
 o_0_1_6_2_AMGN free
 o_0_1_6_2_ASML free
 o_0_1_6_2_DLTR free
 o_0_1_6_2_MTCH free
 o_0_1_6_2_NFLX free
 o_0_1_6_2_QCOM free
 o_0_1_6_2_SBUX free
 o_0_1_6_2_TSLA free
 o_0_1_6_2_VRTX free
 o_0_1_6_3_AMD free
 o_0_1_6_3_AMGN free
 o_0_1_6_3_ASML free
 o_0_1_6_3_DLTR free
 o_0_1_6_3_MTCH free
 o_0_1_6_3_NFLX free
 o_0_1_6_3_QCOM free
 o_0_1_6_3_SBUX free
 o_0_1_6_3_TSLA free
 o_0_1_6_3_VRTX free
 o_0_1_6_4_AMD free
 o_0_1_6_4_AMGN free
 o_0_1_6_4_ASML free
 o_0_1_6_4_DLTR free
 o_0_1_6_4_MTCH free
 o_0_1_6_4_NFLX free
 o_0_1_6_4_QCOM free
 o_0_1_6_4_SBUX free
 o_0_1_6_4_TSLA free
 o_0_1_6_4_VRTX free
 o_0_1_6_5_AMD free
 o_0_1_6_5_AMGN free
 o_0_1_6_5_ASML free
 o_0_1_6_5_DLTR free
 o_0_1_6_5_MTCH free
 o_0_1_6_5_NFLX free
 o_0_1_6_5_QCOM free
 o_0_1_6_5_SBUX free
 o_0_1_6_5_TSLA free
 o_0_1_6_5_VRTX free
 o_0_1_6_AMD free
 o_0_1_6_AMGN free
 o_0_1_6_ASML free
 o_0_1_6_DLTR free
 o_0_1_6_MTCH free
 o_0_1_6_NFLX free
 o_0_1_6_QCOM free
 o_0_1_6_SBUX free
 o_0_1_6_TSLA free
 o_0_1_6_VRTX free
 o_0_1_7_0_AMD free
 o_0_1_7_0_AMGN free
 o_0_1_7_0_ASML free
 o_0_1_7_0_DLTR free
 o_0_1_7_0_MTCH free
 o_0_1_7_0_NFLX free
 o_0_1_7_0_QCOM free
 o_0_1_7_0_SBUX free
 o_0_1_7_0_TSLA free
 o_0_1_7_0_VRTX free
 o_0_1_7_1_AMD free
 o_0_1_7_1_AMGN free
 o_0_1_7_1_ASML free
 o_0_1_7_1_DLTR free
 o_0_1_7_1_MTCH free
 o_0_1_7_1_NFLX free
 o_0_1_7_1_QCOM free
 o_0_1_7_1_SBUX free
 o_0_1_7_1_TSLA free
 o_0_1_7_1_VRTX free
 o_0_1_7_2_AMD free
 o_0_1_7_2_AMGN free
 o_0_1_7_2_ASML free
 o_0_1_7_2_DLTR free
 o_0_1_7_2_MTCH free
 o_0_1_7_2_NFLX free
 o_0_1_7_2_QCOM free
 o_0_1_7_2_SBUX free
 o_0_1_7_2_TSLA free
 o_0_1_7_2_VRTX free
 o_0_1_7_3_AMD free
 o_0_1_7_3_AMGN free
 o_0_1_7_3_ASML free
 o_0_1_7_3_DLTR free
 o_0_1_7_3_MTCH free
 o_0_1_7_3_NFLX free
 o_0_1_7_3_QCOM free
 o_0_1_7_3_SBUX free
 o_0_1_7_3_TSLA free
 o_0_1_7_3_VRTX free
 o_0_1_7_4_AMD free
 o_0_1_7_4_AMGN free
 o_0_1_7_4_ASML free
 o_0_1_7_4_DLTR free
 o_0_1_7_4_MTCH free
 o_0_1_7_4_NFLX free
 o_0_1_7_4_QCOM free
 o_0_1_7_4_SBUX free
 o_0_1_7_4_TSLA free
 o_0_1_7_4_VRTX free
 o_0_1_7_5_AMD free
 o_0_1_7_5_AMGN free
 o_0_1_7_5_ASML free
 o_0_1_7_5_DLTR free
 o_0_1_7_5_MTCH free
 o_0_1_7_5_NFLX free
 o_0_1_7_5_QCOM free
 o_0_1_7_5_SBUX free
 o_0_1_7_5_TSLA free
 o_0_1_7_5_VRTX free
 o_0_1_7_AMD free
 o_0_1_7_AMGN free
 o_0_1_7_ASML free
 o_0_1_7_DLTR free
 o_0_1_7_MTCH free
 o_0_1_7_NFLX free
 o_0_1_7_QCOM free
 o_0_1_7_SBUX free
 o_0_1_7_TSLA free
 o_0_1_7_VRTX free
 o_0_1_AMD free
 o_0_1_AMGN free
 o_0_1_ASML free
 o_0_1_DLTR free
 o_0_1_MTCH free
 o_0_1_NFLX free
 o_0_1_QCOM free
 o_0_1_SBUX free
 o_0_1_TSLA free
 o_0_1_VRTX free
 o_0_2_0_0_AMD free
 o_0_2_0_0_AMGN free
 o_0_2_0_0_ASML free
 o_0_2_0_0_DLTR free
 o_0_2_0_0_MTCH free
 o_0_2_0_0_NFLX free
 o_0_2_0_0_QCOM free
 o_0_2_0_0_SBUX free
 o_0_2_0_0_TSLA free
 o_0_2_0_0_VRTX free
 o_0_2_0_1_AMD free
 o_0_2_0_1_AMGN free
 o_0_2_0_1_ASML free
 o_0_2_0_1_DLTR free
 o_0_2_0_1_MTCH free
 o_0_2_0_1_NFLX free
 o_0_2_0_1_QCOM free
 o_0_2_0_1_SBUX free
 o_0_2_0_1_TSLA free
 o_0_2_0_1_VRTX free
 o_0_2_0_2_AMD free
 o_0_2_0_2_AMGN free
 o_0_2_0_2_ASML free
 o_0_2_0_2_DLTR free
 o_0_2_0_2_MTCH free
 o_0_2_0_2_NFLX free
 o_0_2_0_2_QCOM free
 o_0_2_0_2_SBUX free
 o_0_2_0_2_TSLA free
 o_0_2_0_2_VRTX free
 o_0_2_0_3_AMD free
 o_0_2_0_3_AMGN free
 o_0_2_0_3_ASML free
 o_0_2_0_3_DLTR free
 o_0_2_0_3_MTCH free
 o_0_2_0_3_NFLX free
 o_0_2_0_3_QCOM free
 o_0_2_0_3_SBUX free
 o_0_2_0_3_TSLA free
 o_0_2_0_3_VRTX free
 o_0_2_0_4_AMD free
 o_0_2_0_4_AMGN free
 o_0_2_0_4_ASML free
 o_0_2_0_4_DLTR free
 o_0_2_0_4_MTCH free
 o_0_2_0_4_NFLX free
 o_0_2_0_4_QCOM free
 o_0_2_0_4_SBUX free
 o_0_2_0_4_TSLA free
 o_0_2_0_4_VRTX free
 o_0_2_0_5_AMD free
 o_0_2_0_5_AMGN free
 o_0_2_0_5_ASML free
 o_0_2_0_5_DLTR free
 o_0_2_0_5_MTCH free
 o_0_2_0_5_NFLX free
 o_0_2_0_5_QCOM free
 o_0_2_0_5_SBUX free
 o_0_2_0_5_TSLA free
 o_0_2_0_5_VRTX free
 o_0_2_0_AMD free
 o_0_2_0_AMGN free
 o_0_2_0_ASML free
 o_0_2_0_DLTR free
 o_0_2_0_MTCH free
 o_0_2_0_NFLX free
 o_0_2_0_QCOM free
 o_0_2_0_SBUX free
 o_0_2_0_TSLA free
 o_0_2_0_VRTX free
 o_0_2_1_0_AMD free
 o_0_2_1_0_AMGN free
 o_0_2_1_0_ASML free
 o_0_2_1_0_DLTR free
 o_0_2_1_0_MTCH free
 o_0_2_1_0_NFLX free
 o_0_2_1_0_QCOM free
 o_0_2_1_0_SBUX free
 o_0_2_1_0_TSLA free
 o_0_2_1_0_VRTX free
 o_0_2_1_1_AMD free
 o_0_2_1_1_AMGN free
 o_0_2_1_1_ASML free
 o_0_2_1_1_DLTR free
 o_0_2_1_1_MTCH free
 o_0_2_1_1_NFLX free
 o_0_2_1_1_QCOM free
 o_0_2_1_1_SBUX free
 o_0_2_1_1_TSLA free
 o_0_2_1_1_VRTX free
 o_0_2_1_2_AMD free
 o_0_2_1_2_AMGN free
 o_0_2_1_2_ASML free
 o_0_2_1_2_DLTR free
 o_0_2_1_2_MTCH free
 o_0_2_1_2_NFLX free
 o_0_2_1_2_QCOM free
 o_0_2_1_2_SBUX free
 o_0_2_1_2_TSLA free
 o_0_2_1_2_VRTX free
 o_0_2_1_3_AMD free
 o_0_2_1_3_AMGN free
 o_0_2_1_3_ASML free
 o_0_2_1_3_DLTR free
 o_0_2_1_3_MTCH free
 o_0_2_1_3_NFLX free
 o_0_2_1_3_QCOM free
 o_0_2_1_3_SBUX free
 o_0_2_1_3_TSLA free
 o_0_2_1_3_VRTX free
 o_0_2_1_4_AMD free
 o_0_2_1_4_AMGN free
 o_0_2_1_4_ASML free
 o_0_2_1_4_DLTR free
 o_0_2_1_4_MTCH free
 o_0_2_1_4_NFLX free
 o_0_2_1_4_QCOM free
 o_0_2_1_4_SBUX free
 o_0_2_1_4_TSLA free
 o_0_2_1_4_VRTX free
 o_0_2_1_5_AMD free
 o_0_2_1_5_AMGN free
 o_0_2_1_5_ASML free
 o_0_2_1_5_DLTR free
 o_0_2_1_5_MTCH free
 o_0_2_1_5_NFLX free
 o_0_2_1_5_QCOM free
 o_0_2_1_5_SBUX free
 o_0_2_1_5_TSLA free
 o_0_2_1_5_VRTX free
 o_0_2_1_AMD free
 o_0_2_1_AMGN free
 o_0_2_1_ASML free
 o_0_2_1_DLTR free
 o_0_2_1_MTCH free
 o_0_2_1_NFLX free
 o_0_2_1_QCOM free
 o_0_2_1_SBUX free
 o_0_2_1_TSLA free
 o_0_2_1_VRTX free
 o_0_2_2_0_AMD free
 o_0_2_2_0_AMGN free
 o_0_2_2_0_ASML free
 o_0_2_2_0_DLTR free
 o_0_2_2_0_MTCH free
 o_0_2_2_0_NFLX free
 o_0_2_2_0_QCOM free
 o_0_2_2_0_SBUX free
 o_0_2_2_0_TSLA free
 o_0_2_2_0_VRTX free
 o_0_2_2_1_AMD free
 o_0_2_2_1_AMGN free
 o_0_2_2_1_ASML free
 o_0_2_2_1_DLTR free
 o_0_2_2_1_MTCH free
 o_0_2_2_1_NFLX free
 o_0_2_2_1_QCOM free
 o_0_2_2_1_SBUX free
 o_0_2_2_1_TSLA free
 o_0_2_2_1_VRTX free
 o_0_2_2_2_AMD free
 o_0_2_2_2_AMGN free
 o_0_2_2_2_ASML free
 o_0_2_2_2_DLTR free
 o_0_2_2_2_MTCH free
 o_0_2_2_2_NFLX free
 o_0_2_2_2_QCOM free
 o_0_2_2_2_SBUX free
 o_0_2_2_2_TSLA free
 o_0_2_2_2_VRTX free
 o_0_2_2_3_AMD free
 o_0_2_2_3_AMGN free
 o_0_2_2_3_ASML free
 o_0_2_2_3_DLTR free
 o_0_2_2_3_MTCH free
 o_0_2_2_3_NFLX free
 o_0_2_2_3_QCOM free
 o_0_2_2_3_SBUX free
 o_0_2_2_3_TSLA free
 o_0_2_2_3_VRTX free
 o_0_2_2_4_AMD free
 o_0_2_2_4_AMGN free
 o_0_2_2_4_ASML free
 o_0_2_2_4_DLTR free
 o_0_2_2_4_MTCH free
 o_0_2_2_4_NFLX free
 o_0_2_2_4_QCOM free
 o_0_2_2_4_SBUX free
 o_0_2_2_4_TSLA free
 o_0_2_2_4_VRTX free
 o_0_2_2_5_AMD free
 o_0_2_2_5_AMGN free
 o_0_2_2_5_ASML free
 o_0_2_2_5_DLTR free
 o_0_2_2_5_MTCH free
 o_0_2_2_5_NFLX free
 o_0_2_2_5_QCOM free
 o_0_2_2_5_SBUX free
 o_0_2_2_5_TSLA free
 o_0_2_2_5_VRTX free
 o_0_2_2_AMD free
 o_0_2_2_AMGN free
 o_0_2_2_ASML free
 o_0_2_2_DLTR free
 o_0_2_2_MTCH free
 o_0_2_2_NFLX free
 o_0_2_2_QCOM free
 o_0_2_2_SBUX free
 o_0_2_2_TSLA free
 o_0_2_2_VRTX free
 o_0_2_3_0_AMD free
 o_0_2_3_0_AMGN free
 o_0_2_3_0_ASML free
 o_0_2_3_0_DLTR free
 o_0_2_3_0_MTCH free
 o_0_2_3_0_NFLX free
 o_0_2_3_0_QCOM free
 o_0_2_3_0_SBUX free
 o_0_2_3_0_TSLA free
 o_0_2_3_0_VRTX free
 o_0_2_3_1_AMD free
 o_0_2_3_1_AMGN free
 o_0_2_3_1_ASML free
 o_0_2_3_1_DLTR free
 o_0_2_3_1_MTCH free
 o_0_2_3_1_NFLX free
 o_0_2_3_1_QCOM free
 o_0_2_3_1_SBUX free
 o_0_2_3_1_TSLA free
 o_0_2_3_1_VRTX free
 o_0_2_3_2_AMD free
 o_0_2_3_2_AMGN free
 o_0_2_3_2_ASML free
 o_0_2_3_2_DLTR free
 o_0_2_3_2_MTCH free
 o_0_2_3_2_NFLX free
 o_0_2_3_2_QCOM free
 o_0_2_3_2_SBUX free
 o_0_2_3_2_TSLA free
 o_0_2_3_2_VRTX free
 o_0_2_3_3_AMD free
 o_0_2_3_3_AMGN free
 o_0_2_3_3_ASML free
 o_0_2_3_3_DLTR free
 o_0_2_3_3_MTCH free
 o_0_2_3_3_NFLX free
 o_0_2_3_3_QCOM free
 o_0_2_3_3_SBUX free
 o_0_2_3_3_TSLA free
 o_0_2_3_3_VRTX free
 o_0_2_3_4_AMD free
 o_0_2_3_4_AMGN free
 o_0_2_3_4_ASML free
 o_0_2_3_4_DLTR free
 o_0_2_3_4_MTCH free
 o_0_2_3_4_NFLX free
 o_0_2_3_4_QCOM free
 o_0_2_3_4_SBUX free
 o_0_2_3_4_TSLA free
 o_0_2_3_4_VRTX free
 o_0_2_3_5_AMD free
 o_0_2_3_5_AMGN free
 o_0_2_3_5_ASML free
 o_0_2_3_5_DLTR free
 o_0_2_3_5_MTCH free
 o_0_2_3_5_NFLX free
 o_0_2_3_5_QCOM free
 o_0_2_3_5_SBUX free
 o_0_2_3_5_TSLA free
 o_0_2_3_5_VRTX free
 o_0_2_3_AMD free
 o_0_2_3_AMGN free
 o_0_2_3_ASML free
 o_0_2_3_DLTR free
 o_0_2_3_MTCH free
 o_0_2_3_NFLX free
 o_0_2_3_QCOM free
 o_0_2_3_SBUX free
 o_0_2_3_TSLA free
 o_0_2_3_VRTX free
 o_0_2_4_0_AMD free
 o_0_2_4_0_AMGN free
 o_0_2_4_0_ASML free
 o_0_2_4_0_DLTR free
 o_0_2_4_0_MTCH free
 o_0_2_4_0_NFLX free
 o_0_2_4_0_QCOM free
 o_0_2_4_0_SBUX free
 o_0_2_4_0_TSLA free
 o_0_2_4_0_VRTX free
 o_0_2_4_1_AMD free
 o_0_2_4_1_AMGN free
 o_0_2_4_1_ASML free
 o_0_2_4_1_DLTR free
 o_0_2_4_1_MTCH free
 o_0_2_4_1_NFLX free
 o_0_2_4_1_QCOM free
 o_0_2_4_1_SBUX free
 o_0_2_4_1_TSLA free
 o_0_2_4_1_VRTX free
 o_0_2_4_2_AMD free
 o_0_2_4_2_AMGN free
 o_0_2_4_2_ASML free
 o_0_2_4_2_DLTR free
 o_0_2_4_2_MTCH free
 o_0_2_4_2_NFLX free
 o_0_2_4_2_QCOM free
 o_0_2_4_2_SBUX free
 o_0_2_4_2_TSLA free
 o_0_2_4_2_VRTX free
 o_0_2_4_3_AMD free
 o_0_2_4_3_AMGN free
 o_0_2_4_3_ASML free
 o_0_2_4_3_DLTR free
 o_0_2_4_3_MTCH free
 o_0_2_4_3_NFLX free
 o_0_2_4_3_QCOM free
 o_0_2_4_3_SBUX free
 o_0_2_4_3_TSLA free
 o_0_2_4_3_VRTX free
 o_0_2_4_4_AMD free
 o_0_2_4_4_AMGN free
 o_0_2_4_4_ASML free
 o_0_2_4_4_DLTR free
 o_0_2_4_4_MTCH free
 o_0_2_4_4_NFLX free
 o_0_2_4_4_QCOM free
 o_0_2_4_4_SBUX free
 o_0_2_4_4_TSLA free
 o_0_2_4_4_VRTX free
 o_0_2_4_5_AMD free
 o_0_2_4_5_AMGN free
 o_0_2_4_5_ASML free
 o_0_2_4_5_DLTR free
 o_0_2_4_5_MTCH free
 o_0_2_4_5_NFLX free
 o_0_2_4_5_QCOM free
 o_0_2_4_5_SBUX free
 o_0_2_4_5_TSLA free
 o_0_2_4_5_VRTX free
 o_0_2_4_AMD free
 o_0_2_4_AMGN free
 o_0_2_4_ASML free
 o_0_2_4_DLTR free
 o_0_2_4_MTCH free
 o_0_2_4_NFLX free
 o_0_2_4_QCOM free
 o_0_2_4_SBUX free
 o_0_2_4_TSLA free
 o_0_2_4_VRTX free
 o_0_2_5_0_AMD free
 o_0_2_5_0_AMGN free
 o_0_2_5_0_ASML free
 o_0_2_5_0_DLTR free
 o_0_2_5_0_MTCH free
 o_0_2_5_0_NFLX free
 o_0_2_5_0_QCOM free
 o_0_2_5_0_SBUX free
 o_0_2_5_0_TSLA free
 o_0_2_5_0_VRTX free
 o_0_2_5_1_AMD free
 o_0_2_5_1_AMGN free
 o_0_2_5_1_ASML free
 o_0_2_5_1_DLTR free
 o_0_2_5_1_MTCH free
 o_0_2_5_1_NFLX free
 o_0_2_5_1_QCOM free
 o_0_2_5_1_SBUX free
 o_0_2_5_1_TSLA free
 o_0_2_5_1_VRTX free
 o_0_2_5_2_AMD free
 o_0_2_5_2_AMGN free
 o_0_2_5_2_ASML free
 o_0_2_5_2_DLTR free
 o_0_2_5_2_MTCH free
 o_0_2_5_2_NFLX free
 o_0_2_5_2_QCOM free
 o_0_2_5_2_SBUX free
 o_0_2_5_2_TSLA free
 o_0_2_5_2_VRTX free
 o_0_2_5_3_AMD free
 o_0_2_5_3_AMGN free
 o_0_2_5_3_ASML free
 o_0_2_5_3_DLTR free
 o_0_2_5_3_MTCH free
 o_0_2_5_3_NFLX free
 o_0_2_5_3_QCOM free
 o_0_2_5_3_SBUX free
 o_0_2_5_3_TSLA free
 o_0_2_5_3_VRTX free
 o_0_2_5_4_AMD free
 o_0_2_5_4_AMGN free
 o_0_2_5_4_ASML free
 o_0_2_5_4_DLTR free
 o_0_2_5_4_MTCH free
 o_0_2_5_4_NFLX free
 o_0_2_5_4_QCOM free
 o_0_2_5_4_SBUX free
 o_0_2_5_4_TSLA free
 o_0_2_5_4_VRTX free
 o_0_2_5_5_AMD free
 o_0_2_5_5_AMGN free
 o_0_2_5_5_ASML free
 o_0_2_5_5_DLTR free
 o_0_2_5_5_MTCH free
 o_0_2_5_5_NFLX free
 o_0_2_5_5_QCOM free
 o_0_2_5_5_SBUX free
 o_0_2_5_5_TSLA free
 o_0_2_5_5_VRTX free
 o_0_2_5_AMD free
 o_0_2_5_AMGN free
 o_0_2_5_ASML free
 o_0_2_5_DLTR free
 o_0_2_5_MTCH free
 o_0_2_5_NFLX free
 o_0_2_5_QCOM free
 o_0_2_5_SBUX free
 o_0_2_5_TSLA free
 o_0_2_5_VRTX free
 o_0_2_6_0_AMD free
 o_0_2_6_0_AMGN free
 o_0_2_6_0_ASML free
 o_0_2_6_0_DLTR free
 o_0_2_6_0_MTCH free
 o_0_2_6_0_NFLX free
 o_0_2_6_0_QCOM free
 o_0_2_6_0_SBUX free
 o_0_2_6_0_TSLA free
 o_0_2_6_0_VRTX free
 o_0_2_6_1_AMD free
 o_0_2_6_1_AMGN free
 o_0_2_6_1_ASML free
 o_0_2_6_1_DLTR free
 o_0_2_6_1_MTCH free
 o_0_2_6_1_NFLX free
 o_0_2_6_1_QCOM free
 o_0_2_6_1_SBUX free
 o_0_2_6_1_TSLA free
 o_0_2_6_1_VRTX free
 o_0_2_6_2_AMD free
 o_0_2_6_2_AMGN free
 o_0_2_6_2_ASML free
 o_0_2_6_2_DLTR free
 o_0_2_6_2_MTCH free
 o_0_2_6_2_NFLX free
 o_0_2_6_2_QCOM free
 o_0_2_6_2_SBUX free
 o_0_2_6_2_TSLA free
 o_0_2_6_2_VRTX free
 o_0_2_6_3_AMD free
 o_0_2_6_3_AMGN free
 o_0_2_6_3_ASML free
 o_0_2_6_3_DLTR free
 o_0_2_6_3_MTCH free
 o_0_2_6_3_NFLX free
 o_0_2_6_3_QCOM free
 o_0_2_6_3_SBUX free
 o_0_2_6_3_TSLA free
 o_0_2_6_3_VRTX free
 o_0_2_6_4_AMD free
 o_0_2_6_4_AMGN free
 o_0_2_6_4_ASML free
 o_0_2_6_4_DLTR free
 o_0_2_6_4_MTCH free
 o_0_2_6_4_NFLX free
 o_0_2_6_4_QCOM free
 o_0_2_6_4_SBUX free
 o_0_2_6_4_TSLA free
 o_0_2_6_4_VRTX free
 o_0_2_6_5_AMD free
 o_0_2_6_5_AMGN free
 o_0_2_6_5_ASML free
 o_0_2_6_5_DLTR free
 o_0_2_6_5_MTCH free
 o_0_2_6_5_NFLX free
 o_0_2_6_5_QCOM free
 o_0_2_6_5_SBUX free
 o_0_2_6_5_TSLA free
 o_0_2_6_5_VRTX free
 o_0_2_6_AMD free
 o_0_2_6_AMGN free
 o_0_2_6_ASML free
 o_0_2_6_DLTR free
 o_0_2_6_MTCH free
 o_0_2_6_NFLX free
 o_0_2_6_QCOM free
 o_0_2_6_SBUX free
 o_0_2_6_TSLA free
 o_0_2_6_VRTX free
 o_0_2_7_0_AMD free
 o_0_2_7_0_AMGN free
 o_0_2_7_0_ASML free
 o_0_2_7_0_DLTR free
 o_0_2_7_0_MTCH free
 o_0_2_7_0_NFLX free
 o_0_2_7_0_QCOM free
 o_0_2_7_0_SBUX free
 o_0_2_7_0_TSLA free
 o_0_2_7_0_VRTX free
 o_0_2_7_1_AMD free
 o_0_2_7_1_AMGN free
 o_0_2_7_1_ASML free
 o_0_2_7_1_DLTR free
 o_0_2_7_1_MTCH free
 o_0_2_7_1_NFLX free
 o_0_2_7_1_QCOM free
 o_0_2_7_1_SBUX free
 o_0_2_7_1_TSLA free
 o_0_2_7_1_VRTX free
 o_0_2_7_2_AMD free
 o_0_2_7_2_AMGN free
 o_0_2_7_2_ASML free
 o_0_2_7_2_DLTR free
 o_0_2_7_2_MTCH free
 o_0_2_7_2_NFLX free
 o_0_2_7_2_QCOM free
 o_0_2_7_2_SBUX free
 o_0_2_7_2_TSLA free
 o_0_2_7_2_VRTX free
 o_0_2_7_3_AMD free
 o_0_2_7_3_AMGN free
 o_0_2_7_3_ASML free
 o_0_2_7_3_DLTR free
 o_0_2_7_3_MTCH free
 o_0_2_7_3_NFLX free
 o_0_2_7_3_QCOM free
 o_0_2_7_3_SBUX free
 o_0_2_7_3_TSLA free
 o_0_2_7_3_VRTX free
 o_0_2_7_4_AMD free
 o_0_2_7_4_AMGN free
 o_0_2_7_4_ASML free
 o_0_2_7_4_DLTR free
 o_0_2_7_4_MTCH free
 o_0_2_7_4_NFLX free
 o_0_2_7_4_QCOM free
 o_0_2_7_4_SBUX free
 o_0_2_7_4_TSLA free
 o_0_2_7_4_VRTX free
 o_0_2_7_5_AMD free
 o_0_2_7_5_AMGN free
 o_0_2_7_5_ASML free
 o_0_2_7_5_DLTR free
 o_0_2_7_5_MTCH free
 o_0_2_7_5_NFLX free
 o_0_2_7_5_QCOM free
 o_0_2_7_5_SBUX free
 o_0_2_7_5_TSLA free
 o_0_2_7_5_VRTX free
 o_0_2_7_AMD free
 o_0_2_7_AMGN free
 o_0_2_7_ASML free
 o_0_2_7_DLTR free
 o_0_2_7_MTCH free
 o_0_2_7_NFLX free
 o_0_2_7_QCOM free
 o_0_2_7_SBUX free
 o_0_2_7_TSLA free
 o_0_2_7_VRTX free
 o_0_2_AMD free
 o_0_2_AMGN free
 o_0_2_ASML free
 o_0_2_DLTR free
 o_0_2_MTCH free
 o_0_2_NFLX free
 o_0_2_QCOM free
 o_0_2_SBUX free
 o_0_2_TSLA free
 o_0_2_VRTX free
 o_0_3_0_0_AMD free
 o_0_3_0_0_AMGN free
 o_0_3_0_0_ASML free
 o_0_3_0_0_DLTR free
 o_0_3_0_0_MTCH free
 o_0_3_0_0_NFLX free
 o_0_3_0_0_QCOM free
 o_0_3_0_0_SBUX free
 o_0_3_0_0_TSLA free
 o_0_3_0_0_VRTX free
 o_0_3_0_1_AMD free
 o_0_3_0_1_AMGN free
 o_0_3_0_1_ASML free
 o_0_3_0_1_DLTR free
 o_0_3_0_1_MTCH free
 o_0_3_0_1_NFLX free
 o_0_3_0_1_QCOM free
 o_0_3_0_1_SBUX free
 o_0_3_0_1_TSLA free
 o_0_3_0_1_VRTX free
 o_0_3_0_2_AMD free
 o_0_3_0_2_AMGN free
 o_0_3_0_2_ASML free
 o_0_3_0_2_DLTR free
 o_0_3_0_2_MTCH free
 o_0_3_0_2_NFLX free
 o_0_3_0_2_QCOM free
 o_0_3_0_2_SBUX free
 o_0_3_0_2_TSLA free
 o_0_3_0_2_VRTX free
 o_0_3_0_3_AMD free
 o_0_3_0_3_AMGN free
 o_0_3_0_3_ASML free
 o_0_3_0_3_DLTR free
 o_0_3_0_3_MTCH free
 o_0_3_0_3_NFLX free
 o_0_3_0_3_QCOM free
 o_0_3_0_3_SBUX free
 o_0_3_0_3_TSLA free
 o_0_3_0_3_VRTX free
 o_0_3_0_4_AMD free
 o_0_3_0_4_AMGN free
 o_0_3_0_4_ASML free
 o_0_3_0_4_DLTR free
 o_0_3_0_4_MTCH free
 o_0_3_0_4_NFLX free
 o_0_3_0_4_QCOM free
 o_0_3_0_4_SBUX free
 o_0_3_0_4_TSLA free
 o_0_3_0_4_VRTX free
 o_0_3_0_5_AMD free
 o_0_3_0_5_AMGN free
 o_0_3_0_5_ASML free
 o_0_3_0_5_DLTR free
 o_0_3_0_5_MTCH free
 o_0_3_0_5_NFLX free
 o_0_3_0_5_QCOM free
 o_0_3_0_5_SBUX free
 o_0_3_0_5_TSLA free
 o_0_3_0_5_VRTX free
 o_0_3_0_AMD free
 o_0_3_0_AMGN free
 o_0_3_0_ASML free
 o_0_3_0_DLTR free
 o_0_3_0_MTCH free
 o_0_3_0_NFLX free
 o_0_3_0_QCOM free
 o_0_3_0_SBUX free
 o_0_3_0_TSLA free
 o_0_3_0_VRTX free
 o_0_3_1_0_AMD free
 o_0_3_1_0_AMGN free
 o_0_3_1_0_ASML free
 o_0_3_1_0_DLTR free
 o_0_3_1_0_MTCH free
 o_0_3_1_0_NFLX free
 o_0_3_1_0_QCOM free
 o_0_3_1_0_SBUX free
 o_0_3_1_0_TSLA free
 o_0_3_1_0_VRTX free
 o_0_3_1_1_AMD free
 o_0_3_1_1_AMGN free
 o_0_3_1_1_ASML free
 o_0_3_1_1_DLTR free
 o_0_3_1_1_MTCH free
 o_0_3_1_1_NFLX free
 o_0_3_1_1_QCOM free
 o_0_3_1_1_SBUX free
 o_0_3_1_1_TSLA free
 o_0_3_1_1_VRTX free
 o_0_3_1_2_AMD free
 o_0_3_1_2_AMGN free
 o_0_3_1_2_ASML free
 o_0_3_1_2_DLTR free
 o_0_3_1_2_MTCH free
 o_0_3_1_2_NFLX free
 o_0_3_1_2_QCOM free
 o_0_3_1_2_SBUX free
 o_0_3_1_2_TSLA free
 o_0_3_1_2_VRTX free
 o_0_3_1_3_AMD free
 o_0_3_1_3_AMGN free
 o_0_3_1_3_ASML free
 o_0_3_1_3_DLTR free
 o_0_3_1_3_MTCH free
 o_0_3_1_3_NFLX free
 o_0_3_1_3_QCOM free
 o_0_3_1_3_SBUX free
 o_0_3_1_3_TSLA free
 o_0_3_1_3_VRTX free
 o_0_3_1_4_AMD free
 o_0_3_1_4_AMGN free
 o_0_3_1_4_ASML free
 o_0_3_1_4_DLTR free
 o_0_3_1_4_MTCH free
 o_0_3_1_4_NFLX free
 o_0_3_1_4_QCOM free
 o_0_3_1_4_SBUX free
 o_0_3_1_4_TSLA free
 o_0_3_1_4_VRTX free
 o_0_3_1_5_AMD free
 o_0_3_1_5_AMGN free
 o_0_3_1_5_ASML free
 o_0_3_1_5_DLTR free
 o_0_3_1_5_MTCH free
 o_0_3_1_5_NFLX free
 o_0_3_1_5_QCOM free
 o_0_3_1_5_SBUX free
 o_0_3_1_5_TSLA free
 o_0_3_1_5_VRTX free
 o_0_3_1_AMD free
 o_0_3_1_AMGN free
 o_0_3_1_ASML free
 o_0_3_1_DLTR free
 o_0_3_1_MTCH free
 o_0_3_1_NFLX free
 o_0_3_1_QCOM free
 o_0_3_1_SBUX free
 o_0_3_1_TSLA free
 o_0_3_1_VRTX free
 o_0_3_2_0_AMD free
 o_0_3_2_0_AMGN free
 o_0_3_2_0_ASML free
 o_0_3_2_0_DLTR free
 o_0_3_2_0_MTCH free
 o_0_3_2_0_NFLX free
 o_0_3_2_0_QCOM free
 o_0_3_2_0_SBUX free
 o_0_3_2_0_TSLA free
 o_0_3_2_0_VRTX free
 o_0_3_2_1_AMD free
 o_0_3_2_1_AMGN free
 o_0_3_2_1_ASML free
 o_0_3_2_1_DLTR free
 o_0_3_2_1_MTCH free
 o_0_3_2_1_NFLX free
 o_0_3_2_1_QCOM free
 o_0_3_2_1_SBUX free
 o_0_3_2_1_TSLA free
 o_0_3_2_1_VRTX free
 o_0_3_2_2_AMD free
 o_0_3_2_2_AMGN free
 o_0_3_2_2_ASML free
 o_0_3_2_2_DLTR free
 o_0_3_2_2_MTCH free
 o_0_3_2_2_NFLX free
 o_0_3_2_2_QCOM free
 o_0_3_2_2_SBUX free
 o_0_3_2_2_TSLA free
 o_0_3_2_2_VRTX free
 o_0_3_2_3_AMD free
 o_0_3_2_3_AMGN free
 o_0_3_2_3_ASML free
 o_0_3_2_3_DLTR free
 o_0_3_2_3_MTCH free
 o_0_3_2_3_NFLX free
 o_0_3_2_3_QCOM free
 o_0_3_2_3_SBUX free
 o_0_3_2_3_TSLA free
 o_0_3_2_3_VRTX free
 o_0_3_2_4_AMD free
 o_0_3_2_4_AMGN free
 o_0_3_2_4_ASML free
 o_0_3_2_4_DLTR free
 o_0_3_2_4_MTCH free
 o_0_3_2_4_NFLX free
 o_0_3_2_4_QCOM free
 o_0_3_2_4_SBUX free
 o_0_3_2_4_TSLA free
 o_0_3_2_4_VRTX free
 o_0_3_2_5_AMD free
 o_0_3_2_5_AMGN free
 o_0_3_2_5_ASML free
 o_0_3_2_5_DLTR free
 o_0_3_2_5_MTCH free
 o_0_3_2_5_NFLX free
 o_0_3_2_5_QCOM free
 o_0_3_2_5_SBUX free
 o_0_3_2_5_TSLA free
 o_0_3_2_5_VRTX free
 o_0_3_2_AMD free
 o_0_3_2_AMGN free
 o_0_3_2_ASML free
 o_0_3_2_DLTR free
 o_0_3_2_MTCH free
 o_0_3_2_NFLX free
 o_0_3_2_QCOM free
 o_0_3_2_SBUX free
 o_0_3_2_TSLA free
 o_0_3_2_VRTX free
 o_0_3_3_0_AMD free
 o_0_3_3_0_AMGN free
 o_0_3_3_0_ASML free
 o_0_3_3_0_DLTR free
 o_0_3_3_0_MTCH free
 o_0_3_3_0_NFLX free
 o_0_3_3_0_QCOM free
 o_0_3_3_0_SBUX free
 o_0_3_3_0_TSLA free
 o_0_3_3_0_VRTX free
 o_0_3_3_1_AMD free
 o_0_3_3_1_AMGN free
 o_0_3_3_1_ASML free
 o_0_3_3_1_DLTR free
 o_0_3_3_1_MTCH free
 o_0_3_3_1_NFLX free
 o_0_3_3_1_QCOM free
 o_0_3_3_1_SBUX free
 o_0_3_3_1_TSLA free
 o_0_3_3_1_VRTX free
 o_0_3_3_2_AMD free
 o_0_3_3_2_AMGN free
 o_0_3_3_2_ASML free
 o_0_3_3_2_DLTR free
 o_0_3_3_2_MTCH free
 o_0_3_3_2_NFLX free
 o_0_3_3_2_QCOM free
 o_0_3_3_2_SBUX free
 o_0_3_3_2_TSLA free
 o_0_3_3_2_VRTX free
 o_0_3_3_3_AMD free
 o_0_3_3_3_AMGN free
 o_0_3_3_3_ASML free
 o_0_3_3_3_DLTR free
 o_0_3_3_3_MTCH free
 o_0_3_3_3_NFLX free
 o_0_3_3_3_QCOM free
 o_0_3_3_3_SBUX free
 o_0_3_3_3_TSLA free
 o_0_3_3_3_VRTX free
 o_0_3_3_4_AMD free
 o_0_3_3_4_AMGN free
 o_0_3_3_4_ASML free
 o_0_3_3_4_DLTR free
 o_0_3_3_4_MTCH free
 o_0_3_3_4_NFLX free
 o_0_3_3_4_QCOM free
 o_0_3_3_4_SBUX free
 o_0_3_3_4_TSLA free
 o_0_3_3_4_VRTX free
 o_0_3_3_5_AMD free
 o_0_3_3_5_AMGN free
 o_0_3_3_5_ASML free
 o_0_3_3_5_DLTR free
 o_0_3_3_5_MTCH free
 o_0_3_3_5_NFLX free
 o_0_3_3_5_QCOM free
 o_0_3_3_5_SBUX free
 o_0_3_3_5_TSLA free
 o_0_3_3_5_VRTX free
 o_0_3_3_AMD free
 o_0_3_3_AMGN free
 o_0_3_3_ASML free
 o_0_3_3_DLTR free
 o_0_3_3_MTCH free
 o_0_3_3_NFLX free
 o_0_3_3_QCOM free
 o_0_3_3_SBUX free
 o_0_3_3_TSLA free
 o_0_3_3_VRTX free
 o_0_3_4_0_AMD free
 o_0_3_4_0_AMGN free
 o_0_3_4_0_ASML free
 o_0_3_4_0_DLTR free
 o_0_3_4_0_MTCH free
 o_0_3_4_0_NFLX free
 o_0_3_4_0_QCOM free
 o_0_3_4_0_SBUX free
 o_0_3_4_0_TSLA free
 o_0_3_4_0_VRTX free
 o_0_3_4_1_AMD free
 o_0_3_4_1_AMGN free
 o_0_3_4_1_ASML free
 o_0_3_4_1_DLTR free
 o_0_3_4_1_MTCH free
 o_0_3_4_1_NFLX free
 o_0_3_4_1_QCOM free
 o_0_3_4_1_SBUX free
 o_0_3_4_1_TSLA free
 o_0_3_4_1_VRTX free
 o_0_3_4_2_AMD free
 o_0_3_4_2_AMGN free
 o_0_3_4_2_ASML free
 o_0_3_4_2_DLTR free
 o_0_3_4_2_MTCH free
 o_0_3_4_2_NFLX free
 o_0_3_4_2_QCOM free
 o_0_3_4_2_SBUX free
 o_0_3_4_2_TSLA free
 o_0_3_4_2_VRTX free
 o_0_3_4_3_AMD free
 o_0_3_4_3_AMGN free
 o_0_3_4_3_ASML free
 o_0_3_4_3_DLTR free
 o_0_3_4_3_MTCH free
 o_0_3_4_3_NFLX free
 o_0_3_4_3_QCOM free
 o_0_3_4_3_SBUX free
 o_0_3_4_3_TSLA free
 o_0_3_4_3_VRTX free
 o_0_3_4_4_AMD free
 o_0_3_4_4_AMGN free
 o_0_3_4_4_ASML free
 o_0_3_4_4_DLTR free
 o_0_3_4_4_MTCH free
 o_0_3_4_4_NFLX free
 o_0_3_4_4_QCOM free
 o_0_3_4_4_SBUX free
 o_0_3_4_4_TSLA free
 o_0_3_4_4_VRTX free
 o_0_3_4_5_AMD free
 o_0_3_4_5_AMGN free
 o_0_3_4_5_ASML free
 o_0_3_4_5_DLTR free
 o_0_3_4_5_MTCH free
 o_0_3_4_5_NFLX free
 o_0_3_4_5_QCOM free
 o_0_3_4_5_SBUX free
 o_0_3_4_5_TSLA free
 o_0_3_4_5_VRTX free
 o_0_3_4_AMD free
 o_0_3_4_AMGN free
 o_0_3_4_ASML free
 o_0_3_4_DLTR free
 o_0_3_4_MTCH free
 o_0_3_4_NFLX free
 o_0_3_4_QCOM free
 o_0_3_4_SBUX free
 o_0_3_4_TSLA free
 o_0_3_4_VRTX free
 o_0_3_5_0_AMD free
 o_0_3_5_0_AMGN free
 o_0_3_5_0_ASML free
 o_0_3_5_0_DLTR free
 o_0_3_5_0_MTCH free
 o_0_3_5_0_NFLX free
 o_0_3_5_0_QCOM free
 o_0_3_5_0_SBUX free
 o_0_3_5_0_TSLA free
 o_0_3_5_0_VRTX free
 o_0_3_5_1_AMD free
 o_0_3_5_1_AMGN free
 o_0_3_5_1_ASML free
 o_0_3_5_1_DLTR free
 o_0_3_5_1_MTCH free
 o_0_3_5_1_NFLX free
 o_0_3_5_1_QCOM free
 o_0_3_5_1_SBUX free
 o_0_3_5_1_TSLA free
 o_0_3_5_1_VRTX free
 o_0_3_5_2_AMD free
 o_0_3_5_2_AMGN free
 o_0_3_5_2_ASML free
 o_0_3_5_2_DLTR free
 o_0_3_5_2_MTCH free
 o_0_3_5_2_NFLX free
 o_0_3_5_2_QCOM free
 o_0_3_5_2_SBUX free
 o_0_3_5_2_TSLA free
 o_0_3_5_2_VRTX free
 o_0_3_5_3_AMD free
 o_0_3_5_3_AMGN free
 o_0_3_5_3_ASML free
 o_0_3_5_3_DLTR free
 o_0_3_5_3_MTCH free
 o_0_3_5_3_NFLX free
 o_0_3_5_3_QCOM free
 o_0_3_5_3_SBUX free
 o_0_3_5_3_TSLA free
 o_0_3_5_3_VRTX free
 o_0_3_5_4_AMD free
 o_0_3_5_4_AMGN free
 o_0_3_5_4_ASML free
 o_0_3_5_4_DLTR free
 o_0_3_5_4_MTCH free
 o_0_3_5_4_NFLX free
 o_0_3_5_4_QCOM free
 o_0_3_5_4_SBUX free
 o_0_3_5_4_TSLA free
 o_0_3_5_4_VRTX free
 o_0_3_5_5_AMD free
 o_0_3_5_5_AMGN free
 o_0_3_5_5_ASML free
 o_0_3_5_5_DLTR free
 o_0_3_5_5_MTCH free
 o_0_3_5_5_NFLX free
 o_0_3_5_5_QCOM free
 o_0_3_5_5_SBUX free
 o_0_3_5_5_TSLA free
 o_0_3_5_5_VRTX free
 o_0_3_5_AMD free
 o_0_3_5_AMGN free
 o_0_3_5_ASML free
 o_0_3_5_DLTR free
 o_0_3_5_MTCH free
 o_0_3_5_NFLX free
 o_0_3_5_QCOM free
 o_0_3_5_SBUX free
 o_0_3_5_TSLA free
 o_0_3_5_VRTX free
 o_0_3_6_0_AMD free
 o_0_3_6_0_AMGN free
 o_0_3_6_0_ASML free
 o_0_3_6_0_DLTR free
 o_0_3_6_0_MTCH free
 o_0_3_6_0_NFLX free
 o_0_3_6_0_QCOM free
 o_0_3_6_0_SBUX free
 o_0_3_6_0_TSLA free
 o_0_3_6_0_VRTX free
 o_0_3_6_1_AMD free
 o_0_3_6_1_AMGN free
 o_0_3_6_1_ASML free
 o_0_3_6_1_DLTR free
 o_0_3_6_1_MTCH free
 o_0_3_6_1_NFLX free
 o_0_3_6_1_QCOM free
 o_0_3_6_1_SBUX free
 o_0_3_6_1_TSLA free
 o_0_3_6_1_VRTX free
 o_0_3_6_2_AMD free
 o_0_3_6_2_AMGN free
 o_0_3_6_2_ASML free
 o_0_3_6_2_DLTR free
 o_0_3_6_2_MTCH free
 o_0_3_6_2_NFLX free
 o_0_3_6_2_QCOM free
 o_0_3_6_2_SBUX free
 o_0_3_6_2_TSLA free
 o_0_3_6_2_VRTX free
 o_0_3_6_3_AMD free
 o_0_3_6_3_AMGN free
 o_0_3_6_3_ASML free
 o_0_3_6_3_DLTR free
 o_0_3_6_3_MTCH free
 o_0_3_6_3_NFLX free
 o_0_3_6_3_QCOM free
 o_0_3_6_3_SBUX free
 o_0_3_6_3_TSLA free
 o_0_3_6_3_VRTX free
 o_0_3_6_4_AMD free
 o_0_3_6_4_AMGN free
 o_0_3_6_4_ASML free
 o_0_3_6_4_DLTR free
 o_0_3_6_4_MTCH free
 o_0_3_6_4_NFLX free
 o_0_3_6_4_QCOM free
 o_0_3_6_4_SBUX free
 o_0_3_6_4_TSLA free
 o_0_3_6_4_VRTX free
 o_0_3_6_5_AMD free
 o_0_3_6_5_AMGN free
 o_0_3_6_5_ASML free
 o_0_3_6_5_DLTR free
 o_0_3_6_5_MTCH free
 o_0_3_6_5_NFLX free
 o_0_3_6_5_QCOM free
 o_0_3_6_5_SBUX free
 o_0_3_6_5_TSLA free
 o_0_3_6_5_VRTX free
 o_0_3_6_AMD free
 o_0_3_6_AMGN free
 o_0_3_6_ASML free
 o_0_3_6_DLTR free
 o_0_3_6_MTCH free
 o_0_3_6_NFLX free
 o_0_3_6_QCOM free
 o_0_3_6_SBUX free
 o_0_3_6_TSLA free
 o_0_3_6_VRTX free
 o_0_3_7_0_AMD free
 o_0_3_7_0_AMGN free
 o_0_3_7_0_ASML free
 o_0_3_7_0_DLTR free
 o_0_3_7_0_MTCH free
 o_0_3_7_0_NFLX free
 o_0_3_7_0_QCOM free
 o_0_3_7_0_SBUX free
 o_0_3_7_0_TSLA free
 o_0_3_7_0_VRTX free
 o_0_3_7_1_AMD free
 o_0_3_7_1_AMGN free
 o_0_3_7_1_ASML free
 o_0_3_7_1_DLTR free
 o_0_3_7_1_MTCH free
 o_0_3_7_1_NFLX free
 o_0_3_7_1_QCOM free
 o_0_3_7_1_SBUX free
 o_0_3_7_1_TSLA free
 o_0_3_7_1_VRTX free
 o_0_3_7_2_AMD free
 o_0_3_7_2_AMGN free
 o_0_3_7_2_ASML free
 o_0_3_7_2_DLTR free
 o_0_3_7_2_MTCH free
 o_0_3_7_2_NFLX free
 o_0_3_7_2_QCOM free
 o_0_3_7_2_SBUX free
 o_0_3_7_2_TSLA free
 o_0_3_7_2_VRTX free
 o_0_3_7_3_AMD free
 o_0_3_7_3_AMGN free
 o_0_3_7_3_ASML free
 o_0_3_7_3_DLTR free
 o_0_3_7_3_MTCH free
 o_0_3_7_3_NFLX free
 o_0_3_7_3_QCOM free
 o_0_3_7_3_SBUX free
 o_0_3_7_3_TSLA free
 o_0_3_7_3_VRTX free
 o_0_3_7_4_AMD free
 o_0_3_7_4_AMGN free
 o_0_3_7_4_ASML free
 o_0_3_7_4_DLTR free
 o_0_3_7_4_MTCH free
 o_0_3_7_4_NFLX free
 o_0_3_7_4_QCOM free
 o_0_3_7_4_SBUX free
 o_0_3_7_4_TSLA free
 o_0_3_7_4_VRTX free
 o_0_3_7_5_AMD free
 o_0_3_7_5_AMGN free
 o_0_3_7_5_ASML free
 o_0_3_7_5_DLTR free
 o_0_3_7_5_MTCH free
 o_0_3_7_5_NFLX free
 o_0_3_7_5_QCOM free
 o_0_3_7_5_SBUX free
 o_0_3_7_5_TSLA free
 o_0_3_7_5_VRTX free
 o_0_3_7_AMD free
 o_0_3_7_AMGN free
 o_0_3_7_ASML free
 o_0_3_7_DLTR free
 o_0_3_7_MTCH free
 o_0_3_7_NFLX free
 o_0_3_7_QCOM free
 o_0_3_7_SBUX free
 o_0_3_7_TSLA free
 o_0_3_7_VRTX free
 o_0_3_AMD free
 o_0_3_AMGN free
 o_0_3_ASML free
 o_0_3_DLTR free
 o_0_3_MTCH free
 o_0_3_NFLX free
 o_0_3_QCOM free
 o_0_3_SBUX free
 o_0_3_TSLA free
 o_0_3_VRTX free
 o_0_4_0_0_AMD free
 o_0_4_0_0_AMGN free
 o_0_4_0_0_ASML free
 o_0_4_0_0_DLTR free
 o_0_4_0_0_MTCH free
 o_0_4_0_0_NFLX free
 o_0_4_0_0_QCOM free
 o_0_4_0_0_SBUX free
 o_0_4_0_0_TSLA free
 o_0_4_0_0_VRTX free
 o_0_4_0_1_AMD free
 o_0_4_0_1_AMGN free
 o_0_4_0_1_ASML free
 o_0_4_0_1_DLTR free
 o_0_4_0_1_MTCH free
 o_0_4_0_1_NFLX free
 o_0_4_0_1_QCOM free
 o_0_4_0_1_SBUX free
 o_0_4_0_1_TSLA free
 o_0_4_0_1_VRTX free
 o_0_4_0_2_AMD free
 o_0_4_0_2_AMGN free
 o_0_4_0_2_ASML free
 o_0_4_0_2_DLTR free
 o_0_4_0_2_MTCH free
 o_0_4_0_2_NFLX free
 o_0_4_0_2_QCOM free
 o_0_4_0_2_SBUX free
 o_0_4_0_2_TSLA free
 o_0_4_0_2_VRTX free
 o_0_4_0_3_AMD free
 o_0_4_0_3_AMGN free
 o_0_4_0_3_ASML free
 o_0_4_0_3_DLTR free
 o_0_4_0_3_MTCH free
 o_0_4_0_3_NFLX free
 o_0_4_0_3_QCOM free
 o_0_4_0_3_SBUX free
 o_0_4_0_3_TSLA free
 o_0_4_0_3_VRTX free
 o_0_4_0_4_AMD free
 o_0_4_0_4_AMGN free
 o_0_4_0_4_ASML free
 o_0_4_0_4_DLTR free
 o_0_4_0_4_MTCH free
 o_0_4_0_4_NFLX free
 o_0_4_0_4_QCOM free
 o_0_4_0_4_SBUX free
 o_0_4_0_4_TSLA free
 o_0_4_0_4_VRTX free
 o_0_4_0_5_AMD free
 o_0_4_0_5_AMGN free
 o_0_4_0_5_ASML free
 o_0_4_0_5_DLTR free
 o_0_4_0_5_MTCH free
 o_0_4_0_5_NFLX free
 o_0_4_0_5_QCOM free
 o_0_4_0_5_SBUX free
 o_0_4_0_5_TSLA free
 o_0_4_0_5_VRTX free
 o_0_4_0_AMD free
 o_0_4_0_AMGN free
 o_0_4_0_ASML free
 o_0_4_0_DLTR free
 o_0_4_0_MTCH free
 o_0_4_0_NFLX free
 o_0_4_0_QCOM free
 o_0_4_0_SBUX free
 o_0_4_0_TSLA free
 o_0_4_0_VRTX free
 o_0_4_1_0_AMD free
 o_0_4_1_0_AMGN free
 o_0_4_1_0_ASML free
 o_0_4_1_0_DLTR free
 o_0_4_1_0_MTCH free
 o_0_4_1_0_NFLX free
 o_0_4_1_0_QCOM free
 o_0_4_1_0_SBUX free
 o_0_4_1_0_TSLA free
 o_0_4_1_0_VRTX free
 o_0_4_1_1_AMD free
 o_0_4_1_1_AMGN free
 o_0_4_1_1_ASML free
 o_0_4_1_1_DLTR free
 o_0_4_1_1_MTCH free
 o_0_4_1_1_NFLX free
 o_0_4_1_1_QCOM free
 o_0_4_1_1_SBUX free
 o_0_4_1_1_TSLA free
 o_0_4_1_1_VRTX free
 o_0_4_1_2_AMD free
 o_0_4_1_2_AMGN free
 o_0_4_1_2_ASML free
 o_0_4_1_2_DLTR free
 o_0_4_1_2_MTCH free
 o_0_4_1_2_NFLX free
 o_0_4_1_2_QCOM free
 o_0_4_1_2_SBUX free
 o_0_4_1_2_TSLA free
 o_0_4_1_2_VRTX free
 o_0_4_1_3_AMD free
 o_0_4_1_3_AMGN free
 o_0_4_1_3_ASML free
 o_0_4_1_3_DLTR free
 o_0_4_1_3_MTCH free
 o_0_4_1_3_NFLX free
 o_0_4_1_3_QCOM free
 o_0_4_1_3_SBUX free
 o_0_4_1_3_TSLA free
 o_0_4_1_3_VRTX free
 o_0_4_1_4_AMD free
 o_0_4_1_4_AMGN free
 o_0_4_1_4_ASML free
 o_0_4_1_4_DLTR free
 o_0_4_1_4_MTCH free
 o_0_4_1_4_NFLX free
 o_0_4_1_4_QCOM free
 o_0_4_1_4_SBUX free
 o_0_4_1_4_TSLA free
 o_0_4_1_4_VRTX free
 o_0_4_1_5_AMD free
 o_0_4_1_5_AMGN free
 o_0_4_1_5_ASML free
 o_0_4_1_5_DLTR free
 o_0_4_1_5_MTCH free
 o_0_4_1_5_NFLX free
 o_0_4_1_5_QCOM free
 o_0_4_1_5_SBUX free
 o_0_4_1_5_TSLA free
 o_0_4_1_5_VRTX free
 o_0_4_1_AMD free
 o_0_4_1_AMGN free
 o_0_4_1_ASML free
 o_0_4_1_DLTR free
 o_0_4_1_MTCH free
 o_0_4_1_NFLX free
 o_0_4_1_QCOM free
 o_0_4_1_SBUX free
 o_0_4_1_TSLA free
 o_0_4_1_VRTX free
 o_0_4_2_0_AMD free
 o_0_4_2_0_AMGN free
 o_0_4_2_0_ASML free
 o_0_4_2_0_DLTR free
 o_0_4_2_0_MTCH free
 o_0_4_2_0_NFLX free
 o_0_4_2_0_QCOM free
 o_0_4_2_0_SBUX free
 o_0_4_2_0_TSLA free
 o_0_4_2_0_VRTX free
 o_0_4_2_1_AMD free
 o_0_4_2_1_AMGN free
 o_0_4_2_1_ASML free
 o_0_4_2_1_DLTR free
 o_0_4_2_1_MTCH free
 o_0_4_2_1_NFLX free
 o_0_4_2_1_QCOM free
 o_0_4_2_1_SBUX free
 o_0_4_2_1_TSLA free
 o_0_4_2_1_VRTX free
 o_0_4_2_2_AMD free
 o_0_4_2_2_AMGN free
 o_0_4_2_2_ASML free
 o_0_4_2_2_DLTR free
 o_0_4_2_2_MTCH free
 o_0_4_2_2_NFLX free
 o_0_4_2_2_QCOM free
 o_0_4_2_2_SBUX free
 o_0_4_2_2_TSLA free
 o_0_4_2_2_VRTX free
 o_0_4_2_3_AMD free
 o_0_4_2_3_AMGN free
 o_0_4_2_3_ASML free
 o_0_4_2_3_DLTR free
 o_0_4_2_3_MTCH free
 o_0_4_2_3_NFLX free
 o_0_4_2_3_QCOM free
 o_0_4_2_3_SBUX free
 o_0_4_2_3_TSLA free
 o_0_4_2_3_VRTX free
 o_0_4_2_4_AMD free
 o_0_4_2_4_AMGN free
 o_0_4_2_4_ASML free
 o_0_4_2_4_DLTR free
 o_0_4_2_4_MTCH free
 o_0_4_2_4_NFLX free
 o_0_4_2_4_QCOM free
 o_0_4_2_4_SBUX free
 o_0_4_2_4_TSLA free
 o_0_4_2_4_VRTX free
 o_0_4_2_5_AMD free
 o_0_4_2_5_AMGN free
 o_0_4_2_5_ASML free
 o_0_4_2_5_DLTR free
 o_0_4_2_5_MTCH free
 o_0_4_2_5_NFLX free
 o_0_4_2_5_QCOM free
 o_0_4_2_5_SBUX free
 o_0_4_2_5_TSLA free
 o_0_4_2_5_VRTX free
 o_0_4_2_AMD free
 o_0_4_2_AMGN free
 o_0_4_2_ASML free
 o_0_4_2_DLTR free
 o_0_4_2_MTCH free
 o_0_4_2_NFLX free
 o_0_4_2_QCOM free
 o_0_4_2_SBUX free
 o_0_4_2_TSLA free
 o_0_4_2_VRTX free
 o_0_4_3_0_AMD free
 o_0_4_3_0_AMGN free
 o_0_4_3_0_ASML free
 o_0_4_3_0_DLTR free
 o_0_4_3_0_MTCH free
 o_0_4_3_0_NFLX free
 o_0_4_3_0_QCOM free
 o_0_4_3_0_SBUX free
 o_0_4_3_0_TSLA free
 o_0_4_3_0_VRTX free
 o_0_4_3_1_AMD free
 o_0_4_3_1_AMGN free
 o_0_4_3_1_ASML free
 o_0_4_3_1_DLTR free
 o_0_4_3_1_MTCH free
 o_0_4_3_1_NFLX free
 o_0_4_3_1_QCOM free
 o_0_4_3_1_SBUX free
 o_0_4_3_1_TSLA free
 o_0_4_3_1_VRTX free
 o_0_4_3_2_AMD free
 o_0_4_3_2_AMGN free
 o_0_4_3_2_ASML free
 o_0_4_3_2_DLTR free
 o_0_4_3_2_MTCH free
 o_0_4_3_2_NFLX free
 o_0_4_3_2_QCOM free
 o_0_4_3_2_SBUX free
 o_0_4_3_2_TSLA free
 o_0_4_3_2_VRTX free
 o_0_4_3_3_AMD free
 o_0_4_3_3_AMGN free
 o_0_4_3_3_ASML free
 o_0_4_3_3_DLTR free
 o_0_4_3_3_MTCH free
 o_0_4_3_3_NFLX free
 o_0_4_3_3_QCOM free
 o_0_4_3_3_SBUX free
 o_0_4_3_3_TSLA free
 o_0_4_3_3_VRTX free
 o_0_4_3_4_AMD free
 o_0_4_3_4_AMGN free
 o_0_4_3_4_ASML free
 o_0_4_3_4_DLTR free
 o_0_4_3_4_MTCH free
 o_0_4_3_4_NFLX free
 o_0_4_3_4_QCOM free
 o_0_4_3_4_SBUX free
 o_0_4_3_4_TSLA free
 o_0_4_3_4_VRTX free
 o_0_4_3_5_AMD free
 o_0_4_3_5_AMGN free
 o_0_4_3_5_ASML free
 o_0_4_3_5_DLTR free
 o_0_4_3_5_MTCH free
 o_0_4_3_5_NFLX free
 o_0_4_3_5_QCOM free
 o_0_4_3_5_SBUX free
 o_0_4_3_5_TSLA free
 o_0_4_3_5_VRTX free
 o_0_4_3_AMD free
 o_0_4_3_AMGN free
 o_0_4_3_ASML free
 o_0_4_3_DLTR free
 o_0_4_3_MTCH free
 o_0_4_3_NFLX free
 o_0_4_3_QCOM free
 o_0_4_3_SBUX free
 o_0_4_3_TSLA free
 o_0_4_3_VRTX free
 o_0_4_4_0_AMD free
 o_0_4_4_0_AMGN free
 o_0_4_4_0_ASML free
 o_0_4_4_0_DLTR free
 o_0_4_4_0_MTCH free
 o_0_4_4_0_NFLX free
 o_0_4_4_0_QCOM free
 o_0_4_4_0_SBUX free
 o_0_4_4_0_TSLA free
 o_0_4_4_0_VRTX free
 o_0_4_4_1_AMD free
 o_0_4_4_1_AMGN free
 o_0_4_4_1_ASML free
 o_0_4_4_1_DLTR free
 o_0_4_4_1_MTCH free
 o_0_4_4_1_NFLX free
 o_0_4_4_1_QCOM free
 o_0_4_4_1_SBUX free
 o_0_4_4_1_TSLA free
 o_0_4_4_1_VRTX free
 o_0_4_4_2_AMD free
 o_0_4_4_2_AMGN free
 o_0_4_4_2_ASML free
 o_0_4_4_2_DLTR free
 o_0_4_4_2_MTCH free
 o_0_4_4_2_NFLX free
 o_0_4_4_2_QCOM free
 o_0_4_4_2_SBUX free
 o_0_4_4_2_TSLA free
 o_0_4_4_2_VRTX free
 o_0_4_4_3_AMD free
 o_0_4_4_3_AMGN free
 o_0_4_4_3_ASML free
 o_0_4_4_3_DLTR free
 o_0_4_4_3_MTCH free
 o_0_4_4_3_NFLX free
 o_0_4_4_3_QCOM free
 o_0_4_4_3_SBUX free
 o_0_4_4_3_TSLA free
 o_0_4_4_3_VRTX free
 o_0_4_4_4_AMD free
 o_0_4_4_4_AMGN free
 o_0_4_4_4_ASML free
 o_0_4_4_4_DLTR free
 o_0_4_4_4_MTCH free
 o_0_4_4_4_NFLX free
 o_0_4_4_4_QCOM free
 o_0_4_4_4_SBUX free
 o_0_4_4_4_TSLA free
 o_0_4_4_4_VRTX free
 o_0_4_4_5_AMD free
 o_0_4_4_5_AMGN free
 o_0_4_4_5_ASML free
 o_0_4_4_5_DLTR free
 o_0_4_4_5_MTCH free
 o_0_4_4_5_NFLX free
 o_0_4_4_5_QCOM free
 o_0_4_4_5_SBUX free
 o_0_4_4_5_TSLA free
 o_0_4_4_5_VRTX free
 o_0_4_4_AMD free
 o_0_4_4_AMGN free
 o_0_4_4_ASML free
 o_0_4_4_DLTR free
 o_0_4_4_MTCH free
 o_0_4_4_NFLX free
 o_0_4_4_QCOM free
 o_0_4_4_SBUX free
 o_0_4_4_TSLA free
 o_0_4_4_VRTX free
 o_0_4_5_0_AMD free
 o_0_4_5_0_AMGN free
 o_0_4_5_0_ASML free
 o_0_4_5_0_DLTR free
 o_0_4_5_0_MTCH free
 o_0_4_5_0_NFLX free
 o_0_4_5_0_QCOM free
 o_0_4_5_0_SBUX free
 o_0_4_5_0_TSLA free
 o_0_4_5_0_VRTX free
 o_0_4_5_1_AMD free
 o_0_4_5_1_AMGN free
 o_0_4_5_1_ASML free
 o_0_4_5_1_DLTR free
 o_0_4_5_1_MTCH free
 o_0_4_5_1_NFLX free
 o_0_4_5_1_QCOM free
 o_0_4_5_1_SBUX free
 o_0_4_5_1_TSLA free
 o_0_4_5_1_VRTX free
 o_0_4_5_2_AMD free
 o_0_4_5_2_AMGN free
 o_0_4_5_2_ASML free
 o_0_4_5_2_DLTR free
 o_0_4_5_2_MTCH free
 o_0_4_5_2_NFLX free
 o_0_4_5_2_QCOM free
 o_0_4_5_2_SBUX free
 o_0_4_5_2_TSLA free
 o_0_4_5_2_VRTX free
 o_0_4_5_3_AMD free
 o_0_4_5_3_AMGN free
 o_0_4_5_3_ASML free
 o_0_4_5_3_DLTR free
 o_0_4_5_3_MTCH free
 o_0_4_5_3_NFLX free
 o_0_4_5_3_QCOM free
 o_0_4_5_3_SBUX free
 o_0_4_5_3_TSLA free
 o_0_4_5_3_VRTX free
 o_0_4_5_4_AMD free
 o_0_4_5_4_AMGN free
 o_0_4_5_4_ASML free
 o_0_4_5_4_DLTR free
 o_0_4_5_4_MTCH free
 o_0_4_5_4_NFLX free
 o_0_4_5_4_QCOM free
 o_0_4_5_4_SBUX free
 o_0_4_5_4_TSLA free
 o_0_4_5_4_VRTX free
 o_0_4_5_5_AMD free
 o_0_4_5_5_AMGN free
 o_0_4_5_5_ASML free
 o_0_4_5_5_DLTR free
 o_0_4_5_5_MTCH free
 o_0_4_5_5_NFLX free
 o_0_4_5_5_QCOM free
 o_0_4_5_5_SBUX free
 o_0_4_5_5_TSLA free
 o_0_4_5_5_VRTX free
 o_0_4_5_AMD free
 o_0_4_5_AMGN free
 o_0_4_5_ASML free
 o_0_4_5_DLTR free
 o_0_4_5_MTCH free
 o_0_4_5_NFLX free
 o_0_4_5_QCOM free
 o_0_4_5_SBUX free
 o_0_4_5_TSLA free
 o_0_4_5_VRTX free
 o_0_4_6_0_AMD free
 o_0_4_6_0_AMGN free
 o_0_4_6_0_ASML free
 o_0_4_6_0_DLTR free
 o_0_4_6_0_MTCH free
 o_0_4_6_0_NFLX free
 o_0_4_6_0_QCOM free
 o_0_4_6_0_SBUX free
 o_0_4_6_0_TSLA free
 o_0_4_6_0_VRTX free
 o_0_4_6_1_AMD free
 o_0_4_6_1_AMGN free
 o_0_4_6_1_ASML free
 o_0_4_6_1_DLTR free
 o_0_4_6_1_MTCH free
 o_0_4_6_1_NFLX free
 o_0_4_6_1_QCOM free
 o_0_4_6_1_SBUX free
 o_0_4_6_1_TSLA free
 o_0_4_6_1_VRTX free
 o_0_4_6_2_AMD free
 o_0_4_6_2_AMGN free
 o_0_4_6_2_ASML free
 o_0_4_6_2_DLTR free
 o_0_4_6_2_MTCH free
 o_0_4_6_2_NFLX free
 o_0_4_6_2_QCOM free
 o_0_4_6_2_SBUX free
 o_0_4_6_2_TSLA free
 o_0_4_6_2_VRTX free
 o_0_4_6_3_AMD free
 o_0_4_6_3_AMGN free
 o_0_4_6_3_ASML free
 o_0_4_6_3_DLTR free
 o_0_4_6_3_MTCH free
 o_0_4_6_3_NFLX free
 o_0_4_6_3_QCOM free
 o_0_4_6_3_SBUX free
 o_0_4_6_3_TSLA free
 o_0_4_6_3_VRTX free
 o_0_4_6_4_AMD free
 o_0_4_6_4_AMGN free
 o_0_4_6_4_ASML free
 o_0_4_6_4_DLTR free
 o_0_4_6_4_MTCH free
 o_0_4_6_4_NFLX free
 o_0_4_6_4_QCOM free
 o_0_4_6_4_SBUX free
 o_0_4_6_4_TSLA free
 o_0_4_6_4_VRTX free
 o_0_4_6_5_AMD free
 o_0_4_6_5_AMGN free
 o_0_4_6_5_ASML free
 o_0_4_6_5_DLTR free
 o_0_4_6_5_MTCH free
 o_0_4_6_5_NFLX free
 o_0_4_6_5_QCOM free
 o_0_4_6_5_SBUX free
 o_0_4_6_5_TSLA free
 o_0_4_6_5_VRTX free
 o_0_4_6_AMD free
 o_0_4_6_AMGN free
 o_0_4_6_ASML free
 o_0_4_6_DLTR free
 o_0_4_6_MTCH free
 o_0_4_6_NFLX free
 o_0_4_6_QCOM free
 o_0_4_6_SBUX free
 o_0_4_6_TSLA free
 o_0_4_6_VRTX free
 o_0_4_7_0_AMD free
 o_0_4_7_0_AMGN free
 o_0_4_7_0_ASML free
 o_0_4_7_0_DLTR free
 o_0_4_7_0_MTCH free
 o_0_4_7_0_NFLX free
 o_0_4_7_0_QCOM free
 o_0_4_7_0_SBUX free
 o_0_4_7_0_TSLA free
 o_0_4_7_0_VRTX free
 o_0_4_7_1_AMD free
 o_0_4_7_1_AMGN free
 o_0_4_7_1_ASML free
 o_0_4_7_1_DLTR free
 o_0_4_7_1_MTCH free
 o_0_4_7_1_NFLX free
 o_0_4_7_1_QCOM free
 o_0_4_7_1_SBUX free
 o_0_4_7_1_TSLA free
 o_0_4_7_1_VRTX free
 o_0_4_7_2_AMD free
 o_0_4_7_2_AMGN free
 o_0_4_7_2_ASML free
 o_0_4_7_2_DLTR free
 o_0_4_7_2_MTCH free
 o_0_4_7_2_NFLX free
 o_0_4_7_2_QCOM free
 o_0_4_7_2_SBUX free
 o_0_4_7_2_TSLA free
 o_0_4_7_2_VRTX free
 o_0_4_7_3_AMD free
 o_0_4_7_3_AMGN free
 o_0_4_7_3_ASML free
 o_0_4_7_3_DLTR free
 o_0_4_7_3_MTCH free
 o_0_4_7_3_NFLX free
 o_0_4_7_3_QCOM free
 o_0_4_7_3_SBUX free
 o_0_4_7_3_TSLA free
 o_0_4_7_3_VRTX free
 o_0_4_7_4_AMD free
 o_0_4_7_4_AMGN free
 o_0_4_7_4_ASML free
 o_0_4_7_4_DLTR free
 o_0_4_7_4_MTCH free
 o_0_4_7_4_NFLX free
 o_0_4_7_4_QCOM free
 o_0_4_7_4_SBUX free
 o_0_4_7_4_TSLA free
 o_0_4_7_4_VRTX free
 o_0_4_7_5_AMD free
 o_0_4_7_5_AMGN free
 o_0_4_7_5_ASML free
 o_0_4_7_5_DLTR free
 o_0_4_7_5_MTCH free
 o_0_4_7_5_NFLX free
 o_0_4_7_5_QCOM free
 o_0_4_7_5_SBUX free
 o_0_4_7_5_TSLA free
 o_0_4_7_5_VRTX free
 o_0_4_7_AMD free
 o_0_4_7_AMGN free
 o_0_4_7_ASML free
 o_0_4_7_DLTR free
 o_0_4_7_MTCH free
 o_0_4_7_NFLX free
 o_0_4_7_QCOM free
 o_0_4_7_SBUX free
 o_0_4_7_TSLA free
 o_0_4_7_VRTX free
 o_0_4_AMD free
 o_0_4_AMGN free
 o_0_4_ASML free
 o_0_4_DLTR free
 o_0_4_MTCH free
 o_0_4_NFLX free
 o_0_4_QCOM free
 o_0_4_SBUX free
 o_0_4_TSLA free
 o_0_4_VRTX free
 o_0_5_0_0_AMD free
 o_0_5_0_0_AMGN free
 o_0_5_0_0_ASML free
 o_0_5_0_0_DLTR free
 o_0_5_0_0_MTCH free
 o_0_5_0_0_NFLX free
 o_0_5_0_0_QCOM free
 o_0_5_0_0_SBUX free
 o_0_5_0_0_TSLA free
 o_0_5_0_0_VRTX free
 o_0_5_0_1_AMD free
 o_0_5_0_1_AMGN free
 o_0_5_0_1_ASML free
 o_0_5_0_1_DLTR free
 o_0_5_0_1_MTCH free
 o_0_5_0_1_NFLX free
 o_0_5_0_1_QCOM free
 o_0_5_0_1_SBUX free
 o_0_5_0_1_TSLA free
 o_0_5_0_1_VRTX free
 o_0_5_0_2_AMD free
 o_0_5_0_2_AMGN free
 o_0_5_0_2_ASML free
 o_0_5_0_2_DLTR free
 o_0_5_0_2_MTCH free
 o_0_5_0_2_NFLX free
 o_0_5_0_2_QCOM free
 o_0_5_0_2_SBUX free
 o_0_5_0_2_TSLA free
 o_0_5_0_2_VRTX free
 o_0_5_0_3_AMD free
 o_0_5_0_3_AMGN free
 o_0_5_0_3_ASML free
 o_0_5_0_3_DLTR free
 o_0_5_0_3_MTCH free
 o_0_5_0_3_NFLX free
 o_0_5_0_3_QCOM free
 o_0_5_0_3_SBUX free
 o_0_5_0_3_TSLA free
 o_0_5_0_3_VRTX free
 o_0_5_0_4_AMD free
 o_0_5_0_4_AMGN free
 o_0_5_0_4_ASML free
 o_0_5_0_4_DLTR free
 o_0_5_0_4_MTCH free
 o_0_5_0_4_NFLX free
 o_0_5_0_4_QCOM free
 o_0_5_0_4_SBUX free
 o_0_5_0_4_TSLA free
 o_0_5_0_4_VRTX free
 o_0_5_0_5_AMD free
 o_0_5_0_5_AMGN free
 o_0_5_0_5_ASML free
 o_0_5_0_5_DLTR free
 o_0_5_0_5_MTCH free
 o_0_5_0_5_NFLX free
 o_0_5_0_5_QCOM free
 o_0_5_0_5_SBUX free
 o_0_5_0_5_TSLA free
 o_0_5_0_5_VRTX free
 o_0_5_0_AMD free
 o_0_5_0_AMGN free
 o_0_5_0_ASML free
 o_0_5_0_DLTR free
 o_0_5_0_MTCH free
 o_0_5_0_NFLX free
 o_0_5_0_QCOM free
 o_0_5_0_SBUX free
 o_0_5_0_TSLA free
 o_0_5_0_VRTX free
 o_0_5_1_0_AMD free
 o_0_5_1_0_AMGN free
 o_0_5_1_0_ASML free
 o_0_5_1_0_DLTR free
 o_0_5_1_0_MTCH free
 o_0_5_1_0_NFLX free
 o_0_5_1_0_QCOM free
 o_0_5_1_0_SBUX free
 o_0_5_1_0_TSLA free
 o_0_5_1_0_VRTX free
 o_0_5_1_1_AMD free
 o_0_5_1_1_AMGN free
 o_0_5_1_1_ASML free
 o_0_5_1_1_DLTR free
 o_0_5_1_1_MTCH free
 o_0_5_1_1_NFLX free
 o_0_5_1_1_QCOM free
 o_0_5_1_1_SBUX free
 o_0_5_1_1_TSLA free
 o_0_5_1_1_VRTX free
 o_0_5_1_2_AMD free
 o_0_5_1_2_AMGN free
 o_0_5_1_2_ASML free
 o_0_5_1_2_DLTR free
 o_0_5_1_2_MTCH free
 o_0_5_1_2_NFLX free
 o_0_5_1_2_QCOM free
 o_0_5_1_2_SBUX free
 o_0_5_1_2_TSLA free
 o_0_5_1_2_VRTX free
 o_0_5_1_3_AMD free
 o_0_5_1_3_AMGN free
 o_0_5_1_3_ASML free
 o_0_5_1_3_DLTR free
 o_0_5_1_3_MTCH free
 o_0_5_1_3_NFLX free
 o_0_5_1_3_QCOM free
 o_0_5_1_3_SBUX free
 o_0_5_1_3_TSLA free
 o_0_5_1_3_VRTX free
 o_0_5_1_4_AMD free
 o_0_5_1_4_AMGN free
 o_0_5_1_4_ASML free
 o_0_5_1_4_DLTR free
 o_0_5_1_4_MTCH free
 o_0_5_1_4_NFLX free
 o_0_5_1_4_QCOM free
 o_0_5_1_4_SBUX free
 o_0_5_1_4_TSLA free
 o_0_5_1_4_VRTX free
 o_0_5_1_5_AMD free
 o_0_5_1_5_AMGN free
 o_0_5_1_5_ASML free
 o_0_5_1_5_DLTR free
 o_0_5_1_5_MTCH free
 o_0_5_1_5_NFLX free
 o_0_5_1_5_QCOM free
 o_0_5_1_5_SBUX free
 o_0_5_1_5_TSLA free
 o_0_5_1_5_VRTX free
 o_0_5_1_AMD free
 o_0_5_1_AMGN free
 o_0_5_1_ASML free
 o_0_5_1_DLTR free
 o_0_5_1_MTCH free
 o_0_5_1_NFLX free
 o_0_5_1_QCOM free
 o_0_5_1_SBUX free
 o_0_5_1_TSLA free
 o_0_5_1_VRTX free
 o_0_5_2_0_AMD free
 o_0_5_2_0_AMGN free
 o_0_5_2_0_ASML free
 o_0_5_2_0_DLTR free
 o_0_5_2_0_MTCH free
 o_0_5_2_0_NFLX free
 o_0_5_2_0_QCOM free
 o_0_5_2_0_SBUX free
 o_0_5_2_0_TSLA free
 o_0_5_2_0_VRTX free
 o_0_5_2_1_AMD free
 o_0_5_2_1_AMGN free
 o_0_5_2_1_ASML free
 o_0_5_2_1_DLTR free
 o_0_5_2_1_MTCH free
 o_0_5_2_1_NFLX free
 o_0_5_2_1_QCOM free
 o_0_5_2_1_SBUX free
 o_0_5_2_1_TSLA free
 o_0_5_2_1_VRTX free
 o_0_5_2_2_AMD free
 o_0_5_2_2_AMGN free
 o_0_5_2_2_ASML free
 o_0_5_2_2_DLTR free
 o_0_5_2_2_MTCH free
 o_0_5_2_2_NFLX free
 o_0_5_2_2_QCOM free
 o_0_5_2_2_SBUX free
 o_0_5_2_2_TSLA free
 o_0_5_2_2_VRTX free
 o_0_5_2_3_AMD free
 o_0_5_2_3_AMGN free
 o_0_5_2_3_ASML free
 o_0_5_2_3_DLTR free
 o_0_5_2_3_MTCH free
 o_0_5_2_3_NFLX free
 o_0_5_2_3_QCOM free
 o_0_5_2_3_SBUX free
 o_0_5_2_3_TSLA free
 o_0_5_2_3_VRTX free
 o_0_5_2_4_AMD free
 o_0_5_2_4_AMGN free
 o_0_5_2_4_ASML free
 o_0_5_2_4_DLTR free
 o_0_5_2_4_MTCH free
 o_0_5_2_4_NFLX free
 o_0_5_2_4_QCOM free
 o_0_5_2_4_SBUX free
 o_0_5_2_4_TSLA free
 o_0_5_2_4_VRTX free
 o_0_5_2_5_AMD free
 o_0_5_2_5_AMGN free
 o_0_5_2_5_ASML free
 o_0_5_2_5_DLTR free
 o_0_5_2_5_MTCH free
 o_0_5_2_5_NFLX free
 o_0_5_2_5_QCOM free
 o_0_5_2_5_SBUX free
 o_0_5_2_5_TSLA free
 o_0_5_2_5_VRTX free
 o_0_5_2_AMD free
 o_0_5_2_AMGN free
 o_0_5_2_ASML free
 o_0_5_2_DLTR free
 o_0_5_2_MTCH free
 o_0_5_2_NFLX free
 o_0_5_2_QCOM free
 o_0_5_2_SBUX free
 o_0_5_2_TSLA free
 o_0_5_2_VRTX free
 o_0_5_3_0_AMD free
 o_0_5_3_0_AMGN free
 o_0_5_3_0_ASML free
 o_0_5_3_0_DLTR free
 o_0_5_3_0_MTCH free
 o_0_5_3_0_NFLX free
 o_0_5_3_0_QCOM free
 o_0_5_3_0_SBUX free
 o_0_5_3_0_TSLA free
 o_0_5_3_0_VRTX free
 o_0_5_3_1_AMD free
 o_0_5_3_1_AMGN free
 o_0_5_3_1_ASML free
 o_0_5_3_1_DLTR free
 o_0_5_3_1_MTCH free
 o_0_5_3_1_NFLX free
 o_0_5_3_1_QCOM free
 o_0_5_3_1_SBUX free
 o_0_5_3_1_TSLA free
 o_0_5_3_1_VRTX free
 o_0_5_3_2_AMD free
 o_0_5_3_2_AMGN free
 o_0_5_3_2_ASML free
 o_0_5_3_2_DLTR free
 o_0_5_3_2_MTCH free
 o_0_5_3_2_NFLX free
 o_0_5_3_2_QCOM free
 o_0_5_3_2_SBUX free
 o_0_5_3_2_TSLA free
 o_0_5_3_2_VRTX free
 o_0_5_3_3_AMD free
 o_0_5_3_3_AMGN free
 o_0_5_3_3_ASML free
 o_0_5_3_3_DLTR free
 o_0_5_3_3_MTCH free
 o_0_5_3_3_NFLX free
 o_0_5_3_3_QCOM free
 o_0_5_3_3_SBUX free
 o_0_5_3_3_TSLA free
 o_0_5_3_3_VRTX free
 o_0_5_3_4_AMD free
 o_0_5_3_4_AMGN free
 o_0_5_3_4_ASML free
 o_0_5_3_4_DLTR free
 o_0_5_3_4_MTCH free
 o_0_5_3_4_NFLX free
 o_0_5_3_4_QCOM free
 o_0_5_3_4_SBUX free
 o_0_5_3_4_TSLA free
 o_0_5_3_4_VRTX free
 o_0_5_3_5_AMD free
 o_0_5_3_5_AMGN free
 o_0_5_3_5_ASML free
 o_0_5_3_5_DLTR free
 o_0_5_3_5_MTCH free
 o_0_5_3_5_NFLX free
 o_0_5_3_5_QCOM free
 o_0_5_3_5_SBUX free
 o_0_5_3_5_TSLA free
 o_0_5_3_5_VRTX free
 o_0_5_3_AMD free
 o_0_5_3_AMGN free
 o_0_5_3_ASML free
 o_0_5_3_DLTR free
 o_0_5_3_MTCH free
 o_0_5_3_NFLX free
 o_0_5_3_QCOM free
 o_0_5_3_SBUX free
 o_0_5_3_TSLA free
 o_0_5_3_VRTX free
 o_0_5_4_0_AMD free
 o_0_5_4_0_AMGN free
 o_0_5_4_0_ASML free
 o_0_5_4_0_DLTR free
 o_0_5_4_0_MTCH free
 o_0_5_4_0_NFLX free
 o_0_5_4_0_QCOM free
 o_0_5_4_0_SBUX free
 o_0_5_4_0_TSLA free
 o_0_5_4_0_VRTX free
 o_0_5_4_1_AMD free
 o_0_5_4_1_AMGN free
 o_0_5_4_1_ASML free
 o_0_5_4_1_DLTR free
 o_0_5_4_1_MTCH free
 o_0_5_4_1_NFLX free
 o_0_5_4_1_QCOM free
 o_0_5_4_1_SBUX free
 o_0_5_4_1_TSLA free
 o_0_5_4_1_VRTX free
 o_0_5_4_2_AMD free
 o_0_5_4_2_AMGN free
 o_0_5_4_2_ASML free
 o_0_5_4_2_DLTR free
 o_0_5_4_2_MTCH free
 o_0_5_4_2_NFLX free
 o_0_5_4_2_QCOM free
 o_0_5_4_2_SBUX free
 o_0_5_4_2_TSLA free
 o_0_5_4_2_VRTX free
 o_0_5_4_3_AMD free
 o_0_5_4_3_AMGN free
 o_0_5_4_3_ASML free
 o_0_5_4_3_DLTR free
 o_0_5_4_3_MTCH free
 o_0_5_4_3_NFLX free
 o_0_5_4_3_QCOM free
 o_0_5_4_3_SBUX free
 o_0_5_4_3_TSLA free
 o_0_5_4_3_VRTX free
 o_0_5_4_4_AMD free
 o_0_5_4_4_AMGN free
 o_0_5_4_4_ASML free
 o_0_5_4_4_DLTR free
 o_0_5_4_4_MTCH free
 o_0_5_4_4_NFLX free
 o_0_5_4_4_QCOM free
 o_0_5_4_4_SBUX free
 o_0_5_4_4_TSLA free
 o_0_5_4_4_VRTX free
 o_0_5_4_5_AMD free
 o_0_5_4_5_AMGN free
 o_0_5_4_5_ASML free
 o_0_5_4_5_DLTR free
 o_0_5_4_5_MTCH free
 o_0_5_4_5_NFLX free
 o_0_5_4_5_QCOM free
 o_0_5_4_5_SBUX free
 o_0_5_4_5_TSLA free
 o_0_5_4_5_VRTX free
 o_0_5_4_AMD free
 o_0_5_4_AMGN free
 o_0_5_4_ASML free
 o_0_5_4_DLTR free
 o_0_5_4_MTCH free
 o_0_5_4_NFLX free
 o_0_5_4_QCOM free
 o_0_5_4_SBUX free
 o_0_5_4_TSLA free
 o_0_5_4_VRTX free
 o_0_5_5_0_AMD free
 o_0_5_5_0_AMGN free
 o_0_5_5_0_ASML free
 o_0_5_5_0_DLTR free
 o_0_5_5_0_MTCH free
 o_0_5_5_0_NFLX free
 o_0_5_5_0_QCOM free
 o_0_5_5_0_SBUX free
 o_0_5_5_0_TSLA free
 o_0_5_5_0_VRTX free
 o_0_5_5_1_AMD free
 o_0_5_5_1_AMGN free
 o_0_5_5_1_ASML free
 o_0_5_5_1_DLTR free
 o_0_5_5_1_MTCH free
 o_0_5_5_1_NFLX free
 o_0_5_5_1_QCOM free
 o_0_5_5_1_SBUX free
 o_0_5_5_1_TSLA free
 o_0_5_5_1_VRTX free
 o_0_5_5_2_AMD free
 o_0_5_5_2_AMGN free
 o_0_5_5_2_ASML free
 o_0_5_5_2_DLTR free
 o_0_5_5_2_MTCH free
 o_0_5_5_2_NFLX free
 o_0_5_5_2_QCOM free
 o_0_5_5_2_SBUX free
 o_0_5_5_2_TSLA free
 o_0_5_5_2_VRTX free
 o_0_5_5_3_AMD free
 o_0_5_5_3_AMGN free
 o_0_5_5_3_ASML free
 o_0_5_5_3_DLTR free
 o_0_5_5_3_MTCH free
 o_0_5_5_3_NFLX free
 o_0_5_5_3_QCOM free
 o_0_5_5_3_SBUX free
 o_0_5_5_3_TSLA free
 o_0_5_5_3_VRTX free
 o_0_5_5_4_AMD free
 o_0_5_5_4_AMGN free
 o_0_5_5_4_ASML free
 o_0_5_5_4_DLTR free
 o_0_5_5_4_MTCH free
 o_0_5_5_4_NFLX free
 o_0_5_5_4_QCOM free
 o_0_5_5_4_SBUX free
 o_0_5_5_4_TSLA free
 o_0_5_5_4_VRTX free
 o_0_5_5_5_AMD free
 o_0_5_5_5_AMGN free
 o_0_5_5_5_ASML free
 o_0_5_5_5_DLTR free
 o_0_5_5_5_MTCH free
 o_0_5_5_5_NFLX free
 o_0_5_5_5_QCOM free
 o_0_5_5_5_SBUX free
 o_0_5_5_5_TSLA free
 o_0_5_5_5_VRTX free
 o_0_5_5_AMD free
 o_0_5_5_AMGN free
 o_0_5_5_ASML free
 o_0_5_5_DLTR free
 o_0_5_5_MTCH free
 o_0_5_5_NFLX free
 o_0_5_5_QCOM free
 o_0_5_5_SBUX free
 o_0_5_5_TSLA free
 o_0_5_5_VRTX free
 o_0_5_6_0_AMD free
 o_0_5_6_0_AMGN free
 o_0_5_6_0_ASML free
 o_0_5_6_0_DLTR free
 o_0_5_6_0_MTCH free
 o_0_5_6_0_NFLX free
 o_0_5_6_0_QCOM free
 o_0_5_6_0_SBUX free
 o_0_5_6_0_TSLA free
 o_0_5_6_0_VRTX free
 o_0_5_6_1_AMD free
 o_0_5_6_1_AMGN free
 o_0_5_6_1_ASML free
 o_0_5_6_1_DLTR free
 o_0_5_6_1_MTCH free
 o_0_5_6_1_NFLX free
 o_0_5_6_1_QCOM free
 o_0_5_6_1_SBUX free
 o_0_5_6_1_TSLA free
 o_0_5_6_1_VRTX free
 o_0_5_6_2_AMD free
 o_0_5_6_2_AMGN free
 o_0_5_6_2_ASML free
 o_0_5_6_2_DLTR free
 o_0_5_6_2_MTCH free
 o_0_5_6_2_NFLX free
 o_0_5_6_2_QCOM free
 o_0_5_6_2_SBUX free
 o_0_5_6_2_TSLA free
 o_0_5_6_2_VRTX free
 o_0_5_6_3_AMD free
 o_0_5_6_3_AMGN free
 o_0_5_6_3_ASML free
 o_0_5_6_3_DLTR free
 o_0_5_6_3_MTCH free
 o_0_5_6_3_NFLX free
 o_0_5_6_3_QCOM free
 o_0_5_6_3_SBUX free
 o_0_5_6_3_TSLA free
 o_0_5_6_3_VRTX free
 o_0_5_6_4_AMD free
 o_0_5_6_4_AMGN free
 o_0_5_6_4_ASML free
 o_0_5_6_4_DLTR free
 o_0_5_6_4_MTCH free
 o_0_5_6_4_NFLX free
 o_0_5_6_4_QCOM free
 o_0_5_6_4_SBUX free
 o_0_5_6_4_TSLA free
 o_0_5_6_4_VRTX free
 o_0_5_6_5_AMD free
 o_0_5_6_5_AMGN free
 o_0_5_6_5_ASML free
 o_0_5_6_5_DLTR free
 o_0_5_6_5_MTCH free
 o_0_5_6_5_NFLX free
 o_0_5_6_5_QCOM free
 o_0_5_6_5_SBUX free
 o_0_5_6_5_TSLA free
 o_0_5_6_5_VRTX free
 o_0_5_6_AMD free
 o_0_5_6_AMGN free
 o_0_5_6_ASML free
 o_0_5_6_DLTR free
 o_0_5_6_MTCH free
 o_0_5_6_NFLX free
 o_0_5_6_QCOM free
 o_0_5_6_SBUX free
 o_0_5_6_TSLA free
 o_0_5_6_VRTX free
 o_0_5_7_0_AMD free
 o_0_5_7_0_AMGN free
 o_0_5_7_0_ASML free
 o_0_5_7_0_DLTR free
 o_0_5_7_0_MTCH free
 o_0_5_7_0_NFLX free
 o_0_5_7_0_QCOM free
 o_0_5_7_0_SBUX free
 o_0_5_7_0_TSLA free
 o_0_5_7_0_VRTX free
 o_0_5_7_1_AMD free
 o_0_5_7_1_AMGN free
 o_0_5_7_1_ASML free
 o_0_5_7_1_DLTR free
 o_0_5_7_1_MTCH free
 o_0_5_7_1_NFLX free
 o_0_5_7_1_QCOM free
 o_0_5_7_1_SBUX free
 o_0_5_7_1_TSLA free
 o_0_5_7_1_VRTX free
 o_0_5_7_2_AMD free
 o_0_5_7_2_AMGN free
 o_0_5_7_2_ASML free
 o_0_5_7_2_DLTR free
 o_0_5_7_2_MTCH free
 o_0_5_7_2_NFLX free
 o_0_5_7_2_QCOM free
 o_0_5_7_2_SBUX free
 o_0_5_7_2_TSLA free
 o_0_5_7_2_VRTX free
 o_0_5_7_3_AMD free
 o_0_5_7_3_AMGN free
 o_0_5_7_3_ASML free
 o_0_5_7_3_DLTR free
 o_0_5_7_3_MTCH free
 o_0_5_7_3_NFLX free
 o_0_5_7_3_QCOM free
 o_0_5_7_3_SBUX free
 o_0_5_7_3_TSLA free
 o_0_5_7_3_VRTX free
 o_0_5_7_4_AMD free
 o_0_5_7_4_AMGN free
 o_0_5_7_4_ASML free
 o_0_5_7_4_DLTR free
 o_0_5_7_4_MTCH free
 o_0_5_7_4_NFLX free
 o_0_5_7_4_QCOM free
 o_0_5_7_4_SBUX free
 o_0_5_7_4_TSLA free
 o_0_5_7_4_VRTX free
 o_0_5_7_5_AMD free
 o_0_5_7_5_AMGN free
 o_0_5_7_5_ASML free
 o_0_5_7_5_DLTR free
 o_0_5_7_5_MTCH free
 o_0_5_7_5_NFLX free
 o_0_5_7_5_QCOM free
 o_0_5_7_5_SBUX free
 o_0_5_7_5_TSLA free
 o_0_5_7_5_VRTX free
 o_0_5_7_AMD free
 o_0_5_7_AMGN free
 o_0_5_7_ASML free
 o_0_5_7_DLTR free
 o_0_5_7_MTCH free
 o_0_5_7_NFLX free
 o_0_5_7_QCOM free
 o_0_5_7_SBUX free
 o_0_5_7_TSLA free
 o_0_5_7_VRTX free
 o_0_5_AMD free
 o_0_5_AMGN free
 o_0_5_ASML free
 o_0_5_DLTR free
 o_0_5_MTCH free
 o_0_5_NFLX free
 o_0_5_QCOM free
 o_0_5_SBUX free
 o_0_5_TSLA free
 o_0_5_VRTX free
 o_0_6_0_0_AMD free
 o_0_6_0_0_AMGN free
 o_0_6_0_0_ASML free
 o_0_6_0_0_DLTR free
 o_0_6_0_0_MTCH free
 o_0_6_0_0_NFLX free
 o_0_6_0_0_QCOM free
 o_0_6_0_0_SBUX free
 o_0_6_0_0_TSLA free
 o_0_6_0_0_VRTX free
 o_0_6_0_1_AMD free
 o_0_6_0_1_AMGN free
 o_0_6_0_1_ASML free
 o_0_6_0_1_DLTR free
 o_0_6_0_1_MTCH free
 o_0_6_0_1_NFLX free
 o_0_6_0_1_QCOM free
 o_0_6_0_1_SBUX free
 o_0_6_0_1_TSLA free
 o_0_6_0_1_VRTX free
 o_0_6_0_2_AMD free
 o_0_6_0_2_AMGN free
 o_0_6_0_2_ASML free
 o_0_6_0_2_DLTR free
 o_0_6_0_2_MTCH free
 o_0_6_0_2_NFLX free
 o_0_6_0_2_QCOM free
 o_0_6_0_2_SBUX free
 o_0_6_0_2_TSLA free
 o_0_6_0_2_VRTX free
 o_0_6_0_3_AMD free
 o_0_6_0_3_AMGN free
 o_0_6_0_3_ASML free
 o_0_6_0_3_DLTR free
 o_0_6_0_3_MTCH free
 o_0_6_0_3_NFLX free
 o_0_6_0_3_QCOM free
 o_0_6_0_3_SBUX free
 o_0_6_0_3_TSLA free
 o_0_6_0_3_VRTX free
 o_0_6_0_4_AMD free
 o_0_6_0_4_AMGN free
 o_0_6_0_4_ASML free
 o_0_6_0_4_DLTR free
 o_0_6_0_4_MTCH free
 o_0_6_0_4_NFLX free
 o_0_6_0_4_QCOM free
 o_0_6_0_4_SBUX free
 o_0_6_0_4_TSLA free
 o_0_6_0_4_VRTX free
 o_0_6_0_5_AMD free
 o_0_6_0_5_AMGN free
 o_0_6_0_5_ASML free
 o_0_6_0_5_DLTR free
 o_0_6_0_5_MTCH free
 o_0_6_0_5_NFLX free
 o_0_6_0_5_QCOM free
 o_0_6_0_5_SBUX free
 o_0_6_0_5_TSLA free
 o_0_6_0_5_VRTX free
 o_0_6_0_AMD free
 o_0_6_0_AMGN free
 o_0_6_0_ASML free
 o_0_6_0_DLTR free
 o_0_6_0_MTCH free
 o_0_6_0_NFLX free
 o_0_6_0_QCOM free
 o_0_6_0_SBUX free
 o_0_6_0_TSLA free
 o_0_6_0_VRTX free
 o_0_6_1_0_AMD free
 o_0_6_1_0_AMGN free
 o_0_6_1_0_ASML free
 o_0_6_1_0_DLTR free
 o_0_6_1_0_MTCH free
 o_0_6_1_0_NFLX free
 o_0_6_1_0_QCOM free
 o_0_6_1_0_SBUX free
 o_0_6_1_0_TSLA free
 o_0_6_1_0_VRTX free
 o_0_6_1_1_AMD free
 o_0_6_1_1_AMGN free
 o_0_6_1_1_ASML free
 o_0_6_1_1_DLTR free
 o_0_6_1_1_MTCH free
 o_0_6_1_1_NFLX free
 o_0_6_1_1_QCOM free
 o_0_6_1_1_SBUX free
 o_0_6_1_1_TSLA free
 o_0_6_1_1_VRTX free
 o_0_6_1_2_AMD free
 o_0_6_1_2_AMGN free
 o_0_6_1_2_ASML free
 o_0_6_1_2_DLTR free
 o_0_6_1_2_MTCH free
 o_0_6_1_2_NFLX free
 o_0_6_1_2_QCOM free
 o_0_6_1_2_SBUX free
 o_0_6_1_2_TSLA free
 o_0_6_1_2_VRTX free
 o_0_6_1_3_AMD free
 o_0_6_1_3_AMGN free
 o_0_6_1_3_ASML free
 o_0_6_1_3_DLTR free
 o_0_6_1_3_MTCH free
 o_0_6_1_3_NFLX free
 o_0_6_1_3_QCOM free
 o_0_6_1_3_SBUX free
 o_0_6_1_3_TSLA free
 o_0_6_1_3_VRTX free
 o_0_6_1_4_AMD free
 o_0_6_1_4_AMGN free
 o_0_6_1_4_ASML free
 o_0_6_1_4_DLTR free
 o_0_6_1_4_MTCH free
 o_0_6_1_4_NFLX free
 o_0_6_1_4_QCOM free
 o_0_6_1_4_SBUX free
 o_0_6_1_4_TSLA free
 o_0_6_1_4_VRTX free
 o_0_6_1_5_AMD free
 o_0_6_1_5_AMGN free
 o_0_6_1_5_ASML free
 o_0_6_1_5_DLTR free
 o_0_6_1_5_MTCH free
 o_0_6_1_5_NFLX free
 o_0_6_1_5_QCOM free
 o_0_6_1_5_SBUX free
 o_0_6_1_5_TSLA free
 o_0_6_1_5_VRTX free
 o_0_6_1_AMD free
 o_0_6_1_AMGN free
 o_0_6_1_ASML free
 o_0_6_1_DLTR free
 o_0_6_1_MTCH free
 o_0_6_1_NFLX free
 o_0_6_1_QCOM free
 o_0_6_1_SBUX free
 o_0_6_1_TSLA free
 o_0_6_1_VRTX free
 o_0_6_2_0_AMD free
 o_0_6_2_0_AMGN free
 o_0_6_2_0_ASML free
 o_0_6_2_0_DLTR free
 o_0_6_2_0_MTCH free
 o_0_6_2_0_NFLX free
 o_0_6_2_0_QCOM free
 o_0_6_2_0_SBUX free
 o_0_6_2_0_TSLA free
 o_0_6_2_0_VRTX free
 o_0_6_2_1_AMD free
 o_0_6_2_1_AMGN free
 o_0_6_2_1_ASML free
 o_0_6_2_1_DLTR free
 o_0_6_2_1_MTCH free
 o_0_6_2_1_NFLX free
 o_0_6_2_1_QCOM free
 o_0_6_2_1_SBUX free
 o_0_6_2_1_TSLA free
 o_0_6_2_1_VRTX free
 o_0_6_2_2_AMD free
 o_0_6_2_2_AMGN free
 o_0_6_2_2_ASML free
 o_0_6_2_2_DLTR free
 o_0_6_2_2_MTCH free
 o_0_6_2_2_NFLX free
 o_0_6_2_2_QCOM free
 o_0_6_2_2_SBUX free
 o_0_6_2_2_TSLA free
 o_0_6_2_2_VRTX free
 o_0_6_2_3_AMD free
 o_0_6_2_3_AMGN free
 o_0_6_2_3_ASML free
 o_0_6_2_3_DLTR free
 o_0_6_2_3_MTCH free
 o_0_6_2_3_NFLX free
 o_0_6_2_3_QCOM free
 o_0_6_2_3_SBUX free
 o_0_6_2_3_TSLA free
 o_0_6_2_3_VRTX free
 o_0_6_2_4_AMD free
 o_0_6_2_4_AMGN free
 o_0_6_2_4_ASML free
 o_0_6_2_4_DLTR free
 o_0_6_2_4_MTCH free
 o_0_6_2_4_NFLX free
 o_0_6_2_4_QCOM free
 o_0_6_2_4_SBUX free
 o_0_6_2_4_TSLA free
 o_0_6_2_4_VRTX free
 o_0_6_2_5_AMD free
 o_0_6_2_5_AMGN free
 o_0_6_2_5_ASML free
 o_0_6_2_5_DLTR free
 o_0_6_2_5_MTCH free
 o_0_6_2_5_NFLX free
 o_0_6_2_5_QCOM free
 o_0_6_2_5_SBUX free
 o_0_6_2_5_TSLA free
 o_0_6_2_5_VRTX free
 o_0_6_2_AMD free
 o_0_6_2_AMGN free
 o_0_6_2_ASML free
 o_0_6_2_DLTR free
 o_0_6_2_MTCH free
 o_0_6_2_NFLX free
 o_0_6_2_QCOM free
 o_0_6_2_SBUX free
 o_0_6_2_TSLA free
 o_0_6_2_VRTX free
 o_0_6_3_0_AMD free
 o_0_6_3_0_AMGN free
 o_0_6_3_0_ASML free
 o_0_6_3_0_DLTR free
 o_0_6_3_0_MTCH free
 o_0_6_3_0_NFLX free
 o_0_6_3_0_QCOM free
 o_0_6_3_0_SBUX free
 o_0_6_3_0_TSLA free
 o_0_6_3_0_VRTX free
 o_0_6_3_1_AMD free
 o_0_6_3_1_AMGN free
 o_0_6_3_1_ASML free
 o_0_6_3_1_DLTR free
 o_0_6_3_1_MTCH free
 o_0_6_3_1_NFLX free
 o_0_6_3_1_QCOM free
 o_0_6_3_1_SBUX free
 o_0_6_3_1_TSLA free
 o_0_6_3_1_VRTX free
 o_0_6_3_2_AMD free
 o_0_6_3_2_AMGN free
 o_0_6_3_2_ASML free
 o_0_6_3_2_DLTR free
 o_0_6_3_2_MTCH free
 o_0_6_3_2_NFLX free
 o_0_6_3_2_QCOM free
 o_0_6_3_2_SBUX free
 o_0_6_3_2_TSLA free
 o_0_6_3_2_VRTX free
 o_0_6_3_3_AMD free
 o_0_6_3_3_AMGN free
 o_0_6_3_3_ASML free
 o_0_6_3_3_DLTR free
 o_0_6_3_3_MTCH free
 o_0_6_3_3_NFLX free
 o_0_6_3_3_QCOM free
 o_0_6_3_3_SBUX free
 o_0_6_3_3_TSLA free
 o_0_6_3_3_VRTX free
 o_0_6_3_4_AMD free
 o_0_6_3_4_AMGN free
 o_0_6_3_4_ASML free
 o_0_6_3_4_DLTR free
 o_0_6_3_4_MTCH free
 o_0_6_3_4_NFLX free
 o_0_6_3_4_QCOM free
 o_0_6_3_4_SBUX free
 o_0_6_3_4_TSLA free
 o_0_6_3_4_VRTX free
 o_0_6_3_5_AMD free
 o_0_6_3_5_AMGN free
 o_0_6_3_5_ASML free
 o_0_6_3_5_DLTR free
 o_0_6_3_5_MTCH free
 o_0_6_3_5_NFLX free
 o_0_6_3_5_QCOM free
 o_0_6_3_5_SBUX free
 o_0_6_3_5_TSLA free
 o_0_6_3_5_VRTX free
 o_0_6_3_AMD free
 o_0_6_3_AMGN free
 o_0_6_3_ASML free
 o_0_6_3_DLTR free
 o_0_6_3_MTCH free
 o_0_6_3_NFLX free
 o_0_6_3_QCOM free
 o_0_6_3_SBUX free
 o_0_6_3_TSLA free
 o_0_6_3_VRTX free
 o_0_6_4_0_AMD free
 o_0_6_4_0_AMGN free
 o_0_6_4_0_ASML free
 o_0_6_4_0_DLTR free
 o_0_6_4_0_MTCH free
 o_0_6_4_0_NFLX free
 o_0_6_4_0_QCOM free
 o_0_6_4_0_SBUX free
 o_0_6_4_0_TSLA free
 o_0_6_4_0_VRTX free
 o_0_6_4_1_AMD free
 o_0_6_4_1_AMGN free
 o_0_6_4_1_ASML free
 o_0_6_4_1_DLTR free
 o_0_6_4_1_MTCH free
 o_0_6_4_1_NFLX free
 o_0_6_4_1_QCOM free
 o_0_6_4_1_SBUX free
 o_0_6_4_1_TSLA free
 o_0_6_4_1_VRTX free
 o_0_6_4_2_AMD free
 o_0_6_4_2_AMGN free
 o_0_6_4_2_ASML free
 o_0_6_4_2_DLTR free
 o_0_6_4_2_MTCH free
 o_0_6_4_2_NFLX free
 o_0_6_4_2_QCOM free
 o_0_6_4_2_SBUX free
 o_0_6_4_2_TSLA free
 o_0_6_4_2_VRTX free
 o_0_6_4_3_AMD free
 o_0_6_4_3_AMGN free
 o_0_6_4_3_ASML free
 o_0_6_4_3_DLTR free
 o_0_6_4_3_MTCH free
 o_0_6_4_3_NFLX free
 o_0_6_4_3_QCOM free
 o_0_6_4_3_SBUX free
 o_0_6_4_3_TSLA free
 o_0_6_4_3_VRTX free
 o_0_6_4_4_AMD free
 o_0_6_4_4_AMGN free
 o_0_6_4_4_ASML free
 o_0_6_4_4_DLTR free
 o_0_6_4_4_MTCH free
 o_0_6_4_4_NFLX free
 o_0_6_4_4_QCOM free
 o_0_6_4_4_SBUX free
 o_0_6_4_4_TSLA free
 o_0_6_4_4_VRTX free
 o_0_6_4_5_AMD free
 o_0_6_4_5_AMGN free
 o_0_6_4_5_ASML free
 o_0_6_4_5_DLTR free
 o_0_6_4_5_MTCH free
 o_0_6_4_5_NFLX free
 o_0_6_4_5_QCOM free
 o_0_6_4_5_SBUX free
 o_0_6_4_5_TSLA free
 o_0_6_4_5_VRTX free
 o_0_6_4_AMD free
 o_0_6_4_AMGN free
 o_0_6_4_ASML free
 o_0_6_4_DLTR free
 o_0_6_4_MTCH free
 o_0_6_4_NFLX free
 o_0_6_4_QCOM free
 o_0_6_4_SBUX free
 o_0_6_4_TSLA free
 o_0_6_4_VRTX free
 o_0_6_5_0_AMD free
 o_0_6_5_0_AMGN free
 o_0_6_5_0_ASML free
 o_0_6_5_0_DLTR free
 o_0_6_5_0_MTCH free
 o_0_6_5_0_NFLX free
 o_0_6_5_0_QCOM free
 o_0_6_5_0_SBUX free
 o_0_6_5_0_TSLA free
 o_0_6_5_0_VRTX free
 o_0_6_5_1_AMD free
 o_0_6_5_1_AMGN free
 o_0_6_5_1_ASML free
 o_0_6_5_1_DLTR free
 o_0_6_5_1_MTCH free
 o_0_6_5_1_NFLX free
 o_0_6_5_1_QCOM free
 o_0_6_5_1_SBUX free
 o_0_6_5_1_TSLA free
 o_0_6_5_1_VRTX free
 o_0_6_5_2_AMD free
 o_0_6_5_2_AMGN free
 o_0_6_5_2_ASML free
 o_0_6_5_2_DLTR free
 o_0_6_5_2_MTCH free
 o_0_6_5_2_NFLX free
 o_0_6_5_2_QCOM free
 o_0_6_5_2_SBUX free
 o_0_6_5_2_TSLA free
 o_0_6_5_2_VRTX free
 o_0_6_5_3_AMD free
 o_0_6_5_3_AMGN free
 o_0_6_5_3_ASML free
 o_0_6_5_3_DLTR free
 o_0_6_5_3_MTCH free
 o_0_6_5_3_NFLX free
 o_0_6_5_3_QCOM free
 o_0_6_5_3_SBUX free
 o_0_6_5_3_TSLA free
 o_0_6_5_3_VRTX free
 o_0_6_5_4_AMD free
 o_0_6_5_4_AMGN free
 o_0_6_5_4_ASML free
 o_0_6_5_4_DLTR free
 o_0_6_5_4_MTCH free
 o_0_6_5_4_NFLX free
 o_0_6_5_4_QCOM free
 o_0_6_5_4_SBUX free
 o_0_6_5_4_TSLA free
 o_0_6_5_4_VRTX free
 o_0_6_5_5_AMD free
 o_0_6_5_5_AMGN free
 o_0_6_5_5_ASML free
 o_0_6_5_5_DLTR free
 o_0_6_5_5_MTCH free
 o_0_6_5_5_NFLX free
 o_0_6_5_5_QCOM free
 o_0_6_5_5_SBUX free
 o_0_6_5_5_TSLA free
 o_0_6_5_5_VRTX free
 o_0_6_5_AMD free
 o_0_6_5_AMGN free
 o_0_6_5_ASML free
 o_0_6_5_DLTR free
 o_0_6_5_MTCH free
 o_0_6_5_NFLX free
 o_0_6_5_QCOM free
 o_0_6_5_SBUX free
 o_0_6_5_TSLA free
 o_0_6_5_VRTX free
 o_0_6_6_0_AMD free
 o_0_6_6_0_AMGN free
 o_0_6_6_0_ASML free
 o_0_6_6_0_DLTR free
 o_0_6_6_0_MTCH free
 o_0_6_6_0_NFLX free
 o_0_6_6_0_QCOM free
 o_0_6_6_0_SBUX free
 o_0_6_6_0_TSLA free
 o_0_6_6_0_VRTX free
 o_0_6_6_1_AMD free
 o_0_6_6_1_AMGN free
 o_0_6_6_1_ASML free
 o_0_6_6_1_DLTR free
 o_0_6_6_1_MTCH free
 o_0_6_6_1_NFLX free
 o_0_6_6_1_QCOM free
 o_0_6_6_1_SBUX free
 o_0_6_6_1_TSLA free
 o_0_6_6_1_VRTX free
 o_0_6_6_2_AMD free
 o_0_6_6_2_AMGN free
 o_0_6_6_2_ASML free
 o_0_6_6_2_DLTR free
 o_0_6_6_2_MTCH free
 o_0_6_6_2_NFLX free
 o_0_6_6_2_QCOM free
 o_0_6_6_2_SBUX free
 o_0_6_6_2_TSLA free
 o_0_6_6_2_VRTX free
 o_0_6_6_3_AMD free
 o_0_6_6_3_AMGN free
 o_0_6_6_3_ASML free
 o_0_6_6_3_DLTR free
 o_0_6_6_3_MTCH free
 o_0_6_6_3_NFLX free
 o_0_6_6_3_QCOM free
 o_0_6_6_3_SBUX free
 o_0_6_6_3_TSLA free
 o_0_6_6_3_VRTX free
 o_0_6_6_4_AMD free
 o_0_6_6_4_AMGN free
 o_0_6_6_4_ASML free
 o_0_6_6_4_DLTR free
 o_0_6_6_4_MTCH free
 o_0_6_6_4_NFLX free
 o_0_6_6_4_QCOM free
 o_0_6_6_4_SBUX free
 o_0_6_6_4_TSLA free
 o_0_6_6_4_VRTX free
 o_0_6_6_5_AMD free
 o_0_6_6_5_AMGN free
 o_0_6_6_5_ASML free
 o_0_6_6_5_DLTR free
 o_0_6_6_5_MTCH free
 o_0_6_6_5_NFLX free
 o_0_6_6_5_QCOM free
 o_0_6_6_5_SBUX free
 o_0_6_6_5_TSLA free
 o_0_6_6_5_VRTX free
 o_0_6_6_AMD free
 o_0_6_6_AMGN free
 o_0_6_6_ASML free
 o_0_6_6_DLTR free
 o_0_6_6_MTCH free
 o_0_6_6_NFLX free
 o_0_6_6_QCOM free
 o_0_6_6_SBUX free
 o_0_6_6_TSLA free
 o_0_6_6_VRTX free
 o_0_6_7_0_AMD free
 o_0_6_7_0_AMGN free
 o_0_6_7_0_ASML free
 o_0_6_7_0_DLTR free
 o_0_6_7_0_MTCH free
 o_0_6_7_0_NFLX free
 o_0_6_7_0_QCOM free
 o_0_6_7_0_SBUX free
 o_0_6_7_0_TSLA free
 o_0_6_7_0_VRTX free
 o_0_6_7_1_AMD free
 o_0_6_7_1_AMGN free
 o_0_6_7_1_ASML free
 o_0_6_7_1_DLTR free
 o_0_6_7_1_MTCH free
 o_0_6_7_1_NFLX free
 o_0_6_7_1_QCOM free
 o_0_6_7_1_SBUX free
 o_0_6_7_1_TSLA free
 o_0_6_7_1_VRTX free
 o_0_6_7_2_AMD free
 o_0_6_7_2_AMGN free
 o_0_6_7_2_ASML free
 o_0_6_7_2_DLTR free
 o_0_6_7_2_MTCH free
 o_0_6_7_2_NFLX free
 o_0_6_7_2_QCOM free
 o_0_6_7_2_SBUX free
 o_0_6_7_2_TSLA free
 o_0_6_7_2_VRTX free
 o_0_6_7_3_AMD free
 o_0_6_7_3_AMGN free
 o_0_6_7_3_ASML free
 o_0_6_7_3_DLTR free
 o_0_6_7_3_MTCH free
 o_0_6_7_3_NFLX free
 o_0_6_7_3_QCOM free
 o_0_6_7_3_SBUX free
 o_0_6_7_3_TSLA free
 o_0_6_7_3_VRTX free
 o_0_6_7_4_AMD free
 o_0_6_7_4_AMGN free
 o_0_6_7_4_ASML free
 o_0_6_7_4_DLTR free
 o_0_6_7_4_MTCH free
 o_0_6_7_4_NFLX free
 o_0_6_7_4_QCOM free
 o_0_6_7_4_SBUX free
 o_0_6_7_4_TSLA free
 o_0_6_7_4_VRTX free
 o_0_6_7_5_AMD free
 o_0_6_7_5_AMGN free
 o_0_6_7_5_ASML free
 o_0_6_7_5_DLTR free
 o_0_6_7_5_MTCH free
 o_0_6_7_5_NFLX free
 o_0_6_7_5_QCOM free
 o_0_6_7_5_SBUX free
 o_0_6_7_5_TSLA free
 o_0_6_7_5_VRTX free
 o_0_6_7_AMD free
 o_0_6_7_AMGN free
 o_0_6_7_ASML free
 o_0_6_7_DLTR free
 o_0_6_7_MTCH free
 o_0_6_7_NFLX free
 o_0_6_7_QCOM free
 o_0_6_7_SBUX free
 o_0_6_7_TSLA free
 o_0_6_7_VRTX free
 o_0_6_AMD free
 o_0_6_AMGN free
 o_0_6_ASML free
 o_0_6_DLTR free
 o_0_6_MTCH free
 o_0_6_NFLX free
 o_0_6_QCOM free
 o_0_6_SBUX free
 o_0_6_TSLA free
 o_0_6_VRTX free
 o_0_7_0_0_AMD free
 o_0_7_0_0_AMGN free
 o_0_7_0_0_ASML free
 o_0_7_0_0_DLTR free
 o_0_7_0_0_MTCH free
 o_0_7_0_0_NFLX free
 o_0_7_0_0_QCOM free
 o_0_7_0_0_SBUX free
 o_0_7_0_0_TSLA free
 o_0_7_0_0_VRTX free
 o_0_7_0_1_AMD free
 o_0_7_0_1_AMGN free
 o_0_7_0_1_ASML free
 o_0_7_0_1_DLTR free
 o_0_7_0_1_MTCH free
 o_0_7_0_1_NFLX free
 o_0_7_0_1_QCOM free
 o_0_7_0_1_SBUX free
 o_0_7_0_1_TSLA free
 o_0_7_0_1_VRTX free
 o_0_7_0_2_AMD free
 o_0_7_0_2_AMGN free
 o_0_7_0_2_ASML free
 o_0_7_0_2_DLTR free
 o_0_7_0_2_MTCH free
 o_0_7_0_2_NFLX free
 o_0_7_0_2_QCOM free
 o_0_7_0_2_SBUX free
 o_0_7_0_2_TSLA free
 o_0_7_0_2_VRTX free
 o_0_7_0_3_AMD free
 o_0_7_0_3_AMGN free
 o_0_7_0_3_ASML free
 o_0_7_0_3_DLTR free
 o_0_7_0_3_MTCH free
 o_0_7_0_3_NFLX free
 o_0_7_0_3_QCOM free
 o_0_7_0_3_SBUX free
 o_0_7_0_3_TSLA free
 o_0_7_0_3_VRTX free
 o_0_7_0_4_AMD free
 o_0_7_0_4_AMGN free
 o_0_7_0_4_ASML free
 o_0_7_0_4_DLTR free
 o_0_7_0_4_MTCH free
 o_0_7_0_4_NFLX free
 o_0_7_0_4_QCOM free
 o_0_7_0_4_SBUX free
 o_0_7_0_4_TSLA free
 o_0_7_0_4_VRTX free
 o_0_7_0_5_AMD free
 o_0_7_0_5_AMGN free
 o_0_7_0_5_ASML free
 o_0_7_0_5_DLTR free
 o_0_7_0_5_MTCH free
 o_0_7_0_5_NFLX free
 o_0_7_0_5_QCOM free
 o_0_7_0_5_SBUX free
 o_0_7_0_5_TSLA free
 o_0_7_0_5_VRTX free
 o_0_7_0_AMD free
 o_0_7_0_AMGN free
 o_0_7_0_ASML free
 o_0_7_0_DLTR free
 o_0_7_0_MTCH free
 o_0_7_0_NFLX free
 o_0_7_0_QCOM free
 o_0_7_0_SBUX free
 o_0_7_0_TSLA free
 o_0_7_0_VRTX free
 o_0_7_1_0_AMD free
 o_0_7_1_0_AMGN free
 o_0_7_1_0_ASML free
 o_0_7_1_0_DLTR free
 o_0_7_1_0_MTCH free
 o_0_7_1_0_NFLX free
 o_0_7_1_0_QCOM free
 o_0_7_1_0_SBUX free
 o_0_7_1_0_TSLA free
 o_0_7_1_0_VRTX free
 o_0_7_1_1_AMD free
 o_0_7_1_1_AMGN free
 o_0_7_1_1_ASML free
 o_0_7_1_1_DLTR free
 o_0_7_1_1_MTCH free
 o_0_7_1_1_NFLX free
 o_0_7_1_1_QCOM free
 o_0_7_1_1_SBUX free
 o_0_7_1_1_TSLA free
 o_0_7_1_1_VRTX free
 o_0_7_1_2_AMD free
 o_0_7_1_2_AMGN free
 o_0_7_1_2_ASML free
 o_0_7_1_2_DLTR free
 o_0_7_1_2_MTCH free
 o_0_7_1_2_NFLX free
 o_0_7_1_2_QCOM free
 o_0_7_1_2_SBUX free
 o_0_7_1_2_TSLA free
 o_0_7_1_2_VRTX free
 o_0_7_1_3_AMD free
 o_0_7_1_3_AMGN free
 o_0_7_1_3_ASML free
 o_0_7_1_3_DLTR free
 o_0_7_1_3_MTCH free
 o_0_7_1_3_NFLX free
 o_0_7_1_3_QCOM free
 o_0_7_1_3_SBUX free
 o_0_7_1_3_TSLA free
 o_0_7_1_3_VRTX free
 o_0_7_1_4_AMD free
 o_0_7_1_4_AMGN free
 o_0_7_1_4_ASML free
 o_0_7_1_4_DLTR free
 o_0_7_1_4_MTCH free
 o_0_7_1_4_NFLX free
 o_0_7_1_4_QCOM free
 o_0_7_1_4_SBUX free
 o_0_7_1_4_TSLA free
 o_0_7_1_4_VRTX free
 o_0_7_1_5_AMD free
 o_0_7_1_5_AMGN free
 o_0_7_1_5_ASML free
 o_0_7_1_5_DLTR free
 o_0_7_1_5_MTCH free
 o_0_7_1_5_NFLX free
 o_0_7_1_5_QCOM free
 o_0_7_1_5_SBUX free
 o_0_7_1_5_TSLA free
 o_0_7_1_5_VRTX free
 o_0_7_1_AMD free
 o_0_7_1_AMGN free
 o_0_7_1_ASML free
 o_0_7_1_DLTR free
 o_0_7_1_MTCH free
 o_0_7_1_NFLX free
 o_0_7_1_QCOM free
 o_0_7_1_SBUX free
 o_0_7_1_TSLA free
 o_0_7_1_VRTX free
 o_0_7_2_0_AMD free
 o_0_7_2_0_AMGN free
 o_0_7_2_0_ASML free
 o_0_7_2_0_DLTR free
 o_0_7_2_0_MTCH free
 o_0_7_2_0_NFLX free
 o_0_7_2_0_QCOM free
 o_0_7_2_0_SBUX free
 o_0_7_2_0_TSLA free
 o_0_7_2_0_VRTX free
 o_0_7_2_1_AMD free
 o_0_7_2_1_AMGN free
 o_0_7_2_1_ASML free
 o_0_7_2_1_DLTR free
 o_0_7_2_1_MTCH free
 o_0_7_2_1_NFLX free
 o_0_7_2_1_QCOM free
 o_0_7_2_1_SBUX free
 o_0_7_2_1_TSLA free
 o_0_7_2_1_VRTX free
 o_0_7_2_2_AMD free
 o_0_7_2_2_AMGN free
 o_0_7_2_2_ASML free
 o_0_7_2_2_DLTR free
 o_0_7_2_2_MTCH free
 o_0_7_2_2_NFLX free
 o_0_7_2_2_QCOM free
 o_0_7_2_2_SBUX free
 o_0_7_2_2_TSLA free
 o_0_7_2_2_VRTX free
 o_0_7_2_3_AMD free
 o_0_7_2_3_AMGN free
 o_0_7_2_3_ASML free
 o_0_7_2_3_DLTR free
 o_0_7_2_3_MTCH free
 o_0_7_2_3_NFLX free
 o_0_7_2_3_QCOM free
 o_0_7_2_3_SBUX free
 o_0_7_2_3_TSLA free
 o_0_7_2_3_VRTX free
 o_0_7_2_4_AMD free
 o_0_7_2_4_AMGN free
 o_0_7_2_4_ASML free
 o_0_7_2_4_DLTR free
 o_0_7_2_4_MTCH free
 o_0_7_2_4_NFLX free
 o_0_7_2_4_QCOM free
 o_0_7_2_4_SBUX free
 o_0_7_2_4_TSLA free
 o_0_7_2_4_VRTX free
 o_0_7_2_5_AMD free
 o_0_7_2_5_AMGN free
 o_0_7_2_5_ASML free
 o_0_7_2_5_DLTR free
 o_0_7_2_5_MTCH free
 o_0_7_2_5_NFLX free
 o_0_7_2_5_QCOM free
 o_0_7_2_5_SBUX free
 o_0_7_2_5_TSLA free
 o_0_7_2_5_VRTX free
 o_0_7_2_AMD free
 o_0_7_2_AMGN free
 o_0_7_2_ASML free
 o_0_7_2_DLTR free
 o_0_7_2_MTCH free
 o_0_7_2_NFLX free
 o_0_7_2_QCOM free
 o_0_7_2_SBUX free
 o_0_7_2_TSLA free
 o_0_7_2_VRTX free
 o_0_7_3_0_AMD free
 o_0_7_3_0_AMGN free
 o_0_7_3_0_ASML free
 o_0_7_3_0_DLTR free
 o_0_7_3_0_MTCH free
 o_0_7_3_0_NFLX free
 o_0_7_3_0_QCOM free
 o_0_7_3_0_SBUX free
 o_0_7_3_0_TSLA free
 o_0_7_3_0_VRTX free
 o_0_7_3_1_AMD free
 o_0_7_3_1_AMGN free
 o_0_7_3_1_ASML free
 o_0_7_3_1_DLTR free
 o_0_7_3_1_MTCH free
 o_0_7_3_1_NFLX free
 o_0_7_3_1_QCOM free
 o_0_7_3_1_SBUX free
 o_0_7_3_1_TSLA free
 o_0_7_3_1_VRTX free
 o_0_7_3_2_AMD free
 o_0_7_3_2_AMGN free
 o_0_7_3_2_ASML free
 o_0_7_3_2_DLTR free
 o_0_7_3_2_MTCH free
 o_0_7_3_2_NFLX free
 o_0_7_3_2_QCOM free
 o_0_7_3_2_SBUX free
 o_0_7_3_2_TSLA free
 o_0_7_3_2_VRTX free
 o_0_7_3_3_AMD free
 o_0_7_3_3_AMGN free
 o_0_7_3_3_ASML free
 o_0_7_3_3_DLTR free
 o_0_7_3_3_MTCH free
 o_0_7_3_3_NFLX free
 o_0_7_3_3_QCOM free
 o_0_7_3_3_SBUX free
 o_0_7_3_3_TSLA free
 o_0_7_3_3_VRTX free
 o_0_7_3_4_AMD free
 o_0_7_3_4_AMGN free
 o_0_7_3_4_ASML free
 o_0_7_3_4_DLTR free
 o_0_7_3_4_MTCH free
 o_0_7_3_4_NFLX free
 o_0_7_3_4_QCOM free
 o_0_7_3_4_SBUX free
 o_0_7_3_4_TSLA free
 o_0_7_3_4_VRTX free
 o_0_7_3_5_AMD free
 o_0_7_3_5_AMGN free
 o_0_7_3_5_ASML free
 o_0_7_3_5_DLTR free
 o_0_7_3_5_MTCH free
 o_0_7_3_5_NFLX free
 o_0_7_3_5_QCOM free
 o_0_7_3_5_SBUX free
 o_0_7_3_5_TSLA free
 o_0_7_3_5_VRTX free
 o_0_7_3_AMD free
 o_0_7_3_AMGN free
 o_0_7_3_ASML free
 o_0_7_3_DLTR free
 o_0_7_3_MTCH free
 o_0_7_3_NFLX free
 o_0_7_3_QCOM free
 o_0_7_3_SBUX free
 o_0_7_3_TSLA free
 o_0_7_3_VRTX free
 o_0_7_4_0_AMD free
 o_0_7_4_0_AMGN free
 o_0_7_4_0_ASML free
 o_0_7_4_0_DLTR free
 o_0_7_4_0_MTCH free
 o_0_7_4_0_NFLX free
 o_0_7_4_0_QCOM free
 o_0_7_4_0_SBUX free
 o_0_7_4_0_TSLA free
 o_0_7_4_0_VRTX free
 o_0_7_4_1_AMD free
 o_0_7_4_1_AMGN free
 o_0_7_4_1_ASML free
 o_0_7_4_1_DLTR free
 o_0_7_4_1_MTCH free
 o_0_7_4_1_NFLX free
 o_0_7_4_1_QCOM free
 o_0_7_4_1_SBUX free
 o_0_7_4_1_TSLA free
 o_0_7_4_1_VRTX free
 o_0_7_4_2_AMD free
 o_0_7_4_2_AMGN free
 o_0_7_4_2_ASML free
 o_0_7_4_2_DLTR free
 o_0_7_4_2_MTCH free
 o_0_7_4_2_NFLX free
 o_0_7_4_2_QCOM free
 o_0_7_4_2_SBUX free
 o_0_7_4_2_TSLA free
 o_0_7_4_2_VRTX free
 o_0_7_4_3_AMD free
 o_0_7_4_3_AMGN free
 o_0_7_4_3_ASML free
 o_0_7_4_3_DLTR free
 o_0_7_4_3_MTCH free
 o_0_7_4_3_NFLX free
 o_0_7_4_3_QCOM free
 o_0_7_4_3_SBUX free
 o_0_7_4_3_TSLA free
 o_0_7_4_3_VRTX free
 o_0_7_4_4_AMD free
 o_0_7_4_4_AMGN free
 o_0_7_4_4_ASML free
 o_0_7_4_4_DLTR free
 o_0_7_4_4_MTCH free
 o_0_7_4_4_NFLX free
 o_0_7_4_4_QCOM free
 o_0_7_4_4_SBUX free
 o_0_7_4_4_TSLA free
 o_0_7_4_4_VRTX free
 o_0_7_4_5_AMD free
 o_0_7_4_5_AMGN free
 o_0_7_4_5_ASML free
 o_0_7_4_5_DLTR free
 o_0_7_4_5_MTCH free
 o_0_7_4_5_NFLX free
 o_0_7_4_5_QCOM free
 o_0_7_4_5_SBUX free
 o_0_7_4_5_TSLA free
 o_0_7_4_5_VRTX free
 o_0_7_4_AMD free
 o_0_7_4_AMGN free
 o_0_7_4_ASML free
 o_0_7_4_DLTR free
 o_0_7_4_MTCH free
 o_0_7_4_NFLX free
 o_0_7_4_QCOM free
 o_0_7_4_SBUX free
 o_0_7_4_TSLA free
 o_0_7_4_VRTX free
 o_0_7_5_0_AMD free
 o_0_7_5_0_AMGN free
 o_0_7_5_0_ASML free
 o_0_7_5_0_DLTR free
 o_0_7_5_0_MTCH free
 o_0_7_5_0_NFLX free
 o_0_7_5_0_QCOM free
 o_0_7_5_0_SBUX free
 o_0_7_5_0_TSLA free
 o_0_7_5_0_VRTX free
 o_0_7_5_1_AMD free
 o_0_7_5_1_AMGN free
 o_0_7_5_1_ASML free
 o_0_7_5_1_DLTR free
 o_0_7_5_1_MTCH free
 o_0_7_5_1_NFLX free
 o_0_7_5_1_QCOM free
 o_0_7_5_1_SBUX free
 o_0_7_5_1_TSLA free
 o_0_7_5_1_VRTX free
 o_0_7_5_2_AMD free
 o_0_7_5_2_AMGN free
 o_0_7_5_2_ASML free
 o_0_7_5_2_DLTR free
 o_0_7_5_2_MTCH free
 o_0_7_5_2_NFLX free
 o_0_7_5_2_QCOM free
 o_0_7_5_2_SBUX free
 o_0_7_5_2_TSLA free
 o_0_7_5_2_VRTX free
 o_0_7_5_3_AMD free
 o_0_7_5_3_AMGN free
 o_0_7_5_3_ASML free
 o_0_7_5_3_DLTR free
 o_0_7_5_3_MTCH free
 o_0_7_5_3_NFLX free
 o_0_7_5_3_QCOM free
 o_0_7_5_3_SBUX free
 o_0_7_5_3_TSLA free
 o_0_7_5_3_VRTX free
 o_0_7_5_4_AMD free
 o_0_7_5_4_AMGN free
 o_0_7_5_4_ASML free
 o_0_7_5_4_DLTR free
 o_0_7_5_4_MTCH free
 o_0_7_5_4_NFLX free
 o_0_7_5_4_QCOM free
 o_0_7_5_4_SBUX free
 o_0_7_5_4_TSLA free
 o_0_7_5_4_VRTX free
 o_0_7_5_5_AMD free
 o_0_7_5_5_AMGN free
 o_0_7_5_5_ASML free
 o_0_7_5_5_DLTR free
 o_0_7_5_5_MTCH free
 o_0_7_5_5_NFLX free
 o_0_7_5_5_QCOM free
 o_0_7_5_5_SBUX free
 o_0_7_5_5_TSLA free
 o_0_7_5_5_VRTX free
 o_0_7_5_AMD free
 o_0_7_5_AMGN free
 o_0_7_5_ASML free
 o_0_7_5_DLTR free
 o_0_7_5_MTCH free
 o_0_7_5_NFLX free
 o_0_7_5_QCOM free
 o_0_7_5_SBUX free
 o_0_7_5_TSLA free
 o_0_7_5_VRTX free
 o_0_7_6_0_AMD free
 o_0_7_6_0_AMGN free
 o_0_7_6_0_ASML free
 o_0_7_6_0_DLTR free
 o_0_7_6_0_MTCH free
 o_0_7_6_0_NFLX free
 o_0_7_6_0_QCOM free
 o_0_7_6_0_SBUX free
 o_0_7_6_0_TSLA free
 o_0_7_6_0_VRTX free
 o_0_7_6_1_AMD free
 o_0_7_6_1_AMGN free
 o_0_7_6_1_ASML free
 o_0_7_6_1_DLTR free
 o_0_7_6_1_MTCH free
 o_0_7_6_1_NFLX free
 o_0_7_6_1_QCOM free
 o_0_7_6_1_SBUX free
 o_0_7_6_1_TSLA free
 o_0_7_6_1_VRTX free
 o_0_7_6_2_AMD free
 o_0_7_6_2_AMGN free
 o_0_7_6_2_ASML free
 o_0_7_6_2_DLTR free
 o_0_7_6_2_MTCH free
 o_0_7_6_2_NFLX free
 o_0_7_6_2_QCOM free
 o_0_7_6_2_SBUX free
 o_0_7_6_2_TSLA free
 o_0_7_6_2_VRTX free
 o_0_7_6_3_AMD free
 o_0_7_6_3_AMGN free
 o_0_7_6_3_ASML free
 o_0_7_6_3_DLTR free
 o_0_7_6_3_MTCH free
 o_0_7_6_3_NFLX free
 o_0_7_6_3_QCOM free
 o_0_7_6_3_SBUX free
 o_0_7_6_3_TSLA free
 o_0_7_6_3_VRTX free
 o_0_7_6_4_AMD free
 o_0_7_6_4_AMGN free
 o_0_7_6_4_ASML free
 o_0_7_6_4_DLTR free
 o_0_7_6_4_MTCH free
 o_0_7_6_4_NFLX free
 o_0_7_6_4_QCOM free
 o_0_7_6_4_SBUX free
 o_0_7_6_4_TSLA free
 o_0_7_6_4_VRTX free
 o_0_7_6_5_AMD free
 o_0_7_6_5_AMGN free
 o_0_7_6_5_ASML free
 o_0_7_6_5_DLTR free
 o_0_7_6_5_MTCH free
 o_0_7_6_5_NFLX free
 o_0_7_6_5_QCOM free
 o_0_7_6_5_SBUX free
 o_0_7_6_5_TSLA free
 o_0_7_6_5_VRTX free
 o_0_7_6_AMD free
 o_0_7_6_AMGN free
 o_0_7_6_ASML free
 o_0_7_6_DLTR free
 o_0_7_6_MTCH free
 o_0_7_6_NFLX free
 o_0_7_6_QCOM free
 o_0_7_6_SBUX free
 o_0_7_6_TSLA free
 o_0_7_6_VRTX free
 o_0_7_7_0_AMD free
 o_0_7_7_0_AMGN free
 o_0_7_7_0_ASML free
 o_0_7_7_0_DLTR free
 o_0_7_7_0_MTCH free
 o_0_7_7_0_NFLX free
 o_0_7_7_0_QCOM free
 o_0_7_7_0_SBUX free
 o_0_7_7_0_TSLA free
 o_0_7_7_0_VRTX free
 o_0_7_7_1_AMD free
 o_0_7_7_1_AMGN free
 o_0_7_7_1_ASML free
 o_0_7_7_1_DLTR free
 o_0_7_7_1_MTCH free
 o_0_7_7_1_NFLX free
 o_0_7_7_1_QCOM free
 o_0_7_7_1_SBUX free
 o_0_7_7_1_TSLA free
 o_0_7_7_1_VRTX free
 o_0_7_7_2_AMD free
 o_0_7_7_2_AMGN free
 o_0_7_7_2_ASML free
 o_0_7_7_2_DLTR free
 o_0_7_7_2_MTCH free
 o_0_7_7_2_NFLX free
 o_0_7_7_2_QCOM free
 o_0_7_7_2_SBUX free
 o_0_7_7_2_TSLA free
 o_0_7_7_2_VRTX free
 o_0_7_7_3_AMD free
 o_0_7_7_3_AMGN free
 o_0_7_7_3_ASML free
 o_0_7_7_3_DLTR free
 o_0_7_7_3_MTCH free
 o_0_7_7_3_NFLX free
 o_0_7_7_3_QCOM free
 o_0_7_7_3_SBUX free
 o_0_7_7_3_TSLA free
 o_0_7_7_3_VRTX free
 o_0_7_7_4_AMD free
 o_0_7_7_4_AMGN free
 o_0_7_7_4_ASML free
 o_0_7_7_4_DLTR free
 o_0_7_7_4_MTCH free
 o_0_7_7_4_NFLX free
 o_0_7_7_4_QCOM free
 o_0_7_7_4_SBUX free
 o_0_7_7_4_TSLA free
 o_0_7_7_4_VRTX free
 o_0_7_7_5_AMD free
 o_0_7_7_5_AMGN free
 o_0_7_7_5_ASML free
 o_0_7_7_5_DLTR free
 o_0_7_7_5_MTCH free
 o_0_7_7_5_NFLX free
 o_0_7_7_5_QCOM free
 o_0_7_7_5_SBUX free
 o_0_7_7_5_TSLA free
 o_0_7_7_5_VRTX free
 o_0_7_7_AMD free
 o_0_7_7_AMGN free
 o_0_7_7_ASML free
 o_0_7_7_DLTR free
 o_0_7_7_MTCH free
 o_0_7_7_NFLX free
 o_0_7_7_QCOM free
 o_0_7_7_SBUX free
 o_0_7_7_TSLA free
 o_0_7_7_VRTX free
 o_0_7_AMD free
 o_0_7_AMGN free
 o_0_7_ASML free
 o_0_7_DLTR free
 o_0_7_MTCH free
 o_0_7_NFLX free
 o_0_7_QCOM free
 o_0_7_SBUX free
 o_0_7_TSLA free
 o_0_7_VRTX free
 o_0_8_0_0_AMD free
 o_0_8_0_0_AMGN free
 o_0_8_0_0_ASML free
 o_0_8_0_0_DLTR free
 o_0_8_0_0_MTCH free
 o_0_8_0_0_NFLX free
 o_0_8_0_0_QCOM free
 o_0_8_0_0_SBUX free
 o_0_8_0_0_TSLA free
 o_0_8_0_0_VRTX free
 o_0_8_0_1_AMD free
 o_0_8_0_1_AMGN free
 o_0_8_0_1_ASML free
 o_0_8_0_1_DLTR free
 o_0_8_0_1_MTCH free
 o_0_8_0_1_NFLX free
 o_0_8_0_1_QCOM free
 o_0_8_0_1_SBUX free
 o_0_8_0_1_TSLA free
 o_0_8_0_1_VRTX free
 o_0_8_0_2_AMD free
 o_0_8_0_2_AMGN free
 o_0_8_0_2_ASML free
 o_0_8_0_2_DLTR free
 o_0_8_0_2_MTCH free
 o_0_8_0_2_NFLX free
 o_0_8_0_2_QCOM free
 o_0_8_0_2_SBUX free
 o_0_8_0_2_TSLA free
 o_0_8_0_2_VRTX free
 o_0_8_0_3_AMD free
 o_0_8_0_3_AMGN free
 o_0_8_0_3_ASML free
 o_0_8_0_3_DLTR free
 o_0_8_0_3_MTCH free
 o_0_8_0_3_NFLX free
 o_0_8_0_3_QCOM free
 o_0_8_0_3_SBUX free
 o_0_8_0_3_TSLA free
 o_0_8_0_3_VRTX free
 o_0_8_0_4_AMD free
 o_0_8_0_4_AMGN free
 o_0_8_0_4_ASML free
 o_0_8_0_4_DLTR free
 o_0_8_0_4_MTCH free
 o_0_8_0_4_NFLX free
 o_0_8_0_4_QCOM free
 o_0_8_0_4_SBUX free
 o_0_8_0_4_TSLA free
 o_0_8_0_4_VRTX free
 o_0_8_0_5_AMD free
 o_0_8_0_5_AMGN free
 o_0_8_0_5_ASML free
 o_0_8_0_5_DLTR free
 o_0_8_0_5_MTCH free
 o_0_8_0_5_NFLX free
 o_0_8_0_5_QCOM free
 o_0_8_0_5_SBUX free
 o_0_8_0_5_TSLA free
 o_0_8_0_5_VRTX free
 o_0_8_0_AMD free
 o_0_8_0_AMGN free
 o_0_8_0_ASML free
 o_0_8_0_DLTR free
 o_0_8_0_MTCH free
 o_0_8_0_NFLX free
 o_0_8_0_QCOM free
 o_0_8_0_SBUX free
 o_0_8_0_TSLA free
 o_0_8_0_VRTX free
 o_0_8_1_0_AMD free
 o_0_8_1_0_AMGN free
 o_0_8_1_0_ASML free
 o_0_8_1_0_DLTR free
 o_0_8_1_0_MTCH free
 o_0_8_1_0_NFLX free
 o_0_8_1_0_QCOM free
 o_0_8_1_0_SBUX free
 o_0_8_1_0_TSLA free
 o_0_8_1_0_VRTX free
 o_0_8_1_1_AMD free
 o_0_8_1_1_AMGN free
 o_0_8_1_1_ASML free
 o_0_8_1_1_DLTR free
 o_0_8_1_1_MTCH free
 o_0_8_1_1_NFLX free
 o_0_8_1_1_QCOM free
 o_0_8_1_1_SBUX free
 o_0_8_1_1_TSLA free
 o_0_8_1_1_VRTX free
 o_0_8_1_2_AMD free
 o_0_8_1_2_AMGN free
 o_0_8_1_2_ASML free
 o_0_8_1_2_DLTR free
 o_0_8_1_2_MTCH free
 o_0_8_1_2_NFLX free
 o_0_8_1_2_QCOM free
 o_0_8_1_2_SBUX free
 o_0_8_1_2_TSLA free
 o_0_8_1_2_VRTX free
 o_0_8_1_3_AMD free
 o_0_8_1_3_AMGN free
 o_0_8_1_3_ASML free
 o_0_8_1_3_DLTR free
 o_0_8_1_3_MTCH free
 o_0_8_1_3_NFLX free
 o_0_8_1_3_QCOM free
 o_0_8_1_3_SBUX free
 o_0_8_1_3_TSLA free
 o_0_8_1_3_VRTX free
 o_0_8_1_4_AMD free
 o_0_8_1_4_AMGN free
 o_0_8_1_4_ASML free
 o_0_8_1_4_DLTR free
 o_0_8_1_4_MTCH free
 o_0_8_1_4_NFLX free
 o_0_8_1_4_QCOM free
 o_0_8_1_4_SBUX free
 o_0_8_1_4_TSLA free
 o_0_8_1_4_VRTX free
 o_0_8_1_5_AMD free
 o_0_8_1_5_AMGN free
 o_0_8_1_5_ASML free
 o_0_8_1_5_DLTR free
 o_0_8_1_5_MTCH free
 o_0_8_1_5_NFLX free
 o_0_8_1_5_QCOM free
 o_0_8_1_5_SBUX free
 o_0_8_1_5_TSLA free
 o_0_8_1_5_VRTX free
 o_0_8_1_AMD free
 o_0_8_1_AMGN free
 o_0_8_1_ASML free
 o_0_8_1_DLTR free
 o_0_8_1_MTCH free
 o_0_8_1_NFLX free
 o_0_8_1_QCOM free
 o_0_8_1_SBUX free
 o_0_8_1_TSLA free
 o_0_8_1_VRTX free
 o_0_8_2_0_AMD free
 o_0_8_2_0_AMGN free
 o_0_8_2_0_ASML free
 o_0_8_2_0_DLTR free
 o_0_8_2_0_MTCH free
 o_0_8_2_0_NFLX free
 o_0_8_2_0_QCOM free
 o_0_8_2_0_SBUX free
 o_0_8_2_0_TSLA free
 o_0_8_2_0_VRTX free
 o_0_8_2_1_AMD free
 o_0_8_2_1_AMGN free
 o_0_8_2_1_ASML free
 o_0_8_2_1_DLTR free
 o_0_8_2_1_MTCH free
 o_0_8_2_1_NFLX free
 o_0_8_2_1_QCOM free
 o_0_8_2_1_SBUX free
 o_0_8_2_1_TSLA free
 o_0_8_2_1_VRTX free
 o_0_8_2_2_AMD free
 o_0_8_2_2_AMGN free
 o_0_8_2_2_ASML free
 o_0_8_2_2_DLTR free
 o_0_8_2_2_MTCH free
 o_0_8_2_2_NFLX free
 o_0_8_2_2_QCOM free
 o_0_8_2_2_SBUX free
 o_0_8_2_2_TSLA free
 o_0_8_2_2_VRTX free
 o_0_8_2_3_AMD free
 o_0_8_2_3_AMGN free
 o_0_8_2_3_ASML free
 o_0_8_2_3_DLTR free
 o_0_8_2_3_MTCH free
 o_0_8_2_3_NFLX free
 o_0_8_2_3_QCOM free
 o_0_8_2_3_SBUX free
 o_0_8_2_3_TSLA free
 o_0_8_2_3_VRTX free
 o_0_8_2_4_AMD free
 o_0_8_2_4_AMGN free
 o_0_8_2_4_ASML free
 o_0_8_2_4_DLTR free
 o_0_8_2_4_MTCH free
 o_0_8_2_4_NFLX free
 o_0_8_2_4_QCOM free
 o_0_8_2_4_SBUX free
 o_0_8_2_4_TSLA free
 o_0_8_2_4_VRTX free
 o_0_8_2_5_AMD free
 o_0_8_2_5_AMGN free
 o_0_8_2_5_ASML free
 o_0_8_2_5_DLTR free
 o_0_8_2_5_MTCH free
 o_0_8_2_5_NFLX free
 o_0_8_2_5_QCOM free
 o_0_8_2_5_SBUX free
 o_0_8_2_5_TSLA free
 o_0_8_2_5_VRTX free
 o_0_8_2_AMD free
 o_0_8_2_AMGN free
 o_0_8_2_ASML free
 o_0_8_2_DLTR free
 o_0_8_2_MTCH free
 o_0_8_2_NFLX free
 o_0_8_2_QCOM free
 o_0_8_2_SBUX free
 o_0_8_2_TSLA free
 o_0_8_2_VRTX free
 o_0_8_3_0_AMD free
 o_0_8_3_0_AMGN free
 o_0_8_3_0_ASML free
 o_0_8_3_0_DLTR free
 o_0_8_3_0_MTCH free
 o_0_8_3_0_NFLX free
 o_0_8_3_0_QCOM free
 o_0_8_3_0_SBUX free
 o_0_8_3_0_TSLA free
 o_0_8_3_0_VRTX free
 o_0_8_3_1_AMD free
 o_0_8_3_1_AMGN free
 o_0_8_3_1_ASML free
 o_0_8_3_1_DLTR free
 o_0_8_3_1_MTCH free
 o_0_8_3_1_NFLX free
 o_0_8_3_1_QCOM free
 o_0_8_3_1_SBUX free
 o_0_8_3_1_TSLA free
 o_0_8_3_1_VRTX free
 o_0_8_3_2_AMD free
 o_0_8_3_2_AMGN free
 o_0_8_3_2_ASML free
 o_0_8_3_2_DLTR free
 o_0_8_3_2_MTCH free
 o_0_8_3_2_NFLX free
 o_0_8_3_2_QCOM free
 o_0_8_3_2_SBUX free
 o_0_8_3_2_TSLA free
 o_0_8_3_2_VRTX free
 o_0_8_3_3_AMD free
 o_0_8_3_3_AMGN free
 o_0_8_3_3_ASML free
 o_0_8_3_3_DLTR free
 o_0_8_3_3_MTCH free
 o_0_8_3_3_NFLX free
 o_0_8_3_3_QCOM free
 o_0_8_3_3_SBUX free
 o_0_8_3_3_TSLA free
 o_0_8_3_3_VRTX free
 o_0_8_3_4_AMD free
 o_0_8_3_4_AMGN free
 o_0_8_3_4_ASML free
 o_0_8_3_4_DLTR free
 o_0_8_3_4_MTCH free
 o_0_8_3_4_NFLX free
 o_0_8_3_4_QCOM free
 o_0_8_3_4_SBUX free
 o_0_8_3_4_TSLA free
 o_0_8_3_4_VRTX free
 o_0_8_3_5_AMD free
 o_0_8_3_5_AMGN free
 o_0_8_3_5_ASML free
 o_0_8_3_5_DLTR free
 o_0_8_3_5_MTCH free
 o_0_8_3_5_NFLX free
 o_0_8_3_5_QCOM free
 o_0_8_3_5_SBUX free
 o_0_8_3_5_TSLA free
 o_0_8_3_5_VRTX free
 o_0_8_3_AMD free
 o_0_8_3_AMGN free
 o_0_8_3_ASML free
 o_0_8_3_DLTR free
 o_0_8_3_MTCH free
 o_0_8_3_NFLX free
 o_0_8_3_QCOM free
 o_0_8_3_SBUX free
 o_0_8_3_TSLA free
 o_0_8_3_VRTX free
 o_0_8_4_0_AMD free
 o_0_8_4_0_AMGN free
 o_0_8_4_0_ASML free
 o_0_8_4_0_DLTR free
 o_0_8_4_0_MTCH free
 o_0_8_4_0_NFLX free
 o_0_8_4_0_QCOM free
 o_0_8_4_0_SBUX free
 o_0_8_4_0_TSLA free
 o_0_8_4_0_VRTX free
 o_0_8_4_1_AMD free
 o_0_8_4_1_AMGN free
 o_0_8_4_1_ASML free
 o_0_8_4_1_DLTR free
 o_0_8_4_1_MTCH free
 o_0_8_4_1_NFLX free
 o_0_8_4_1_QCOM free
 o_0_8_4_1_SBUX free
 o_0_8_4_1_TSLA free
 o_0_8_4_1_VRTX free
 o_0_8_4_2_AMD free
 o_0_8_4_2_AMGN free
 o_0_8_4_2_ASML free
 o_0_8_4_2_DLTR free
 o_0_8_4_2_MTCH free
 o_0_8_4_2_NFLX free
 o_0_8_4_2_QCOM free
 o_0_8_4_2_SBUX free
 o_0_8_4_2_TSLA free
 o_0_8_4_2_VRTX free
 o_0_8_4_3_AMD free
 o_0_8_4_3_AMGN free
 o_0_8_4_3_ASML free
 o_0_8_4_3_DLTR free
 o_0_8_4_3_MTCH free
 o_0_8_4_3_NFLX free
 o_0_8_4_3_QCOM free
 o_0_8_4_3_SBUX free
 o_0_8_4_3_TSLA free
 o_0_8_4_3_VRTX free
 o_0_8_4_4_AMD free
 o_0_8_4_4_AMGN free
 o_0_8_4_4_ASML free
 o_0_8_4_4_DLTR free
 o_0_8_4_4_MTCH free
 o_0_8_4_4_NFLX free
 o_0_8_4_4_QCOM free
 o_0_8_4_4_SBUX free
 o_0_8_4_4_TSLA free
 o_0_8_4_4_VRTX free
 o_0_8_4_5_AMD free
 o_0_8_4_5_AMGN free
 o_0_8_4_5_ASML free
 o_0_8_4_5_DLTR free
 o_0_8_4_5_MTCH free
 o_0_8_4_5_NFLX free
 o_0_8_4_5_QCOM free
 o_0_8_4_5_SBUX free
 o_0_8_4_5_TSLA free
 o_0_8_4_5_VRTX free
 o_0_8_4_AMD free
 o_0_8_4_AMGN free
 o_0_8_4_ASML free
 o_0_8_4_DLTR free
 o_0_8_4_MTCH free
 o_0_8_4_NFLX free
 o_0_8_4_QCOM free
 o_0_8_4_SBUX free
 o_0_8_4_TSLA free
 o_0_8_4_VRTX free
 o_0_8_5_0_AMD free
 o_0_8_5_0_AMGN free
 o_0_8_5_0_ASML free
 o_0_8_5_0_DLTR free
 o_0_8_5_0_MTCH free
 o_0_8_5_0_NFLX free
 o_0_8_5_0_QCOM free
 o_0_8_5_0_SBUX free
 o_0_8_5_0_TSLA free
 o_0_8_5_0_VRTX free
 o_0_8_5_1_AMD free
 o_0_8_5_1_AMGN free
 o_0_8_5_1_ASML free
 o_0_8_5_1_DLTR free
 o_0_8_5_1_MTCH free
 o_0_8_5_1_NFLX free
 o_0_8_5_1_QCOM free
 o_0_8_5_1_SBUX free
 o_0_8_5_1_TSLA free
 o_0_8_5_1_VRTX free
 o_0_8_5_2_AMD free
 o_0_8_5_2_AMGN free
 o_0_8_5_2_ASML free
 o_0_8_5_2_DLTR free
 o_0_8_5_2_MTCH free
 o_0_8_5_2_NFLX free
 o_0_8_5_2_QCOM free
 o_0_8_5_2_SBUX free
 o_0_8_5_2_TSLA free
 o_0_8_5_2_VRTX free
 o_0_8_5_3_AMD free
 o_0_8_5_3_AMGN free
 o_0_8_5_3_ASML free
 o_0_8_5_3_DLTR free
 o_0_8_5_3_MTCH free
 o_0_8_5_3_NFLX free
 o_0_8_5_3_QCOM free
 o_0_8_5_3_SBUX free
 o_0_8_5_3_TSLA free
 o_0_8_5_3_VRTX free
 o_0_8_5_4_AMD free
 o_0_8_5_4_AMGN free
 o_0_8_5_4_ASML free
 o_0_8_5_4_DLTR free
 o_0_8_5_4_MTCH free
 o_0_8_5_4_NFLX free
 o_0_8_5_4_QCOM free
 o_0_8_5_4_SBUX free
 o_0_8_5_4_TSLA free
 o_0_8_5_4_VRTX free
 o_0_8_5_5_AMD free
 o_0_8_5_5_AMGN free
 o_0_8_5_5_ASML free
 o_0_8_5_5_DLTR free
 o_0_8_5_5_MTCH free
 o_0_8_5_5_NFLX free
 o_0_8_5_5_QCOM free
 o_0_8_5_5_SBUX free
 o_0_8_5_5_TSLA free
 o_0_8_5_5_VRTX free
 o_0_8_5_AMD free
 o_0_8_5_AMGN free
 o_0_8_5_ASML free
 o_0_8_5_DLTR free
 o_0_8_5_MTCH free
 o_0_8_5_NFLX free
 o_0_8_5_QCOM free
 o_0_8_5_SBUX free
 o_0_8_5_TSLA free
 o_0_8_5_VRTX free
 o_0_8_6_0_AMD free
 o_0_8_6_0_AMGN free
 o_0_8_6_0_ASML free
 o_0_8_6_0_DLTR free
 o_0_8_6_0_MTCH free
 o_0_8_6_0_NFLX free
 o_0_8_6_0_QCOM free
 o_0_8_6_0_SBUX free
 o_0_8_6_0_TSLA free
 o_0_8_6_0_VRTX free
 o_0_8_6_1_AMD free
 o_0_8_6_1_AMGN free
 o_0_8_6_1_ASML free
 o_0_8_6_1_DLTR free
 o_0_8_6_1_MTCH free
 o_0_8_6_1_NFLX free
 o_0_8_6_1_QCOM free
 o_0_8_6_1_SBUX free
 o_0_8_6_1_TSLA free
 o_0_8_6_1_VRTX free
 o_0_8_6_2_AMD free
 o_0_8_6_2_AMGN free
 o_0_8_6_2_ASML free
 o_0_8_6_2_DLTR free
 o_0_8_6_2_MTCH free
 o_0_8_6_2_NFLX free
 o_0_8_6_2_QCOM free
 o_0_8_6_2_SBUX free
 o_0_8_6_2_TSLA free
 o_0_8_6_2_VRTX free
 o_0_8_6_3_AMD free
 o_0_8_6_3_AMGN free
 o_0_8_6_3_ASML free
 o_0_8_6_3_DLTR free
 o_0_8_6_3_MTCH free
 o_0_8_6_3_NFLX free
 o_0_8_6_3_QCOM free
 o_0_8_6_3_SBUX free
 o_0_8_6_3_TSLA free
 o_0_8_6_3_VRTX free
 o_0_8_6_4_AMD free
 o_0_8_6_4_AMGN free
 o_0_8_6_4_ASML free
 o_0_8_6_4_DLTR free
 o_0_8_6_4_MTCH free
 o_0_8_6_4_NFLX free
 o_0_8_6_4_QCOM free
 o_0_8_6_4_SBUX free
 o_0_8_6_4_TSLA free
 o_0_8_6_4_VRTX free
 o_0_8_6_5_AMD free
 o_0_8_6_5_AMGN free
 o_0_8_6_5_ASML free
 o_0_8_6_5_DLTR free
 o_0_8_6_5_MTCH free
 o_0_8_6_5_NFLX free
 o_0_8_6_5_QCOM free
 o_0_8_6_5_SBUX free
 o_0_8_6_5_TSLA free
 o_0_8_6_5_VRTX free
 o_0_8_6_AMD free
 o_0_8_6_AMGN free
 o_0_8_6_ASML free
 o_0_8_6_DLTR free
 o_0_8_6_MTCH free
 o_0_8_6_NFLX free
 o_0_8_6_QCOM free
 o_0_8_6_SBUX free
 o_0_8_6_TSLA free
 o_0_8_6_VRTX free
 o_0_8_7_0_AMD free
 o_0_8_7_0_AMGN free
 o_0_8_7_0_ASML free
 o_0_8_7_0_DLTR free
 o_0_8_7_0_MTCH free
 o_0_8_7_0_NFLX free
 o_0_8_7_0_QCOM free
 o_0_8_7_0_SBUX free
 o_0_8_7_0_TSLA free
 o_0_8_7_0_VRTX free
 o_0_8_7_1_AMD free
 o_0_8_7_1_AMGN free
 o_0_8_7_1_ASML free
 o_0_8_7_1_DLTR free
 o_0_8_7_1_MTCH free
 o_0_8_7_1_NFLX free
 o_0_8_7_1_QCOM free
 o_0_8_7_1_SBUX free
 o_0_8_7_1_TSLA free
 o_0_8_7_1_VRTX free
 o_0_8_7_2_AMD free
 o_0_8_7_2_AMGN free
 o_0_8_7_2_ASML free
 o_0_8_7_2_DLTR free
 o_0_8_7_2_MTCH free
 o_0_8_7_2_NFLX free
 o_0_8_7_2_QCOM free
 o_0_8_7_2_SBUX free
 o_0_8_7_2_TSLA free
 o_0_8_7_2_VRTX free
 o_0_8_7_3_AMD free
 o_0_8_7_3_AMGN free
 o_0_8_7_3_ASML free
 o_0_8_7_3_DLTR free
 o_0_8_7_3_MTCH free
 o_0_8_7_3_NFLX free
 o_0_8_7_3_QCOM free
 o_0_8_7_3_SBUX free
 o_0_8_7_3_TSLA free
 o_0_8_7_3_VRTX free
 o_0_8_7_4_AMD free
 o_0_8_7_4_AMGN free
 o_0_8_7_4_ASML free
 o_0_8_7_4_DLTR free
 o_0_8_7_4_MTCH free
 o_0_8_7_4_NFLX free
 o_0_8_7_4_QCOM free
 o_0_8_7_4_SBUX free
 o_0_8_7_4_TSLA free
 o_0_8_7_4_VRTX free
 o_0_8_7_5_AMD free
 o_0_8_7_5_AMGN free
 o_0_8_7_5_ASML free
 o_0_8_7_5_DLTR free
 o_0_8_7_5_MTCH free
 o_0_8_7_5_NFLX free
 o_0_8_7_5_QCOM free
 o_0_8_7_5_SBUX free
 o_0_8_7_5_TSLA free
 o_0_8_7_5_VRTX free
 o_0_8_7_AMD free
 o_0_8_7_AMGN free
 o_0_8_7_ASML free
 o_0_8_7_DLTR free
 o_0_8_7_MTCH free
 o_0_8_7_NFLX free
 o_0_8_7_QCOM free
 o_0_8_7_SBUX free
 o_0_8_7_TSLA free
 o_0_8_7_VRTX free
 o_0_8_AMD free
 o_0_8_AMGN free
 o_0_8_ASML free
 o_0_8_DLTR free
 o_0_8_MTCH free
 o_0_8_NFLX free
 o_0_8_QCOM free
 o_0_8_SBUX free
 o_0_8_TSLA free
 o_0_8_VRTX free
 o_0_9_0_0_AMD free
 o_0_9_0_0_AMGN free
 o_0_9_0_0_ASML free
 o_0_9_0_0_DLTR free
 o_0_9_0_0_MTCH free
 o_0_9_0_0_NFLX free
 o_0_9_0_0_QCOM free
 o_0_9_0_0_SBUX free
 o_0_9_0_0_TSLA free
 o_0_9_0_0_VRTX free
 o_0_9_0_1_AMD free
 o_0_9_0_1_AMGN free
 o_0_9_0_1_ASML free
 o_0_9_0_1_DLTR free
 o_0_9_0_1_MTCH free
 o_0_9_0_1_NFLX free
 o_0_9_0_1_QCOM free
 o_0_9_0_1_SBUX free
 o_0_9_0_1_TSLA free
 o_0_9_0_1_VRTX free
 o_0_9_0_2_AMD free
 o_0_9_0_2_AMGN free
 o_0_9_0_2_ASML free
 o_0_9_0_2_DLTR free
 o_0_9_0_2_MTCH free
 o_0_9_0_2_NFLX free
 o_0_9_0_2_QCOM free
 o_0_9_0_2_SBUX free
 o_0_9_0_2_TSLA free
 o_0_9_0_2_VRTX free
 o_0_9_0_3_AMD free
 o_0_9_0_3_AMGN free
 o_0_9_0_3_ASML free
 o_0_9_0_3_DLTR free
 o_0_9_0_3_MTCH free
 o_0_9_0_3_NFLX free
 o_0_9_0_3_QCOM free
 o_0_9_0_3_SBUX free
 o_0_9_0_3_TSLA free
 o_0_9_0_3_VRTX free
 o_0_9_0_4_AMD free
 o_0_9_0_4_AMGN free
 o_0_9_0_4_ASML free
 o_0_9_0_4_DLTR free
 o_0_9_0_4_MTCH free
 o_0_9_0_4_NFLX free
 o_0_9_0_4_QCOM free
 o_0_9_0_4_SBUX free
 o_0_9_0_4_TSLA free
 o_0_9_0_4_VRTX free
 o_0_9_0_5_AMD free
 o_0_9_0_5_AMGN free
 o_0_9_0_5_ASML free
 o_0_9_0_5_DLTR free
 o_0_9_0_5_MTCH free
 o_0_9_0_5_NFLX free
 o_0_9_0_5_QCOM free
 o_0_9_0_5_SBUX free
 o_0_9_0_5_TSLA free
 o_0_9_0_5_VRTX free
 o_0_9_0_AMD free
 o_0_9_0_AMGN free
 o_0_9_0_ASML free
 o_0_9_0_DLTR free
 o_0_9_0_MTCH free
 o_0_9_0_NFLX free
 o_0_9_0_QCOM free
 o_0_9_0_SBUX free
 o_0_9_0_TSLA free
 o_0_9_0_VRTX free
 o_0_9_1_0_AMD free
 o_0_9_1_0_AMGN free
 o_0_9_1_0_ASML free
 o_0_9_1_0_DLTR free
 o_0_9_1_0_MTCH free
 o_0_9_1_0_NFLX free
 o_0_9_1_0_QCOM free
 o_0_9_1_0_SBUX free
 o_0_9_1_0_TSLA free
 o_0_9_1_0_VRTX free
 o_0_9_1_1_AMD free
 o_0_9_1_1_AMGN free
 o_0_9_1_1_ASML free
 o_0_9_1_1_DLTR free
 o_0_9_1_1_MTCH free
 o_0_9_1_1_NFLX free
 o_0_9_1_1_QCOM free
 o_0_9_1_1_SBUX free
 o_0_9_1_1_TSLA free
 o_0_9_1_1_VRTX free
 o_0_9_1_2_AMD free
 o_0_9_1_2_AMGN free
 o_0_9_1_2_ASML free
 o_0_9_1_2_DLTR free
 o_0_9_1_2_MTCH free
 o_0_9_1_2_NFLX free
 o_0_9_1_2_QCOM free
 o_0_9_1_2_SBUX free
 o_0_9_1_2_TSLA free
 o_0_9_1_2_VRTX free
 o_0_9_1_3_AMD free
 o_0_9_1_3_AMGN free
 o_0_9_1_3_ASML free
 o_0_9_1_3_DLTR free
 o_0_9_1_3_MTCH free
 o_0_9_1_3_NFLX free
 o_0_9_1_3_QCOM free
 o_0_9_1_3_SBUX free
 o_0_9_1_3_TSLA free
 o_0_9_1_3_VRTX free
 o_0_9_1_4_AMD free
 o_0_9_1_4_AMGN free
 o_0_9_1_4_ASML free
 o_0_9_1_4_DLTR free
 o_0_9_1_4_MTCH free
 o_0_9_1_4_NFLX free
 o_0_9_1_4_QCOM free
 o_0_9_1_4_SBUX free
 o_0_9_1_4_TSLA free
 o_0_9_1_4_VRTX free
 o_0_9_1_5_AMD free
 o_0_9_1_5_AMGN free
 o_0_9_1_5_ASML free
 o_0_9_1_5_DLTR free
 o_0_9_1_5_MTCH free
 o_0_9_1_5_NFLX free
 o_0_9_1_5_QCOM free
 o_0_9_1_5_SBUX free
 o_0_9_1_5_TSLA free
 o_0_9_1_5_VRTX free
 o_0_9_1_AMD free
 o_0_9_1_AMGN free
 o_0_9_1_ASML free
 o_0_9_1_DLTR free
 o_0_9_1_MTCH free
 o_0_9_1_NFLX free
 o_0_9_1_QCOM free
 o_0_9_1_SBUX free
 o_0_9_1_TSLA free
 o_0_9_1_VRTX free
 o_0_9_2_0_AMD free
 o_0_9_2_0_AMGN free
 o_0_9_2_0_ASML free
 o_0_9_2_0_DLTR free
 o_0_9_2_0_MTCH free
 o_0_9_2_0_NFLX free
 o_0_9_2_0_QCOM free
 o_0_9_2_0_SBUX free
 o_0_9_2_0_TSLA free
 o_0_9_2_0_VRTX free
 o_0_9_2_1_AMD free
 o_0_9_2_1_AMGN free
 o_0_9_2_1_ASML free
 o_0_9_2_1_DLTR free
 o_0_9_2_1_MTCH free
 o_0_9_2_1_NFLX free
 o_0_9_2_1_QCOM free
 o_0_9_2_1_SBUX free
 o_0_9_2_1_TSLA free
 o_0_9_2_1_VRTX free
 o_0_9_2_2_AMD free
 o_0_9_2_2_AMGN free
 o_0_9_2_2_ASML free
 o_0_9_2_2_DLTR free
 o_0_9_2_2_MTCH free
 o_0_9_2_2_NFLX free
 o_0_9_2_2_QCOM free
 o_0_9_2_2_SBUX free
 o_0_9_2_2_TSLA free
 o_0_9_2_2_VRTX free
 o_0_9_2_3_AMD free
 o_0_9_2_3_AMGN free
 o_0_9_2_3_ASML free
 o_0_9_2_3_DLTR free
 o_0_9_2_3_MTCH free
 o_0_9_2_3_NFLX free
 o_0_9_2_3_QCOM free
 o_0_9_2_3_SBUX free
 o_0_9_2_3_TSLA free
 o_0_9_2_3_VRTX free
 o_0_9_2_4_AMD free
 o_0_9_2_4_AMGN free
 o_0_9_2_4_ASML free
 o_0_9_2_4_DLTR free
 o_0_9_2_4_MTCH free
 o_0_9_2_4_NFLX free
 o_0_9_2_4_QCOM free
 o_0_9_2_4_SBUX free
 o_0_9_2_4_TSLA free
 o_0_9_2_4_VRTX free
 o_0_9_2_5_AMD free
 o_0_9_2_5_AMGN free
 o_0_9_2_5_ASML free
 o_0_9_2_5_DLTR free
 o_0_9_2_5_MTCH free
 o_0_9_2_5_NFLX free
 o_0_9_2_5_QCOM free
 o_0_9_2_5_SBUX free
 o_0_9_2_5_TSLA free
 o_0_9_2_5_VRTX free
 o_0_9_2_AMD free
 o_0_9_2_AMGN free
 o_0_9_2_ASML free
 o_0_9_2_DLTR free
 o_0_9_2_MTCH free
 o_0_9_2_NFLX free
 o_0_9_2_QCOM free
 o_0_9_2_SBUX free
 o_0_9_2_TSLA free
 o_0_9_2_VRTX free
 o_0_9_3_0_AMD free
 o_0_9_3_0_AMGN free
 o_0_9_3_0_ASML free
 o_0_9_3_0_DLTR free
 o_0_9_3_0_MTCH free
 o_0_9_3_0_NFLX free
 o_0_9_3_0_QCOM free
 o_0_9_3_0_SBUX free
 o_0_9_3_0_TSLA free
 o_0_9_3_0_VRTX free
 o_0_9_3_1_AMD free
 o_0_9_3_1_AMGN free
 o_0_9_3_1_ASML free
 o_0_9_3_1_DLTR free
 o_0_9_3_1_MTCH free
 o_0_9_3_1_NFLX free
 o_0_9_3_1_QCOM free
 o_0_9_3_1_SBUX free
 o_0_9_3_1_TSLA free
 o_0_9_3_1_VRTX free
 o_0_9_3_2_AMD free
 o_0_9_3_2_AMGN free
 o_0_9_3_2_ASML free
 o_0_9_3_2_DLTR free
 o_0_9_3_2_MTCH free
 o_0_9_3_2_NFLX free
 o_0_9_3_2_QCOM free
 o_0_9_3_2_SBUX free
 o_0_9_3_2_TSLA free
 o_0_9_3_2_VRTX free
 o_0_9_3_3_AMD free
 o_0_9_3_3_AMGN free
 o_0_9_3_3_ASML free
 o_0_9_3_3_DLTR free
 o_0_9_3_3_MTCH free
 o_0_9_3_3_NFLX free
 o_0_9_3_3_QCOM free
 o_0_9_3_3_SBUX free
 o_0_9_3_3_TSLA free
 o_0_9_3_3_VRTX free
 o_0_9_3_4_AMD free
 o_0_9_3_4_AMGN free
 o_0_9_3_4_ASML free
 o_0_9_3_4_DLTR free
 o_0_9_3_4_MTCH free
 o_0_9_3_4_NFLX free
 o_0_9_3_4_QCOM free
 o_0_9_3_4_SBUX free
 o_0_9_3_4_TSLA free
 o_0_9_3_4_VRTX free
 o_0_9_3_5_AMD free
 o_0_9_3_5_AMGN free
 o_0_9_3_5_ASML free
 o_0_9_3_5_DLTR free
 o_0_9_3_5_MTCH free
 o_0_9_3_5_NFLX free
 o_0_9_3_5_QCOM free
 o_0_9_3_5_SBUX free
 o_0_9_3_5_TSLA free
 o_0_9_3_5_VRTX free
 o_0_9_3_AMD free
 o_0_9_3_AMGN free
 o_0_9_3_ASML free
 o_0_9_3_DLTR free
 o_0_9_3_MTCH free
 o_0_9_3_NFLX free
 o_0_9_3_QCOM free
 o_0_9_3_SBUX free
 o_0_9_3_TSLA free
 o_0_9_3_VRTX free
 o_0_9_4_0_AMD free
 o_0_9_4_0_AMGN free
 o_0_9_4_0_ASML free
 o_0_9_4_0_DLTR free
 o_0_9_4_0_MTCH free
 o_0_9_4_0_NFLX free
 o_0_9_4_0_QCOM free
 o_0_9_4_0_SBUX free
 o_0_9_4_0_TSLA free
 o_0_9_4_0_VRTX free
 o_0_9_4_1_AMD free
 o_0_9_4_1_AMGN free
 o_0_9_4_1_ASML free
 o_0_9_4_1_DLTR free
 o_0_9_4_1_MTCH free
 o_0_9_4_1_NFLX free
 o_0_9_4_1_QCOM free
 o_0_9_4_1_SBUX free
 o_0_9_4_1_TSLA free
 o_0_9_4_1_VRTX free
 o_0_9_4_2_AMD free
 o_0_9_4_2_AMGN free
 o_0_9_4_2_ASML free
 o_0_9_4_2_DLTR free
 o_0_9_4_2_MTCH free
 o_0_9_4_2_NFLX free
 o_0_9_4_2_QCOM free
 o_0_9_4_2_SBUX free
 o_0_9_4_2_TSLA free
 o_0_9_4_2_VRTX free
 o_0_9_4_3_AMD free
 o_0_9_4_3_AMGN free
 o_0_9_4_3_ASML free
 o_0_9_4_3_DLTR free
 o_0_9_4_3_MTCH free
 o_0_9_4_3_NFLX free
 o_0_9_4_3_QCOM free
 o_0_9_4_3_SBUX free
 o_0_9_4_3_TSLA free
 o_0_9_4_3_VRTX free
 o_0_9_4_4_AMD free
 o_0_9_4_4_AMGN free
 o_0_9_4_4_ASML free
 o_0_9_4_4_DLTR free
 o_0_9_4_4_MTCH free
 o_0_9_4_4_NFLX free
 o_0_9_4_4_QCOM free
 o_0_9_4_4_SBUX free
 o_0_9_4_4_TSLA free
 o_0_9_4_4_VRTX free
 o_0_9_4_5_AMD free
 o_0_9_4_5_AMGN free
 o_0_9_4_5_ASML free
 o_0_9_4_5_DLTR free
 o_0_9_4_5_MTCH free
 o_0_9_4_5_NFLX free
 o_0_9_4_5_QCOM free
 o_0_9_4_5_SBUX free
 o_0_9_4_5_TSLA free
 o_0_9_4_5_VRTX free
 o_0_9_4_AMD free
 o_0_9_4_AMGN free
 o_0_9_4_ASML free
 o_0_9_4_DLTR free
 o_0_9_4_MTCH free
 o_0_9_4_NFLX free
 o_0_9_4_QCOM free
 o_0_9_4_SBUX free
 o_0_9_4_TSLA free
 o_0_9_4_VRTX free
 o_0_9_5_0_AMD free
 o_0_9_5_0_AMGN free
 o_0_9_5_0_ASML free
 o_0_9_5_0_DLTR free
 o_0_9_5_0_MTCH free
 o_0_9_5_0_NFLX free
 o_0_9_5_0_QCOM free
 o_0_9_5_0_SBUX free
 o_0_9_5_0_TSLA free
 o_0_9_5_0_VRTX free
 o_0_9_5_1_AMD free
 o_0_9_5_1_AMGN free
 o_0_9_5_1_ASML free
 o_0_9_5_1_DLTR free
 o_0_9_5_1_MTCH free
 o_0_9_5_1_NFLX free
 o_0_9_5_1_QCOM free
 o_0_9_5_1_SBUX free
 o_0_9_5_1_TSLA free
 o_0_9_5_1_VRTX free
 o_0_9_5_2_AMD free
 o_0_9_5_2_AMGN free
 o_0_9_5_2_ASML free
 o_0_9_5_2_DLTR free
 o_0_9_5_2_MTCH free
 o_0_9_5_2_NFLX free
 o_0_9_5_2_QCOM free
 o_0_9_5_2_SBUX free
 o_0_9_5_2_TSLA free
 o_0_9_5_2_VRTX free
 o_0_9_5_3_AMD free
 o_0_9_5_3_AMGN free
 o_0_9_5_3_ASML free
 o_0_9_5_3_DLTR free
 o_0_9_5_3_MTCH free
 o_0_9_5_3_NFLX free
 o_0_9_5_3_QCOM free
 o_0_9_5_3_SBUX free
 o_0_9_5_3_TSLA free
 o_0_9_5_3_VRTX free
 o_0_9_5_4_AMD free
 o_0_9_5_4_AMGN free
 o_0_9_5_4_ASML free
 o_0_9_5_4_DLTR free
 o_0_9_5_4_MTCH free
 o_0_9_5_4_NFLX free
 o_0_9_5_4_QCOM free
 o_0_9_5_4_SBUX free
 o_0_9_5_4_TSLA free
 o_0_9_5_4_VRTX free
 o_0_9_5_5_AMD free
 o_0_9_5_5_AMGN free
 o_0_9_5_5_ASML free
 o_0_9_5_5_DLTR free
 o_0_9_5_5_MTCH free
 o_0_9_5_5_NFLX free
 o_0_9_5_5_QCOM free
 o_0_9_5_5_SBUX free
 o_0_9_5_5_TSLA free
 o_0_9_5_5_VRTX free
 o_0_9_5_AMD free
 o_0_9_5_AMGN free
 o_0_9_5_ASML free
 o_0_9_5_DLTR free
 o_0_9_5_MTCH free
 o_0_9_5_NFLX free
 o_0_9_5_QCOM free
 o_0_9_5_SBUX free
 o_0_9_5_TSLA free
 o_0_9_5_VRTX free
 o_0_9_6_0_AMD free
 o_0_9_6_0_AMGN free
 o_0_9_6_0_ASML free
 o_0_9_6_0_DLTR free
 o_0_9_6_0_MTCH free
 o_0_9_6_0_NFLX free
 o_0_9_6_0_QCOM free
 o_0_9_6_0_SBUX free
 o_0_9_6_0_TSLA free
 o_0_9_6_0_VRTX free
 o_0_9_6_1_AMD free
 o_0_9_6_1_AMGN free
 o_0_9_6_1_ASML free
 o_0_9_6_1_DLTR free
 o_0_9_6_1_MTCH free
 o_0_9_6_1_NFLX free
 o_0_9_6_1_QCOM free
 o_0_9_6_1_SBUX free
 o_0_9_6_1_TSLA free
 o_0_9_6_1_VRTX free
 o_0_9_6_2_AMD free
 o_0_9_6_2_AMGN free
 o_0_9_6_2_ASML free
 o_0_9_6_2_DLTR free
 o_0_9_6_2_MTCH free
 o_0_9_6_2_NFLX free
 o_0_9_6_2_QCOM free
 o_0_9_6_2_SBUX free
 o_0_9_6_2_TSLA free
 o_0_9_6_2_VRTX free
 o_0_9_6_3_AMD free
 o_0_9_6_3_AMGN free
 o_0_9_6_3_ASML free
 o_0_9_6_3_DLTR free
 o_0_9_6_3_MTCH free
 o_0_9_6_3_NFLX free
 o_0_9_6_3_QCOM free
 o_0_9_6_3_SBUX free
 o_0_9_6_3_TSLA free
 o_0_9_6_3_VRTX free
 o_0_9_6_4_AMD free
 o_0_9_6_4_AMGN free
 o_0_9_6_4_ASML free
 o_0_9_6_4_DLTR free
 o_0_9_6_4_MTCH free
 o_0_9_6_4_NFLX free
 o_0_9_6_4_QCOM free
 o_0_9_6_4_SBUX free
 o_0_9_6_4_TSLA free
 o_0_9_6_4_VRTX free
 o_0_9_6_5_AMD free
 o_0_9_6_5_AMGN free
 o_0_9_6_5_ASML free
 o_0_9_6_5_DLTR free
 o_0_9_6_5_MTCH free
 o_0_9_6_5_NFLX free
 o_0_9_6_5_QCOM free
 o_0_9_6_5_SBUX free
 o_0_9_6_5_TSLA free
 o_0_9_6_5_VRTX free
 o_0_9_6_AMD free
 o_0_9_6_AMGN free
 o_0_9_6_ASML free
 o_0_9_6_DLTR free
 o_0_9_6_MTCH free
 o_0_9_6_NFLX free
 o_0_9_6_QCOM free
 o_0_9_6_SBUX free
 o_0_9_6_TSLA free
 o_0_9_6_VRTX free
 o_0_9_7_0_AMD free
 o_0_9_7_0_AMGN free
 o_0_9_7_0_ASML free
 o_0_9_7_0_DLTR free
 o_0_9_7_0_MTCH free
 o_0_9_7_0_NFLX free
 o_0_9_7_0_QCOM free
 o_0_9_7_0_SBUX free
 o_0_9_7_0_TSLA free
 o_0_9_7_0_VRTX free
 o_0_9_7_1_AMD free
 o_0_9_7_1_AMGN free
 o_0_9_7_1_ASML free
 o_0_9_7_1_DLTR free
 o_0_9_7_1_MTCH free
 o_0_9_7_1_NFLX free
 o_0_9_7_1_QCOM free
 o_0_9_7_1_SBUX free
 o_0_9_7_1_TSLA free
 o_0_9_7_1_VRTX free
 o_0_9_7_2_AMD free
 o_0_9_7_2_AMGN free
 o_0_9_7_2_ASML free
 o_0_9_7_2_DLTR free
 o_0_9_7_2_MTCH free
 o_0_9_7_2_NFLX free
 o_0_9_7_2_QCOM free
 o_0_9_7_2_SBUX free
 o_0_9_7_2_TSLA free
 o_0_9_7_2_VRTX free
 o_0_9_7_3_AMD free
 o_0_9_7_3_AMGN free
 o_0_9_7_3_ASML free
 o_0_9_7_3_DLTR free
 o_0_9_7_3_MTCH free
 o_0_9_7_3_NFLX free
 o_0_9_7_3_QCOM free
 o_0_9_7_3_SBUX free
 o_0_9_7_3_TSLA free
 o_0_9_7_3_VRTX free
 o_0_9_7_4_AMD free
 o_0_9_7_4_AMGN free
 o_0_9_7_4_ASML free
 o_0_9_7_4_DLTR free
 o_0_9_7_4_MTCH free
 o_0_9_7_4_NFLX free
 o_0_9_7_4_QCOM free
 o_0_9_7_4_SBUX free
 o_0_9_7_4_TSLA free
 o_0_9_7_4_VRTX free
 o_0_9_7_5_AMD free
 o_0_9_7_5_AMGN free
 o_0_9_7_5_ASML free
 o_0_9_7_5_DLTR free
 o_0_9_7_5_MTCH free
 o_0_9_7_5_NFLX free
 o_0_9_7_5_QCOM free
 o_0_9_7_5_SBUX free
 o_0_9_7_5_TSLA free
 o_0_9_7_5_VRTX free
 o_0_9_7_AMD free
 o_0_9_7_AMGN free
 o_0_9_7_ASML free
 o_0_9_7_DLTR free
 o_0_9_7_MTCH free
 o_0_9_7_NFLX free
 o_0_9_7_QCOM free
 o_0_9_7_SBUX free
 o_0_9_7_TSLA free
 o_0_9_7_VRTX free
 o_0_9_AMD free
 o_0_9_AMGN free
 o_0_9_ASML free
 o_0_9_DLTR free
 o_0_9_MTCH free
 o_0_9_NFLX free
 o_0_9_QCOM free
 o_0_9_SBUX free
 o_0_9_TSLA free
 o_0_9_VRTX free
 u_0 free
 u_0_0 free
 u_0_0_0 free
 u_0_0_1 free
 u_0_0_2 free
 u_0_0_3 free
 u_0_0_4 free
 u_0_0_5 free
 u_0_0_6 free
 u_0_0_7 free
 u_0_1 free
 u_0_1_0 free
 u_0_1_1 free
 u_0_1_2 free
 u_0_1_3 free
 u_0_1_4 free
 u_0_1_5 free
 u_0_1_6 free
 u_0_1_7 free
 u_0_2 free
 u_0_2_0 free
 u_0_2_1 free
 u_0_2_2 free
 u_0_2_3 free
 u_0_2_4 free
 u_0_2_5 free
 u_0_2_6 free
 u_0_2_7 free
 u_0_3 free
 u_0_3_0 free
 u_0_3_1 free
 u_0_3_2 free
 u_0_3_3 free
 u_0_3_4 free
 u_0_3_5 free
 u_0_3_6 free
 u_0_3_7 free
 u_0_4 free
 u_0_4_0 free
 u_0_4_1 free
 u_0_4_2 free
 u_0_4_3 free
 u_0_4_4 free
 u_0_4_5 free
 u_0_4_6 free
 u_0_4_7 free
 u_0_5 free
 u_0_5_0 free
 u_0_5_1 free
 u_0_5_2 free
 u_0_5_3 free
 u_0_5_4 free
 u_0_5_5 free
 u_0_5_6 free
 u_0_5_7 free
 u_0_6 free
 u_0_6_0 free
 u_0_6_1 free
 u_0_6_2 free
 u_0_6_3 free
 u_0_6_4 free
 u_0_6_5 free
 u_0_6_6 free
 u_0_6_7 free
 u_0_7 free
 u_0_7_0 free
 u_0_7_1 free
 u_0_7_2 free
 u_0_7_3 free
 u_0_7_4 free
 u_0_7_5 free
 u_0_7_6 free
 u_0_7_7 free
 u_0_8 free
 u_0_8_0 free
 u_0_8_1 free
 u_0_8_2 free
 u_0_8_3 free
 u_0_8_4 free
 u_0_8_5 free
 u_0_8_6 free
 u_0_8_7 free
 u_0_9 free
 u_0_9_0 free
 u_0_9_1 free
 u_0_9_2 free
 u_0_9_3 free
 u_0_9_4 free
 u_0_9_5 free
 u_0_9_6 free
 u_0_9_7 free
End
