# lfsr-bram-verilog
The LFSR project involves a 4-bit Linear Feedback Shift Register (LFSR) interfaced with an 8-entry, 4-bit wide Block RAM (BRAM) on a Zybo FPGA, simulated in Vivado 2016.4
