`timescale 1ns / 1ps
//`include "param.v"
//////////////////////////////////////////////////////////////////////////////////
// Create Date: 2022/05/29 18:27:56
// Design Name: 
// Module Name: switchs
//////////////////////////////////////////////////////////////////////////////////

module switchs(switclk, switrst, switchread, switchcs,switchaddr, switchrdata, switch_i);
    input switclk;			        //  æ—¶é’Ÿä¿¡å·
    input switrst;			        //  å¤ä½ä¿¡å·
    input switchcs;			        //ä»memorioæ¥çš„switchç‰‡é?‰ä¿¡å?  !!!!!!!!!!!!!!!!!
    input[1:0] switchaddr;		    //  åˆ°switchæ¨¡å—çš„åœ°å?ä½ç«¯  !!!!!!!!!!!!!!!
    input [2:0] switchread;			    //  ! è¯»ä¿¡å·ï¼Œ3ä½?
    output reg [15:0] switchrdata;	    //  é€åˆ°CPUçš„æ‹¨ç å¼€å…³å?¼æ³¨æ„æ•°æ®æ?»çº¿åªæœ‰16æ ?
    input [23:0] switch_i;		    //  ä»æ¿ä¸Šè¯»çš?24ä½å¼€å…³æ•°æ?

    always@(negedge switclk or posedge switrst) begin
        if(switrst) begin
            switchrdata <= 0;
        end
        // !modify
		else if(switchcs && switchread) begin
            // word OR half word
            if (switchread == 3'b100 || switchread == 3'b010) begin
                if(switchaddr==2'b00)
				    switchrdata[15:0] <= switch_i[15:0];
                else if (switchaddr == 2'b10)
                    switchrdata[15:0] <={ 8'h00, switch_i[23:16] };
                else 
                    switchrdata <= switchrdata;
            end 

            // byte
            else if (switchread == 3'b001) begin
                if(switchaddr==2'b00)
                    switchrdata[15:0] <= { 8'h00, switch_i[7:0] };   // lower 8 bits 
                else if (switchaddr==2'b01)
                    switchrdata[15:0] <={ 8'h00, switch_i[15:8] }; // midden 8 bits
                else if(switchaddr==2'b10)
                    switchrdata[15:0] <={ 8'h00, switch_i[23:16] };// upper 8 bits 
                else   
                    switchrdata <= switchrdata;
            end

		    else 
                switchrdata <= switchrdata;
        end
    end
endmodule
