{:input (genetic.crossover/dumb-crossover 193906528 (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 1651335540 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(\\wire0_12_:missing , \\wire1_12_:missing_13 , \\wire2_:missing_13 , wire3_20, wire4_35, \\wire:missing_edge , \\wire15_:missing_24 );\n  wire \\:missing_edge ;\n  input \\wire0_12_:missing ;\n  wire \\wire0_12_:missing ;\n  wire wire10_16;\n  wire wire10_19;\n  wire wire11_17_23;\n  wire \\wire11_:missing ;\n  wire wire12_14;\n  wire wire12_17;\n  wire \\wire12_34_36_:missing ;\n  wire \\wire12_35_:missing ;\n  wire wire12_37;\n  wire wire12_40;\n  wire \\wire12_:missing ;\n  wire \\wire12_:missing_21 ;\n  wire \\wire12_:missing_22 ;\n  wire \\wire12_:missing_43 ;\n  wire \\wire12_:missing_44_46 ;\n  wire \\wire15_:missing ;\n  input \\wire15_:missing_24 ;\n  wire \\wire15_:missing_24 ;\n  input \\wire1_12_:missing_13 ;\n  wire \\wire1_12_:missing_13 ;\n  wire wire20_23;\n  wire wire21;\n  wire \\wire24_34_36_:missing ;\n  wire wire27_36;\n  wire wire28_38;\n  wire wire29_38_48;\n  wire wire29_42;\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  wire \\wire30_:missing ;\n  wire wire31_35;\n  wire \\wire31_:missing ;\n  wire \\wire32_:missing ;\n  wire wire33_40_47;\n  wire wire37_38;\n  wire \\wire39_:missing ;\n  wire \\wire39_:missing_24 ;\n  wire \\wire39_:missing_41 ;\n  output wire3_20;\n  wire wire3_20;\n  wire wire42;\n  wire wire43;\n  wire wire44;\n  wire wire45_48;\n  output wire4_35;\n  wire wire4_35;\n  wire wire5;\n  wire \\wire6_:missing ;\n  wire wire7_13;\n  wire wire7_14;\n  wire \\wire8_14_:missing ;\n  wire wire8_18;\n  wire wire9_16;\n  wire \\wire:missing_19 ;\n  wire \\wire:missing_40_24 ;\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\wire6_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire15_:missing  = 4'h2 >> { \\wire15_:missing_24 , \\wire15_:missing_24  };\n  assign wire10_16 = 4'h6 >> { wire9_16, \\wire:missing_edge  };\n  assign wire11_17_23 = 4'h8 >> { \\wire:missing_edge , wire12_17 };\n  assign \\wire:missing_edge  = 2'h1 >> wire27_36;\n  assign wire7_14 = 2'h1 >> wire7_13;\n  assign wire28_38 = 2'h1 >> \\wire:missing_edge ;\n  assign wire29_42 = 2'h1 >> wire29_38_48;\n  assign \\wire30_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire31_:missing  = 2'h1 >> wire31_35;\n  assign \\wire32_:missing  = 2'h1 >> \\wire:missing_edge ;\n  assign \\wire:missing_edge  = 2'h1 >> wire33_40_47;\n  assign \\wire:missing_edge  = 4'h4 >> { \\wire24_34_36_:missing , \\wire12_34_36_:missing  };\n  assign wire4_35 = 4'h6 >> { \\wire12_35_:missing , \\wire:missing_edge  };\n  assign wire27_36 = 4'h8 >> { \\wire24_34_36_:missing , \\wire12_34_36_:missing  };\n  assign wire37_38 = 4'h8 >> { wire12_37, \\wire:missing_edge  };\n  assign wire8_18 = 2'h1 >> \\wire8_14_:missing ;\n  assign wire29_38_48 = 4'h8 >> { wire28_38, wire37_38 };\n  assign \\wire39_:missing  = 4'h2 >> { \\wire39_:missing_24 , \\wire39_:missing_41  };\n  assign wire33_40_47 = 4'h8 >> { \\wire:missing_40_24 , wire12_40 };\n  assign \\wire:missing_edge  = 2'hx >> \\wire12_:missing_44_46 ;\n  assign wire9_16 = 2'h1 >> \\wire:missing_edge ;\n  assign wire10_19 = 2'h1 >> wire10_16;\n  assign \\wire11_:missing  = 2'h1 >> wire11_17_23;\n  assign \\wire12_:missing  = 4'h4 >> { \\wire1_12_:missing_13 , \\wire0_12_:missing  };\n  assign wire7_13 = 4'h8 >> { \\wire2_:missing_13 , \\wire1_12_:missing_13  };\n  assign \\wire8_14_:missing  = 4'h8 >> { wire7_14, wire12_14 };\n  assign wire5 = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire45_48 = wire29_38_48;\n  assign \\wire:missing_edge  = wire33_40_47;\n  assign \\wire:missing_edge  = wire45_48;\n  assign wire44 = \\wire12_:missing_44_46 ;\n  assign wire43 = \\wire12_:missing_43 ;\n  assign wire42 = wire29_42;\n  assign \\wire39_:missing_41  = \\wire:missing_edge ;\n  assign wire20_23 = wire11_17_23;\n  assign \\wire:missing_edge  = \\wire12_:missing_22 ;\n  assign wire21 = \\wire12_:missing_21 ;\n  assign wire3_20 = wire20_23;\n  assign \\wire:missing_19  = wire10_19;\n  assign \\wire:missing_edge  = wire8_18;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:3.1-107.10\" *)\nmodule postsynth(\\wire0_12_:missing , \\wire1_12_:missing_13 , \\wire2_:missing_13 , wire3_20, wire4_35, \\wire:missing_edge , \\wire15_:missing_24 );\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:5.9-5.27\" *)\n  input \\wire0_12_:missing ;\n  wire \\wire0_12_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:7.8-7.17\" *)\n  wire wire10_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:8.8-8.17\" *)\n  wire wire10_19;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:9.8-9.20\" *)\n  wire wire11_17_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:12.8-12.17\" *)\n  wire wire12_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:14.8-14.27\" *)\n  wire \\wire12_35_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:19.8-19.27\" *)\n  wire \\wire12_:missing_22 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:23.9-23.28\" *)\n  input \\wire15_:missing_24 ;\n  wire \\wire15_:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:25.9-25.30\" *)\n  input \\wire1_12_:missing_13 ;\n  wire \\wire1_12_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:27.8-27.17\" *)\n  wire wire20_23;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:31.8-31.17\" *)\n  wire wire28_38;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:32.8-32.20\" *)\n  wire wire29_38_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:33.8-33.17\" *)\n  wire wire29_42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:34.9-34.27\" *)\n  input \\wire2_:missing_13 ;\n  wire \\wire2_:missing_13 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:36.8-36.24\" *)\n  wire \\wire30_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:39.8-39.24\" *)\n  wire \\wire32_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:40.8-40.20\" *)\n  wire wire33_40_47;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:44.8-44.27\" *)\n  wire \\wire39_:missing_41 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:45.10-45.18\" *)\n  output wire3_20;\n  wire wire3_20;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:47.8-47.14\" *)\n  wire wire42;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:50.8-50.17\" *)\n  wire wire45_48;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:51.10-51.18\" *)\n  output wire4_35;\n  wire wire4_35;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:53.8-53.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:54.8-54.23\" *)\n  wire \\wire6_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:58.8-58.16\" *)\n  wire wire8_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:59.8-59.16\" *)\n  wire wire9_16;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:60.8-60.24\" *)\n  wire \\wire:missing_19 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/95A3E01A.v:62.9-62.27\" *)\n  input \\wire:missing_edge ;\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire10_16 = 1'h1;\n  assign wire10_19 = 1'h0;\n  assign wire11_17_23 = 1'hx;\n  assign wire12_17 = 1'hx;\n  assign \\wire12_35_:missing  = 1'hx;\n  assign \\wire12_:missing_22  = 1'h0;\n  assign wire20_23 = 1'hx;\n  assign wire28_38 = 1'h1;\n  assign wire29_38_48 = 1'h0;\n  assign wire29_42 = 1'h1;\n  assign \\wire30_:missing  = 1'h1;\n  assign \\wire32_:missing  = 1'h1;\n  assign wire33_40_47 = 1'h0;\n  assign \\wire39_:missing_41  = 1'h0;\n  assign wire3_20 = 1'hx;\n  assign wire42 = 1'h1;\n  assign wire45_48 = 1'h0;\n  assign wire4_35 = 1'hx;\n  assign wire5 = 1'h0;\n  assign \\wire6_:missing  = 1'h1;\n  assign wire8_18 = 1'h0;\n  assign wire9_16 = 1'h1;\n  assign \\wire:missing_19  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  3:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m/src/top.v'.\nSBY  3:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] Copy '/tmp/fuzzmount2DDF5D8C/95A3E01A.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m/src/95A3E01A.v'.\nSBY  3:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] Copy '/tmp/fuzzmount2DDF5D8C/95A3E01A.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m/src/95A3E01A.post.v'.\nSBY  3:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: abc pdr\nSBY  3:06:45 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:81$33_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:81$33.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:80$32_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:80$32.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:76$28_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:76$28.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:84$36_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:84$36.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:68$20_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:68$20.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Driver-driver conflict for $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:83$35_Y [0] between cell $shr$/tmp/fuzzmount2DDF5D8C/95A3E01A.v:83$35.Y and constant 1'0 in presynth: Resolved using constant.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Wire presynth.\\wire12_35_:missing is used but has no driver.\nSBY  3:06:46 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: Warning: Wire presynth.\\wire12_17 is used but has no driver.\nSBY  3:06:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] base: finished (returncode=0)\nSBY  3:06:47 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  3:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] aig: Warning: Wire presynth.\\wire12_35_:missing is used but has no driver.\nSBY  3:06:48 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] aig: Warning: Wire presynth.\\wire12_17 is used but has no driver.\nSBY  3:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] aig: finished (returncode=0)\nSBY  3:06:49 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: Warning: The network has no constraints.\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: finished (returncode=0)\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] engine_0: Status returned by engine: FAIL\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:04 (4)\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] summary: engine_0 (abc pdr) returned FAIL\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m'.\nSBY  3:06:50 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmppu6i_94m] DONE (FAIL, rc=2)\n", :err ""}}}