INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/clk_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_1khz
WARNING: [VRFC 10-986] literal value truncated to fit in 5 bits [C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/clk_1khz.v:11]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/decayingRoundTimer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decayingRoundTimer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/ledDimmer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ledDimmer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/pwmGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwmGen
WARNING: [VRFC 10-986] literal value truncated to fit in 6 bits [C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sources_1/new/pwmGen.v:9]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/EE2026_WS/S1_03_FDP/S1_03_FDP.srcs/sim_1/new/decayingRoundTimerSimSrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decayingRoundTimerSimSrc
