<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>cs12.tf.fau.de</spirit:vendor>
  <spirit:library>mOISCclash</spirit:library>
  <spirit:name>clashMem</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">RST</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Mem</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eb762b95</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>Mem</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>eb762b95</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f3b0aff6</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>CLK</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RST</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>EN</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>boolean</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>rden</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wren</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>address</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">14</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_data_q</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">15</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="string">
        <spirit:name>memory_file</spirit:name>
        <spirit:displayName>Memory File</spirit:displayName>
        <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.memory_file">memory.bin</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Mem_types.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Mem.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>Mem_types.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>Mem.vhdl</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/clashMem_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f3b0aff6</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>Mem_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">Mem_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>memory_file</spirit:name>
      <spirit:displayName>Memory File</spirit:displayName>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.memory_file">memory.bin</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">versal</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus58g</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artixuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>Mem_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-08-12T17:17:26Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5cd1ab1e_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c01de80_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4fc13c02_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29104b92_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@702b7ebc_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3b24193c_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fc15332_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a561a7e_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@783f54c5_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33d37150_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5a9f67fb_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fc36e21_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e48b764_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@76952ed3_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d67a39c_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ffa7598_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1bee8d6a_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4bd6d201_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@684d541_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b0f7aaa_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@b66fcc2_ARCHIVE_LOCATION">d:/git/clash-moisc/vivado/mem_block/mem_block.srcs/sources_1/imports/standardentities.mem.topentitiycomparisonmem</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="795d3ab6"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="6723e638"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f66903a7"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="2f0fd0ae"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="6b1ba422"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
