
SeniorDesignTestCode.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003d94  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003e54  08003e54  00013e54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003e78  08003e78  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08003e78  08003e78  00013e78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003e80  08003e80  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003e80  08003e80  00013e80  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003e84  08003e84  00013e84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08003e88  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000013c  2000000c  08003e94  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000148  08003e94  00020148  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008dbb  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017da  00000000  00000000  00028def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000840  00000000  00000000  0002a5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000788  00000000  00000000  0002ae10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00010920  00000000  00000000  0002b598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008c6f  00000000  00000000  0003beb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00063afa  00000000  00000000  00044b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000a8621  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001d64  00000000  00000000  000a8674  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000000c 	.word	0x2000000c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003e3c 	.word	0x08003e3c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000010 	.word	0x20000010
 8000104:	08003e3c 	.word	0x08003e3c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <__aeabi_uldivmod>:
 8000220:	2b00      	cmp	r3, #0
 8000222:	d111      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000224:	2a00      	cmp	r2, #0
 8000226:	d10f      	bne.n	8000248 <__aeabi_uldivmod+0x28>
 8000228:	2900      	cmp	r1, #0
 800022a:	d100      	bne.n	800022e <__aeabi_uldivmod+0xe>
 800022c:	2800      	cmp	r0, #0
 800022e:	d002      	beq.n	8000236 <__aeabi_uldivmod+0x16>
 8000230:	2100      	movs	r1, #0
 8000232:	43c9      	mvns	r1, r1
 8000234:	1c08      	adds	r0, r1, #0
 8000236:	b407      	push	{r0, r1, r2}
 8000238:	4802      	ldr	r0, [pc, #8]	; (8000244 <__aeabi_uldivmod+0x24>)
 800023a:	a102      	add	r1, pc, #8	; (adr r1, 8000244 <__aeabi_uldivmod+0x24>)
 800023c:	1840      	adds	r0, r0, r1
 800023e:	9002      	str	r0, [sp, #8]
 8000240:	bd03      	pop	{r0, r1, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	ffffffd9 	.word	0xffffffd9
 8000248:	b403      	push	{r0, r1}
 800024a:	4668      	mov	r0, sp
 800024c:	b501      	push	{r0, lr}
 800024e:	9802      	ldr	r0, [sp, #8]
 8000250:	f000 f82e 	bl	80002b0 <__udivmoddi4>
 8000254:	9b01      	ldr	r3, [sp, #4]
 8000256:	469e      	mov	lr, r3
 8000258:	b002      	add	sp, #8
 800025a:	bc0c      	pop	{r2, r3}
 800025c:	4770      	bx	lr
 800025e:	46c0      	nop			; (mov r8, r8)

08000260 <__aeabi_lmul>:
 8000260:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000262:	0415      	lsls	r5, r2, #16
 8000264:	0c2d      	lsrs	r5, r5, #16
 8000266:	000f      	movs	r7, r1
 8000268:	0001      	movs	r1, r0
 800026a:	002e      	movs	r6, r5
 800026c:	46c6      	mov	lr, r8
 800026e:	4684      	mov	ip, r0
 8000270:	0400      	lsls	r0, r0, #16
 8000272:	0c14      	lsrs	r4, r2, #16
 8000274:	0c00      	lsrs	r0, r0, #16
 8000276:	0c09      	lsrs	r1, r1, #16
 8000278:	4346      	muls	r6, r0
 800027a:	434d      	muls	r5, r1
 800027c:	4360      	muls	r0, r4
 800027e:	4361      	muls	r1, r4
 8000280:	1940      	adds	r0, r0, r5
 8000282:	0c34      	lsrs	r4, r6, #16
 8000284:	1824      	adds	r4, r4, r0
 8000286:	b500      	push	{lr}
 8000288:	42a5      	cmp	r5, r4
 800028a:	d903      	bls.n	8000294 <__aeabi_lmul+0x34>
 800028c:	2080      	movs	r0, #128	; 0x80
 800028e:	0240      	lsls	r0, r0, #9
 8000290:	4680      	mov	r8, r0
 8000292:	4441      	add	r1, r8
 8000294:	0c25      	lsrs	r5, r4, #16
 8000296:	186d      	adds	r5, r5, r1
 8000298:	4661      	mov	r1, ip
 800029a:	4359      	muls	r1, r3
 800029c:	437a      	muls	r2, r7
 800029e:	0430      	lsls	r0, r6, #16
 80002a0:	1949      	adds	r1, r1, r5
 80002a2:	0424      	lsls	r4, r4, #16
 80002a4:	0c00      	lsrs	r0, r0, #16
 80002a6:	1820      	adds	r0, r4, r0
 80002a8:	1889      	adds	r1, r1, r2
 80002aa:	bc80      	pop	{r7}
 80002ac:	46b8      	mov	r8, r7
 80002ae:	bdf0      	pop	{r4, r5, r6, r7, pc}

080002b0 <__udivmoddi4>:
 80002b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002b2:	4657      	mov	r7, sl
 80002b4:	464e      	mov	r6, r9
 80002b6:	4645      	mov	r5, r8
 80002b8:	46de      	mov	lr, fp
 80002ba:	b5e0      	push	{r5, r6, r7, lr}
 80002bc:	0004      	movs	r4, r0
 80002be:	000d      	movs	r5, r1
 80002c0:	4692      	mov	sl, r2
 80002c2:	4699      	mov	r9, r3
 80002c4:	b083      	sub	sp, #12
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d830      	bhi.n	800032c <__udivmoddi4+0x7c>
 80002ca:	d02d      	beq.n	8000328 <__udivmoddi4+0x78>
 80002cc:	4649      	mov	r1, r9
 80002ce:	4650      	mov	r0, sl
 80002d0:	f000 f8ba 	bl	8000448 <__clzdi2>
 80002d4:	0029      	movs	r1, r5
 80002d6:	0006      	movs	r6, r0
 80002d8:	0020      	movs	r0, r4
 80002da:	f000 f8b5 	bl	8000448 <__clzdi2>
 80002de:	1a33      	subs	r3, r6, r0
 80002e0:	4698      	mov	r8, r3
 80002e2:	3b20      	subs	r3, #32
 80002e4:	469b      	mov	fp, r3
 80002e6:	d433      	bmi.n	8000350 <__udivmoddi4+0xa0>
 80002e8:	465a      	mov	r2, fp
 80002ea:	4653      	mov	r3, sl
 80002ec:	4093      	lsls	r3, r2
 80002ee:	4642      	mov	r2, r8
 80002f0:	001f      	movs	r7, r3
 80002f2:	4653      	mov	r3, sl
 80002f4:	4093      	lsls	r3, r2
 80002f6:	001e      	movs	r6, r3
 80002f8:	42af      	cmp	r7, r5
 80002fa:	d83a      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80002fc:	42af      	cmp	r7, r5
 80002fe:	d100      	bne.n	8000302 <__udivmoddi4+0x52>
 8000300:	e078      	b.n	80003f4 <__udivmoddi4+0x144>
 8000302:	465b      	mov	r3, fp
 8000304:	1ba4      	subs	r4, r4, r6
 8000306:	41bd      	sbcs	r5, r7
 8000308:	2b00      	cmp	r3, #0
 800030a:	da00      	bge.n	800030e <__udivmoddi4+0x5e>
 800030c:	e075      	b.n	80003fa <__udivmoddi4+0x14a>
 800030e:	2200      	movs	r2, #0
 8000310:	2300      	movs	r3, #0
 8000312:	9200      	str	r2, [sp, #0]
 8000314:	9301      	str	r3, [sp, #4]
 8000316:	2301      	movs	r3, #1
 8000318:	465a      	mov	r2, fp
 800031a:	4093      	lsls	r3, r2
 800031c:	9301      	str	r3, [sp, #4]
 800031e:	2301      	movs	r3, #1
 8000320:	4642      	mov	r2, r8
 8000322:	4093      	lsls	r3, r2
 8000324:	9300      	str	r3, [sp, #0]
 8000326:	e028      	b.n	800037a <__udivmoddi4+0xca>
 8000328:	4282      	cmp	r2, r0
 800032a:	d9cf      	bls.n	80002cc <__udivmoddi4+0x1c>
 800032c:	2200      	movs	r2, #0
 800032e:	2300      	movs	r3, #0
 8000330:	9200      	str	r2, [sp, #0]
 8000332:	9301      	str	r3, [sp, #4]
 8000334:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8000336:	2b00      	cmp	r3, #0
 8000338:	d001      	beq.n	800033e <__udivmoddi4+0x8e>
 800033a:	601c      	str	r4, [r3, #0]
 800033c:	605d      	str	r5, [r3, #4]
 800033e:	9800      	ldr	r0, [sp, #0]
 8000340:	9901      	ldr	r1, [sp, #4]
 8000342:	b003      	add	sp, #12
 8000344:	bcf0      	pop	{r4, r5, r6, r7}
 8000346:	46bb      	mov	fp, r7
 8000348:	46b2      	mov	sl, r6
 800034a:	46a9      	mov	r9, r5
 800034c:	46a0      	mov	r8, r4
 800034e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000350:	4642      	mov	r2, r8
 8000352:	2320      	movs	r3, #32
 8000354:	1a9b      	subs	r3, r3, r2
 8000356:	4652      	mov	r2, sl
 8000358:	40da      	lsrs	r2, r3
 800035a:	4641      	mov	r1, r8
 800035c:	0013      	movs	r3, r2
 800035e:	464a      	mov	r2, r9
 8000360:	408a      	lsls	r2, r1
 8000362:	0017      	movs	r7, r2
 8000364:	4642      	mov	r2, r8
 8000366:	431f      	orrs	r7, r3
 8000368:	4653      	mov	r3, sl
 800036a:	4093      	lsls	r3, r2
 800036c:	001e      	movs	r6, r3
 800036e:	42af      	cmp	r7, r5
 8000370:	d9c4      	bls.n	80002fc <__udivmoddi4+0x4c>
 8000372:	2200      	movs	r2, #0
 8000374:	2300      	movs	r3, #0
 8000376:	9200      	str	r2, [sp, #0]
 8000378:	9301      	str	r3, [sp, #4]
 800037a:	4643      	mov	r3, r8
 800037c:	2b00      	cmp	r3, #0
 800037e:	d0d9      	beq.n	8000334 <__udivmoddi4+0x84>
 8000380:	07fb      	lsls	r3, r7, #31
 8000382:	0872      	lsrs	r2, r6, #1
 8000384:	431a      	orrs	r2, r3
 8000386:	4646      	mov	r6, r8
 8000388:	087b      	lsrs	r3, r7, #1
 800038a:	e00e      	b.n	80003aa <__udivmoddi4+0xfa>
 800038c:	42ab      	cmp	r3, r5
 800038e:	d101      	bne.n	8000394 <__udivmoddi4+0xe4>
 8000390:	42a2      	cmp	r2, r4
 8000392:	d80c      	bhi.n	80003ae <__udivmoddi4+0xfe>
 8000394:	1aa4      	subs	r4, r4, r2
 8000396:	419d      	sbcs	r5, r3
 8000398:	2001      	movs	r0, #1
 800039a:	1924      	adds	r4, r4, r4
 800039c:	416d      	adcs	r5, r5
 800039e:	2100      	movs	r1, #0
 80003a0:	3e01      	subs	r6, #1
 80003a2:	1824      	adds	r4, r4, r0
 80003a4:	414d      	adcs	r5, r1
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d006      	beq.n	80003b8 <__udivmoddi4+0x108>
 80003aa:	42ab      	cmp	r3, r5
 80003ac:	d9ee      	bls.n	800038c <__udivmoddi4+0xdc>
 80003ae:	3e01      	subs	r6, #1
 80003b0:	1924      	adds	r4, r4, r4
 80003b2:	416d      	adcs	r5, r5
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d1f8      	bne.n	80003aa <__udivmoddi4+0xfa>
 80003b8:	9800      	ldr	r0, [sp, #0]
 80003ba:	9901      	ldr	r1, [sp, #4]
 80003bc:	465b      	mov	r3, fp
 80003be:	1900      	adds	r0, r0, r4
 80003c0:	4169      	adcs	r1, r5
 80003c2:	2b00      	cmp	r3, #0
 80003c4:	db24      	blt.n	8000410 <__udivmoddi4+0x160>
 80003c6:	002b      	movs	r3, r5
 80003c8:	465a      	mov	r2, fp
 80003ca:	4644      	mov	r4, r8
 80003cc:	40d3      	lsrs	r3, r2
 80003ce:	002a      	movs	r2, r5
 80003d0:	40e2      	lsrs	r2, r4
 80003d2:	001c      	movs	r4, r3
 80003d4:	465b      	mov	r3, fp
 80003d6:	0015      	movs	r5, r2
 80003d8:	2b00      	cmp	r3, #0
 80003da:	db2a      	blt.n	8000432 <__udivmoddi4+0x182>
 80003dc:	0026      	movs	r6, r4
 80003de:	409e      	lsls	r6, r3
 80003e0:	0033      	movs	r3, r6
 80003e2:	0026      	movs	r6, r4
 80003e4:	4647      	mov	r7, r8
 80003e6:	40be      	lsls	r6, r7
 80003e8:	0032      	movs	r2, r6
 80003ea:	1a80      	subs	r0, r0, r2
 80003ec:	4199      	sbcs	r1, r3
 80003ee:	9000      	str	r0, [sp, #0]
 80003f0:	9101      	str	r1, [sp, #4]
 80003f2:	e79f      	b.n	8000334 <__udivmoddi4+0x84>
 80003f4:	42a3      	cmp	r3, r4
 80003f6:	d8bc      	bhi.n	8000372 <__udivmoddi4+0xc2>
 80003f8:	e783      	b.n	8000302 <__udivmoddi4+0x52>
 80003fa:	4642      	mov	r2, r8
 80003fc:	2320      	movs	r3, #32
 80003fe:	2100      	movs	r1, #0
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	2200      	movs	r2, #0
 8000404:	9100      	str	r1, [sp, #0]
 8000406:	9201      	str	r2, [sp, #4]
 8000408:	2201      	movs	r2, #1
 800040a:	40da      	lsrs	r2, r3
 800040c:	9201      	str	r2, [sp, #4]
 800040e:	e786      	b.n	800031e <__udivmoddi4+0x6e>
 8000410:	4642      	mov	r2, r8
 8000412:	2320      	movs	r3, #32
 8000414:	1a9b      	subs	r3, r3, r2
 8000416:	002a      	movs	r2, r5
 8000418:	4646      	mov	r6, r8
 800041a:	409a      	lsls	r2, r3
 800041c:	0023      	movs	r3, r4
 800041e:	40f3      	lsrs	r3, r6
 8000420:	4644      	mov	r4, r8
 8000422:	4313      	orrs	r3, r2
 8000424:	002a      	movs	r2, r5
 8000426:	40e2      	lsrs	r2, r4
 8000428:	001c      	movs	r4, r3
 800042a:	465b      	mov	r3, fp
 800042c:	0015      	movs	r5, r2
 800042e:	2b00      	cmp	r3, #0
 8000430:	dad4      	bge.n	80003dc <__udivmoddi4+0x12c>
 8000432:	4642      	mov	r2, r8
 8000434:	002f      	movs	r7, r5
 8000436:	2320      	movs	r3, #32
 8000438:	0026      	movs	r6, r4
 800043a:	4097      	lsls	r7, r2
 800043c:	1a9b      	subs	r3, r3, r2
 800043e:	40de      	lsrs	r6, r3
 8000440:	003b      	movs	r3, r7
 8000442:	4333      	orrs	r3, r6
 8000444:	e7cd      	b.n	80003e2 <__udivmoddi4+0x132>
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__clzdi2>:
 8000448:	b510      	push	{r4, lr}
 800044a:	2900      	cmp	r1, #0
 800044c:	d103      	bne.n	8000456 <__clzdi2+0xe>
 800044e:	f000 f807 	bl	8000460 <__clzsi2>
 8000452:	3020      	adds	r0, #32
 8000454:	e002      	b.n	800045c <__clzdi2+0x14>
 8000456:	1c08      	adds	r0, r1, #0
 8000458:	f000 f802 	bl	8000460 <__clzsi2>
 800045c:	bd10      	pop	{r4, pc}
 800045e:	46c0      	nop			; (mov r8, r8)

08000460 <__clzsi2>:
 8000460:	211c      	movs	r1, #28
 8000462:	2301      	movs	r3, #1
 8000464:	041b      	lsls	r3, r3, #16
 8000466:	4298      	cmp	r0, r3
 8000468:	d301      	bcc.n	800046e <__clzsi2+0xe>
 800046a:	0c00      	lsrs	r0, r0, #16
 800046c:	3910      	subs	r1, #16
 800046e:	0a1b      	lsrs	r3, r3, #8
 8000470:	4298      	cmp	r0, r3
 8000472:	d301      	bcc.n	8000478 <__clzsi2+0x18>
 8000474:	0a00      	lsrs	r0, r0, #8
 8000476:	3908      	subs	r1, #8
 8000478:	091b      	lsrs	r3, r3, #4
 800047a:	4298      	cmp	r0, r3
 800047c:	d301      	bcc.n	8000482 <__clzsi2+0x22>
 800047e:	0900      	lsrs	r0, r0, #4
 8000480:	3904      	subs	r1, #4
 8000482:	a202      	add	r2, pc, #8	; (adr r2, 800048c <__clzsi2+0x2c>)
 8000484:	5c10      	ldrb	r0, [r2, r0]
 8000486:	1840      	adds	r0, r0, r1
 8000488:	4770      	bx	lr
 800048a:	46c0      	nop			; (mov r8, r8)
 800048c:	02020304 	.word	0x02020304
 8000490:	01010101 	.word	0x01010101
	...

0800049c <NRF24_DelayMicroSeconds>:
//static UART_HandleTypeDef nrf24_huart;

//**** Functions prototypes ****//
//Microsecond delay function
void NRF24_DelayMicroSeconds(uint32_t uSec)
{
 800049c:	b580      	push	{r7, lr}
 800049e:	b084      	sub	sp, #16
 80004a0:	af00      	add	r7, sp, #0
 80004a2:	6078      	str	r0, [r7, #4]
	uint32_t uSecVar = uSec;
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	60fb      	str	r3, [r7, #12]
	uSecVar = uSecVar* ((SystemCoreClock/1000000)/3);
 80004a8:	4b0a      	ldr	r3, [pc, #40]	; (80004d4 <NRF24_DelayMicroSeconds+0x38>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	490a      	ldr	r1, [pc, #40]	; (80004d8 <NRF24_DelayMicroSeconds+0x3c>)
 80004ae:	0018      	movs	r0, r3
 80004b0:	f7ff fe2a 	bl	8000108 <__udivsi3>
 80004b4:	0003      	movs	r3, r0
 80004b6:	001a      	movs	r2, r3
 80004b8:	68fb      	ldr	r3, [r7, #12]
 80004ba:	4353      	muls	r3, r2
 80004bc:	60fb      	str	r3, [r7, #12]
	while(uSecVar--);
 80004be:	46c0      	nop			; (mov r8, r8)
 80004c0:	68fb      	ldr	r3, [r7, #12]
 80004c2:	1e5a      	subs	r2, r3, #1
 80004c4:	60fa      	str	r2, [r7, #12]
 80004c6:	2b00      	cmp	r3, #0
 80004c8:	d1fa      	bne.n	80004c0 <NRF24_DelayMicroSeconds+0x24>
}
 80004ca:	46c0      	nop			; (mov r8, r8)
 80004cc:	46c0      	nop			; (mov r8, r8)
 80004ce:	46bd      	mov	sp, r7
 80004d0:	b004      	add	sp, #16
 80004d2:	bd80      	pop	{r7, pc}
 80004d4:	20000000 	.word	0x20000000
 80004d8:	002dc6c0 	.word	0x002dc6c0

080004dc <NRF24_csn>:

//1. Chip Select function
void NRF24_csn(int state)
{
 80004dc:	b580      	push	{r7, lr}
 80004de:	b082      	sub	sp, #8
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_SET);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d008      	beq.n	80004fc <NRF24_csn+0x20>
 80004ea:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <NRF24_csn+0x38>)
 80004ec:	6818      	ldr	r0, [r3, #0]
 80004ee:	4b0a      	ldr	r3, [pc, #40]	; (8000518 <NRF24_csn+0x3c>)
 80004f0:	881b      	ldrh	r3, [r3, #0]
 80004f2:	2201      	movs	r2, #1
 80004f4:	0019      	movs	r1, r3
 80004f6:	f002 f8c8 	bl	800268a <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
}
 80004fa:	e007      	b.n	800050c <NRF24_csn+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CSN_PIN, GPIO_PIN_RESET);
 80004fc:	4b05      	ldr	r3, [pc, #20]	; (8000514 <NRF24_csn+0x38>)
 80004fe:	6818      	ldr	r0, [r3, #0]
 8000500:	4b05      	ldr	r3, [pc, #20]	; (8000518 <NRF24_csn+0x3c>)
 8000502:	881b      	ldrh	r3, [r3, #0]
 8000504:	2200      	movs	r2, #0
 8000506:	0019      	movs	r1, r3
 8000508:	f002 f8bf 	bl	800268a <HAL_GPIO_WritePin>
}
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	46bd      	mov	sp, r7
 8000510:	b002      	add	sp, #8
 8000512:	bd80      	pop	{r7, pc}
 8000514:	20000030 	.word	0x20000030
 8000518:	20000034 	.word	0x20000034

0800051c <NRF24_ce>:
//2. Chip Enable
void NRF24_ce(int state)
{
 800051c:	b580      	push	{r7, lr}
 800051e:	b082      	sub	sp, #8
 8000520:	af00      	add	r7, sp, #0
 8000522:	6078      	str	r0, [r7, #4]
	if(state) HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_SET);
 8000524:	687b      	ldr	r3, [r7, #4]
 8000526:	2b00      	cmp	r3, #0
 8000528:	d008      	beq.n	800053c <NRF24_ce+0x20>
 800052a:	4b0a      	ldr	r3, [pc, #40]	; (8000554 <NRF24_ce+0x38>)
 800052c:	6818      	ldr	r0, [r3, #0]
 800052e:	4b0a      	ldr	r3, [pc, #40]	; (8000558 <NRF24_ce+0x3c>)
 8000530:	881b      	ldrh	r3, [r3, #0]
 8000532:	2201      	movs	r2, #1
 8000534:	0019      	movs	r1, r3
 8000536:	f002 f8a8 	bl	800268a <HAL_GPIO_WritePin>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
}
 800053a:	e007      	b.n	800054c <NRF24_ce+0x30>
	else HAL_GPIO_WritePin(nrf24_PORT, nrf24_CE_PIN, GPIO_PIN_RESET);
 800053c:	4b05      	ldr	r3, [pc, #20]	; (8000554 <NRF24_ce+0x38>)
 800053e:	6818      	ldr	r0, [r3, #0]
 8000540:	4b05      	ldr	r3, [pc, #20]	; (8000558 <NRF24_ce+0x3c>)
 8000542:	881b      	ldrh	r3, [r3, #0]
 8000544:	2200      	movs	r2, #0
 8000546:	0019      	movs	r1, r3
 8000548:	f002 f89f 	bl	800268a <HAL_GPIO_WritePin>
}
 800054c:	46c0      	nop			; (mov r8, r8)
 800054e:	46bd      	mov	sp, r7
 8000550:	b002      	add	sp, #8
 8000552:	bd80      	pop	{r7, pc}
 8000554:	20000030 	.word	0x20000030
 8000558:	20000036 	.word	0x20000036

0800055c <NRF24_read_register>:
//3. Read single byte from a register
uint8_t NRF24_read_register(uint8_t reg)
{
 800055c:	b5b0      	push	{r4, r5, r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	0002      	movs	r2, r0
 8000564:	1dfb      	adds	r3, r7, #7
 8000566:	701a      	strb	r2, [r3, #0]
	uint8_t spiBuf[3];
	uint8_t retData;
	//Put CSN low
	NRF24_csn(0);
 8000568:	2000      	movs	r0, #0
 800056a:	f7ff ffb7 	bl	80004dc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 800056e:	1dfb      	adds	r3, r7, #7
 8000570:	781b      	ldrb	r3, [r3, #0]
 8000572:	221f      	movs	r2, #31
 8000574:	4013      	ands	r3, r2
 8000576:	b2da      	uxtb	r2, r3
 8000578:	240c      	movs	r4, #12
 800057a:	193b      	adds	r3, r7, r4
 800057c:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 800057e:	1939      	adds	r1, r7, r4
 8000580:	480c      	ldr	r0, [pc, #48]	; (80005b4 <NRF24_read_register+0x58>)
 8000582:	2364      	movs	r3, #100	; 0x64
 8000584:	2201      	movs	r2, #1
 8000586:	f002 feac 	bl	80032e2 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, &spiBuf[1], 1, 100);
 800058a:	193b      	adds	r3, r7, r4
 800058c:	1c59      	adds	r1, r3, #1
 800058e:	4809      	ldr	r0, [pc, #36]	; (80005b4 <NRF24_read_register+0x58>)
 8000590:	2364      	movs	r3, #100	; 0x64
 8000592:	2201      	movs	r2, #1
 8000594:	f002 fffc 	bl	8003590 <HAL_SPI_Receive>
	retData = spiBuf[1];
 8000598:	250f      	movs	r5, #15
 800059a:	197b      	adds	r3, r7, r5
 800059c:	193a      	adds	r2, r7, r4
 800059e:	7852      	ldrb	r2, [r2, #1]
 80005a0:	701a      	strb	r2, [r3, #0]
	//Bring CSN high
	NRF24_csn(1);
 80005a2:	2001      	movs	r0, #1
 80005a4:	f7ff ff9a 	bl	80004dc <NRF24_csn>
	return retData;
 80005a8:	197b      	adds	r3, r7, r5
 80005aa:	781b      	ldrb	r3, [r3, #0]
}
 80005ac:	0018      	movs	r0, r3
 80005ae:	46bd      	mov	sp, r7
 80005b0:	b004      	add	sp, #16
 80005b2:	bdb0      	pop	{r4, r5, r7, pc}
 80005b4:	20000038 	.word	0x20000038

080005b8 <NRF24_read_registerN>:
//4. Read multiple bytes register
void NRF24_read_registerN(uint8_t reg, uint8_t *buf, uint8_t len)
{
 80005b8:	b580      	push	{r7, lr}
 80005ba:	b084      	sub	sp, #16
 80005bc:	af00      	add	r7, sp, #0
 80005be:	6039      	str	r1, [r7, #0]
 80005c0:	0011      	movs	r1, r2
 80005c2:	1dfb      	adds	r3, r7, #7
 80005c4:	1c02      	adds	r2, r0, #0
 80005c6:	701a      	strb	r2, [r3, #0]
 80005c8:	1dbb      	adds	r3, r7, #6
 80005ca:	1c0a      	adds	r2, r1, #0
 80005cc:	701a      	strb	r2, [r3, #0]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f7ff ff84 	bl	80004dc <NRF24_csn>
	//Transmit register address
	spiBuf[0] = reg&0x1F;
 80005d4:	1dfb      	adds	r3, r7, #7
 80005d6:	781b      	ldrb	r3, [r3, #0]
 80005d8:	221f      	movs	r2, #31
 80005da:	4013      	ands	r3, r2
 80005dc:	b2da      	uxtb	r2, r3
 80005de:	210c      	movs	r1, #12
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	701a      	strb	r2, [r3, #0]
	//spiStatus = NRF24_SPI_Write(spiBuf, 1);
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 80005e4:	1879      	adds	r1, r7, r1
 80005e6:	480a      	ldr	r0, [pc, #40]	; (8000610 <NRF24_read_registerN+0x58>)
 80005e8:	2364      	movs	r3, #100	; 0x64
 80005ea:	2201      	movs	r2, #1
 80005ec:	f002 fe79 	bl	80032e2 <HAL_SPI_Transmit>
	//Receive data
	HAL_SPI_Receive(&nrf24_hspi, buf, len, 100);
 80005f0:	1dbb      	adds	r3, r7, #6
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	b29a      	uxth	r2, r3
 80005f6:	6839      	ldr	r1, [r7, #0]
 80005f8:	4805      	ldr	r0, [pc, #20]	; (8000610 <NRF24_read_registerN+0x58>)
 80005fa:	2364      	movs	r3, #100	; 0x64
 80005fc:	f002 ffc8 	bl	8003590 <HAL_SPI_Receive>
	//Bring CSN high
	NRF24_csn(1);
 8000600:	2001      	movs	r0, #1
 8000602:	f7ff ff6b 	bl	80004dc <NRF24_csn>
}
 8000606:	46c0      	nop			; (mov r8, r8)
 8000608:	46bd      	mov	sp, r7
 800060a:	b004      	add	sp, #16
 800060c:	bd80      	pop	{r7, pc}
 800060e:	46c0      	nop			; (mov r8, r8)
 8000610:	20000038 	.word	0x20000038

08000614 <NRF24_write_register>:
//5. Write single byte register
void NRF24_write_register(uint8_t reg, uint8_t value)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b084      	sub	sp, #16
 8000618:	af00      	add	r7, sp, #0
 800061a:	0002      	movs	r2, r0
 800061c:	1dfb      	adds	r3, r7, #7
 800061e:	701a      	strb	r2, [r3, #0]
 8000620:	1dbb      	adds	r3, r7, #6
 8000622:	1c0a      	adds	r2, r1, #0
 8000624:	701a      	strb	r2, [r3, #0]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 8000626:	2000      	movs	r0, #0
 8000628:	f7ff ff58 	bl	80004dc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 800062c:	1dfb      	adds	r3, r7, #7
 800062e:	781b      	ldrb	r3, [r3, #0]
 8000630:	2220      	movs	r2, #32
 8000632:	4313      	orrs	r3, r2
 8000634:	b2da      	uxtb	r2, r3
 8000636:	210c      	movs	r1, #12
 8000638:	187b      	adds	r3, r7, r1
 800063a:	701a      	strb	r2, [r3, #0]
	spiBuf[1] = value;
 800063c:	187b      	adds	r3, r7, r1
 800063e:	1dba      	adds	r2, r7, #6
 8000640:	7812      	ldrb	r2, [r2, #0]
 8000642:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 2, 100);
 8000644:	1879      	adds	r1, r7, r1
 8000646:	4806      	ldr	r0, [pc, #24]	; (8000660 <NRF24_write_register+0x4c>)
 8000648:	2364      	movs	r3, #100	; 0x64
 800064a:	2202      	movs	r2, #2
 800064c:	f002 fe49 	bl	80032e2 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 8000650:	2001      	movs	r0, #1
 8000652:	f7ff ff43 	bl	80004dc <NRF24_csn>
}
 8000656:	46c0      	nop			; (mov r8, r8)
 8000658:	46bd      	mov	sp, r7
 800065a:	b004      	add	sp, #16
 800065c:	bd80      	pop	{r7, pc}
 800065e:	46c0      	nop			; (mov r8, r8)
 8000660:	20000038 	.word	0x20000038

08000664 <NRF24_write_registerN>:
//6. Write multipl bytes register
void NRF24_write_registerN(uint8_t reg, const uint8_t* buf, uint8_t len)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6039      	str	r1, [r7, #0]
 800066c:	0011      	movs	r1, r2
 800066e:	1dfb      	adds	r3, r7, #7
 8000670:	1c02      	adds	r2, r0, #0
 8000672:	701a      	strb	r2, [r3, #0]
 8000674:	1dbb      	adds	r3, r7, #6
 8000676:	1c0a      	adds	r2, r1, #0
 8000678:	701a      	strb	r2, [r3, #0]
	uint8_t spiBuf[3];
	//Put CSN low
	NRF24_csn(0);
 800067a:	2000      	movs	r0, #0
 800067c:	f7ff ff2e 	bl	80004dc <NRF24_csn>
	//Transmit register address and data
	spiBuf[0] = reg|0x20;
 8000680:	1dfb      	adds	r3, r7, #7
 8000682:	781b      	ldrb	r3, [r3, #0]
 8000684:	2220      	movs	r2, #32
 8000686:	4313      	orrs	r3, r2
 8000688:	b2da      	uxtb	r2, r3
 800068a:	210c      	movs	r1, #12
 800068c:	187b      	adds	r3, r7, r1
 800068e:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&nrf24_hspi, spiBuf, 1, 100);
 8000690:	1879      	adds	r1, r7, r1
 8000692:	480a      	ldr	r0, [pc, #40]	; (80006bc <NRF24_write_registerN+0x58>)
 8000694:	2364      	movs	r3, #100	; 0x64
 8000696:	2201      	movs	r2, #1
 8000698:	f002 fe23 	bl	80032e2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t*)buf, len, 100);
 800069c:	1dbb      	adds	r3, r7, #6
 800069e:	781b      	ldrb	r3, [r3, #0]
 80006a0:	b29a      	uxth	r2, r3
 80006a2:	6839      	ldr	r1, [r7, #0]
 80006a4:	4805      	ldr	r0, [pc, #20]	; (80006bc <NRF24_write_registerN+0x58>)
 80006a6:	2364      	movs	r3, #100	; 0x64
 80006a8:	f002 fe1b 	bl	80032e2 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80006ac:	2001      	movs	r0, #1
 80006ae:	f7ff ff15 	bl	80004dc <NRF24_csn>
}
 80006b2:	46c0      	nop			; (mov r8, r8)
 80006b4:	46bd      	mov	sp, r7
 80006b6:	b004      	add	sp, #16
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	46c0      	nop			; (mov r8, r8)
 80006bc:	20000038 	.word	0x20000038

080006c0 <NRF24_write_payload>:
//7. Write transmit payload
void NRF24_write_payload(const void* buf, uint8_t len)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b084      	sub	sp, #16
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
 80006c8:	000a      	movs	r2, r1
 80006ca:	1cfb      	adds	r3, r7, #3
 80006cc:	701a      	strb	r2, [r3, #0]
	uint8_t wrPayloadCmd;
	//Bring CSN low
	NRF24_csn(0);
 80006ce:	2000      	movs	r0, #0
 80006d0:	f7ff ff04 	bl	80004dc <NRF24_csn>
	//Send Write Tx payload command followed by pbuf data
	wrPayloadCmd = CMD_W_TX_PAYLOAD;
 80006d4:	210f      	movs	r1, #15
 80006d6:	187b      	adds	r3, r7, r1
 80006d8:	22a0      	movs	r2, #160	; 0xa0
 80006da:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&nrf24_hspi, &wrPayloadCmd, 1, 100);
 80006dc:	1879      	adds	r1, r7, r1
 80006de:	480a      	ldr	r0, [pc, #40]	; (8000708 <NRF24_write_payload+0x48>)
 80006e0:	2364      	movs	r3, #100	; 0x64
 80006e2:	2201      	movs	r2, #1
 80006e4:	f002 fdfd 	bl	80032e2 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(&nrf24_hspi, (uint8_t *)buf, len, 100);
 80006e8:	1cfb      	adds	r3, r7, #3
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b29a      	uxth	r2, r3
 80006ee:	6879      	ldr	r1, [r7, #4]
 80006f0:	4805      	ldr	r0, [pc, #20]	; (8000708 <NRF24_write_payload+0x48>)
 80006f2:	2364      	movs	r3, #100	; 0x64
 80006f4:	f002 fdf5 	bl	80032e2 <HAL_SPI_Transmit>
	//Bring CSN high
	NRF24_csn(1);
 80006f8:	2001      	movs	r0, #1
 80006fa:	f7ff feef 	bl	80004dc <NRF24_csn>
}
 80006fe:	46c0      	nop			; (mov r8, r8)
 8000700:	46bd      	mov	sp, r7
 8000702:	b004      	add	sp, #16
 8000704:	bd80      	pop	{r7, pc}
 8000706:	46c0      	nop			; (mov r8, r8)
 8000708:	20000038 	.word	0x20000038

0800070c <NRF24_read_payload>:
//8. Read receive payload
void NRF24_read_payload(void* buf, uint8_t len)
{
 800070c:	b590      	push	{r4, r7, lr}
 800070e:	b085      	sub	sp, #20
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
 8000714:	000a      	movs	r2, r1
 8000716:	1cfb      	adds	r3, r7, #3
 8000718:	701a      	strb	r2, [r3, #0]
	uint8_t cmdRxBuf;
	//Get data length using payload size
	uint8_t data_len = MIN(len, NRF24_getPayloadSize());
 800071a:	f000 fa69 	bl	8000bf0 <NRF24_getPayloadSize>
 800071e:	0003      	movs	r3, r0
 8000720:	001a      	movs	r2, r3
 8000722:	1cfb      	adds	r3, r7, #3
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	4293      	cmp	r3, r2
 8000728:	d304      	bcc.n	8000734 <NRF24_read_payload+0x28>
 800072a:	f000 fa61 	bl	8000bf0 <NRF24_getPayloadSize>
 800072e:	0003      	movs	r3, r0
 8000730:	001a      	movs	r2, r3
 8000732:	e001      	b.n	8000738 <NRF24_read_payload+0x2c>
 8000734:	1cfb      	adds	r3, r7, #3
 8000736:	781a      	ldrb	r2, [r3, #0]
 8000738:	240f      	movs	r4, #15
 800073a:	193b      	adds	r3, r7, r4
 800073c:	701a      	strb	r2, [r3, #0]
	//Read data from Rx payload buffer
	NRF24_csn(0);
 800073e:	2000      	movs	r0, #0
 8000740:	f7ff fecc 	bl	80004dc <NRF24_csn>
	cmdRxBuf = CMD_R_RX_PAYLOAD;
 8000744:	210e      	movs	r1, #14
 8000746:	187b      	adds	r3, r7, r1
 8000748:	2261      	movs	r2, #97	; 0x61
 800074a:	701a      	strb	r2, [r3, #0]
	HAL_SPI_Transmit(&nrf24_hspi, &cmdRxBuf, 1, 100);
 800074c:	1879      	adds	r1, r7, r1
 800074e:	480a      	ldr	r0, [pc, #40]	; (8000778 <NRF24_read_payload+0x6c>)
 8000750:	2364      	movs	r3, #100	; 0x64
 8000752:	2201      	movs	r2, #1
 8000754:	f002 fdc5 	bl	80032e2 <HAL_SPI_Transmit>
	HAL_SPI_Receive(&nrf24_hspi, buf, data_len, 100);
 8000758:	193b      	adds	r3, r7, r4
 800075a:	781b      	ldrb	r3, [r3, #0]
 800075c:	b29a      	uxth	r2, r3
 800075e:	6879      	ldr	r1, [r7, #4]
 8000760:	4805      	ldr	r0, [pc, #20]	; (8000778 <NRF24_read_payload+0x6c>)
 8000762:	2364      	movs	r3, #100	; 0x64
 8000764:	f002 ff14 	bl	8003590 <HAL_SPI_Receive>
	NRF24_csn(1);
 8000768:	2001      	movs	r0, #1
 800076a:	f7ff feb7 	bl	80004dc <NRF24_csn>
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b005      	add	sp, #20
 8000774:	bd90      	pop	{r4, r7, pc}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	20000038 	.word	0x20000038

0800077c <NRF24_flush_tx>:

//9. Flush Tx buffer
void NRF24_flush_tx(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_TX, 0xFF);
 8000780:	21ff      	movs	r1, #255	; 0xff
 8000782:	20e1      	movs	r0, #225	; 0xe1
 8000784:	f7ff ff46 	bl	8000614 <NRF24_write_register>
}
 8000788:	46c0      	nop			; (mov r8, r8)
 800078a:	46bd      	mov	sp, r7
 800078c:	bd80      	pop	{r7, pc}

0800078e <NRF24_flush_rx>:
//10. Flush Rx buffer
void NRF24_flush_rx(void)
{
 800078e:	b580      	push	{r7, lr}
 8000790:	af00      	add	r7, sp, #0
	NRF24_write_register(CMD_FLUSH_RX, 0xFF);
 8000792:	21ff      	movs	r1, #255	; 0xff
 8000794:	20e2      	movs	r0, #226	; 0xe2
 8000796:	f7ff ff3d 	bl	8000614 <NRF24_write_register>
}
 800079a:	46c0      	nop			; (mov r8, r8)
 800079c:	46bd      	mov	sp, r7
 800079e:	bd80      	pop	{r7, pc}

080007a0 <NRF24_get_status>:
//11. Get status register value
uint8_t NRF24_get_status(void)
{
 80007a0:	b590      	push	{r4, r7, lr}
 80007a2:	b083      	sub	sp, #12
 80007a4:	af00      	add	r7, sp, #0
	uint8_t statReg;
	statReg = NRF24_read_register(REG_STATUS);
 80007a6:	1dfc      	adds	r4, r7, #7
 80007a8:	2007      	movs	r0, #7
 80007aa:	f7ff fed7 	bl	800055c <NRF24_read_register>
 80007ae:	0003      	movs	r3, r0
 80007b0:	7023      	strb	r3, [r4, #0]
	return statReg;
 80007b2:	1dfb      	adds	r3, r7, #7
 80007b4:	781b      	ldrb	r3, [r3, #0]
}
 80007b6:	0018      	movs	r0, r3
 80007b8:	46bd      	mov	sp, r7
 80007ba:	b003      	add	sp, #12
 80007bc:	bd90      	pop	{r4, r7, pc}
	...

080007c0 <NRF24_begin>:

//12. Begin function
void NRF24_begin(GPIO_TypeDef *nrf24PORT, uint16_t nrfCSN_Pin, uint16_t nrfCE_Pin, SPI_HandleTypeDef nrfSPI)
{
 80007c0:	b082      	sub	sp, #8
 80007c2:	b590      	push	{r4, r7, lr}
 80007c4:	46c6      	mov	lr, r8
 80007c6:	b500      	push	{lr}
 80007c8:	b084      	sub	sp, #16
 80007ca:	af00      	add	r7, sp, #0
 80007cc:	6078      	str	r0, [r7, #4]
 80007ce:	0008      	movs	r0, r1
 80007d0:	0011      	movs	r1, r2
 80007d2:	2204      	movs	r2, #4
 80007d4:	2418      	movs	r4, #24
 80007d6:	46a4      	mov	ip, r4
 80007d8:	2408      	movs	r4, #8
 80007da:	46a0      	mov	r8, r4
 80007dc:	44b8      	add	r8, r7
 80007de:	44c4      	add	ip, r8
 80007e0:	4462      	add	r2, ip
 80007e2:	6013      	str	r3, [r2, #0]
 80007e4:	1cbb      	adds	r3, r7, #2
 80007e6:	1c02      	adds	r2, r0, #0
 80007e8:	801a      	strh	r2, [r3, #0]
 80007ea:	003b      	movs	r3, r7
 80007ec:	1c0a      	adds	r2, r1, #0
 80007ee:	801a      	strh	r2, [r3, #0]
	//Copy SPI handle variable
	memcpy(&nrf24_hspi, &nrfSPI, sizeof(nrfSPI));
 80007f0:	4a73      	ldr	r2, [pc, #460]	; (80009c0 <NRF24_begin+0x200>)
 80007f2:	2304      	movs	r3, #4
 80007f4:	2118      	movs	r1, #24
 80007f6:	468c      	mov	ip, r1
 80007f8:	2108      	movs	r1, #8
 80007fa:	4688      	mov	r8, r1
 80007fc:	44b8      	add	r8, r7
 80007fe:	44c4      	add	ip, r8
 8000800:	4463      	add	r3, ip
 8000802:	0010      	movs	r0, r2
 8000804:	0019      	movs	r1, r3
 8000806:	2358      	movs	r3, #88	; 0x58
 8000808:	001a      	movs	r2, r3
 800080a:	f003 fb05 	bl	8003e18 <memcpy>
	//Copy Pins and Port variables
	nrf24_PORT = nrf24PORT;
 800080e:	4b6d      	ldr	r3, [pc, #436]	; (80009c4 <NRF24_begin+0x204>)
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	601a      	str	r2, [r3, #0]
	nrf24_CSN_PIN = nrfCSN_Pin;
 8000814:	4b6c      	ldr	r3, [pc, #432]	; (80009c8 <NRF24_begin+0x208>)
 8000816:	1cba      	adds	r2, r7, #2
 8000818:	8812      	ldrh	r2, [r2, #0]
 800081a:	801a      	strh	r2, [r3, #0]
	nrf24_CE_PIN = nrfCE_Pin;
 800081c:	4b6b      	ldr	r3, [pc, #428]	; (80009cc <NRF24_begin+0x20c>)
 800081e:	003a      	movs	r2, r7
 8000820:	8812      	ldrh	r2, [r2, #0]
 8000822:	801a      	strh	r2, [r3, #0]
	
	//Put pins to idle state
	NRF24_csn(1);
 8000824:	2001      	movs	r0, #1
 8000826:	f7ff fe59 	bl	80004dc <NRF24_csn>
	NRF24_ce(0);
 800082a:	2000      	movs	r0, #0
 800082c:	f7ff fe76 	bl	800051c <NRF24_ce>
	//5 ms initial delay
	HAL_Delay(5);
 8000830:	2005      	movs	r0, #5
 8000832:	f001 f97d 	bl	8001b30 <HAL_Delay>
	
	//**** Soft Reset Registers default values ****//
	NRF24_write_register(0x00, 0x08);
 8000836:	2108      	movs	r1, #8
 8000838:	2000      	movs	r0, #0
 800083a:	f7ff feeb 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x01, 0x3f);
 800083e:	213f      	movs	r1, #63	; 0x3f
 8000840:	2001      	movs	r0, #1
 8000842:	f7ff fee7 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x02, 0x03);
 8000846:	2103      	movs	r1, #3
 8000848:	2002      	movs	r0, #2
 800084a:	f7ff fee3 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x03, 0x03);
 800084e:	2103      	movs	r1, #3
 8000850:	2003      	movs	r0, #3
 8000852:	f7ff fedf 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x04, 0x03);
 8000856:	2103      	movs	r1, #3
 8000858:	2004      	movs	r0, #4
 800085a:	f7ff fedb 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x05, 0x02);
 800085e:	2102      	movs	r1, #2
 8000860:	2005      	movs	r0, #5
 8000862:	f7ff fed7 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x06, 0x0f);
 8000866:	210f      	movs	r1, #15
 8000868:	2006      	movs	r0, #6
 800086a:	f7ff fed3 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x07, 0x0e);
 800086e:	210e      	movs	r1, #14
 8000870:	2007      	movs	r0, #7
 8000872:	f7ff fecf 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x08, 0x00);
 8000876:	2100      	movs	r1, #0
 8000878:	2008      	movs	r0, #8
 800087a:	f7ff fecb 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x09, 0x00);
 800087e:	2100      	movs	r1, #0
 8000880:	2009      	movs	r0, #9
 8000882:	f7ff fec7 	bl	8000614 <NRF24_write_register>
	uint8_t pipeAddrVar[6];
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000886:	2108      	movs	r1, #8
 8000888:	187b      	adds	r3, r7, r1
 800088a:	22e7      	movs	r2, #231	; 0xe7
 800088c:	711a      	strb	r2, [r3, #4]
 800088e:	187b      	adds	r3, r7, r1
 8000890:	22e7      	movs	r2, #231	; 0xe7
 8000892:	70da      	strb	r2, [r3, #3]
 8000894:	187b      	adds	r3, r7, r1
 8000896:	22e7      	movs	r2, #231	; 0xe7
 8000898:	709a      	strb	r2, [r3, #2]
 800089a:	187b      	adds	r3, r7, r1
 800089c:	22e7      	movs	r2, #231	; 0xe7
 800089e:	705a      	strb	r2, [r3, #1]
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	22e7      	movs	r2, #231	; 0xe7
 80008a4:	701a      	strb	r2, [r3, #0]
	NRF24_write_registerN(0x0A, pipeAddrVar, 5);
 80008a6:	000c      	movs	r4, r1
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2205      	movs	r2, #5
 80008ac:	0019      	movs	r1, r3
 80008ae:	200a      	movs	r0, #10
 80008b0:	f7ff fed8 	bl	8000664 <NRF24_write_registerN>
	pipeAddrVar[4]=0xC2; pipeAddrVar[3]=0xC2; pipeAddrVar[2]=0xC2; pipeAddrVar[1]=0xC2; pipeAddrVar[0]=0xC2; 
 80008b4:	0021      	movs	r1, r4
 80008b6:	187b      	adds	r3, r7, r1
 80008b8:	22c2      	movs	r2, #194	; 0xc2
 80008ba:	711a      	strb	r2, [r3, #4]
 80008bc:	187b      	adds	r3, r7, r1
 80008be:	22c2      	movs	r2, #194	; 0xc2
 80008c0:	70da      	strb	r2, [r3, #3]
 80008c2:	187b      	adds	r3, r7, r1
 80008c4:	22c2      	movs	r2, #194	; 0xc2
 80008c6:	709a      	strb	r2, [r3, #2]
 80008c8:	187b      	adds	r3, r7, r1
 80008ca:	22c2      	movs	r2, #194	; 0xc2
 80008cc:	705a      	strb	r2, [r3, #1]
 80008ce:	187b      	adds	r3, r7, r1
 80008d0:	22c2      	movs	r2, #194	; 0xc2
 80008d2:	701a      	strb	r2, [r3, #0]
	NRF24_write_registerN(0x0B, pipeAddrVar, 5);
 80008d4:	000c      	movs	r4, r1
 80008d6:	187b      	adds	r3, r7, r1
 80008d8:	2205      	movs	r2, #5
 80008da:	0019      	movs	r1, r3
 80008dc:	200b      	movs	r0, #11
 80008de:	f7ff fec1 	bl	8000664 <NRF24_write_registerN>
	NRF24_write_register(0x0C, 0xC3);
 80008e2:	21c3      	movs	r1, #195	; 0xc3
 80008e4:	200c      	movs	r0, #12
 80008e6:	f7ff fe95 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x0D, 0xC4);
 80008ea:	21c4      	movs	r1, #196	; 0xc4
 80008ec:	200d      	movs	r0, #13
 80008ee:	f7ff fe91 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x0E, 0xC5);
 80008f2:	21c5      	movs	r1, #197	; 0xc5
 80008f4:	200e      	movs	r0, #14
 80008f6:	f7ff fe8d 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x0F, 0xC6);
 80008fa:	21c6      	movs	r1, #198	; 0xc6
 80008fc:	200f      	movs	r0, #15
 80008fe:	f7ff fe89 	bl	8000614 <NRF24_write_register>
	pipeAddrVar[4]=0xE7; pipeAddrVar[3]=0xE7; pipeAddrVar[2]=0xE7; pipeAddrVar[1]=0xE7; pipeAddrVar[0]=0xE7; 
 8000902:	0021      	movs	r1, r4
 8000904:	187b      	adds	r3, r7, r1
 8000906:	22e7      	movs	r2, #231	; 0xe7
 8000908:	711a      	strb	r2, [r3, #4]
 800090a:	187b      	adds	r3, r7, r1
 800090c:	22e7      	movs	r2, #231	; 0xe7
 800090e:	70da      	strb	r2, [r3, #3]
 8000910:	187b      	adds	r3, r7, r1
 8000912:	22e7      	movs	r2, #231	; 0xe7
 8000914:	709a      	strb	r2, [r3, #2]
 8000916:	187b      	adds	r3, r7, r1
 8000918:	22e7      	movs	r2, #231	; 0xe7
 800091a:	705a      	strb	r2, [r3, #1]
 800091c:	187b      	adds	r3, r7, r1
 800091e:	22e7      	movs	r2, #231	; 0xe7
 8000920:	701a      	strb	r2, [r3, #0]
	NRF24_write_registerN(0x10, pipeAddrVar, 5);
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2205      	movs	r2, #5
 8000926:	0019      	movs	r1, r3
 8000928:	2010      	movs	r0, #16
 800092a:	f7ff fe9b 	bl	8000664 <NRF24_write_registerN>
	NRF24_write_register(0x11, 0);
 800092e:	2100      	movs	r1, #0
 8000930:	2011      	movs	r0, #17
 8000932:	f7ff fe6f 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x12, 0);
 8000936:	2100      	movs	r1, #0
 8000938:	2012      	movs	r0, #18
 800093a:	f7ff fe6b 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x13, 0);
 800093e:	2100      	movs	r1, #0
 8000940:	2013      	movs	r0, #19
 8000942:	f7ff fe67 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x14, 0);
 8000946:	2100      	movs	r1, #0
 8000948:	2014      	movs	r0, #20
 800094a:	f7ff fe63 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x15, 0);
 800094e:	2100      	movs	r1, #0
 8000950:	2015      	movs	r0, #21
 8000952:	f7ff fe5f 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x16, 0);
 8000956:	2100      	movs	r1, #0
 8000958:	2016      	movs	r0, #22
 800095a:	f7ff fe5b 	bl	8000614 <NRF24_write_register>
	
	NRF24_ACTIVATE_cmd();
 800095e:	f000 fb3f 	bl	8000fe0 <NRF24_ACTIVATE_cmd>
	NRF24_write_register(0x1c, 0);
 8000962:	2100      	movs	r1, #0
 8000964:	201c      	movs	r0, #28
 8000966:	f7ff fe55 	bl	8000614 <NRF24_write_register>
	NRF24_write_register(0x1d, 0);
 800096a:	2100      	movs	r1, #0
 800096c:	201d      	movs	r0, #29
 800096e:	f7ff fe51 	bl	8000614 <NRF24_write_register>
//	printRadioSettings();
	//Initialise retries 15 and delay 1250 usec
	NRF24_setRetries(15, 15);
 8000972:	210f      	movs	r1, #15
 8000974:	200f      	movs	r0, #15
 8000976:	f000 f8e5 	bl	8000b44 <NRF24_setRetries>
	//Initialise PA level to max (0dB)
	NRF24_setPALevel(RF24_PA_0dB);
 800097a:	2003      	movs	r0, #3
 800097c:	f000 f97f 	bl	8000c7e <NRF24_setPALevel>
	//Initialise data rate to 1Mbps
	NRF24_setDataRate(RF24_2MBPS);
 8000980:	2001      	movs	r0, #1
 8000982:	f000 f9cd 	bl	8000d20 <NRF24_setDataRate>
	//Initalise CRC length to 16-bit (2 bytes)
	NRF24_setCRCLength(RF24_CRC_16);
 8000986:	2002      	movs	r0, #2
 8000988:	f000 fa26 	bl	8000dd8 <NRF24_setCRCLength>
	//Disable dynamic payload
	NRF24_disableDynamicPayloads();
 800098c:	f000 f944 	bl	8000c18 <NRF24_disableDynamicPayloads>
	//Set payload size
	NRF24_setPayloadSize(32);
 8000990:	2020      	movs	r0, #32
 8000992:	f000 f911 	bl	8000bb8 <NRF24_setPayloadSize>
	
	//Reset status register
	NRF24_resetStatus();
 8000996:	f000 fb19 	bl	8000fcc <NRF24_resetStatus>
	//Initialise channel to 76
	NRF24_setChannel(76);
 800099a:	204c      	movs	r0, #76	; 0x4c
 800099c:	f000 f8f0 	bl	8000b80 <NRF24_setChannel>
	//Flush buffers
	NRF24_flush_tx();
 80009a0:	f7ff feec 	bl	800077c <NRF24_flush_tx>
	NRF24_flush_rx();
 80009a4:	f7ff fef3 	bl	800078e <NRF24_flush_rx>
	
	NRF24_powerDown();
 80009a8:	f000 fa5f 	bl	8000e6a <NRF24_powerDown>
	
}
 80009ac:	46c0      	nop			; (mov r8, r8)
 80009ae:	46bd      	mov	sp, r7
 80009b0:	b004      	add	sp, #16
 80009b2:	bc80      	pop	{r7}
 80009b4:	46b8      	mov	r8, r7
 80009b6:	bc90      	pop	{r4, r7}
 80009b8:	bc08      	pop	{r3}
 80009ba:	b002      	add	sp, #8
 80009bc:	4718      	bx	r3
 80009be:	46c0      	nop			; (mov r8, r8)
 80009c0:	20000038 	.word	0x20000038
 80009c4:	20000030 	.word	0x20000030
 80009c8:	20000034 	.word	0x20000034
 80009cc:	20000036 	.word	0x20000036

080009d0 <NRF24_stopListening>:
	//Wait for 130 uSec for the radio to come on
	NRF24_DelayMicroSeconds(150);
}
//14. Stop listening (essential before any write operation)
void NRF24_stopListening(void)
{
 80009d0:	b580      	push	{r7, lr}
 80009d2:	af00      	add	r7, sp, #0
	NRF24_ce(0);
 80009d4:	2000      	movs	r0, #0
 80009d6:	f7ff fda1 	bl	800051c <NRF24_ce>
	NRF24_flush_tx();
 80009da:	f7ff fecf 	bl	800077c <NRF24_flush_tx>
	NRF24_flush_rx();
 80009de:	f7ff fed6 	bl	800078e <NRF24_flush_rx>
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <NRF24_write>:
//15. Write(Transmit data), returns true if successfully sent
bool NRF24_write( const void* buf, uint8_t len )
{
 80009e8:	b5b0      	push	{r4, r5, r7, lr}
 80009ea:	b086      	sub	sp, #24
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	000a      	movs	r2, r1
 80009f2:	1cfb      	adds	r3, r7, #3
 80009f4:	701a      	strb	r2, [r3, #0]
	bool retStatus;
	//Start writing
	NRF24_resetStatus();
 80009f6:	f000 fae9 	bl	8000fcc <NRF24_resetStatus>
	NRF24_startWrite(buf,len);
 80009fa:	1cfb      	adds	r3, r7, #3
 80009fc:	781a      	ldrb	r2, [r3, #0]
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	0011      	movs	r1, r2
 8000a02:	0018      	movs	r0, r3
 8000a04:	f000 fa7c 	bl	8000f00 <NRF24_startWrite>
	//Data monitor
  uint8_t observe_tx;
  uint8_t status;
  uint32_t sent_at = HAL_GetTick();
 8000a08:	f001 f888 	bl	8001b1c <HAL_GetTick>
 8000a0c:	0003      	movs	r3, r0
 8000a0e:	617b      	str	r3, [r7, #20]
	const uint32_t timeout = 10; //ms to wait for timeout
 8000a10:	230a      	movs	r3, #10
 8000a12:	613b      	str	r3, [r7, #16]
	do
  {
    NRF24_read_registerN(REG_OBSERVE_TX,&observe_tx,1);
 8000a14:	230d      	movs	r3, #13
 8000a16:	18fb      	adds	r3, r7, r3
 8000a18:	2201      	movs	r2, #1
 8000a1a:	0019      	movs	r1, r3
 8000a1c:	2008      	movs	r0, #8
 8000a1e:	f7ff fdcb 	bl	80005b8 <NRF24_read_registerN>
		//Get status register
		status = NRF24_get_status();
 8000a22:	250f      	movs	r5, #15
 8000a24:	197c      	adds	r4, r7, r5
 8000a26:	f7ff febb 	bl	80007a0 <NRF24_get_status>
 8000a2a:	0003      	movs	r3, r0
 8000a2c:	7023      	strb	r3, [r4, #0]
  }
  while( ! ( status & ( _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) ) ) && ( HAL_GetTick() - sent_at < timeout ) );
 8000a2e:	197b      	adds	r3, r7, r5
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	2230      	movs	r2, #48	; 0x30
 8000a34:	4013      	ands	r3, r2
 8000a36:	d107      	bne.n	8000a48 <NRF24_write+0x60>
 8000a38:	f001 f870 	bl	8001b1c <HAL_GetTick>
 8000a3c:	0002      	movs	r2, r0
 8000a3e:	697b      	ldr	r3, [r7, #20]
 8000a40:	1ad3      	subs	r3, r2, r3
 8000a42:	693a      	ldr	r2, [r7, #16]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	d8e5      	bhi.n	8000a14 <NRF24_write+0x2c>
	
//	printConfigReg();
//	printStatusReg();
	
	bool tx_ok, tx_fail;
  NRF24_whatHappened(&tx_ok,&tx_fail, &ack_payload_available);
 8000a48:	4a10      	ldr	r2, [pc, #64]	; (8000a8c <NRF24_write+0xa4>)
 8000a4a:	230b      	movs	r3, #11
 8000a4c:	18f9      	adds	r1, r7, r3
 8000a4e:	240c      	movs	r4, #12
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	0018      	movs	r0, r3
 8000a54:	f000 fa87 	bl	8000f66 <NRF24_whatHappened>
	retStatus = tx_ok;
 8000a58:	230e      	movs	r3, #14
 8000a5a:	18fb      	adds	r3, r7, r3
 8000a5c:	193a      	adds	r2, r7, r4
 8000a5e:	7812      	ldrb	r2, [r2, #0]
 8000a60:	701a      	strb	r2, [r3, #0]
	if ( ack_payload_available )
 8000a62:	4b0a      	ldr	r3, [pc, #40]	; (8000a8c <NRF24_write+0xa4>)
 8000a64:	781b      	ldrb	r3, [r3, #0]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d005      	beq.n	8000a76 <NRF24_write+0x8e>
  {
    ack_payload_length = NRF24_getDynamicPayloadSize();
 8000a6a:	f000 f8cb 	bl	8000c04 <NRF24_getDynamicPayloadSize>
 8000a6e:	0003      	movs	r3, r0
 8000a70:	001a      	movs	r2, r3
 8000a72:	4b07      	ldr	r3, [pc, #28]	; (8000a90 <NRF24_write+0xa8>)
 8000a74:	701a      	strb	r2, [r3, #0]
	}
	
	//Power down
	NRF24_available();
 8000a76:	f000 f80d 	bl	8000a94 <NRF24_available>
	NRF24_flush_tx();
 8000a7a:	f7ff fe7f 	bl	800077c <NRF24_flush_tx>
	return retStatus;
 8000a7e:	230e      	movs	r3, #14
 8000a80:	18fb      	adds	r3, r7, r3
 8000a82:	781b      	ldrb	r3, [r3, #0]
}
 8000a84:	0018      	movs	r0, r3
 8000a86:	46bd      	mov	sp, r7
 8000a88:	b006      	add	sp, #24
 8000a8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000a8c:	20000028 	.word	0x20000028
 8000a90:	20000029 	.word	0x20000029

08000a94 <NRF24_available>:
//16. Check for available data to read
bool NRF24_available(void)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	af00      	add	r7, sp, #0
	return NRF24_availablePipe(NULL);
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f000 f9f8 	bl	8000e8e <NRF24_availablePipe>
 8000a9e:	0003      	movs	r3, r0
}
 8000aa0:	0018      	movs	r0, r3
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}

08000aa6 <NRF24_read>:
//17. Read received data
bool NRF24_read( void* buf, uint8_t len )
{
 8000aa6:	b590      	push	{r4, r7, lr}
 8000aa8:	b085      	sub	sp, #20
 8000aaa:	af00      	add	r7, sp, #0
 8000aac:	6078      	str	r0, [r7, #4]
 8000aae:	000a      	movs	r2, r1
 8000ab0:	1cfb      	adds	r3, r7, #3
 8000ab2:	701a      	strb	r2, [r3, #0]
	NRF24_read_payload( buf, len );
 8000ab4:	1cfb      	adds	r3, r7, #3
 8000ab6:	781a      	ldrb	r2, [r3, #0]
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	0011      	movs	r1, r2
 8000abc:	0018      	movs	r0, r3
 8000abe:	f7ff fe25 	bl	800070c <NRF24_read_payload>
	uint8_t rxStatus = NRF24_read_register(REG_FIFO_STATUS) & _BV(BIT_RX_EMPTY);
 8000ac2:	2017      	movs	r0, #23
 8000ac4:	f7ff fd4a 	bl	800055c <NRF24_read_register>
 8000ac8:	0003      	movs	r3, r0
 8000aca:	0019      	movs	r1, r3
 8000acc:	240f      	movs	r4, #15
 8000ace:	193b      	adds	r3, r7, r4
 8000ad0:	2201      	movs	r2, #1
 8000ad2:	400a      	ands	r2, r1
 8000ad4:	701a      	strb	r2, [r3, #0]
	NRF24_flush_rx();
 8000ad6:	f7ff fe5a 	bl	800078e <NRF24_flush_rx>
	NRF24_getDynamicPayloadSize();
 8000ada:	f000 f893 	bl	8000c04 <NRF24_getDynamicPayloadSize>
	return rxStatus;
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	781b      	ldrb	r3, [r3, #0]
 8000ae2:	1e5a      	subs	r2, r3, #1
 8000ae4:	4193      	sbcs	r3, r2
 8000ae6:	b2db      	uxtb	r3, r3
}
 8000ae8:	0018      	movs	r0, r3
 8000aea:	46bd      	mov	sp, r7
 8000aec:	b005      	add	sp, #20
 8000aee:	bd90      	pop	{r4, r7, pc}

08000af0 <NRF24_openWritingPipe>:
//18. Open Tx pipe for writing (Cannot perform this while Listenning, has to call NRF24_stopListening)
void NRF24_openWritingPipe(uint64_t address)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b084      	sub	sp, #16
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6038      	str	r0, [r7, #0]
 8000af8:	6079      	str	r1, [r7, #4]
	NRF24_write_registerN(REG_RX_ADDR_P0, (uint8_t *)(&address), 5);
 8000afa:	003b      	movs	r3, r7
 8000afc:	2205      	movs	r2, #5
 8000afe:	0019      	movs	r1, r3
 8000b00:	200a      	movs	r0, #10
 8000b02:	f7ff fdaf 	bl	8000664 <NRF24_write_registerN>
  NRF24_write_registerN(REG_TX_ADDR, (uint8_t *)(&address), 5);
 8000b06:	003b      	movs	r3, r7
 8000b08:	2205      	movs	r2, #5
 8000b0a:	0019      	movs	r1, r3
 8000b0c:	2010      	movs	r0, #16
 8000b0e:	f7ff fda9 	bl	8000664 <NRF24_write_registerN>
	
	const uint8_t max_payload_size = 32;
 8000b12:	210f      	movs	r1, #15
 8000b14:	187b      	adds	r3, r7, r1
 8000b16:	2220      	movs	r2, #32
 8000b18:	701a      	strb	r2, [r3, #0]
  NRF24_write_register(REG_RX_PW_P0,MIN(payload_size,max_payload_size));
 8000b1a:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <NRF24_openWritingPipe+0x50>)
 8000b1c:	781a      	ldrb	r2, [r3, #0]
 8000b1e:	187b      	adds	r3, r7, r1
 8000b20:	1c10      	adds	r0, r2, #0
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	b2d9      	uxtb	r1, r3
 8000b26:	b2c2      	uxtb	r2, r0
 8000b28:	4291      	cmp	r1, r2
 8000b2a:	d900      	bls.n	8000b2e <NRF24_openWritingPipe+0x3e>
 8000b2c:	1c03      	adds	r3, r0, #0
 8000b2e:	b2db      	uxtb	r3, r3
 8000b30:	0019      	movs	r1, r3
 8000b32:	2011      	movs	r0, #17
 8000b34:	f7ff fd6e 	bl	8000614 <NRF24_write_register>
}
 8000b38:	46c0      	nop			; (mov r8, r8)
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	b004      	add	sp, #16
 8000b3e:	bd80      	pop	{r7, pc}
 8000b40:	2000002a 	.word	0x2000002a

08000b44 <NRF24_setRetries>:
	}
	
}
//20 set transmit retries (rf24_Retries_e) and delay
void NRF24_setRetries(uint8_t delay, uint8_t count)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b082      	sub	sp, #8
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	0002      	movs	r2, r0
 8000b4c:	1dfb      	adds	r3, r7, #7
 8000b4e:	701a      	strb	r2, [r3, #0]
 8000b50:	1dbb      	adds	r3, r7, #6
 8000b52:	1c0a      	adds	r2, r1, #0
 8000b54:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_SETUP_RETR,(delay&0xf)<<BIT_ARD | (count&0xf)<<BIT_ARC);
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	011b      	lsls	r3, r3, #4
 8000b5c:	b25a      	sxtb	r2, r3
 8000b5e:	1dbb      	adds	r3, r7, #6
 8000b60:	781b      	ldrb	r3, [r3, #0]
 8000b62:	b25b      	sxtb	r3, r3
 8000b64:	210f      	movs	r1, #15
 8000b66:	400b      	ands	r3, r1
 8000b68:	b25b      	sxtb	r3, r3
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	b25b      	sxtb	r3, r3
 8000b6e:	b2db      	uxtb	r3, r3
 8000b70:	0019      	movs	r1, r3
 8000b72:	2004      	movs	r0, #4
 8000b74:	f7ff fd4e 	bl	8000614 <NRF24_write_register>
}
 8000b78:	46c0      	nop			; (mov r8, r8)
 8000b7a:	46bd      	mov	sp, r7
 8000b7c:	b002      	add	sp, #8
 8000b7e:	bd80      	pop	{r7, pc}

08000b80 <NRF24_setChannel>:

//21. Set RF channel frequency
void NRF24_setChannel(uint8_t channel)
{
 8000b80:	b580      	push	{r7, lr}
 8000b82:	b084      	sub	sp, #16
 8000b84:	af00      	add	r7, sp, #0
 8000b86:	0002      	movs	r2, r0
 8000b88:	1dfb      	adds	r3, r7, #7
 8000b8a:	701a      	strb	r2, [r3, #0]
	const uint8_t max_channel = 127;
 8000b8c:	210f      	movs	r1, #15
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	227f      	movs	r2, #127	; 0x7f
 8000b92:	701a      	strb	r2, [r3, #0]
  NRF24_write_register(REG_RF_CH,MIN(channel,max_channel));
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	1dfa      	adds	r2, r7, #7
 8000b98:	7810      	ldrb	r0, [r2, #0]
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	b2d9      	uxtb	r1, r3
 8000b9e:	b2c2      	uxtb	r2, r0
 8000ba0:	4291      	cmp	r1, r2
 8000ba2:	d900      	bls.n	8000ba6 <NRF24_setChannel+0x26>
 8000ba4:	1c03      	adds	r3, r0, #0
 8000ba6:	b2db      	uxtb	r3, r3
 8000ba8:	0019      	movs	r1, r3
 8000baa:	2005      	movs	r0, #5
 8000bac:	f7ff fd32 	bl	8000614 <NRF24_write_register>
}
 8000bb0:	46c0      	nop			; (mov r8, r8)
 8000bb2:	46bd      	mov	sp, r7
 8000bb4:	b004      	add	sp, #16
 8000bb6:	bd80      	pop	{r7, pc}

08000bb8 <NRF24_setPayloadSize>:
//22. Set payload size
void NRF24_setPayloadSize(uint8_t size)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	0002      	movs	r2, r0
 8000bc0:	1dfb      	adds	r3, r7, #7
 8000bc2:	701a      	strb	r2, [r3, #0]
	const uint8_t max_payload_size = 32;
 8000bc4:	210f      	movs	r1, #15
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2220      	movs	r2, #32
 8000bca:	701a      	strb	r2, [r3, #0]
  payload_size = MIN(size,max_payload_size);
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	1dfa      	adds	r2, r7, #7
 8000bd0:	7810      	ldrb	r0, [r2, #0]
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	b2d9      	uxtb	r1, r3
 8000bd6:	b2c2      	uxtb	r2, r0
 8000bd8:	4291      	cmp	r1, r2
 8000bda:	d900      	bls.n	8000bde <NRF24_setPayloadSize+0x26>
 8000bdc:	1c03      	adds	r3, r0, #0
 8000bde:	b2da      	uxtb	r2, r3
 8000be0:	4b02      	ldr	r3, [pc, #8]	; (8000bec <NRF24_setPayloadSize+0x34>)
 8000be2:	701a      	strb	r2, [r3, #0]
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	b004      	add	sp, #16
 8000bea:	bd80      	pop	{r7, pc}
 8000bec:	2000002a 	.word	0x2000002a

08000bf0 <NRF24_getPayloadSize>:
//23. Get payload size
uint8_t NRF24_getPayloadSize(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
	return payload_size;
 8000bf4:	4b02      	ldr	r3, [pc, #8]	; (8000c00 <NRF24_getPayloadSize+0x10>)
 8000bf6:	781b      	ldrb	r3, [r3, #0]
}
 8000bf8:	0018      	movs	r0, r3
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	46c0      	nop			; (mov r8, r8)
 8000c00:	2000002a 	.word	0x2000002a

08000c04 <NRF24_getDynamicPayloadSize>:
//24. Get dynamic payload size, of latest packet received
uint8_t NRF24_getDynamicPayloadSize(void)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	af00      	add	r7, sp, #0
	return NRF24_read_register(CMD_R_RX_PL_WID);
 8000c08:	2060      	movs	r0, #96	; 0x60
 8000c0a:	f7ff fca7 	bl	800055c <NRF24_read_register>
 8000c0e:	0003      	movs	r3, r0
}
 8000c10:	0018      	movs	r0, r3
 8000c12:	46bd      	mov	sp, r7
 8000c14:	bd80      	pop	{r7, pc}
	...

08000c18 <NRF24_disableDynamicPayloads>:
	NRF24_write_register(REG_DYNPD,NRF24_read_register(REG_DYNPD) | _BV(BIT_DPL_P5) | _BV(BIT_DPL_P4) | _BV(BIT_DPL_P3) | _BV(BIT_DPL_P2) | _BV(BIT_DPL_P1) | _BV(BIT_DPL_P0));
  dynamic_payloads_enabled = true;
	
}
void NRF24_disableDynamicPayloads(void)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_FEATURE,NRF24_read_register(REG_FEATURE) &  ~(_BV(BIT_EN_DPL)) );
 8000c1c:	201d      	movs	r0, #29
 8000c1e:	f7ff fc9d 	bl	800055c <NRF24_read_register>
 8000c22:	0003      	movs	r3, r0
 8000c24:	001a      	movs	r2, r3
 8000c26:	2304      	movs	r3, #4
 8000c28:	439a      	bics	r2, r3
 8000c2a:	0013      	movs	r3, r2
 8000c2c:	b2db      	uxtb	r3, r3
 8000c2e:	0019      	movs	r1, r3
 8000c30:	201d      	movs	r0, #29
 8000c32:	f7ff fcef 	bl	8000614 <NRF24_write_register>
	//Disable for all pipes 
	NRF24_write_register(REG_DYNPD,0);
 8000c36:	2100      	movs	r1, #0
 8000c38:	201c      	movs	r0, #28
 8000c3a:	f7ff fceb 	bl	8000614 <NRF24_write_register>
	dynamic_payloads_enabled = false;
 8000c3e:	4b03      	ldr	r3, [pc, #12]	; (8000c4c <NRF24_disableDynamicPayloads+0x34>)
 8000c40:	2200      	movs	r2, #0
 8000c42:	701a      	strb	r2, [r3, #0]
}
 8000c44:	46c0      	nop			; (mov r8, r8)
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}
 8000c4a:	46c0      	nop			; (mov r8, r8)
 8000c4c:	2000002b 	.word	0x2000002b

08000c50 <NRF24_setAutoAck>:
{
	return p_variant;
}
//28. Set Auto Ack for all
void NRF24_setAutoAck(bool enable)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b082      	sub	sp, #8
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	0002      	movs	r2, r0
 8000c58:	1dfb      	adds	r3, r7, #7
 8000c5a:	701a      	strb	r2, [r3, #0]
	if ( enable )
 8000c5c:	1dfb      	adds	r3, r7, #7
 8000c5e:	781b      	ldrb	r3, [r3, #0]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d004      	beq.n	8000c6e <NRF24_setAutoAck+0x1e>
    NRF24_write_register(REG_EN_AA, 0x3F);
 8000c64:	213f      	movs	r1, #63	; 0x3f
 8000c66:	2001      	movs	r0, #1
 8000c68:	f7ff fcd4 	bl	8000614 <NRF24_write_register>
  else
    NRF24_write_register(REG_EN_AA, 0x00);
}
 8000c6c:	e003      	b.n	8000c76 <NRF24_setAutoAck+0x26>
    NRF24_write_register(REG_EN_AA, 0x00);
 8000c6e:	2100      	movs	r1, #0
 8000c70:	2001      	movs	r0, #1
 8000c72:	f7ff fccf 	bl	8000614 <NRF24_write_register>
}
 8000c76:	46c0      	nop			; (mov r8, r8)
 8000c78:	46bd      	mov	sp, r7
 8000c7a:	b002      	add	sp, #8
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <NRF24_setPALevel>:
    NRF24_write_register( REG_EN_AA, en_aa ) ;
  }
}
//30. Set transmit power level
void NRF24_setPALevel( rf24_pa_dbm_e level )
{
 8000c7e:	b5b0      	push	{r4, r5, r7, lr}
 8000c80:	b084      	sub	sp, #16
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	0002      	movs	r2, r0
 8000c86:	1dfb      	adds	r3, r7, #7
 8000c88:	701a      	strb	r2, [r3, #0]
	uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000c8a:	250f      	movs	r5, #15
 8000c8c:	197c      	adds	r4, r7, r5
 8000c8e:	2006      	movs	r0, #6
 8000c90:	f7ff fc64 	bl	800055c <NRF24_read_register>
 8000c94:	0003      	movs	r3, r0
 8000c96:	7023      	strb	r3, [r4, #0]
  setup &= ~(_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000c98:	0028      	movs	r0, r5
 8000c9a:	183b      	adds	r3, r7, r0
 8000c9c:	183a      	adds	r2, r7, r0
 8000c9e:	7812      	ldrb	r2, [r2, #0]
 8000ca0:	2106      	movs	r1, #6
 8000ca2:	438a      	bics	r2, r1
 8000ca4:	701a      	strb	r2, [r3, #0]

  // switch uses RAM (evil!)
  if ( level == RF24_PA_0dB)
 8000ca6:	1dfb      	adds	r3, r7, #7
 8000ca8:	781b      	ldrb	r3, [r3, #0]
 8000caa:	2b03      	cmp	r3, #3
 8000cac:	d106      	bne.n	8000cbc <NRF24_setPALevel+0x3e>
  {
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000cae:	183b      	adds	r3, r7, r0
 8000cb0:	183a      	adds	r2, r7, r0
 8000cb2:	7812      	ldrb	r2, [r2, #0]
 8000cb4:	2106      	movs	r1, #6
 8000cb6:	430a      	orrs	r2, r1
 8000cb8:	701a      	strb	r2, [r3, #0]
 8000cba:	e026      	b.n	8000d0a <NRF24_setPALevel+0x8c>
  }
  else if ( level == RF24_PA_m6dB )
 8000cbc:	1dfb      	adds	r3, r7, #7
 8000cbe:	781b      	ldrb	r3, [r3, #0]
 8000cc0:	2b02      	cmp	r3, #2
 8000cc2:	d107      	bne.n	8000cd4 <NRF24_setPALevel+0x56>
  {
    setup |= _BV(RF_PWR_HIGH) ;
 8000cc4:	220f      	movs	r2, #15
 8000cc6:	18bb      	adds	r3, r7, r2
 8000cc8:	18ba      	adds	r2, r7, r2
 8000cca:	7812      	ldrb	r2, [r2, #0]
 8000ccc:	2104      	movs	r1, #4
 8000cce:	430a      	orrs	r2, r1
 8000cd0:	701a      	strb	r2, [r3, #0]
 8000cd2:	e01a      	b.n	8000d0a <NRF24_setPALevel+0x8c>
  }
  else if ( level == RF24_PA_m12dB )
 8000cd4:	1dfb      	adds	r3, r7, #7
 8000cd6:	781b      	ldrb	r3, [r3, #0]
 8000cd8:	2b01      	cmp	r3, #1
 8000cda:	d107      	bne.n	8000cec <NRF24_setPALevel+0x6e>
  {
    setup |= _BV(RF_PWR_LOW);
 8000cdc:	220f      	movs	r2, #15
 8000cde:	18bb      	adds	r3, r7, r2
 8000ce0:	18ba      	adds	r2, r7, r2
 8000ce2:	7812      	ldrb	r2, [r2, #0]
 8000ce4:	2102      	movs	r1, #2
 8000ce6:	430a      	orrs	r2, r1
 8000ce8:	701a      	strb	r2, [r3, #0]
 8000cea:	e00e      	b.n	8000d0a <NRF24_setPALevel+0x8c>
  }
  else if ( level == RF24_PA_m18dB )
 8000cec:	1dfb      	adds	r3, r7, #7
 8000cee:	781b      	ldrb	r3, [r3, #0]
 8000cf0:	2b00      	cmp	r3, #0
 8000cf2:	d00a      	beq.n	8000d0a <NRF24_setPALevel+0x8c>
  {
    // nothing
  }
  else if ( level == RF24_PA_ERROR )
 8000cf4:	1dfb      	adds	r3, r7, #7
 8000cf6:	781b      	ldrb	r3, [r3, #0]
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	d106      	bne.n	8000d0a <NRF24_setPALevel+0x8c>
  {
    // On error, go to maximum PA
    setup |= (_BV(RF_PWR_LOW) | _BV(RF_PWR_HIGH)) ;
 8000cfc:	220f      	movs	r2, #15
 8000cfe:	18bb      	adds	r3, r7, r2
 8000d00:	18ba      	adds	r2, r7, r2
 8000d02:	7812      	ldrb	r2, [r2, #0]
 8000d04:	2106      	movs	r1, #6
 8000d06:	430a      	orrs	r2, r1
 8000d08:	701a      	strb	r2, [r3, #0]
  }

  NRF24_write_register( REG_RF_SETUP, setup ) ;
 8000d0a:	230f      	movs	r3, #15
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	781b      	ldrb	r3, [r3, #0]
 8000d10:	0019      	movs	r1, r3
 8000d12:	2006      	movs	r0, #6
 8000d14:	f7ff fc7e 	bl	8000614 <NRF24_write_register>
}
 8000d18:	46c0      	nop			; (mov r8, r8)
 8000d1a:	46bd      	mov	sp, r7
 8000d1c:	b004      	add	sp, #16
 8000d1e:	bdb0      	pop	{r4, r5, r7, pc}

08000d20 <NRF24_setDataRate>:

  return result ;
}
//32. Set data rate (250 Kbps, 1Mbps, 2Mbps)
bool NRF24_setDataRate(rf24_datarate_e speed)
{
 8000d20:	b5b0      	push	{r4, r5, r7, lr}
 8000d22:	b084      	sub	sp, #16
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	0002      	movs	r2, r0
 8000d28:	1dfb      	adds	r3, r7, #7
 8000d2a:	701a      	strb	r2, [r3, #0]
	bool result = false;
 8000d2c:	230f      	movs	r3, #15
 8000d2e:	18fb      	adds	r3, r7, r3
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
  uint8_t setup = NRF24_read_register(REG_RF_SETUP) ;
 8000d34:	250e      	movs	r5, #14
 8000d36:	197c      	adds	r4, r7, r5
 8000d38:	2006      	movs	r0, #6
 8000d3a:	f7ff fc0f 	bl	800055c <NRF24_read_register>
 8000d3e:	0003      	movs	r3, r0
 8000d40:	7023      	strb	r3, [r4, #0]

  // HIGH and LOW '00' is 1Mbs - our default
  wide_band = false ;
 8000d42:	4b24      	ldr	r3, [pc, #144]	; (8000dd4 <NRF24_setDataRate+0xb4>)
 8000d44:	2200      	movs	r2, #0
 8000d46:	701a      	strb	r2, [r3, #0]
  setup &= ~(_BV(RF_DR_LOW) | _BV(RF_DR_HIGH)) ;
 8000d48:	0028      	movs	r0, r5
 8000d4a:	183b      	adds	r3, r7, r0
 8000d4c:	183a      	adds	r2, r7, r0
 8000d4e:	7812      	ldrb	r2, [r2, #0]
 8000d50:	2128      	movs	r1, #40	; 0x28
 8000d52:	438a      	bics	r2, r1
 8000d54:	701a      	strb	r2, [r3, #0]
  if( speed == RF24_250KBPS )
 8000d56:	1dfb      	adds	r3, r7, #7
 8000d58:	781b      	ldrb	r3, [r3, #0]
 8000d5a:	2b02      	cmp	r3, #2
 8000d5c:	d109      	bne.n	8000d72 <NRF24_setDataRate+0x52>
  {
    // Must set the RF_DR_LOW to 1; RF_DR_HIGH (used to be RF_DR) is already 0
    // Making it '10'.
    wide_band = false ;
 8000d5e:	4b1d      	ldr	r3, [pc, #116]	; (8000dd4 <NRF24_setDataRate+0xb4>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	701a      	strb	r2, [r3, #0]
    setup |= _BV( RF_DR_LOW ) ;
 8000d64:	183b      	adds	r3, r7, r0
 8000d66:	183a      	adds	r2, r7, r0
 8000d68:	7812      	ldrb	r2, [r2, #0]
 8000d6a:	2120      	movs	r1, #32
 8000d6c:	430a      	orrs	r2, r1
 8000d6e:	701a      	strb	r2, [r3, #0]
 8000d70:	e011      	b.n	8000d96 <NRF24_setDataRate+0x76>
  }
  else
  {
    // Set 2Mbs, RF_DR (RF_DR_HIGH) is set 1
    // Making it '01'
    if ( speed == RF24_2MBPS )
 8000d72:	1dfb      	adds	r3, r7, #7
 8000d74:	781b      	ldrb	r3, [r3, #0]
 8000d76:	2b01      	cmp	r3, #1
 8000d78:	d10a      	bne.n	8000d90 <NRF24_setDataRate+0x70>
    {
      wide_band = true ;
 8000d7a:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <NRF24_setDataRate+0xb4>)
 8000d7c:	2201      	movs	r2, #1
 8000d7e:	701a      	strb	r2, [r3, #0]
      setup |= _BV(RF_DR_HIGH);
 8000d80:	220e      	movs	r2, #14
 8000d82:	18bb      	adds	r3, r7, r2
 8000d84:	18ba      	adds	r2, r7, r2
 8000d86:	7812      	ldrb	r2, [r2, #0]
 8000d88:	2108      	movs	r1, #8
 8000d8a:	430a      	orrs	r2, r1
 8000d8c:	701a      	strb	r2, [r3, #0]
 8000d8e:	e002      	b.n	8000d96 <NRF24_setDataRate+0x76>
    }
    else
    {
      // 1Mbs
      wide_band = false ;
 8000d90:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <NRF24_setDataRate+0xb4>)
 8000d92:	2200      	movs	r2, #0
 8000d94:	701a      	strb	r2, [r3, #0]
    }
  }
  NRF24_write_register(REG_RF_SETUP,setup);
 8000d96:	240e      	movs	r4, #14
 8000d98:	193b      	adds	r3, r7, r4
 8000d9a:	781b      	ldrb	r3, [r3, #0]
 8000d9c:	0019      	movs	r1, r3
 8000d9e:	2006      	movs	r0, #6
 8000da0:	f7ff fc38 	bl	8000614 <NRF24_write_register>

  // Verify our result
  if ( NRF24_read_register(REG_RF_SETUP) == setup )
 8000da4:	2006      	movs	r0, #6
 8000da6:	f7ff fbd9 	bl	800055c <NRF24_read_register>
 8000daa:	0003      	movs	r3, r0
 8000dac:	001a      	movs	r2, r3
 8000dae:	193b      	adds	r3, r7, r4
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	4293      	cmp	r3, r2
 8000db4:	d104      	bne.n	8000dc0 <NRF24_setDataRate+0xa0>
  {
    result = true;
 8000db6:	230f      	movs	r3, #15
 8000db8:	18fb      	adds	r3, r7, r3
 8000dba:	2201      	movs	r2, #1
 8000dbc:	701a      	strb	r2, [r3, #0]
 8000dbe:	e002      	b.n	8000dc6 <NRF24_setDataRate+0xa6>
  }
  else
  {
    wide_band = false;
 8000dc0:	4b04      	ldr	r3, [pc, #16]	; (8000dd4 <NRF24_setDataRate+0xb4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	701a      	strb	r2, [r3, #0]
  }

  return result;
 8000dc6:	230f      	movs	r3, #15
 8000dc8:	18fb      	adds	r3, r7, r3
 8000dca:	781b      	ldrb	r3, [r3, #0]
}
 8000dcc:	0018      	movs	r0, r3
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	b004      	add	sp, #16
 8000dd2:	bdb0      	pop	{r4, r5, r7, pc}
 8000dd4:	2000002c 	.word	0x2000002c

08000dd8 <NRF24_setCRCLength>:
  }
  return result ;
}
//34. Set crc length (disable, 8-bits or 16-bits)
void NRF24_setCRCLength(rf24_crclength_e length)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b084      	sub	sp, #16
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	0002      	movs	r2, r0
 8000de0:	1dfb      	adds	r3, r7, #7
 8000de2:	701a      	strb	r2, [r3, #0]
	uint8_t config = NRF24_read_register(REG_CONFIG) & ~( _BV(BIT_CRCO) | _BV(BIT_EN_CRC)) ;
 8000de4:	2000      	movs	r0, #0
 8000de6:	f7ff fbb9 	bl	800055c <NRF24_read_register>
 8000dea:	0003      	movs	r3, r0
 8000dec:	0019      	movs	r1, r3
 8000dee:	200f      	movs	r0, #15
 8000df0:	183b      	adds	r3, r7, r0
 8000df2:	220c      	movs	r2, #12
 8000df4:	4391      	bics	r1, r2
 8000df6:	000a      	movs	r2, r1
 8000df8:	701a      	strb	r2, [r3, #0]
  
  // switch uses RAM
  if ( length == RF24_CRC_DISABLED )
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d017      	beq.n	8000e32 <NRF24_setCRCLength+0x5a>
  {
    // Do nothing, we turned it off above. 
  }
  else if ( length == RF24_CRC_8 )
 8000e02:	1dfb      	adds	r3, r7, #7
 8000e04:	781b      	ldrb	r3, [r3, #0]
 8000e06:	2b01      	cmp	r3, #1
 8000e08:	d106      	bne.n	8000e18 <NRF24_setCRCLength+0x40>
  {
    config |= _BV(BIT_EN_CRC);
 8000e0a:	183b      	adds	r3, r7, r0
 8000e0c:	183a      	adds	r2, r7, r0
 8000e0e:	7812      	ldrb	r2, [r2, #0]
 8000e10:	2108      	movs	r1, #8
 8000e12:	430a      	orrs	r2, r1
 8000e14:	701a      	strb	r2, [r3, #0]
 8000e16:	e00c      	b.n	8000e32 <NRF24_setCRCLength+0x5a>
  }
  else
  {
    config |= _BV(BIT_EN_CRC);
 8000e18:	200f      	movs	r0, #15
 8000e1a:	183b      	adds	r3, r7, r0
 8000e1c:	183a      	adds	r2, r7, r0
 8000e1e:	7812      	ldrb	r2, [r2, #0]
 8000e20:	2108      	movs	r1, #8
 8000e22:	430a      	orrs	r2, r1
 8000e24:	701a      	strb	r2, [r3, #0]
    config |= _BV( BIT_CRCO );
 8000e26:	183b      	adds	r3, r7, r0
 8000e28:	183a      	adds	r2, r7, r0
 8000e2a:	7812      	ldrb	r2, [r2, #0]
 8000e2c:	2104      	movs	r1, #4
 8000e2e:	430a      	orrs	r2, r1
 8000e30:	701a      	strb	r2, [r3, #0]
  }
  NRF24_write_register( REG_CONFIG, config );
 8000e32:	230f      	movs	r3, #15
 8000e34:	18fb      	adds	r3, r7, r3
 8000e36:	781b      	ldrb	r3, [r3, #0]
 8000e38:	0019      	movs	r1, r3
 8000e3a:	2000      	movs	r0, #0
 8000e3c:	f7ff fbea 	bl	8000614 <NRF24_write_register>
}
 8000e40:	46c0      	nop			; (mov r8, r8)
 8000e42:	46bd      	mov	sp, r7
 8000e44:	b004      	add	sp, #16
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <NRF24_powerUp>:
	uint8_t disable = NRF24_read_register(REG_CONFIG) & ~_BV(BIT_EN_CRC) ;
  NRF24_write_register( REG_CONFIG, disable ) ;
}
//37. power up
void NRF24_powerUp(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP));
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f7ff fb85 	bl	800055c <NRF24_read_register>
 8000e52:	0003      	movs	r3, r0
 8000e54:	001a      	movs	r2, r3
 8000e56:	2302      	movs	r3, #2
 8000e58:	4313      	orrs	r3, r2
 8000e5a:	b2db      	uxtb	r3, r3
 8000e5c:	0019      	movs	r1, r3
 8000e5e:	2000      	movs	r0, #0
 8000e60:	f7ff fbd8 	bl	8000614 <NRF24_write_register>
}
 8000e64:	46c0      	nop			; (mov r8, r8)
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <NRF24_powerDown>:
//38. power down
void NRF24_powerDown(void)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_CONFIG,NRF24_read_register(REG_CONFIG) & ~_BV(BIT_PWR_UP));
 8000e6e:	2000      	movs	r0, #0
 8000e70:	f7ff fb74 	bl	800055c <NRF24_read_register>
 8000e74:	0003      	movs	r3, r0
 8000e76:	001a      	movs	r2, r3
 8000e78:	2302      	movs	r3, #2
 8000e7a:	439a      	bics	r2, r3
 8000e7c:	0013      	movs	r3, r2
 8000e7e:	b2db      	uxtb	r3, r3
 8000e80:	0019      	movs	r1, r3
 8000e82:	2000      	movs	r0, #0
 8000e84:	f7ff fbc6 	bl	8000614 <NRF24_write_register>
}
 8000e88:	46c0      	nop			; (mov r8, r8)
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}

08000e8e <NRF24_availablePipe>:
//39. Check if data are available and on which pipe (Use this for multiple rx pipes)
bool NRF24_availablePipe(uint8_t* pipe_num)
{
 8000e8e:	b5b0      	push	{r4, r5, r7, lr}
 8000e90:	b084      	sub	sp, #16
 8000e92:	af00      	add	r7, sp, #0
 8000e94:	6078      	str	r0, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000e96:	250f      	movs	r5, #15
 8000e98:	197c      	adds	r4, r7, r5
 8000e9a:	f7ff fc81 	bl	80007a0 <NRF24_get_status>
 8000e9e:	0003      	movs	r3, r0
 8000ea0:	7023      	strb	r3, [r4, #0]

  bool result = ( status & _BV(BIT_RX_DR) );
 8000ea2:	0028      	movs	r0, r5
 8000ea4:	183b      	adds	r3, r7, r0
 8000ea6:	781b      	ldrb	r3, [r3, #0]
 8000ea8:	2240      	movs	r2, #64	; 0x40
 8000eaa:	401a      	ands	r2, r3
 8000eac:	240e      	movs	r4, #14
 8000eae:	193b      	adds	r3, r7, r4
 8000eb0:	1e51      	subs	r1, r2, #1
 8000eb2:	418a      	sbcs	r2, r1
 8000eb4:	701a      	strb	r2, [r3, #0]

  if (result)
 8000eb6:	193b      	adds	r3, r7, r4
 8000eb8:	781b      	ldrb	r3, [r3, #0]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d019      	beq.n	8000ef2 <NRF24_availablePipe+0x64>
  {
    // If the caller wants the pipe number, include that
    if ( pipe_num )
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d008      	beq.n	8000ed6 <NRF24_availablePipe+0x48>
      *pipe_num = ( status >> BIT_RX_P_NO ) & 0x7;
 8000ec4:	183b      	adds	r3, r7, r0
 8000ec6:	781b      	ldrb	r3, [r3, #0]
 8000ec8:	085b      	lsrs	r3, r3, #1
 8000eca:	b2db      	uxtb	r3, r3
 8000ecc:	2207      	movs	r2, #7
 8000ece:	4013      	ands	r3, r2
 8000ed0:	b2da      	uxtb	r2, r3
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	701a      	strb	r2, [r3, #0]

    // Clear the status bit
    NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) );
 8000ed6:	2140      	movs	r1, #64	; 0x40
 8000ed8:	2007      	movs	r0, #7
 8000eda:	f7ff fb9b 	bl	8000614 <NRF24_write_register>

    // Handle ack payload receipt
    if ( status & _BV(BIT_TX_DS) )
 8000ede:	230f      	movs	r3, #15
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2220      	movs	r2, #32
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	d003      	beq.n	8000ef2 <NRF24_availablePipe+0x64>
    {
      NRF24_write_register(REG_STATUS,_BV(BIT_TX_DS));
 8000eea:	2120      	movs	r1, #32
 8000eec:	2007      	movs	r0, #7
 8000eee:	f7ff fb91 	bl	8000614 <NRF24_write_register>
    }
  }
  return result;
 8000ef2:	230e      	movs	r3, #14
 8000ef4:	18fb      	adds	r3, r7, r3
 8000ef6:	781b      	ldrb	r3, [r3, #0]
}
 8000ef8:	0018      	movs	r0, r3
 8000efa:	46bd      	mov	sp, r7
 8000efc:	b004      	add	sp, #16
 8000efe:	bdb0      	pop	{r4, r5, r7, pc}

08000f00 <NRF24_startWrite>:
//40. Start write (for IRQ mode)
void NRF24_startWrite( const void* buf, uint8_t len )
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b082      	sub	sp, #8
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
 8000f08:	000a      	movs	r2, r1
 8000f0a:	1cfb      	adds	r3, r7, #3
 8000f0c:	701a      	strb	r2, [r3, #0]
  // Transmitter power-up
  NRF24_ce(0);
 8000f0e:	2000      	movs	r0, #0
 8000f10:	f7ff fb04 	bl	800051c <NRF24_ce>
  NRF24_write_register(REG_CONFIG, ( NRF24_read_register(REG_CONFIG) | _BV(BIT_PWR_UP) ) & ~_BV(BIT_PRIM_RX) );
 8000f14:	2000      	movs	r0, #0
 8000f16:	f7ff fb21 	bl	800055c <NRF24_read_register>
 8000f1a:	0003      	movs	r3, r0
 8000f1c:	001a      	movs	r2, r3
 8000f1e:	2302      	movs	r3, #2
 8000f20:	4313      	orrs	r3, r2
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	2201      	movs	r2, #1
 8000f26:	4393      	bics	r3, r2
 8000f28:	b2db      	uxtb	r3, r3
 8000f2a:	0019      	movs	r1, r3
 8000f2c:	2000      	movs	r0, #0
 8000f2e:	f7ff fb71 	bl	8000614 <NRF24_write_register>
  NRF24_ce(1);
 8000f32:	2001      	movs	r0, #1
 8000f34:	f7ff faf2 	bl	800051c <NRF24_ce>
  NRF24_DelayMicroSeconds(150);
 8000f38:	2096      	movs	r0, #150	; 0x96
 8000f3a:	f7ff faaf 	bl	800049c <NRF24_DelayMicroSeconds>

  // Send the payload
  NRF24_write_payload( buf, len );
 8000f3e:	1cfb      	adds	r3, r7, #3
 8000f40:	781a      	ldrb	r2, [r3, #0]
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	0011      	movs	r1, r2
 8000f46:	0018      	movs	r0, r3
 8000f48:	f7ff fbba 	bl	80006c0 <NRF24_write_payload>

  // Enable Tx for 15usec
  NRF24_ce(1);
 8000f4c:	2001      	movs	r0, #1
 8000f4e:	f7ff fae5 	bl	800051c <NRF24_ce>
  NRF24_DelayMicroSeconds(15);
 8000f52:	200f      	movs	r0, #15
 8000f54:	f7ff faa2 	bl	800049c <NRF24_DelayMicroSeconds>
  NRF24_ce(0);
 8000f58:	2000      	movs	r0, #0
 8000f5a:	f7ff fadf 	bl	800051c <NRF24_ce>
}
 8000f5e:	46c0      	nop			; (mov r8, r8)
 8000f60:	46bd      	mov	sp, r7
 8000f62:	b002      	add	sp, #8
 8000f64:	bd80      	pop	{r7, pc}

08000f66 <NRF24_whatHappened>:
  ack_payload_available = false;
  return result;
}
//43. Check interrupt flags
void NRF24_whatHappened(bool *tx_ok,bool *tx_fail,bool *rx_ready)
{
 8000f66:	b5b0      	push	{r4, r5, r7, lr}
 8000f68:	b086      	sub	sp, #24
 8000f6a:	af00      	add	r7, sp, #0
 8000f6c:	60f8      	str	r0, [r7, #12]
 8000f6e:	60b9      	str	r1, [r7, #8]
 8000f70:	607a      	str	r2, [r7, #4]
	uint8_t status = NRF24_get_status();
 8000f72:	2517      	movs	r5, #23
 8000f74:	197c      	adds	r4, r7, r5
 8000f76:	f7ff fc13 	bl	80007a0 <NRF24_get_status>
 8000f7a:	0003      	movs	r3, r0
 8000f7c:	7023      	strb	r3, [r4, #0]
	*tx_ok = 0;
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	2200      	movs	r2, #0
 8000f82:	701a      	strb	r2, [r3, #0]
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000f84:	2170      	movs	r1, #112	; 0x70
 8000f86:	2007      	movs	r0, #7
 8000f88:	f7ff fb44 	bl	8000614 <NRF24_write_register>
  // Report to the user what happened
  *tx_ok = status & _BV(BIT_TX_DS);
 8000f8c:	0029      	movs	r1, r5
 8000f8e:	187b      	adds	r3, r7, r1
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	2220      	movs	r2, #32
 8000f94:	4013      	ands	r3, r2
 8000f96:	1e5a      	subs	r2, r3, #1
 8000f98:	4193      	sbcs	r3, r2
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	701a      	strb	r2, [r3, #0]
  *tx_fail = status & _BV(BIT_MAX_RT);
 8000fa0:	187b      	adds	r3, r7, r1
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	2210      	movs	r2, #16
 8000fa6:	4013      	ands	r3, r2
 8000fa8:	1e5a      	subs	r2, r3, #1
 8000faa:	4193      	sbcs	r3, r2
 8000fac:	b2da      	uxtb	r2, r3
 8000fae:	68bb      	ldr	r3, [r7, #8]
 8000fb0:	701a      	strb	r2, [r3, #0]
  *rx_ready = status & _BV(BIT_RX_DR);
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	781b      	ldrb	r3, [r3, #0]
 8000fb6:	2240      	movs	r2, #64	; 0x40
 8000fb8:	4013      	ands	r3, r2
 8000fba:	1e5a      	subs	r2, r3, #1
 8000fbc:	4193      	sbcs	r3, r2
 8000fbe:	b2da      	uxtb	r2, r3
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	701a      	strb	r2, [r3, #0]
}
 8000fc4:	46c0      	nop			; (mov r8, r8)
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	b006      	add	sp, #24
 8000fca:	bdb0      	pop	{r4, r5, r7, pc}

08000fcc <NRF24_resetStatus>:
	return NRF24_read_register(REG_RPD) & 1;
}

//46. Reset Status
void NRF24_resetStatus(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	NRF24_write_register(REG_STATUS,_BV(BIT_RX_DR) | _BV(BIT_TX_DS) | _BV(BIT_MAX_RT) );
 8000fd0:	2170      	movs	r1, #112	; 0x70
 8000fd2:	2007      	movs	r0, #7
 8000fd4:	f7ff fb1e 	bl	8000614 <NRF24_write_register>
}
 8000fd8:	46c0      	nop			; (mov r8, r8)
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
	...

08000fe0 <NRF24_ACTIVATE_cmd>:

//47. ACTIVATE cmd
void NRF24_ACTIVATE_cmd(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b082      	sub	sp, #8
 8000fe4:	af00      	add	r7, sp, #0
	uint8_t cmdRxBuf[2];
	//Read data from Rx payload buffer
	NRF24_csn(0);
 8000fe6:	2000      	movs	r0, #0
 8000fe8:	f7ff fa78 	bl	80004dc <NRF24_csn>
	cmdRxBuf[0] = CMD_ACTIVATE;
 8000fec:	1d3b      	adds	r3, r7, #4
 8000fee:	2250      	movs	r2, #80	; 0x50
 8000ff0:	701a      	strb	r2, [r3, #0]
	cmdRxBuf[1] = 0x73;
 8000ff2:	1d3b      	adds	r3, r7, #4
 8000ff4:	2273      	movs	r2, #115	; 0x73
 8000ff6:	705a      	strb	r2, [r3, #1]
	HAL_SPI_Transmit(&nrf24_hspi, cmdRxBuf, 2, 100);
 8000ff8:	1d39      	adds	r1, r7, #4
 8000ffa:	4806      	ldr	r0, [pc, #24]	; (8001014 <NRF24_ACTIVATE_cmd+0x34>)
 8000ffc:	2364      	movs	r3, #100	; 0x64
 8000ffe:	2202      	movs	r2, #2
 8001000:	f002 f96f 	bl	80032e2 <HAL_SPI_Transmit>
	NRF24_csn(1);
 8001004:	2001      	movs	r0, #1
 8001006:	f7ff fa69 	bl	80004dc <NRF24_csn>
}
 800100a:	46c0      	nop			; (mov r8, r8)
 800100c:	46bd      	mov	sp, r7
 800100e:	b002      	add	sp, #8
 8001010:	bd80      	pop	{r7, pc}
 8001012:	46c0      	nop			; (mov r8, r8)
 8001014:	20000038 	.word	0x20000038

08001018 <read_regs>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void read_regs()
{
 8001018:	b590      	push	{r4, r7, lr}
 800101a:	b085      	sub	sp, #20
 800101c:	af00      	add	r7, sp, #0
	uint8_t config = NRF24_read_register(REG_CONFIG);
 800101e:	230f      	movs	r3, #15
 8001020:	18fc      	adds	r4, r7, r3
 8001022:	2000      	movs	r0, #0
 8001024:	f7ff fa9a 	bl	800055c <NRF24_read_register>
 8001028:	0003      	movs	r3, r0
 800102a:	7023      	strb	r3, [r4, #0]
	uint8_t en_aa = NRF24_read_register(REG_EN_AA);
 800102c:	230e      	movs	r3, #14
 800102e:	18fc      	adds	r4, r7, r3
 8001030:	2001      	movs	r0, #1
 8001032:	f7ff fa93 	bl	800055c <NRF24_read_register>
 8001036:	0003      	movs	r3, r0
 8001038:	7023      	strb	r3, [r4, #0]
	uint8_t en_rxaddr = NRF24_read_register(REG_EN_RXADDR);
 800103a:	230d      	movs	r3, #13
 800103c:	18fc      	adds	r4, r7, r3
 800103e:	2002      	movs	r0, #2
 8001040:	f7ff fa8c 	bl	800055c <NRF24_read_register>
 8001044:	0003      	movs	r3, r0
 8001046:	7023      	strb	r3, [r4, #0]
	uint8_t setup_aw = NRF24_read_register(REG_SETUP_AW);
 8001048:	230c      	movs	r3, #12
 800104a:	18fc      	adds	r4, r7, r3
 800104c:	2003      	movs	r0, #3
 800104e:	f7ff fa85 	bl	800055c <NRF24_read_register>
 8001052:	0003      	movs	r3, r0
 8001054:	7023      	strb	r3, [r4, #0]
	uint8_t setup_retr = NRF24_read_register(REG_SETUP_RETR);
 8001056:	230b      	movs	r3, #11
 8001058:	18fc      	adds	r4, r7, r3
 800105a:	2004      	movs	r0, #4
 800105c:	f7ff fa7e 	bl	800055c <NRF24_read_register>
 8001060:	0003      	movs	r3, r0
 8001062:	7023      	strb	r3, [r4, #0]
	uint8_t ch = NRF24_read_register(REG_RF_CH);
 8001064:	230a      	movs	r3, #10
 8001066:	18fc      	adds	r4, r7, r3
 8001068:	2005      	movs	r0, #5
 800106a:	f7ff fa77 	bl	800055c <NRF24_read_register>
 800106e:	0003      	movs	r3, r0
 8001070:	7023      	strb	r3, [r4, #0]
	uint8_t rf_setup = NRF24_read_register(REG_RF_SETUP);
 8001072:	2309      	movs	r3, #9
 8001074:	18fc      	adds	r4, r7, r3
 8001076:	2006      	movs	r0, #6
 8001078:	f7ff fa70 	bl	800055c <NRF24_read_register>
 800107c:	0003      	movs	r3, r0
 800107e:	7023      	strb	r3, [r4, #0]

	uint8_t dynpd = NRF24_read_register(REG_DYNPD);
 8001080:	2308      	movs	r3, #8
 8001082:	18fc      	adds	r4, r7, r3
 8001084:	201c      	movs	r0, #28
 8001086:	f7ff fa69 	bl	800055c <NRF24_read_register>
 800108a:	0003      	movs	r3, r0
 800108c:	7023      	strb	r3, [r4, #0]
	uint8_t feature = NRF24_read_register(REG_FEATURE);
 800108e:	1dfc      	adds	r4, r7, #7
 8001090:	201d      	movs	r0, #29
 8001092:	f7ff fa63 	bl	800055c <NRF24_read_register>
 8001096:	0003      	movs	r3, r0
 8001098:	7023      	strb	r3, [r4, #0]

	uint8_t pipe_addr[5];
	NRF24_read_registerN(0x0A+1, pipe_addr, 5);
 800109a:	003b      	movs	r3, r7
 800109c:	2205      	movs	r2, #5
 800109e:	0019      	movs	r1, r3
 80010a0:	200b      	movs	r0, #11
 80010a2:	f7ff fa89 	bl	80005b8 <NRF24_read_registerN>
	uint8_t a = pipe_addr[4];
 80010a6:	1dbb      	adds	r3, r7, #6
 80010a8:	003a      	movs	r2, r7
 80010aa:	7912      	ldrb	r2, [r2, #4]
 80010ac:	701a      	strb	r2, [r3, #0]
	return;
 80010ae:	46c0      	nop			; (mov r8, r8)
}
 80010b0:	46bd      	mov	sp, r7
 80010b2:	b005      	add	sp, #20
 80010b4:	bd90      	pop	{r4, r7, pc}
	...

080010b8 <send_RF_packet>:

void send_RF_packet(uint8_t command, uint64_t addr)
{
 80010b8:	b590      	push	{r4, r7, lr}
 80010ba:	b087      	sub	sp, #28
 80010bc:	af00      	add	r7, sp, #0
 80010be:	0001      	movs	r1, r0
 80010c0:	603a      	str	r2, [r7, #0]
 80010c2:	607b      	str	r3, [r7, #4]
 80010c4:	200f      	movs	r0, #15
 80010c6:	183b      	adds	r3, r7, r0
 80010c8:	1c0a      	adds	r2, r1, #0
 80010ca:	701a      	strb	r2, [r3, #0]
	uint8_t tx_data[5] = "Hello";
 80010cc:	2410      	movs	r4, #16
 80010ce:	193b      	adds	r3, r7, r4
 80010d0:	4a11      	ldr	r2, [pc, #68]	; (8001118 <send_RF_packet+0x60>)
 80010d2:	6811      	ldr	r1, [r2, #0]
 80010d4:	6019      	str	r1, [r3, #0]
 80010d6:	7912      	ldrb	r2, [r2, #4]
 80010d8:	711a      	strb	r2, [r3, #4]
	tx_data[0] = command;
 80010da:	193b      	adds	r3, r7, r4
 80010dc:	183a      	adds	r2, r7, r0
 80010de:	7812      	ldrb	r2, [r2, #0]
 80010e0:	701a      	strb	r2, [r3, #0]
  //NRF24_stopListening();
  //NRF24_openWritingPipe(addr);
  read_regs();
 80010e2:	f7ff ff99 	bl	8001018 <read_regs>
  if(NRF24_write(tx_data,5)) {
 80010e6:	193b      	adds	r3, r7, r4
 80010e8:	2105      	movs	r1, #5
 80010ea:	0018      	movs	r0, r3
 80010ec:	f7ff fc7c 	bl	80009e8 <NRF24_write>
 80010f0:	1e03      	subs	r3, r0, #0
 80010f2:	d00d      	beq.n	8001110 <send_RF_packet+0x58>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80010f4:	2380      	movs	r3, #128	; 0x80
 80010f6:	00da      	lsls	r2, r3, #3
 80010f8:	23a0      	movs	r3, #160	; 0xa0
 80010fa:	05db      	lsls	r3, r3, #23
 80010fc:	0011      	movs	r1, r2
 80010fe:	0018      	movs	r0, r3
 8001100:	f001 fae0 	bl	80026c4 <HAL_GPIO_TogglePin>
	  HAL_Delay(500);
 8001104:	23fa      	movs	r3, #250	; 0xfa
 8001106:	005b      	lsls	r3, r3, #1
 8001108:	0018      	movs	r0, r3
 800110a:	f000 fd11 	bl	8001b30 <HAL_Delay>
  }
  return;
 800110e:	46c0      	nop			; (mov r8, r8)
 8001110:	46c0      	nop			; (mov r8, r8)
}
 8001112:	46bd      	mov	sp, r7
 8001114:	b007      	add	sp, #28
 8001116:	bd90      	pop	{r4, r7, pc}
 8001118:	08003e54 	.word	0x08003e54

0800111c <setupTX>:


void setupTX(uint8_t channel, uint8_t payloadSize){
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	0002      	movs	r2, r0
 8001124:	1dfb      	adds	r3, r7, #7
 8001126:	701a      	strb	r2, [r3, #0]
 8001128:	1dbb      	adds	r3, r7, #6
 800112a:	1c0a      	adds	r2, r1, #0
 800112c:	701a      	strb	r2, [r3, #0]
  NRF24_stopListening();
 800112e:	f7ff fc4f 	bl	80009d0 <NRF24_stopListening>
  NRF24_openWritingPipe(PI_ADDR);
 8001132:	4a0e      	ldr	r2, [pc, #56]	; (800116c <setupTX+0x50>)
 8001134:	2355      	movs	r3, #85	; 0x55
 8001136:	0010      	movs	r0, r2
 8001138:	0019      	movs	r1, r3
 800113a:	f7ff fcd9 	bl	8000af0 <NRF24_openWritingPipe>
  NRF24_setAutoAck(true);
 800113e:	2001      	movs	r0, #1
 8001140:	f7ff fd86 	bl	8000c50 <NRF24_setAutoAck>
  NRF24_setChannel(channel);
 8001144:	1dfb      	adds	r3, r7, #7
 8001146:	781b      	ldrb	r3, [r3, #0]
 8001148:	0018      	movs	r0, r3
 800114a:	f7ff fd19 	bl	8000b80 <NRF24_setChannel>
  NRF24_setPayloadSize(payloadSize);
 800114e:	1dbb      	adds	r3, r7, #6
 8001150:	781b      	ldrb	r3, [r3, #0]
 8001152:	0018      	movs	r0, r3
 8001154:	f7ff fd30 	bl	8000bb8 <NRF24_setPayloadSize>
	NRF24_setDataRate(RF24_250KBPS);
 8001158:	2002      	movs	r0, #2
 800115a:	f7ff fde1 	bl	8000d20 <NRF24_setDataRate>
	NRF24_powerUp();
 800115e:	f7ff fe73 	bl	8000e48 <NRF24_powerUp>

  return;
 8001162:	46c0      	nop			; (mov r8, r8)
}
 8001164:	46bd      	mov	sp, r7
 8001166:	b002      	add	sp, #8
 8001168:	bd80      	pop	{r7, pc}
 800116a:	46c0      	nop			; (mov r8, r8)
 800116c:	66778899 	.word	0x66778899

08001170 <corner>:
//  NRF24_startListening();
//  return;
//}


void corner(uint16_t led_number, int payloadSize) {
 8001170:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001172:	b08b      	sub	sp, #44	; 0x2c
 8001174:	af00      	add	r7, sp, #0
 8001176:	61b9      	str	r1, [r7, #24]
 8001178:	231e      	movs	r3, #30
 800117a:	18f9      	adds	r1, r7, r3
 800117c:	8008      	strh	r0, [r1, #0]
 800117e:	4669      	mov	r1, sp
 8001180:	000e      	movs	r6, r1
	uint8_t RxData[payloadSize];
 8001182:	69b9      	ldr	r1, [r7, #24]
 8001184:	1e48      	subs	r0, r1, #1
 8001186:	6278      	str	r0, [r7, #36]	; 0x24
 8001188:	0008      	movs	r0, r1
 800118a:	6138      	str	r0, [r7, #16]
 800118c:	2000      	movs	r0, #0
 800118e:	6178      	str	r0, [r7, #20]
 8001190:	693a      	ldr	r2, [r7, #16]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	0010      	movs	r0, r2
 8001196:	0f40      	lsrs	r0, r0, #29
 8001198:	613a      	str	r2, [r7, #16]
 800119a:	617b      	str	r3, [r7, #20]
 800119c:	00dd      	lsls	r5, r3, #3
 800119e:	4305      	orrs	r5, r0
 80011a0:	693b      	ldr	r3, [r7, #16]
 80011a2:	00dc      	lsls	r4, r3, #3
 80011a4:	0008      	movs	r0, r1
 80011a6:	6038      	str	r0, [r7, #0]
 80011a8:	2000      	movs	r0, #0
 80011aa:	6078      	str	r0, [r7, #4]
 80011ac:	683c      	ldr	r4, [r7, #0]
 80011ae:	687d      	ldr	r5, [r7, #4]
 80011b0:	0023      	movs	r3, r4
 80011b2:	0f58      	lsrs	r0, r3, #29
 80011b4:	002b      	movs	r3, r5
 80011b6:	00db      	lsls	r3, r3, #3
 80011b8:	60fb      	str	r3, [r7, #12]
 80011ba:	68fb      	ldr	r3, [r7, #12]
 80011bc:	4303      	orrs	r3, r0
 80011be:	60fb      	str	r3, [r7, #12]
 80011c0:	0023      	movs	r3, r4
 80011c2:	00db      	lsls	r3, r3, #3
 80011c4:	60bb      	str	r3, [r7, #8]
 80011c6:	000b      	movs	r3, r1
 80011c8:	3307      	adds	r3, #7
 80011ca:	08db      	lsrs	r3, r3, #3
 80011cc:	00db      	lsls	r3, r3, #3
 80011ce:	466a      	mov	r2, sp
 80011d0:	1ad3      	subs	r3, r2, r3
 80011d2:	469d      	mov	sp, r3
 80011d4:	466b      	mov	r3, sp
 80011d6:	3300      	adds	r3, #0
 80011d8:	623b      	str	r3, [r7, #32]
	do {
		while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5) == 0);
 80011da:	46c0      	nop			; (mov r8, r8)
 80011dc:	23a0      	movs	r3, #160	; 0xa0
 80011de:	05db      	lsls	r3, r3, #23
 80011e0:	2120      	movs	r1, #32
 80011e2:	0018      	movs	r0, r3
 80011e4:	f001 fa34 	bl	8002650 <HAL_GPIO_ReadPin>
 80011e8:	1e03      	subs	r3, r0, #0
 80011ea:	d0f7      	beq.n	80011dc <corner+0x6c>
		send_RF_packet(RF_CALIBRATE_CORNER, PI_ADDR);
 80011ec:	4a21      	ldr	r2, [pc, #132]	; (8001274 <corner+0x104>)
 80011ee:	2355      	movs	r3, #85	; 0x55
 80011f0:	2011      	movs	r0, #17
 80011f2:	f7ff ff61 	bl	80010b8 <send_RF_packet>
		//setupRX(0x2233445566,2);
		while (!NRF24_available()); //Wait until PI responds
 80011f6:	46c0      	nop			; (mov r8, r8)
 80011f8:	f7ff fc4c 	bl	8000a94 <NRF24_available>
 80011fc:	0003      	movs	r3, r0
 80011fe:	001a      	movs	r2, r3
 8001200:	2301      	movs	r3, #1
 8001202:	4053      	eors	r3, r2
 8001204:	b2db      	uxtb	r3, r3
 8001206:	2b00      	cmp	r3, #0
 8001208:	d1f6      	bne.n	80011f8 <corner+0x88>
		NRF24_read(RxData, payloadSize);
 800120a:	6a3b      	ldr	r3, [r7, #32]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	b2d2      	uxtb	r2, r2
 8001210:	0011      	movs	r1, r2
 8001212:	0018      	movs	r0, r3
 8001214:	f7ff fc47 	bl	8000aa6 <NRF24_read>
		HAL_GPIO_WritePin(GPIOA, led_number, GPIO_PIN_SET);
 8001218:	231e      	movs	r3, #30
 800121a:	18fb      	adds	r3, r7, r3
 800121c:	8819      	ldrh	r1, [r3, #0]
 800121e:	23a0      	movs	r3, #160	; 0xa0
 8001220:	05db      	lsls	r3, r3, #23
 8001222:	2201      	movs	r2, #1
 8001224:	0018      	movs	r0, r3
 8001226:	f001 fa30 	bl	800268a <HAL_GPIO_WritePin>
		HAL_Delay(250);
 800122a:	20fa      	movs	r0, #250	; 0xfa
 800122c:	f000 fc80 	bl	8001b30 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOA, led_number, GPIO_PIN_RESET);
 8001230:	231e      	movs	r3, #30
 8001232:	18fb      	adds	r3, r7, r3
 8001234:	8819      	ldrh	r1, [r3, #0]
 8001236:	23a0      	movs	r3, #160	; 0xa0
 8001238:	05db      	lsls	r3, r3, #23
 800123a:	2200      	movs	r2, #0
 800123c:	0018      	movs	r0, r3
 800123e:	f001 fa24 	bl	800268a <HAL_GPIO_WritePin>
	} while(RxData[0] != RF_CALIBRATE_CORNER_RESULT || RxData[1] == RF_CALIBRATE_FAIL); //Sucessful Corner Calibration
 8001242:	6a3b      	ldr	r3, [r7, #32]
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b13      	cmp	r3, #19
 8001248:	d1c7      	bne.n	80011da <corner+0x6a>
 800124a:	6a3b      	ldr	r3, [r7, #32]
 800124c:	785b      	ldrb	r3, [r3, #1]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d0c3      	beq.n	80011da <corner+0x6a>
	HAL_GPIO_WritePin(GPIOA, led_number, GPIO_PIN_SET); // Turn on Y3
 8001252:	231e      	movs	r3, #30
 8001254:	18fb      	adds	r3, r7, r3
 8001256:	8819      	ldrh	r1, [r3, #0]
 8001258:	23a0      	movs	r3, #160	; 0xa0
 800125a:	05db      	lsls	r3, r3, #23
 800125c:	2201      	movs	r2, #1
 800125e:	0018      	movs	r0, r3
 8001260:	f001 fa13 	bl	800268a <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8001264:	2064      	movs	r0, #100	; 0x64
 8001266:	f000 fc63 	bl	8001b30 <HAL_Delay>
 800126a:	46b5      	mov	sp, r6
}
 800126c:	46c0      	nop			; (mov r8, r8)
 800126e:	46bd      	mov	sp, r7
 8001270:	b00b      	add	sp, #44	; 0x2c
 8001272:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001274:	66778899 	.word	0x66778899

08001278 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001278:	b5f0      	push	{r4, r5, r6, r7, lr}
 800127a:	b0a3      	sub	sp, #140	; 0x8c
 800127c:	af16      	add	r7, sp, #88	; 0x58
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800127e:	f000 fbe7 	bl	8001a50 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001282:	f000 f943 	bl	800150c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001286:	f000 fa31 	bl	80016ec <MX_GPIO_Init>
  MX_ADC_Init();
 800128a:	f000 f993 	bl	80015b4 <MX_ADC_Init>
  MX_SPI1_Init();
 800128e:	f000 f9f5 	bl	800167c <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  //Initialize NRF24
  NRF24_begin(CSN_GPIO_Port, CSN_Pin, CE_Pin, hspi1);
 8001292:	4c96      	ldr	r4, [pc, #600]	; (80014ec <main+0x274>)
 8001294:	2380      	movs	r3, #128	; 0x80
 8001296:	021e      	lsls	r6, r3, #8
 8001298:	23a0      	movs	r3, #160	; 0xa0
 800129a:	05dd      	lsls	r5, r3, #23
 800129c:	466b      	mov	r3, sp
 800129e:	0018      	movs	r0, r3
 80012a0:	1d23      	adds	r3, r4, #4
 80012a2:	2254      	movs	r2, #84	; 0x54
 80012a4:	0019      	movs	r1, r3
 80012a6:	f002 fdb7 	bl	8003e18 <memcpy>
 80012aa:	6823      	ldr	r3, [r4, #0]
 80012ac:	2204      	movs	r2, #4
 80012ae:	0031      	movs	r1, r6
 80012b0:	0028      	movs	r0, r5
 80012b2:	f7ff fa85 	bl	80007c0 <NRF24_begin>
	uint8_t RxData[32];

  setupTX(CHANNEL,PAYLOAD_SIZE);
 80012b6:	2105      	movs	r1, #5
 80012b8:	2078      	movs	r0, #120	; 0x78
 80012ba:	f7ff ff2f 	bl	800111c <setupTX>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint16_t raw;
  uint8_t LASER_ON = 0;
 80012be:	232f      	movs	r3, #47	; 0x2f
 80012c0:	18fb      	adds	r3, r7, r3
 80012c2:	2200      	movs	r2, #0
 80012c4:	701a      	strb	r2, [r3, #0]
  // A to left click
  // B to right click
  // 1 to enter calibration mode
  // 2 to check battery level
  // Still have plus, minus, and HOME open.
  send_RF_packet(RF_GET_BASE, PI_ADDR); // Send left click
 80012c6:	4a8a      	ldr	r2, [pc, #552]	; (80014f0 <main+0x278>)
 80012c8:	2355      	movs	r3, #85	; 0x55
 80012ca:	2030      	movs	r0, #48	; 0x30
 80012cc:	f7ff fef4 	bl	80010b8 <send_RF_packet>
////		}
//
//	  }

	  // A is PA6
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))
 80012d0:	23a0      	movs	r3, #160	; 0xa0
 80012d2:	05db      	lsls	r3, r3, #23
 80012d4:	2140      	movs	r1, #64	; 0x40
 80012d6:	0018      	movs	r0, r3
 80012d8:	f001 f9ba 	bl	8002650 <HAL_GPIO_ReadPin>
 80012dc:	1e03      	subs	r3, r0, #0
 80012de:	d02d      	beq.n	800133c <main+0xc4>
	  {
		  //send_RF_packet(RF_CLICK_LEFT, USB_ADDR); // Send left click
		  send_RF_packet(RF_GET_BASE, PI_ADDR); // Send left click
 80012e0:	4a83      	ldr	r2, [pc, #524]	; (80014f0 <main+0x278>)
 80012e2:	2355      	movs	r3, #85	; 0x55
 80012e4:	2030      	movs	r0, #48	; 0x30
 80012e6:	f7ff fee7 	bl	80010b8 <send_RF_packet>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET); // Turn off yellow 4
 80012ea:	2380      	movs	r3, #128	; 0x80
 80012ec:	0159      	lsls	r1, r3, #5
 80012ee:	23a0      	movs	r3, #160	; 0xa0
 80012f0:	05db      	lsls	r3, r3, #23
 80012f2:	2201      	movs	r2, #1
 80012f4:	0018      	movs	r0, r3
 80012f6:	f001 f9c8 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 80012fa:	23fa      	movs	r3, #250	; 0xfa
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	0018      	movs	r0, r3
 8001300:	f000 fc16 	bl	8001b30 <HAL_Delay>
		  while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)) {
 8001304:	e002      	b.n	800130c <main+0x94>
			  HAL_Delay(100);
 8001306:	2064      	movs	r0, #100	; 0x64
 8001308:	f000 fc12 	bl	8001b30 <HAL_Delay>
		  while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6)) {
 800130c:	23a0      	movs	r3, #160	; 0xa0
 800130e:	05db      	lsls	r3, r3, #23
 8001310:	2140      	movs	r1, #64	; 0x40
 8001312:	0018      	movs	r0, r3
 8001314:	f001 f99c 	bl	8002650 <HAL_GPIO_ReadPin>
 8001318:	1e03      	subs	r3, r0, #0
 800131a:	d1f4      	bne.n	8001306 <main+0x8e>
		  }
		  send_RF_packet(RF_CLICK_LEFT_RELEASE, USB_ADDR);
 800131c:	4a75      	ldr	r2, [pc, #468]	; (80014f4 <main+0x27c>)
 800131e:	2311      	movs	r3, #17
 8001320:	2003      	movs	r0, #3
 8001322:	f7ff fec9 	bl	80010b8 <send_RF_packet>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); // Turn off yellow 4
 8001326:	2380      	movs	r3, #128	; 0x80
 8001328:	0159      	lsls	r1, r3, #5
 800132a:	23a0      	movs	r3, #160	; 0xa0
 800132c:	05db      	lsls	r3, r3, #23
 800132e:	2200      	movs	r2, #0
 8001330:	0018      	movs	r0, r3
 8001332:	f001 f9aa 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 8001336:	2064      	movs	r0, #100	; 0x64
 8001338:	f000 fbfa 	bl	8001b30 <HAL_Delay>
	  }

	  // B is PA5
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5))
 800133c:	23a0      	movs	r3, #160	; 0xa0
 800133e:	05db      	lsls	r3, r3, #23
 8001340:	2120      	movs	r1, #32
 8001342:	0018      	movs	r0, r3
 8001344:	f001 f984 	bl	8002650 <HAL_GPIO_ReadPin>
 8001348:	1e03      	subs	r3, r0, #0
 800134a:	d01b      	beq.n	8001384 <main+0x10c>
	  {
		  send_RF_packet(RF_CLICK_RIGHT, USB_ADDR); // Send right click
 800134c:	4a69      	ldr	r2, [pc, #420]	; (80014f4 <main+0x27c>)
 800134e:	2311      	movs	r3, #17
 8001350:	2002      	movs	r0, #2
 8001352:	f7ff feb1 	bl	80010b8 <send_RF_packet>
		  HAL_Delay(100);
 8001356:	2064      	movs	r0, #100	; 0x64
 8001358:	f000 fbea 	bl	8001b30 <HAL_Delay>
		  while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 800135c:	e002      	b.n	8001364 <main+0xec>
			  HAL_Delay(100);
 800135e:	2064      	movs	r0, #100	; 0x64
 8001360:	f000 fbe6 	bl	8001b30 <HAL_Delay>
		  while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_5)) {
 8001364:	23a0      	movs	r3, #160	; 0xa0
 8001366:	05db      	lsls	r3, r3, #23
 8001368:	2120      	movs	r1, #32
 800136a:	0018      	movs	r0, r3
 800136c:	f001 f970 	bl	8002650 <HAL_GPIO_ReadPin>
 8001370:	1e03      	subs	r3, r0, #0
 8001372:	d1f4      	bne.n	800135e <main+0xe6>
		  }
		  send_RF_packet(RF_CLICK_RIGHT_RELEASE, USB_ADDR);
 8001374:	4a5f      	ldr	r2, [pc, #380]	; (80014f4 <main+0x27c>)
 8001376:	2311      	movs	r3, #17
 8001378:	2004      	movs	r0, #4
 800137a:	f7ff fe9d 	bl	80010b8 <send_RF_packet>
		  HAL_Delay(100);
 800137e:	2064      	movs	r0, #100	; 0x64
 8001380:	f000 fbd6 	bl	8001b30 <HAL_Delay>
	  }

	  // This is temp code
	  // 'Home' is PA7
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7))
 8001384:	23a0      	movs	r3, #160	; 0xa0
 8001386:	05db      	lsls	r3, r3, #23
 8001388:	2180      	movs	r1, #128	; 0x80
 800138a:	0018      	movs	r0, r3
 800138c:	f001 f960 	bl	8002650 <HAL_GPIO_ReadPin>
 8001390:	1e03      	subs	r3, r0, #0
 8001392:	d002      	beq.n	800139a <main+0x122>
	  {
		  // send_mouse_movement();
		  HAL_Delay(100);
 8001394:	2064      	movs	r0, #100	; 0x64
 8001396:	f000 fbcb 	bl	8001b30 <HAL_Delay>
	  }

	  // 1 is PB7
	  if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_7))
 800139a:	4b57      	ldr	r3, [pc, #348]	; (80014f8 <main+0x280>)
 800139c:	2180      	movs	r1, #128	; 0x80
 800139e:	0018      	movs	r0, r3
 80013a0:	f001 f956 	bl	8002650 <HAL_GPIO_ReadPin>
 80013a4:	1e03      	subs	r3, r0, #0
 80013a6:	d05d      	beq.n	8001464 <main+0x1ec>
	  {
		  send_RF_packet(RF_CALIBRATE_START, PI_ADDR); // Send calibration mode
 80013a8:	4a51      	ldr	r2, [pc, #324]	; (80014f0 <main+0x278>)
 80013aa:	2355      	movs	r3, #85	; 0x55
 80013ac:	2010      	movs	r0, #16
 80013ae:	f7ff fe83 	bl	80010b8 <send_RF_packet>
		  //HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_SET); // Start with yellow 4 (going left to right)
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET); // Turn IR Off
 80013b2:	23a0      	movs	r3, #160	; 0xa0
 80013b4:	05db      	lsls	r3, r3, #23
 80013b6:	2200      	movs	r2, #0
 80013b8:	2101      	movs	r1, #1
 80013ba:	0018      	movs	r0, r3
 80013bc:	f001 f965 	bl	800268a <HAL_GPIO_WritePin>

		  // Press B on the top left corner of the screen
      uint8_t RxData[PAYLOAD_SIZE];
      do {
			corner(GPIO_PIN_12, PAYLOAD_SIZE);
 80013c0:	2380      	movs	r3, #128	; 0x80
 80013c2:	015b      	lsls	r3, r3, #5
 80013c4:	2105      	movs	r1, #5
 80013c6:	0018      	movs	r0, r3
 80013c8:	f7ff fed2 	bl	8001170 <corner>
			corner(GPIO_PIN_11, PAYLOAD_SIZE);
 80013cc:	2380      	movs	r3, #128	; 0x80
 80013ce:	011b      	lsls	r3, r3, #4
 80013d0:	2105      	movs	r1, #5
 80013d2:	0018      	movs	r0, r3
 80013d4:	f7ff fecc 	bl	8001170 <corner>
			corner(GPIO_PIN_10, PAYLOAD_SIZE);
 80013d8:	2380      	movs	r3, #128	; 0x80
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	2105      	movs	r1, #5
 80013de:	0018      	movs	r0, r3
 80013e0:	f7ff fec6 	bl	8001170 <corner>
			corner(GPIO_PIN_9, PAYLOAD_SIZE);
 80013e4:	2380      	movs	r3, #128	; 0x80
 80013e6:	009b      	lsls	r3, r3, #2
 80013e8:	2105      	movs	r1, #5
 80013ea:	0018      	movs	r0, r3
 80013ec:	f7ff fec0 	bl	8001170 <corner>

        //Wait for final message from Pi
        while (!NRF24_available()); //Wait until PI responds
 80013f0:	46c0      	nop			; (mov r8, r8)
 80013f2:	f7ff fb4f 	bl	8000a94 <NRF24_available>
 80013f6:	0003      	movs	r3, r0
 80013f8:	001a      	movs	r2, r3
 80013fa:	2301      	movs	r3, #1
 80013fc:	4053      	eors	r3, r2
 80013fe:	b2db      	uxtb	r3, r3
 8001400:	2b00      	cmp	r3, #0
 8001402:	d1f6      	bne.n	80013f2 <main+0x17a>
        NRF24_read(RxData, PAYLOAD_SIZE);
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2105      	movs	r1, #5
 8001408:	0018      	movs	r0, r3
 800140a:	f7ff fb4c 	bl	8000aa6 <NRF24_read>

      }while(RxData[0] != RF_CALIBRATE_RESULT || RxData[1] == RF_CALIBRATE_FAIL); //Recalibrate
 800140e:	1d3b      	adds	r3, r7, #4
 8001410:	781b      	ldrb	r3, [r3, #0]
 8001412:	2b15      	cmp	r3, #21
 8001414:	d1d4      	bne.n	80013c0 <main+0x148>
 8001416:	1d3b      	adds	r3, r7, #4
 8001418:	785b      	ldrb	r3, [r3, #1]
 800141a:	2b00      	cmp	r3, #0
 800141c:	d0d0      	beq.n	80013c0 <main+0x148>
		  
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_12, GPIO_PIN_RESET); // Turn off yellow 4
 800141e:	2380      	movs	r3, #128	; 0x80
 8001420:	0159      	lsls	r1, r3, #5
 8001422:	23a0      	movs	r3, #160	; 0xa0
 8001424:	05db      	lsls	r3, r3, #23
 8001426:	2200      	movs	r2, #0
 8001428:	0018      	movs	r0, r3
 800142a:	f001 f92e 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_11, GPIO_PIN_RESET); // Turn off yellow 3
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	0119      	lsls	r1, r3, #4
 8001432:	23a0      	movs	r3, #160	; 0xa0
 8001434:	05db      	lsls	r3, r3, #23
 8001436:	2200      	movs	r2, #0
 8001438:	0018      	movs	r0, r3
 800143a:	f001 f926 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET); // Turn off yellow 2
 800143e:	2380      	movs	r3, #128	; 0x80
 8001440:	00d9      	lsls	r1, r3, #3
 8001442:	23a0      	movs	r3, #160	; 0xa0
 8001444:	05db      	lsls	r3, r3, #23
 8001446:	2200      	movs	r2, #0
 8001448:	0018      	movs	r0, r3
 800144a:	f001 f91e 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_9 , GPIO_PIN_RESET); // Turn off yellow 1
 800144e:	2380      	movs	r3, #128	; 0x80
 8001450:	0099      	lsls	r1, r3, #2
 8001452:	23a0      	movs	r3, #160	; 0xa0
 8001454:	05db      	lsls	r3, r3, #23
 8001456:	2200      	movs	r2, #0
 8001458:	0018      	movs	r0, r3
 800145a:	f001 f916 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 800145e:	2064      	movs	r0, #100	; 0x64
 8001460:	f000 fb66 	bl	8001b30 <HAL_Delay>

	  }

	  // 2 is PC14
	  if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14))
 8001464:	2380      	movs	r3, #128	; 0x80
 8001466:	01db      	lsls	r3, r3, #7
 8001468:	4a24      	ldr	r2, [pc, #144]	; (80014fc <main+0x284>)
 800146a:	0019      	movs	r1, r3
 800146c:	0010      	movs	r0, r2
 800146e:	f001 f8ef 	bl	8002650 <HAL_GPIO_ReadPin>
 8001472:	1e03      	subs	r3, r0, #0
 8001474:	d100      	bne.n	8001478 <main+0x200>
 8001476:	e72b      	b.n	80012d0 <main+0x58>
	  {
		  // ADC stuff
		  HAL_ADC_Start(&hadc);
 8001478:	4b21      	ldr	r3, [pc, #132]	; (8001500 <main+0x288>)
 800147a:	0018      	movs	r0, r3
 800147c:	f000 fcf0 	bl	8001e60 <HAL_ADC_Start>
		  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001480:	2301      	movs	r3, #1
 8001482:	425a      	negs	r2, r3
 8001484:	4b1e      	ldr	r3, [pc, #120]	; (8001500 <main+0x288>)
 8001486:	0011      	movs	r1, r2
 8001488:	0018      	movs	r0, r3
 800148a:	f000 fd3d 	bl	8001f08 <HAL_ADC_PollForConversion>
		  raw = HAL_ADC_GetValue(&hadc);
 800148e:	4b1c      	ldr	r3, [pc, #112]	; (8001500 <main+0x288>)
 8001490:	0018      	movs	r0, r3
 8001492:	f000 fdcf 	bl	8002034 <HAL_ADC_GetValue>
 8001496:	0002      	movs	r2, r0
 8001498:	212c      	movs	r1, #44	; 0x2c
 800149a:	187b      	adds	r3, r7, r1
 800149c:	801a      	strh	r2, [r3, #0]

		  if (raw >= 2950) // red at 2950, green anywhere below that. 2.2 V
 800149e:	187b      	adds	r3, r7, r1
 80014a0:	881b      	ldrh	r3, [r3, #0]
 80014a2:	4a18      	ldr	r2, [pc, #96]	; (8001504 <main+0x28c>)
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d907      	bls.n	80014b8 <main+0x240>
		  {
			  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); // Turn on the green LEDs
 80014a8:	2380      	movs	r3, #128	; 0x80
 80014aa:	021b      	lsls	r3, r3, #8
 80014ac:	4813      	ldr	r0, [pc, #76]	; (80014fc <main+0x284>)
 80014ae:	2201      	movs	r2, #1
 80014b0:	0019      	movs	r1, r3
 80014b2:	f001 f8ea 	bl	800268a <HAL_GPIO_WritePin>
 80014b6:	e006      	b.n	80014c6 <main+0x24e>
		  }
		  else
		  {
			  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET); // Turn on the red LEDs
 80014b8:	23a0      	movs	r3, #160	; 0xa0
 80014ba:	05db      	lsls	r3, r3, #23
 80014bc:	2201      	movs	r2, #1
 80014be:	2102      	movs	r1, #2
 80014c0:	0018      	movs	r0, r3
 80014c2:	f001 f8e2 	bl	800268a <HAL_GPIO_WritePin>
		  }

		  HAL_Delay(3000);
 80014c6:	4b10      	ldr	r3, [pc, #64]	; (8001508 <main+0x290>)
 80014c8:	0018      	movs	r0, r3
 80014ca:	f000 fb31 	bl	8001b30 <HAL_Delay>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET); // Turn off the red LEDs
 80014ce:	2380      	movs	r3, #128	; 0x80
 80014d0:	021b      	lsls	r3, r3, #8
 80014d2:	480a      	ldr	r0, [pc, #40]	; (80014fc <main+0x284>)
 80014d4:	2200      	movs	r2, #0
 80014d6:	0019      	movs	r1, r3
 80014d8:	f001 f8d7 	bl	800268a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET); // Turn off the red LEDs
 80014dc:	23a0      	movs	r3, #160	; 0xa0
 80014de:	05db      	lsls	r3, r3, #23
 80014e0:	2200      	movs	r2, #0
 80014e2:	2102      	movs	r1, #2
 80014e4:	0018      	movs	r0, r3
 80014e6:	f001 f8d0 	bl	800268a <HAL_GPIO_WritePin>
	  if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6))
 80014ea:	e6f1      	b.n	80012d0 <main+0x58>
 80014ec:	20000090 	.word	0x20000090
 80014f0:	66778899 	.word	0x66778899
 80014f4:	223344aa 	.word	0x223344aa
 80014f8:	50000400 	.word	0x50000400
 80014fc:	50000800 	.word	0x50000800
 8001500:	200000e8 	.word	0x200000e8
 8001504:	00000b85 	.word	0x00000b85
 8001508:	00000bb8 	.word	0x00000bb8

0800150c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b093      	sub	sp, #76	; 0x4c
 8001510:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001512:	2414      	movs	r4, #20
 8001514:	193b      	adds	r3, r7, r4
 8001516:	0018      	movs	r0, r3
 8001518:	2334      	movs	r3, #52	; 0x34
 800151a:	001a      	movs	r2, r3
 800151c:	2100      	movs	r1, #0
 800151e:	f002 fc84 	bl	8003e2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001522:	003b      	movs	r3, r7
 8001524:	0018      	movs	r0, r3
 8001526:	2314      	movs	r3, #20
 8001528:	001a      	movs	r2, r3
 800152a:	2100      	movs	r1, #0
 800152c:	f002 fc7d 	bl	8003e2a <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001530:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <SystemClock_Config+0xa0>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	4a1e      	ldr	r2, [pc, #120]	; (80015b0 <SystemClock_Config+0xa4>)
 8001536:	401a      	ands	r2, r3
 8001538:	4b1c      	ldr	r3, [pc, #112]	; (80015ac <SystemClock_Config+0xa0>)
 800153a:	2180      	movs	r1, #128	; 0x80
 800153c:	0109      	lsls	r1, r1, #4
 800153e:	430a      	orrs	r2, r1
 8001540:	601a      	str	r2, [r3, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001542:	0021      	movs	r1, r4
 8001544:	187b      	adds	r3, r7, r1
 8001546:	2210      	movs	r2, #16
 8001548:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800154a:	187b      	adds	r3, r7, r1
 800154c:	2201      	movs	r2, #1
 800154e:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001550:	187b      	adds	r3, r7, r1
 8001552:	2200      	movs	r2, #0
 8001554:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_5;
 8001556:	187b      	adds	r3, r7, r1
 8001558:	22a0      	movs	r2, #160	; 0xa0
 800155a:	0212      	lsls	r2, r2, #8
 800155c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800155e:	187b      	adds	r3, r7, r1
 8001560:	2200      	movs	r2, #0
 8001562:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001564:	187b      	adds	r3, r7, r1
 8001566:	0018      	movs	r0, r3
 8001568:	f001 f8c8 	bl	80026fc <HAL_RCC_OscConfig>
 800156c:	1e03      	subs	r3, r0, #0
 800156e:	d001      	beq.n	8001574 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001570:	f000 f976 	bl	8001860 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001574:	003b      	movs	r3, r7
 8001576:	220f      	movs	r2, #15
 8001578:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 800157a:	003b      	movs	r3, r7
 800157c:	2200      	movs	r2, #0
 800157e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001580:	003b      	movs	r3, r7
 8001582:	2200      	movs	r2, #0
 8001584:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001586:	003b      	movs	r3, r7
 8001588:	2200      	movs	r2, #0
 800158a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158c:	003b      	movs	r3, r7
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001592:	003b      	movs	r3, r7
 8001594:	2100      	movs	r1, #0
 8001596:	0018      	movs	r0, r3
 8001598:	f001 fc2c 	bl	8002df4 <HAL_RCC_ClockConfig>
 800159c:	1e03      	subs	r3, r0, #0
 800159e:	d001      	beq.n	80015a4 <SystemClock_Config+0x98>
  {
    Error_Handler();
 80015a0:	f000 f95e 	bl	8001860 <Error_Handler>
  }
}
 80015a4:	46c0      	nop			; (mov r8, r8)
 80015a6:	46bd      	mov	sp, r7
 80015a8:	b013      	add	sp, #76	; 0x4c
 80015aa:	bd90      	pop	{r4, r7, pc}
 80015ac:	40007000 	.word	0x40007000
 80015b0:	ffffe7ff 	.word	0xffffe7ff

080015b4 <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80015ba:	003b      	movs	r3, r7
 80015bc:	0018      	movs	r0, r3
 80015be:	2308      	movs	r3, #8
 80015c0:	001a      	movs	r2, r3
 80015c2:	2100      	movs	r1, #0
 80015c4:	f002 fc31 	bl	8003e2a <memset>
  /* USER CODE BEGIN ADC_Init 1 */

  /* USER CODE END ADC_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80015c8:	4b2a      	ldr	r3, [pc, #168]	; (8001674 <MX_ADC_Init+0xc0>)
 80015ca:	4a2b      	ldr	r2, [pc, #172]	; (8001678 <MX_ADC_Init+0xc4>)
 80015cc:	601a      	str	r2, [r3, #0]
  hadc.Init.OversamplingMode = DISABLE;
 80015ce:	4b29      	ldr	r3, [pc, #164]	; (8001674 <MX_ADC_Init+0xc0>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 80015d4:	4b27      	ldr	r3, [pc, #156]	; (8001674 <MX_ADC_Init+0xc0>)
 80015d6:	22c0      	movs	r2, #192	; 0xc0
 80015d8:	0612      	lsls	r2, r2, #24
 80015da:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80015dc:	4b25      	ldr	r3, [pc, #148]	; (8001674 <MX_ADC_Init+0xc0>)
 80015de:	2200      	movs	r2, #0
 80015e0:	609a      	str	r2, [r3, #8]
  hadc.Init.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 80015e2:	4b24      	ldr	r3, [pc, #144]	; (8001674 <MX_ADC_Init+0xc0>)
 80015e4:	2200      	movs	r2, #0
 80015e6:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80015e8:	4b22      	ldr	r3, [pc, #136]	; (8001674 <MX_ADC_Init+0xc0>)
 80015ea:	2201      	movs	r2, #1
 80015ec:	611a      	str	r2, [r3, #16]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80015ee:	4b21      	ldr	r3, [pc, #132]	; (8001674 <MX_ADC_Init+0xc0>)
 80015f0:	2200      	movs	r2, #0
 80015f2:	60da      	str	r2, [r3, #12]
  hadc.Init.ContinuousConvMode = DISABLE;
 80015f4:	4b1f      	ldr	r3, [pc, #124]	; (8001674 <MX_ADC_Init+0xc0>)
 80015f6:	2220      	movs	r2, #32
 80015f8:	2100      	movs	r1, #0
 80015fa:	5499      	strb	r1, [r3, r2]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80015fc:	4b1d      	ldr	r3, [pc, #116]	; (8001674 <MX_ADC_Init+0xc0>)
 80015fe:	2221      	movs	r2, #33	; 0x21
 8001600:	2100      	movs	r1, #0
 8001602:	5499      	strb	r1, [r3, r2]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001604:	4b1b      	ldr	r3, [pc, #108]	; (8001674 <MX_ADC_Init+0xc0>)
 8001606:	2200      	movs	r2, #0
 8001608:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800160a:	4b1a      	ldr	r3, [pc, #104]	; (8001674 <MX_ADC_Init+0xc0>)
 800160c:	22c2      	movs	r2, #194	; 0xc2
 800160e:	32ff      	adds	r2, #255	; 0xff
 8001610:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001612:	4b18      	ldr	r3, [pc, #96]	; (8001674 <MX_ADC_Init+0xc0>)
 8001614:	222c      	movs	r2, #44	; 0x2c
 8001616:	2100      	movs	r1, #0
 8001618:	5499      	strb	r1, [r3, r2]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800161a:	4b16      	ldr	r3, [pc, #88]	; (8001674 <MX_ADC_Init+0xc0>)
 800161c:	2204      	movs	r2, #4
 800161e:	615a      	str	r2, [r3, #20]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001620:	4b14      	ldr	r3, [pc, #80]	; (8001674 <MX_ADC_Init+0xc0>)
 8001622:	2200      	movs	r2, #0
 8001624:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.LowPowerAutoWait = DISABLE;
 8001626:	4b13      	ldr	r3, [pc, #76]	; (8001674 <MX_ADC_Init+0xc0>)
 8001628:	2200      	movs	r2, #0
 800162a:	619a      	str	r2, [r3, #24]
  hadc.Init.LowPowerFrequencyMode = ENABLE;
 800162c:	4b11      	ldr	r3, [pc, #68]	; (8001674 <MX_ADC_Init+0xc0>)
 800162e:	2201      	movs	r2, #1
 8001630:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001632:	4b10      	ldr	r3, [pc, #64]	; (8001674 <MX_ADC_Init+0xc0>)
 8001634:	2200      	movs	r2, #0
 8001636:	61da      	str	r2, [r3, #28]
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001638:	4b0e      	ldr	r3, [pc, #56]	; (8001674 <MX_ADC_Init+0xc0>)
 800163a:	0018      	movs	r0, r3
 800163c:	f000 fa9c 	bl	8001b78 <HAL_ADC_Init>
 8001640:	1e03      	subs	r3, r0, #0
 8001642:	d001      	beq.n	8001648 <MX_ADC_Init+0x94>
  {
    Error_Handler();
 8001644:	f000 f90c 	bl	8001860 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001648:	003b      	movs	r3, r7
 800164a:	2201      	movs	r2, #1
 800164c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800164e:	003b      	movs	r3, r7
 8001650:	2280      	movs	r2, #128	; 0x80
 8001652:	0152      	lsls	r2, r2, #5
 8001654:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001656:	003a      	movs	r2, r7
 8001658:	4b06      	ldr	r3, [pc, #24]	; (8001674 <MX_ADC_Init+0xc0>)
 800165a:	0011      	movs	r1, r2
 800165c:	0018      	movs	r0, r3
 800165e:	f000 fcf5 	bl	800204c <HAL_ADC_ConfigChannel>
 8001662:	1e03      	subs	r3, r0, #0
 8001664:	d001      	beq.n	800166a <MX_ADC_Init+0xb6>
  {
    Error_Handler();
 8001666:	f000 f8fb 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 800166a:	46c0      	nop			; (mov r8, r8)
 800166c:	46bd      	mov	sp, r7
 800166e:	b002      	add	sp, #8
 8001670:	bd80      	pop	{r7, pc}
 8001672:	46c0      	nop			; (mov r8, r8)
 8001674:	200000e8 	.word	0x200000e8
 8001678:	40012400 	.word	0x40012400

0800167c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001680:	4b18      	ldr	r3, [pc, #96]	; (80016e4 <MX_SPI1_Init+0x68>)
 8001682:	4a19      	ldr	r2, [pc, #100]	; (80016e8 <MX_SPI1_Init+0x6c>)
 8001684:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001686:	4b17      	ldr	r3, [pc, #92]	; (80016e4 <MX_SPI1_Init+0x68>)
 8001688:	2282      	movs	r2, #130	; 0x82
 800168a:	0052      	lsls	r2, r2, #1
 800168c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800168e:	4b15      	ldr	r3, [pc, #84]	; (80016e4 <MX_SPI1_Init+0x68>)
 8001690:	2200      	movs	r2, #0
 8001692:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001694:	4b13      	ldr	r3, [pc, #76]	; (80016e4 <MX_SPI1_Init+0x68>)
 8001696:	2200      	movs	r2, #0
 8001698:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800169a:	4b12      	ldr	r3, [pc, #72]	; (80016e4 <MX_SPI1_Init+0x68>)
 800169c:	2200      	movs	r2, #0
 800169e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80016a0:	4b10      	ldr	r3, [pc, #64]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80016a6:	4b0f      	ldr	r3, [pc, #60]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016a8:	2280      	movs	r2, #128	; 0x80
 80016aa:	0092      	lsls	r2, r2, #2
 80016ac:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 80016ae:	4b0d      	ldr	r3, [pc, #52]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016b0:	2238      	movs	r2, #56	; 0x38
 80016b2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80016b4:	4b0b      	ldr	r3, [pc, #44]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016b6:	2200      	movs	r2, #0
 80016b8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80016ba:	4b0a      	ldr	r3, [pc, #40]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016bc:	2200      	movs	r2, #0
 80016be:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80016c0:	4b08      	ldr	r3, [pc, #32]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016c2:	2200      	movs	r2, #0
 80016c4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80016c6:	4b07      	ldr	r3, [pc, #28]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016c8:	2207      	movs	r2, #7
 80016ca:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80016cc:	4b05      	ldr	r3, [pc, #20]	; (80016e4 <MX_SPI1_Init+0x68>)
 80016ce:	0018      	movs	r0, r3
 80016d0:	f001 fd7e 	bl	80031d0 <HAL_SPI_Init>
 80016d4:	1e03      	subs	r3, r0, #0
 80016d6:	d001      	beq.n	80016dc <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80016d8:	f000 f8c2 	bl	8001860 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80016dc:	46c0      	nop			; (mov r8, r8)
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	46c0      	nop			; (mov r8, r8)
 80016e4:	20000090 	.word	0x20000090
 80016e8:	40013000 	.word	0x40013000

080016ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80016ec:	b590      	push	{r4, r7, lr}
 80016ee:	b089      	sub	sp, #36	; 0x24
 80016f0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016f2:	240c      	movs	r4, #12
 80016f4:	193b      	adds	r3, r7, r4
 80016f6:	0018      	movs	r0, r3
 80016f8:	2314      	movs	r3, #20
 80016fa:	001a      	movs	r2, r3
 80016fc:	2100      	movs	r1, #0
 80016fe:	f002 fb94 	bl	8003e2a <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001702:	4b53      	ldr	r3, [pc, #332]	; (8001850 <MX_GPIO_Init+0x164>)
 8001704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001706:	4b52      	ldr	r3, [pc, #328]	; (8001850 <MX_GPIO_Init+0x164>)
 8001708:	2104      	movs	r1, #4
 800170a:	430a      	orrs	r2, r1
 800170c:	62da      	str	r2, [r3, #44]	; 0x2c
 800170e:	4b50      	ldr	r3, [pc, #320]	; (8001850 <MX_GPIO_Init+0x164>)
 8001710:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001712:	2204      	movs	r2, #4
 8001714:	4013      	ands	r3, r2
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800171a:	4b4d      	ldr	r3, [pc, #308]	; (8001850 <MX_GPIO_Init+0x164>)
 800171c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800171e:	4b4c      	ldr	r3, [pc, #304]	; (8001850 <MX_GPIO_Init+0x164>)
 8001720:	2101      	movs	r1, #1
 8001722:	430a      	orrs	r2, r1
 8001724:	62da      	str	r2, [r3, #44]	; 0x2c
 8001726:	4b4a      	ldr	r3, [pc, #296]	; (8001850 <MX_GPIO_Init+0x164>)
 8001728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800172a:	2201      	movs	r2, #1
 800172c:	4013      	ands	r3, r2
 800172e:	607b      	str	r3, [r7, #4]
 8001730:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001732:	4b47      	ldr	r3, [pc, #284]	; (8001850 <MX_GPIO_Init+0x164>)
 8001734:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001736:	4b46      	ldr	r3, [pc, #280]	; (8001850 <MX_GPIO_Init+0x164>)
 8001738:	2102      	movs	r1, #2
 800173a:	430a      	orrs	r2, r1
 800173c:	62da      	str	r2, [r3, #44]	; 0x2c
 800173e:	4b44      	ldr	r3, [pc, #272]	; (8001850 <MX_GPIO_Init+0x164>)
 8001740:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001742:	2202      	movs	r2, #2
 8001744:	4013      	ands	r3, r2
 8001746:	603b      	str	r3, [r7, #0]
 8001748:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800174a:	2380      	movs	r3, #128	; 0x80
 800174c:	021b      	lsls	r3, r3, #8
 800174e:	4841      	ldr	r0, [pc, #260]	; (8001854 <MX_GPIO_Init+0x168>)
 8001750:	2200      	movs	r2, #0
 8001752:	0019      	movs	r1, r3
 8001754:	f000 ff99 	bl	800268a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|GPIO_PIN_3|Y4_Pin|Y3_Pin
 8001758:	493f      	ldr	r1, [pc, #252]	; (8001858 <MX_GPIO_Init+0x16c>)
 800175a:	23a0      	movs	r3, #160	; 0xa0
 800175c:	05db      	lsls	r3, r3, #23
 800175e:	2200      	movs	r2, #0
 8001760:	0018      	movs	r0, r3
 8001762:	f000 ff92 	bl	800268a <HAL_GPIO_WritePin>
                          |Y2_Pin|Y1_Pin|CSN_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001766:	4b3d      	ldr	r3, [pc, #244]	; (800185c <MX_GPIO_Init+0x170>)
 8001768:	2200      	movs	r2, #0
 800176a:	2101      	movs	r1, #1
 800176c:	0018      	movs	r0, r3
 800176e:	f000 ff8c 	bl	800268a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001772:	193b      	adds	r3, r7, r4
 8001774:	2280      	movs	r2, #128	; 0x80
 8001776:	01d2      	lsls	r2, r2, #7
 8001778:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800177a:	193b      	adds	r3, r7, r4
 800177c:	2200      	movs	r2, #0
 800177e:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001780:	193b      	adds	r3, r7, r4
 8001782:	2200      	movs	r2, #0
 8001784:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001786:	193b      	adds	r3, r7, r4
 8001788:	4a32      	ldr	r2, [pc, #200]	; (8001854 <MX_GPIO_Init+0x168>)
 800178a:	0019      	movs	r1, r3
 800178c:	0010      	movs	r0, r2
 800178e:	f000 fdf9 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001792:	0021      	movs	r1, r4
 8001794:	187b      	adds	r3, r7, r1
 8001796:	2280      	movs	r2, #128	; 0x80
 8001798:	0212      	lsls	r2, r2, #8
 800179a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800179c:	000c      	movs	r4, r1
 800179e:	193b      	adds	r3, r7, r4
 80017a0:	2201      	movs	r2, #1
 80017a2:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a4:	193b      	adds	r3, r7, r4
 80017a6:	2200      	movs	r2, #0
 80017a8:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017aa:	193b      	adds	r3, r7, r4
 80017ac:	2200      	movs	r2, #0
 80017ae:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017b0:	193b      	adds	r3, r7, r4
 80017b2:	4a28      	ldr	r2, [pc, #160]	; (8001854 <MX_GPIO_Init+0x168>)
 80017b4:	0019      	movs	r1, r3
 80017b6:	0010      	movs	r0, r2
 80017b8:	f000 fde4 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA3 Y4_Pin Y3_Pin
                           Y2_Pin Y1_Pin CSN_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|Y4_Pin|Y3_Pin
 80017bc:	193b      	adds	r3, r7, r4
 80017be:	4a26      	ldr	r2, [pc, #152]	; (8001858 <MX_GPIO_Init+0x16c>)
 80017c0:	601a      	str	r2, [r3, #0]
                          |Y2_Pin|Y1_Pin|CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017c2:	193b      	adds	r3, r7, r4
 80017c4:	2201      	movs	r2, #1
 80017c6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017c8:	193b      	adds	r3, r7, r4
 80017ca:	2200      	movs	r2, #0
 80017cc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017ce:	193b      	adds	r3, r7, r4
 80017d0:	2200      	movs	r2, #0
 80017d2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017d4:	193a      	adds	r2, r7, r4
 80017d6:	23a0      	movs	r3, #160	; 0xa0
 80017d8:	05db      	lsls	r3, r3, #23
 80017da:	0011      	movs	r1, r2
 80017dc:	0018      	movs	r0, r3
 80017de:	f000 fdd1 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pins : CE_Pin PA4 PA5 PA6
                           PA7 */
  GPIO_InitStruct.Pin = CE_Pin|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6
 80017e2:	193b      	adds	r3, r7, r4
 80017e4:	22f4      	movs	r2, #244	; 0xf4
 80017e6:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80017e8:	193b      	adds	r3, r7, r4
 80017ea:	2200      	movs	r2, #0
 80017ec:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	193b      	adds	r3, r7, r4
 80017f0:	2200      	movs	r2, #0
 80017f2:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017f4:	193a      	adds	r2, r7, r4
 80017f6:	23a0      	movs	r3, #160	; 0xa0
 80017f8:	05db      	lsls	r3, r3, #23
 80017fa:	0011      	movs	r1, r2
 80017fc:	0018      	movs	r0, r3
 80017fe:	f000 fdc1 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001802:	193b      	adds	r3, r7, r4
 8001804:	2201      	movs	r2, #1
 8001806:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001808:	193b      	adds	r3, r7, r4
 800180a:	2201      	movs	r2, #1
 800180c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	193b      	adds	r3, r7, r4
 8001810:	2200      	movs	r2, #0
 8001812:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001814:	193b      	adds	r3, r7, r4
 8001816:	2200      	movs	r2, #0
 8001818:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800181a:	193b      	adds	r3, r7, r4
 800181c:	4a0f      	ldr	r2, [pc, #60]	; (800185c <MX_GPIO_Init+0x170>)
 800181e:	0019      	movs	r1, r3
 8001820:	0010      	movs	r0, r2
 8001822:	f000 fdaf 	bl	8002384 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6|GPIO_PIN_7;
 8001826:	0021      	movs	r1, r4
 8001828:	187b      	adds	r3, r7, r1
 800182a:	22c2      	movs	r2, #194	; 0xc2
 800182c:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800182e:	187b      	adds	r3, r7, r1
 8001830:	2200      	movs	r2, #0
 8001832:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001834:	187b      	adds	r3, r7, r1
 8001836:	2200      	movs	r2, #0
 8001838:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800183a:	187b      	adds	r3, r7, r1
 800183c:	4a07      	ldr	r2, [pc, #28]	; (800185c <MX_GPIO_Init+0x170>)
 800183e:	0019      	movs	r1, r3
 8001840:	0010      	movs	r0, r2
 8001842:	f000 fd9f 	bl	8002384 <HAL_GPIO_Init>

}
 8001846:	46c0      	nop			; (mov r8, r8)
 8001848:	46bd      	mov	sp, r7
 800184a:	b009      	add	sp, #36	; 0x24
 800184c:	bd90      	pop	{r4, r7, pc}
 800184e:	46c0      	nop			; (mov r8, r8)
 8001850:	40021000 	.word	0x40021000
 8001854:	50000800 	.word	0x50000800
 8001858:	00009e0a 	.word	0x00009e0a
 800185c:	50000400 	.word	0x50000400

08001860 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001860:	b580      	push	{r7, lr}
 8001862:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001864:	b672      	cpsid	i
}
 8001866:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001868:	e7fe      	b.n	8001868 <Error_Handler+0x8>
	...

0800186c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001870:	4b07      	ldr	r3, [pc, #28]	; (8001890 <HAL_MspInit+0x24>)
 8001872:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001874:	4b06      	ldr	r3, [pc, #24]	; (8001890 <HAL_MspInit+0x24>)
 8001876:	2101      	movs	r1, #1
 8001878:	430a      	orrs	r2, r1
 800187a:	635a      	str	r2, [r3, #52]	; 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 800187c:	4b04      	ldr	r3, [pc, #16]	; (8001890 <HAL_MspInit+0x24>)
 800187e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001880:	4b03      	ldr	r3, [pc, #12]	; (8001890 <HAL_MspInit+0x24>)
 8001882:	2180      	movs	r1, #128	; 0x80
 8001884:	0549      	lsls	r1, r1, #21
 8001886:	430a      	orrs	r2, r1
 8001888:	639a      	str	r2, [r3, #56]	; 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800188a:	46c0      	nop			; (mov r8, r8)
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	40021000 	.word	0x40021000

08001894 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b089      	sub	sp, #36	; 0x24
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800189c:	240c      	movs	r4, #12
 800189e:	193b      	adds	r3, r7, r4
 80018a0:	0018      	movs	r0, r3
 80018a2:	2314      	movs	r3, #20
 80018a4:	001a      	movs	r2, r3
 80018a6:	2100      	movs	r1, #0
 80018a8:	f002 fabf 	bl	8003e2a <memset>
  if(hadc->Instance==ADC1)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a14      	ldr	r2, [pc, #80]	; (8001904 <HAL_ADC_MspInit+0x70>)
 80018b2:	4293      	cmp	r3, r2
 80018b4:	d122      	bne.n	80018fc <HAL_ADC_MspInit+0x68>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80018b6:	4b14      	ldr	r3, [pc, #80]	; (8001908 <HAL_ADC_MspInit+0x74>)
 80018b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80018ba:	4b13      	ldr	r3, [pc, #76]	; (8001908 <HAL_ADC_MspInit+0x74>)
 80018bc:	2180      	movs	r1, #128	; 0x80
 80018be:	0089      	lsls	r1, r1, #2
 80018c0:	430a      	orrs	r2, r1
 80018c2:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018c4:	4b10      	ldr	r3, [pc, #64]	; (8001908 <HAL_ADC_MspInit+0x74>)
 80018c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80018c8:	4b0f      	ldr	r3, [pc, #60]	; (8001908 <HAL_ADC_MspInit+0x74>)
 80018ca:	2101      	movs	r1, #1
 80018cc:	430a      	orrs	r2, r1
 80018ce:	62da      	str	r2, [r3, #44]	; 0x2c
 80018d0:	4b0d      	ldr	r3, [pc, #52]	; (8001908 <HAL_ADC_MspInit+0x74>)
 80018d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018d4:	2201      	movs	r2, #1
 80018d6:	4013      	ands	r3, r2
 80018d8:	60bb      	str	r3, [r7, #8]
 80018da:	68bb      	ldr	r3, [r7, #8]
    /**ADC GPIO Configuration
    PA0-CK_IN     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80018dc:	193b      	adds	r3, r7, r4
 80018de:	2201      	movs	r2, #1
 80018e0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80018e2:	193b      	adds	r3, r7, r4
 80018e4:	2203      	movs	r2, #3
 80018e6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018e8:	193b      	adds	r3, r7, r4
 80018ea:	2200      	movs	r2, #0
 80018ec:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ee:	193a      	adds	r2, r7, r4
 80018f0:	23a0      	movs	r3, #160	; 0xa0
 80018f2:	05db      	lsls	r3, r3, #23
 80018f4:	0011      	movs	r1, r2
 80018f6:	0018      	movs	r0, r3
 80018f8:	f000 fd44 	bl	8002384 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80018fc:	46c0      	nop			; (mov r8, r8)
 80018fe:	46bd      	mov	sp, r7
 8001900:	b009      	add	sp, #36	; 0x24
 8001902:	bd90      	pop	{r4, r7, pc}
 8001904:	40012400 	.word	0x40012400
 8001908:	40021000 	.word	0x40021000

0800190c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800190c:	b590      	push	{r4, r7, lr}
 800190e:	b089      	sub	sp, #36	; 0x24
 8001910:	af00      	add	r7, sp, #0
 8001912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001914:	240c      	movs	r4, #12
 8001916:	193b      	adds	r3, r7, r4
 8001918:	0018      	movs	r0, r3
 800191a:	2314      	movs	r3, #20
 800191c:	001a      	movs	r2, r3
 800191e:	2100      	movs	r1, #0
 8001920:	f002 fa83 	bl	8003e2a <memset>
  if(hspi->Instance==SPI1)
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	4a17      	ldr	r2, [pc, #92]	; (8001988 <HAL_SPI_MspInit+0x7c>)
 800192a:	4293      	cmp	r3, r2
 800192c:	d128      	bne.n	8001980 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800192e:	4b17      	ldr	r3, [pc, #92]	; (800198c <HAL_SPI_MspInit+0x80>)
 8001930:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001932:	4b16      	ldr	r3, [pc, #88]	; (800198c <HAL_SPI_MspInit+0x80>)
 8001934:	2180      	movs	r1, #128	; 0x80
 8001936:	0149      	lsls	r1, r1, #5
 8001938:	430a      	orrs	r2, r1
 800193a:	635a      	str	r2, [r3, #52]	; 0x34

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800193c:	4b13      	ldr	r3, [pc, #76]	; (800198c <HAL_SPI_MspInit+0x80>)
 800193e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001940:	4b12      	ldr	r3, [pc, #72]	; (800198c <HAL_SPI_MspInit+0x80>)
 8001942:	2102      	movs	r1, #2
 8001944:	430a      	orrs	r2, r1
 8001946:	62da      	str	r2, [r3, #44]	; 0x2c
 8001948:	4b10      	ldr	r3, [pc, #64]	; (800198c <HAL_SPI_MspInit+0x80>)
 800194a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800194c:	2202      	movs	r2, #2
 800194e:	4013      	ands	r3, r2
 8001950:	60bb      	str	r3, [r7, #8]
 8001952:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001954:	0021      	movs	r1, r4
 8001956:	187b      	adds	r3, r7, r1
 8001958:	2238      	movs	r2, #56	; 0x38
 800195a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800195c:	187b      	adds	r3, r7, r1
 800195e:	2202      	movs	r2, #2
 8001960:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001962:	187b      	adds	r3, r7, r1
 8001964:	2200      	movs	r2, #0
 8001966:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001968:	187b      	adds	r3, r7, r1
 800196a:	2203      	movs	r2, #3
 800196c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 800196e:	187b      	adds	r3, r7, r1
 8001970:	2200      	movs	r2, #0
 8001972:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001974:	187b      	adds	r3, r7, r1
 8001976:	4a06      	ldr	r2, [pc, #24]	; (8001990 <HAL_SPI_MspInit+0x84>)
 8001978:	0019      	movs	r1, r3
 800197a:	0010      	movs	r0, r2
 800197c:	f000 fd02 	bl	8002384 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001980:	46c0      	nop			; (mov r8, r8)
 8001982:	46bd      	mov	sp, r7
 8001984:	b009      	add	sp, #36	; 0x24
 8001986:	bd90      	pop	{r4, r7, pc}
 8001988:	40013000 	.word	0x40013000
 800198c:	40021000 	.word	0x40021000
 8001990:	50000400 	.word	0x50000400

08001994 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001998:	e7fe      	b.n	8001998 <NMI_Handler+0x4>

0800199a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800199a:	b580      	push	{r7, lr}
 800199c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800199e:	e7fe      	b.n	800199e <HardFault_Handler+0x4>

080019a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019a0:	b580      	push	{r7, lr}
 80019a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80019a4:	46c0      	nop			; (mov r8, r8)
 80019a6:	46bd      	mov	sp, r7
 80019a8:	bd80      	pop	{r7, pc}

080019aa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019aa:	b580      	push	{r7, lr}
 80019ac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019ae:	46c0      	nop			; (mov r8, r8)
 80019b0:	46bd      	mov	sp, r7
 80019b2:	bd80      	pop	{r7, pc}

080019b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019b8:	f000 f89e 	bl	8001af8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019bc:	46c0      	nop			; (mov r8, r8)
 80019be:	46bd      	mov	sp, r7
 80019c0:	bd80      	pop	{r7, pc}

080019c2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80019c2:	b580      	push	{r7, lr}
 80019c4:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019c6:	46c0      	nop			; (mov r8, r8)
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd80      	pop	{r7, pc}

080019cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 80019cc:	4813      	ldr	r0, [pc, #76]	; (8001a1c <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 80019ce:	4685      	mov	sp, r0

/*Check if boot space corresponds to system memory*/

    LDR R0,=0x00000004
 80019d0:	4813      	ldr	r0, [pc, #76]	; (8001a20 <LoopForever+0x6>)
    LDR R1, [R0]
 80019d2:	6801      	ldr	r1, [r0, #0]
    LSRS R1, R1, #24
 80019d4:	0e09      	lsrs	r1, r1, #24
    LDR R2,=0x1F
 80019d6:	4a13      	ldr	r2, [pc, #76]	; (8001a24 <LoopForever+0xa>)
    CMP R1, R2
 80019d8:	4291      	cmp	r1, r2
    BNE ApplicationStart
 80019da:	d105      	bne.n	80019e8 <ApplicationStart>

 /*SYSCFG clock enable*/
    LDR R0,=0x40021034
 80019dc:	4812      	ldr	r0, [pc, #72]	; (8001a28 <LoopForever+0xe>)
    LDR R1,=0x00000001
 80019de:	4913      	ldr	r1, [pc, #76]	; (8001a2c <LoopForever+0x12>)
    STR R1, [R0]
 80019e0:	6001      	str	r1, [r0, #0]

/*Set CFGR1 register with flash memory remap at address 0*/
    LDR R0,=0x40010000
 80019e2:	4813      	ldr	r0, [pc, #76]	; (8001a30 <LoopForever+0x16>)
    LDR R1,=0x00000000
 80019e4:	4913      	ldr	r1, [pc, #76]	; (8001a34 <LoopForever+0x1a>)
    STR R1, [R0]
 80019e6:	6001      	str	r1, [r0, #0]

080019e8 <ApplicationStart>:

ApplicationStart:
/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019e8:	4813      	ldr	r0, [pc, #76]	; (8001a38 <LoopForever+0x1e>)
  ldr r1, =_edata
 80019ea:	4914      	ldr	r1, [pc, #80]	; (8001a3c <LoopForever+0x22>)
  ldr r2, =_sidata
 80019ec:	4a14      	ldr	r2, [pc, #80]	; (8001a40 <LoopForever+0x26>)
  movs r3, #0
 80019ee:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80019f0:	e002      	b.n	80019f8 <LoopCopyDataInit>

080019f2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019f2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019f4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019f6:	3304      	adds	r3, #4

080019f8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019f8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019fa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019fc:	d3f9      	bcc.n	80019f2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019fe:	4a11      	ldr	r2, [pc, #68]	; (8001a44 <LoopForever+0x2a>)
  ldr r4, =_ebss
 8001a00:	4c11      	ldr	r4, [pc, #68]	; (8001a48 <LoopForever+0x2e>)
  movs r3, #0
 8001a02:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a04:	e001      	b.n	8001a0a <LoopFillZerobss>

08001a06 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a06:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a08:	3204      	adds	r2, #4

08001a0a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a0a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a0c:	d3fb      	bcc.n	8001a06 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8001a0e:	f7ff ffd8 	bl	80019c2 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001a12:	f002 f9dd 	bl	8003dd0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001a16:	f7ff fc2f 	bl	8001278 <main>

08001a1a <LoopForever>:

LoopForever:
    b LoopForever
 8001a1a:	e7fe      	b.n	8001a1a <LoopForever>
   ldr   r0, =_estack
 8001a1c:	20000800 	.word	0x20000800
    LDR R0,=0x00000004
 8001a20:	00000004 	.word	0x00000004
    LDR R2,=0x1F
 8001a24:	0000001f 	.word	0x0000001f
    LDR R0,=0x40021034
 8001a28:	40021034 	.word	0x40021034
    LDR R1,=0x00000001
 8001a2c:	00000001 	.word	0x00000001
    LDR R0,=0x40010000
 8001a30:	40010000 	.word	0x40010000
    LDR R1,=0x00000000
 8001a34:	00000000 	.word	0x00000000
  ldr r0, =_sdata
 8001a38:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a3c:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001a40:	08003e88 	.word	0x08003e88
  ldr r2, =_sbss
 8001a44:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a48:	20000148 	.word	0x20000148

08001a4c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001a4c:	e7fe      	b.n	8001a4c <ADC1_IRQHandler>
	...

08001a50 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a56:	1dfb      	adds	r3, r7, #7
 8001a58:	2200      	movs	r2, #0
 8001a5a:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8001a5c:	4b0b      	ldr	r3, [pc, #44]	; (8001a8c <HAL_Init+0x3c>)
 8001a5e:	681a      	ldr	r2, [r3, #0]
 8001a60:	4b0a      	ldr	r3, [pc, #40]	; (8001a8c <HAL_Init+0x3c>)
 8001a62:	2140      	movs	r1, #64	; 0x40
 8001a64:	430a      	orrs	r2, r1
 8001a66:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a68:	2000      	movs	r0, #0
 8001a6a:	f000 f811 	bl	8001a90 <HAL_InitTick>
 8001a6e:	1e03      	subs	r3, r0, #0
 8001a70:	d003      	beq.n	8001a7a <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8001a72:	1dfb      	adds	r3, r7, #7
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	e001      	b.n	8001a7e <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a7a:	f7ff fef7 	bl	800186c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a7e:	1dfb      	adds	r3, r7, #7
 8001a80:	781b      	ldrb	r3, [r3, #0]
}
 8001a82:	0018      	movs	r0, r3
 8001a84:	46bd      	mov	sp, r7
 8001a86:	b002      	add	sp, #8
 8001a88:	bd80      	pop	{r7, pc}
 8001a8a:	46c0      	nop			; (mov r8, r8)
 8001a8c:	40022000 	.word	0x40022000

08001a90 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a90:	b590      	push	{r4, r7, lr}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <HAL_InitTick+0x5c>)
 8001a9a:	681c      	ldr	r4, [r3, #0]
 8001a9c:	4b14      	ldr	r3, [pc, #80]	; (8001af0 <HAL_InitTick+0x60>)
 8001a9e:	781b      	ldrb	r3, [r3, #0]
 8001aa0:	0019      	movs	r1, r3
 8001aa2:	23fa      	movs	r3, #250	; 0xfa
 8001aa4:	0098      	lsls	r0, r3, #2
 8001aa6:	f7fe fb2f 	bl	8000108 <__udivsi3>
 8001aaa:	0003      	movs	r3, r0
 8001aac:	0019      	movs	r1, r3
 8001aae:	0020      	movs	r0, r4
 8001ab0:	f7fe fb2a 	bl	8000108 <__udivsi3>
 8001ab4:	0003      	movs	r3, r0
 8001ab6:	0018      	movs	r0, r3
 8001ab8:	f000 fc57 	bl	800236a <HAL_SYSTICK_Config>
 8001abc:	1e03      	subs	r3, r0, #0
 8001abe:	d001      	beq.n	8001ac4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8001ac0:	2301      	movs	r3, #1
 8001ac2:	e00f      	b.n	8001ae4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	2b03      	cmp	r3, #3
 8001ac8:	d80b      	bhi.n	8001ae2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001aca:	6879      	ldr	r1, [r7, #4]
 8001acc:	2301      	movs	r3, #1
 8001ace:	425b      	negs	r3, r3
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f000 fc34 	bl	8002340 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001ad8:	4b06      	ldr	r3, [pc, #24]	; (8001af4 <HAL_InitTick+0x64>)
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	e000      	b.n	8001ae4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8001ae2:	2301      	movs	r3, #1
}
 8001ae4:	0018      	movs	r0, r3
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	b003      	add	sp, #12
 8001aea:	bd90      	pop	{r4, r7, pc}
 8001aec:	20000000 	.word	0x20000000
 8001af0:	20000008 	.word	0x20000008
 8001af4:	20000004 	.word	0x20000004

08001af8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001afc:	4b05      	ldr	r3, [pc, #20]	; (8001b14 <HAL_IncTick+0x1c>)
 8001afe:	781b      	ldrb	r3, [r3, #0]
 8001b00:	001a      	movs	r2, r3
 8001b02:	4b05      	ldr	r3, [pc, #20]	; (8001b18 <HAL_IncTick+0x20>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	18d2      	adds	r2, r2, r3
 8001b08:	4b03      	ldr	r3, [pc, #12]	; (8001b18 <HAL_IncTick+0x20>)
 8001b0a:	601a      	str	r2, [r3, #0]
}
 8001b0c:	46c0      	nop			; (mov r8, r8)
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	46c0      	nop			; (mov r8, r8)
 8001b14:	20000008 	.word	0x20000008
 8001b18:	20000144 	.word	0x20000144

08001b1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b20:	4b02      	ldr	r3, [pc, #8]	; (8001b2c <HAL_GetTick+0x10>)
 8001b22:	681b      	ldr	r3, [r3, #0]
}
 8001b24:	0018      	movs	r0, r3
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
 8001b2a:	46c0      	nop			; (mov r8, r8)
 8001b2c:	20000144 	.word	0x20000144

08001b30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b084      	sub	sp, #16
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b38:	f7ff fff0 	bl	8001b1c <HAL_GetTick>
 8001b3c:	0003      	movs	r3, r0
 8001b3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b44:	68fb      	ldr	r3, [r7, #12]
 8001b46:	3301      	adds	r3, #1
 8001b48:	d005      	beq.n	8001b56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b4a:	4b0a      	ldr	r3, [pc, #40]	; (8001b74 <HAL_Delay+0x44>)
 8001b4c:	781b      	ldrb	r3, [r3, #0]
 8001b4e:	001a      	movs	r2, r3
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	189b      	adds	r3, r3, r2
 8001b54:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b56:	46c0      	nop			; (mov r8, r8)
 8001b58:	f7ff ffe0 	bl	8001b1c <HAL_GetTick>
 8001b5c:	0002      	movs	r2, r0
 8001b5e:	68bb      	ldr	r3, [r7, #8]
 8001b60:	1ad3      	subs	r3, r2, r3
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	429a      	cmp	r2, r3
 8001b66:	d8f7      	bhi.n	8001b58 <HAL_Delay+0x28>
  {
  }
}
 8001b68:	46c0      	nop			; (mov r8, r8)
 8001b6a:	46c0      	nop			; (mov r8, r8)
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	b004      	add	sp, #16
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	46c0      	nop			; (mov r8, r8)
 8001b74:	20000008 	.word	0x20000008

08001b78 <HAL_ADC_Init>:
  *         function "HAL_ADCEx_EnableVREFINTTempSensor()" must be called similarilly.  
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
 
  /* Check ADC handle */
  if(hadc == NULL)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d101      	bne.n	8001b8a <HAL_ADC_Init+0x12>
  {
    return HAL_ERROR;
 8001b86:	2301      	movs	r3, #1
 8001b88:	e159      	b.n	8001e3e <HAL_ADC_Init+0x2c6>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if(hadc->State == HAL_ADC_STATE_RESET)
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10a      	bne.n	8001ba8 <HAL_ADC_Init+0x30>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	2200      	movs	r2, #0
 8001b96:	659a      	str	r2, [r3, #88]	; 0x58
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2250      	movs	r2, #80	; 0x50
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	0018      	movs	r0, r3
 8001ba4:	f7ff fe76 	bl	8001894 <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bac:	2210      	movs	r2, #16
 8001bae:	4013      	ands	r3, r2
 8001bb0:	2b10      	cmp	r3, #16
 8001bb2:	d005      	beq.n	8001bc0 <HAL_ADC_Init+0x48>
     (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)  )
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	2204      	movs	r2, #4
 8001bbc:	4013      	ands	r3, r2
  if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) ||
 8001bbe:	d00b      	beq.n	8001bd8 <HAL_ADC_Init+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc4:	2210      	movs	r2, #16
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	655a      	str	r2, [r3, #84]	; 0x54
        
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2250      	movs	r2, #80	; 0x50
 8001bd0:	2100      	movs	r1, #0
 8001bd2:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e132      	b.n	8001e3e <HAL_ADC_Init+0x2c6>
  }

  /* Set ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bdc:	4a9a      	ldr	r2, [pc, #616]	; (8001e48 <HAL_ADC_Init+0x2d0>)
 8001bde:	4013      	ands	r3, r2
 8001be0:	2202      	movs	r2, #2
 8001be2:	431a      	orrs	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	655a      	str	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                            */
  /* Parameters that can be updated only when ADC is disabled:              */
  /*  - ADC clock mode                                                      */
  /*  - ADC clock prescaler                                                 */
  /*  - ADC Resolution                                                      */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	2203      	movs	r2, #3
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	2b01      	cmp	r3, #1
 8001bf4:	d108      	bne.n	8001c08 <HAL_ADC_Init+0x90>
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	681b      	ldr	r3, [r3, #0]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	2201      	movs	r2, #1
 8001bfe:	4013      	ands	r3, r2
 8001c00:	2b01      	cmp	r3, #1
 8001c02:	d101      	bne.n	8001c08 <HAL_ADC_Init+0x90>
 8001c04:	2301      	movs	r3, #1
 8001c06:	e000      	b.n	8001c0a <HAL_ADC_Init+0x92>
 8001c08:	2300      	movs	r3, #0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d149      	bne.n	8001ca2 <HAL_ADC_Init+0x12a>
    /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
    /*     (set into HAL_ADC_ConfigChannel() )                              */
   
    /* Configuration of ADC clock: clock source PCLK or asynchronous with 
    selectable prescaler */
    __HAL_ADC_CLOCK_PRESCALER(hadc);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	685a      	ldr	r2, [r3, #4]
 8001c12:	23c0      	movs	r3, #192	; 0xc0
 8001c14:	061b      	lsls	r3, r3, #24
 8001c16:	429a      	cmp	r2, r3
 8001c18:	d00b      	beq.n	8001c32 <HAL_ADC_Init+0xba>
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	2380      	movs	r3, #128	; 0x80
 8001c20:	05db      	lsls	r3, r3, #23
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d005      	beq.n	8001c32 <HAL_ADC_Init+0xba>
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	685a      	ldr	r2, [r3, #4]
 8001c2a:	2380      	movs	r3, #128	; 0x80
 8001c2c:	061b      	lsls	r3, r3, #24
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d111      	bne.n	8001c56 <HAL_ADC_Init+0xde>
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	681b      	ldr	r3, [r3, #0]
 8001c36:	691a      	ldr	r2, [r3, #16]
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	0092      	lsls	r2, r2, #2
 8001c3e:	0892      	lsrs	r2, r2, #2
 8001c40:	611a      	str	r2, [r3, #16]
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	6919      	ldr	r1, [r3, #16]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685a      	ldr	r2, [r3, #4]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	430a      	orrs	r2, r1
 8001c52:	611a      	str	r2, [r3, #16]
 8001c54:	e014      	b.n	8001c80 <HAL_ADC_Init+0x108>
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	691a      	ldr	r2, [r3, #16]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	0092      	lsls	r2, r2, #2
 8001c62:	0892      	lsrs	r2, r2, #2
 8001c64:	611a      	str	r2, [r3, #16]
 8001c66:	4b79      	ldr	r3, [pc, #484]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	4b78      	ldr	r3, [pc, #480]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001c6c:	4978      	ldr	r1, [pc, #480]	; (8001e50 <HAL_ADC_Init+0x2d8>)
 8001c6e:	400a      	ands	r2, r1
 8001c70:	601a      	str	r2, [r3, #0]
 8001c72:	4b76      	ldr	r3, [pc, #472]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001c74:	6819      	ldr	r1, [r3, #0]
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	685a      	ldr	r2, [r3, #4]
 8001c7a:	4b74      	ldr	r3, [pc, #464]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001c7c:	430a      	orrs	r2, r1
 8001c7e:	601a      	str	r2, [r3, #0]
    
    /* Configuration of ADC:                                                */
    /*  - Resolution                                                        */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_RES);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68da      	ldr	r2, [r3, #12]
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	2118      	movs	r1, #24
 8001c8c:	438a      	bics	r2, r1
 8001c8e:	60da      	str	r2, [r3, #12]
    hadc->Instance->CFGR1 |= hadc->Init.Resolution;    
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	68d9      	ldr	r1, [r3, #12]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	689a      	ldr	r2, [r3, #8]
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	430a      	orrs	r2, r1
 8001ca0:	60da      	str	r2, [r3, #12]
  }
  
  /* Set the Low Frequency mode */
  ADC->CCR &= (uint32_t)~ADC_CCR_LFMEN;
 8001ca2:	4b6a      	ldr	r3, [pc, #424]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	4b69      	ldr	r3, [pc, #420]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001ca8:	496a      	ldr	r1, [pc, #424]	; (8001e54 <HAL_ADC_Init+0x2dc>)
 8001caa:	400a      	ands	r2, r1
 8001cac:	601a      	str	r2, [r3, #0]
  ADC->CCR |=__HAL_ADC_CCR_LOWFREQUENCY(hadc->Init.LowPowerFrequencyMode);  
 8001cae:	4b67      	ldr	r3, [pc, #412]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001cb0:	6819      	ldr	r1, [r3, #0]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cb6:	065a      	lsls	r2, r3, #25
 8001cb8:	4b64      	ldr	r3, [pc, #400]	; (8001e4c <HAL_ADC_Init+0x2d4>)
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	601a      	str	r2, [r3, #0]
   
  /* Enable voltage regulator (if disabled at this step) */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN))
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	689a      	ldr	r2, [r3, #8]
 8001cc4:	2380      	movs	r3, #128	; 0x80
 8001cc6:	055b      	lsls	r3, r3, #21
 8001cc8:	4013      	ands	r3, r2
 8001cca:	d108      	bne.n	8001cde <HAL_ADC_Init+0x166>
  {
    /* Set ADVREGEN bit */
    hadc->Instance->CR |= ADC_CR_ADVREGEN;
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	689a      	ldr	r2, [r3, #8]
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	2180      	movs	r1, #128	; 0x80
 8001cd8:	0549      	lsls	r1, r1, #21
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	609a      	str	r2, [r3, #8]
  /*  - Continuous conversion mode                                            */
  /*  - DMA continuous request                                                */
  /*  - Overrun                                                               */
  /*  - AutoDelay feature                                                     */
  /*  - Discontinuous mode                                                    */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_ALIGN   |
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	68da      	ldr	r2, [r3, #12]
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	495b      	ldr	r1, [pc, #364]	; (8001e58 <HAL_ADC_Init+0x2e0>)
 8001cea:	400a      	ands	r2, r1
 8001cec:	60da      	str	r2, [r3, #12]
                             ADC_CFGR1_OVRMOD  |
                             ADC_CFGR1_AUTDLY  |
                             ADC_CFGR1_AUTOFF  |
                             ADC_CFGR1_DISCEN   );
  
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	68d9      	ldr	r1, [r3, #12]
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68da      	ldr	r2, [r3, #12]
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	691b      	ldr	r3, [r3, #16]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d101      	bne.n	8001d04 <HAL_ADC_Init+0x18c>
 8001d00:	2304      	movs	r3, #4
 8001d02:	e000      	b.n	8001d06 <HAL_ADC_Init+0x18e>
 8001d04:	2300      	movs	r3, #0
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001d06:	431a      	orrs	r2, r3
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d08:	687b      	ldr	r3, [r7, #4]
 8001d0a:	2020      	movs	r0, #32
 8001d0c:	5c1b      	ldrb	r3, [r3, r0]
 8001d0e:	035b      	lsls	r3, r3, #13
                            ADC_SCANDIR(hadc->Init.ScanConvMode)             |
 8001d10:	431a      	orrs	r2, r3
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	202c      	movs	r0, #44	; 0x2c
 8001d16:	5c1b      	ldrb	r3, [r3, r0]
 8001d18:	005b      	lsls	r3, r3, #1
                            ADC_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8001d1a:	431a      	orrs	r2, r3
                            hadc->Init.Overrun                               |
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                            ADC_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) |
 8001d20:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	039b      	lsls	r3, r3, #14
                            hadc->Init.Overrun                               |
 8001d28:	431a      	orrs	r2, r3
                            __HAL_ADC_CFGR1_AUTOFF(hadc->Init.LowPowerAutoPowerOff));
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	69db      	ldr	r3, [r3, #28]
 8001d2e:	03db      	lsls	r3, r3, #15
                            __HAL_ADC_CFGR1_AutoDelay(hadc->Init.LowPowerAutoWait) |
 8001d30:	431a      	orrs	r2, r3
  hadc->Instance->CFGR1 |= (hadc->Init.DataAlign                             |
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	430a      	orrs	r2, r1
 8001d38:	60da      	str	r2, [r3, #12]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001d3e:	23c2      	movs	r3, #194	; 0xc2
 8001d40:	33ff      	adds	r3, #255	; 0xff
 8001d42:	429a      	cmp	r2, r3
 8001d44:	d00b      	beq.n	8001d5e <HAL_ADC_Init+0x1e6>
  {
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	68d9      	ldr	r1, [r3, #12]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                             hadc->Init.ExternalTrigConvEdge;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
    hadc->Instance->CFGR1 |= hadc->Init.ExternalTrigConv |
 8001d54:	431a      	orrs	r2, r3
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	60da      	str	r2, [r3, #12]
  }
  
  /* Enable discontinuous mode only if continuous mode is disabled */
  if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	2221      	movs	r2, #33	; 0x21
 8001d62:	5c9b      	ldrb	r3, [r3, r2]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d11a      	bne.n	8001d9e <HAL_ADC_Init+0x226>
  {
    if (hadc->Init.ContinuousConvMode == DISABLE)
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2220      	movs	r2, #32
 8001d6c:	5c9b      	ldrb	r3, [r3, r2]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d109      	bne.n	8001d86 <HAL_ADC_Init+0x20e>
    {
      /* Enable the selected ADC group regular discontinuous mode */
      hadc->Instance->CFGR1 |= (ADC_CFGR1_DISCEN);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	68da      	ldr	r2, [r3, #12]
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2180      	movs	r1, #128	; 0x80
 8001d7e:	0249      	lsls	r1, r1, #9
 8001d80:	430a      	orrs	r2, r1
 8001d82:	60da      	str	r2, [r3, #12]
 8001d84:	e00b      	b.n	8001d9e <HAL_ADC_Init+0x226>
      /* ADC regular group discontinuous was intended to be enabled,        */
      /* but ADC regular group modes continuous and sequencer discontinuous */
      /* cannot be enabled simultaneously.                                  */
      
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d8a:	2220      	movs	r2, #32
 8001d8c:	431a      	orrs	r2, r3
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001d96:	2201      	movs	r2, #1
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	659a      	str	r2, [r3, #88]	; 0x58
    }
  }
  
  if (hadc->Init.OversamplingMode == ENABLE)
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001da2:	2b01      	cmp	r3, #1
 8001da4:	d11f      	bne.n	8001de6 <HAL_ADC_Init+0x26e>
    /* Configuration of Oversampler:                                          */
    /*  - Oversampling Ratio                                                  */
    /*  - Right bit shift                                                     */
    /*  - Triggered mode                                                      */
    
    hadc->Instance->CFGR2 &= ~( ADC_CFGR2_OVSR |
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	691a      	ldr	r2, [r3, #16]
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	492a      	ldr	r1, [pc, #168]	; (8001e5c <HAL_ADC_Init+0x2e4>)
 8001db2:	400a      	ands	r2, r1
 8001db4:	611a      	str	r2, [r3, #16]
                                ADC_CFGR2_OVSS |
                                ADC_CFGR2_TOVS );
    
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	6919      	ldr	r1, [r3, #16]
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
                               hadc->Init.Oversample.RightBitShift             |
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001dc4:	431a      	orrs	r2, r3
                               hadc->Init.Oversample.TriggeredMode );
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                               hadc->Init.Oversample.RightBitShift             |
 8001dca:	431a      	orrs	r2, r3
    hadc->Instance->CFGR2 |= ( hadc->Init.Oversample.Ratio         |
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	430a      	orrs	r2, r1
 8001dd2:	611a      	str	r2, [r3, #16]
    
    /* Enable OverSampling mode */
     hadc->Instance->CFGR2 |= ADC_CFGR2_OVSE;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	691a      	ldr	r2, [r3, #16]
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	2101      	movs	r1, #1
 8001de0:	430a      	orrs	r2, r1
 8001de2:	611a      	str	r2, [r3, #16]
 8001de4:	e00e      	b.n	8001e04 <HAL_ADC_Init+0x28c>
  }
  else
  {
    if(HAL_IS_BIT_SET(hadc->Instance->CFGR2, ADC_CFGR2_OVSE))
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	691b      	ldr	r3, [r3, #16]
 8001dec:	2201      	movs	r2, #1
 8001dee:	4013      	ands	r3, r2
 8001df0:	2b01      	cmp	r3, #1
 8001df2:	d107      	bne.n	8001e04 <HAL_ADC_Init+0x28c>
    {
      /* Disable OverSampling mode if needed */
      hadc->Instance->CFGR2 &= ~ADC_CFGR2_OVSE;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	691a      	ldr	r2, [r3, #16]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	2101      	movs	r1, #1
 8001e00:	438a      	bics	r2, r1
 8001e02:	611a      	str	r2, [r3, #16]
    }
  }    
  
  /* Clear the old sampling time */
  hadc->Instance->SMPR &= (uint32_t)(~ADC_SMPR_SMPR);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	695a      	ldr	r2, [r3, #20]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2107      	movs	r1, #7
 8001e10:	438a      	bics	r2, r1
 8001e12:	615a      	str	r2, [r3, #20]
  
  /* Set the new sample time */
  hadc->Instance->SMPR |= hadc->Init.SamplingTime;
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	6959      	ldr	r1, [r3, #20]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	430a      	orrs	r2, r1
 8001e24:	615a      	str	r2, [r3, #20]
  
  /* Clear ADC error code */
  ADC_CLEAR_ERRORCODE(hadc);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2200      	movs	r2, #0
 8001e2a:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set the ADC state */
  ADC_STATE_CLR_SET(hadc->State,
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001e30:	2203      	movs	r2, #3
 8001e32:	4393      	bics	r3, r2
 8001e34:	2201      	movs	r2, #1
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	655a      	str	r2, [r3, #84]	; 0x54
                    HAL_ADC_STATE_BUSY_INTERNAL,
                    HAL_ADC_STATE_READY);


  /* Return function status */
  return HAL_OK;
 8001e3c:	2300      	movs	r3, #0
}
 8001e3e:	0018      	movs	r0, r3
 8001e40:	46bd      	mov	sp, r7
 8001e42:	b002      	add	sp, #8
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	46c0      	nop			; (mov r8, r8)
 8001e48:	fffffefd 	.word	0xfffffefd
 8001e4c:	40012708 	.word	0x40012708
 8001e50:	ffc3ffff 	.word	0xffc3ffff
 8001e54:	fdffffff 	.word	0xfdffffff
 8001e58:	fffe0219 	.word	0xfffe0219
 8001e5c:	fffffc03 	.word	0xfffffc03

08001e60 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001e60:	b590      	push	{r4, r7, lr}
 8001e62:	b085      	sub	sp, #20
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e68:	230f      	movs	r3, #15
 8001e6a:	18fb      	adds	r3, r7, r3
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	701a      	strb	r2, [r3, #0]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	2204      	movs	r2, #4
 8001e78:	4013      	ands	r3, r2
 8001e7a:	d138      	bne.n	8001eee <HAL_ADC_Start+0x8e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	2250      	movs	r2, #80	; 0x50
 8001e80:	5c9b      	ldrb	r3, [r3, r2]
 8001e82:	2b01      	cmp	r3, #1
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_Start+0x2a>
 8001e86:	2302      	movs	r3, #2
 8001e88:	e038      	b.n	8001efc <HAL_ADC_Start+0x9c>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	2250      	movs	r2, #80	; 0x50
 8001e8e:	2101      	movs	r1, #1
 8001e90:	5499      	strb	r1, [r3, r2]
    
    /* Enable the ADC peripheral */
    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware.                                   */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	69db      	ldr	r3, [r3, #28]
 8001e96:	2b01      	cmp	r3, #1
 8001e98:	d007      	beq.n	8001eaa <HAL_ADC_Start+0x4a>
    {
      tmp_hal_status = ADC_Enable(hadc);
 8001e9a:	230f      	movs	r3, #15
 8001e9c:	18fc      	adds	r4, r7, r3
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	0018      	movs	r0, r3
 8001ea2:	f000 f93b 	bl	800211c <ADC_Enable>
 8001ea6:	0003      	movs	r3, r0
 8001ea8:	7023      	strb	r3, [r4, #0]
    }
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001eaa:	230f      	movs	r3, #15
 8001eac:	18fb      	adds	r3, r7, r3
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d120      	bne.n	8001ef6 <HAL_ADC_Start+0x96>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001eb8:	4a12      	ldr	r2, [pc, #72]	; (8001f04 <HAL_ADC_Start+0xa4>)
 8001eba:	4013      	ands	r3, r2
 8001ebc:	2280      	movs	r2, #128	; 0x80
 8001ebe:	0052      	lsls	r2, r2, #1
 8001ec0:	431a      	orrs	r2, r3
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);
      
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	659a      	str	r2, [r3, #88]	; 0x58
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2250      	movs	r2, #80	; 0x50
 8001ed0:	2100      	movs	r1, #0
 8001ed2:	5499      	strb	r1, [r3, r2]
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	221c      	movs	r2, #28
 8001eda:	601a      	str	r2, [r3, #0]
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      hadc->Instance->CR |= ADC_CR_ADSTART;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	689a      	ldr	r2, [r3, #8]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
 8001ee6:	2104      	movs	r1, #4
 8001ee8:	430a      	orrs	r2, r1
 8001eea:	609a      	str	r2, [r3, #8]
 8001eec:	e003      	b.n	8001ef6 <HAL_ADC_Start+0x96>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001eee:	230f      	movs	r3, #15
 8001ef0:	18fb      	adds	r3, r7, r3
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001ef6:	230f      	movs	r3, #15
 8001ef8:	18fb      	adds	r3, r7, r3
 8001efa:	781b      	ldrb	r3, [r3, #0]
}
 8001efc:	0018      	movs	r0, r3
 8001efe:	46bd      	mov	sp, r7
 8001f00:	b005      	add	sp, #20
 8001f02:	bd90      	pop	{r4, r7, pc}
 8001f04:	fffff0fe 	.word	0xfffff0fe

08001f08 <HAL_ADC_PollForConversion>:
  * @param  hadc ADC handle
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b084      	sub	sp, #16
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
 8001f10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8001f12:	2300      	movs	r3, #0
 8001f14:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_Flag_EOC   = 0x00;
 8001f16:	2300      	movs	r3, #0
 8001f18:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	695b      	ldr	r3, [r3, #20]
 8001f1e:	2b08      	cmp	r3, #8
 8001f20:	d102      	bne.n	8001f28 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_EOC = ADC_FLAG_EOS;
 8001f22:	2308      	movs	r3, #8
 8001f24:	60fb      	str	r3, [r7, #12]
 8001f26:	e014      	b.n	8001f52 <HAL_ADC_PollForConversion+0x4a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if (HAL_IS_BIT_SET(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN))
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	68db      	ldr	r3, [r3, #12]
 8001f2e:	2201      	movs	r2, #1
 8001f30:	4013      	ands	r3, r2
 8001f32:	2b01      	cmp	r3, #1
 8001f34:	d10b      	bne.n	8001f4e <HAL_ADC_PollForConversion+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f3a:	2220      	movs	r2, #32
 8001f3c:	431a      	orrs	r2, r3
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2250      	movs	r2, #80	; 0x50
 8001f46:	2100      	movs	r1, #0
 8001f48:	5499      	strb	r1, [r3, r2]
      
      return HAL_ERROR;
 8001f4a:	2301      	movs	r3, #1
 8001f4c:	e06c      	b.n	8002028 <HAL_ADC_PollForConversion+0x120>
    }
    else
    {
      tmp_Flag_EOC = (ADC_FLAG_EOC | ADC_FLAG_EOS);
 8001f4e:	230c      	movs	r3, #12
 8001f50:	60fb      	str	r3, [r7, #12]
    }
  }
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f52:	f7ff fde3 	bl	8001b1c <HAL_GetTick>
 8001f56:	0003      	movs	r3, r0
 8001f58:	60bb      	str	r3, [r7, #8]
  
  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f5a:	e019      	b.n	8001f90 <HAL_ADC_PollForConversion+0x88>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	d016      	beq.n	8001f90 <HAL_ADC_PollForConversion+0x88>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 8001f62:	683b      	ldr	r3, [r7, #0]
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d007      	beq.n	8001f78 <HAL_ADC_PollForConversion+0x70>
 8001f68:	f7ff fdd8 	bl	8001b1c <HAL_GetTick>
 8001f6c:	0002      	movs	r2, r0
 8001f6e:	68bb      	ldr	r3, [r7, #8]
 8001f70:	1ad3      	subs	r3, r2, r3
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d20b      	bcs.n	8001f90 <HAL_ADC_PollForConversion+0x88>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001f7c:	2204      	movs	r2, #4
 8001f7e:	431a      	orrs	r2, r3
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	2250      	movs	r2, #80	; 0x50
 8001f88:	2100      	movs	r1, #0
 8001f8a:	5499      	strb	r1, [r3, r2]
        
        return HAL_TIMEOUT;
 8001f8c:	2303      	movs	r3, #3
 8001f8e:	e04b      	b.n	8002028 <HAL_ADC_PollForConversion+0x120>
  while(HAL_IS_BIT_CLR(hadc->Instance->ISR, tmp_Flag_EOC))
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68fa      	ldr	r2, [r7, #12]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	d0df      	beq.n	8001f5c <HAL_ADC_PollForConversion+0x54>
      }
    }
  }
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001fa0:	2280      	movs	r2, #128	; 0x80
 8001fa2:	0092      	lsls	r2, r2, #2
 8001fa4:	431a      	orrs	r2, r3
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	655a      	str	r2, [r3, #84]	; 0x54
  
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	68da      	ldr	r2, [r3, #12]
 8001fb0:	23c0      	movs	r3, #192	; 0xc0
 8001fb2:	011b      	lsls	r3, r3, #4
 8001fb4:	4013      	ands	r3, r2
 8001fb6:	d12e      	bne.n	8002016 <HAL_ADC_PollForConversion+0x10e>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2220      	movs	r2, #32
 8001fbc:	5c9b      	ldrb	r3, [r3, r2]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d129      	bne.n	8002016 <HAL_ADC_PollForConversion+0x10e>
  {
    /* If End of Sequence is reached, disable interrupts */
    if( __HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS) )
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	2208      	movs	r2, #8
 8001fca:	4013      	ands	r3, r2
 8001fcc:	2b08      	cmp	r3, #8
 8001fce:	d122      	bne.n	8002016 <HAL_ADC_PollForConversion+0x10e>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	689b      	ldr	r3, [r3, #8]
 8001fd6:	2204      	movs	r2, #4
 8001fd8:	4013      	ands	r3, r2
 8001fda:	d110      	bne.n	8001ffe <HAL_ADC_PollForConversion+0xf6>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	685a      	ldr	r2, [r3, #4]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	210c      	movs	r1, #12
 8001fe8:	438a      	bics	r2, r1
 8001fea:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001ff0:	4a0f      	ldr	r2, [pc, #60]	; (8002030 <HAL_ADC_PollForConversion+0x128>)
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	2201      	movs	r2, #1
 8001ff6:	431a      	orrs	r2, r3
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	655a      	str	r2, [r3, #84]	; 0x54
 8001ffc:	e00b      	b.n	8002016 <HAL_ADC_PollForConversion+0x10e>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002002:	2220      	movs	r2, #32
 8002004:	431a      	orrs	r2, r3
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800200e:	2201      	movs	r2, #1
 8002010:	431a      	orrs	r2, r3
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	659a      	str	r2, [r3, #88]	; 0x58
  }
  
  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	699b      	ldr	r3, [r3, #24]
 800201a:	2b00      	cmp	r3, #0
 800201c:	d103      	bne.n	8002026 <HAL_ADC_PollForConversion+0x11e>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	220c      	movs	r2, #12
 8002024:	601a      	str	r2, [r3, #0]
  }
  
  /* Return function status */
  return HAL_OK;
 8002026:	2300      	movs	r3, #0
}
 8002028:	0018      	movs	r0, r3
 800202a:	46bd      	mov	sp, r7
 800202c:	b004      	add	sp, #16
 800202e:	bd80      	pop	{r7, pc}
 8002030:	fffffefe 	.word	0xfffffefe

08002034 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8002042:	0018      	movs	r0, r3
 8002044:	46bd      	mov	sp, r7
 8002046:	b002      	add	sp, #8
 8002048:	bd80      	pop	{r7, pc}
	...

0800204c <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2250      	movs	r2, #80	; 0x50
 800205a:	5c9b      	ldrb	r3, [r3, r2]
 800205c:	2b01      	cmp	r3, #1
 800205e:	d101      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x18>
 8002060:	2302      	movs	r3, #2
 8002062:	e050      	b.n	8002106 <HAL_ADC_ConfigChannel+0xba>
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2250      	movs	r2, #80	; 0x50
 8002068:	2101      	movs	r1, #1
 800206a:	5499      	strb	r1, [r3, r2]
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Management of internal measurement channels: Vbat/VrefInt/TempSensor  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) != RESET)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	2204      	movs	r2, #4
 8002074:	4013      	ands	r3, r2
 8002076:	d00b      	beq.n	8002090 <HAL_ADC_ConfigChannel+0x44>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800207c:	2220      	movs	r2, #32
 800207e:	431a      	orrs	r2, r3
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	655a      	str	r2, [r3, #84]	; 0x54
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2250      	movs	r2, #80	; 0x50
 8002088:	2100      	movs	r1, #0
 800208a:	5499      	strb	r1, [r3, r2]
    return HAL_ERROR;
 800208c:	2301      	movs	r3, #1
 800208e:	e03a      	b.n	8002106 <HAL_ADC_ConfigChannel+0xba>
  }
  
  if (sConfig->Rank != ADC_RANK_NONE)
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	4a1e      	ldr	r2, [pc, #120]	; (8002110 <HAL_ADC_ConfigChannel+0xc4>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d018      	beq.n	80020cc <HAL_ADC_ConfigChannel+0x80>
  {
    /* Enable selected channels */
    hadc->Instance->CHSELR |= (uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	035b      	lsls	r3, r3, #13
 80020a6:	0b5a      	lsrs	r2, r3, #13
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	430a      	orrs	r2, r1
 80020ae:	629a      	str	r2, [r3, #40]	; 0x28
      ADC_DelayMicroSecond(ADC_TEMPSENSOR_DELAY_US);
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80020b0:	683b      	ldr	r3, [r7, #0]
 80020b2:	681a      	ldr	r2, [r3, #0]
 80020b4:	2380      	movs	r3, #128	; 0x80
 80020b6:	029b      	lsls	r3, r3, #10
 80020b8:	4013      	ands	r3, r2
 80020ba:	d01f      	beq.n	80020fc <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR |= ADC_CCR_VREFEN;   
 80020bc:	4b15      	ldr	r3, [pc, #84]	; (8002114 <HAL_ADC_ConfigChannel+0xc8>)
 80020be:	681a      	ldr	r2, [r3, #0]
 80020c0:	4b14      	ldr	r3, [pc, #80]	; (8002114 <HAL_ADC_ConfigChannel+0xc8>)
 80020c2:	2180      	movs	r1, #128	; 0x80
 80020c4:	03c9      	lsls	r1, r1, #15
 80020c6:	430a      	orrs	r2, r1
 80020c8:	601a      	str	r2, [r3, #0]
 80020ca:	e017      	b.n	80020fc <HAL_ADC_ConfigChannel+0xb0>
  }
  else
  {
    /* Regular sequence configuration */
    /* Reset the channel selection register from the selected channel */
    hadc->Instance->CHSELR &= ~((uint32_t)(sConfig->Channel & ADC_CHANNEL_MASK));
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80020d2:	683b      	ldr	r3, [r7, #0]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	035b      	lsls	r3, r3, #13
 80020d8:	0b5b      	lsrs	r3, r3, #13
 80020da:	43d9      	mvns	r1, r3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	400a      	ands	r2, r1
 80020e2:	629a      	str	r2, [r3, #40]	; 0x28
      ADC->CCR &= ~ADC_CCR_TSEN;   
    }
    #endif
    
    /* If VRefInt channel is selected, then enable the internal buffers and path   */
    if (((sConfig->Channel & ADC_CHANNEL_MASK) & ADC_CHANNEL_VREFINT) == (ADC_CHANNEL_VREFINT & ADC_CHANNEL_MASK))
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	681a      	ldr	r2, [r3, #0]
 80020e8:	2380      	movs	r3, #128	; 0x80
 80020ea:	029b      	lsls	r3, r3, #10
 80020ec:	4013      	ands	r3, r2
 80020ee:	d005      	beq.n	80020fc <HAL_ADC_ConfigChannel+0xb0>
    {
      ADC->CCR &= ~ADC_CCR_VREFEN;   
 80020f0:	4b08      	ldr	r3, [pc, #32]	; (8002114 <HAL_ADC_ConfigChannel+0xc8>)
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	4b07      	ldr	r3, [pc, #28]	; (8002114 <HAL_ADC_ConfigChannel+0xc8>)
 80020f6:	4908      	ldr	r1, [pc, #32]	; (8002118 <HAL_ADC_ConfigChannel+0xcc>)
 80020f8:	400a      	ands	r2, r1
 80020fa:	601a      	str	r2, [r3, #0]
    }
#endif
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	2250      	movs	r2, #80	; 0x50
 8002100:	2100      	movs	r1, #0
 8002102:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return HAL_OK;
 8002104:	2300      	movs	r3, #0
}
 8002106:	0018      	movs	r0, r3
 8002108:	46bd      	mov	sp, r7
 800210a:	b002      	add	sp, #8
 800210c:	bd80      	pop	{r7, pc}
 800210e:	46c0      	nop			; (mov r8, r8)
 8002110:	00001001 	.word	0x00001001
 8002114:	40012708 	.word	0x40012708
 8002118:	ffbfffff 	.word	0xffbfffff

0800211c <ADC_Enable>:
  *         "if (hadc->Init.LowPowerAutoPowerOff != ENABLE)".
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	b084      	sub	sp, #16
 8002120:	af00      	add	r7, sp, #0
 8002122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002124:	2300      	movs	r3, #0
 8002126:	60fb      	str	r3, [r7, #12]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	689b      	ldr	r3, [r3, #8]
 800212e:	2203      	movs	r2, #3
 8002130:	4013      	ands	r3, r2
 8002132:	2b01      	cmp	r3, #1
 8002134:	d108      	bne.n	8002148 <ADC_Enable+0x2c>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	681b      	ldr	r3, [r3, #0]
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2201      	movs	r2, #1
 800213e:	4013      	ands	r3, r2
 8002140:	2b01      	cmp	r3, #1
 8002142:	d101      	bne.n	8002148 <ADC_Enable+0x2c>
 8002144:	2301      	movs	r3, #1
 8002146:	e000      	b.n	800214a <ADC_Enable+0x2e>
 8002148:	2300      	movs	r3, #0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d13f      	bne.n	80021ce <ADC_Enable+0xb2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	689b      	ldr	r3, [r3, #8]
 8002154:	4a20      	ldr	r2, [pc, #128]	; (80021d8 <ADC_Enable+0xbc>)
 8002156:	4013      	ands	r3, r2
 8002158:	d00d      	beq.n	8002176 <ADC_Enable+0x5a>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800215e:	2210      	movs	r2, #16
 8002160:	431a      	orrs	r2, r3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800216a:	2201      	movs	r2, #1
 800216c:	431a      	orrs	r2, r3
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	659a      	str	r2, [r3, #88]	; 0x58
      
      return HAL_ERROR;
 8002172:	2301      	movs	r3, #1
 8002174:	e02c      	b.n	80021d0 <ADC_Enable+0xb4>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	689a      	ldr	r2, [r3, #8]
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	2101      	movs	r1, #1
 8002182:	430a      	orrs	r2, r1
 8002184:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time. */
    ADC_DelayMicroSecond(ADC_STAB_DELAY_US);
 8002186:	2001      	movs	r0, #1
 8002188:	f000 f828 	bl	80021dc <ADC_DelayMicroSecond>

    /* Get tick count */
    tickstart = HAL_GetTick();
 800218c:	f7ff fcc6 	bl	8001b1c <HAL_GetTick>
 8002190:	0003      	movs	r3, r0
 8002192:	60fb      	str	r3, [r7, #12]
    
    /* Wait for ADC effectively enabled */
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 8002194:	e014      	b.n	80021c0 <ADC_Enable+0xa4>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002196:	f7ff fcc1 	bl	8001b1c <HAL_GetTick>
 800219a:	0002      	movs	r2, r0
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	2b0a      	cmp	r3, #10
 80021a2:	d90d      	bls.n	80021c0 <ADC_Enable+0xa4>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021a8:	2210      	movs	r2, #16
 80021aa:	431a      	orrs	r2, r3
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80021b4:	2201      	movs	r2, #1
 80021b6:	431a      	orrs	r2, r3
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	659a      	str	r2, [r3, #88]	; 0x58
        
        return HAL_ERROR;
 80021bc:	2301      	movs	r3, #1
 80021be:	e007      	b.n	80021d0 <ADC_Enable+0xb4>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	2201      	movs	r2, #1
 80021c8:	4013      	ands	r3, r2
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d1e3      	bne.n	8002196 <ADC_Enable+0x7a>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
}
 80021d0:	0018      	movs	r0, r3
 80021d2:	46bd      	mov	sp, r7
 80021d4:	b004      	add	sp, #16
 80021d6:	bd80      	pop	{r7, pc}
 80021d8:	80000017 	.word	0x80000017

080021dc <ADC_DelayMicroSecond>:
  * @brief  Delay micro seconds 
  * @param  microSecond  delay
  * @retval None
  */
static void ADC_DelayMicroSecond(uint32_t microSecond)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b084      	sub	sp, #16
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  /* Compute number of CPU cycles to wait for */
  __IO uint32_t waitLoopIndex = (microSecond * (SystemCoreClock / 1000000U));
 80021e4:	4b0b      	ldr	r3, [pc, #44]	; (8002214 <ADC_DelayMicroSecond+0x38>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	490b      	ldr	r1, [pc, #44]	; (8002218 <ADC_DelayMicroSecond+0x3c>)
 80021ea:	0018      	movs	r0, r3
 80021ec:	f7fd ff8c 	bl	8000108 <__udivsi3>
 80021f0:	0003      	movs	r3, r0
 80021f2:	001a      	movs	r2, r3
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	4353      	muls	r3, r2
 80021f8:	60fb      	str	r3, [r7, #12]

  while(waitLoopIndex != 0U)
 80021fa:	e002      	b.n	8002202 <ADC_DelayMicroSecond+0x26>
  {
    waitLoopIndex--;
 80021fc:	68fb      	ldr	r3, [r7, #12]
 80021fe:	3b01      	subs	r3, #1
 8002200:	60fb      	str	r3, [r7, #12]
  while(waitLoopIndex != 0U)
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1f9      	bne.n	80021fc <ADC_DelayMicroSecond+0x20>
  } 
}
 8002208:	46c0      	nop			; (mov r8, r8)
 800220a:	46c0      	nop			; (mov r8, r8)
 800220c:	46bd      	mov	sp, r7
 800220e:	b004      	add	sp, #16
 8002210:	bd80      	pop	{r7, pc}
 8002212:	46c0      	nop			; (mov r8, r8)
 8002214:	20000000 	.word	0x20000000
 8002218:	000f4240 	.word	0x000f4240

0800221c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800221c:	b590      	push	{r4, r7, lr}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	0002      	movs	r2, r0
 8002224:	6039      	str	r1, [r7, #0]
 8002226:	1dfb      	adds	r3, r7, #7
 8002228:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800222a:	1dfb      	adds	r3, r7, #7
 800222c:	781b      	ldrb	r3, [r3, #0]
 800222e:	2b7f      	cmp	r3, #127	; 0x7f
 8002230:	d828      	bhi.n	8002284 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002232:	4a2f      	ldr	r2, [pc, #188]	; (80022f0 <__NVIC_SetPriority+0xd4>)
 8002234:	1dfb      	adds	r3, r7, #7
 8002236:	781b      	ldrb	r3, [r3, #0]
 8002238:	b25b      	sxtb	r3, r3
 800223a:	089b      	lsrs	r3, r3, #2
 800223c:	33c0      	adds	r3, #192	; 0xc0
 800223e:	009b      	lsls	r3, r3, #2
 8002240:	589b      	ldr	r3, [r3, r2]
 8002242:	1dfa      	adds	r2, r7, #7
 8002244:	7812      	ldrb	r2, [r2, #0]
 8002246:	0011      	movs	r1, r2
 8002248:	2203      	movs	r2, #3
 800224a:	400a      	ands	r2, r1
 800224c:	00d2      	lsls	r2, r2, #3
 800224e:	21ff      	movs	r1, #255	; 0xff
 8002250:	4091      	lsls	r1, r2
 8002252:	000a      	movs	r2, r1
 8002254:	43d2      	mvns	r2, r2
 8002256:	401a      	ands	r2, r3
 8002258:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	019b      	lsls	r3, r3, #6
 800225e:	22ff      	movs	r2, #255	; 0xff
 8002260:	401a      	ands	r2, r3
 8002262:	1dfb      	adds	r3, r7, #7
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	0018      	movs	r0, r3
 8002268:	2303      	movs	r3, #3
 800226a:	4003      	ands	r3, r0
 800226c:	00db      	lsls	r3, r3, #3
 800226e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002270:	481f      	ldr	r0, [pc, #124]	; (80022f0 <__NVIC_SetPriority+0xd4>)
 8002272:	1dfb      	adds	r3, r7, #7
 8002274:	781b      	ldrb	r3, [r3, #0]
 8002276:	b25b      	sxtb	r3, r3
 8002278:	089b      	lsrs	r3, r3, #2
 800227a:	430a      	orrs	r2, r1
 800227c:	33c0      	adds	r3, #192	; 0xc0
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002282:	e031      	b.n	80022e8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002284:	4a1b      	ldr	r2, [pc, #108]	; (80022f4 <__NVIC_SetPriority+0xd8>)
 8002286:	1dfb      	adds	r3, r7, #7
 8002288:	781b      	ldrb	r3, [r3, #0]
 800228a:	0019      	movs	r1, r3
 800228c:	230f      	movs	r3, #15
 800228e:	400b      	ands	r3, r1
 8002290:	3b08      	subs	r3, #8
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	3306      	adds	r3, #6
 8002296:	009b      	lsls	r3, r3, #2
 8002298:	18d3      	adds	r3, r2, r3
 800229a:	3304      	adds	r3, #4
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	1dfa      	adds	r2, r7, #7
 80022a0:	7812      	ldrb	r2, [r2, #0]
 80022a2:	0011      	movs	r1, r2
 80022a4:	2203      	movs	r2, #3
 80022a6:	400a      	ands	r2, r1
 80022a8:	00d2      	lsls	r2, r2, #3
 80022aa:	21ff      	movs	r1, #255	; 0xff
 80022ac:	4091      	lsls	r1, r2
 80022ae:	000a      	movs	r2, r1
 80022b0:	43d2      	mvns	r2, r2
 80022b2:	401a      	ands	r2, r3
 80022b4:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	019b      	lsls	r3, r3, #6
 80022ba:	22ff      	movs	r2, #255	; 0xff
 80022bc:	401a      	ands	r2, r3
 80022be:	1dfb      	adds	r3, r7, #7
 80022c0:	781b      	ldrb	r3, [r3, #0]
 80022c2:	0018      	movs	r0, r3
 80022c4:	2303      	movs	r3, #3
 80022c6:	4003      	ands	r3, r0
 80022c8:	00db      	lsls	r3, r3, #3
 80022ca:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022cc:	4809      	ldr	r0, [pc, #36]	; (80022f4 <__NVIC_SetPriority+0xd8>)
 80022ce:	1dfb      	adds	r3, r7, #7
 80022d0:	781b      	ldrb	r3, [r3, #0]
 80022d2:	001c      	movs	r4, r3
 80022d4:	230f      	movs	r3, #15
 80022d6:	4023      	ands	r3, r4
 80022d8:	3b08      	subs	r3, #8
 80022da:	089b      	lsrs	r3, r3, #2
 80022dc:	430a      	orrs	r2, r1
 80022de:	3306      	adds	r3, #6
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	18c3      	adds	r3, r0, r3
 80022e4:	3304      	adds	r3, #4
 80022e6:	601a      	str	r2, [r3, #0]
}
 80022e8:	46c0      	nop			; (mov r8, r8)
 80022ea:	46bd      	mov	sp, r7
 80022ec:	b003      	add	sp, #12
 80022ee:	bd90      	pop	{r4, r7, pc}
 80022f0:	e000e100 	.word	0xe000e100
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	1e5a      	subs	r2, r3, #1
 8002304:	2380      	movs	r3, #128	; 0x80
 8002306:	045b      	lsls	r3, r3, #17
 8002308:	429a      	cmp	r2, r3
 800230a:	d301      	bcc.n	8002310 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800230c:	2301      	movs	r3, #1
 800230e:	e010      	b.n	8002332 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002310:	4b0a      	ldr	r3, [pc, #40]	; (800233c <SysTick_Config+0x44>)
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	3a01      	subs	r2, #1
 8002316:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002318:	2301      	movs	r3, #1
 800231a:	425b      	negs	r3, r3
 800231c:	2103      	movs	r1, #3
 800231e:	0018      	movs	r0, r3
 8002320:	f7ff ff7c 	bl	800221c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002324:	4b05      	ldr	r3, [pc, #20]	; (800233c <SysTick_Config+0x44>)
 8002326:	2200      	movs	r2, #0
 8002328:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800232a:	4b04      	ldr	r3, [pc, #16]	; (800233c <SysTick_Config+0x44>)
 800232c:	2207      	movs	r2, #7
 800232e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002330:	2300      	movs	r3, #0
}
 8002332:	0018      	movs	r0, r3
 8002334:	46bd      	mov	sp, r7
 8002336:	b002      	add	sp, #8
 8002338:	bd80      	pop	{r7, pc}
 800233a:	46c0      	nop			; (mov r8, r8)
 800233c:	e000e010 	.word	0xe000e010

08002340 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002340:	b580      	push	{r7, lr}
 8002342:	b084      	sub	sp, #16
 8002344:	af00      	add	r7, sp, #0
 8002346:	60b9      	str	r1, [r7, #8]
 8002348:	607a      	str	r2, [r7, #4]
 800234a:	210f      	movs	r1, #15
 800234c:	187b      	adds	r3, r7, r1
 800234e:	1c02      	adds	r2, r0, #0
 8002350:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8002352:	68ba      	ldr	r2, [r7, #8]
 8002354:	187b      	adds	r3, r7, r1
 8002356:	781b      	ldrb	r3, [r3, #0]
 8002358:	b25b      	sxtb	r3, r3
 800235a:	0011      	movs	r1, r2
 800235c:	0018      	movs	r0, r3
 800235e:	f7ff ff5d 	bl	800221c <__NVIC_SetPriority>
}
 8002362:	46c0      	nop			; (mov r8, r8)
 8002364:	46bd      	mov	sp, r7
 8002366:	b004      	add	sp, #16
 8002368:	bd80      	pop	{r7, pc}

0800236a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800236a:	b580      	push	{r7, lr}
 800236c:	b082      	sub	sp, #8
 800236e:	af00      	add	r7, sp, #0
 8002370:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	0018      	movs	r0, r3
 8002376:	f7ff ffbf 	bl	80022f8 <SysTick_Config>
 800237a:	0003      	movs	r3, r0
}
 800237c:	0018      	movs	r0, r3
 800237e:	46bd      	mov	sp, r7
 8002380:	b002      	add	sp, #8
 8002382:	bd80      	pop	{r7, pc}

08002384 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
 800238c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800238e:	2300      	movs	r3, #0
 8002390:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002392:	2300      	movs	r3, #0
 8002394:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8002396:	2300      	movs	r3, #0
 8002398:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800239a:	e143      	b.n	8002624 <HAL_GPIO_Init+0x2a0>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	2101      	movs	r1, #1
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	4091      	lsls	r1, r2
 80023a6:	000a      	movs	r2, r1
 80023a8:	4013      	ands	r3, r2
 80023aa:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d100      	bne.n	80023b4 <HAL_GPIO_Init+0x30>
 80023b2:	e134      	b.n	800261e <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023b4:	683b      	ldr	r3, [r7, #0]
 80023b6:	685b      	ldr	r3, [r3, #4]
 80023b8:	2b01      	cmp	r3, #1
 80023ba:	d00b      	beq.n	80023d4 <HAL_GPIO_Init+0x50>
 80023bc:	683b      	ldr	r3, [r7, #0]
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	2b02      	cmp	r3, #2
 80023c2:	d007      	beq.n	80023d4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80023c8:	2b11      	cmp	r3, #17
 80023ca:	d003      	beq.n	80023d4 <HAL_GPIO_Init+0x50>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023cc:	683b      	ldr	r3, [r7, #0]
 80023ce:	685b      	ldr	r3, [r3, #4]
 80023d0:	2b12      	cmp	r3, #18
 80023d2:	d130      	bne.n	8002436 <HAL_GPIO_Init+0xb2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689b      	ldr	r3, [r3, #8]
 80023d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	005b      	lsls	r3, r3, #1
 80023de:	2203      	movs	r2, #3
 80023e0:	409a      	lsls	r2, r3
 80023e2:	0013      	movs	r3, r2
 80023e4:	43da      	mvns	r2, r3
 80023e6:	693b      	ldr	r3, [r7, #16]
 80023e8:	4013      	ands	r3, r2
 80023ea:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	005b      	lsls	r3, r3, #1
 80023f4:	409a      	lsls	r2, r3
 80023f6:	0013      	movs	r3, r2
 80023f8:	693a      	ldr	r2, [r7, #16]
 80023fa:	4313      	orrs	r3, r2
 80023fc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	693a      	ldr	r2, [r7, #16]
 8002402:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	685b      	ldr	r3, [r3, #4]
 8002408:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800240a:	2201      	movs	r2, #1
 800240c:	697b      	ldr	r3, [r7, #20]
 800240e:	409a      	lsls	r2, r3
 8002410:	0013      	movs	r3, r2
 8002412:	43da      	mvns	r2, r3
 8002414:	693b      	ldr	r3, [r7, #16]
 8002416:	4013      	ands	r3, r2
 8002418:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	091b      	lsrs	r3, r3, #4
 8002420:	2201      	movs	r2, #1
 8002422:	401a      	ands	r2, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	409a      	lsls	r2, r3
 8002428:	0013      	movs	r3, r2
 800242a:	693a      	ldr	r2, [r7, #16]
 800242c:	4313      	orrs	r3, r2
 800242e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	693a      	ldr	r2, [r7, #16]
 8002434:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	005b      	lsls	r3, r3, #1
 8002440:	2203      	movs	r2, #3
 8002442:	409a      	lsls	r2, r3
 8002444:	0013      	movs	r3, r2
 8002446:	43da      	mvns	r2, r3
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4013      	ands	r3, r2
 800244c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	005b      	lsls	r3, r3, #1
 8002456:	409a      	lsls	r2, r3
 8002458:	0013      	movs	r3, r2
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4313      	orrs	r3, r2
 800245e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	693a      	ldr	r2, [r7, #16]
 8002464:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002466:	683b      	ldr	r3, [r7, #0]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d003      	beq.n	8002476 <HAL_GPIO_Init+0xf2>
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	2b12      	cmp	r3, #18
 8002474:	d123      	bne.n	80024be <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002476:	697b      	ldr	r3, [r7, #20]
 8002478:	08da      	lsrs	r2, r3, #3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3208      	adds	r2, #8
 800247e:	0092      	lsls	r2, r2, #2
 8002480:	58d3      	ldr	r3, [r2, r3]
 8002482:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8002484:	697b      	ldr	r3, [r7, #20]
 8002486:	2207      	movs	r2, #7
 8002488:	4013      	ands	r3, r2
 800248a:	009b      	lsls	r3, r3, #2
 800248c:	220f      	movs	r2, #15
 800248e:	409a      	lsls	r2, r3
 8002490:	0013      	movs	r3, r2
 8002492:	43da      	mvns	r2, r3
 8002494:	693b      	ldr	r3, [r7, #16]
 8002496:	4013      	ands	r3, r2
 8002498:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800249a:	683b      	ldr	r3, [r7, #0]
 800249c:	691a      	ldr	r2, [r3, #16]
 800249e:	697b      	ldr	r3, [r7, #20]
 80024a0:	2107      	movs	r1, #7
 80024a2:	400b      	ands	r3, r1
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	409a      	lsls	r2, r3
 80024a8:	0013      	movs	r3, r2
 80024aa:	693a      	ldr	r2, [r7, #16]
 80024ac:	4313      	orrs	r3, r2
 80024ae:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80024b0:	697b      	ldr	r3, [r7, #20]
 80024b2:	08da      	lsrs	r2, r3, #3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	3208      	adds	r2, #8
 80024b8:	0092      	lsls	r2, r2, #2
 80024ba:	6939      	ldr	r1, [r7, #16]
 80024bc:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80024c4:	697b      	ldr	r3, [r7, #20]
 80024c6:	005b      	lsls	r3, r3, #1
 80024c8:	2203      	movs	r2, #3
 80024ca:	409a      	lsls	r2, r3
 80024cc:	0013      	movs	r3, r2
 80024ce:	43da      	mvns	r2, r3
 80024d0:	693b      	ldr	r3, [r7, #16]
 80024d2:	4013      	ands	r3, r2
 80024d4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	2203      	movs	r2, #3
 80024dc:	401a      	ands	r2, r3
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	005b      	lsls	r3, r3, #1
 80024e2:	409a      	lsls	r2, r3
 80024e4:	0013      	movs	r3, r2
 80024e6:	693a      	ldr	r2, [r7, #16]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	693a      	ldr	r2, [r7, #16]
 80024f0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	685a      	ldr	r2, [r3, #4]
 80024f6:	2380      	movs	r3, #128	; 0x80
 80024f8:	055b      	lsls	r3, r3, #21
 80024fa:	4013      	ands	r3, r2
 80024fc:	d100      	bne.n	8002500 <HAL_GPIO_Init+0x17c>
 80024fe:	e08e      	b.n	800261e <HAL_GPIO_Init+0x29a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002500:	4b4e      	ldr	r3, [pc, #312]	; (800263c <HAL_GPIO_Init+0x2b8>)
 8002502:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002504:	4b4d      	ldr	r3, [pc, #308]	; (800263c <HAL_GPIO_Init+0x2b8>)
 8002506:	2101      	movs	r1, #1
 8002508:	430a      	orrs	r2, r1
 800250a:	635a      	str	r2, [r3, #52]	; 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 800250c:	4a4c      	ldr	r2, [pc, #304]	; (8002640 <HAL_GPIO_Init+0x2bc>)
 800250e:	697b      	ldr	r3, [r7, #20]
 8002510:	089b      	lsrs	r3, r3, #2
 8002512:	3302      	adds	r3, #2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	589b      	ldr	r3, [r3, r2]
 8002518:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	2203      	movs	r2, #3
 800251e:	4013      	ands	r3, r2
 8002520:	009b      	lsls	r3, r3, #2
 8002522:	220f      	movs	r2, #15
 8002524:	409a      	lsls	r2, r3
 8002526:	0013      	movs	r3, r2
 8002528:	43da      	mvns	r2, r3
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	4013      	ands	r3, r2
 800252e:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 8002530:	687a      	ldr	r2, [r7, #4]
 8002532:	23a0      	movs	r3, #160	; 0xa0
 8002534:	05db      	lsls	r3, r3, #23
 8002536:	429a      	cmp	r2, r3
 8002538:	d00d      	beq.n	8002556 <HAL_GPIO_Init+0x1d2>
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	4a41      	ldr	r2, [pc, #260]	; (8002644 <HAL_GPIO_Init+0x2c0>)
 800253e:	4293      	cmp	r3, r2
 8002540:	d007      	beq.n	8002552 <HAL_GPIO_Init+0x1ce>
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	4a40      	ldr	r2, [pc, #256]	; (8002648 <HAL_GPIO_Init+0x2c4>)
 8002546:	4293      	cmp	r3, r2
 8002548:	d101      	bne.n	800254e <HAL_GPIO_Init+0x1ca>
 800254a:	2302      	movs	r3, #2
 800254c:	e004      	b.n	8002558 <HAL_GPIO_Init+0x1d4>
 800254e:	2306      	movs	r3, #6
 8002550:	e002      	b.n	8002558 <HAL_GPIO_Init+0x1d4>
 8002552:	2301      	movs	r3, #1
 8002554:	e000      	b.n	8002558 <HAL_GPIO_Init+0x1d4>
 8002556:	2300      	movs	r3, #0
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	2103      	movs	r1, #3
 800255c:	400a      	ands	r2, r1
 800255e:	0092      	lsls	r2, r2, #2
 8002560:	4093      	lsls	r3, r2
 8002562:	693a      	ldr	r2, [r7, #16]
 8002564:	4313      	orrs	r3, r2
 8002566:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002568:	4935      	ldr	r1, [pc, #212]	; (8002640 <HAL_GPIO_Init+0x2bc>)
 800256a:	697b      	ldr	r3, [r7, #20]
 800256c:	089b      	lsrs	r3, r3, #2
 800256e:	3302      	adds	r3, #2
 8002570:	009b      	lsls	r3, r3, #2
 8002572:	693a      	ldr	r2, [r7, #16]
 8002574:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002576:	4b35      	ldr	r3, [pc, #212]	; (800264c <HAL_GPIO_Init+0x2c8>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	43da      	mvns	r2, r3
 8002580:	693b      	ldr	r3, [r7, #16]
 8002582:	4013      	ands	r3, r2
 8002584:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	685a      	ldr	r2, [r3, #4]
 800258a:	2380      	movs	r3, #128	; 0x80
 800258c:	025b      	lsls	r3, r3, #9
 800258e:	4013      	ands	r3, r2
 8002590:	d003      	beq.n	800259a <HAL_GPIO_Init+0x216>
        {
          temp |= iocurrent;
 8002592:	693a      	ldr	r2, [r7, #16]
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	4313      	orrs	r3, r2
 8002598:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800259a:	4b2c      	ldr	r3, [pc, #176]	; (800264c <HAL_GPIO_Init+0x2c8>)
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80025a0:	4b2a      	ldr	r3, [pc, #168]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80025a2:	685b      	ldr	r3, [r3, #4]
 80025a4:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	43da      	mvns	r2, r3
 80025aa:	693b      	ldr	r3, [r7, #16]
 80025ac:	4013      	ands	r3, r2
 80025ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80025b0:	683b      	ldr	r3, [r7, #0]
 80025b2:	685a      	ldr	r2, [r3, #4]
 80025b4:	2380      	movs	r3, #128	; 0x80
 80025b6:	029b      	lsls	r3, r3, #10
 80025b8:	4013      	ands	r3, r2
 80025ba:	d003      	beq.n	80025c4 <HAL_GPIO_Init+0x240>
        {
          temp |= iocurrent;
 80025bc:	693a      	ldr	r2, [r7, #16]
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	4313      	orrs	r3, r2
 80025c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80025c4:	4b21      	ldr	r3, [pc, #132]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80025c6:	693a      	ldr	r2, [r7, #16]
 80025c8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80025ca:	4b20      	ldr	r3, [pc, #128]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80025cc:	689b      	ldr	r3, [r3, #8]
 80025ce:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	43da      	mvns	r2, r3
 80025d4:	693b      	ldr	r3, [r7, #16]
 80025d6:	4013      	ands	r3, r2
 80025d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80025da:	683b      	ldr	r3, [r7, #0]
 80025dc:	685a      	ldr	r2, [r3, #4]
 80025de:	2380      	movs	r3, #128	; 0x80
 80025e0:	035b      	lsls	r3, r3, #13
 80025e2:	4013      	ands	r3, r2
 80025e4:	d003      	beq.n	80025ee <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80025e6:	693a      	ldr	r2, [r7, #16]
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80025ee:	4b17      	ldr	r3, [pc, #92]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80025f0:	693a      	ldr	r2, [r7, #16]
 80025f2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80025f4:	4b15      	ldr	r3, [pc, #84]	; (800264c <HAL_GPIO_Init+0x2c8>)
 80025f6:	68db      	ldr	r3, [r3, #12]
 80025f8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	43da      	mvns	r2, r3
 80025fe:	693b      	ldr	r3, [r7, #16]
 8002600:	4013      	ands	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	685a      	ldr	r2, [r3, #4]
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	039b      	lsls	r3, r3, #14
 800260c:	4013      	ands	r3, r2
 800260e:	d003      	beq.n	8002618 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002610:	693a      	ldr	r2, [r7, #16]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	4313      	orrs	r3, r2
 8002616:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002618:	4b0c      	ldr	r3, [pc, #48]	; (800264c <HAL_GPIO_Init+0x2c8>)
 800261a:	693a      	ldr	r2, [r7, #16]
 800261c:	60da      	str	r2, [r3, #12]
      }
    }
    position++;
 800261e:	697b      	ldr	r3, [r7, #20]
 8002620:	3301      	adds	r3, #1
 8002622:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8002624:	683b      	ldr	r3, [r7, #0]
 8002626:	681a      	ldr	r2, [r3, #0]
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	40da      	lsrs	r2, r3
 800262c:	1e13      	subs	r3, r2, #0
 800262e:	d000      	beq.n	8002632 <HAL_GPIO_Init+0x2ae>
 8002630:	e6b4      	b.n	800239c <HAL_GPIO_Init+0x18>
  }
}
 8002632:	46c0      	nop			; (mov r8, r8)
 8002634:	46c0      	nop			; (mov r8, r8)
 8002636:	46bd      	mov	sp, r7
 8002638:	b006      	add	sp, #24
 800263a:	bd80      	pop	{r7, pc}
 800263c:	40021000 	.word	0x40021000
 8002640:	40010000 	.word	0x40010000
 8002644:	50000400 	.word	0x50000400
 8002648:	50000800 	.word	0x50000800
 800264c:	40010400 	.word	0x40010400

08002650 <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	b084      	sub	sp, #16
 8002654:	af00      	add	r7, sp, #0
 8002656:	6078      	str	r0, [r7, #4]
 8002658:	000a      	movs	r2, r1
 800265a:	1cbb      	adds	r3, r7, #2
 800265c:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	691b      	ldr	r3, [r3, #16]
 8002662:	1cba      	adds	r2, r7, #2
 8002664:	8812      	ldrh	r2, [r2, #0]
 8002666:	4013      	ands	r3, r2
 8002668:	d004      	beq.n	8002674 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 800266a:	230f      	movs	r3, #15
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	2201      	movs	r2, #1
 8002670:	701a      	strb	r2, [r3, #0]
 8002672:	e003      	b.n	800267c <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002674:	230f      	movs	r3, #15
 8002676:	18fb      	adds	r3, r7, r3
 8002678:	2200      	movs	r2, #0
 800267a:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 800267c:	230f      	movs	r3, #15
 800267e:	18fb      	adds	r3, r7, r3
 8002680:	781b      	ldrb	r3, [r3, #0]
}
 8002682:	0018      	movs	r0, r3
 8002684:	46bd      	mov	sp, r7
 8002686:	b004      	add	sp, #16
 8002688:	bd80      	pop	{r7, pc}

0800268a <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800268a:	b580      	push	{r7, lr}
 800268c:	b082      	sub	sp, #8
 800268e:	af00      	add	r7, sp, #0
 8002690:	6078      	str	r0, [r7, #4]
 8002692:	0008      	movs	r0, r1
 8002694:	0011      	movs	r1, r2
 8002696:	1cbb      	adds	r3, r7, #2
 8002698:	1c02      	adds	r2, r0, #0
 800269a:	801a      	strh	r2, [r3, #0]
 800269c:	1c7b      	adds	r3, r7, #1
 800269e:	1c0a      	adds	r2, r1, #0
 80026a0:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80026a2:	1c7b      	adds	r3, r7, #1
 80026a4:	781b      	ldrb	r3, [r3, #0]
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d004      	beq.n	80026b4 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80026aa:	1cbb      	adds	r3, r7, #2
 80026ac:	881a      	ldrh	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80026b2:	e003      	b.n	80026bc <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80026b4:	1cbb      	adds	r3, r7, #2
 80026b6:	881a      	ldrh	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	629a      	str	r2, [r3, #40]	; 0x28
}
 80026bc:	46c0      	nop			; (mov r8, r8)
 80026be:	46bd      	mov	sp, r7
 80026c0:	b002      	add	sp, #8
 80026c2:	bd80      	pop	{r7, pc}

080026c4 <HAL_GPIO_TogglePin>:
  *                All port bits are not necessarily available on all GPIOs.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b084      	sub	sp, #16
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
 80026cc:	000a      	movs	r2, r1
 80026ce:	1cbb      	adds	r3, r7, #2
 80026d0:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80026d8:	1cbb      	adds	r3, r7, #2
 80026da:	881b      	ldrh	r3, [r3, #0]
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	4013      	ands	r3, r2
 80026e0:	041a      	lsls	r2, r3, #16
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	43db      	mvns	r3, r3
 80026e6:	1cb9      	adds	r1, r7, #2
 80026e8:	8809      	ldrh	r1, [r1, #0]
 80026ea:	400b      	ands	r3, r1
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	619a      	str	r2, [r3, #24]
}
 80026f2:	46c0      	nop			; (mov r8, r8)
 80026f4:	46bd      	mov	sp, r7
 80026f6:	b004      	add	sp, #16
 80026f8:	bd80      	pop	{r7, pc}
	...

080026fc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80026fc:	b5b0      	push	{r4, r5, r7, lr}
 80026fe:	b08a      	sub	sp, #40	; 0x28
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2b00      	cmp	r3, #0
 8002708:	d102      	bne.n	8002710 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800270a:	2301      	movs	r3, #1
 800270c:	f000 fb6c 	bl	8002de8 <HAL_RCC_OscConfig+0x6ec>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002710:	4bc8      	ldr	r3, [pc, #800]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002712:	68db      	ldr	r3, [r3, #12]
 8002714:	220c      	movs	r2, #12
 8002716:	4013      	ands	r3, r2
 8002718:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800271a:	4bc6      	ldr	r3, [pc, #792]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800271c:	68da      	ldr	r2, [r3, #12]
 800271e:	2380      	movs	r3, #128	; 0x80
 8002720:	025b      	lsls	r3, r3, #9
 8002722:	4013      	ands	r3, r2
 8002724:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	2201      	movs	r2, #1
 800272c:	4013      	ands	r3, r2
 800272e:	d100      	bne.n	8002732 <HAL_RCC_OscConfig+0x36>
 8002730:	e07d      	b.n	800282e <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	2b08      	cmp	r3, #8
 8002736:	d007      	beq.n	8002748 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002738:	69fb      	ldr	r3, [r7, #28]
 800273a:	2b0c      	cmp	r3, #12
 800273c:	d112      	bne.n	8002764 <HAL_RCC_OscConfig+0x68>
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	2380      	movs	r3, #128	; 0x80
 8002742:	025b      	lsls	r3, r3, #9
 8002744:	429a      	cmp	r2, r3
 8002746:	d10d      	bne.n	8002764 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002748:	4bba      	ldr	r3, [pc, #744]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800274a:	681a      	ldr	r2, [r3, #0]
 800274c:	2380      	movs	r3, #128	; 0x80
 800274e:	029b      	lsls	r3, r3, #10
 8002750:	4013      	ands	r3, r2
 8002752:	d100      	bne.n	8002756 <HAL_RCC_OscConfig+0x5a>
 8002754:	e06a      	b.n	800282c <HAL_RCC_OscConfig+0x130>
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	685b      	ldr	r3, [r3, #4]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d166      	bne.n	800282c <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800275e:	2301      	movs	r3, #1
 8002760:	f000 fb42 	bl	8002de8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	685a      	ldr	r2, [r3, #4]
 8002768:	2380      	movs	r3, #128	; 0x80
 800276a:	025b      	lsls	r3, r3, #9
 800276c:	429a      	cmp	r2, r3
 800276e:	d107      	bne.n	8002780 <HAL_RCC_OscConfig+0x84>
 8002770:	4bb0      	ldr	r3, [pc, #704]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002772:	681a      	ldr	r2, [r3, #0]
 8002774:	4baf      	ldr	r3, [pc, #700]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002776:	2180      	movs	r1, #128	; 0x80
 8002778:	0249      	lsls	r1, r1, #9
 800277a:	430a      	orrs	r2, r1
 800277c:	601a      	str	r2, [r3, #0]
 800277e:	e027      	b.n	80027d0 <HAL_RCC_OscConfig+0xd4>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685a      	ldr	r2, [r3, #4]
 8002784:	23a0      	movs	r3, #160	; 0xa0
 8002786:	02db      	lsls	r3, r3, #11
 8002788:	429a      	cmp	r2, r3
 800278a:	d10e      	bne.n	80027aa <HAL_RCC_OscConfig+0xae>
 800278c:	4ba9      	ldr	r3, [pc, #676]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800278e:	681a      	ldr	r2, [r3, #0]
 8002790:	4ba8      	ldr	r3, [pc, #672]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002792:	2180      	movs	r1, #128	; 0x80
 8002794:	02c9      	lsls	r1, r1, #11
 8002796:	430a      	orrs	r2, r1
 8002798:	601a      	str	r2, [r3, #0]
 800279a:	4ba6      	ldr	r3, [pc, #664]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	4ba5      	ldr	r3, [pc, #660]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027a0:	2180      	movs	r1, #128	; 0x80
 80027a2:	0249      	lsls	r1, r1, #9
 80027a4:	430a      	orrs	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]
 80027a8:	e012      	b.n	80027d0 <HAL_RCC_OscConfig+0xd4>
 80027aa:	4ba2      	ldr	r3, [pc, #648]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027ac:	681a      	ldr	r2, [r3, #0]
 80027ae:	4ba1      	ldr	r3, [pc, #644]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027b0:	49a1      	ldr	r1, [pc, #644]	; (8002a38 <HAL_RCC_OscConfig+0x33c>)
 80027b2:	400a      	ands	r2, r1
 80027b4:	601a      	str	r2, [r3, #0]
 80027b6:	4b9f      	ldr	r3, [pc, #636]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027b8:	681a      	ldr	r2, [r3, #0]
 80027ba:	2380      	movs	r3, #128	; 0x80
 80027bc:	025b      	lsls	r3, r3, #9
 80027be:	4013      	ands	r3, r2
 80027c0:	60fb      	str	r3, [r7, #12]
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	4b9b      	ldr	r3, [pc, #620]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b9a      	ldr	r3, [pc, #616]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027ca:	499c      	ldr	r1, [pc, #624]	; (8002a3c <HAL_RCC_OscConfig+0x340>)
 80027cc:	400a      	ands	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	685b      	ldr	r3, [r3, #4]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d014      	beq.n	8002802 <HAL_RCC_OscConfig+0x106>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7ff f9a0 	bl	8001b1c <HAL_GetTick>
 80027dc:	0003      	movs	r3, r0
 80027de:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027e0:	e008      	b.n	80027f4 <HAL_RCC_OscConfig+0xf8>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80027e2:	f7ff f99b 	bl	8001b1c <HAL_GetTick>
 80027e6:	0002      	movs	r2, r0
 80027e8:	697b      	ldr	r3, [r7, #20]
 80027ea:	1ad3      	subs	r3, r2, r3
 80027ec:	2b64      	cmp	r3, #100	; 0x64
 80027ee:	d901      	bls.n	80027f4 <HAL_RCC_OscConfig+0xf8>
          {
            return HAL_TIMEOUT;
 80027f0:	2303      	movs	r3, #3
 80027f2:	e2f9      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80027f4:	4b8f      	ldr	r3, [pc, #572]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80027f6:	681a      	ldr	r2, [r3, #0]
 80027f8:	2380      	movs	r3, #128	; 0x80
 80027fa:	029b      	lsls	r3, r3, #10
 80027fc:	4013      	ands	r3, r2
 80027fe:	d0f0      	beq.n	80027e2 <HAL_RCC_OscConfig+0xe6>
 8002800:	e015      	b.n	800282e <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002802:	f7ff f98b 	bl	8001b1c <HAL_GetTick>
 8002806:	0003      	movs	r3, r0
 8002808:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800280a:	e008      	b.n	800281e <HAL_RCC_OscConfig+0x122>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800280c:	f7ff f986 	bl	8001b1c <HAL_GetTick>
 8002810:	0002      	movs	r2, r0
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	1ad3      	subs	r3, r2, r3
 8002816:	2b64      	cmp	r3, #100	; 0x64
 8002818:	d901      	bls.n	800281e <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800281a:	2303      	movs	r3, #3
 800281c:	e2e4      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800281e:	4b85      	ldr	r3, [pc, #532]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	2380      	movs	r3, #128	; 0x80
 8002824:	029b      	lsls	r3, r3, #10
 8002826:	4013      	ands	r3, r2
 8002828:	d1f0      	bne.n	800280c <HAL_RCC_OscConfig+0x110>
 800282a:	e000      	b.n	800282e <HAL_RCC_OscConfig+0x132>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800282c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	2202      	movs	r2, #2
 8002834:	4013      	ands	r3, r2
 8002836:	d100      	bne.n	800283a <HAL_RCC_OscConfig+0x13e>
 8002838:	e099      	b.n	800296e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	68db      	ldr	r3, [r3, #12]
 800283e:	627b      	str	r3, [r7, #36]	; 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8002840:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002842:	2220      	movs	r2, #32
 8002844:	4013      	ands	r3, r2
 8002846:	d009      	beq.n	800285c <HAL_RCC_OscConfig+0x160>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8002848:	4b7a      	ldr	r3, [pc, #488]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800284a:	681a      	ldr	r2, [r3, #0]
 800284c:	4b79      	ldr	r3, [pc, #484]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800284e:	2120      	movs	r1, #32
 8002850:	430a      	orrs	r2, r1
 8002852:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	2220      	movs	r2, #32
 8002858:	4393      	bics	r3, r2
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	2b04      	cmp	r3, #4
 8002860:	d005      	beq.n	800286e <HAL_RCC_OscConfig+0x172>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002862:	69fb      	ldr	r3, [r7, #28]
 8002864:	2b0c      	cmp	r3, #12
 8002866:	d13e      	bne.n	80028e6 <HAL_RCC_OscConfig+0x1ea>
 8002868:	69bb      	ldr	r3, [r7, #24]
 800286a:	2b00      	cmp	r3, #0
 800286c:	d13b      	bne.n	80028e6 <HAL_RCC_OscConfig+0x1ea>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 800286e:	4b71      	ldr	r3, [pc, #452]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	2204      	movs	r2, #4
 8002874:	4013      	ands	r3, r2
 8002876:	d004      	beq.n	8002882 <HAL_RCC_OscConfig+0x186>
 8002878:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e2b2      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002882:	4b6c      	ldr	r3, [pc, #432]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	4a6e      	ldr	r2, [pc, #440]	; (8002a40 <HAL_RCC_OscConfig+0x344>)
 8002888:	4013      	ands	r3, r2
 800288a:	0019      	movs	r1, r3
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	691b      	ldr	r3, [r3, #16]
 8002890:	021a      	lsls	r2, r3, #8
 8002892:	4b68      	ldr	r3, [pc, #416]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002894:	430a      	orrs	r2, r1
 8002896:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8002898:	4b66      	ldr	r3, [pc, #408]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	2209      	movs	r2, #9
 800289e:	4393      	bics	r3, r2
 80028a0:	0019      	movs	r1, r3
 80028a2:	4b64      	ldr	r3, [pc, #400]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80028a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028a6:	430a      	orrs	r2, r1
 80028a8:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80028aa:	f000 fbeb 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 80028ae:	0001      	movs	r1, r0
 80028b0:	4b60      	ldr	r3, [pc, #384]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80028b2:	68db      	ldr	r3, [r3, #12]
 80028b4:	091b      	lsrs	r3, r3, #4
 80028b6:	220f      	movs	r2, #15
 80028b8:	4013      	ands	r3, r2
 80028ba:	4a62      	ldr	r2, [pc, #392]	; (8002a44 <HAL_RCC_OscConfig+0x348>)
 80028bc:	5cd3      	ldrb	r3, [r2, r3]
 80028be:	000a      	movs	r2, r1
 80028c0:	40da      	lsrs	r2, r3
 80028c2:	4b61      	ldr	r3, [pc, #388]	; (8002a48 <HAL_RCC_OscConfig+0x34c>)
 80028c4:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 80028c6:	4b61      	ldr	r3, [pc, #388]	; (8002a4c <HAL_RCC_OscConfig+0x350>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2513      	movs	r5, #19
 80028cc:	197c      	adds	r4, r7, r5
 80028ce:	0018      	movs	r0, r3
 80028d0:	f7ff f8de 	bl	8001a90 <HAL_InitTick>
 80028d4:	0003      	movs	r3, r0
 80028d6:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 80028d8:	197b      	adds	r3, r7, r5
 80028da:	781b      	ldrb	r3, [r3, #0]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d046      	beq.n	800296e <HAL_RCC_OscConfig+0x272>
      {
        return status;
 80028e0:	197b      	adds	r3, r7, r5
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	e280      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80028e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d027      	beq.n	800293c <HAL_RCC_OscConfig+0x240>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80028ec:	4b51      	ldr	r3, [pc, #324]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	2209      	movs	r2, #9
 80028f2:	4393      	bics	r3, r2
 80028f4:	0019      	movs	r1, r3
 80028f6:	4b4f      	ldr	r3, [pc, #316]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80028f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80028fa:	430a      	orrs	r2, r1
 80028fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028fe:	f7ff f90d 	bl	8001b1c <HAL_GetTick>
 8002902:	0003      	movs	r3, r0
 8002904:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002906:	e008      	b.n	800291a <HAL_RCC_OscConfig+0x21e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002908:	f7ff f908 	bl	8001b1c <HAL_GetTick>
 800290c:	0002      	movs	r2, r0
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	1ad3      	subs	r3, r2, r3
 8002912:	2b02      	cmp	r3, #2
 8002914:	d901      	bls.n	800291a <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8002916:	2303      	movs	r3, #3
 8002918:	e266      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800291a:	4b46      	ldr	r3, [pc, #280]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	2204      	movs	r2, #4
 8002920:	4013      	ands	r3, r2
 8002922:	d0f1      	beq.n	8002908 <HAL_RCC_OscConfig+0x20c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002924:	4b43      	ldr	r3, [pc, #268]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002926:	685b      	ldr	r3, [r3, #4]
 8002928:	4a45      	ldr	r2, [pc, #276]	; (8002a40 <HAL_RCC_OscConfig+0x344>)
 800292a:	4013      	ands	r3, r2
 800292c:	0019      	movs	r1, r3
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	691b      	ldr	r3, [r3, #16]
 8002932:	021a      	lsls	r2, r3, #8
 8002934:	4b3f      	ldr	r3, [pc, #252]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002936:	430a      	orrs	r2, r1
 8002938:	605a      	str	r2, [r3, #4]
 800293a:	e018      	b.n	800296e <HAL_RCC_OscConfig+0x272>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293c:	4b3d      	ldr	r3, [pc, #244]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	4b3c      	ldr	r3, [pc, #240]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002942:	2101      	movs	r1, #1
 8002944:	438a      	bics	r2, r1
 8002946:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002948:	f7ff f8e8 	bl	8001b1c <HAL_GetTick>
 800294c:	0003      	movs	r3, r0
 800294e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002950:	e008      	b.n	8002964 <HAL_RCC_OscConfig+0x268>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002952:	f7ff f8e3 	bl	8001b1c <HAL_GetTick>
 8002956:	0002      	movs	r2, r0
 8002958:	697b      	ldr	r3, [r7, #20]
 800295a:	1ad3      	subs	r3, r2, r3
 800295c:	2b02      	cmp	r3, #2
 800295e:	d901      	bls.n	8002964 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002960:	2303      	movs	r3, #3
 8002962:	e241      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002964:	4b33      	ldr	r3, [pc, #204]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2204      	movs	r2, #4
 800296a:	4013      	ands	r3, r2
 800296c:	d1f1      	bne.n	8002952 <HAL_RCC_OscConfig+0x256>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	2210      	movs	r2, #16
 8002974:	4013      	ands	r3, r2
 8002976:	d100      	bne.n	800297a <HAL_RCC_OscConfig+0x27e>
 8002978:	e0a1      	b.n	8002abe <HAL_RCC_OscConfig+0x3c2>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d140      	bne.n	8002a02 <HAL_RCC_OscConfig+0x306>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002980:	4b2c      	ldr	r3, [pc, #176]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	2380      	movs	r3, #128	; 0x80
 8002986:	009b      	lsls	r3, r3, #2
 8002988:	4013      	ands	r3, r2
 800298a:	d005      	beq.n	8002998 <HAL_RCC_OscConfig+0x29c>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	699b      	ldr	r3, [r3, #24]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d101      	bne.n	8002998 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e227      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002998:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 800299a:	685b      	ldr	r3, [r3, #4]
 800299c:	4a2c      	ldr	r2, [pc, #176]	; (8002a50 <HAL_RCC_OscConfig+0x354>)
 800299e:	4013      	ands	r3, r2
 80029a0:	0019      	movs	r1, r3
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	6a1a      	ldr	r2, [r3, #32]
 80029a6:	4b23      	ldr	r3, [pc, #140]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80029a8:	430a      	orrs	r2, r1
 80029aa:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80029ac:	4b21      	ldr	r3, [pc, #132]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	021b      	lsls	r3, r3, #8
 80029b2:	0a19      	lsrs	r1, r3, #8
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	69db      	ldr	r3, [r3, #28]
 80029b8:	061a      	lsls	r2, r3, #24
 80029ba:	4b1e      	ldr	r3, [pc, #120]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80029bc:	430a      	orrs	r2, r1
 80029be:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6a1b      	ldr	r3, [r3, #32]
 80029c4:	0b5b      	lsrs	r3, r3, #13
 80029c6:	3301      	adds	r3, #1
 80029c8:	2280      	movs	r2, #128	; 0x80
 80029ca:	0212      	lsls	r2, r2, #8
 80029cc:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80029ce:	4b19      	ldr	r3, [pc, #100]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 80029d0:	68db      	ldr	r3, [r3, #12]
 80029d2:	091b      	lsrs	r3, r3, #4
 80029d4:	210f      	movs	r1, #15
 80029d6:	400b      	ands	r3, r1
 80029d8:	491a      	ldr	r1, [pc, #104]	; (8002a44 <HAL_RCC_OscConfig+0x348>)
 80029da:	5ccb      	ldrb	r3, [r1, r3]
 80029dc:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80029de:	4b1a      	ldr	r3, [pc, #104]	; (8002a48 <HAL_RCC_OscConfig+0x34c>)
 80029e0:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 80029e2:	4b1a      	ldr	r3, [pc, #104]	; (8002a4c <HAL_RCC_OscConfig+0x350>)
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2513      	movs	r5, #19
 80029e8:	197c      	adds	r4, r7, r5
 80029ea:	0018      	movs	r0, r3
 80029ec:	f7ff f850 	bl	8001a90 <HAL_InitTick>
 80029f0:	0003      	movs	r3, r0
 80029f2:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80029f4:	197b      	adds	r3, r7, r5
 80029f6:	781b      	ldrb	r3, [r3, #0]
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d060      	beq.n	8002abe <HAL_RCC_OscConfig+0x3c2>
        {
          return status;
 80029fc:	197b      	adds	r3, r7, r5
 80029fe:	781b      	ldrb	r3, [r3, #0]
 8002a00:	e1f2      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d03f      	beq.n	8002a8a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	4b09      	ldr	r3, [pc, #36]	; (8002a34 <HAL_RCC_OscConfig+0x338>)
 8002a10:	2180      	movs	r1, #128	; 0x80
 8002a12:	0049      	lsls	r1, r1, #1
 8002a14:	430a      	orrs	r2, r1
 8002a16:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a18:	f7ff f880 	bl	8001b1c <HAL_GetTick>
 8002a1c:	0003      	movs	r3, r0
 8002a1e:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a20:	e018      	b.n	8002a54 <HAL_RCC_OscConfig+0x358>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a22:	f7ff f87b 	bl	8001b1c <HAL_GetTick>
 8002a26:	0002      	movs	r2, r0
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	1ad3      	subs	r3, r2, r3
 8002a2c:	2b02      	cmp	r3, #2
 8002a2e:	d911      	bls.n	8002a54 <HAL_RCC_OscConfig+0x358>
          {
            return HAL_TIMEOUT;
 8002a30:	2303      	movs	r3, #3
 8002a32:	e1d9      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
 8002a34:	40021000 	.word	0x40021000
 8002a38:	fffeffff 	.word	0xfffeffff
 8002a3c:	fffbffff 	.word	0xfffbffff
 8002a40:	ffffe0ff 	.word	0xffffe0ff
 8002a44:	08003e5c 	.word	0x08003e5c
 8002a48:	20000000 	.word	0x20000000
 8002a4c:	20000004 	.word	0x20000004
 8002a50:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002a54:	4bc9      	ldr	r3, [pc, #804]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	2380      	movs	r3, #128	; 0x80
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	d0e0      	beq.n	8002a22 <HAL_RCC_OscConfig+0x326>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002a60:	4bc6      	ldr	r3, [pc, #792]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	4ac6      	ldr	r2, [pc, #792]	; (8002d80 <HAL_RCC_OscConfig+0x684>)
 8002a66:	4013      	ands	r3, r2
 8002a68:	0019      	movs	r1, r3
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6a1a      	ldr	r2, [r3, #32]
 8002a6e:	4bc3      	ldr	r3, [pc, #780]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a70:	430a      	orrs	r2, r1
 8002a72:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002a74:	4bc1      	ldr	r3, [pc, #772]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	021b      	lsls	r3, r3, #8
 8002a7a:	0a19      	lsrs	r1, r3, #8
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	69db      	ldr	r3, [r3, #28]
 8002a80:	061a      	lsls	r2, r3, #24
 8002a82:	4bbe      	ldr	r3, [pc, #760]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a84:	430a      	orrs	r2, r1
 8002a86:	605a      	str	r2, [r3, #4]
 8002a88:	e019      	b.n	8002abe <HAL_RCC_OscConfig+0x3c2>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002a8a:	4bbc      	ldr	r3, [pc, #752]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	4bbb      	ldr	r3, [pc, #748]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002a90:	49bc      	ldr	r1, [pc, #752]	; (8002d84 <HAL_RCC_OscConfig+0x688>)
 8002a92:	400a      	ands	r2, r1
 8002a94:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a96:	f7ff f841 	bl	8001b1c <HAL_GetTick>
 8002a9a:	0003      	movs	r3, r0
 8002a9c:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002a9e:	e008      	b.n	8002ab2 <HAL_RCC_OscConfig+0x3b6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002aa0:	f7ff f83c 	bl	8001b1c <HAL_GetTick>
 8002aa4:	0002      	movs	r2, r0
 8002aa6:	697b      	ldr	r3, [r7, #20]
 8002aa8:	1ad3      	subs	r3, r2, r3
 8002aaa:	2b02      	cmp	r3, #2
 8002aac:	d901      	bls.n	8002ab2 <HAL_RCC_OscConfig+0x3b6>
          {
            return HAL_TIMEOUT;
 8002aae:	2303      	movs	r3, #3
 8002ab0:	e19a      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8002ab2:	4bb2      	ldr	r3, [pc, #712]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	2380      	movs	r3, #128	; 0x80
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4013      	ands	r3, r2
 8002abc:	d1f0      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x3a4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	2208      	movs	r2, #8
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	d036      	beq.n	8002b36 <HAL_RCC_OscConfig+0x43a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	695b      	ldr	r3, [r3, #20]
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d019      	beq.n	8002b04 <HAL_RCC_OscConfig+0x408>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ad0:	4baa      	ldr	r3, [pc, #680]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002ad2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002ad4:	4ba9      	ldr	r3, [pc, #676]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	430a      	orrs	r2, r1
 8002ada:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002adc:	f7ff f81e 	bl	8001b1c <HAL_GetTick>
 8002ae0:	0003      	movs	r3, r0
 8002ae2:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002ae4:	e008      	b.n	8002af8 <HAL_RCC_OscConfig+0x3fc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ae6:	f7ff f819 	bl	8001b1c <HAL_GetTick>
 8002aea:	0002      	movs	r2, r0
 8002aec:	697b      	ldr	r3, [r7, #20]
 8002aee:	1ad3      	subs	r3, r2, r3
 8002af0:	2b02      	cmp	r3, #2
 8002af2:	d901      	bls.n	8002af8 <HAL_RCC_OscConfig+0x3fc>
        {
          return HAL_TIMEOUT;
 8002af4:	2303      	movs	r3, #3
 8002af6:	e177      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002af8:	4ba0      	ldr	r3, [pc, #640]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002afa:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002afc:	2202      	movs	r2, #2
 8002afe:	4013      	ands	r3, r2
 8002b00:	d0f1      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x3ea>
 8002b02:	e018      	b.n	8002b36 <HAL_RCC_OscConfig+0x43a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b04:	4b9d      	ldr	r3, [pc, #628]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002b08:	4b9c      	ldr	r3, [pc, #624]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	438a      	bics	r2, r1
 8002b0e:	651a      	str	r2, [r3, #80]	; 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b10:	f7ff f804 	bl	8001b1c <HAL_GetTick>
 8002b14:	0003      	movs	r3, r0
 8002b16:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x430>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b1a:	f7fe ffff 	bl	8001b1c <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	697b      	ldr	r3, [r7, #20]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b02      	cmp	r3, #2
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x430>
        {
          return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e15d      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002b2c:	4b93      	ldr	r3, [pc, #588]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b2e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002b30:	2202      	movs	r2, #2
 8002b32:	4013      	ands	r3, r2
 8002b34:	d1f1      	bne.n	8002b1a <HAL_RCC_OscConfig+0x41e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	2204      	movs	r2, #4
 8002b3c:	4013      	ands	r3, r2
 8002b3e:	d100      	bne.n	8002b42 <HAL_RCC_OscConfig+0x446>
 8002b40:	e0ae      	b.n	8002ca0 <HAL_RCC_OscConfig+0x5a4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002b42:	2023      	movs	r0, #35	; 0x23
 8002b44:	183b      	adds	r3, r7, r0
 8002b46:	2200      	movs	r2, #0
 8002b48:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002b4a:	4b8c      	ldr	r3, [pc, #560]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b4c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b4e:	2380      	movs	r3, #128	; 0x80
 8002b50:	055b      	lsls	r3, r3, #21
 8002b52:	4013      	ands	r3, r2
 8002b54:	d109      	bne.n	8002b6a <HAL_RCC_OscConfig+0x46e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002b56:	4b89      	ldr	r3, [pc, #548]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b58:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002b5a:	4b88      	ldr	r3, [pc, #544]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002b5c:	2180      	movs	r1, #128	; 0x80
 8002b5e:	0549      	lsls	r1, r1, #21
 8002b60:	430a      	orrs	r2, r1
 8002b62:	639a      	str	r2, [r3, #56]	; 0x38
      pwrclkchanged = SET;
 8002b64:	183b      	adds	r3, r7, r0
 8002b66:	2201      	movs	r2, #1
 8002b68:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b6a:	4b87      	ldr	r3, [pc, #540]	; (8002d88 <HAL_RCC_OscConfig+0x68c>)
 8002b6c:	681a      	ldr	r2, [r3, #0]
 8002b6e:	2380      	movs	r3, #128	; 0x80
 8002b70:	005b      	lsls	r3, r3, #1
 8002b72:	4013      	ands	r3, r2
 8002b74:	d11a      	bne.n	8002bac <HAL_RCC_OscConfig+0x4b0>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b76:	4b84      	ldr	r3, [pc, #528]	; (8002d88 <HAL_RCC_OscConfig+0x68c>)
 8002b78:	681a      	ldr	r2, [r3, #0]
 8002b7a:	4b83      	ldr	r3, [pc, #524]	; (8002d88 <HAL_RCC_OscConfig+0x68c>)
 8002b7c:	2180      	movs	r1, #128	; 0x80
 8002b7e:	0049      	lsls	r1, r1, #1
 8002b80:	430a      	orrs	r2, r1
 8002b82:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b84:	f7fe ffca 	bl	8001b1c <HAL_GetTick>
 8002b88:	0003      	movs	r3, r0
 8002b8a:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002b8c:	e008      	b.n	8002ba0 <HAL_RCC_OscConfig+0x4a4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b8e:	f7fe ffc5 	bl	8001b1c <HAL_GetTick>
 8002b92:	0002      	movs	r2, r0
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	1ad3      	subs	r3, r2, r3
 8002b98:	2b64      	cmp	r3, #100	; 0x64
 8002b9a:	d901      	bls.n	8002ba0 <HAL_RCC_OscConfig+0x4a4>
        {
          return HAL_TIMEOUT;
 8002b9c:	2303      	movs	r3, #3
 8002b9e:	e123      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ba0:	4b79      	ldr	r3, [pc, #484]	; (8002d88 <HAL_RCC_OscConfig+0x68c>)
 8002ba2:	681a      	ldr	r2, [r3, #0]
 8002ba4:	2380      	movs	r3, #128	; 0x80
 8002ba6:	005b      	lsls	r3, r3, #1
 8002ba8:	4013      	ands	r3, r2
 8002baa:	d0f0      	beq.n	8002b8e <HAL_RCC_OscConfig+0x492>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	689a      	ldr	r2, [r3, #8]
 8002bb0:	2380      	movs	r3, #128	; 0x80
 8002bb2:	005b      	lsls	r3, r3, #1
 8002bb4:	429a      	cmp	r2, r3
 8002bb6:	d107      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x4cc>
 8002bb8:	4b70      	ldr	r3, [pc, #448]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bba:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bbc:	4b6f      	ldr	r3, [pc, #444]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bbe:	2180      	movs	r1, #128	; 0x80
 8002bc0:	0049      	lsls	r1, r1, #1
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	651a      	str	r2, [r3, #80]	; 0x50
 8002bc6:	e031      	b.n	8002c2c <HAL_RCC_OscConfig+0x530>
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d10c      	bne.n	8002bea <HAL_RCC_OscConfig+0x4ee>
 8002bd0:	4b6a      	ldr	r3, [pc, #424]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bd2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bd4:	4b69      	ldr	r3, [pc, #420]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bd6:	496b      	ldr	r1, [pc, #428]	; (8002d84 <HAL_RCC_OscConfig+0x688>)
 8002bd8:	400a      	ands	r2, r1
 8002bda:	651a      	str	r2, [r3, #80]	; 0x50
 8002bdc:	4b67      	ldr	r3, [pc, #412]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bde:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002be0:	4b66      	ldr	r3, [pc, #408]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002be2:	496a      	ldr	r1, [pc, #424]	; (8002d8c <HAL_RCC_OscConfig+0x690>)
 8002be4:	400a      	ands	r2, r1
 8002be6:	651a      	str	r2, [r3, #80]	; 0x50
 8002be8:	e020      	b.n	8002c2c <HAL_RCC_OscConfig+0x530>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	689a      	ldr	r2, [r3, #8]
 8002bee:	23a0      	movs	r3, #160	; 0xa0
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	429a      	cmp	r2, r3
 8002bf4:	d10e      	bne.n	8002c14 <HAL_RCC_OscConfig+0x518>
 8002bf6:	4b61      	ldr	r3, [pc, #388]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bf8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002bfa:	4b60      	ldr	r3, [pc, #384]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	00c9      	lsls	r1, r1, #3
 8002c00:	430a      	orrs	r2, r1
 8002c02:	651a      	str	r2, [r3, #80]	; 0x50
 8002c04:	4b5d      	ldr	r3, [pc, #372]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c06:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c08:	4b5c      	ldr	r3, [pc, #368]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c0a:	2180      	movs	r1, #128	; 0x80
 8002c0c:	0049      	lsls	r1, r1, #1
 8002c0e:	430a      	orrs	r2, r1
 8002c10:	651a      	str	r2, [r3, #80]	; 0x50
 8002c12:	e00b      	b.n	8002c2c <HAL_RCC_OscConfig+0x530>
 8002c14:	4b59      	ldr	r3, [pc, #356]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c16:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c18:	4b58      	ldr	r3, [pc, #352]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c1a:	495a      	ldr	r1, [pc, #360]	; (8002d84 <HAL_RCC_OscConfig+0x688>)
 8002c1c:	400a      	ands	r2, r1
 8002c1e:	651a      	str	r2, [r3, #80]	; 0x50
 8002c20:	4b56      	ldr	r3, [pc, #344]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c22:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c24:	4b55      	ldr	r3, [pc, #340]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c26:	4959      	ldr	r1, [pc, #356]	; (8002d8c <HAL_RCC_OscConfig+0x690>)
 8002c28:	400a      	ands	r2, r1
 8002c2a:	651a      	str	r2, [r3, #80]	; 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d015      	beq.n	8002c60 <HAL_RCC_OscConfig+0x564>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c34:	f7fe ff72 	bl	8001b1c <HAL_GetTick>
 8002c38:	0003      	movs	r3, r0
 8002c3a:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c3c:	e009      	b.n	8002c52 <HAL_RCC_OscConfig+0x556>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c3e:	f7fe ff6d 	bl	8001b1c <HAL_GetTick>
 8002c42:	0002      	movs	r2, r0
 8002c44:	697b      	ldr	r3, [r7, #20]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	4a51      	ldr	r2, [pc, #324]	; (8002d90 <HAL_RCC_OscConfig+0x694>)
 8002c4a:	4293      	cmp	r3, r2
 8002c4c:	d901      	bls.n	8002c52 <HAL_RCC_OscConfig+0x556>
        {
          return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e0ca      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8002c52:	4b4a      	ldr	r3, [pc, #296]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c54:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	009b      	lsls	r3, r3, #2
 8002c5a:	4013      	ands	r3, r2
 8002c5c:	d0ef      	beq.n	8002c3e <HAL_RCC_OscConfig+0x542>
 8002c5e:	e014      	b.n	8002c8a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c60:	f7fe ff5c 	bl	8001b1c <HAL_GetTick>
 8002c64:	0003      	movs	r3, r0
 8002c66:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c68:	e009      	b.n	8002c7e <HAL_RCC_OscConfig+0x582>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002c6a:	f7fe ff57 	bl	8001b1c <HAL_GetTick>
 8002c6e:	0002      	movs	r2, r0
 8002c70:	697b      	ldr	r3, [r7, #20]
 8002c72:	1ad3      	subs	r3, r2, r3
 8002c74:	4a46      	ldr	r2, [pc, #280]	; (8002d90 <HAL_RCC_OscConfig+0x694>)
 8002c76:	4293      	cmp	r3, r2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x582>
        {
          return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e0b4      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002c7e:	4b3f      	ldr	r3, [pc, #252]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c80:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8002c82:	2380      	movs	r3, #128	; 0x80
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	4013      	ands	r3, r2
 8002c88:	d1ef      	bne.n	8002c6a <HAL_RCC_OscConfig+0x56e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002c8a:	2323      	movs	r3, #35	; 0x23
 8002c8c:	18fb      	adds	r3, r7, r3
 8002c8e:	781b      	ldrb	r3, [r3, #0]
 8002c90:	2b01      	cmp	r3, #1
 8002c92:	d105      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x5a4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c94:	4b39      	ldr	r3, [pc, #228]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002c98:	4b38      	ldr	r3, [pc, #224]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002c9a:	493e      	ldr	r1, [pc, #248]	; (8002d94 <HAL_RCC_OscConfig+0x698>)
 8002c9c:	400a      	ands	r2, r1
 8002c9e:	639a      	str	r2, [r3, #56]	; 0x38
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d100      	bne.n	8002caa <HAL_RCC_OscConfig+0x5ae>
 8002ca8:	e09d      	b.n	8002de6 <HAL_RCC_OscConfig+0x6ea>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002caa:	69fb      	ldr	r3, [r7, #28]
 8002cac:	2b0c      	cmp	r3, #12
 8002cae:	d100      	bne.n	8002cb2 <HAL_RCC_OscConfig+0x5b6>
 8002cb0:	e076      	b.n	8002da0 <HAL_RCC_OscConfig+0x6a4>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d145      	bne.n	8002d46 <HAL_RCC_OscConfig+0x64a>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002cba:	4b30      	ldr	r3, [pc, #192]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002cbc:	681a      	ldr	r2, [r3, #0]
 8002cbe:	4b2f      	ldr	r3, [pc, #188]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002cc0:	4935      	ldr	r1, [pc, #212]	; (8002d98 <HAL_RCC_OscConfig+0x69c>)
 8002cc2:	400a      	ands	r2, r1
 8002cc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cc6:	f7fe ff29 	bl	8001b1c <HAL_GetTick>
 8002cca:	0003      	movs	r3, r0
 8002ccc:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002cce:	e008      	b.n	8002ce2 <HAL_RCC_OscConfig+0x5e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002cd0:	f7fe ff24 	bl	8001b1c <HAL_GetTick>
 8002cd4:	0002      	movs	r2, r0
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	1ad3      	subs	r3, r2, r3
 8002cda:	2b02      	cmp	r3, #2
 8002cdc:	d901      	bls.n	8002ce2 <HAL_RCC_OscConfig+0x5e6>
          {
            return HAL_TIMEOUT;
 8002cde:	2303      	movs	r3, #3
 8002ce0:	e082      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002ce2:	4b26      	ldr	r3, [pc, #152]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002ce4:	681a      	ldr	r2, [r3, #0]
 8002ce6:	2380      	movs	r3, #128	; 0x80
 8002ce8:	049b      	lsls	r3, r3, #18
 8002cea:	4013      	ands	r3, r2
 8002cec:	d1f0      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x5d4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002cee:	4b23      	ldr	r3, [pc, #140]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	4a2a      	ldr	r2, [pc, #168]	; (8002d9c <HAL_RCC_OscConfig+0x6a0>)
 8002cf4:	4013      	ands	r3, r2
 8002cf6:	0019      	movs	r1, r3
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d00:	431a      	orrs	r2, r3
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d06:	431a      	orrs	r2, r3
 8002d08:	4b1c      	ldr	r3, [pc, #112]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d0a:	430a      	orrs	r2, r1
 8002d0c:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d0e:	4b1b      	ldr	r3, [pc, #108]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	4b1a      	ldr	r3, [pc, #104]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d14:	2180      	movs	r1, #128	; 0x80
 8002d16:	0449      	lsls	r1, r1, #17
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d1c:	f7fe fefe 	bl	8001b1c <HAL_GetTick>
 8002d20:	0003      	movs	r3, r0
 8002d22:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002d24:	e008      	b.n	8002d38 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d26:	f7fe fef9 	bl	8001b1c <HAL_GetTick>
 8002d2a:	0002      	movs	r2, r0
 8002d2c:	697b      	ldr	r3, [r7, #20]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b02      	cmp	r3, #2
 8002d32:	d901      	bls.n	8002d38 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 8002d34:	2303      	movs	r3, #3
 8002d36:	e057      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8002d38:	4b10      	ldr	r3, [pc, #64]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d3a:	681a      	ldr	r2, [r3, #0]
 8002d3c:	2380      	movs	r3, #128	; 0x80
 8002d3e:	049b      	lsls	r3, r3, #18
 8002d40:	4013      	ands	r3, r2
 8002d42:	d0f0      	beq.n	8002d26 <HAL_RCC_OscConfig+0x62a>
 8002d44:	e04f      	b.n	8002de6 <HAL_RCC_OscConfig+0x6ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b0d      	ldr	r3, [pc, #52]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d48:	681a      	ldr	r2, [r3, #0]
 8002d4a:	4b0c      	ldr	r3, [pc, #48]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d4c:	4912      	ldr	r1, [pc, #72]	; (8002d98 <HAL_RCC_OscConfig+0x69c>)
 8002d4e:	400a      	ands	r2, r1
 8002d50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d52:	f7fe fee3 	bl	8001b1c <HAL_GetTick>
 8002d56:	0003      	movs	r3, r0
 8002d58:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d5a:	e008      	b.n	8002d6e <HAL_RCC_OscConfig+0x672>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002d5c:	f7fe fede 	bl	8001b1c <HAL_GetTick>
 8002d60:	0002      	movs	r2, r0
 8002d62:	697b      	ldr	r3, [r7, #20]
 8002d64:	1ad3      	subs	r3, r2, r3
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d901      	bls.n	8002d6e <HAL_RCC_OscConfig+0x672>
          {
            return HAL_TIMEOUT;
 8002d6a:	2303      	movs	r3, #3
 8002d6c:	e03c      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8002d6e:	4b03      	ldr	r3, [pc, #12]	; (8002d7c <HAL_RCC_OscConfig+0x680>)
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	2380      	movs	r3, #128	; 0x80
 8002d74:	049b      	lsls	r3, r3, #18
 8002d76:	4013      	ands	r3, r2
 8002d78:	d1f0      	bne.n	8002d5c <HAL_RCC_OscConfig+0x660>
 8002d7a:	e034      	b.n	8002de6 <HAL_RCC_OscConfig+0x6ea>
 8002d7c:	40021000 	.word	0x40021000
 8002d80:	ffff1fff 	.word	0xffff1fff
 8002d84:	fffffeff 	.word	0xfffffeff
 8002d88:	40007000 	.word	0x40007000
 8002d8c:	fffffbff 	.word	0xfffffbff
 8002d90:	00001388 	.word	0x00001388
 8002d94:	efffffff 	.word	0xefffffff
 8002d98:	feffffff 	.word	0xfeffffff
 8002d9c:	ff02ffff 	.word	0xff02ffff
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002da4:	2b01      	cmp	r3, #1
 8002da6:	d101      	bne.n	8002dac <HAL_RCC_OscConfig+0x6b0>
      {
        return HAL_ERROR;
 8002da8:	2301      	movs	r3, #1
 8002daa:	e01d      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002dac:	4b10      	ldr	r3, [pc, #64]	; (8002df0 <HAL_RCC_OscConfig+0x6f4>)
 8002dae:	68db      	ldr	r3, [r3, #12]
 8002db0:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	2380      	movs	r3, #128	; 0x80
 8002db6:	025b      	lsls	r3, r3, #9
 8002db8:	401a      	ands	r2, r3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dbe:	429a      	cmp	r2, r3
 8002dc0:	d10f      	bne.n	8002de2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002dc2:	69ba      	ldr	r2, [r7, #24]
 8002dc4:	23f0      	movs	r3, #240	; 0xf0
 8002dc6:	039b      	lsls	r3, r3, #14
 8002dc8:	401a      	ands	r2, r3
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002dce:	429a      	cmp	r2, r3
 8002dd0:	d107      	bne.n	8002de2 <HAL_RCC_OscConfig+0x6e6>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8002dd2:	69ba      	ldr	r2, [r7, #24]
 8002dd4:	23c0      	movs	r3, #192	; 0xc0
 8002dd6:	041b      	lsls	r3, r3, #16
 8002dd8:	401a      	ands	r2, r3
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d001      	beq.n	8002de6 <HAL_RCC_OscConfig+0x6ea>
        {
          return HAL_ERROR;
 8002de2:	2301      	movs	r3, #1
 8002de4:	e000      	b.n	8002de8 <HAL_RCC_OscConfig+0x6ec>
        }
      }
    }
  }
  return HAL_OK;
 8002de6:	2300      	movs	r3, #0
}
 8002de8:	0018      	movs	r0, r3
 8002dea:	46bd      	mov	sp, r7
 8002dec:	b00a      	add	sp, #40	; 0x28
 8002dee:	bdb0      	pop	{r4, r5, r7, pc}
 8002df0:	40021000 	.word	0x40021000

08002df4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002df4:	b5b0      	push	{r4, r5, r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d101      	bne.n	8002e08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e04:	2301      	movs	r3, #1
 8002e06:	e128      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002e08:	4b96      	ldr	r3, [pc, #600]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	4013      	ands	r3, r2
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	429a      	cmp	r2, r3
 8002e14:	d91e      	bls.n	8002e54 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002e16:	4b93      	ldr	r3, [pc, #588]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	4393      	bics	r3, r2
 8002e1e:	0019      	movs	r1, r3
 8002e20:	4b90      	ldr	r3, [pc, #576]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	430a      	orrs	r2, r1
 8002e26:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002e28:	f7fe fe78 	bl	8001b1c <HAL_GetTick>
 8002e2c:	0003      	movs	r3, r0
 8002e2e:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e30:	e009      	b.n	8002e46 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002e32:	f7fe fe73 	bl	8001b1c <HAL_GetTick>
 8002e36:	0002      	movs	r2, r0
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	1ad3      	subs	r3, r2, r3
 8002e3c:	4a8a      	ldr	r2, [pc, #552]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d901      	bls.n	8002e46 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8002e42:	2303      	movs	r3, #3
 8002e44:	e109      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002e46:	4b87      	ldr	r3, [pc, #540]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	683a      	ldr	r2, [r7, #0]
 8002e50:	429a      	cmp	r2, r3
 8002e52:	d1ee      	bne.n	8002e32 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	2202      	movs	r2, #2
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	d009      	beq.n	8002e72 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002e5e:	4b83      	ldr	r3, [pc, #524]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	22f0      	movs	r2, #240	; 0xf0
 8002e64:	4393      	bics	r3, r2
 8002e66:	0019      	movs	r1, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689a      	ldr	r2, [r3, #8]
 8002e6c:	4b7f      	ldr	r3, [pc, #508]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002e6e:	430a      	orrs	r2, r1
 8002e70:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	2201      	movs	r2, #1
 8002e78:	4013      	ands	r3, r2
 8002e7a:	d100      	bne.n	8002e7e <HAL_RCC_ClockConfig+0x8a>
 8002e7c:	e089      	b.n	8002f92 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	685b      	ldr	r3, [r3, #4]
 8002e82:	2b02      	cmp	r3, #2
 8002e84:	d107      	bne.n	8002e96 <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e86:	4b79      	ldr	r3, [pc, #484]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002e88:	681a      	ldr	r2, [r3, #0]
 8002e8a:	2380      	movs	r3, #128	; 0x80
 8002e8c:	029b      	lsls	r3, r3, #10
 8002e8e:	4013      	ands	r3, r2
 8002e90:	d120      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e0e1      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	2b03      	cmp	r3, #3
 8002e9c:	d107      	bne.n	8002eae <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002e9e:	4b73      	ldr	r3, [pc, #460]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002ea0:	681a      	ldr	r2, [r3, #0]
 8002ea2:	2380      	movs	r3, #128	; 0x80
 8002ea4:	049b      	lsls	r3, r3, #18
 8002ea6:	4013      	ands	r3, r2
 8002ea8:	d114      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	e0d5      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	685b      	ldr	r3, [r3, #4]
 8002eb2:	2b01      	cmp	r3, #1
 8002eb4:	d106      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002eb6:	4b6d      	ldr	r3, [pc, #436]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	2204      	movs	r2, #4
 8002ebc:	4013      	ands	r3, r2
 8002ebe:	d109      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0ca      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8002ec4:	4b69      	ldr	r3, [pc, #420]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	2380      	movs	r3, #128	; 0x80
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	4013      	ands	r3, r2
 8002ece:	d101      	bne.n	8002ed4 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	e0c2      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ed4:	4b65      	ldr	r3, [pc, #404]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	2203      	movs	r2, #3
 8002eda:	4393      	bics	r3, r2
 8002edc:	0019      	movs	r1, r3
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	685a      	ldr	r2, [r3, #4]
 8002ee2:	4b62      	ldr	r3, [pc, #392]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002ee4:	430a      	orrs	r2, r1
 8002ee6:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002ee8:	f7fe fe18 	bl	8001b1c <HAL_GetTick>
 8002eec:	0003      	movs	r3, r0
 8002eee:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d111      	bne.n	8002f1c <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002ef8:	e009      	b.n	8002f0e <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002efa:	f7fe fe0f 	bl	8001b1c <HAL_GetTick>
 8002efe:	0002      	movs	r2, r0
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	4a58      	ldr	r2, [pc, #352]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d901      	bls.n	8002f0e <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8002f0a:	2303      	movs	r3, #3
 8002f0c:	e0a5      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f0e:	4b57      	ldr	r3, [pc, #348]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	220c      	movs	r2, #12
 8002f14:	4013      	ands	r3, r2
 8002f16:	2b08      	cmp	r3, #8
 8002f18:	d1ef      	bne.n	8002efa <HAL_RCC_ClockConfig+0x106>
 8002f1a:	e03a      	b.n	8002f92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	2b03      	cmp	r3, #3
 8002f22:	d111      	bne.n	8002f48 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f24:	e009      	b.n	8002f3a <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f26:	f7fe fdf9 	bl	8001b1c <HAL_GetTick>
 8002f2a:	0002      	movs	r2, r0
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	1ad3      	subs	r3, r2, r3
 8002f30:	4a4d      	ldr	r2, [pc, #308]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002f32:	4293      	cmp	r3, r2
 8002f34:	d901      	bls.n	8002f3a <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8002f36:	2303      	movs	r3, #3
 8002f38:	e08f      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f3a:	4b4c      	ldr	r3, [pc, #304]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002f3c:	68db      	ldr	r3, [r3, #12]
 8002f3e:	220c      	movs	r2, #12
 8002f40:	4013      	ands	r3, r2
 8002f42:	2b0c      	cmp	r3, #12
 8002f44:	d1ef      	bne.n	8002f26 <HAL_RCC_ClockConfig+0x132>
 8002f46:	e024      	b.n	8002f92 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d11b      	bne.n	8002f88 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f50:	e009      	b.n	8002f66 <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f52:	f7fe fde3 	bl	8001b1c <HAL_GetTick>
 8002f56:	0002      	movs	r2, r0
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	1ad3      	subs	r3, r2, r3
 8002f5c:	4a42      	ldr	r2, [pc, #264]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d901      	bls.n	8002f66 <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8002f62:	2303      	movs	r3, #3
 8002f64:	e079      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002f66:	4b41      	ldr	r3, [pc, #260]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002f68:	68db      	ldr	r3, [r3, #12]
 8002f6a:	220c      	movs	r2, #12
 8002f6c:	4013      	ands	r3, r2
 8002f6e:	2b04      	cmp	r3, #4
 8002f70:	d1ef      	bne.n	8002f52 <HAL_RCC_ClockConfig+0x15e>
 8002f72:	e00e      	b.n	8002f92 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f74:	f7fe fdd2 	bl	8001b1c <HAL_GetTick>
 8002f78:	0002      	movs	r2, r0
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	4a3a      	ldr	r2, [pc, #232]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e068      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8002f88:	4b38      	ldr	r3, [pc, #224]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	220c      	movs	r2, #12
 8002f8e:	4013      	ands	r3, r2
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002f92:	4b34      	ldr	r3, [pc, #208]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	2201      	movs	r2, #1
 8002f98:	4013      	ands	r3, r2
 8002f9a:	683a      	ldr	r2, [r7, #0]
 8002f9c:	429a      	cmp	r2, r3
 8002f9e:	d21e      	bcs.n	8002fde <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fa0:	4b30      	ldr	r3, [pc, #192]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	4393      	bics	r3, r2
 8002fa8:	0019      	movs	r1, r3
 8002faa:	4b2e      	ldr	r3, [pc, #184]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	430a      	orrs	r2, r1
 8002fb0:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8002fb2:	f7fe fdb3 	bl	8001b1c <HAL_GetTick>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fba:	e009      	b.n	8002fd0 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fbc:	f7fe fdae 	bl	8001b1c <HAL_GetTick>
 8002fc0:	0002      	movs	r2, r0
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	1ad3      	subs	r3, r2, r3
 8002fc6:	4a28      	ldr	r2, [pc, #160]	; (8003068 <HAL_RCC_ClockConfig+0x274>)
 8002fc8:	4293      	cmp	r3, r2
 8002fca:	d901      	bls.n	8002fd0 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8002fcc:	2303      	movs	r3, #3
 8002fce:	e044      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fd0:	4b24      	ldr	r3, [pc, #144]	; (8003064 <HAL_RCC_ClockConfig+0x270>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	2201      	movs	r2, #1
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d1ee      	bne.n	8002fbc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	2204      	movs	r2, #4
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	d009      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fe8:	4b20      	ldr	r3, [pc, #128]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4a20      	ldr	r2, [pc, #128]	; (8003070 <HAL_RCC_ClockConfig+0x27c>)
 8002fee:	4013      	ands	r3, r2
 8002ff0:	0019      	movs	r1, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	68da      	ldr	r2, [r3, #12]
 8002ff6:	4b1d      	ldr	r3, [pc, #116]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8002ff8:	430a      	orrs	r2, r1
 8002ffa:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	2208      	movs	r2, #8
 8003002:	4013      	ands	r3, r2
 8003004:	d00a      	beq.n	800301c <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003006:	4b19      	ldr	r3, [pc, #100]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8003008:	68db      	ldr	r3, [r3, #12]
 800300a:	4a1a      	ldr	r2, [pc, #104]	; (8003074 <HAL_RCC_ClockConfig+0x280>)
 800300c:	4013      	ands	r3, r2
 800300e:	0019      	movs	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	691b      	ldr	r3, [r3, #16]
 8003014:	00da      	lsls	r2, r3, #3
 8003016:	4b15      	ldr	r3, [pc, #84]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8003018:	430a      	orrs	r2, r1
 800301a:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800301c:	f000 f832 	bl	8003084 <HAL_RCC_GetSysClockFreq>
 8003020:	0001      	movs	r1, r0
 8003022:	4b12      	ldr	r3, [pc, #72]	; (800306c <HAL_RCC_ClockConfig+0x278>)
 8003024:	68db      	ldr	r3, [r3, #12]
 8003026:	091b      	lsrs	r3, r3, #4
 8003028:	220f      	movs	r2, #15
 800302a:	4013      	ands	r3, r2
 800302c:	4a12      	ldr	r2, [pc, #72]	; (8003078 <HAL_RCC_ClockConfig+0x284>)
 800302e:	5cd3      	ldrb	r3, [r2, r3]
 8003030:	000a      	movs	r2, r1
 8003032:	40da      	lsrs	r2, r3
 8003034:	4b11      	ldr	r3, [pc, #68]	; (800307c <HAL_RCC_ClockConfig+0x288>)
 8003036:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003038:	4b11      	ldr	r3, [pc, #68]	; (8003080 <HAL_RCC_ClockConfig+0x28c>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	250b      	movs	r5, #11
 800303e:	197c      	adds	r4, r7, r5
 8003040:	0018      	movs	r0, r3
 8003042:	f7fe fd25 	bl	8001a90 <HAL_InitTick>
 8003046:	0003      	movs	r3, r0
 8003048:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 800304a:	197b      	adds	r3, r7, r5
 800304c:	781b      	ldrb	r3, [r3, #0]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d002      	beq.n	8003058 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8003052:	197b      	adds	r3, r7, r5
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	e000      	b.n	800305a <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8003058:	2300      	movs	r3, #0
}
 800305a:	0018      	movs	r0, r3
 800305c:	46bd      	mov	sp, r7
 800305e:	b004      	add	sp, #16
 8003060:	bdb0      	pop	{r4, r5, r7, pc}
 8003062:	46c0      	nop			; (mov r8, r8)
 8003064:	40022000 	.word	0x40022000
 8003068:	00001388 	.word	0x00001388
 800306c:	40021000 	.word	0x40021000
 8003070:	fffff8ff 	.word	0xfffff8ff
 8003074:	ffffc7ff 	.word	0xffffc7ff
 8003078:	08003e5c 	.word	0x08003e5c
 800307c:	20000000 	.word	0x20000000
 8003080:	20000004 	.word	0x20000004

08003084 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003084:	b5b0      	push	{r4, r5, r7, lr}
 8003086:	b08e      	sub	sp, #56	; 0x38
 8003088:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 800308a:	4b4c      	ldr	r3, [pc, #304]	; (80031bc <HAL_RCC_GetSysClockFreq+0x138>)
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	62fb      	str	r3, [r7, #44]	; 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003090:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003092:	230c      	movs	r3, #12
 8003094:	4013      	ands	r3, r2
 8003096:	2b0c      	cmp	r3, #12
 8003098:	d014      	beq.n	80030c4 <HAL_RCC_GetSysClockFreq+0x40>
 800309a:	d900      	bls.n	800309e <HAL_RCC_GetSysClockFreq+0x1a>
 800309c:	e07b      	b.n	8003196 <HAL_RCC_GetSysClockFreq+0x112>
 800309e:	2b04      	cmp	r3, #4
 80030a0:	d002      	beq.n	80030a8 <HAL_RCC_GetSysClockFreq+0x24>
 80030a2:	2b08      	cmp	r3, #8
 80030a4:	d00b      	beq.n	80030be <HAL_RCC_GetSysClockFreq+0x3a>
 80030a6:	e076      	b.n	8003196 <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80030a8:	4b44      	ldr	r3, [pc, #272]	; (80031bc <HAL_RCC_GetSysClockFreq+0x138>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	2210      	movs	r2, #16
 80030ae:	4013      	ands	r3, r2
 80030b0:	d002      	beq.n	80030b8 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 80030b2:	4b43      	ldr	r3, [pc, #268]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 80030b4:	633b      	str	r3, [r7, #48]	; 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 80030b6:	e07c      	b.n	80031b2 <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 80030b8:	4b42      	ldr	r3, [pc, #264]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x140>)
 80030ba:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80030bc:	e079      	b.n	80031b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80030be:	4b42      	ldr	r3, [pc, #264]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80030c0:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80030c2:	e076      	b.n	80031b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 80030c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030c6:	0c9a      	lsrs	r2, r3, #18
 80030c8:	230f      	movs	r3, #15
 80030ca:	401a      	ands	r2, r3
 80030cc:	4b3f      	ldr	r3, [pc, #252]	; (80031cc <HAL_RCC_GetSysClockFreq+0x148>)
 80030ce:	5c9b      	ldrb	r3, [r3, r2]
 80030d0:	62bb      	str	r3, [r7, #40]	; 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80030d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80030d4:	0d9a      	lsrs	r2, r3, #22
 80030d6:	2303      	movs	r3, #3
 80030d8:	4013      	ands	r3, r2
 80030da:	3301      	adds	r3, #1
 80030dc:	627b      	str	r3, [r7, #36]	; 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80030de:	4b37      	ldr	r3, [pc, #220]	; (80031bc <HAL_RCC_GetSysClockFreq+0x138>)
 80030e0:	68da      	ldr	r2, [r3, #12]
 80030e2:	2380      	movs	r3, #128	; 0x80
 80030e4:	025b      	lsls	r3, r3, #9
 80030e6:	4013      	ands	r3, r2
 80030e8:	d01a      	beq.n	8003120 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80030ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80030ec:	61bb      	str	r3, [r7, #24]
 80030ee:	2300      	movs	r3, #0
 80030f0:	61fb      	str	r3, [r7, #28]
 80030f2:	4a35      	ldr	r2, [pc, #212]	; (80031c8 <HAL_RCC_GetSysClockFreq+0x144>)
 80030f4:	2300      	movs	r3, #0
 80030f6:	69b8      	ldr	r0, [r7, #24]
 80030f8:	69f9      	ldr	r1, [r7, #28]
 80030fa:	f7fd f8b1 	bl	8000260 <__aeabi_lmul>
 80030fe:	0002      	movs	r2, r0
 8003100:	000b      	movs	r3, r1
 8003102:	0010      	movs	r0, r2
 8003104:	0019      	movs	r1, r3
 8003106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003108:	613b      	str	r3, [r7, #16]
 800310a:	2300      	movs	r3, #0
 800310c:	617b      	str	r3, [r7, #20]
 800310e:	693a      	ldr	r2, [r7, #16]
 8003110:	697b      	ldr	r3, [r7, #20]
 8003112:	f7fd f885 	bl	8000220 <__aeabi_uldivmod>
 8003116:	0002      	movs	r2, r0
 8003118:	000b      	movs	r3, r1
 800311a:	0013      	movs	r3, r2
 800311c:	637b      	str	r3, [r7, #52]	; 0x34
 800311e:	e037      	b.n	8003190 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8003120:	4b26      	ldr	r3, [pc, #152]	; (80031bc <HAL_RCC_GetSysClockFreq+0x138>)
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	2210      	movs	r2, #16
 8003126:	4013      	ands	r3, r2
 8003128:	d01a      	beq.n	8003160 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 800312a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	2300      	movs	r3, #0
 8003130:	60fb      	str	r3, [r7, #12]
 8003132:	4a23      	ldr	r2, [pc, #140]	; (80031c0 <HAL_RCC_GetSysClockFreq+0x13c>)
 8003134:	2300      	movs	r3, #0
 8003136:	68b8      	ldr	r0, [r7, #8]
 8003138:	68f9      	ldr	r1, [r7, #12]
 800313a:	f7fd f891 	bl	8000260 <__aeabi_lmul>
 800313e:	0002      	movs	r2, r0
 8003140:	000b      	movs	r3, r1
 8003142:	0010      	movs	r0, r2
 8003144:	0019      	movs	r1, r3
 8003146:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003148:	603b      	str	r3, [r7, #0]
 800314a:	2300      	movs	r3, #0
 800314c:	607b      	str	r3, [r7, #4]
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	f7fd f865 	bl	8000220 <__aeabi_uldivmod>
 8003156:	0002      	movs	r2, r0
 8003158:	000b      	movs	r3, r1
 800315a:	0013      	movs	r3, r2
 800315c:	637b      	str	r3, [r7, #52]	; 0x34
 800315e:	e017      	b.n	8003190 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8003160:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003162:	0018      	movs	r0, r3
 8003164:	2300      	movs	r3, #0
 8003166:	0019      	movs	r1, r3
 8003168:	4a16      	ldr	r2, [pc, #88]	; (80031c4 <HAL_RCC_GetSysClockFreq+0x140>)
 800316a:	2300      	movs	r3, #0
 800316c:	f7fd f878 	bl	8000260 <__aeabi_lmul>
 8003170:	0002      	movs	r2, r0
 8003172:	000b      	movs	r3, r1
 8003174:	0010      	movs	r0, r2
 8003176:	0019      	movs	r1, r3
 8003178:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800317a:	001c      	movs	r4, r3
 800317c:	2300      	movs	r3, #0
 800317e:	001d      	movs	r5, r3
 8003180:	0022      	movs	r2, r4
 8003182:	002b      	movs	r3, r5
 8003184:	f7fd f84c 	bl	8000220 <__aeabi_uldivmod>
 8003188:	0002      	movs	r2, r0
 800318a:	000b      	movs	r3, r1
 800318c:	0013      	movs	r3, r2
 800318e:	637b      	str	r3, [r7, #52]	; 0x34
        }
      }
      sysclockfreq = pllvco;
 8003190:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003192:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8003194:	e00d      	b.n	80031b2 <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8003196:	4b09      	ldr	r3, [pc, #36]	; (80031bc <HAL_RCC_GetSysClockFreq+0x138>)
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	0b5b      	lsrs	r3, r3, #13
 800319c:	2207      	movs	r2, #7
 800319e:	4013      	ands	r3, r2
 80031a0:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 80031a2:	6a3b      	ldr	r3, [r7, #32]
 80031a4:	3301      	adds	r3, #1
 80031a6:	2280      	movs	r2, #128	; 0x80
 80031a8:	0212      	lsls	r2, r2, #8
 80031aa:	409a      	lsls	r2, r3
 80031ac:	0013      	movs	r3, r2
 80031ae:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80031b0:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 80031b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 80031b4:	0018      	movs	r0, r3
 80031b6:	46bd      	mov	sp, r7
 80031b8:	b00e      	add	sp, #56	; 0x38
 80031ba:	bdb0      	pop	{r4, r5, r7, pc}
 80031bc:	40021000 	.word	0x40021000
 80031c0:	003d0900 	.word	0x003d0900
 80031c4:	00f42400 	.word	0x00f42400
 80031c8:	007a1200 	.word	0x007a1200
 80031cc:	08003e6c 	.word	0x08003e6c

080031d0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b082      	sub	sp, #8
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d101      	bne.n	80031e2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e07b      	b.n	80032da <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d109      	bne.n	80031fe <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	685a      	ldr	r2, [r3, #4]
 80031ee:	2382      	movs	r3, #130	; 0x82
 80031f0:	005b      	lsls	r3, r3, #1
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d009      	beq.n	800320a <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2200      	movs	r2, #0
 80031fa:	61da      	str	r2, [r3, #28]
 80031fc:	e005      	b.n	800320a <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	2200      	movs	r2, #0
 8003202:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2200      	movs	r2, #0
 8003208:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2251      	movs	r2, #81	; 0x51
 8003214:	5c9b      	ldrb	r3, [r3, r2]
 8003216:	b2db      	uxtb	r3, r3
 8003218:	2b00      	cmp	r3, #0
 800321a:	d107      	bne.n	800322c <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2250      	movs	r2, #80	; 0x50
 8003220:	2100      	movs	r1, #0
 8003222:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	0018      	movs	r0, r3
 8003228:	f7fe fb70 	bl	800190c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2251      	movs	r2, #81	; 0x51
 8003230:	2102      	movs	r1, #2
 8003232:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	681a      	ldr	r2, [r3, #0]
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	2140      	movs	r1, #64	; 0x40
 8003240:	438a      	bics	r2, r1
 8003242:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	2382      	movs	r3, #130	; 0x82
 800324a:	005b      	lsls	r3, r3, #1
 800324c:	401a      	ands	r2, r3
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6899      	ldr	r1, [r3, #8]
 8003252:	2384      	movs	r3, #132	; 0x84
 8003254:	021b      	lsls	r3, r3, #8
 8003256:	400b      	ands	r3, r1
 8003258:	431a      	orrs	r2, r3
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	68d9      	ldr	r1, [r3, #12]
 800325e:	2380      	movs	r3, #128	; 0x80
 8003260:	011b      	lsls	r3, r3, #4
 8003262:	400b      	ands	r3, r1
 8003264:	431a      	orrs	r2, r3
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	691b      	ldr	r3, [r3, #16]
 800326a:	2102      	movs	r1, #2
 800326c:	400b      	ands	r3, r1
 800326e:	431a      	orrs	r2, r3
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	695b      	ldr	r3, [r3, #20]
 8003274:	2101      	movs	r1, #1
 8003276:	400b      	ands	r3, r1
 8003278:	431a      	orrs	r2, r3
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	6999      	ldr	r1, [r3, #24]
 800327e:	2380      	movs	r3, #128	; 0x80
 8003280:	009b      	lsls	r3, r3, #2
 8003282:	400b      	ands	r3, r1
 8003284:	431a      	orrs	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	69db      	ldr	r3, [r3, #28]
 800328a:	2138      	movs	r1, #56	; 0x38
 800328c:	400b      	ands	r3, r1
 800328e:	431a      	orrs	r2, r3
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	6a1b      	ldr	r3, [r3, #32]
 8003294:	2180      	movs	r1, #128	; 0x80
 8003296:	400b      	ands	r3, r1
 8003298:	431a      	orrs	r2, r3
 800329a:	0011      	movs	r1, r2
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032a0:	2380      	movs	r3, #128	; 0x80
 80032a2:	019b      	lsls	r3, r3, #6
 80032a4:	401a      	ands	r2, r3
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	430a      	orrs	r2, r1
 80032ac:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	699b      	ldr	r3, [r3, #24]
 80032b2:	0c1b      	lsrs	r3, r3, #16
 80032b4:	2204      	movs	r2, #4
 80032b6:	4013      	ands	r3, r2
 80032b8:	0019      	movs	r1, r3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032be:	2210      	movs	r2, #16
 80032c0:	401a      	ands	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	430a      	orrs	r2, r1
 80032c8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	2200      	movs	r2, #0
 80032ce:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2251      	movs	r2, #81	; 0x51
 80032d4:	2101      	movs	r1, #1
 80032d6:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80032d8:	2300      	movs	r3, #0
}
 80032da:	0018      	movs	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	b002      	add	sp, #8
 80032e0:	bd80      	pop	{r7, pc}

080032e2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80032e2:	b580      	push	{r7, lr}
 80032e4:	b088      	sub	sp, #32
 80032e6:	af00      	add	r7, sp, #0
 80032e8:	60f8      	str	r0, [r7, #12]
 80032ea:	60b9      	str	r1, [r7, #8]
 80032ec:	603b      	str	r3, [r7, #0]
 80032ee:	1dbb      	adds	r3, r7, #6
 80032f0:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80032f2:	231f      	movs	r3, #31
 80032f4:	18fb      	adds	r3, r7, r3
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	2250      	movs	r2, #80	; 0x50
 80032fe:	5c9b      	ldrb	r3, [r3, r2]
 8003300:	2b01      	cmp	r3, #1
 8003302:	d101      	bne.n	8003308 <HAL_SPI_Transmit+0x26>
 8003304:	2302      	movs	r3, #2
 8003306:	e13e      	b.n	8003586 <HAL_SPI_Transmit+0x2a4>
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	2250      	movs	r2, #80	; 0x50
 800330c:	2101      	movs	r1, #1
 800330e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003310:	f7fe fc04 	bl	8001b1c <HAL_GetTick>
 8003314:	0003      	movs	r3, r0
 8003316:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8003318:	2316      	movs	r3, #22
 800331a:	18fb      	adds	r3, r7, r3
 800331c:	1dba      	adds	r2, r7, #6
 800331e:	8812      	ldrh	r2, [r2, #0]
 8003320:	801a      	strh	r2, [r3, #0]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2251      	movs	r2, #81	; 0x51
 8003326:	5c9b      	ldrb	r3, [r3, r2]
 8003328:	b2db      	uxtb	r3, r3
 800332a:	2b01      	cmp	r3, #1
 800332c:	d004      	beq.n	8003338 <HAL_SPI_Transmit+0x56>
  {
    errorcode = HAL_BUSY;
 800332e:	231f      	movs	r3, #31
 8003330:	18fb      	adds	r3, r7, r3
 8003332:	2202      	movs	r2, #2
 8003334:	701a      	strb	r2, [r3, #0]
    goto error;
 8003336:	e11b      	b.n	8003570 <HAL_SPI_Transmit+0x28e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003338:	68bb      	ldr	r3, [r7, #8]
 800333a:	2b00      	cmp	r3, #0
 800333c:	d003      	beq.n	8003346 <HAL_SPI_Transmit+0x64>
 800333e:	1dbb      	adds	r3, r7, #6
 8003340:	881b      	ldrh	r3, [r3, #0]
 8003342:	2b00      	cmp	r3, #0
 8003344:	d104      	bne.n	8003350 <HAL_SPI_Transmit+0x6e>
  {
    errorcode = HAL_ERROR;
 8003346:	231f      	movs	r3, #31
 8003348:	18fb      	adds	r3, r7, r3
 800334a:	2201      	movs	r2, #1
 800334c:	701a      	strb	r2, [r3, #0]
    goto error;
 800334e:	e10f      	b.n	8003570 <HAL_SPI_Transmit+0x28e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	2251      	movs	r2, #81	; 0x51
 8003354:	2103      	movs	r1, #3
 8003356:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003358:	68fb      	ldr	r3, [r7, #12]
 800335a:	2200      	movs	r2, #0
 800335c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	68ba      	ldr	r2, [r7, #8]
 8003362:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1dba      	adds	r2, r7, #6
 8003368:	8812      	ldrh	r2, [r2, #0]
 800336a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	1dba      	adds	r2, r7, #6
 8003370:	8812      	ldrh	r2, [r2, #0]
 8003372:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	2200      	movs	r2, #0
 8003378:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	2200      	movs	r2, #0
 800337e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	2200      	movs	r2, #0
 8003384:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	2200      	movs	r2, #0
 800338a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	2200      	movs	r2, #0
 8003390:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	689a      	ldr	r2, [r3, #8]
 8003396:	2380      	movs	r3, #128	; 0x80
 8003398:	021b      	lsls	r3, r3, #8
 800339a:	429a      	cmp	r2, r3
 800339c:	d110      	bne.n	80033c0 <HAL_SPI_Transmit+0xde>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	681a      	ldr	r2, [r3, #0]
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	2140      	movs	r1, #64	; 0x40
 80033aa:	438a      	bics	r2, r1
 80033ac:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	681a      	ldr	r2, [r3, #0]
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	2180      	movs	r1, #128	; 0x80
 80033ba:	01c9      	lsls	r1, r1, #7
 80033bc:	430a      	orrs	r2, r1
 80033be:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	2240      	movs	r2, #64	; 0x40
 80033c8:	4013      	ands	r3, r2
 80033ca:	2b40      	cmp	r3, #64	; 0x40
 80033cc:	d007      	beq.n	80033de <HAL_SPI_Transmit+0xfc>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	681a      	ldr	r2, [r3, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	2140      	movs	r1, #64	; 0x40
 80033da:	430a      	orrs	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	68da      	ldr	r2, [r3, #12]
 80033e2:	2380      	movs	r3, #128	; 0x80
 80033e4:	011b      	lsls	r3, r3, #4
 80033e6:	429a      	cmp	r2, r3
 80033e8:	d14e      	bne.n	8003488 <HAL_SPI_Transmit+0x1a6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	685b      	ldr	r3, [r3, #4]
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d004      	beq.n	80033fc <HAL_SPI_Transmit+0x11a>
 80033f2:	2316      	movs	r3, #22
 80033f4:	18fb      	adds	r3, r7, r3
 80033f6:	881b      	ldrh	r3, [r3, #0]
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	d13f      	bne.n	800347c <HAL_SPI_Transmit+0x19a>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003400:	881a      	ldrh	r2, [r3, #0]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800340c:	1c9a      	adds	r2, r3, #2
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003416:	b29b      	uxth	r3, r3
 8003418:	3b01      	subs	r3, #1
 800341a:	b29a      	uxth	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003420:	e02c      	b.n	800347c <HAL_SPI_Transmit+0x19a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	689b      	ldr	r3, [r3, #8]
 8003428:	2202      	movs	r2, #2
 800342a:	4013      	ands	r3, r2
 800342c:	2b02      	cmp	r3, #2
 800342e:	d112      	bne.n	8003456 <HAL_SPI_Transmit+0x174>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003434:	881a      	ldrh	r2, [r3, #0]
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003440:	1c9a      	adds	r2, r3, #2
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800344a:	b29b      	uxth	r3, r3
 800344c:	3b01      	subs	r3, #1
 800344e:	b29a      	uxth	r2, r3
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	86da      	strh	r2, [r3, #54]	; 0x36
 8003454:	e012      	b.n	800347c <HAL_SPI_Transmit+0x19a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003456:	f7fe fb61 	bl	8001b1c <HAL_GetTick>
 800345a:	0002      	movs	r2, r0
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	683a      	ldr	r2, [r7, #0]
 8003462:	429a      	cmp	r2, r3
 8003464:	d802      	bhi.n	800346c <HAL_SPI_Transmit+0x18a>
 8003466:	683b      	ldr	r3, [r7, #0]
 8003468:	3301      	adds	r3, #1
 800346a:	d102      	bne.n	8003472 <HAL_SPI_Transmit+0x190>
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d104      	bne.n	800347c <HAL_SPI_Transmit+0x19a>
        {
          errorcode = HAL_TIMEOUT;
 8003472:	231f      	movs	r3, #31
 8003474:	18fb      	adds	r3, r7, r3
 8003476:	2203      	movs	r2, #3
 8003478:	701a      	strb	r2, [r3, #0]
          goto error;
 800347a:	e079      	b.n	8003570 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003480:	b29b      	uxth	r3, r3
 8003482:	2b00      	cmp	r3, #0
 8003484:	d1cd      	bne.n	8003422 <HAL_SPI_Transmit+0x140>
 8003486:	e04f      	b.n	8003528 <HAL_SPI_Transmit+0x246>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	2b00      	cmp	r3, #0
 800348e:	d004      	beq.n	800349a <HAL_SPI_Transmit+0x1b8>
 8003490:	2316      	movs	r3, #22
 8003492:	18fb      	adds	r3, r7, r3
 8003494:	881b      	ldrh	r3, [r3, #0]
 8003496:	2b01      	cmp	r3, #1
 8003498:	d141      	bne.n	800351e <HAL_SPI_Transmit+0x23c>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	330c      	adds	r3, #12
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034ac:	1c5a      	adds	r2, r3, #1
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034b6:	b29b      	uxth	r3, r3
 80034b8:	3b01      	subs	r3, #1
 80034ba:	b29a      	uxth	r2, r3
 80034bc:	68fb      	ldr	r3, [r7, #12]
 80034be:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80034c0:	e02d      	b.n	800351e <HAL_SPI_Transmit+0x23c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	689b      	ldr	r3, [r3, #8]
 80034c8:	2202      	movs	r2, #2
 80034ca:	4013      	ands	r3, r2
 80034cc:	2b02      	cmp	r3, #2
 80034ce:	d113      	bne.n	80034f8 <HAL_SPI_Transmit+0x216>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	330c      	adds	r3, #12
 80034da:	7812      	ldrb	r2, [r2, #0]
 80034dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e2:	1c5a      	adds	r2, r3, #1
 80034e4:	68fb      	ldr	r3, [r7, #12]
 80034e6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ec:	b29b      	uxth	r3, r3
 80034ee:	3b01      	subs	r3, #1
 80034f0:	b29a      	uxth	r2, r3
 80034f2:	68fb      	ldr	r3, [r7, #12]
 80034f4:	86da      	strh	r2, [r3, #54]	; 0x36
 80034f6:	e012      	b.n	800351e <HAL_SPI_Transmit+0x23c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80034f8:	f7fe fb10 	bl	8001b1c <HAL_GetTick>
 80034fc:	0002      	movs	r2, r0
 80034fe:	69bb      	ldr	r3, [r7, #24]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	683a      	ldr	r2, [r7, #0]
 8003504:	429a      	cmp	r2, r3
 8003506:	d802      	bhi.n	800350e <HAL_SPI_Transmit+0x22c>
 8003508:	683b      	ldr	r3, [r7, #0]
 800350a:	3301      	adds	r3, #1
 800350c:	d102      	bne.n	8003514 <HAL_SPI_Transmit+0x232>
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	2b00      	cmp	r3, #0
 8003512:	d104      	bne.n	800351e <HAL_SPI_Transmit+0x23c>
        {
          errorcode = HAL_TIMEOUT;
 8003514:	231f      	movs	r3, #31
 8003516:	18fb      	adds	r3, r7, r3
 8003518:	2203      	movs	r2, #3
 800351a:	701a      	strb	r2, [r3, #0]
          goto error;
 800351c:	e028      	b.n	8003570 <HAL_SPI_Transmit+0x28e>
    while (hspi->TxXferCount > 0U)
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003522:	b29b      	uxth	r3, r3
 8003524:	2b00      	cmp	r3, #0
 8003526:	d1cc      	bne.n	80034c2 <HAL_SPI_Transmit+0x1e0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003528:	69ba      	ldr	r2, [r7, #24]
 800352a:	6839      	ldr	r1, [r7, #0]
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	0018      	movs	r0, r3
 8003530:	f000 fc08 	bl	8003d44 <SPI_EndRxTxTransaction>
 8003534:	1e03      	subs	r3, r0, #0
 8003536:	d002      	beq.n	800353e <HAL_SPI_Transmit+0x25c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	2220      	movs	r2, #32
 800353c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800353e:	68fb      	ldr	r3, [r7, #12]
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d10a      	bne.n	800355c <HAL_SPI_Transmit+0x27a>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003546:	2300      	movs	r3, #0
 8003548:	613b      	str	r3, [r7, #16]
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	613b      	str	r3, [r7, #16]
 8003552:	68fb      	ldr	r3, [r7, #12]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	689b      	ldr	r3, [r3, #8]
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003560:	2b00      	cmp	r3, #0
 8003562:	d004      	beq.n	800356e <HAL_SPI_Transmit+0x28c>
  {
    errorcode = HAL_ERROR;
 8003564:	231f      	movs	r3, #31
 8003566:	18fb      	adds	r3, r7, r3
 8003568:	2201      	movs	r2, #1
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	e000      	b.n	8003570 <HAL_SPI_Transmit+0x28e>
  }

error:
 800356e:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	2251      	movs	r2, #81	; 0x51
 8003574:	2101      	movs	r1, #1
 8003576:	5499      	strb	r1, [r3, r2]
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	2250      	movs	r2, #80	; 0x50
 800357c:	2100      	movs	r1, #0
 800357e:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003580:	231f      	movs	r3, #31
 8003582:	18fb      	adds	r3, r7, r3
 8003584:	781b      	ldrb	r3, [r3, #0]
}
 8003586:	0018      	movs	r0, r3
 8003588:	46bd      	mov	sp, r7
 800358a:	b008      	add	sp, #32
 800358c:	bd80      	pop	{r7, pc}
	...

08003590 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003590:	b590      	push	{r4, r7, lr}
 8003592:	b089      	sub	sp, #36	; 0x24
 8003594:	af02      	add	r7, sp, #8
 8003596:	60f8      	str	r0, [r7, #12]
 8003598:	60b9      	str	r1, [r7, #8]
 800359a:	603b      	str	r3, [r7, #0]
 800359c:	1dbb      	adds	r3, r7, #6
 800359e:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80035a0:	2317      	movs	r3, #23
 80035a2:	18fb      	adds	r3, r7, r3
 80035a4:	2200      	movs	r2, #0
 80035a6:	701a      	strb	r2, [r3, #0]
    /* in this case, 16-bit access is performed on Data
       So, check Data is 16-bit aligned address */
    assert_param(IS_SPI_16BIT_ALIGNED_ADDRESS(pData));
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80035a8:	68fb      	ldr	r3, [r7, #12]
 80035aa:	685a      	ldr	r2, [r3, #4]
 80035ac:	2382      	movs	r3, #130	; 0x82
 80035ae:	005b      	lsls	r3, r3, #1
 80035b0:	429a      	cmp	r2, r3
 80035b2:	d113      	bne.n	80035dc <HAL_SPI_Receive+0x4c>
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	689b      	ldr	r3, [r3, #8]
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d10f      	bne.n	80035dc <HAL_SPI_Receive+0x4c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	2251      	movs	r2, #81	; 0x51
 80035c0:	2104      	movs	r1, #4
 80035c2:	5499      	strb	r1, [r3, r2]
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80035c4:	1dbb      	adds	r3, r7, #6
 80035c6:	881c      	ldrh	r4, [r3, #0]
 80035c8:	68ba      	ldr	r2, [r7, #8]
 80035ca:	68b9      	ldr	r1, [r7, #8]
 80035cc:	68f8      	ldr	r0, [r7, #12]
 80035ce:	683b      	ldr	r3, [r7, #0]
 80035d0:	9300      	str	r3, [sp, #0]
 80035d2:	0023      	movs	r3, r4
 80035d4:	f000 f902 	bl	80037dc <HAL_SPI_TransmitReceive>
 80035d8:	0003      	movs	r3, r0
 80035da:	e0f9      	b.n	80037d0 <HAL_SPI_Receive+0x240>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	2250      	movs	r2, #80	; 0x50
 80035e0:	5c9b      	ldrb	r3, [r3, r2]
 80035e2:	2b01      	cmp	r3, #1
 80035e4:	d101      	bne.n	80035ea <HAL_SPI_Receive+0x5a>
 80035e6:	2302      	movs	r3, #2
 80035e8:	e0f2      	b.n	80037d0 <HAL_SPI_Receive+0x240>
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2250      	movs	r2, #80	; 0x50
 80035ee:	2101      	movs	r1, #1
 80035f0:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80035f2:	f7fe fa93 	bl	8001b1c <HAL_GetTick>
 80035f6:	0003      	movs	r3, r0
 80035f8:	613b      	str	r3, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2251      	movs	r2, #81	; 0x51
 80035fe:	5c9b      	ldrb	r3, [r3, r2]
 8003600:	b2db      	uxtb	r3, r3
 8003602:	2b01      	cmp	r3, #1
 8003604:	d004      	beq.n	8003610 <HAL_SPI_Receive+0x80>
  {
    errorcode = HAL_BUSY;
 8003606:	2317      	movs	r3, #23
 8003608:	18fb      	adds	r3, r7, r3
 800360a:	2202      	movs	r2, #2
 800360c:	701a      	strb	r2, [r3, #0]
    goto error;
 800360e:	e0d4      	b.n	80037ba <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d003      	beq.n	800361e <HAL_SPI_Receive+0x8e>
 8003616:	1dbb      	adds	r3, r7, #6
 8003618:	881b      	ldrh	r3, [r3, #0]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d104      	bne.n	8003628 <HAL_SPI_Receive+0x98>
  {
    errorcode = HAL_ERROR;
 800361e:	2317      	movs	r3, #23
 8003620:	18fb      	adds	r3, r7, r3
 8003622:	2201      	movs	r2, #1
 8003624:	701a      	strb	r2, [r3, #0]
    goto error;
 8003626:	e0c8      	b.n	80037ba <HAL_SPI_Receive+0x22a>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	2251      	movs	r2, #81	; 0x51
 800362c:	2104      	movs	r1, #4
 800362e:	5499      	strb	r1, [r3, r2]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2200      	movs	r2, #0
 8003634:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	68ba      	ldr	r2, [r7, #8]
 800363a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	1dba      	adds	r2, r7, #6
 8003640:	8812      	ldrh	r2, [r2, #0]
 8003642:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	1dba      	adds	r2, r7, #6
 8003648:	8812      	ldrh	r2, [r2, #0]
 800364a:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	2200      	movs	r2, #0
 8003650:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	2200      	movs	r2, #0
 800365c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	2200      	movs	r2, #0
 8003662:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	2200      	movs	r2, #0
 8003668:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	689a      	ldr	r2, [r3, #8]
 800366e:	2380      	movs	r3, #128	; 0x80
 8003670:	021b      	lsls	r3, r3, #8
 8003672:	429a      	cmp	r2, r3
 8003674:	d10f      	bne.n	8003696 <HAL_SPI_Receive+0x106>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	681a      	ldr	r2, [r3, #0]
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	2140      	movs	r1, #64	; 0x40
 8003682:	438a      	bics	r2, r1
 8003684:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	681a      	ldr	r2, [r3, #0]
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	4951      	ldr	r1, [pc, #324]	; (80037d8 <HAL_SPI_Receive+0x248>)
 8003692:	400a      	ands	r2, r1
 8003694:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	2240      	movs	r2, #64	; 0x40
 800369e:	4013      	ands	r3, r2
 80036a0:	2b40      	cmp	r3, #64	; 0x40
 80036a2:	d007      	beq.n	80036b4 <HAL_SPI_Receive+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	2140      	movs	r1, #64	; 0x40
 80036b0:	430a      	orrs	r2, r1
 80036b2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	68db      	ldr	r3, [r3, #12]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d164      	bne.n	8003786 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80036bc:	e02f      	b.n	800371e <HAL_SPI_Receive+0x18e>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	689b      	ldr	r3, [r3, #8]
 80036c4:	2201      	movs	r2, #1
 80036c6:	4013      	ands	r3, r2
 80036c8:	2b01      	cmp	r3, #1
 80036ca:	d115      	bne.n	80036f8 <HAL_SPI_Receive+0x168>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	330c      	adds	r3, #12
 80036d2:	001a      	movs	r2, r3
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036d8:	7812      	ldrb	r2, [r2, #0]
 80036da:	b2d2      	uxtb	r2, r2
 80036dc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80036e2:	1c5a      	adds	r2, r3, #1
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80036ec:	b29b      	uxth	r3, r3
 80036ee:	3b01      	subs	r3, #1
 80036f0:	b29a      	uxth	r2, r3
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	87da      	strh	r2, [r3, #62]	; 0x3e
 80036f6:	e012      	b.n	800371e <HAL_SPI_Receive+0x18e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80036f8:	f7fe fa10 	bl	8001b1c <HAL_GetTick>
 80036fc:	0002      	movs	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	683a      	ldr	r2, [r7, #0]
 8003704:	429a      	cmp	r2, r3
 8003706:	d802      	bhi.n	800370e <HAL_SPI_Receive+0x17e>
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	3301      	adds	r3, #1
 800370c:	d102      	bne.n	8003714 <HAL_SPI_Receive+0x184>
 800370e:	683b      	ldr	r3, [r7, #0]
 8003710:	2b00      	cmp	r3, #0
 8003712:	d104      	bne.n	800371e <HAL_SPI_Receive+0x18e>
        {
          errorcode = HAL_TIMEOUT;
 8003714:	2317      	movs	r3, #23
 8003716:	18fb      	adds	r3, r7, r3
 8003718:	2203      	movs	r2, #3
 800371a:	701a      	strb	r2, [r3, #0]
          goto error;
 800371c:	e04d      	b.n	80037ba <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003722:	b29b      	uxth	r3, r3
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ca      	bne.n	80036be <HAL_SPI_Receive+0x12e>
 8003728:	e032      	b.n	8003790 <HAL_SPI_Receive+0x200>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	689b      	ldr	r3, [r3, #8]
 8003730:	2201      	movs	r2, #1
 8003732:	4013      	ands	r3, r2
 8003734:	2b01      	cmp	r3, #1
 8003736:	d113      	bne.n	8003760 <HAL_SPI_Receive+0x1d0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	68da      	ldr	r2, [r3, #12]
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003742:	b292      	uxth	r2, r2
 8003744:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800374a:	1c9a      	adds	r2, r3, #2
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003754:	b29b      	uxth	r3, r3
 8003756:	3b01      	subs	r3, #1
 8003758:	b29a      	uxth	r2, r3
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800375e:	e012      	b.n	8003786 <HAL_SPI_Receive+0x1f6>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003760:	f7fe f9dc 	bl	8001b1c <HAL_GetTick>
 8003764:	0002      	movs	r2, r0
 8003766:	693b      	ldr	r3, [r7, #16]
 8003768:	1ad3      	subs	r3, r2, r3
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d802      	bhi.n	8003776 <HAL_SPI_Receive+0x1e6>
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	3301      	adds	r3, #1
 8003774:	d102      	bne.n	800377c <HAL_SPI_Receive+0x1ec>
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d104      	bne.n	8003786 <HAL_SPI_Receive+0x1f6>
        {
          errorcode = HAL_TIMEOUT;
 800377c:	2317      	movs	r3, #23
 800377e:	18fb      	adds	r3, r7, r3
 8003780:	2203      	movs	r2, #3
 8003782:	701a      	strb	r2, [r3, #0]
          goto error;
 8003784:	e019      	b.n	80037ba <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800378a:	b29b      	uxth	r3, r3
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1cc      	bne.n	800372a <HAL_SPI_Receive+0x19a>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003790:	693a      	ldr	r2, [r7, #16]
 8003792:	6839      	ldr	r1, [r7, #0]
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	0018      	movs	r0, r3
 8003798:	f000 fa6a 	bl	8003c70 <SPI_EndRxTransaction>
 800379c:	1e03      	subs	r3, r0, #0
 800379e:	d002      	beq.n	80037a6 <HAL_SPI_Receive+0x216>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2220      	movs	r2, #32
 80037a4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d004      	beq.n	80037b8 <HAL_SPI_Receive+0x228>
  {
    errorcode = HAL_ERROR;
 80037ae:	2317      	movs	r3, #23
 80037b0:	18fb      	adds	r3, r7, r3
 80037b2:	2201      	movs	r2, #1
 80037b4:	701a      	strb	r2, [r3, #0]
 80037b6:	e000      	b.n	80037ba <HAL_SPI_Receive+0x22a>
  }

error :
 80037b8:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2251      	movs	r2, #81	; 0x51
 80037be:	2101      	movs	r1, #1
 80037c0:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2250      	movs	r2, #80	; 0x50
 80037c6:	2100      	movs	r1, #0
 80037c8:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80037ca:	2317      	movs	r3, #23
 80037cc:	18fb      	adds	r3, r7, r3
 80037ce:	781b      	ldrb	r3, [r3, #0]
}
 80037d0:	0018      	movs	r0, r3
 80037d2:	46bd      	mov	sp, r7
 80037d4:	b007      	add	sp, #28
 80037d6:	bd90      	pop	{r4, r7, pc}
 80037d8:	ffffbfff 	.word	0xffffbfff

080037dc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80037dc:	b580      	push	{r7, lr}
 80037de:	b08c      	sub	sp, #48	; 0x30
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	60f8      	str	r0, [r7, #12]
 80037e4:	60b9      	str	r1, [r7, #8]
 80037e6:	607a      	str	r2, [r7, #4]
 80037e8:	001a      	movs	r2, r3
 80037ea:	1cbb      	adds	r3, r7, #2
 80037ec:	801a      	strh	r2, [r3, #0]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80037ee:	2301      	movs	r3, #1
 80037f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80037f2:	232b      	movs	r3, #43	; 0x2b
 80037f4:	18fb      	adds	r3, r7, r3
 80037f6:	2200      	movs	r2, #0
 80037f8:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	2250      	movs	r2, #80	; 0x50
 80037fe:	5c9b      	ldrb	r3, [r3, r2]
 8003800:	2b01      	cmp	r3, #1
 8003802:	d101      	bne.n	8003808 <HAL_SPI_TransmitReceive+0x2c>
 8003804:	2302      	movs	r3, #2
 8003806:	e1a0      	b.n	8003b4a <HAL_SPI_TransmitReceive+0x36e>
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2250      	movs	r2, #80	; 0x50
 800380c:	2101      	movs	r1, #1
 800380e:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003810:	f7fe f984 	bl	8001b1c <HAL_GetTick>
 8003814:	0003      	movs	r3, r0
 8003816:	627b      	str	r3, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003818:	2023      	movs	r0, #35	; 0x23
 800381a:	183b      	adds	r3, r7, r0
 800381c:	68fa      	ldr	r2, [r7, #12]
 800381e:	2151      	movs	r1, #81	; 0x51
 8003820:	5c52      	ldrb	r2, [r2, r1]
 8003822:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800382a:	231a      	movs	r3, #26
 800382c:	18fb      	adds	r3, r7, r3
 800382e:	1cba      	adds	r2, r7, #2
 8003830:	8812      	ldrh	r2, [r2, #0]
 8003832:	801a      	strh	r2, [r3, #0]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003834:	183b      	adds	r3, r7, r0
 8003836:	781b      	ldrb	r3, [r3, #0]
 8003838:	2b01      	cmp	r3, #1
 800383a:	d011      	beq.n	8003860 <HAL_SPI_TransmitReceive+0x84>
 800383c:	69fa      	ldr	r2, [r7, #28]
 800383e:	2382      	movs	r3, #130	; 0x82
 8003840:	005b      	lsls	r3, r3, #1
 8003842:	429a      	cmp	r2, r3
 8003844:	d107      	bne.n	8003856 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	689b      	ldr	r3, [r3, #8]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d103      	bne.n	8003856 <HAL_SPI_TransmitReceive+0x7a>
 800384e:	183b      	adds	r3, r7, r0
 8003850:	781b      	ldrb	r3, [r3, #0]
 8003852:	2b04      	cmp	r3, #4
 8003854:	d004      	beq.n	8003860 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8003856:	232b      	movs	r3, #43	; 0x2b
 8003858:	18fb      	adds	r3, r7, r3
 800385a:	2202      	movs	r2, #2
 800385c:	701a      	strb	r2, [r3, #0]
    goto error;
 800385e:	e169      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	2b00      	cmp	r3, #0
 8003864:	d006      	beq.n	8003874 <HAL_SPI_TransmitReceive+0x98>
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d003      	beq.n	8003874 <HAL_SPI_TransmitReceive+0x98>
 800386c:	1cbb      	adds	r3, r7, #2
 800386e:	881b      	ldrh	r3, [r3, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8003874:	232b      	movs	r3, #43	; 0x2b
 8003876:	18fb      	adds	r3, r7, r3
 8003878:	2201      	movs	r2, #1
 800387a:	701a      	strb	r2, [r3, #0]
    goto error;
 800387c:	e15a      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	2251      	movs	r2, #81	; 0x51
 8003882:	5c9b      	ldrb	r3, [r3, r2]
 8003884:	b2db      	uxtb	r3, r3
 8003886:	2b04      	cmp	r3, #4
 8003888:	d003      	beq.n	8003892 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	2251      	movs	r2, #81	; 0x51
 800388e:	2105      	movs	r1, #5
 8003890:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	2200      	movs	r2, #0
 8003896:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	1cba      	adds	r2, r7, #2
 80038a2:	8812      	ldrh	r2, [r2, #0]
 80038a4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	1cba      	adds	r2, r7, #2
 80038aa:	8812      	ldrh	r2, [r2, #0]
 80038ac:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80038ae:	68fb      	ldr	r3, [r7, #12]
 80038b0:	68ba      	ldr	r2, [r7, #8]
 80038b2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	1cba      	adds	r2, r7, #2
 80038b8:	8812      	ldrh	r2, [r2, #0]
 80038ba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	1cba      	adds	r2, r7, #2
 80038c0:	8812      	ldrh	r2, [r2, #0]
 80038c2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	2200      	movs	r2, #0
 80038c8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	2200      	movs	r2, #0
 80038ce:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	2240      	movs	r2, #64	; 0x40
 80038d8:	4013      	ands	r3, r2
 80038da:	2b40      	cmp	r3, #64	; 0x40
 80038dc:	d007      	beq.n	80038ee <HAL_SPI_TransmitReceive+0x112>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	2140      	movs	r1, #64	; 0x40
 80038ea:	430a      	orrs	r2, r1
 80038ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	68da      	ldr	r2, [r3, #12]
 80038f2:	2380      	movs	r3, #128	; 0x80
 80038f4:	011b      	lsls	r3, r3, #4
 80038f6:	429a      	cmp	r2, r3
 80038f8:	d000      	beq.n	80038fc <HAL_SPI_TransmitReceive+0x120>
 80038fa:	e07a      	b.n	80039f2 <HAL_SPI_TransmitReceive+0x216>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d004      	beq.n	800390e <HAL_SPI_TransmitReceive+0x132>
 8003904:	231a      	movs	r3, #26
 8003906:	18fb      	adds	r3, r7, r3
 8003908:	881b      	ldrh	r3, [r3, #0]
 800390a:	2b01      	cmp	r3, #1
 800390c:	d166      	bne.n	80039dc <HAL_SPI_TransmitReceive+0x200>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003912:	881a      	ldrh	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800391e:	1c9a      	adds	r2, r3, #2
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003928:	b29b      	uxth	r3, r3
 800392a:	3b01      	subs	r3, #1
 800392c:	b29a      	uxth	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003932:	e053      	b.n	80039dc <HAL_SPI_TransmitReceive+0x200>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003934:	68fb      	ldr	r3, [r7, #12]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	689b      	ldr	r3, [r3, #8]
 800393a:	2202      	movs	r2, #2
 800393c:	4013      	ands	r3, r2
 800393e:	2b02      	cmp	r3, #2
 8003940:	d11b      	bne.n	800397a <HAL_SPI_TransmitReceive+0x19e>
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003946:	b29b      	uxth	r3, r3
 8003948:	2b00      	cmp	r3, #0
 800394a:	d016      	beq.n	800397a <HAL_SPI_TransmitReceive+0x19e>
 800394c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800394e:	2b01      	cmp	r3, #1
 8003950:	d113      	bne.n	800397a <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003956:	881a      	ldrh	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003962:	1c9a      	adds	r2, r3, #2
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800396c:	b29b      	uxth	r3, r3
 800396e:	3b01      	subs	r3, #1
 8003970:	b29a      	uxth	r2, r3
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003976:	2300      	movs	r3, #0
 8003978:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	689b      	ldr	r3, [r3, #8]
 8003980:	2201      	movs	r2, #1
 8003982:	4013      	ands	r3, r2
 8003984:	2b01      	cmp	r3, #1
 8003986:	d119      	bne.n	80039bc <HAL_SPI_TransmitReceive+0x1e0>
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800398c:	b29b      	uxth	r3, r3
 800398e:	2b00      	cmp	r3, #0
 8003990:	d014      	beq.n	80039bc <HAL_SPI_TransmitReceive+0x1e0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	68da      	ldr	r2, [r3, #12]
 8003998:	68fb      	ldr	r3, [r7, #12]
 800399a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800399c:	b292      	uxth	r2, r2
 800399e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039a4:	1c9a      	adds	r2, r3, #2
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ae:	b29b      	uxth	r3, r3
 80039b0:	3b01      	subs	r3, #1
 80039b2:	b29a      	uxth	r2, r3
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80039b8:	2301      	movs	r3, #1
 80039ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80039bc:	f7fe f8ae 	bl	8001b1c <HAL_GetTick>
 80039c0:	0002      	movs	r2, r0
 80039c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c4:	1ad3      	subs	r3, r2, r3
 80039c6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039c8:	429a      	cmp	r2, r3
 80039ca:	d807      	bhi.n	80039dc <HAL_SPI_TransmitReceive+0x200>
 80039cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039ce:	3301      	adds	r3, #1
 80039d0:	d004      	beq.n	80039dc <HAL_SPI_TransmitReceive+0x200>
      {
        errorcode = HAL_TIMEOUT;
 80039d2:	232b      	movs	r3, #43	; 0x2b
 80039d4:	18fb      	adds	r3, r7, r3
 80039d6:	2203      	movs	r2, #3
 80039d8:	701a      	strb	r2, [r3, #0]
        goto error;
 80039da:	e0ab      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d1a6      	bne.n	8003934 <HAL_SPI_TransmitReceive+0x158>
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039ea:	b29b      	uxth	r3, r3
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d1a1      	bne.n	8003934 <HAL_SPI_TransmitReceive+0x158>
 80039f0:	e07f      	b.n	8003af2 <HAL_SPI_TransmitReceive+0x316>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	685b      	ldr	r3, [r3, #4]
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d005      	beq.n	8003a06 <HAL_SPI_TransmitReceive+0x22a>
 80039fa:	231a      	movs	r3, #26
 80039fc:	18fb      	adds	r3, r7, r3
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	2b01      	cmp	r3, #1
 8003a02:	d000      	beq.n	8003a06 <HAL_SPI_TransmitReceive+0x22a>
 8003a04:	e06b      	b.n	8003ade <HAL_SPI_TransmitReceive+0x302>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	330c      	adds	r3, #12
 8003a10:	7812      	ldrb	r2, [r2, #0]
 8003a12:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a18:	1c5a      	adds	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	3b01      	subs	r3, #1
 8003a26:	b29a      	uxth	r2, r3
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a2c:	e057      	b.n	8003ade <HAL_SPI_TransmitReceive+0x302>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	2202      	movs	r2, #2
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b02      	cmp	r3, #2
 8003a3a:	d11c      	bne.n	8003a76 <HAL_SPI_TransmitReceive+0x29a>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d017      	beq.n	8003a76 <HAL_SPI_TransmitReceive+0x29a>
 8003a46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a48:	2b01      	cmp	r3, #1
 8003a4a:	d114      	bne.n	8003a76 <HAL_SPI_TransmitReceive+0x29a>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	330c      	adds	r3, #12
 8003a56:	7812      	ldrb	r2, [r2, #0]
 8003a58:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a5e:	1c5a      	adds	r2, r3, #1
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a68:	b29b      	uxth	r3, r3
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a72:	2300      	movs	r3, #0
 8003a74:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	4013      	ands	r3, r2
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d119      	bne.n	8003ab8 <HAL_SPI_TransmitReceive+0x2dc>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d014      	beq.n	8003ab8 <HAL_SPI_TransmitReceive+0x2dc>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	681b      	ldr	r3, [r3, #0]
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a98:	b2d2      	uxtb	r2, r2
 8003a9a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aa0:	1c5a      	adds	r2, r3, #1
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	3b01      	subs	r3, #1
 8003aae:	b29a      	uxth	r2, r3
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ab4:	2301      	movs	r3, #1
 8003ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ab8:	f7fe f830 	bl	8001b1c <HAL_GetTick>
 8003abc:	0002      	movs	r2, r0
 8003abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac0:	1ad3      	subs	r3, r2, r3
 8003ac2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ac4:	429a      	cmp	r2, r3
 8003ac6:	d802      	bhi.n	8003ace <HAL_SPI_TransmitReceive+0x2f2>
 8003ac8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003aca:	3301      	adds	r3, #1
 8003acc:	d102      	bne.n	8003ad4 <HAL_SPI_TransmitReceive+0x2f8>
 8003ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d104      	bne.n	8003ade <HAL_SPI_TransmitReceive+0x302>
      {
        errorcode = HAL_TIMEOUT;
 8003ad4:	232b      	movs	r3, #43	; 0x2b
 8003ad6:	18fb      	adds	r3, r7, r3
 8003ad8:	2203      	movs	r2, #3
 8003ada:	701a      	strb	r2, [r3, #0]
        goto error;
 8003adc:	e02a      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ae2:	b29b      	uxth	r3, r3
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d1a2      	bne.n	8003a2e <HAL_SPI_TransmitReceive+0x252>
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aec:	b29b      	uxth	r3, r3
 8003aee:	2b00      	cmp	r3, #0
 8003af0:	d19d      	bne.n	8003a2e <HAL_SPI_TransmitReceive+0x252>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003af2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003af4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	0018      	movs	r0, r3
 8003afa:	f000 f923 	bl	8003d44 <SPI_EndRxTxTransaction>
 8003afe:	1e03      	subs	r3, r0, #0
 8003b00:	d007      	beq.n	8003b12 <HAL_SPI_TransmitReceive+0x336>
  {
    errorcode = HAL_ERROR;
 8003b02:	232b      	movs	r3, #43	; 0x2b
 8003b04:	18fb      	adds	r3, r7, r3
 8003b06:	2201      	movs	r2, #1
 8003b08:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2220      	movs	r2, #32
 8003b0e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003b10:	e010      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	689b      	ldr	r3, [r3, #8]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d10b      	bne.n	8003b32 <HAL_SPI_TransmitReceive+0x356>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b1a:	2300      	movs	r3, #0
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	68db      	ldr	r3, [r3, #12]
 8003b24:	617b      	str	r3, [r7, #20]
 8003b26:	68fb      	ldr	r3, [r7, #12]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	689b      	ldr	r3, [r3, #8]
 8003b2c:	617b      	str	r3, [r7, #20]
 8003b2e:	697b      	ldr	r3, [r7, #20]
 8003b30:	e000      	b.n	8003b34 <HAL_SPI_TransmitReceive+0x358>
  }

error :
 8003b32:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	2251      	movs	r2, #81	; 0x51
 8003b38:	2101      	movs	r1, #1
 8003b3a:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2250      	movs	r2, #80	; 0x50
 8003b40:	2100      	movs	r1, #0
 8003b42:	5499      	strb	r1, [r3, r2]
  return errorcode;
 8003b44:	232b      	movs	r3, #43	; 0x2b
 8003b46:	18fb      	adds	r3, r7, r3
 8003b48:	781b      	ldrb	r3, [r3, #0]
}
 8003b4a:	0018      	movs	r0, r3
 8003b4c:	46bd      	mov	sp, r7
 8003b4e:	b00c      	add	sp, #48	; 0x30
 8003b50:	bd80      	pop	{r7, pc}
	...

08003b54 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003b54:	b580      	push	{r7, lr}
 8003b56:	b088      	sub	sp, #32
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	60f8      	str	r0, [r7, #12]
 8003b5c:	60b9      	str	r1, [r7, #8]
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	1dfb      	adds	r3, r7, #7
 8003b62:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003b64:	f7fd ffda 	bl	8001b1c <HAL_GetTick>
 8003b68:	0002      	movs	r2, r0
 8003b6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003b6c:	1a9b      	subs	r3, r3, r2
 8003b6e:	683a      	ldr	r2, [r7, #0]
 8003b70:	18d3      	adds	r3, r2, r3
 8003b72:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003b74:	f7fd ffd2 	bl	8001b1c <HAL_GetTick>
 8003b78:	0003      	movs	r3, r0
 8003b7a:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003b7c:	4b3a      	ldr	r3, [pc, #232]	; (8003c68 <SPI_WaitFlagStateUntilTimeout+0x114>)
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	015b      	lsls	r3, r3, #5
 8003b82:	0d1b      	lsrs	r3, r3, #20
 8003b84:	69fa      	ldr	r2, [r7, #28]
 8003b86:	4353      	muls	r3, r2
 8003b88:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003b8a:	e058      	b.n	8003c3e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003b8c:	683b      	ldr	r3, [r7, #0]
 8003b8e:	3301      	adds	r3, #1
 8003b90:	d055      	beq.n	8003c3e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003b92:	f7fd ffc3 	bl	8001b1c <HAL_GetTick>
 8003b96:	0002      	movs	r2, r0
 8003b98:	69bb      	ldr	r3, [r7, #24]
 8003b9a:	1ad3      	subs	r3, r2, r3
 8003b9c:	69fa      	ldr	r2, [r7, #28]
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d902      	bls.n	8003ba8 <SPI_WaitFlagStateUntilTimeout+0x54>
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d142      	bne.n	8003c2e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	21e0      	movs	r1, #224	; 0xe0
 8003bb4:	438a      	bics	r2, r1
 8003bb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	685a      	ldr	r2, [r3, #4]
 8003bbc:	2382      	movs	r3, #130	; 0x82
 8003bbe:	005b      	lsls	r3, r3, #1
 8003bc0:	429a      	cmp	r2, r3
 8003bc2:	d113      	bne.n	8003bec <SPI_WaitFlagStateUntilTimeout+0x98>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	689a      	ldr	r2, [r3, #8]
 8003bc8:	2380      	movs	r3, #128	; 0x80
 8003bca:	021b      	lsls	r3, r3, #8
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d005      	beq.n	8003bdc <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	689a      	ldr	r2, [r3, #8]
 8003bd4:	2380      	movs	r3, #128	; 0x80
 8003bd6:	00db      	lsls	r3, r3, #3
 8003bd8:	429a      	cmp	r2, r3
 8003bda:	d107      	bne.n	8003bec <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	681a      	ldr	r2, [r3, #0]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	2140      	movs	r1, #64	; 0x40
 8003be8:	438a      	bics	r2, r1
 8003bea:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003bf0:	2380      	movs	r3, #128	; 0x80
 8003bf2:	019b      	lsls	r3, r3, #6
 8003bf4:	429a      	cmp	r2, r3
 8003bf6:	d110      	bne.n	8003c1a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	681a      	ldr	r2, [r3, #0]
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	491a      	ldr	r1, [pc, #104]	; (8003c6c <SPI_WaitFlagStateUntilTimeout+0x118>)
 8003c04:	400a      	ands	r2, r1
 8003c06:	601a      	str	r2, [r3, #0]
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	681a      	ldr	r2, [r3, #0]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2180      	movs	r1, #128	; 0x80
 8003c14:	0189      	lsls	r1, r1, #6
 8003c16:	430a      	orrs	r2, r1
 8003c18:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	2251      	movs	r2, #81	; 0x51
 8003c1e:	2101      	movs	r1, #1
 8003c20:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	2250      	movs	r2, #80	; 0x50
 8003c26:	2100      	movs	r1, #0
 8003c28:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003c2a:	2303      	movs	r3, #3
 8003c2c:	e017      	b.n	8003c5e <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003c2e:	697b      	ldr	r3, [r7, #20]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8003c34:	2300      	movs	r3, #0
 8003c36:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c38:	697b      	ldr	r3, [r7, #20]
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c3e:	68fb      	ldr	r3, [r7, #12]
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	689b      	ldr	r3, [r3, #8]
 8003c44:	68ba      	ldr	r2, [r7, #8]
 8003c46:	4013      	ands	r3, r2
 8003c48:	68ba      	ldr	r2, [r7, #8]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	425a      	negs	r2, r3
 8003c4e:	4153      	adcs	r3, r2
 8003c50:	b2db      	uxtb	r3, r3
 8003c52:	001a      	movs	r2, r3
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	d197      	bne.n	8003b8c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003c5c:	2300      	movs	r3, #0
}
 8003c5e:	0018      	movs	r0, r3
 8003c60:	46bd      	mov	sp, r7
 8003c62:	b008      	add	sp, #32
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	46c0      	nop			; (mov r8, r8)
 8003c68:	20000000 	.word	0x20000000
 8003c6c:	ffffdfff 	.word	0xffffdfff

08003c70 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003c70:	b580      	push	{r7, lr}
 8003c72:	b086      	sub	sp, #24
 8003c74:	af02      	add	r7, sp, #8
 8003c76:	60f8      	str	r0, [r7, #12]
 8003c78:	60b9      	str	r1, [r7, #8]
 8003c7a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	685a      	ldr	r2, [r3, #4]
 8003c80:	2382      	movs	r3, #130	; 0x82
 8003c82:	005b      	lsls	r3, r3, #1
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d113      	bne.n	8003cb0 <SPI_EndRxTransaction+0x40>
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	689a      	ldr	r2, [r3, #8]
 8003c8c:	2380      	movs	r3, #128	; 0x80
 8003c8e:	021b      	lsls	r3, r3, #8
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d005      	beq.n	8003ca0 <SPI_EndRxTransaction+0x30>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	689a      	ldr	r2, [r3, #8]
 8003c98:	2380      	movs	r3, #128	; 0x80
 8003c9a:	00db      	lsls	r3, r3, #3
 8003c9c:	429a      	cmp	r2, r3
 8003c9e:	d107      	bne.n	8003cb0 <SPI_EndRxTransaction+0x40>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	681a      	ldr	r2, [r3, #0]
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	2140      	movs	r1, #64	; 0x40
 8003cac:	438a      	bics	r2, r1
 8003cae:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	685a      	ldr	r2, [r3, #4]
 8003cb4:	2382      	movs	r3, #130	; 0x82
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	429a      	cmp	r2, r3
 8003cba:	d12b      	bne.n	8003d14 <SPI_EndRxTransaction+0xa4>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	689a      	ldr	r2, [r3, #8]
 8003cc0:	2380      	movs	r3, #128	; 0x80
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	429a      	cmp	r2, r3
 8003cc6:	d012      	beq.n	8003cee <SPI_EndRxTransaction+0x7e>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003cc8:	68ba      	ldr	r2, [r7, #8]
 8003cca:	68f8      	ldr	r0, [r7, #12]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	9300      	str	r3, [sp, #0]
 8003cd0:	0013      	movs	r3, r2
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	2180      	movs	r1, #128	; 0x80
 8003cd6:	f7ff ff3d 	bl	8003b54 <SPI_WaitFlagStateUntilTimeout>
 8003cda:	1e03      	subs	r3, r0, #0
 8003cdc:	d02d      	beq.n	8003d3a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ce2:	2220      	movs	r2, #32
 8003ce4:	431a      	orrs	r2, r3
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e026      	b.n	8003d3c <SPI_EndRxTransaction+0xcc>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003cee:	68ba      	ldr	r2, [r7, #8]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	9300      	str	r3, [sp, #0]
 8003cf6:	0013      	movs	r3, r2
 8003cf8:	2200      	movs	r2, #0
 8003cfa:	2101      	movs	r1, #1
 8003cfc:	f7ff ff2a 	bl	8003b54 <SPI_WaitFlagStateUntilTimeout>
 8003d00:	1e03      	subs	r3, r0, #0
 8003d02:	d01a      	beq.n	8003d3a <SPI_EndRxTransaction+0xca>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d08:	2220      	movs	r2, #32
 8003d0a:	431a      	orrs	r2, r3
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e013      	b.n	8003d3c <SPI_EndRxTransaction+0xcc>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d14:	68ba      	ldr	r2, [r7, #8]
 8003d16:	68f8      	ldr	r0, [r7, #12]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	9300      	str	r3, [sp, #0]
 8003d1c:	0013      	movs	r3, r2
 8003d1e:	2200      	movs	r2, #0
 8003d20:	2101      	movs	r1, #1
 8003d22:	f7ff ff17 	bl	8003b54 <SPI_WaitFlagStateUntilTimeout>
 8003d26:	1e03      	subs	r3, r0, #0
 8003d28:	d007      	beq.n	8003d3a <SPI_EndRxTransaction+0xca>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d2e:	2220      	movs	r2, #32
 8003d30:	431a      	orrs	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d36:	2303      	movs	r3, #3
 8003d38:	e000      	b.n	8003d3c <SPI_EndRxTransaction+0xcc>
    }
  }
  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	0018      	movs	r0, r3
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	b004      	add	sp, #16
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b088      	sub	sp, #32
 8003d48:	af02      	add	r7, sp, #8
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003d50:	4b1d      	ldr	r3, [pc, #116]	; (8003dc8 <SPI_EndRxTxTransaction+0x84>)
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	491d      	ldr	r1, [pc, #116]	; (8003dcc <SPI_EndRxTxTransaction+0x88>)
 8003d56:	0018      	movs	r0, r3
 8003d58:	f7fc f9d6 	bl	8000108 <__udivsi3>
 8003d5c:	0003      	movs	r3, r0
 8003d5e:	001a      	movs	r2, r3
 8003d60:	0013      	movs	r3, r2
 8003d62:	015b      	lsls	r3, r3, #5
 8003d64:	1a9b      	subs	r3, r3, r2
 8003d66:	009b      	lsls	r3, r3, #2
 8003d68:	189b      	adds	r3, r3, r2
 8003d6a:	00db      	lsls	r3, r3, #3
 8003d6c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	2382      	movs	r3, #130	; 0x82
 8003d74:	005b      	lsls	r3, r3, #1
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d112      	bne.n	8003da0 <SPI_EndRxTxTransaction+0x5c>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d7a:	68ba      	ldr	r2, [r7, #8]
 8003d7c:	68f8      	ldr	r0, [r7, #12]
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	9300      	str	r3, [sp, #0]
 8003d82:	0013      	movs	r3, r2
 8003d84:	2200      	movs	r2, #0
 8003d86:	2180      	movs	r1, #128	; 0x80
 8003d88:	f7ff fee4 	bl	8003b54 <SPI_WaitFlagStateUntilTimeout>
 8003d8c:	1e03      	subs	r3, r0, #0
 8003d8e:	d016      	beq.n	8003dbe <SPI_EndRxTxTransaction+0x7a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d94:	2220      	movs	r2, #32
 8003d96:	431a      	orrs	r2, r3
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e00f      	b.n	8003dc0 <SPI_EndRxTxTransaction+0x7c>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d00a      	beq.n	8003dbc <SPI_EndRxTxTransaction+0x78>
      {
        break;
      }
      count--;
 8003da6:	697b      	ldr	r3, [r7, #20]
 8003da8:	3b01      	subs	r3, #1
 8003daa:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	689b      	ldr	r3, [r3, #8]
 8003db2:	2280      	movs	r2, #128	; 0x80
 8003db4:	4013      	ands	r3, r2
 8003db6:	2b80      	cmp	r3, #128	; 0x80
 8003db8:	d0f2      	beq.n	8003da0 <SPI_EndRxTxTransaction+0x5c>
 8003dba:	e000      	b.n	8003dbe <SPI_EndRxTxTransaction+0x7a>
        break;
 8003dbc:	46c0      	nop			; (mov r8, r8)
  }

  return HAL_OK;
 8003dbe:	2300      	movs	r3, #0
}
 8003dc0:	0018      	movs	r0, r3
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	b006      	add	sp, #24
 8003dc6:	bd80      	pop	{r7, pc}
 8003dc8:	20000000 	.word	0x20000000
 8003dcc:	016e3600 	.word	0x016e3600

08003dd0 <__libc_init_array>:
 8003dd0:	b570      	push	{r4, r5, r6, lr}
 8003dd2:	2600      	movs	r6, #0
 8003dd4:	4d0c      	ldr	r5, [pc, #48]	; (8003e08 <__libc_init_array+0x38>)
 8003dd6:	4c0d      	ldr	r4, [pc, #52]	; (8003e0c <__libc_init_array+0x3c>)
 8003dd8:	1b64      	subs	r4, r4, r5
 8003dda:	10a4      	asrs	r4, r4, #2
 8003ddc:	42a6      	cmp	r6, r4
 8003dde:	d109      	bne.n	8003df4 <__libc_init_array+0x24>
 8003de0:	2600      	movs	r6, #0
 8003de2:	f000 f82b 	bl	8003e3c <_init>
 8003de6:	4d0a      	ldr	r5, [pc, #40]	; (8003e10 <__libc_init_array+0x40>)
 8003de8:	4c0a      	ldr	r4, [pc, #40]	; (8003e14 <__libc_init_array+0x44>)
 8003dea:	1b64      	subs	r4, r4, r5
 8003dec:	10a4      	asrs	r4, r4, #2
 8003dee:	42a6      	cmp	r6, r4
 8003df0:	d105      	bne.n	8003dfe <__libc_init_array+0x2e>
 8003df2:	bd70      	pop	{r4, r5, r6, pc}
 8003df4:	00b3      	lsls	r3, r6, #2
 8003df6:	58eb      	ldr	r3, [r5, r3]
 8003df8:	4798      	blx	r3
 8003dfa:	3601      	adds	r6, #1
 8003dfc:	e7ee      	b.n	8003ddc <__libc_init_array+0xc>
 8003dfe:	00b3      	lsls	r3, r6, #2
 8003e00:	58eb      	ldr	r3, [r5, r3]
 8003e02:	4798      	blx	r3
 8003e04:	3601      	adds	r6, #1
 8003e06:	e7f2      	b.n	8003dee <__libc_init_array+0x1e>
 8003e08:	08003e80 	.word	0x08003e80
 8003e0c:	08003e80 	.word	0x08003e80
 8003e10:	08003e80 	.word	0x08003e80
 8003e14:	08003e84 	.word	0x08003e84

08003e18 <memcpy>:
 8003e18:	2300      	movs	r3, #0
 8003e1a:	b510      	push	{r4, lr}
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d100      	bne.n	8003e22 <memcpy+0xa>
 8003e20:	bd10      	pop	{r4, pc}
 8003e22:	5ccc      	ldrb	r4, [r1, r3]
 8003e24:	54c4      	strb	r4, [r0, r3]
 8003e26:	3301      	adds	r3, #1
 8003e28:	e7f8      	b.n	8003e1c <memcpy+0x4>

08003e2a <memset>:
 8003e2a:	0003      	movs	r3, r0
 8003e2c:	1882      	adds	r2, r0, r2
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d100      	bne.n	8003e34 <memset+0xa>
 8003e32:	4770      	bx	lr
 8003e34:	7019      	strb	r1, [r3, #0]
 8003e36:	3301      	adds	r3, #1
 8003e38:	e7f9      	b.n	8003e2e <memset+0x4>
	...

08003e3c <_init>:
 8003e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e3e:	46c0      	nop			; (mov r8, r8)
 8003e40:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e42:	bc08      	pop	{r3}
 8003e44:	469e      	mov	lr, r3
 8003e46:	4770      	bx	lr

08003e48 <_fini>:
 8003e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003e4a:	46c0      	nop			; (mov r8, r8)
 8003e4c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003e4e:	bc08      	pop	{r3}
 8003e50:	469e      	mov	lr, r3
 8003e52:	4770      	bx	lr
