0.7
2020.1
May 27 2020
20:09:33
D:/Habib University/Semester3/DLD/Project/Final_DLD_Project/Final_DLD_Project.sim/sim_1/synth/timing/xsim/top_module_time_synth.v,1639922705,verilog,,,,Receiver_RxD;clk_div;glbl;h_counter;pong_game;top_module;v_counter,,,,,,,,
