Protel Design System Design Rule Check
PCB File : D:\Designing\SixSwitchRectifier\SixSwitchRectifier_Board.PcbDoc
Date     : 5/26/2025
Time     : 11:39:30 AM

ERROR : More than 500 violations detected, DRC was stopped

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=100mil) (InNetClass('100')),(All)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0mil) (((IsTrack Or IsArc) And Not InPoly) And IsFree and IsKeepOut),(((IsTrack Or IsArc) And Not InPoly) And IsFree and IsKeepOut)
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=25mil) (InPolygon),(All)
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=6mil) (Max=100mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Direct Connect )(Expansion=10mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=5.906mil) (IsVia and InAnyComponent)
Rule Violations :0

Processing Rule : Minimum Annular Ring (Minimum=8mil) (All)
Rule Violations :0

Processing Rule : Acute Angle Constraint (Minimum=45.000) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=7.874mil) (Max=251mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
   Violation between Hole To Hole Clearance Constraint: (Collision < 10mil) Between Via (8171.55mil,8057.56mil) from Top Layer to Bottom Layer And Via (8172mil,8058mil) from Top Layer to Bottom Layer Pad/Via Touching Holes
Rule Violations :1

Processing Rule : Minimum Solder Mask Sliver (Gap=0.7mil) (InComponentClass('Logo')),(InComponentClass('Logo'))
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=3.937mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (1.126mil < 3.937mil) Between Pad C39-2(7795mil,15385.354mil) on Top Layer And Via (7846mil,15385.354mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.126mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.52mil < 3.937mil) Between Pad C9-1(7884.566mil,8170mil) on Bottom Layer And Via (7883mil,8221mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.063mil < 3.937mil) Between Pad D1-2(8220mil,12127.56mil) on Bottom Layer And Via (8267mil,12128mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.063mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.653mil < 3.937mil) Between Pad IC1-10(7766.024mil,12445mil) on Bottom Layer And Via (7826mil,12445mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.653mil < 3.937mil) Between Pad IC2-10(7766.024mil,10410mil) on Bottom Layer And Via (7826mil,10410mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.653mil < 3.937mil) Between Pad IC2-14(7766.024mil,10210mil) on Bottom Layer And Via (7826mil,10210mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.653mil < 3.937mil) Between Pad IC2-16(7766.024mil,10110mil) on Bottom Layer And Via (7826mil,10110mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [0.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.653mil < 3.937mil) Between Pad IC3-14(7771.024mil,8175mil) on Bottom Layer And Via (7832mil,8164mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.653mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.52mil < 3.937mil) Between Pad L7-2(7925mil,14811.93mil) on Top Layer And Via (7976mil,14811.93mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [1.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.52mil < 3.937mil) Between Pad R114-2(8113.11mil,8065mil) on Bottom Layer And Via (8113.11mil,8116mil) from Top Layer to Bottom Layer [Bottom Solder] Mask Sliver [1.52mil]
   Violation between Minimum Solder Mask Sliver Constraint: (0.823mil < 3.937mil) Between Pad R60-1(6399.76mil,14145mil) on Top Layer And Via (6348mil,14171mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [0.823mil]
Rule Violations :11

Processing Rule : Silk To Solder Mask (Clearance=3mil) (IsPad and InAnycomponent),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad D13-2(7349.98mil,13615mil) on Bottom Layer And Text "R42" (7332mil,13568mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad IC10-4(6170mil,13416.772mil) on Top Layer And Text "R74" (6019mil,13422mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.091mil < 3mil) Between Pad J1-2(6175mil,17515mil) on Multi-Layer And Track (6050mil,17555mil)(6290mil,17555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.091mil < 3mil) Between Pad J2-2(6815mil,17515mil) on Multi-Layer And Track (6690mil,17555mil)(6930mil,17555mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad J4-13(4370mil,15140mil) on Multi-Layer And Text "TP_PWM2" (4028.387mil,15109.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad J4-21(4370mil,14340mil) on Multi-Layer And Text "TP_PWM6" (4028.387mil,14304.175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad JDC1-3(8580mil,17535mil) on Multi-Layer And Track (8485mil,17515mil)(9030mil,17515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad L2-2(6436.536mil,15340mil) on Top Layer And Text "R92" (6466mil,15373mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad PS4-1(8835mil,13420mil) on Multi-Layer And Text "PS5" (8984mil,13454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad PS5-1(8835mil,13995mil) on Multi-Layer And Text "PS6" (8984mil,14029mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad PS6-1(8835mil,14570mil) on Multi-Layer And Text "PS7" (8984mil,14604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad PS8-1(8835mil,15720mil) on Multi-Layer And Text "PS9" (8984mil,15754mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad Q2-0(8600mil,10493.504mil) on Multi-Layer And Track (8305mil,10575mil)(8600mil,10575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad Q2-0(8600mil,8685mil) on Multi-Layer And Track (8305mil,8605mil)(8595mil,8605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad Q3-0(8600mil,6685mil) on Multi-Layer And Track (8305mil,6605mil)(8595mil,6605mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad Q3-0(8600mil,8493.504mil) on Multi-Layer And Track (8305mil,8575mil)(8600mil,8575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R12-2(7015mil,8075mil) on Bottom Layer And Track (6981mil,8037mil)(6981mil,8114mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R12-2(7015mil,8075mil) on Bottom Layer And Track (7049mil,8045mil)(7111mil,8045mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R12-2(7015mil,8075mil) on Bottom Layer And Track (7049mil,8105mil)(7111mil,8105mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R13-1(7145mil,8185mil) on Bottom Layer And Track (7049mil,8155mil)(7111mil,8155mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R13-1(7145mil,8185mil) on Bottom Layer And Track (7049mil,8215mil)(7111mil,8215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R13-1(7145mil,8185mil) on Bottom Layer And Track (7179mil,8147mil)(7179mil,8224mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R13-2(7015mil,8185mil) on Bottom Layer And Track (6981mil,8147mil)(6981mil,8224mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R13-2(7015mil,8185mil) on Bottom Layer And Track (7049mil,8155mil)(7111mil,8155mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R13-2(7015mil,8185mil) on Bottom Layer And Track (7049mil,8215mil)(7111mil,8215mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R14-1(7250mil,8455mil) on Bottom Layer And Track (7211mil,8489mil)(7288mil,8489mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R14-1(7250mil,8455mil) on Bottom Layer And Track (7220mil,8359mil)(7220mil,8421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R14-1(7250mil,8455mil) on Bottom Layer And Track (7280mil,8359mil)(7280mil,8421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R14-2(7250mil,8325mil) on Bottom Layer And Track (7211mil,8291mil)(7288mil,8291mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R14-2(7250mil,8325mil) on Bottom Layer And Track (7220mil,8359mil)(7220mil,8421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R14-2(7250mil,8325mil) on Bottom Layer And Track (7280mil,8359mil)(7280mil,8421mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R16-1(4895mil,13600mil) on Bottom Layer And Track (4861mil,13561mil)(4861mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R16-1(4895mil,13600mil) on Bottom Layer And Track (4929mil,13570mil)(4991mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R16-1(4895mil,13600mil) on Bottom Layer And Track (4929mil,13630mil)(4991mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R16-2(5025mil,13600mil) on Bottom Layer And Track (4929mil,13570mil)(4991mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R16-2(5025mil,13600mil) on Bottom Layer And Track (4929mil,13630mil)(4991mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R16-2(5025mil,13600mil) on Bottom Layer And Track (5059mil,13561mil)(5059mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R17-1(4891mil,13350mil) on Bottom Layer And Track (4852mil,13384mil)(4929mil,13384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R17-1(4891mil,13350mil) on Bottom Layer And Track (4861mil,13254mil)(4861mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R17-1(4891mil,13350mil) on Bottom Layer And Track (4921mil,13254mil)(4921mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R17-2(4891mil,13220mil) on Bottom Layer And Track (4852mil,13186mil)(4929mil,13186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R17-2(4891mil,13220mil) on Bottom Layer And Track (4861mil,13254mil)(4861mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R17-2(4891mil,13220mil) on Bottom Layer And Track (4921mil,13254mil)(4921mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R18-1(5426mil,13105mil) on Bottom Layer And Track (5387mil,13139mil)(5464mil,13139mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R18-1(5426mil,13105mil) on Bottom Layer And Track (5396mil,13009mil)(5396mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R18-1(5426mil,13105mil) on Bottom Layer And Track (5456mil,13009mil)(5456mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R18-2(5426mil,12975mil) on Bottom Layer And Text "Z1" (5405mil,12946.634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R18-2(5426mil,12975mil) on Bottom Layer And Track (5387mil,12941mil)(5464mil,12941mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R18-2(5426mil,12975mil) on Bottom Layer And Track (5396mil,13009mil)(5396mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R18-2(5426mil,12975mil) on Bottom Layer And Track (5456mil,13009mil)(5456mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R19-1(5180.028mil,14775mil) on Top Layer And Track (5142.028mil,14809mil)(5219.028mil,14809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R19-1(5180.028mil,14775mil) on Top Layer And Track (5150.028mil,14679mil)(5150.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R19-1(5180.028mil,14775mil) on Top Layer And Track (5210.028mil,14679mil)(5210.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R19-2(5180.028mil,14645mil) on Top Layer And Track (5142.028mil,14611mil)(5219.028mil,14611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R19-2(5180.028mil,14645mil) on Top Layer And Track (5150.028mil,14679mil)(5150.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R19-2(5180.028mil,14645mil) on Top Layer And Track (5210.028mil,14679mil)(5210.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R20-2(5285mil,13600mil) on Bottom Layer And Track (5189mil,13570mil)(5251mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R20-2(5285mil,13600mil) on Bottom Layer And Track (5189mil,13630mil)(5251mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R20-2(5285mil,13600mil) on Bottom Layer And Track (5319mil,13561mil)(5319mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R2-1(7140mil,12145mil) on Bottom Layer And Track (7044mil,12115mil)(7106mil,12115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R2-1(7140mil,12145mil) on Bottom Layer And Track (7044mil,12175mil)(7106mil,12175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R2-1(7140mil,12145mil) on Bottom Layer And Track (7174mil,12107mil)(7174mil,12184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R2-2(7010mil,12145mil) on Bottom Layer And Track (6976mil,12107mil)(6976mil,12184mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R2-2(7010mil,12145mil) on Bottom Layer And Track (7044mil,12115mil)(7106mil,12115mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R2-2(7010mil,12145mil) on Bottom Layer And Track (7044mil,12175mil)(7106mil,12175mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R22-1(5750mil,14895mil) on Top Layer And Track (5654mil,14865mil)(5716mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R22-1(5750mil,14895mil) on Top Layer And Track (5654mil,14925mil)(5716mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R22-1(5750mil,14895mil) on Top Layer And Track (5784mil,14856mil)(5784mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R24-1(5601mil,13105mil) on Bottom Layer And Track (5562mil,13139mil)(5639mil,13139mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R24-1(5601mil,13105mil) on Bottom Layer And Track (5571mil,13009mil)(5571mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R24-1(5601mil,13105mil) on Bottom Layer And Track (5631mil,13009mil)(5631mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R24-2(5601mil,12975mil) on Bottom Layer And Track (5562mil,12941mil)(5639mil,12941mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R24-2(5601mil,12975mil) on Bottom Layer And Track (5571mil,13009mil)(5571mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R24-2(5601mil,12975mil) on Bottom Layer And Track (5631mil,13009mil)(5631mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R25-1(5519.76mil,14895mil) on Top Layer And Track (5423.76mil,14865mil)(5485.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R25-1(5519.76mil,14895mil) on Top Layer And Track (5423.76mil,14925mil)(5485.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R25-1(5519.76mil,14895mil) on Top Layer And Track (5553.76mil,14856mil)(5553.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R25-2(5389.76mil,14895mil) on Top Layer And Track (5355.76mil,14856mil)(5355.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R25-2(5389.76mil,14895mil) on Top Layer And Track (5423.76mil,14865mil)(5485.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R25-2(5389.76mil,14895mil) on Top Layer And Track (5423.76mil,14925mil)(5485.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R26-1(5061mil,13350mil) on Bottom Layer And Text "IC4" (5116mil,13443mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R26-1(5061mil,13350mil) on Bottom Layer And Track (5022mil,13384mil)(5099mil,13384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R26-1(5061mil,13350mil) on Bottom Layer And Track (5031mil,13254mil)(5031mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R26-1(5061mil,13350mil) on Bottom Layer And Track (5091mil,13254mil)(5091mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R26-2(5061mil,13220mil) on Bottom Layer And Track (5022mil,13186mil)(5099mil,13186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R26-2(5061mil,13220mil) on Bottom Layer And Track (5031mil,13254mil)(5031mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R26-2(5061mil,13220mil) on Bottom Layer And Track (5091mil,13254mil)(5091mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R27-1(5885mil,13605mil) on Bottom Layer And Track (5851mil,13566mil)(5851mil,13643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R27-1(5885mil,13605mil) on Bottom Layer And Track (5919mil,13575mil)(5981mil,13575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R27-1(5885mil,13605mil) on Bottom Layer And Track (5919mil,13635mil)(5981mil,13635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R27-2(6015mil,13605mil) on Bottom Layer And Track (5919mil,13575mil)(5981mil,13575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R27-2(6015mil,13605mil) on Bottom Layer And Track (5919mil,13635mil)(5981mil,13635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R27-2(6015mil,13605mil) on Bottom Layer And Track (6049mil,13566mil)(6049mil,13643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R28-1(5881mil,13355mil) on Bottom Layer And Track (5842mil,13389mil)(5919mil,13389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R28-1(5881mil,13355mil) on Bottom Layer And Track (5851mil,13259mil)(5851mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R28-1(5881mil,13355mil) on Bottom Layer And Track (5911mil,13259mil)(5911mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R28-2(5881mil,13225mil) on Bottom Layer And Track (5842mil,13191mil)(5919mil,13191mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R28-2(5881mil,13225mil) on Bottom Layer And Track (5851mil,13259mil)(5851mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R28-2(5881mil,13225mil) on Bottom Layer And Track (5911mil,13259mil)(5911mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R29-1(6416mil,13110mil) on Bottom Layer And Track (6377mil,13144mil)(6454mil,13144mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R29-1(6416mil,13110mil) on Bottom Layer And Track (6386mil,13014mil)(6386mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R29-1(6416mil,13110mil) on Bottom Layer And Track (6446mil,13014mil)(6446mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R29-2(6416mil,12980mil) on Bottom Layer And Text "Z3" (6395mil,12951.634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R29-2(6416mil,12980mil) on Bottom Layer And Track (6377mil,12946mil)(6454mil,12946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R29-2(6416mil,12980mil) on Bottom Layer And Track (6386mil,13014mil)(6386mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R29-2(6416mil,12980mil) on Bottom Layer And Track (6446mil,13014mil)(6446mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R30-1(5181.028mil,14335mil) on Top Layer And Track (5142.028mil,14301mil)(5219.028mil,14301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R30-1(5181.028mil,14335mil) on Top Layer And Track (5151.028mil,14369mil)(5151.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R30-1(5181.028mil,14335mil) on Top Layer And Track (5211.028mil,14369mil)(5211.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R30-2(5181.028mil,14465mil) on Top Layer And Track (5142.028mil,14499mil)(5219.028mil,14499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R30-2(5181.028mil,14465mil) on Top Layer And Track (5151.028mil,14369mil)(5151.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R30-2(5181.028mil,14465mil) on Top Layer And Track (5211.028mil,14369mil)(5211.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R3-1(7140mil,12255mil) on Bottom Layer And Track (7044mil,12225mil)(7106mil,12225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R3-1(7140mil,12255mil) on Bottom Layer And Track (7044mil,12285mil)(7106mil,12285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R3-1(7140mil,12255mil) on Bottom Layer And Track (7174mil,12217mil)(7174mil,12294mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R31-1(6145mil,13605mil) on Bottom Layer And Track (6111mil,13566mil)(6111mil,13643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R31-1(6145mil,13605mil) on Bottom Layer And Track (6179mil,13575mil)(6241mil,13575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R31-1(6145mil,13605mil) on Bottom Layer And Track (6179mil,13635mil)(6241mil,13635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R31-2(6275mil,13605mil) on Bottom Layer And Track (6179mil,13575mil)(6241mil,13575mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R31-2(6275mil,13605mil) on Bottom Layer And Track (6179mil,13635mil)(6241mil,13635mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R31-2(6275mil,13605mil) on Bottom Layer And Track (6309mil,13566mil)(6309mil,13643mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R3-2(7010mil,12255mil) on Bottom Layer And Track (6976mil,12217mil)(6976mil,12294mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R3-2(7010mil,12255mil) on Bottom Layer And Track (7044mil,12225mil)(7106mil,12225mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R3-2(7010mil,12255mil) on Bottom Layer And Track (7044mil,12285mil)(7106mil,12285mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R33-1(5750mil,14145mil) on Top Layer And Track (5654mil,14115mil)(5716mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R33-1(5750mil,14145mil) on Top Layer And Track (5654mil,14175mil)(5716mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R33-1(5750mil,14145mil) on Top Layer And Track (5784mil,14106mil)(5784mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R34-1(6589mil,13295mil) on Bottom Layer And Track (6551mil,13261mil)(6628mil,13261mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R34-1(6589mil,13295mil) on Bottom Layer And Track (6559mil,13329mil)(6559mil,13391mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R34-1(6589mil,13295mil) on Bottom Layer And Track (6619mil,13329mil)(6619mil,13391mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R34-2(6589mil,13425mil) on Bottom Layer And Track (6551mil,13459mil)(6628mil,13459mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R34-2(6589mil,13425mil) on Bottom Layer And Track (6559mil,13329mil)(6559mil,13391mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R34-2(6589mil,13425mil) on Bottom Layer And Track (6619mil,13329mil)(6619mil,13391mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R35-1(6591mil,13110mil) on Bottom Layer And Track (6552mil,13144mil)(6629mil,13144mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R35-1(6591mil,13110mil) on Bottom Layer And Track (6561mil,13014mil)(6561mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R35-1(6591mil,13110mil) on Bottom Layer And Track (6621mil,13014mil)(6621mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R35-2(6591mil,12980mil) on Bottom Layer And Track (6552mil,12946mil)(6629mil,12946mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R35-2(6591mil,12980mil) on Bottom Layer And Track (6561mil,13014mil)(6561mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R35-2(6591mil,12980mil) on Bottom Layer And Track (6621mil,13014mil)(6621mil,13076mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R36-1(5519.76mil,14145mil) on Top Layer And Track (5423.76mil,14115mil)(5485.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R36-1(5519.76mil,14145mil) on Top Layer And Track (5423.76mil,14175mil)(5485.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R36-1(5519.76mil,14145mil) on Top Layer And Track (5553.76mil,14106mil)(5553.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R36-2(5389.76mil,14145mil) on Top Layer And Track (5355.76mil,14106mil)(5355.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R36-2(5389.76mil,14145mil) on Top Layer And Track (5423.76mil,14115mil)(5485.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R36-2(5389.76mil,14145mil) on Top Layer And Track (5423.76mil,14175mil)(5485.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R37-1(6051mil,13355mil) on Bottom Layer And Text "IC5" (6106mil,13448mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R37-1(6051mil,13355mil) on Bottom Layer And Track (6012mil,13389mil)(6089mil,13389mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R37-1(6051mil,13355mil) on Bottom Layer And Track (6021mil,13259mil)(6021mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R37-1(6051mil,13355mil) on Bottom Layer And Track (6081mil,13259mil)(6081mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R37-2(6051mil,13225mil) on Bottom Layer And Track (6012mil,13191mil)(6089mil,13191mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R37-2(6051mil,13225mil) on Bottom Layer And Track (6021mil,13259mil)(6021mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R37-2(6051mil,13225mil) on Bottom Layer And Track (6081mil,13259mil)(6081mil,13321mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R38-1(6875mil,13600mil) on Bottom Layer And Track (6841mil,13561mil)(6841mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R38-1(6875mil,13600mil) on Bottom Layer And Track (6909mil,13570mil)(6971mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R38-1(6875mil,13600mil) on Bottom Layer And Track (6909mil,13630mil)(6971mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R38-2(7005mil,13600mil) on Bottom Layer And Track (6909mil,13570mil)(6971mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R38-2(7005mil,13600mil) on Bottom Layer And Track (6909mil,13630mil)(6971mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R38-2(7005mil,13600mil) on Bottom Layer And Track (7039mil,13561mil)(7039mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R39-1(6871mil,13350mil) on Bottom Layer And Track (6832mil,13384mil)(6909mil,13384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R39-1(6871mil,13350mil) on Bottom Layer And Track (6841mil,13254mil)(6841mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R39-1(6871mil,13350mil) on Bottom Layer And Track (6901mil,13254mil)(6901mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R39-2(6871mil,13220mil) on Bottom Layer And Track (6832mil,13186mil)(6909mil,13186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R39-2(6871mil,13220mil) on Bottom Layer And Track (6841mil,13254mil)(6841mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R39-2(6871mil,13220mil) on Bottom Layer And Track (6901mil,13254mil)(6901mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R40-1(7406mil,13105mil) on Bottom Layer And Track (7367mil,13139mil)(7444mil,13139mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R40-1(7406mil,13105mil) on Bottom Layer And Track (7376mil,13009mil)(7376mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R40-1(7406mil,13105mil) on Bottom Layer And Track (7436mil,13009mil)(7436mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R40-2(7406mil,12975mil) on Bottom Layer And Text "Z5" (7385mil,12946.634mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R40-2(7406mil,12975mil) on Bottom Layer And Track (7367mil,12941mil)(7444mil,12941mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R40-2(7406mil,12975mil) on Bottom Layer And Track (7376mil,13009mil)(7376mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R40-2(7406mil,12975mil) on Bottom Layer And Track (7436mil,13009mil)(7436mil,13071mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R4-1(7245mil,12525mil) on Bottom Layer And Track (7206mil,12559mil)(7283mil,12559mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R4-1(7245mil,12525mil) on Bottom Layer And Track (7215mil,12429mil)(7215mil,12491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R4-1(7245mil,12525mil) on Bottom Layer And Track (7275mil,12429mil)(7275mil,12491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R41-1(6060.028mil,14775mil) on Top Layer And Track (6022.028mil,14809mil)(6099.028mil,14809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R41-1(6060.028mil,14775mil) on Top Layer And Track (6030.028mil,14679mil)(6030.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R41-1(6060.028mil,14775mil) on Top Layer And Track (6090.028mil,14679mil)(6090.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R41-2(6060.028mil,14645mil) on Top Layer And Track (6022.028mil,14611mil)(6099.028mil,14611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R41-2(6060.028mil,14645mil) on Top Layer And Track (6030.028mil,14679mil)(6030.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R41-2(6060.028mil,14645mil) on Top Layer And Track (6090.028mil,14679mil)(6090.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R4-2(7245mil,12395mil) on Bottom Layer And Track (7206mil,12361mil)(7283mil,12361mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R4-2(7245mil,12395mil) on Bottom Layer And Track (7215mil,12429mil)(7215mil,12491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R4-2(7245mil,12395mil) on Bottom Layer And Track (7275mil,12429mil)(7275mil,12491mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R42-1(7135mil,13600mil) on Bottom Layer And Text "R38" (7072mil,13569mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R42-1(7135mil,13600mil) on Bottom Layer And Track (7101mil,13561mil)(7101mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R42-1(7135mil,13600mil) on Bottom Layer And Track (7169mil,13570mil)(7231mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R42-1(7135mil,13600mil) on Bottom Layer And Track (7169mil,13630mil)(7231mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R42-2(7265mil,13600mil) on Bottom Layer And Track (7169mil,13570mil)(7231mil,13570mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R42-2(7265mil,13600mil) on Bottom Layer And Track (7169mil,13630mil)(7231mil,13630mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R42-2(7265mil,13600mil) on Bottom Layer And Track (7299mil,13561mil)(7299mil,13638mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R43-1(7406mil,13420mil) on Bottom Layer And Track (7367mil,13454mil)(7444mil,13454mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R43-1(7406mil,13420mil) on Bottom Layer And Track (7376mil,13324mil)(7376mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R43-1(7406mil,13420mil) on Bottom Layer And Track (7436mil,13324mil)(7436mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R43-2(7406mil,13290mil) on Bottom Layer And Track (7367mil,13256mil)(7444mil,13256mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R43-2(7406mil,13290mil) on Bottom Layer And Track (7376mil,13324mil)(7376mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R43-2(7406mil,13290mil) on Bottom Layer And Track (7436mil,13324mil)(7436mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R44-1(6630mil,14895mil) on Top Layer And Track (6534mil,14865mil)(6596mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R44-1(6630mil,14895mil) on Top Layer And Track (6534mil,14925mil)(6596mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R44-1(6630mil,14895mil) on Top Layer And Track (6664mil,14856mil)(6664mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R44-2(6500mil,14895mil) on Top Layer And Track (6466mil,14856mil)(6466mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R44-2(6500mil,14895mil) on Top Layer And Track (6534mil,14865mil)(6596mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R44-2(6500mil,14895mil) on Top Layer And Track (6534mil,14925mil)(6596mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R45-1(7581mil,13420mil) on Bottom Layer And Track (7542mil,13454mil)(7619mil,13454mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R45-1(7581mil,13420mil) on Bottom Layer And Track (7551mil,13324mil)(7551mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R45-1(7581mil,13420mil) on Bottom Layer And Track (7611mil,13324mil)(7611mil,13386mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R47-1(6399.76mil,14895mil) on Top Layer And Track (6303.76mil,14865mil)(6365.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R47-1(6399.76mil,14895mil) on Top Layer And Track (6303.76mil,14925mil)(6365.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R47-1(6399.76mil,14895mil) on Top Layer And Track (6433.76mil,14856mil)(6433.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R47-2(6269.76mil,14895mil) on Top Layer And Track (6235.76mil,14856mil)(6235.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R47-2(6269.76mil,14895mil) on Top Layer And Track (6303.76mil,14865mil)(6365.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R47-2(6269.76mil,14895mil) on Top Layer And Track (6303.76mil,14925mil)(6365.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad R48-1(7041mil,13350mil) on Bottom Layer And Text "IC6" (7096mil,13444.772mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R48-1(7041mil,13350mil) on Bottom Layer And Track (7002mil,13384mil)(7079mil,13384mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R48-1(7041mil,13350mil) on Bottom Layer And Track (7011mil,13254mil)(7011mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R48-1(7041mil,13350mil) on Bottom Layer And Track (7071mil,13254mil)(7071mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R48-2(7041mil,13220mil) on Bottom Layer And Track (7002mil,13186mil)(7079mil,13186mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R48-2(7041mil,13220mil) on Bottom Layer And Track (7011mil,13254mil)(7011mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R48-2(7041mil,13220mil) on Bottom Layer And Track (7071mil,13254mil)(7071mil,13316mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R49-1(5025mil,13601.934mil) on Top Layer And Track (4929mil,13571.934mil)(4991mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R49-1(5025mil,13601.934mil) on Top Layer And Track (4929mil,13631.934mil)(4991mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R49-1(5025mil,13601.934mil) on Top Layer And Track (5059mil,13562.934mil)(5059mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R49-2(4895mil,13601.934mil) on Top Layer And Track (4861mil,13562.934mil)(4861mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R49-2(4895mil,13601.934mil) on Top Layer And Track (4929mil,13571.934mil)(4991mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R49-2(4895mil,13601.934mil) on Top Layer And Track (4929mil,13631.934mil)(4991mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R50-1(4890mil,13350mil) on Top Layer And Track (4852mil,13384mil)(4929mil,13384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R50-1(4890mil,13350mil) on Top Layer And Track (4860mil,13254mil)(4860mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R50-1(4890mil,13350mil) on Top Layer And Track (4920mil,13254mil)(4920mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R50-2(4890mil,13220mil) on Top Layer And Track (4852mil,13186mil)(4929mil,13186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R50-2(4890mil,13220mil) on Top Layer And Track (4860mil,13254mil)(4860mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R50-2(4890mil,13220mil) on Top Layer And Track (4920mil,13254mil)(4920mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R51-1(5424.004mil,13105mil) on Top Layer And Track (5386.004mil,13139mil)(5463.004mil,13139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R51-1(5424.004mil,13105mil) on Top Layer And Track (5394.004mil,13009mil)(5394.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R51-1(5424.004mil,13105mil) on Top Layer And Track (5454.004mil,13009mil)(5454.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R51-2(5424.004mil,12975mil) on Top Layer And Track (5386.004mil,12941mil)(5463.004mil,12941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R51-2(5424.004mil,12975mil) on Top Layer And Track (5394.004mil,13009mil)(5394.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R51-2(5424.004mil,12975mil) on Top Layer And Track (5454.004mil,13009mil)(5454.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R52-1(6061.028mil,14335mil) on Top Layer And Track (6022.028mil,14301mil)(6099.028mil,14301mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R52-1(6061.028mil,14335mil) on Top Layer And Track (6031.028mil,14369mil)(6031.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R52-1(6061.028mil,14335mil) on Top Layer And Track (6091.028mil,14369mil)(6091.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R52-2(6061.028mil,14465mil) on Top Layer And Track (6022.028mil,14499mil)(6099.028mil,14499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R52-2(6061.028mil,14465mil) on Top Layer And Track (6031.028mil,14369mil)(6031.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R52-2(6061.028mil,14465mil) on Top Layer And Track (6091.028mil,14369mil)(6091.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R54-2(5155mil,13601.934mil) on Top Layer And Track (5121mil,13562.934mil)(5121mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R54-2(5155mil,13601.934mil) on Top Layer And Track (5189mil,13571.934mil)(5251mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R54-2(5155mil,13601.934mil) on Top Layer And Track (5189mil,13631.934mil)(5251mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R55-1(5424.004mil,13420mil) on Top Layer And Track (5386.004mil,13454mil)(5463.004mil,13454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R55-1(5424.004mil,13420mil) on Top Layer And Track (5394.004mil,13324mil)(5394.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R55-1(5424.004mil,13420mil) on Top Layer And Track (5454.004mil,13324mil)(5454.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R55-2(5424.004mil,13290mil) on Top Layer And Track (5386.004mil,13256mil)(5463.004mil,13256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R55-2(5424.004mil,13290mil) on Top Layer And Track (5394.004mil,13324mil)(5394.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R55-2(5424.004mil,13290mil) on Top Layer And Track (5454.004mil,13324mil)(5454.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R57-1(6630mil,14145mil) on Top Layer And Track (6534mil,14115mil)(6596mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R57-1(6630mil,14145mil) on Top Layer And Track (6534mil,14175mil)(6596mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R57-1(6630mil,14145mil) on Top Layer And Track (6664mil,14106mil)(6664mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R58-1(5600mil,13420mil) on Top Layer And Track (5562mil,13454mil)(5639mil,13454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R58-1(5600mil,13420mil) on Top Layer And Track (5570mil,13324mil)(5570mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R58-1(5600mil,13420mil) on Top Layer And Track (5630mil,13324mil)(5630mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R58-2(5600mil,13290mil) on Top Layer And Track (5562mil,13256mil)(5639mil,13256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R58-2(5600mil,13290mil) on Top Layer And Track (5570mil,13324mil)(5570mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R58-2(5600mil,13290mil) on Top Layer And Track (5630mil,13324mil)(5630mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R59-1(5600mil,13105mil) on Top Layer And Track (5562mil,13139mil)(5639mil,13139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R59-1(5600mil,13105mil) on Top Layer And Track (5570mil,13009mil)(5570mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R59-1(5600mil,13105mil) on Top Layer And Track (5630mil,13009mil)(5630mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R59-2(5600mil,12975mil) on Top Layer And Track (5562mil,12941mil)(5639mil,12941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R59-2(5600mil,12975mil) on Top Layer And Track (5570mil,13009mil)(5570mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R59-2(5600mil,12975mil) on Top Layer And Track (5630mil,13009mil)(5630mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R60-1(6399.76mil,14145mil) on Top Layer And Track (6303.76mil,14115mil)(6365.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R60-1(6399.76mil,14145mil) on Top Layer And Track (6303.76mil,14175mil)(6365.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R60-1(6399.76mil,14145mil) on Top Layer And Track (6433.76mil,14106mil)(6433.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R60-2(6269.76mil,14145mil) on Top Layer And Track (6235.76mil,14106mil)(6235.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R60-2(6269.76mil,14145mil) on Top Layer And Track (6303.76mil,14115mil)(6365.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R60-2(6269.76mil,14145mil) on Top Layer And Track (6303.76mil,14175mil)(6365.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R61-1(5060mil,13350mil) on Top Layer And Track (5022mil,13384mil)(5099mil,13384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R61-1(5060mil,13350mil) on Top Layer And Track (5030mil,13254mil)(5030mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R61-1(5060mil,13350mil) on Top Layer And Track (5090mil,13254mil)(5090mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R61-2(5060mil,13220mil) on Top Layer And Track (5022mil,13186mil)(5099mil,13186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R61-2(5060mil,13220mil) on Top Layer And Track (5030mil,13254mil)(5030mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R61-2(5060mil,13220mil) on Top Layer And Track (5090mil,13254mil)(5090mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R62-2(5885mil,13606.934mil) on Top Layer And Track (5851mil,13567.934mil)(5851mil,13644.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R62-2(5885mil,13606.934mil) on Top Layer And Track (5919mil,13576.934mil)(5981mil,13576.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R62-2(5885mil,13606.934mil) on Top Layer And Track (5919mil,13636.934mil)(5981mil,13636.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R63-1(5880mil,13355mil) on Top Layer And Track (5842mil,13389mil)(5919mil,13389mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R63-1(5880mil,13355mil) on Top Layer And Track (5850mil,13259mil)(5850mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R63-1(5880mil,13355mil) on Top Layer And Track (5910mil,13259mil)(5910mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R63-2(5880mil,13225mil) on Top Layer And Track (5842mil,13191mil)(5919mil,13191mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R63-2(5880mil,13225mil) on Top Layer And Track (5850mil,13259mil)(5850mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R63-2(5880mil,13225mil) on Top Layer And Track (5910mil,13259mil)(5910mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R64-1(6414.004mil,13110mil) on Top Layer And Track (6376.004mil,13144mil)(6453.004mil,13144mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R64-1(6414.004mil,13110mil) on Top Layer And Track (6384.004mil,13014mil)(6384.004mil,13076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R64-1(6414.004mil,13110mil) on Top Layer And Track (6444.004mil,13014mil)(6444.004mil,13076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R64-2(6414.004mil,12980mil) on Top Layer And Track (6376.004mil,12946mil)(6453.004mil,12946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R64-2(6414.004mil,12980mil) on Top Layer And Track (6384.004mil,13014mil)(6384.004mil,13076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R64-2(6414.004mil,12980mil) on Top Layer And Track (6444.004mil,13014mil)(6444.004mil,13076mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R65-1(6985.028mil,14775mil) on Top Layer And Track (6947.028mil,14809mil)(7024.028mil,14809mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R65-1(6985.028mil,14775mil) on Top Layer And Track (6955.028mil,14679mil)(6955.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R65-1(6985.028mil,14775mil) on Top Layer And Track (7015.028mil,14679mil)(7015.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R65-2(6985.028mil,14645mil) on Top Layer And Track (6947.028mil,14611mil)(7024.028mil,14611mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R65-2(6985.028mil,14645mil) on Top Layer And Track (6955.028mil,14679mil)(6955.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R65-2(6985.028mil,14645mil) on Top Layer And Track (7015.028mil,14679mil)(7015.028mil,14741mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R67-1(6275mil,13606.934mil) on Top Layer And Track (6179mil,13576.934mil)(6241mil,13576.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R67-1(6275mil,13606.934mil) on Top Layer And Track (6179mil,13636.934mil)(6241mil,13636.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R67-1(6275mil,13606.934mil) on Top Layer And Track (6309mil,13567.934mil)(6309mil,13644.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R67-2(6145mil,13606.934mil) on Top Layer And Track (6111mil,13567.934mil)(6111mil,13644.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R67-2(6145mil,13606.934mil) on Top Layer And Track (6179mil,13576.934mil)(6241mil,13576.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R67-2(6145mil,13606.934mil) on Top Layer And Track (6179mil,13636.934mil)(6241mil,13636.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R70-2(7425mil,14895mil) on Top Layer And Track (7391mil,14856mil)(7391mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R70-2(7425mil,14895mil) on Top Layer And Track (7459mil,14865mil)(7521mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R70-2(7425mil,14895mil) on Top Layer And Track (7459mil,14925mil)(7521mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R7-1(7140mil,10110mil) on Bottom Layer And Track (7044mil,10080mil)(7106mil,10080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R7-1(7140mil,10110mil) on Bottom Layer And Track (7044mil,10140mil)(7106mil,10140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R7-1(7140mil,10110mil) on Bottom Layer And Track (7174mil,10072mil)(7174mil,10149mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R71-2(6590mil,13425mil) on Top Layer And Track (6551mil,13459mil)(6628mil,13459mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R71-2(6590mil,13425mil) on Top Layer And Track (6560mil,13329mil)(6560mil,13391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R71-2(6590mil,13425mil) on Top Layer And Track (6620mil,13329mil)(6620mil,13391mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R7-2(7010mil,10110mil) on Bottom Layer And Track (6976mil,10072mil)(6976mil,10149mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R7-2(7010mil,10110mil) on Bottom Layer And Track (7044mil,10080mil)(7106mil,10080mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R7-2(7010mil,10110mil) on Bottom Layer And Track (7044mil,10140mil)(7106mil,10140mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R73-1(7324.76mil,14895mil) on Top Layer And Track (7228.76mil,14865mil)(7290.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R73-1(7324.76mil,14895mil) on Top Layer And Track (7228.76mil,14925mil)(7290.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R73-1(7324.76mil,14895mil) on Top Layer And Track (7358.76mil,14856mil)(7358.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R73-2(7194.76mil,14895mil) on Top Layer And Track (7160.76mil,14856mil)(7160.76mil,14933mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R73-2(7194.76mil,14895mil) on Top Layer And Track (7228.76mil,14865mil)(7290.76mil,14865mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R73-2(7194.76mil,14895mil) on Top Layer And Track (7228.76mil,14925mil)(7290.76mil,14925mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R74-1(6050mil,13225mil) on Top Layer And Track (6020mil,13259mil)(6020mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R74-1(6050mil,13225mil) on Top Layer And Track (6080mil,13259mil)(6080mil,13321mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R75-1(7005mil,13601.934mil) on Top Layer And Track (6909mil,13571.934mil)(6971mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R75-1(7005mil,13601.934mil) on Top Layer And Track (6909mil,13631.934mil)(6971mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R75-1(7005mil,13601.934mil) on Top Layer And Track (7039mil,13562.934mil)(7039mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R75-2(6875mil,13601.934mil) on Top Layer And Track (6841mil,13562.934mil)(6841mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R75-2(6875mil,13601.934mil) on Top Layer And Track (6909mil,13571.934mil)(6971mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R75-2(6875mil,13601.934mil) on Top Layer And Track (6909mil,13631.934mil)(6971mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R76-1(6870mil,13350mil) on Top Layer And Track (6832mil,13384mil)(6909mil,13384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R76-1(6870mil,13350mil) on Top Layer And Track (6840mil,13254mil)(6840mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R76-1(6870mil,13350mil) on Top Layer And Track (6900mil,13254mil)(6900mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R76-2(6870mil,13220mil) on Top Layer And Track (6832mil,13186mil)(6909mil,13186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R76-2(6870mil,13220mil) on Top Layer And Track (6840mil,13254mil)(6840mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R76-2(6870mil,13220mil) on Top Layer And Track (6900mil,13254mil)(6900mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R77-1(7404.004mil,13105mil) on Top Layer And Track (7366.004mil,13139mil)(7443.004mil,13139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R77-1(7404.004mil,13105mil) on Top Layer And Track (7374.004mil,13009mil)(7374.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R77-1(7404.004mil,13105mil) on Top Layer And Track (7434.004mil,13009mil)(7434.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R77-2(7404.004mil,12975mil) on Top Layer And Track (7366.004mil,12941mil)(7443.004mil,12941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R77-2(7404.004mil,12975mil) on Top Layer And Track (7374.004mil,13009mil)(7374.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R77-2(7404.004mil,12975mil) on Top Layer And Track (7434.004mil,13009mil)(7434.004mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R78-2(6986.028mil,14465mil) on Top Layer And Track (6947.028mil,14499mil)(7024.028mil,14499mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R78-2(6986.028mil,14465mil) on Top Layer And Track (6956.028mil,14369mil)(6956.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R78-2(6986.028mil,14465mil) on Top Layer And Track (7016.028mil,14369mil)(7016.028mil,14431mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R80-1(7265mil,13601.934mil) on Top Layer And Track (7169mil,13571.934mil)(7231mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R80-1(7265mil,13601.934mil) on Top Layer And Track (7169mil,13631.934mil)(7231mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R80-1(7265mil,13601.934mil) on Top Layer And Track (7299mil,13562.934mil)(7299mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R80-2(7135mil,13601.934mil) on Top Layer And Track (7101mil,13562.934mil)(7101mil,13639.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R80-2(7135mil,13601.934mil) on Top Layer And Track (7169mil,13571.934mil)(7231mil,13571.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R80-2(7135mil,13601.934mil) on Top Layer And Track (7169mil,13631.934mil)(7231mil,13631.934mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R8-1(7140mil,10220mil) on Bottom Layer And Track (7044mil,10190mil)(7106mil,10190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R8-1(7140mil,10220mil) on Bottom Layer And Track (7044mil,10250mil)(7106mil,10250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R8-1(7140mil,10220mil) on Bottom Layer And Track (7174mil,10182mil)(7174mil,10259mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R81-1(7404.004mil,13420mil) on Top Layer And Track (7366.004mil,13454mil)(7443.004mil,13454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R81-1(7404.004mil,13420mil) on Top Layer And Track (7374.004mil,13324mil)(7374.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R81-1(7404.004mil,13420mil) on Top Layer And Track (7434.004mil,13324mil)(7434.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R81-2(7404.004mil,13290mil) on Top Layer And Track (7366.004mil,13256mil)(7443.004mil,13256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R81-2(7404.004mil,13290mil) on Top Layer And Track (7374.004mil,13324mil)(7374.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R81-2(7404.004mil,13290mil) on Top Layer And Track (7434.004mil,13324mil)(7434.004mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R8-2(7010mil,10220mil) on Bottom Layer And Track (6976mil,10182mil)(6976mil,10259mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R8-2(7010mil,10220mil) on Bottom Layer And Track (7044mil,10190mil)(7106mil,10190mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R8-2(7010mil,10220mil) on Bottom Layer And Track (7044mil,10250mil)(7106mil,10250mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R83-1(7555mil,14145mil) on Top Layer And Track (7459mil,14115mil)(7521mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R83-1(7555mil,14145mil) on Top Layer And Track (7459mil,14175mil)(7521mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R83-1(7555mil,14145mil) on Top Layer And Track (7589mil,14106mil)(7589mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R83-2(7425mil,14145mil) on Top Layer And Track (7391mil,14106mil)(7391mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R83-2(7425mil,14145mil) on Top Layer And Track (7459mil,14115mil)(7521mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R83-2(7425mil,14145mil) on Top Layer And Track (7459mil,14175mil)(7521mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R84-1(7580mil,13290mil) on Top Layer And Track (7541mil,13256mil)(7618mil,13256mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R84-1(7580mil,13290mil) on Top Layer And Track (7550mil,13324mil)(7550mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R84-1(7580mil,13290mil) on Top Layer And Track (7610mil,13324mil)(7610mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R84-2(7580mil,13420mil) on Top Layer And Track (7541mil,13454mil)(7618mil,13454mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R84-2(7580mil,13420mil) on Top Layer And Track (7550mil,13324mil)(7550mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R84-2(7580mil,13420mil) on Top Layer And Track (7610mil,13324mil)(7610mil,13386mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R85-1(7580mil,12975mil) on Top Layer And Track (7541mil,12941mil)(7618mil,12941mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R85-1(7580mil,12975mil) on Top Layer And Track (7550mil,13009mil)(7550mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R85-1(7580mil,12975mil) on Top Layer And Track (7610mil,13009mil)(7610mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R85-2(7580mil,13105mil) on Top Layer And Track (7541mil,13139mil)(7618mil,13139mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R85-2(7580mil,13105mil) on Top Layer And Track (7550mil,13009mil)(7550mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R85-2(7580mil,13105mil) on Top Layer And Track (7610mil,13009mil)(7610mil,13071mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R86-1(7324.76mil,14145mil) on Top Layer And Track (7228.76mil,14115mil)(7290.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R86-1(7324.76mil,14145mil) on Top Layer And Track (7228.76mil,14175mil)(7290.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R86-1(7324.76mil,14145mil) on Top Layer And Track (7358.76mil,14106mil)(7358.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R86-2(7194.76mil,14145mil) on Top Layer And Track (7160.76mil,14106mil)(7160.76mil,14183mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R86-2(7194.76mil,14145mil) on Top Layer And Track (7228.76mil,14115mil)(7290.76mil,14115mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R86-2(7194.76mil,14145mil) on Top Layer And Track (7228.76mil,14175mil)(7290.76mil,14175mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R87-1(7040mil,13220mil) on Top Layer And Track (7001mil,13186mil)(7078mil,13186mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R87-1(7040mil,13220mil) on Top Layer And Track (7010mil,13254mil)(7010mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R87-1(7040mil,13220mil) on Top Layer And Track (7070mil,13254mil)(7070mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R87-2(7040mil,13350mil) on Top Layer And Track (7001mil,13384mil)(7078mil,13384mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R87-2(7040mil,13350mil) on Top Layer And Track (7010mil,13254mil)(7010mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R87-2(7040mil,13350mil) on Top Layer And Track (7070mil,13254mil)(7070mil,13316mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R90-1(5270mil,12375mil) on Bottom Layer And Track (5231mil,12409mil)(5308mil,12409mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R90-1(5270mil,12375mil) on Bottom Layer And Track (5240mil,12279mil)(5240mil,12341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R90-1(5270mil,12375mil) on Bottom Layer And Track (5300mil,12279mil)(5300mil,12341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R90-2(5270mil,12245mil) on Bottom Layer And Track (5231mil,12211mil)(5308mil,12211mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R90-2(5270mil,12245mil) on Bottom Layer And Track (5240mil,12279mil)(5240mil,12341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R90-2(5270mil,12245mil) on Bottom Layer And Track (5300mil,12279mil)(5300mil,12341mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R9-1(7245mil,10490mil) on Bottom Layer And Track (7206mil,10524mil)(7283mil,10524mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R9-1(7245mil,10490mil) on Bottom Layer And Track (7215mil,10394mil)(7215mil,10456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R9-1(7245mil,10490mil) on Bottom Layer And Track (7275mil,10394mil)(7275mil,10456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R91-1(7865mil,6380mil) on Bottom Layer And Track (7827mil,6346mil)(7904mil,6346mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R91-1(7865mil,6380mil) on Bottom Layer And Track (7835mil,6414mil)(7835mil,6476mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R91-1(7865mil,6380mil) on Bottom Layer And Track (7895mil,6414mil)(7895mil,6476mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R9-2(7245mil,10360mil) on Bottom Layer And Track (7206mil,10326mil)(7283mil,10326mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R9-2(7245mil,10360mil) on Bottom Layer And Track (7215mil,10394mil)(7215mil,10456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R9-2(7245mil,10360mil) on Bottom Layer And Track (7275mil,10394mil)(7275mil,10456mil) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R92-1(6435mil,15570mil) on Top Layer And Track (6397mil,15604mil)(6474mil,15604mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R92-1(6435mil,15570mil) on Top Layer And Track (6405mil,15474mil)(6405mil,15536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R92-1(6435mil,15570mil) on Top Layer And Track (6465mil,15474mil)(6465mil,15536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R92-2(6435mil,15440mil) on Top Layer And Track (6397mil,15406mil)(6474mil,15406mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R92-2(6435mil,15440mil) on Top Layer And Track (6405mil,15474mil)(6405mil,15536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R92-2(6435mil,15440mil) on Top Layer And Track (6465mil,15474mil)(6465mil,15536mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R93-1(7592.598mil,16680.946mil) on Top Layer And Track (7553.598mil,16646.946mil)(7630.598mil,16646.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R93-1(7592.598mil,16680.946mil) on Top Layer And Track (7562.598mil,16714.946mil)(7562.598mil,16776.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R93-1(7592.598mil,16680.946mil) on Top Layer And Track (7622.598mil,16714.946mil)(7622.598mil,16776.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.5mil < 3mil) Between Pad R93-2(7592.598mil,16810.946mil) on Top Layer And Track (7553.598mil,16844.946mil)(7630.598mil,16844.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R93-2(7592.598mil,16810.946mil) on Top Layer And Track (7562.598mil,16714.946mil)(7562.598mil,16776.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2mil < 3mil) Between Pad R93-2(7592.598mil,16810.946mil) on Top Layer And Track (7622.598mil,16714.946mil)(7622.598mil,16776.946mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP_G2-1(8930mil,12221.928mil) on Multi-Layer And Track (8895mil,11710mil)(8895mil,12340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.48mil < 3mil) Between Pad TP_G2-1(8930mil,12221.928mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP_G4-1(8930mil,10221.928mil) on Multi-Layer And Track (8895mil,9710mil)(8895mil,10340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.48mil < 3mil) Between Pad TP_G4-1(8930mil,10221.928mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP_S1-1(8930mil,11156.574mil) on Multi-Layer And Track (8895mil,10835mil)(8895mil,11465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.48mil < 3mil) Between Pad TP_S1-1(8930mil,11156.574mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP_S2-1(8930mil,12021.928mil) on Multi-Layer And Track (8895mil,11710mil)(8895mil,12340mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.48mil < 3mil) Between Pad TP_S2-1(8930mil,12021.928mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP_S3-1(8930mil,9156.574mil) on Multi-Layer And Track (8895mil,8835mil)(8895mil,9465mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.48mil < 3mil) Between Pad TP_S3-1(8930mil,9156.574mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.48mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Pad TP4-1(4075mil,11795mil) on Multi-Layer And Text "TP4" (4113.347mil,11743.363mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.452mil < 3mil) Between Pad U8-4(8880mil,5830mil) on Multi-Layer And Track (8980mil,4015mil)(8980mil,17640mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.452mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 3mil) Between Pad XF1-1(5145mil,4153.11mil) on Top Layer And Track (4012.008mil,4012.008mil)(8977.008mil,4012.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 3mil) Between Pad XF2-1(4677.5mil,4153.11mil) on Top Layer And Track (4012.008mil,4012.008mil)(8977.008mil,4012.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.244mil < 3mil) Between Pad XF3-1(4210mil,4153.11mil) on Top Layer And Track (4012.008mil,4012.008mil)(8977.008mil,4012.008mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.244mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.717mil < 3mil) Between Pad Z12-2(7315mil,14760mil) on Top Layer And Text "Z12" (7365.008mil,14822.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.717mil]
Rule Violations :437

Processing Rule : Silk To Solder Mask (Clearance=3mil) (All),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Arc (7840mil,10205mil) on Bottom Overlay And Via (7826mil,10210mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Arc (7845mil,8170mil) on Bottom Overlay And Via (7832mil,8164mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "C10" (7067.48mil,8345.008mil) on Bottom Overlay And Via (7015mil,8321.25mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "C6" (7061.653mil,10380.008mil) on Bottom Overlay And Via (7010mil,10365mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "C9" (7981.653mil,8230.008mil) on Bottom Overlay And Via (7883mil,8221mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC10" (6146mil,13488mil) on Top Overlay And Via (6288mil,13492mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC11" (7136mil,13483mil) on Top Overlay And Via (7128mil,13474mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC11" (7136mil,13483mil) on Top Overlay And Via (7208mil,13506mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC11" (7136mil,13483mil) on Top Overlay And Via (7272mil,13495mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC5" (6106mil,13448mil) on Bottom Overlay And Via (6104mil,13446mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "IC9" (5156mil,13484.772mil) on Top Overlay And Via (5298mil,13489mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "L1" (7949.992mil,16666.677mil) on Top Overlay And Via (7925mil,16730mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R101" (7994.141mil,12420.008mil) on Bottom Overlay And Via (7826mil,12445mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R106" (7992.472mil,10085.008mil) on Bottom Overlay And Via (7826mil,10110mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R106" (7992.472mil,10085.008mil) on Bottom Overlay And Via (7879.566mil,10149mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R109" (7997.472mil,10385.008mil) on Bottom Overlay And Via (7826mil,10410mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R114" (7993.306mil,8045.008mil) on Bottom Overlay And Via (7883mil,8059mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R118" (7998.306mil,8445.008mil) on Bottom Overlay And Via (7853mil,8499mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R13" (7067.48mil,8240.008mil) on Bottom Overlay And Via (7015mil,8321.25mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R19" (5119.992mil,14612.52mil) on Top Overlay And Via (5113mil,14673mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R37" (6020mil,13158mil) on Bottom Overlay And Via (6050mil,13168mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R74" (6019mil,13422mil) on Top Overlay And Via (6104mil,13446mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R87" (7009mil,13416mil) on Top Overlay And Via (7128mil,13474mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "R98" (7971.645mil,12115.008mil) on Bottom Overlay And Via (7880mil,12129mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Text "U6" (5390mil,12744mil) on Top Overlay And Via (5478mil,12735mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.556mil < 3mil) Between Track (5386.004mil,13256mil)(5386.004mil,13454mil) on Top Overlay And Via (5367mil,13467mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [1.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.556mil < 3mil) Between Track (5386.004mil,13454mil)(5463.004mil,13454mil) on Top Overlay And Via (5367mil,13467mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [1.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.385mil < 3mil) Between Track (5387mil,13256mil)(5387mil,13454mil) on Bottom Overlay And Via (5367mil,13467mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.385mil < 3mil) Between Track (5387mil,13454mil)(5464mil,13454mil) on Bottom Overlay And Via (5367mil,13467mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.385mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mil < 3mil) Between Track (5774.02mil,14440mil)(5774.02mil,14550mil) on Top Overlay And Via (5751mil,14496mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.114mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.532mil < 3mil) Between Track (6011mil,13191mil)(6088mil,13191mil) on Top Overlay And Via (6050mil,13168mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [1.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.532mil < 3mil) Between Track (6012mil,13191mil)(6089mil,13191mil) on Bottom Overlay And Via (6050mil,13168mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [1.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (6235.76mil,14183mil)(6433.76mil,14183mil) on Top Overlay And Via (6348mil,14171mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (6303.76mil,14175mil)(6365.76mil,14175mil) on Top Overlay And Via (6348mil,14171mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.532mil < 3mil) Between Track (6466mil,14106mil)(6664mil,14106mil) on Top Overlay And Via (6630mil,14083mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [1.532mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.134mil < 3mil) Between Track (7127.992mil,14709.804mil)(7332.716mil,14709.804mil) on Top Overlay And Via (7336mil,14687mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0.134mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7386.106mil,14440mil)(7386.106mil,14550mil) on Top Overlay And Via (7383mil,14443mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7386.106mil,14440mil)(7579.02mil,14440mil) on Top Overlay And Via (7383mil,14443mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7835mil,15292.678mil)(7835mil,15412.678mil) on Top Overlay And Via (7846mil,15385.354mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.945mil < 3mil) Between Track (7840mil,10165mil)(7840mil,10190mil) on Bottom Overlay And Via (7826mil,10210mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [2.945mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7840mil,10220mil)(7840mil,10245mil) on Bottom Overlay And Via (7826mil,10210mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7845mil,8130mil)(7845mil,8155mil) on Bottom Overlay And Via (7832mil,8164mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7845mil,8210mil)(7990mil,8210mil) on Bottom Overlay And Via (7883mil,8221mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (7964.37mil,14711.536mil)(7964.37mil,14845.394mil) on Top Overlay And Via (7976mil,14811.93mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8005.828mil,8104.37mil)(8141.654mil,8104.37mil) on Bottom Overlay And Via (8113.11mil,8116mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8006.456mil,8130.63mil)(8142.284mil,8130.63mil) on Bottom Overlay And Via (8113.11mil,8116mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8006.458mil,10370.63mil)(8142.284mil,10370.63mil) on Bottom Overlay And Via (8035mil,10361mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8006.458mil,12405.63mil)(8142.284mil,12405.63mil) on Bottom Overlay And Via (8035mil,12396mil) from Top Layer to Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8016.102mil,12950.316mil)(8953.11mil,12950.316mil) on Top Overlay And Via (8078mil,12956mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8281.46mil,10675mil)(8281.46mil,12675mil) on Top Overlay And Via (8260mil,11071mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 3mil) Between Track (8281.46mil,10675mil)(8281.46mil,12675mil) on Top Overlay And Via (8267mil,12128mil) from Top Layer to Bottom Layer [Top Overlay] to [Top Solder] clearance [0mil]
Rule Violations :51

Processing Rule : Silk to Silk (Clearance=0mil) ((HasFootprint('Pb-Free_Overlay_Medium') OR HasFootprint('Pb-Free_Overlay_Small'))),((HasFootprint('Pb-Free_Overlay_Medium') OR HasFootprint('Pb-Free_Overlay_Small')))
Rule Violations :0

Processing Rule : Silk to Silk (Clearance=4mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (OnCopper and Not InComponentClass('Logo') and not InComponentClass('FiducialMark') and not InRegion(1000,500,4000,800))
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (OnCopper and InPoly)
Rule Violations :0

Processing Rule : Board Clearance Constraint (Gap=0mil) (OnCopper and InComponentClass('Mounting Holes'))
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=2100mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 500
Waived Violations : 0
Time Elapsed        : 00:00:14