{"0": [{"parent_name": null, "name": "root", "parameters": {"time_sync_period": {}, "eventq_index": {}, "time_sync_spin_threshold": {}, "time_sync_enable": {}, "sim_quantum": {}, "full_system": {"Value": "False"}}, "height": 451.0, "connections": [], "width": 1050, "connected_objects": ["sys"], "y": 399.0, "x": 440.0, "z": 0, "ports": {}, "component_name": "Root"}], "1": [{"parent_name": "root", "name": "sys", "parameters": {"kernel": {}, "mmap_using_noreserve": {}, "kernel_addr_check": {}, "redirect_paths": {}, "symbolfile": {}, "cache_line_size": {}, "thermal_components": {}, "thermal_model": {}, "load_offset": {}, "work_begin_exit_count": {}, "work_end_ckpt_count": {}, "memories": {}, "work_begin_ckpt_count": {}, "mem_ranges": {}, "eventq_index": {}, "work_begin_cpu_id_exit": {}, "m5ops_base": {}, "work_end_exit_count": {}, "kernel_extras_addrs": {}, "kvm_vm": {}, "boot_osflags": {}, "work_cpus_ckpt_count": {}, "readfile": {}, "mem_mode": {}, "init_param": {}, "kernel_extras": {}, "load_addr_mask": {}, "multi_thread": {}, "num_work_ids": {}, "work_item_id": {}, "exit_on_work_items": {}}, "height": 366.0, "connections": [{"child_port_num": 2, "parent_port_num": 0, "key": ["parent", "membus", "system_port", "slave"], "parent_endpoint_x": 1151.0, "parent_endpoint_y": 497.0, "child_endpoint_y": 513.0, "child_endpoint_x": 855.0}], "width": 750, "connected_objects": ["cpu", "membus", "memctrl", "clk_domain"], "y": 411.0, "x": 496.0, "z": 1, "ports": {"system_port": {"Value": "membus.slave"}}, "component_name": "System"}], "2": [{"parent_name": "sys", "name": "membus", "parameters": {"p_state_clk_gate_min": {}, "point_of_coherency": {}, "snoop_filter": {}, "p_state_clk_gate_bins": {}, "max_routing_table_size": {}, "forward_latency": {}, "system": {}, "max_outstanding_snoops": {}, "clk_domain": {}, "point_of_unification": {}, "width": {}, "use_default_range": {}, "power_model": {}, "response_latency": {}, "default_p_state": {}, "p_state_clk_gate_max": {}, "eventq_index": {}, "snoop_response_latency": {}, "frontend_latency": {}}, "height": 75, "connections": [{"child_port_num": 2, "parent_port_num": 0, "key": ["child", "cpu", "slave", "icache_port"], "parent_endpoint_x": 781.0, "parent_endpoint_y": 621.0, "child_endpoint_y": 513.0, "child_endpoint_x": 857.0}, {"child_port_num": 1, "parent_port_num": 0, "key": ["child", "memctrl", "master", "port"], "parent_endpoint_x": 645.0, "parent_endpoint_y": 501.0, "child_endpoint_y": 495.0, "child_endpoint_x": 855.0}, {"child_port_num": 2, "parent_port_num": 0, "key": ["child", "sys", "slave", "system_port"], "parent_endpoint_x": 1151.0, "parent_endpoint_y": 497.0, "child_endpoint_y": 513.0, "child_endpoint_x": 855.0}, {"child_port_num": 1, "parent_port_num": 0, "key": ["child", "interrupts", "master", "int_slave"], "parent_endpoint_x": 687.0, "parent_endpoint_y": 666.0, "child_endpoint_y": 496.0, "child_endpoint_x": 854.0}, {"child_port_num": 2, "parent_port_num": 1, "key": ["child", "cpu", "slave", "dcache_port"], "parent_endpoint_x": 802.0, "parent_endpoint_y": 731.0, "child_endpoint_y": 514.0, "child_endpoint_x": 857.0}, {"child_port_num": 1, "parent_port_num": 2, "key": ["child", "interrupts", "master", "pio"], "parent_endpoint_x": 686.0, "parent_endpoint_y": 700.0, "child_endpoint_y": 496.0, "child_endpoint_x": 855.0}, {"child_port_num": 2, "parent_port_num": 1, "key": ["child", "interrupts", "slave", "int_master"], "parent_endpoint_x": 690.0, "parent_endpoint_y": 685.0, "child_endpoint_y": 513.0, "child_endpoint_x": 856.0}], "width": 150, "connected_objects": [], "y": 447.0, "x": 725.0, "z": 2, "ports": {"default": {"Value": "<m5.params.RequestPort object at 0x7f474e9e5c10>"}, "slave": {"Value": "<m5.params.VectorResponsePort object at 0x7f474e9e5c50>"}, "master": {"Value": "<m5.params.VectorRequestPort object at 0x7f474e9e5c90>"}}, "component_name": "SystemXBar"}, {"parent_name": "sys", "name": "memctrl", "parameters": {"IDD4W": {}, "max_accesses_per_row": {}, "static_backend_latency": {}, "IDD62": {}, "tCCD_L": {}, "IDD2P1": {}, "IDD2P0": {}, "IDD4W2": {}, "tCS": {}, "power_model": {}, "qos_priority_escalation": {}, "tCL": {}, "tCK": {}, "tBURST": {}, "IDD3P0": {}, "IDD3P1": {}, "device_size": {}, "tREFI": {}, "qos_policy": {}, "tXPDLL": {}, "tRFC": {}, "qos_priorities": {}, "IDD52": {}, "write_low_thresh_perc": {}, "min_writes_per_switch": {}, "VDD": {}, "write_high_thresh_perc": {}, "IDD2N2": {}, "IDD4R": {}, "dll": {}, "tWR": {}, "banks_per_rank": {}, "p_state_clk_gate_max": {}, "VDD2": {}, "qos_masters": {}, "p_state_clk_gate_min": {}, "ranks_per_channel": {}, "qos_q_policy": {}, "tRAS": {}, "static_frontend_latency": {}, "devices_per_rank": {}, "range": {}, "mem_sched_policy": {}, "IDD2P12": {}, "device_rowbuffer_size": {}, "activation_limit": {}, "tWTR": {}, "enable_dram_powerdown": {}, "qos_syncro_scheduler": {}, "bank_groups_per_rank": {}, "IDD2N": {}, "qos_turnaround_policy": {}, "in_addr_map": {}, "tRTW": {}, "burst_length": {}, "tRTP": {}, "eventq_index": {}, "IDD2P02": {}, "default_p_state": {}, "addr_mapping": {}, "IDD3P02": {}, "conf_table_reported": {}, "tXS": {}, "tXP": {}, "IDD3N": {}, "tCCD_L_WR": {}, "kvm_map": {}, "tXAW": {}, "IDD3P12": {}, "IDD3N2": {}, "device_bus_width": {}, "tRRD_L": {}, "null": {}, "tRRD": {}, "clk_domain": {}, "IDD6": {}, "IDD5": {}, "tRCD": {}, "IDD0": {}, "write_buffer_size": {}, "IDD02": {}, "page_policy": {}, "read_buffer_size": {}, "IDD4R2": {}, "tXSDLL": {}, "p_state_clk_gate_bins": {}, "tRP": {}}, "height": 75, "connections": [{"child_port_num": 1, "parent_port_num": 0, "key": ["parent", "membus", "port", "master"], "parent_endpoint_x": 645.0, "parent_endpoint_y": 501.0, "child_endpoint_y": 495.0, "child_endpoint_x": 855.0}], "width": 150, "connected_objects": [], "y": 448.0, "x": 518.0, "z": 2, "ports": {"port": {"Value": "membus.master"}}, "component_name": "DDR3_1600_8x8"}, {"parent_name": "sys", "name": "clk_domain", "parameters": {"init_perf_level": {}, "voltage_domain": {"Value": "volts"}, "eventq_index": {}, "domain_id": {}, "clock": {"Value": "1GHz"}}, "height": 225, "connections": [], "width": 300, "connected_objects": ["volts"], "y": 547.0, "x": 830.0, "z": 2, "ports": {}, "component_name": "SrcClockDomain"}, {"parent_name": "sys", "name": "cpu", "parameters": {"do_statistics_insts": {}, "numThreads": {}, "syscallRetryLatency": {}, "pwr_gating_latency": {}, "function_trace": {}, "do_checkpoint_insts": {}, "system": {}, "function_trace_start": {}, "cpu_id": {}, "checker": {}, "eventq_index": {}, "default_p_state": {}, "p_state_clk_gate_max": {}, "do_quiesce": {}, "profile": {}, "p_state_clk_gate_min": {}, "itb": {}, "interrupts": {}, "socket_id": {}, "power_model": {}, "max_insts_all_threads": {}, "clk_domain": {}, "power_gating_on_idle": {}, "switched_out": {}, "workload": {}, "wait_for_remote_gdb": {}, "p_state_clk_gate_bins": {}, "simpoint_start_insts": {}, "max_insts_any_thread": {}, "dtb": {}, "progress_interval": {}, "branchPred": {}, "isa": {}, "tracer": {}}, "height": 225, "connections": [{"child_port_num": 2, "parent_port_num": 0, "key": ["parent", "membus", "icache_port", "slave"], "parent_endpoint_x": 781.0, "parent_endpoint_y": 621.0, "child_endpoint_y": 513.0, "child_endpoint_x": 857.0}, {"child_port_num": 2, "parent_port_num": 1, "key": ["parent", "membus", "dcache_port", "slave"], "parent_endpoint_x": 802.0, "parent_endpoint_y": 731.0, "child_endpoint_y": 514.0, "child_endpoint_x": 857.0}], "width": 300, "connected_objects": ["interrupts"], "y": 552.0, "x": 520.0, "z": 2, "ports": {"icache_port": {"Value": "membus.slave"}, "dcache_port": {"Value": "membus.slave"}}, "component_name": "TimingSimpleCPU"}], "3": [{"parent_name": "clk_domain", "name": "volts", "parameters": {"eventq_index": {}, "voltage": {}}, "height": 75, "connections": [], "width": 150, "connected_objects": [], "y": 686.0, "x": 845.0, "z": 3, "ports": {}, "component_name": "VoltageDomain"}, {"parent_name": "cpu", "name": "interrupts", "parameters": {"eventq_index": {}, "int_latency": {}, "pio_latency": {}, "system": {}, "clk_domain": {}}, "height": 75, "connections": [{"child_port_num": 2, "parent_port_num": 1, "key": ["parent", "membus", "int_master", "slave"], "parent_endpoint_x": 690.0, "parent_endpoint_y": 685.0, "child_endpoint_y": 513.0, "child_endpoint_x": 856.0}, {"child_port_num": 1, "parent_port_num": 2, "key": ["parent", "membus", "pio", "master"], "parent_endpoint_x": 686.0, "parent_endpoint_y": 700.0, "child_endpoint_y": 496.0, "child_endpoint_x": 855.0}, {"child_port_num": 1, "parent_port_num": 0, "key": ["parent", "membus", "int_slave", "master"], "parent_endpoint_x": 687.0, "parent_endpoint_y": 666.0, "child_endpoint_y": 496.0, "child_endpoint_x": 854.0}], "width": 150, "connected_objects": [], "y": 633.0, "x": 555.0, "z": 3, "ports": {"int_slave": {"Value": "membus.master"}, "int_master": {"Value": "membus.slave"}, "pio": {"Value": "membus.master"}}, "component_name": "X86LocalApic"}]}