{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1640594883266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1640594883273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 27 16:48:03 2021 " "Processing started: Mon Dec 27 16:48:03 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1640594883273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640594883273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider " "Command: quartus_map --read_settings_files=on --write_settings_files=off Divider -c Divider" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640594883273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1640594883654 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1640594883654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Divider-func " "Found design unit 1: Divider-func" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640594892260 ""} { "Info" "ISGN_ENTITY_NAME" "1 Divider " "Found entity 1: Divider" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640594892260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640594892260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "u_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file u_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 u_shift-Behavior " "Found design unit 1: u_shift-Behavior" {  } { { "u_shift.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/u_shift.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640594892260 ""} { "Info" "ISGN_ENTITY_NAME" "1 u_shift " "Found entity 1: u_shift" {  } { { "u_shift.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/u_shift.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1640594892260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1640594892260 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Divider " "Elaborating entity \"Divider\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1640594892275 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "divisor Divider.vhd(22) " "VHDL Process Statement warning at Divider.vhd(22): signal \"divisor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640594892275 "|Divider"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "dividend Divider.vhd(24) " "VHDL Process Statement warning at Divider.vhd(24): signal \"dividend\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1640594892275 "|Divider"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[0\]~reg0 remainder\[0\]~reg0_emulated remainder\[0\]~1 " "Register \"remainder\[0\]~reg0\" is converted into an equivalent circuit using register \"remainder\[0\]~reg0_emulated\" and latch \"remainder\[0\]~1\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[0]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[1\]~reg0 remainder\[1\]~reg0_emulated remainder\[1\]~5 " "Register \"remainder\[1\]~reg0\" is converted into an equivalent circuit using register \"remainder\[1\]~reg0_emulated\" and latch \"remainder\[1\]~5\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[1]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[2\]~reg0 remainder\[2\]~reg0_emulated remainder\[2\]~9 " "Register \"remainder\[2\]~reg0\" is converted into an equivalent circuit using register \"remainder\[2\]~reg0_emulated\" and latch \"remainder\[2\]~9\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[2]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[3\]~reg0 remainder\[3\]~reg0_emulated remainder\[3\]~13 " "Register \"remainder\[3\]~reg0\" is converted into an equivalent circuit using register \"remainder\[3\]~reg0_emulated\" and latch \"remainder\[3\]~13\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[3]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[4\]~reg0 remainder\[4\]~reg0_emulated remainder\[4\]~17 " "Register \"remainder\[4\]~reg0\" is converted into an equivalent circuit using register \"remainder\[4\]~reg0_emulated\" and latch \"remainder\[4\]~17\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[4]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[5\]~reg0 remainder\[5\]~reg0_emulated remainder\[5\]~21 " "Register \"remainder\[5\]~reg0\" is converted into an equivalent circuit using register \"remainder\[5\]~reg0_emulated\" and latch \"remainder\[5\]~21\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[5]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[6\]~reg0 remainder\[6\]~reg0_emulated remainder\[6\]~25 " "Register \"remainder\[6\]~reg0\" is converted into an equivalent circuit using register \"remainder\[6\]~reg0_emulated\" and latch \"remainder\[6\]~25\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[6]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "remainder\[7\]~reg0 remainder\[7\]~reg0_emulated remainder\[7\]~29 " "Register \"remainder\[7\]~reg0\" is converted into an equivalent circuit using register \"remainder\[7\]~reg0_emulated\" and latch \"remainder\[7\]~29\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|remainder[7]~reg0"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[15\] di\[15\]~_emulated di\[15\]~1 " "Register \"di\[15\]\" is converted into an equivalent circuit using register \"di\[15\]~_emulated\" and latch \"di\[15\]~1\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[14\] di\[14\]~_emulated di\[14\]~5 " "Register \"di\[14\]\" is converted into an equivalent circuit using register \"di\[14\]~_emulated\" and latch \"di\[14\]~5\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[13\] di\[13\]~_emulated di\[13\]~9 " "Register \"di\[13\]\" is converted into an equivalent circuit using register \"di\[13\]~_emulated\" and latch \"di\[13\]~9\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[12\] di\[12\]~_emulated di\[12\]~13 " "Register \"di\[12\]\" is converted into an equivalent circuit using register \"di\[12\]~_emulated\" and latch \"di\[12\]~13\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[11\] di\[11\]~_emulated di\[11\]~17 " "Register \"di\[11\]\" is converted into an equivalent circuit using register \"di\[11\]~_emulated\" and latch \"di\[11\]~17\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[10\] di\[10\]~_emulated di\[10\]~21 " "Register \"di\[10\]\" is converted into an equivalent circuit using register \"di\[10\]~_emulated\" and latch \"di\[10\]~21\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[9\] di\[9\]~_emulated di\[9\]~25 " "Register \"di\[9\]\" is converted into an equivalent circuit using register \"di\[9\]~_emulated\" and latch \"di\[9\]~25\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "di\[8\] di\[8\]~_emulated di\[8\]~29 " "Register \"di\[8\]\" is converted into an equivalent circuit using register \"di\[8\]~_emulated\" and latch \"di\[8\]~29\"" {  } { { "Divider.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/Divider/Divider.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1640594895724 "|Divider|di[8]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1640594895724 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1640594895787 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1640594896102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1640594896102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1640594896133 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1640594896133 ""} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Implemented 102 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1640594896133 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1640594896133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4798 " "Peak virtual memory: 4798 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1640594896141 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 27 16:48:16 2021 " "Processing ended: Mon Dec 27 16:48:16 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1640594896141 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1640594896141 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1640594896141 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1640594896141 ""}
