/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for SW_PORT
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file SW_PORT.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for SW_PORT
 *
 * CMSIS Peripheral Access Layer for SW_PORT
 */

#if !defined(SW_PORT_H_)
#define SW_PORT_H_                               /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- SW_PORT Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SW_PORT_Peripheral_Access_Layer SW_PORT Peripheral Access Layer
 * @{
 */

/** SW_PORT - Size of Registers Arrays */
#define SW_PORT_TCT_NUM_COUNT                     8u

/** SW_PORT - Register Layout Typedef */
typedef struct {
  __I  uint32_t PCAPR;                             /**< Port capability register, offset: 0x0 */
  __I  uint32_t PMCAPR;                            /**< Port MAC capability register, offset: 0x4 */
  __I  uint32_t PIOCAPR;                           /**< Port I/O capability register, offset: 0x8 */
       uint8_t RESERVED_0[4];
  __IO uint32_t PCR;                               /**< Port configuration register, offset: 0x10 */
       uint8_t RESERVED_1[12];
  __IO uint32_t PMAR0;                             /**< Port MAC address register 0, offset: 0x20 */
  __IO uint32_t PMAR1;                             /**< Port MAC address register 1, offset: 0x24 */
       uint8_t RESERVED_2[40];
  __IO uint32_t PTAR;                              /**< Port TPID acceptance register, offset: 0x50 */
  __IO uint32_t PQOSMR;                            /**< Port QoS mode register, offset: 0x54 */
       uint8_t RESERVED_3[8];
  __I  uint32_t PQOR;                              /**< Port Queue Operational register, offset: 0x60 */
       uint8_t RESERVED_4[28];
  __IO uint32_t PPCR;                              /**< Port parser configuration register, offset: 0x80 */
  __IO uint32_t PIPFCR;                            /**< Port ingress port filter configuration register, offset: 0x84 */
       uint8_t RESERVED_5[24];
  __IO uint32_t PSGCR;                             /**< Port stream gate configuration register, offset: 0xA0 */
       uint8_t RESERVED_6[92];
  __IO uint32_t POR;                               /**< Port operational register, offset: 0x100 */
  __I  uint32_t PSR;                               /**< Port status register, offset: 0x104 */
  __IO uint32_t PRXSDUOR;                          /**< Port receive SDU overhead register, offset: 0x108 */
  __IO uint32_t PTXSDUOR;                          /**< Port transmit SDU overhead register, offset: 0x10C */
  __IO uint32_t PTGSCR;                            /**< Port time gate scheduling control register, offset: 0x110 */
  __I  uint32_t PTGAGLSR;                          /**< Port time gate scheduling admin gate list status register, offset: 0x114 */
  __I  uint32_t PTGAGLLR;                          /**< Port time gate scheduling admin gate list length register, offset: 0x118 */
  __I  uint32_t PTGOGLLR;                          /**< Port time gating operational gate list length register, offset: 0x11C */
       uint8_t RESERVED_7[24];
  __IO uint32_t PDGSR;                             /**< Port default gate state register, offset: 0x138 */
       uint8_t RESERVED_8[132];
  __I  uint32_t PRXDCR;                            /**< Port Rx discard count register, offset: 0x1C0 */
       uint8_t RESERVED_9[4];
  __IO uint32_t PRXDCRR0;                          /**< Port Rx discard count reason register 0, offset: 0x1C8 */
  __IO uint32_t PRXDCRR1;                          /**< Port Rx discard count reason register 1, offset: 0x1CC */
       uint8_t RESERVED_10[16];
  __I  uint32_t PTXDCR;                            /**< Port Tx discard count register, offset: 0x1E0 */
       uint8_t RESERVED_11[4];
  __IO uint32_t PTXDCRR0;                          /**< Port Tx discard count reason register 0, offset: 0x1E8 */
  __IO uint32_t PTXDCRR1;                          /**< Port Tx discard count reason register 1, offset: 0x1EC */
       uint8_t RESERVED_12[16];
  struct {                                         /* offset: 0x200, array step: 0x20 */
    __I  uint32_t PTGSTCSR;                          /**< Port time gate scheduling traffic class 0 status register..Port time gate scheduling traffic class 7 status register, array offset: 0x200, array step: 0x20 */
         uint8_t RESERVED_0[4];
    __IO uint32_t PTCTMSDUR;                         /**< Port traffic class 0 transmit maximum SDU register..Port traffic class 7 transmit maximum SDU register, array offset: 0x208, array step: 0x20 */
         uint8_t RESERVED_1[4];
    __IO uint32_t PTCCBSR0;                          /**< Port transmit traffic class 0 credit based shaper register 0..Port transmit traffic class 7 credit based shaper register 0, array offset: 0x210, array step: 0x20 */
    __IO uint32_t PTCCBSR1;                          /**< Port traffic class 0 credit based shaper register 1..Port traffic class 7 credit based shaper register 1, array offset: 0x214, array step: 0x20 */
    __IO uint32_t PTCCBSR2;                          /**< Port transmit traffic class 0 credit based shaper register 2..Port transmit traffic class 7 credit based shaper register 2, array offset: 0x218, array step: 0x20 */
         uint8_t RESERVED_2[4];
  } TCT_NUM[SW_PORT_TCT_NUM_COUNT];
       uint8_t RESERVED_13[256];
  __IO uint32_t PBPMCR0;                           /**< Port buffer pool mapping configuration register 0, offset: 0x400 */
  __IO uint32_t PBPMCR1;                           /**< Port buffer pool mapping configuration register 1, offset: 0x404 */
       uint8_t RESERVED_14[8];
  __IO uint32_t PGCR;                              /**< Port group configuration register, offset: 0x410 */
       uint8_t RESERVED_15[36];
  __IO uint32_t PPCPDEIMR;                         /**< Port PCP DEI mapping register, offset: 0x438 */
       uint8_t RESERVED_16[4];
  __IO uint32_t PMCR;                              /**< Port mirror configuration register, offset: 0x440 */
       uint8_t RESERVED_17[28];
  __IO uint32_t PISIDCR;                           /**< Port ingress stream identification configuration register, offset: 0x460 */
  __IO uint32_t PFMCR;                             /**< Port frame modification configuration register, offset: 0x464 */
       uint8_t RESERVED_18[8];
  __IO uint32_t PIPV2QMR0;                         /**< Port IPV to queue mapping register 0, offset: 0x470 */
       uint8_t RESERVED_19[60];
  __I  uint32_t PTCMINLR;                          /**< Port time capture minimum latency register, offset: 0x4B0 */
  __I  uint32_t PTCMAXLR;                          /**< Port time capture maximum latency register, offset: 0x4B4 */
       uint8_t RESERVED_20[8];
  __IO uint32_t PSRCR;                             /**< Port seamless redundancy configuration register, offset: 0x4C0 */
  __IO uint32_t PSDFTCR;                           /**< Port signature duplicate filter transmit count register, offset: 0x4C4 */
  __IO uint32_t PSDFDDCR;                          /**< Port signature duplicate filter duplicate discard count register, offset: 0x4C8 */
       uint8_t RESERVED_21[52];
  __IO uint32_t BPCR;                              /**< Bridge port configuration register, offset: 0x500 */
       uint8_t RESERVED_22[12];
  __IO uint32_t BPDVR;                             /**< Bridge port default VLAN register, offset: 0x510 */
       uint8_t RESERVED_23[12];
  __IO uint32_t BPSTGSR;                           /**< Bridge port spanning tree group state register, offset: 0x520 */
       uint8_t RESERVED_24[4];
  __IO uint32_t BPSCR0;                            /**< Bridge port storm control register 0, offset: 0x528 */
  __IO uint32_t BPSCR1;                            /**< Bridge port storm control register 1, offset: 0x52C */
  __I  uint32_t BPOR;                              /**< Bridge port operational register, offset: 0x530 */
       uint8_t RESERVED_25[76];
  __I  uint32_t BPDCR;                             /**< Bridge port discard count register, offset: 0x580 */
       uint8_t RESERVED_26[4];
  __IO uint32_t BPDCRR0;                           /**< Bridge port discard count reason register 0, offset: 0x588 */
  __IO uint32_t BPDCRR1;                           /**< Bridge port discard count reason register 1, offset: 0x58C */
  __IO uint32_t BPMLFSR;                           /**< Bridge port MAC learning failure status register, offset: 0x590 */
} SW_PORT_Type;

/* ----------------------------------------------------------------------------
   -- SW_PORT Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup SW_PORT_Register_Masks SW_PORT Register Masks
 * @{
 */

/*! @name PCAPR - Port capability register */
/*! @{ */

#define SW_PORT_PCAPR_LINK_TYPE_MASK             (0x10U)
#define SW_PORT_PCAPR_LINK_TYPE_SHIFT            (4U)
#define SW_PORT_PCAPR_LINK_TYPE(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_LINK_TYPE_SHIFT)) & SW_PORT_PCAPR_LINK_TYPE_MASK)

#define SW_PORT_PCAPR_NUM_TC_MASK                (0xF000U)
#define SW_PORT_PCAPR_NUM_TC_SHIFT               (12U)
#define SW_PORT_PCAPR_NUM_TC(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_NUM_TC_SHIFT)) & SW_PORT_PCAPR_NUM_TC_MASK)

#define SW_PORT_PCAPR_NUM_Q_MASK                 (0xF0000U)
#define SW_PORT_PCAPR_NUM_Q_SHIFT                (16U)
#define SW_PORT_PCAPR_NUM_Q(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_NUM_Q_SHIFT)) & SW_PORT_PCAPR_NUM_Q_MASK)

#define SW_PORT_PCAPR_NUM_CBS_MASK               (0x700000U)
#define SW_PORT_PCAPR_NUM_CBS_SHIFT              (20U)
#define SW_PORT_PCAPR_NUM_CBS(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_NUM_CBS_SHIFT)) & SW_PORT_PCAPR_NUM_CBS_MASK)

#define SW_PORT_PCAPR_NUM_CG_MASK                (0xF000000U)
#define SW_PORT_PCAPR_NUM_CG_SHIFT               (24U)
#define SW_PORT_PCAPR_NUM_CG(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_NUM_CG_SHIFT)) & SW_PORT_PCAPR_NUM_CG_MASK)

#define SW_PORT_PCAPR_TGS_MASK                   (0x10000000U)
#define SW_PORT_PCAPR_TGS_SHIFT                  (28U)
/*! TGS - Time Gate Scheduling */
#define SW_PORT_PCAPR_TGS(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_TGS_SHIFT)) & SW_PORT_PCAPR_TGS_MASK)

#define SW_PORT_PCAPR_CBS_MASK                   (0x20000000U)
#define SW_PORT_PCAPR_CBS_SHIFT                  (29U)
/*! CBS - Credit Based Shaping */
#define SW_PORT_PCAPR_CBS(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_CBS_SHIFT)) & SW_PORT_PCAPR_CBS_MASK)

#define SW_PORT_PCAPR_ECBS_MASK                  (0x40000000U)
#define SW_PORT_PCAPR_ECBS_SHIFT                 (30U)
/*! ECBS - Enhanced Credit Based Shaping */
#define SW_PORT_PCAPR_ECBS(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCAPR_ECBS_SHIFT)) & SW_PORT_PCAPR_ECBS_MASK)
/*! @} */

/*! @name PMCAPR - Port MAC capability register */
/*! @{ */

#define SW_PORT_PMCAPR_MAC_VAR_MASK              (0x7U)
#define SW_PORT_PMCAPR_MAC_VAR_SHIFT             (0U)
/*! MAC_VAR - MAC Variant */
#define SW_PORT_PMCAPR_MAC_VAR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_MAC_VAR_SHIFT)) & SW_PORT_PMCAPR_MAC_VAR_MASK)

#define SW_PORT_PMCAPR_EFPAD_MASK                (0x30U)
#define SW_PORT_PMCAPR_EFPAD_SHIFT               (4U)
#define SW_PORT_PMCAPR_EFPAD(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_EFPAD_SHIFT)) & SW_PORT_PMCAPR_EFPAD_MASK)

#define SW_PORT_PMCAPR_PIPG_MASK                 (0x40U)
#define SW_PORT_PMCAPR_PIPG_SHIFT                (6U)
#define SW_PORT_PMCAPR_PIPG(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_PIPG_SHIFT)) & SW_PORT_PMCAPR_PIPG_MASK)

#define SW_PORT_PMCAPR_HD_MASK                   (0x100U)
#define SW_PORT_PMCAPR_HD_SHIFT                  (8U)
#define SW_PORT_PMCAPR_HD(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_HD_SHIFT)) & SW_PORT_PMCAPR_HD_MASK)

#define SW_PORT_PMCAPR_FP_MASK                   (0x600U)
#define SW_PORT_PMCAPR_FP_SHIFT                  (9U)
/*! FP - Indicates if frame preemption is supported */
#define SW_PORT_PMCAPR_FP(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_FP_SHIFT)) & SW_PORT_PMCAPR_FP_MASK)

#define SW_PORT_PMCAPR_MIN_MPDU_MASK             (0x1000U)
#define SW_PORT_PMCAPR_MIN_MPDU_SHIFT            (12U)
/*! MIN_MPDU - Minimum MAC Protocol Data Unit (PDU) size check */
#define SW_PORT_PMCAPR_MIN_MPDU(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_MIN_MPDU_SHIFT)) & SW_PORT_PMCAPR_MIN_MPDU_MASK)

#define SW_PORT_PMCAPR_MII_PROT_MASK             (0xF000000U)
#define SW_PORT_PMCAPR_MII_PROT_SHIFT            (24U)
/*! MII_PROT - Indicates the MII protocol supported */
#define SW_PORT_PMCAPR_MII_PROT(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCAPR_MII_PROT_SHIFT)) & SW_PORT_PMCAPR_MII_PROT_MASK)
/*! @} */

/*! @name PIOCAPR - Port I/O capability register */
/*! @{ */

#define SW_PORT_PIOCAPR_PCS_PROT_MASK            (0xFFFFU)
#define SW_PORT_PIOCAPR_PCS_PROT_SHIFT           (0U)
/*! PCS_PROT - PCS protocols supported */
#define SW_PORT_PIOCAPR_PCS_PROT(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIOCAPR_PCS_PROT_SHIFT)) & SW_PORT_PIOCAPR_PCS_PROT_MASK)

#define SW_PORT_PIOCAPR_IO_VAR_MASK              (0xF000000U)
#define SW_PORT_PIOCAPR_IO_VAR_SHIFT             (24U)
/*! IO_VAR - IO Variants supported */
#define SW_PORT_PIOCAPR_IO_VAR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIOCAPR_IO_VAR_SHIFT)) & SW_PORT_PIOCAPR_IO_VAR_MASK)

#define SW_PORT_PIOCAPR_EMDIO_MASK               (0x10000000U)
#define SW_PORT_PIOCAPR_EMDIO_SHIFT              (28U)
#define SW_PORT_PIOCAPR_EMDIO(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIOCAPR_EMDIO_SHIFT)) & SW_PORT_PIOCAPR_EMDIO_MASK)

#define SW_PORT_PIOCAPR_REVMII_RATE_MASK         (0x40000000U)
#define SW_PORT_PIOCAPR_REVMII_RATE_SHIFT        (30U)
/*! REVMII_RATE - RevMII MII rate */
#define SW_PORT_PIOCAPR_REVMII_RATE(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIOCAPR_REVMII_RATE_SHIFT)) & SW_PORT_PIOCAPR_REVMII_RATE_MASK)

#define SW_PORT_PIOCAPR_REVMII_MASK              (0x80000000U)
#define SW_PORT_PIOCAPR_REVMII_SHIFT             (31U)
/*! REVMII - Reverse Mode Device Configuration */
#define SW_PORT_PIOCAPR_REVMII(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIOCAPR_REVMII_SHIFT)) & SW_PORT_PIOCAPR_REVMII_MASK)
/*! @} */

/*! @name PCR - Port configuration register */
/*! @{ */

#define SW_PORT_PCR_HDR_FMT_MASK                 (0x1U)
#define SW_PORT_PCR_HDR_FMT_SHIFT                (0U)
/*! HDR_FMT - Header Format
 *  0b0..Ethernet frame format
 *  0b1..Reserved
 */
#define SW_PORT_PCR_HDR_FMT(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_HDR_FMT_SHIFT)) & SW_PORT_PCR_HDR_FMT_MASK)

#define SW_PORT_PCR_NS_TAG_PORT_MASK             (0x8U)
#define SW_PORT_PCR_NS_TAG_PORT_SHIFT            (3U)
/*! NS_TAG_PORT - NXP Switch Tag (NS_TAG) Port
 *  0b0..Frames received and transmitted on this port are not expected to contain an NXP switch tag. NXP switch
 *       tags are not recognized headers on this port during parsing.
 *  0b1..Frames received and transmitted on this port are expected to contain an NXP switch tag.
 */
#define SW_PORT_PCR_NS_TAG_PORT(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_NS_TAG_PORT_SHIFT)) & SW_PORT_PCR_NS_TAG_PORT_MASK)

#define SW_PORT_PCR_L2DOSE_MASK                  (0x10U)
#define SW_PORT_PCR_L2DOSE_SHIFT                 (4U)
/*! L2DOSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SW_PORT_PCR_L2DOSE(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_L2DOSE_SHIFT)) & SW_PORT_PCR_L2DOSE_MASK)

#define SW_PORT_PCR_L3DOSE_MASK                  (0x20U)
#define SW_PORT_PCR_L3DOSE_SHIFT                 (5U)
/*! L3DOSE - L3 IP Denial of Service (DoS) Protection Enable
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SW_PORT_PCR_L3DOSE(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_L3DOSE_SHIFT)) & SW_PORT_PCR_L3DOSE_MASK)

#define SW_PORT_PCR_TIMER_CS_MASK                (0x100U)
#define SW_PORT_PCR_TIMER_CS_SHIFT               (8U)
/*! TIMER_CS - Timer Clock Selection
 *  0b0..Synchronized timestamp with unit of nanoseconds
 *  0b1..Free running timestamp with unit of NETC clock ticks
 */
#define SW_PORT_PCR_TIMER_CS(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_TIMER_CS_SHIFT)) & SW_PORT_PCR_TIMER_CS_MASK)

#define SW_PORT_PCR_PSPEED_MASK                  (0x3FFF0000U)
#define SW_PORT_PCR_PSPEED_SHIFT                 (16U)
/*! PSPEED - Port Speed */
#define SW_PORT_PCR_PSPEED(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PCR_PSPEED_SHIFT)) & SW_PORT_PCR_PSPEED_MASK)
/*! @} */

/*! @name PMAR0 - Port MAC address register 0 */
/*! @{ */

#define SW_PORT_PMAR0_PRIM_MAC_ADDR_MASK         (0xFFFFFFFFU)
#define SW_PORT_PMAR0_PRIM_MAC_ADDR_SHIFT        (0U)
#define SW_PORT_PMAR0_PRIM_MAC_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMAR0_PRIM_MAC_ADDR_SHIFT)) & SW_PORT_PMAR0_PRIM_MAC_ADDR_MASK)
/*! @} */

/*! @name PMAR1 - Port MAC address register 1 */
/*! @{ */

#define SW_PORT_PMAR1_PRIM_MAC_ADDR_MASK         (0xFFFFU)
#define SW_PORT_PMAR1_PRIM_MAC_ADDR_SHIFT        (0U)
#define SW_PORT_PMAR1_PRIM_MAC_ADDR(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMAR1_PRIM_MAC_ADDR_SHIFT)) & SW_PORT_PMAR1_PRIM_MAC_ADDR_MASK)
/*! @} */

/*! @name PTAR - Port TPID acceptance register */
/*! @{ */

#define SW_PORT_PTAR_OVTPIDL_MASK                (0xFU)
#define SW_PORT_PTAR_OVTPIDL_SHIFT               (0U)
#define SW_PORT_PTAR_OVTPIDL(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTAR_OVTPIDL_SHIFT)) & SW_PORT_PTAR_OVTPIDL_MASK)

#define SW_PORT_PTAR_IVTPIDL_MASK                (0xF0U)
#define SW_PORT_PTAR_IVTPIDL_SHIFT               (4U)
#define SW_PORT_PTAR_IVTPIDL(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTAR_IVTPIDL_SHIFT)) & SW_PORT_PTAR_IVTPIDL_MASK)
/*! @} */

/*! @name PQOSMR - Port QoS mode register */
/*! @{ */

#define SW_PORT_PQOSMR_VS_MASK                   (0x1U)
#define SW_PORT_PQOSMR_VS_SHIFT                  (0U)
#define SW_PORT_PQOSMR_VS(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_VS_SHIFT)) & SW_PORT_PQOSMR_VS_MASK)

#define SW_PORT_PQOSMR_VE_MASK                   (0x2U)
#define SW_PORT_PQOSMR_VE_SHIFT                  (1U)
#define SW_PORT_PQOSMR_VE(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_VE_SHIFT)) & SW_PORT_PQOSMR_VE_MASK)

#define SW_PORT_PQOSMR_DDR_MASK                  (0xCU)
#define SW_PORT_PQOSMR_DDR_SHIFT                 (2U)
#define SW_PORT_PQOSMR_DDR(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_DDR_SHIFT)) & SW_PORT_PQOSMR_DDR_MASK)

#define SW_PORT_PQOSMR_DIPV_MASK                 (0x70U)
#define SW_PORT_PQOSMR_DIPV_SHIFT                (4U)
#define SW_PORT_PQOSMR_DIPV(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_DIPV_SHIFT)) & SW_PORT_PQOSMR_DIPV_MASK)

#define SW_PORT_PQOSMR_VQMP_MASK                 (0xF0000U)
#define SW_PORT_PQOSMR_VQMP_SHIFT                (16U)
/*! VQMP - Mapping profile index */
#define SW_PORT_PQOSMR_VQMP(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_VQMP_SHIFT)) & SW_PORT_PQOSMR_VQMP_MASK)

#define SW_PORT_PQOSMR_QVMP_MASK                 (0xF00000U)
#define SW_PORT_PQOSMR_QVMP_SHIFT                (20U)
/*! QVMP - Mapping profile index */
#define SW_PORT_PQOSMR_QVMP(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOSMR_QVMP_SHIFT)) & SW_PORT_PQOSMR_QVMP_MASK)
/*! @} */

/*! @name PQOR - Port Queue Operational register */
/*! @{ */

#define SW_PORT_PQOR_Q0S_MASK                    (0x1U)
#define SW_PORT_PQOR_Q0S_SHIFT                   (0U)
#define SW_PORT_PQOR_Q0S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q0S_SHIFT)) & SW_PORT_PQOR_Q0S_MASK)

#define SW_PORT_PQOR_Q1S_MASK                    (0x2U)
#define SW_PORT_PQOR_Q1S_SHIFT                   (1U)
#define SW_PORT_PQOR_Q1S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q1S_SHIFT)) & SW_PORT_PQOR_Q1S_MASK)

#define SW_PORT_PQOR_Q2S_MASK                    (0x4U)
#define SW_PORT_PQOR_Q2S_SHIFT                   (2U)
#define SW_PORT_PQOR_Q2S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q2S_SHIFT)) & SW_PORT_PQOR_Q2S_MASK)

#define SW_PORT_PQOR_Q3S_MASK                    (0x8U)
#define SW_PORT_PQOR_Q3S_SHIFT                   (3U)
#define SW_PORT_PQOR_Q3S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q3S_SHIFT)) & SW_PORT_PQOR_Q3S_MASK)

#define SW_PORT_PQOR_Q4S_MASK                    (0x10U)
#define SW_PORT_PQOR_Q4S_SHIFT                   (4U)
#define SW_PORT_PQOR_Q4S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q4S_SHIFT)) & SW_PORT_PQOR_Q4S_MASK)

#define SW_PORT_PQOR_Q5S_MASK                    (0x20U)
#define SW_PORT_PQOR_Q5S_SHIFT                   (5U)
#define SW_PORT_PQOR_Q5S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q5S_SHIFT)) & SW_PORT_PQOR_Q5S_MASK)

#define SW_PORT_PQOR_Q6S_MASK                    (0x40U)
#define SW_PORT_PQOR_Q6S_SHIFT                   (6U)
#define SW_PORT_PQOR_Q6S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q6S_SHIFT)) & SW_PORT_PQOR_Q6S_MASK)

#define SW_PORT_PQOR_Q7S_MASK                    (0x80U)
#define SW_PORT_PQOR_Q7S_SHIFT                   (7U)
#define SW_PORT_PQOR_Q7S(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_PQOR_Q7S_SHIFT)) & SW_PORT_PQOR_Q7S_MASK)
/*! @} */

/*! @name PPCR - Port parser configuration register */
/*! @{ */

#define SW_PORT_PPCR_L1PFS_MASK                  (0x3EU)
#define SW_PORT_PPCR_L1PFS_SHIFT                 (1U)
#define SW_PORT_PPCR_L1PFS(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L1PFS_SHIFT)) & SW_PORT_PPCR_L1PFS_MASK)

#define SW_PORT_PPCR_L2PFS_MASK                  (0x3E00U)
#define SW_PORT_PPCR_L2PFS_SHIFT                 (9U)
#define SW_PORT_PPCR_L2PFS(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L2PFS_SHIFT)) & SW_PORT_PPCR_L2PFS_MASK)

#define SW_PORT_PPCR_L3HFP_MASK                  (0x10000U)
#define SW_PORT_PPCR_L3HFP_SHIFT                 (16U)
#define SW_PORT_PPCR_L3HFP(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L3HFP_SHIFT)) & SW_PORT_PPCR_L3HFP_MASK)

#define SW_PORT_PPCR_L3PFS_MASK                  (0x3E0000U)
#define SW_PORT_PPCR_L3PFS_SHIFT                 (17U)
#define SW_PORT_PPCR_L3PFS(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L3PFS_SHIFT)) & SW_PORT_PPCR_L3PFS_MASK)

#define SW_PORT_PPCR_L4HFP_MASK                  (0x1000000U)
#define SW_PORT_PPCR_L4HFP_SHIFT                 (24U)
#define SW_PORT_PPCR_L4HFP(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L4HFP_SHIFT)) & SW_PORT_PPCR_L4HFP_MASK)

#define SW_PORT_PPCR_L4PFS_MASK                  (0x3E000000U)
#define SW_PORT_PPCR_L4PFS_SHIFT                 (25U)
#define SW_PORT_PPCR_L4PFS(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCR_L4PFS_SHIFT)) & SW_PORT_PPCR_L4PFS_MASK)
/*! @} */

/*! @name PIPFCR - Port ingress port filter configuration register */
/*! @{ */

#define SW_PORT_PIPFCR_EN_MASK                   (0x1U)
#define SW_PORT_PIPFCR_EN_SHIFT                  (0U)
#define SW_PORT_PIPFCR_EN(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPFCR_EN_SHIFT)) & SW_PORT_PIPFCR_EN_MASK)
/*! @} */

/*! @name PSGCR - Port stream gate configuration register */
/*! @{ */

#define SW_PORT_PSGCR_PDELAY_MASK                (0xFFFFFFU)
#define SW_PORT_PSGCR_PDELAY_SHIFT               (0U)
#define SW_PORT_PSGCR_PDELAY(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSGCR_PDELAY_SHIFT)) & SW_PORT_PSGCR_PDELAY_MASK)

#define SW_PORT_PSGCR_OGC_MASK                   (0x80000000U)
#define SW_PORT_PSGCR_OGC_SHIFT                  (31U)
#define SW_PORT_PSGCR_OGC(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSGCR_OGC_SHIFT)) & SW_PORT_PSGCR_OGC_MASK)
/*! @} */

/*! @name POR - Port operational register */
/*! @{ */

#define SW_PORT_POR_TXDIS_MASK                   (0x1U)
#define SW_PORT_POR_TXDIS_SHIFT                  (0U)
/*! TXDIS - Tx Disable */
#define SW_PORT_POR_TXDIS(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_POR_TXDIS_SHIFT)) & SW_PORT_POR_TXDIS_MASK)

#define SW_PORT_POR_RXDIS_MASK                   (0x2U)
#define SW_PORT_POR_RXDIS_SHIFT                  (1U)
#define SW_PORT_POR_RXDIS(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_POR_RXDIS_SHIFT)) & SW_PORT_POR_RXDIS_MASK)
/*! @} */

/*! @name PSR - Port status register */
/*! @{ */

#define SW_PORT_PSR_TX_BUSY_MASK                 (0x1U)
#define SW_PORT_PSR_TX_BUSY_SHIFT                (0U)
/*! TX_BUSY
 *  0b0..Idle
 *  0b1..Busy
 */
#define SW_PORT_PSR_TX_BUSY(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSR_TX_BUSY_SHIFT)) & SW_PORT_PSR_TX_BUSY_MASK)

#define SW_PORT_PSR_RX_BUSY_MASK                 (0x2U)
#define SW_PORT_PSR_RX_BUSY_SHIFT                (1U)
/*! RX_BUSY
 *  0b0..Idle
 *  0b1..Busy
 */
#define SW_PORT_PSR_RX_BUSY(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSR_RX_BUSY_SHIFT)) & SW_PORT_PSR_RX_BUSY_MASK)
/*! @} */

/*! @name PRXSDUOR - Port receive SDU overhead register */
/*! @{ */

#define SW_PORT_PRXSDUOR_PPDU_BCO_MASK           (0x1FU)
#define SW_PORT_PRXSDUOR_PPDU_BCO_SHIFT          (0U)
/*! PPDU_BCO - PPDU Byte count overhead */
#define SW_PORT_PRXSDUOR_PPDU_BCO(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXSDUOR_PPDU_BCO_SHIFT)) & SW_PORT_PRXSDUOR_PPDU_BCO_MASK)

#define SW_PORT_PRXSDUOR_MACSEC_BCO_MASK         (0x1F00U)
#define SW_PORT_PRXSDUOR_MACSEC_BCO_SHIFT        (8U)
/*! MACSEC_BCO - MACsec byte count overhead */
#define SW_PORT_PRXSDUOR_MACSEC_BCO(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXSDUOR_MACSEC_BCO_SHIFT)) & SW_PORT_PRXSDUOR_MACSEC_BCO_MASK)
/*! @} */

/*! @name PTXSDUOR - Port transmit SDU overhead register */
/*! @{ */

#define SW_PORT_PTXSDUOR_PPDU_BCO_MASK           (0x1FU)
#define SW_PORT_PTXSDUOR_PPDU_BCO_SHIFT          (0U)
/*! PPDU_BCO - PPDU Byte count overhead */
#define SW_PORT_PTXSDUOR_PPDU_BCO(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXSDUOR_PPDU_BCO_SHIFT)) & SW_PORT_PTXSDUOR_PPDU_BCO_MASK)

#define SW_PORT_PTXSDUOR_MACSEC_BCO_MASK         (0x1F00U)
#define SW_PORT_PTXSDUOR_MACSEC_BCO_SHIFT        (8U)
/*! MACSEC_BCO - MACsec byte count overhead */
#define SW_PORT_PTXSDUOR_MACSEC_BCO(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXSDUOR_MACSEC_BCO_SHIFT)) & SW_PORT_PTXSDUOR_MACSEC_BCO_MASK)
/*! @} */

/*! @name PTGSCR - Port time gate scheduling control register */
/*! @{ */

#define SW_PORT_PTGSCR_TGE_MASK                  (0x80000000U)
#define SW_PORT_PTGSCR_TGE_SHIFT                 (31U)
/*! TGE - Time Gating Enable
 *  0b0..Disabled
 *  0b1..The initial state of each gate is open. This field must be set to 1 (enabling time gate scheduling)
 *       before any administrative gate control list can be configured.
 */
#define SW_PORT_PTGSCR_TGE(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGSCR_TGE_SHIFT)) & SW_PORT_PTGSCR_TGE_MASK)
/*! @} */

/*! @name PTGAGLSR - Port time gate scheduling admin gate list status register */
/*! @{ */

#define SW_PORT_PTGAGLSR_TG_MASK                 (0x1U)
#define SW_PORT_PTGAGLSR_TG_SHIFT                (0U)
#define SW_PORT_PTGAGLSR_TG(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGAGLSR_TG_SHIFT)) & SW_PORT_PTGAGLSR_TG_MASK)

#define SW_PORT_PTGAGLSR_CFG_PEND_MASK           (0x2U)
#define SW_PORT_PTGAGLSR_CFG_PEND_SHIFT          (1U)
#define SW_PORT_PTGAGLSR_CFG_PEND(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGAGLSR_CFG_PEND_SHIFT)) & SW_PORT_PTGAGLSR_CFG_PEND_MASK)
/*! @} */

/*! @name PTGAGLLR - Port time gate scheduling admin gate list length register */
/*! @{ */

#define SW_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_MASK (0xFFFFU)
#define SW_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_SHIFT (0U)
#define SW_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_SHIFT)) & SW_PORT_PTGAGLLR_ADMIN_GATE_LIST_LENGTH_MASK)
/*! @} */

/*! @name PTGOGLLR - Port time gating operational gate list length register */
/*! @{ */

#define SW_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_MASK (0xFFFFU)
#define SW_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_SHIFT (0U)
#define SW_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH(x) (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_SHIFT)) & SW_PORT_PTGOGLLR_OPER_GATE_LIST_LENGTH_MASK)
/*! @} */

/*! @name PDGSR - Port default gate state register */
/*! @{ */

#define SW_PORT_PDGSR_DGS_TC0_MASK               (0x1U)
#define SW_PORT_PDGSR_DGS_TC0_SHIFT              (0U)
#define SW_PORT_PDGSR_DGS_TC0(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC0_SHIFT)) & SW_PORT_PDGSR_DGS_TC0_MASK)

#define SW_PORT_PDGSR_DGS_TC1_MASK               (0x2U)
#define SW_PORT_PDGSR_DGS_TC1_SHIFT              (1U)
#define SW_PORT_PDGSR_DGS_TC1(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC1_SHIFT)) & SW_PORT_PDGSR_DGS_TC1_MASK)

#define SW_PORT_PDGSR_DGS_TC2_MASK               (0x4U)
#define SW_PORT_PDGSR_DGS_TC2_SHIFT              (2U)
#define SW_PORT_PDGSR_DGS_TC2(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC2_SHIFT)) & SW_PORT_PDGSR_DGS_TC2_MASK)

#define SW_PORT_PDGSR_DGS_TC3_MASK               (0x8U)
#define SW_PORT_PDGSR_DGS_TC3_SHIFT              (3U)
#define SW_PORT_PDGSR_DGS_TC3(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC3_SHIFT)) & SW_PORT_PDGSR_DGS_TC3_MASK)

#define SW_PORT_PDGSR_DGS_TC4_MASK               (0x10U)
#define SW_PORT_PDGSR_DGS_TC4_SHIFT              (4U)
#define SW_PORT_PDGSR_DGS_TC4(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC4_SHIFT)) & SW_PORT_PDGSR_DGS_TC4_MASK)

#define SW_PORT_PDGSR_DGS_TC5_MASK               (0x20U)
#define SW_PORT_PDGSR_DGS_TC5_SHIFT              (5U)
#define SW_PORT_PDGSR_DGS_TC5(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC5_SHIFT)) & SW_PORT_PDGSR_DGS_TC5_MASK)

#define SW_PORT_PDGSR_DGS_TC6_MASK               (0x40U)
#define SW_PORT_PDGSR_DGS_TC6_SHIFT              (6U)
#define SW_PORT_PDGSR_DGS_TC6(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC6_SHIFT)) & SW_PORT_PDGSR_DGS_TC6_MASK)

#define SW_PORT_PDGSR_DGS_TC7_MASK               (0x80U)
#define SW_PORT_PDGSR_DGS_TC7_SHIFT              (7U)
#define SW_PORT_PDGSR_DGS_TC7(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PDGSR_DGS_TC7_SHIFT)) & SW_PORT_PDGSR_DGS_TC7_MASK)
/*! @} */

/*! @name PRXDCR - Port Rx discard count register */
/*! @{ */

#define SW_PORT_PRXDCR_COUNT_MASK                (0xFFFFFFFFU)
#define SW_PORT_PRXDCR_COUNT_SHIFT               (0U)
#define SW_PORT_PRXDCR_COUNT(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCR_COUNT_SHIFT)) & SW_PORT_PRXDCR_COUNT_MASK)
/*! @} */

/*! @name PRXDCRR0 - Port Rx discard count reason register 0 */
/*! @{ */

#define SW_PORT_PRXDCRR0_PCDR_MASK               (0x1U)
#define SW_PORT_PRXDCRR0_PCDR_SHIFT              (0U)
#define SW_PORT_PRXDCRR0_PCDR(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_PCDR_SHIFT)) & SW_PORT_PRXDCRR0_PCDR_MASK)

#define SW_PORT_PRXDCRR0_SMREDR_MASK             (0x2U)
#define SW_PORT_PRXDCRR0_SMREDR_SHIFT            (1U)
#define SW_PORT_PRXDCRR0_SMREDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_SMREDR_SHIFT)) & SW_PORT_PRXDCRR0_SMREDR_MASK)

#define SW_PORT_PRXDCRR0_RXDISDR_MASK            (0x4U)
#define SW_PORT_PRXDCRR0_RXDISDR_SHIFT           (2U)
#define SW_PORT_PRXDCRR0_RXDISDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_RXDISDR_SHIFT)) & SW_PORT_PRXDCRR0_RXDISDR_MASK)

#define SW_PORT_PRXDCRR0_IPFDR_MASK              (0x8U)
#define SW_PORT_PRXDCRR0_IPFDR_SHIFT             (3U)
#define SW_PORT_PRXDCRR0_IPFDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_IPFDR_SHIFT)) & SW_PORT_PRXDCRR0_IPFDR_MASK)

#define SW_PORT_PRXDCRR0_RPDR_MASK               (0x10U)
#define SW_PORT_PRXDCRR0_RPDR_SHIFT              (4U)
#define SW_PORT_PRXDCRR0_RPDR(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_RPDR_SHIFT)) & SW_PORT_PRXDCRR0_RPDR_MASK)

#define SW_PORT_PRXDCRR0_ISFDR_MASK              (0x20U)
#define SW_PORT_PRXDCRR0_ISFDR_SHIFT             (5U)
#define SW_PORT_PRXDCRR0_ISFDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_ISFDR_SHIFT)) & SW_PORT_PRXDCRR0_ISFDR_MASK)

#define SW_PORT_PRXDCRR0_SGCDR_MASK              (0x40U)
#define SW_PORT_PRXDCRR0_SGCDR_SHIFT             (6U)
#define SW_PORT_PRXDCRR0_SGCDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_SGCDR_SHIFT)) & SW_PORT_PRXDCRR0_SGCDR_MASK)

#define SW_PORT_PRXDCRR0_SGOEDR_MASK             (0x80U)
#define SW_PORT_PRXDCRR0_SGOEDR_SHIFT            (7U)
#define SW_PORT_PRXDCRR0_SGOEDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_SGOEDR_SHIFT)) & SW_PORT_PRXDCRR0_SGOEDR_MASK)

#define SW_PORT_PRXDCRR0_MSDUEDR_MASK            (0x100U)
#define SW_PORT_PRXDCRR0_MSDUEDR_SHIFT           (8U)
#define SW_PORT_PRXDCRR0_MSDUEDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_MSDUEDR_SHIFT)) & SW_PORT_PRXDCRR0_MSDUEDR_MASK)

#define SW_PORT_PRXDCRR0_FMMEDR_MASK             (0x200U)
#define SW_PORT_PRXDCRR0_FMMEDR_SHIFT            (9U)
#define SW_PORT_PRXDCRR0_FMMEDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_FMMEDR_SHIFT)) & SW_PORT_PRXDCRR0_FMMEDR_MASK)

#define SW_PORT_PRXDCRR0_CMDR_MASK               (0x400U)
#define SW_PORT_PRXDCRR0_CMDR_SHIFT              (10U)
#define SW_PORT_PRXDCRR0_CMDR(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_CMDR_SHIFT)) & SW_PORT_PRXDCRR0_CMDR_MASK)

#define SW_PORT_PRXDCRR0_ITEDR_MASK              (0x800U)
#define SW_PORT_PRXDCRR0_ITEDR_SHIFT             (11U)
#define SW_PORT_PRXDCRR0_ITEDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_ITEDR_SHIFT)) & SW_PORT_PRXDCRR0_ITEDR_MASK)

#define SW_PORT_PRXDCRR0_ECCEDR_MASK             (0x1000U)
#define SW_PORT_PRXDCRR0_ECCEDR_SHIFT            (12U)
#define SW_PORT_PRXDCRR0_ECCEDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_ECCEDR_SHIFT)) & SW_PORT_PRXDCRR0_ECCEDR_MASK)

#define SW_PORT_PRXDCRR0_L2DOSDR_MASK            (0x4000U)
#define SW_PORT_PRXDCRR0_L2DOSDR_SHIFT           (14U)
/*! L2DOSDR - Layer 2 Denial of Service Discard Reason */
#define SW_PORT_PRXDCRR0_L2DOSDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_L2DOSDR_SHIFT)) & SW_PORT_PRXDCRR0_L2DOSDR_MASK)

#define SW_PORT_PRXDCRR0_L3DOSDR_MASK            (0x8000U)
#define SW_PORT_PRXDCRR0_L3DOSDR_SHIFT           (15U)
/*! L3DOSDR - Layer 3 Denial of Service Discard Reason */
#define SW_PORT_PRXDCRR0_L3DOSDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_L3DOSDR_SHIFT)) & SW_PORT_PRXDCRR0_L3DOSDR_MASK)

#define SW_PORT_PRXDCRR0_NODESTDR_MASK           (0x20000U)
#define SW_PORT_PRXDCRR0_NODESTDR_SHIFT          (17U)
/*! NODESTDR - No Destination Discard Reason */
#define SW_PORT_PRXDCRR0_NODESTDR(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_NODESTDR_SHIFT)) & SW_PORT_PRXDCRR0_NODESTDR_MASK)

#define SW_PORT_PRXDCRR0_NSTPDR_MASK             (0x40000U)
#define SW_PORT_PRXDCRR0_NSTPDR_SHIFT            (18U)
/*! NSTPDR - NS_TAG Parsing Discard Reason */
#define SW_PORT_PRXDCRR0_NSTPDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_NSTPDR_SHIFT)) & SW_PORT_PRXDCRR0_NSTPDR_MASK)

#define SW_PORT_PRXDCRR0_NSTDDR_MASK             (0x80000U)
#define SW_PORT_PRXDCRR0_NSTDDR_SHIFT            (19U)
/*! NSTDDR - NS_TAG Destination Discard Reason */
#define SW_PORT_PRXDCRR0_NSTDDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR0_NSTDDR_SHIFT)) & SW_PORT_PRXDCRR0_NSTDDR_MASK)
/*! @} */

/*! @name PRXDCRR1 - Port Rx discard count reason register 1 */
/*! @{ */

#define SW_PORT_PRXDCRR1_ENTRYID_MASK            (0xFFFFU)
#define SW_PORT_PRXDCRR1_ENTRYID_SHIFT           (0U)
#define SW_PORT_PRXDCRR1_ENTRYID(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR1_ENTRYID_SHIFT)) & SW_PORT_PRXDCRR1_ENTRYID_MASK)

#define SW_PORT_PRXDCRR1_TT_MASK                 (0xF0000000U)
#define SW_PORT_PRXDCRR1_TT_SHIFT                (28U)
#define SW_PORT_PRXDCRR1_TT(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PRXDCRR1_TT_SHIFT)) & SW_PORT_PRXDCRR1_TT_MASK)
/*! @} */

/*! @name PTXDCR - Port Tx discard count register */
/*! @{ */

#define SW_PORT_PTXDCR_COUNT_MASK                (0xFFFFFFFFU)
#define SW_PORT_PTXDCR_COUNT_SHIFT               (0U)
#define SW_PORT_PTXDCR_COUNT(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCR_COUNT_SHIFT)) & SW_PORT_PTXDCR_COUNT_MASK)
/*! @} */

/*! @name PTXDCRR0 - Port Tx discard count reason register 0 */
/*! @{ */

#define SW_PORT_PTXDCRR0_TXDISDR_MASK            (0x1U)
#define SW_PORT_PTXDCRR0_TXDISDR_SHIFT           (0U)
#define SW_PORT_PTXDCRR0_TXDISDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_TXDISDR_SHIFT)) & SW_PORT_PTXDCRR0_TXDISDR_MASK)

#define SW_PORT_PTXDCRR0_ECCEDR_MASK             (0x2U)
#define SW_PORT_PTXDCRR0_ECCEDR_SHIFT            (1U)
/*! ECCEDR - ECC Error Discard Reason */
#define SW_PORT_PTXDCRR0_ECCEDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_ECCEDR_SHIFT)) & SW_PORT_PTXDCRR0_ECCEDR_MASK)

#define SW_PORT_PTXDCRR0_PEDR_MASK               (0x4U)
#define SW_PORT_PTXDCRR0_PEDR_SHIFT              (2U)
/*! PEDR - Parity Error Discard Reason */
#define SW_PORT_PTXDCRR0_PEDR(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_PEDR_SHIFT)) & SW_PORT_PTXDCRR0_PEDR_MASK)

#define SW_PORT_PTXDCRR0_TGSFTLDR_MASK           (0x10U)
#define SW_PORT_PTXDCRR0_TGSFTLDR_SHIFT          (4U)
/*! TGSFTLDR - Time Gate Scheduling Frame Too Large Discard Reason */
#define SW_PORT_PTXDCRR0_TGSFTLDR(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_TGSFTLDR_SHIFT)) & SW_PORT_PTXDCRR0_TGSFTLDR_MASK)

#define SW_PORT_PTXDCRR0_FMMDR_MASK              (0x20U)
#define SW_PORT_PTXDCRR0_FMMDR_SHIFT             (5U)
#define SW_PORT_PTXDCRR0_FMMDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_FMMDR_SHIFT)) & SW_PORT_PTXDCRR0_FMMDR_MASK)

#define SW_PORT_PTXDCRR0_TXDISEDR_MASK           (0x40U)
#define SW_PORT_PTXDCRR0_TXDISEDR_SHIFT          (6U)
#define SW_PORT_PTXDCRR0_TXDISEDR(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_TXDISEDR_SHIFT)) & SW_PORT_PTXDCRR0_TXDISEDR_MASK)

#define SW_PORT_PTXDCRR0_MSDUEDR_MASK            (0x80U)
#define SW_PORT_PTXDCRR0_MSDUEDR_SHIFT           (7U)
#define SW_PORT_PTXDCRR0_MSDUEDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_MSDUEDR_SHIFT)) & SW_PORT_PTXDCRR0_MSDUEDR_MASK)

#define SW_PORT_PTXDCRR0_QCONGDR_MASK            (0x100U)
#define SW_PORT_PTXDCRR0_QCONGDR_SHIFT           (8U)
#define SW_PORT_PTXDCRR0_QCONGDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_QCONGDR_SHIFT)) & SW_PORT_PTXDCRR0_QCONGDR_MASK)

#define SW_PORT_PTXDCRR0_ITEDR_MASK              (0x200U)
#define SW_PORT_PTXDCRR0_ITEDR_SHIFT             (9U)
#define SW_PORT_PTXDCRR0_ITEDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_ITEDR_SHIFT)) & SW_PORT_PTXDCRR0_ITEDR_MASK)

#define SW_PORT_PTXDCRR0_INVEQDR_MASK            (0x400U)
#define SW_PORT_PTXDCRR0_INVEQDR_SHIFT           (10U)
#define SW_PORT_PTXDCRR0_INVEQDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_INVEQDR_SHIFT)) & SW_PORT_PTXDCRR0_INVEQDR_MASK)

#define SW_PORT_PTXDCRR0_SQRTNSQDR_MASK          (0x800U)
#define SW_PORT_PTXDCRR0_SQRTNSQDR_SHIFT         (11U)
#define SW_PORT_PTXDCRR0_SQRTNSQDR(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_SQRTNSQDR_SHIFT)) & SW_PORT_PTXDCRR0_SQRTNSQDR_MASK)

#define SW_PORT_PTXDCRR0_SQRRDR_MASK             (0x2000U)
#define SW_PORT_PTXDCRR0_SQRRDR_SHIFT            (13U)
#define SW_PORT_PTXDCRR0_SQRRDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_SQRRDR_SHIFT)) & SW_PORT_PTXDCRR0_SQRRDR_MASK)

#define SW_PORT_PTXDCRR0_SQRDDR_MASK             (0x4000U)
#define SW_PORT_PTXDCRR0_SQRDDR_SHIFT            (14U)
#define SW_PORT_PTXDCRR0_SQRDDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_SQRDDR_SHIFT)) & SW_PORT_PTXDCRR0_SQRDDR_MASK)

#define SW_PORT_PTXDCRR0_SMREDR_MASK             (0x8000U)
#define SW_PORT_PTXDCRR0_SMREDR_SHIFT            (15U)
#define SW_PORT_PTXDCRR0_SMREDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR0_SMREDR_SHIFT)) & SW_PORT_PTXDCRR0_SMREDR_MASK)
/*! @} */

/*! @name PTXDCRR1 - Port Tx discard count reason register 1 */
/*! @{ */

#define SW_PORT_PTXDCRR1_ENTRYID_MASK            (0xFFFFU)
#define SW_PORT_PTXDCRR1_ENTRYID_SHIFT           (0U)
#define SW_PORT_PTXDCRR1_ENTRYID(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR1_ENTRYID_SHIFT)) & SW_PORT_PTXDCRR1_ENTRYID_MASK)

#define SW_PORT_PTXDCRR1_TT_MASK                 (0xF0000000U)
#define SW_PORT_PTXDCRR1_TT_SHIFT                (28U)
#define SW_PORT_PTXDCRR1_TT(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTXDCRR1_TT_SHIFT)) & SW_PORT_PTXDCRR1_TT_MASK)
/*! @} */

/*! @name PTGSTCSR - Port time gate scheduling traffic class 0 status register..Port time gate scheduling traffic class 7 status register */
/*! @{ */

#define SW_PORT_PTGSTCSR_LH_STATE_MASK           (0x10000U)
#define SW_PORT_PTGSTCSR_LH_STATE_SHIFT          (16U)
#define SW_PORT_PTGSTCSR_LH_STATE(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTGSTCSR_LH_STATE_SHIFT)) & SW_PORT_PTGSTCSR_LH_STATE_MASK)
/*! @} */

/* The count of SW_PORT_PTGSTCSR */
#define SW_PORT_PTGSTCSR_COUNT                   (8U)

/*! @name PTCTMSDUR - Port traffic class 0 transmit maximum SDU register..Port traffic class 7 transmit maximum SDU register */
/*! @{ */

#define SW_PORT_PTCTMSDUR_MAXSDU_MASK            (0xFFFFU)
#define SW_PORT_PTCTMSDUR_MAXSDU_SHIFT           (0U)
/*! MAXSDU - Transmit Maximum Service Data Unit Size */
#define SW_PORT_PTCTMSDUR_MAXSDU(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCTMSDUR_MAXSDU_SHIFT)) & SW_PORT_PTCTMSDUR_MAXSDU_MASK)

#define SW_PORT_PTCTMSDUR_SDU_TYPE_MASK          (0x30000U)
#define SW_PORT_PTCTMSDUR_SDU_TYPE_SHIFT         (16U)
/*! SDU_TYPE
 *  0b00..PPDU (Physical Layer PDU).
 *  0b01..MPDU (MAC PDU).
 *  0b10..MSDU (MAC SDU); MPDU minus 12B MAC Header and 4B FCS. The frame length is adjusted by subtracting 16 bytes from it.
 */
#define SW_PORT_PTCTMSDUR_SDU_TYPE(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCTMSDUR_SDU_TYPE_SHIFT)) & SW_PORT_PTCTMSDUR_SDU_TYPE_MASK)

#define SW_PORT_PTCTMSDUR_SF_MAXSDU_DIS_MASK     (0x1000000U)
#define SW_PORT_PTCTMSDUR_SF_MAXSDU_DIS_SHIFT    (24U)
/*! SF_MAXSDU_DIS - Store-and-Forward Transmit Maximum Service Data Unit (SDU) Check Disable
 *  0b0..Enabled
 *  0b1..Disabled
 */
#define SW_PORT_PTCTMSDUR_SF_MAXSDU_DIS(x)       (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCTMSDUR_SF_MAXSDU_DIS_SHIFT)) & SW_PORT_PTCTMSDUR_SF_MAXSDU_DIS_MASK)
/*! @} */

/* The count of SW_PORT_PTCTMSDUR */
#define SW_PORT_PTCTMSDUR_COUNT                  (8U)

/*! @name PTCCBSR0 - Port transmit traffic class 0 credit based shaper register 0..Port transmit traffic class 7 credit based shaper register 0 */
/*! @{ */

#define SW_PORT_PTCCBSR0_BW_MASK                 (0x7FU)
#define SW_PORT_PTCCBSR0_BW_SHIFT                (0U)
#define SW_PORT_PTCCBSR0_BW(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR0_BW_SHIFT)) & SW_PORT_PTCCBSR0_BW_MASK)

#define SW_PORT_PTCCBSR0_FRACT_MASK              (0xF0000U)
#define SW_PORT_PTCCBSR0_FRACT_SHIFT             (16U)
#define SW_PORT_PTCCBSR0_FRACT(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR0_FRACT_SHIFT)) & SW_PORT_PTCCBSR0_FRACT_MASK)

#define SW_PORT_PTCCBSR0_CBSE_MASK               (0x80000000U)
#define SW_PORT_PTCCBSR0_CBSE_SHIFT              (31U)
/*! CBSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SW_PORT_PTCCBSR0_CBSE(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR0_CBSE_SHIFT)) & SW_PORT_PTCCBSR0_CBSE_MASK)
/*! @} */

/* The count of SW_PORT_PTCCBSR0 */
#define SW_PORT_PTCCBSR0_COUNT                   (8U)

/*! @name PTCCBSR1 - Port traffic class 0 credit based shaper register 1..Port traffic class 7 credit based shaper register 1 */
/*! @{ */

#define SW_PORT_PTCCBSR1_HI_CREDIT_MASK          (0xFFFFFFFFU)
#define SW_PORT_PTCCBSR1_HI_CREDIT_SHIFT         (0U)
#define SW_PORT_PTCCBSR1_HI_CREDIT(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR1_HI_CREDIT_SHIFT)) & SW_PORT_PTCCBSR1_HI_CREDIT_MASK)
/*! @} */

/* The count of SW_PORT_PTCCBSR1 */
#define SW_PORT_PTCCBSR1_COUNT                   (8U)

/*! @name PTCCBSR2 - Port transmit traffic class 0 credit based shaper register 2..Port transmit traffic class 7 credit based shaper register 2 */
/*! @{ */

#define SW_PORT_PTCCBSR2_IDLESLOPE_MASK          (0x7FFFFFFU)
#define SW_PORT_PTCCBSR2_IDLESLOPE_SHIFT         (0U)
#define SW_PORT_PTCCBSR2_IDLESLOPE(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR2_IDLESLOPE_SHIFT)) & SW_PORT_PTCCBSR2_IDLESLOPE_MASK)

#define SW_PORT_PTCCBSR2_CBSE_MASK               (0x80000000U)
#define SW_PORT_PTCCBSR2_CBSE_SHIFT              (31U)
/*! CBSE
 *  0b0..Disabled
 *  0b1..Enabled
 */
#define SW_PORT_PTCCBSR2_CBSE(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCCBSR2_CBSE_SHIFT)) & SW_PORT_PTCCBSR2_CBSE_MASK)
/*! @} */

/* The count of SW_PORT_PTCCBSR2 */
#define SW_PORT_PTCCBSR2_COUNT                   (8U)

/*! @name PBPMCR0 - Port buffer pool mapping configuration register 0 */
/*! @{ */

#define SW_PORT_PBPMCR0_IPV0_INDEX_MASK          (0xFFU)
#define SW_PORT_PBPMCR0_IPV0_INDEX_SHIFT         (0U)
#define SW_PORT_PBPMCR0_IPV0_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR0_IPV0_INDEX_SHIFT)) & SW_PORT_PBPMCR0_IPV0_INDEX_MASK)

#define SW_PORT_PBPMCR0_IPV1_INDEX_MASK          (0xFF00U)
#define SW_PORT_PBPMCR0_IPV1_INDEX_SHIFT         (8U)
#define SW_PORT_PBPMCR0_IPV1_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR0_IPV1_INDEX_SHIFT)) & SW_PORT_PBPMCR0_IPV1_INDEX_MASK)

#define SW_PORT_PBPMCR0_IPV2_INDEX_MASK          (0xFF0000U)
#define SW_PORT_PBPMCR0_IPV2_INDEX_SHIFT         (16U)
#define SW_PORT_PBPMCR0_IPV2_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR0_IPV2_INDEX_SHIFT)) & SW_PORT_PBPMCR0_IPV2_INDEX_MASK)

#define SW_PORT_PBPMCR0_IPV3_INDEX_MASK          (0xFF000000U)
#define SW_PORT_PBPMCR0_IPV3_INDEX_SHIFT         (24U)
#define SW_PORT_PBPMCR0_IPV3_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR0_IPV3_INDEX_SHIFT)) & SW_PORT_PBPMCR0_IPV3_INDEX_MASK)
/*! @} */

/*! @name PBPMCR1 - Port buffer pool mapping configuration register 1 */
/*! @{ */

#define SW_PORT_PBPMCR1_IPV4_INDEX_MASK          (0xFFU)
#define SW_PORT_PBPMCR1_IPV4_INDEX_SHIFT         (0U)
#define SW_PORT_PBPMCR1_IPV4_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR1_IPV4_INDEX_SHIFT)) & SW_PORT_PBPMCR1_IPV4_INDEX_MASK)

#define SW_PORT_PBPMCR1_IPV5_INDEX_MASK          (0xFF00U)
#define SW_PORT_PBPMCR1_IPV5_INDEX_SHIFT         (8U)
#define SW_PORT_PBPMCR1_IPV5_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR1_IPV5_INDEX_SHIFT)) & SW_PORT_PBPMCR1_IPV5_INDEX_MASK)

#define SW_PORT_PBPMCR1_IPV6_INDEX_MASK          (0xFF0000U)
#define SW_PORT_PBPMCR1_IPV6_INDEX_SHIFT         (16U)
#define SW_PORT_PBPMCR1_IPV6_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR1_IPV6_INDEX_SHIFT)) & SW_PORT_PBPMCR1_IPV6_INDEX_MASK)

#define SW_PORT_PBPMCR1_IPV7_INDEX_MASK          (0xFF000000U)
#define SW_PORT_PBPMCR1_IPV7_INDEX_SHIFT         (24U)
#define SW_PORT_PBPMCR1_IPV7_INDEX(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PBPMCR1_IPV7_INDEX_SHIFT)) & SW_PORT_PBPMCR1_IPV7_INDEX_MASK)
/*! @} */

/*! @name PGCR - Port group configuration register */
/*! @{ */

#define SW_PORT_PGCR_PGID_MASK                   (0x7U)
#define SW_PORT_PGCR_PGID_SHIFT                  (0U)
/*! PGID - Port Group ID */
#define SW_PORT_PGCR_PGID(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_PGCR_PGID_SHIFT)) & SW_PORT_PGCR_PGID_MASK)
/*! @} */

/*! @name PPCPDEIMR - Port PCP DEI mapping register */
/*! @{ */

#define SW_PORT_PPCPDEIMR_IPCPMP_MASK            (0xFU)
#define SW_PORT_PPCPDEIMR_IPCPMP_SHIFT           (0U)
#define SW_PORT_PPCPDEIMR_IPCPMP(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_IPCPMP_SHIFT)) & SW_PORT_PPCPDEIMR_IPCPMP_MASK)

#define SW_PORT_PPCPDEIMR_IPCPMPV_MASK           (0x80U)
#define SW_PORT_PPCPDEIMR_IPCPMPV_SHIFT          (7U)
#define SW_PORT_PPCPDEIMR_IPCPMPV(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_IPCPMPV_SHIFT)) & SW_PORT_PPCPDEIMR_IPCPMPV_MASK)

#define SW_PORT_PPCPDEIMR_EPCPMP_MASK            (0xF00U)
#define SW_PORT_PPCPDEIMR_EPCPMP_SHIFT           (8U)
#define SW_PORT_PPCPDEIMR_EPCPMP(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_EPCPMP_SHIFT)) & SW_PORT_PPCPDEIMR_EPCPMP_MASK)

#define SW_PORT_PPCPDEIMR_EPCPMPV_MASK           (0x8000U)
#define SW_PORT_PPCPDEIMR_EPCPMPV_SHIFT          (15U)
#define SW_PORT_PPCPDEIMR_EPCPMPV(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_EPCPMPV_SHIFT)) & SW_PORT_PPCPDEIMR_EPCPMPV_MASK)

#define SW_PORT_PPCPDEIMR_DR0DEI_MASK            (0x10000U)
#define SW_PORT_PPCPDEIMR_DR0DEI_SHIFT           (16U)
#define SW_PORT_PPCPDEIMR_DR0DEI(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_DR0DEI_SHIFT)) & SW_PORT_PPCPDEIMR_DR0DEI_MASK)

#define SW_PORT_PPCPDEIMR_DR1DEI_MASK            (0x20000U)
#define SW_PORT_PPCPDEIMR_DR1DEI_SHIFT           (17U)
#define SW_PORT_PPCPDEIMR_DR1DEI(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_DR1DEI_SHIFT)) & SW_PORT_PPCPDEIMR_DR1DEI_MASK)

#define SW_PORT_PPCPDEIMR_DR2DEI_MASK            (0x40000U)
#define SW_PORT_PPCPDEIMR_DR2DEI_SHIFT           (18U)
#define SW_PORT_PPCPDEIMR_DR2DEI(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_DR2DEI_SHIFT)) & SW_PORT_PPCPDEIMR_DR2DEI_MASK)

#define SW_PORT_PPCPDEIMR_DR3DEI_MASK            (0x80000U)
#define SW_PORT_PPCPDEIMR_DR3DEI_SHIFT           (19U)
#define SW_PORT_PPCPDEIMR_DR3DEI(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_DR3DEI_SHIFT)) & SW_PORT_PPCPDEIMR_DR3DEI_MASK)

#define SW_PORT_PPCPDEIMR_DRME_MASK              (0x100000U)
#define SW_PORT_PPCPDEIMR_DRME_SHIFT             (20U)
/*! DRME
 *  0b0..Preserve the DEI value in the outer VLAN.
 *  0b1..Update DEI value in the outer VLAN based on DRnDEI field.
 */
#define SW_PORT_PPCPDEIMR_DRME(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PPCPDEIMR_DRME_SHIFT)) & SW_PORT_PPCPDEIMR_DRME_MASK)
/*! @} */

/*! @name PMCR - Port mirror configuration register */
/*! @{ */

#define SW_PORT_PMCR_IMIRE_MASK                  (0x1U)
#define SW_PORT_PMCR_IMIRE_SHIFT                 (0U)
#define SW_PORT_PMCR_IMIRE(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PMCR_IMIRE_SHIFT)) & SW_PORT_PMCR_IMIRE_MASK)
/*! @} */

/*! @name PISIDCR - Port ingress stream identification configuration register */
/*! @{ */

#define SW_PORT_PISIDCR_KCPAIR_MASK              (0x1U)
#define SW_PORT_PISIDCR_KCPAIR_SHIFT             (0U)
/*! KCPAIR
 *  0b0..Utilizes ISIDKC0CR0 and ISIDKC1CR0
 *  0b1..Utilizes ISIDKC2CR0 and ISIDKC3CR0 (setting not applicable for ENETC)
 */
#define SW_PORT_PISIDCR_KCPAIR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PISIDCR_KCPAIR_SHIFT)) & SW_PORT_PISIDCR_KCPAIR_MASK)

#define SW_PORT_PISIDCR_KC0EN_MASK               (0x2U)
#define SW_PORT_PISIDCR_KC0EN_SHIFT              (1U)
/*! KC0EN - Key Construction 0 Enable
 *  0b0..There is no exact match lookup performed for the first stream identification lookup.
 *  0b1..An exact match lookup is performed for the first stream identification regardless of whether there are
 *       entries in the table for the first stream identification.
 */
#define SW_PORT_PISIDCR_KC0EN(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PISIDCR_KC0EN_SHIFT)) & SW_PORT_PISIDCR_KC0EN_MASK)

#define SW_PORT_PISIDCR_KC1EN_MASK               (0x4U)
#define SW_PORT_PISIDCR_KC1EN_SHIFT              (2U)
/*! KC1EN - Key Construction 1 Enable
 *  0b0..There is no exact match lookup performed for the second stream identification lookup.
 *  0b1..An exact match lookup is performed for second stream identification regardless of whether or not there
 *       are entries in the table for second stream identification.
 */
#define SW_PORT_PISIDCR_KC1EN(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PISIDCR_KC1EN_SHIFT)) & SW_PORT_PISIDCR_KC1EN_MASK)

#define SW_PORT_PISIDCR_ISEID_MASK               (0xFFFF0000U)
#define SW_PORT_PISIDCR_ISEID_SHIFT              (16U)
#define SW_PORT_PISIDCR_ISEID(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PISIDCR_ISEID_SHIFT)) & SW_PORT_PISIDCR_ISEID_MASK)
/*! @} */

/*! @name PFMCR - Port frame modification configuration register */
/*! @{ */

#define SW_PORT_PFMCR_FMMA_MASK                  (0x1U)
#define SW_PORT_PFMCR_FMMA_SHIFT                 (0U)
/*! FMMA
 *  0b0..Discard the frame and counted against the port's Tx discard count register (PTXDCR) along with the
 *       setting of the Frame Modification Misconfiguration Discard Reason (FMMDR) flag to 1 in the port's Tx discard
 *       count reason register 0 (PTXDCRR0).
 *  0b1..Ignore the action which caused the misconfiguration; treat it as if there was no action.
 */
#define SW_PORT_PFMCR_FMMA(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PFMCR_FMMA_SHIFT)) & SW_PORT_PFMCR_FMMA_MASK)
/*! @} */

/*! @name PIPV2QMR0 - Port IPV to queue mapping register 0 */
/*! @{ */

#define SW_PORT_PIPV2QMR0_IPV0_Q_MASK            (0xFU)
#define SW_PORT_PIPV2QMR0_IPV0_Q_SHIFT           (0U)
#define SW_PORT_PIPV2QMR0_IPV0_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV0_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV0_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV1_Q_MASK            (0xF0U)
#define SW_PORT_PIPV2QMR0_IPV1_Q_SHIFT           (4U)
#define SW_PORT_PIPV2QMR0_IPV1_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV1_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV1_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV2_Q_MASK            (0xF00U)
#define SW_PORT_PIPV2QMR0_IPV2_Q_SHIFT           (8U)
#define SW_PORT_PIPV2QMR0_IPV2_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV2_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV2_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV3_Q_MASK            (0xF000U)
#define SW_PORT_PIPV2QMR0_IPV3_Q_SHIFT           (12U)
#define SW_PORT_PIPV2QMR0_IPV3_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV3_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV3_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV4_Q_MASK            (0xF0000U)
#define SW_PORT_PIPV2QMR0_IPV4_Q_SHIFT           (16U)
#define SW_PORT_PIPV2QMR0_IPV4_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV4_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV4_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV5_Q_MASK            (0xF00000U)
#define SW_PORT_PIPV2QMR0_IPV5_Q_SHIFT           (20U)
#define SW_PORT_PIPV2QMR0_IPV5_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV5_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV5_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV6_Q_MASK            (0xF000000U)
#define SW_PORT_PIPV2QMR0_IPV6_Q_SHIFT           (24U)
#define SW_PORT_PIPV2QMR0_IPV6_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV6_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV6_Q_MASK)

#define SW_PORT_PIPV2QMR0_IPV7_Q_MASK            (0xF0000000U)
#define SW_PORT_PIPV2QMR0_IPV7_Q_SHIFT           (28U)
#define SW_PORT_PIPV2QMR0_IPV7_Q(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PIPV2QMR0_IPV7_Q_SHIFT)) & SW_PORT_PIPV2QMR0_IPV7_Q_MASK)
/*! @} */

/*! @name PTCMINLR - Port time capture minimum latency register */
/*! @{ */

#define SW_PORT_PTCMINLR_LATENCY_MASK            (0x3FFFFFFFU)
#define SW_PORT_PTCMINLR_LATENCY_SHIFT           (0U)
#define SW_PORT_PTCMINLR_LATENCY(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCMINLR_LATENCY_SHIFT)) & SW_PORT_PTCMINLR_LATENCY_MASK)

#define SW_PORT_PTCMINLR_COUNT_MASK              (0xC0000000U)
#define SW_PORT_PTCMINLR_COUNT_SHIFT             (30U)
#define SW_PORT_PTCMINLR_COUNT(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCMINLR_COUNT_SHIFT)) & SW_PORT_PTCMINLR_COUNT_MASK)
/*! @} */

/*! @name PTCMAXLR - Port time capture maximum latency register */
/*! @{ */

#define SW_PORT_PTCMAXLR_LATENCY_MASK            (0x3FFFFFFFU)
#define SW_PORT_PTCMAXLR_LATENCY_SHIFT           (0U)
#define SW_PORT_PTCMAXLR_LATENCY(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_PTCMAXLR_LATENCY_SHIFT)) & SW_PORT_PTCMAXLR_LATENCY_MASK)
/*! @} */

/*! @name PSRCR - Port seamless redundancy configuration register */
/*! @{ */

#define SW_PORT_PSRCR_SR_PORT_MASK               (0x1U)
#define SW_PORT_PSRCR_SR_PORT_SHIFT              (0U)
/*! SR_PORT - SR Port
 *  0b0..Non-SR port, typically has no knowledge of SR. The frames are not expected to be tagged with the sequence
 *       tag. When operating as an HSR device, a non-SR port is a port that is connected to SAN node(s) or to the
 *       host interface.
 *  0b1..SR port, this value should be used only when the device is operating as an HSR device and the port is connected to one of the two HSR rings.
 */
#define SW_PORT_PSRCR_SR_PORT(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_SR_PORT_SHIFT)) & SW_PORT_PSRCR_SR_PORT_MASK)

#define SW_PORT_PSRCR_SDFA_MASK                  (0x2U)
#define SW_PORT_PSRCR_SDFA_SHIFT                 (1U)
/*! SDFA - Signature Duplicate Filtering Action
 *  0b0..Signature duplicate filtering function is not performed.
 *  0b1..Signature duplicate filtering function is performed if the frame is tagged with the sequence tag.
 */
#define SW_PORT_PSRCR_SDFA(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_SDFA_SHIFT)) & SW_PORT_PSRCR_SDFA_MASK)

#define SW_PORT_PSRCR_SRC_PORT_FLT_MASK          (0x4U)
#define SW_PORT_PSRCR_SRC_PORT_FLT_SHIFT         (2U)
/*! SRC_PORT_FLT - Source Port Filtering
 *  0b0..Source port not set in the SDF entry filter bit mask, only the destination ports are set in SFD entry filter bit mask.
 *  0b1..Source port set in the SFD entry filter bit mask, in addition to the destination ports.
 */
#define SW_PORT_PSRCR_SRC_PORT_FLT(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_SRC_PORT_FLT_SHIFT)) & SW_PORT_PSRCR_SRC_PORT_FLT_MASK)

#define SW_PORT_PSRCR_TX_SQTA_MASK               (0x10U)
#define SW_PORT_PSRCR_TX_SQTA_SHIFT              (4U)
/*! TX_SQTA - Transmit Sequence Tag Action
 *  0b0..No action
 *  0b1..Remove sequence tag if present
 */
#define SW_PORT_PSRCR_TX_SQTA(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_TX_SQTA_SHIFT)) & SW_PORT_PSRCR_TX_SQTA_MASK)

#define SW_PORT_PSRCR_PATHID_MASK                (0xF00U)
#define SW_PORT_PSRCR_PATHID_SHIFT               (8U)
/*! PATHID - PathId */
#define SW_PORT_PSRCR_PATHID(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_PATHID_SHIFT)) & SW_PORT_PSRCR_PATHID_MASK)

#define SW_PORT_PSRCR_ISQG_EID_MASK              (0xFFFF0000U)
#define SW_PORT_PSRCR_ISQG_EID_SHIFT             (16U)
/*! ISQG_EID - Ingress Sequence Generation Entry ID */
#define SW_PORT_PSRCR_ISQG_EID(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSRCR_ISQG_EID_SHIFT)) & SW_PORT_PSRCR_ISQG_EID_MASK)
/*! @} */

/*! @name PSDFTCR - Port signature duplicate filter transmit count register */
/*! @{ */

#define SW_PORT_PSDFTCR_COUNT_MASK               (0xFFFFFFFFU)
#define SW_PORT_PSDFTCR_COUNT_SHIFT              (0U)
/*! COUNT - Count */
#define SW_PORT_PSDFTCR_COUNT(x)                 (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSDFTCR_COUNT_SHIFT)) & SW_PORT_PSDFTCR_COUNT_MASK)
/*! @} */

/*! @name PSDFDDCR - Port signature duplicate filter duplicate discard count register */
/*! @{ */

#define SW_PORT_PSDFDDCR_COUNT_MASK              (0xFFFFFFFFU)
#define SW_PORT_PSDFDDCR_COUNT_SHIFT             (0U)
/*! COUNT - Count */
#define SW_PORT_PSDFDDCR_COUNT(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_PSDFDDCR_COUNT_SHIFT)) & SW_PORT_PSDFDDCR_COUNT_MASK)
/*! @} */

/*! @name BPCR - Bridge port configuration register */
/*! @{ */

#define SW_PORT_BPCR_DYN_LIMIT_MASK              (0xFFFFU)
#define SW_PORT_BPCR_DYN_LIMIT_SHIFT             (0U)
#define SW_PORT_BPCR_DYN_LIMIT(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_DYN_LIMIT_SHIFT)) & SW_PORT_BPCR_DYN_LIMIT_MASK)

#define SW_PORT_BPCR_MLO_MASK                    (0x700000U)
#define SW_PORT_BPCR_MLO_SHIFT                   (20U)
/*! MLO - MAC Learning Options
 *  0b000..Don't override VLAN Filter's MLO setting
 *  0b001..Disable MAC learning. MAC learning function is not performed during the forwarding processing.
 *  0b010..Hardware MAC learning is performed.
 *  0b011..Software MAC learning secure. A MAC learning lookup is performed into the FDB table. If there is no
 *         match, no attempt is made to add a new entry, and the frame is redirect to the switch management port. If
 *         there is match, and the entry's port number does not match frame ingress port number, the frame is
 *         redirected to the switch management port if station move is allowed, otherwise the frame is discarded.
 *  0b100..Software MAC learning unsecure. A MAC learning lookup is performed into the FDB table. If there is no
 *         match, no attempt is made to add a new entry, and a copy of the frame is sent to the switch management
 *         port. If there is match, and the entry's port number does not match frame ingress port number, the frame
 *         is copied to the switch management port if station move is allowed, otherwise the frame is discarded.
 *  0b101..Disable MAC learning with SMAC validation. A MAC learning lookup is performed into the FDB table. If
 *         there is no match or there is a match but the ingress port is not a member of the FDB entry, the frame is
 *         discarded and counted against the bridge port discard count register (BPDCR) with discard reason
 *         BPDCRR0[MACLNFDR] set to 1.
 */
#define SW_PORT_BPCR_MLO(x)                      (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_MLO_SHIFT)) & SW_PORT_BPCR_MLO_MASK)

#define SW_PORT_BPCR_UUCASTE_MASK                (0x1000000U)
#define SW_PORT_BPCR_UUCASTE_SHIFT               (24U)
/*! UUCASTE
 *  0b0..Storm control is disabled for unknown unicast frames
 *  0b1..Storm control is enabled for unknown unicast frames. Rate Policer Entry ID is configured in BPSCR0.
 */
#define SW_PORT_BPCR_UUCASTE(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_UUCASTE_SHIFT)) & SW_PORT_BPCR_UUCASTE_MASK)

#define SW_PORT_BPCR_UMCASTE_MASK                (0x2000000U)
#define SW_PORT_BPCR_UMCASTE_SHIFT               (25U)
/*! UMCASTE
 *  0b0..Storm control is disabled for unknown multicast frames.
 *  0b1..Storm control is enabled for unknown multicast frames. Rate Policer Entry ID is configured in BPSCR1.
 */
#define SW_PORT_BPCR_UMCASTE(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_UMCASTE_SHIFT)) & SW_PORT_BPCR_UMCASTE_MASK)

#define SW_PORT_BPCR_MCASTE_MASK                 (0x4000000U)
#define SW_PORT_BPCR_MCASTE_SHIFT                (26U)
/*! MCASTE
 *  0b0..Storm control is disabled for multicast frames.
 *  0b1..Storm control is enabled for multicast frames. Rate Policer Entry ID is configured in BPSCR1.
 */
#define SW_PORT_BPCR_MCASTE(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_MCASTE_SHIFT)) & SW_PORT_BPCR_MCASTE_MASK)

#define SW_PORT_BPCR_BCASTE_MASK                 (0x8000000U)
#define SW_PORT_BPCR_BCASTE_SHIFT                (27U)
/*! BCASTE
 *  0b0..Storm control is disabled for broadcast frames.
 *  0b1..Storm control is enabled for broadcast frames. Rate Policer Entry ID is configured in BPSCR0.
 */
#define SW_PORT_BPCR_BCASTE(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_BCASTE_SHIFT)) & SW_PORT_BPCR_BCASTE_MASK)

#define SW_PORT_BPCR_STAMVD_MASK                 (0x10000000U)
#define SW_PORT_BPCR_STAMVD_SHIFT                (28U)
/*! STAMVD
 *  0b0..Update of an FDB entry is allowed to take place if the MAC learning function finds an entry with the
 *       ingress port of the incoming frame not set in the FDB entry Destination Port Bitmap (station has moved).
 *  0b1..Frame is discarded if the MAC learning function finds an entry with the ingress port of the incoming
 *       frame not set in the FDB entry Destination Port Bitmap (station has moved).
 */
#define SW_PORT_BPCR_STAMVD(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_STAMVD_SHIFT)) & SW_PORT_BPCR_STAMVD_MASK)

#define SW_PORT_BPCR_SRCPRND_MASK                (0x20000000U)
#define SW_PORT_BPCR_SRCPRND_SHIFT               (29U)
/*! SRCPRND
 *  0b0..A received frame is not allowed to be transmitted on same port it was received.
 *  0b1..A received frame is allowed to be transmitted to same port it was received.
 */
#define SW_PORT_BPCR_SRCPRND(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPCR_SRCPRND_SHIFT)) & SW_PORT_BPCR_SRCPRND_MASK)
/*! @} */

/*! @name BPDVR - Bridge port default VLAN register */
/*! @{ */

#define SW_PORT_BPDVR_VID_MASK                   (0xFFFU)
#define SW_PORT_BPDVR_VID_SHIFT                  (0U)
#define SW_PORT_BPDVR_VID(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_VID_SHIFT)) & SW_PORT_BPDVR_VID_MASK)

#define SW_PORT_BPDVR_DEI_MASK                   (0x1000U)
#define SW_PORT_BPDVR_DEI_SHIFT                  (12U)
#define SW_PORT_BPDVR_DEI(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_DEI_SHIFT)) & SW_PORT_BPDVR_DEI_MASK)

#define SW_PORT_BPDVR_PCP_MASK                   (0xE000U)
#define SW_PORT_BPDVR_PCP_SHIFT                  (13U)
#define SW_PORT_BPDVR_PCP(x)                     (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_PCP_SHIFT)) & SW_PORT_BPDVR_PCP_MASK)

#define SW_PORT_BPDVR_TPID_MASK                  (0x10000U)
#define SW_PORT_BPDVR_TPID_SHIFT                 (16U)
#define SW_PORT_BPDVR_TPID(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_TPID_SHIFT)) & SW_PORT_BPDVR_TPID_MASK)

#define SW_PORT_BPDVR_RXTAGA_MASK                (0xF00000U)
#define SW_PORT_BPDVR_RXTAGA_SHIFT               (20U)
#define SW_PORT_BPDVR_RXTAGA(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_RXTAGA_SHIFT)) & SW_PORT_BPDVR_RXTAGA_MASK)

#define SW_PORT_BPDVR_RXVAM_MASK                 (0x1000000U)
#define SW_PORT_BPDVR_RXVAM_SHIFT                (24U)
#define SW_PORT_BPDVR_RXVAM(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_RXVAM_SHIFT)) & SW_PORT_BPDVR_RXVAM_MASK)

#define SW_PORT_BPDVR_TXTAGA_MASK                (0x6000000U)
#define SW_PORT_BPDVR_TXTAGA_SHIFT               (25U)
#define SW_PORT_BPDVR_TXTAGA(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDVR_TXTAGA_SHIFT)) & SW_PORT_BPDVR_TXTAGA_MASK)
/*! @} */

/*! @name BPSTGSR - Bridge port spanning tree group state register */
/*! @{ */

#define SW_PORT_BPSTGSR_STG_STATE0_MASK          (0x3U)
#define SW_PORT_BPSTGSR_STG_STATE0_SHIFT         (0U)
#define SW_PORT_BPSTGSR_STG_STATE0(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE0_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE0_MASK)

#define SW_PORT_BPSTGSR_STG_STATE1_MASK          (0xCU)
#define SW_PORT_BPSTGSR_STG_STATE1_SHIFT         (2U)
#define SW_PORT_BPSTGSR_STG_STATE1(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE1_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE1_MASK)

#define SW_PORT_BPSTGSR_STG_STATE2_MASK          (0x30U)
#define SW_PORT_BPSTGSR_STG_STATE2_SHIFT         (4U)
#define SW_PORT_BPSTGSR_STG_STATE2(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE2_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE2_MASK)

#define SW_PORT_BPSTGSR_STG_STATE3_MASK          (0xC0U)
#define SW_PORT_BPSTGSR_STG_STATE3_SHIFT         (6U)
#define SW_PORT_BPSTGSR_STG_STATE3(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE3_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE3_MASK)

#define SW_PORT_BPSTGSR_STG_STATE4_MASK          (0x300U)
#define SW_PORT_BPSTGSR_STG_STATE4_SHIFT         (8U)
#define SW_PORT_BPSTGSR_STG_STATE4(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE4_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE4_MASK)

#define SW_PORT_BPSTGSR_STG_STATE5_MASK          (0xC00U)
#define SW_PORT_BPSTGSR_STG_STATE5_SHIFT         (10U)
#define SW_PORT_BPSTGSR_STG_STATE5(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE5_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE5_MASK)

#define SW_PORT_BPSTGSR_STG_STATE6_MASK          (0x3000U)
#define SW_PORT_BPSTGSR_STG_STATE6_SHIFT         (12U)
#define SW_PORT_BPSTGSR_STG_STATE6(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE6_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE6_MASK)

#define SW_PORT_BPSTGSR_STG_STATE7_MASK          (0xC000U)
#define SW_PORT_BPSTGSR_STG_STATE7_SHIFT         (14U)
#define SW_PORT_BPSTGSR_STG_STATE7(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE7_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE7_MASK)

#define SW_PORT_BPSTGSR_STG_STATE8_MASK          (0x30000U)
#define SW_PORT_BPSTGSR_STG_STATE8_SHIFT         (16U)
#define SW_PORT_BPSTGSR_STG_STATE8(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE8_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE8_MASK)

#define SW_PORT_BPSTGSR_STG_STATE9_MASK          (0xC0000U)
#define SW_PORT_BPSTGSR_STG_STATE9_SHIFT         (18U)
#define SW_PORT_BPSTGSR_STG_STATE9(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE9_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE9_MASK)

#define SW_PORT_BPSTGSR_STG_STATE10_MASK         (0x300000U)
#define SW_PORT_BPSTGSR_STG_STATE10_SHIFT        (20U)
#define SW_PORT_BPSTGSR_STG_STATE10(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE10_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE10_MASK)

#define SW_PORT_BPSTGSR_STG_STATE11_MASK         (0xC00000U)
#define SW_PORT_BPSTGSR_STG_STATE11_SHIFT        (22U)
#define SW_PORT_BPSTGSR_STG_STATE11(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE11_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE11_MASK)

#define SW_PORT_BPSTGSR_STG_STATE12_MASK         (0x3000000U)
#define SW_PORT_BPSTGSR_STG_STATE12_SHIFT        (24U)
#define SW_PORT_BPSTGSR_STG_STATE12(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE12_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE12_MASK)

#define SW_PORT_BPSTGSR_STG_STATE13_MASK         (0xC000000U)
#define SW_PORT_BPSTGSR_STG_STATE13_SHIFT        (26U)
#define SW_PORT_BPSTGSR_STG_STATE13(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE13_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE13_MASK)

#define SW_PORT_BPSTGSR_STG_STATE14_MASK         (0x30000000U)
#define SW_PORT_BPSTGSR_STG_STATE14_SHIFT        (28U)
#define SW_PORT_BPSTGSR_STG_STATE14(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE14_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE14_MASK)

#define SW_PORT_BPSTGSR_STG_STATE15_MASK         (0xC0000000U)
#define SW_PORT_BPSTGSR_STG_STATE15_SHIFT        (30U)
#define SW_PORT_BPSTGSR_STG_STATE15(x)           (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSTGSR_STG_STATE15_SHIFT)) & SW_PORT_BPSTGSR_STG_STATE15_MASK)
/*! @} */

/*! @name BPSCR0 - Bridge port storm control register 0 */
/*! @{ */

#define SW_PORT_BPSCR0_UUCASTRPEID_MASK          (0xFFFFU)
#define SW_PORT_BPSCR0_UUCASTRPEID_SHIFT         (0U)
#define SW_PORT_BPSCR0_UUCASTRPEID(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSCR0_UUCASTRPEID_SHIFT)) & SW_PORT_BPSCR0_UUCASTRPEID_MASK)

#define SW_PORT_BPSCR0_BCASTRPEID_MASK           (0xFFFF0000U)
#define SW_PORT_BPSCR0_BCASTRPEID_SHIFT          (16U)
#define SW_PORT_BPSCR0_BCASTRPEID(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSCR0_BCASTRPEID_SHIFT)) & SW_PORT_BPSCR0_BCASTRPEID_MASK)
/*! @} */

/*! @name BPSCR1 - Bridge port storm control register 1 */
/*! @{ */

#define SW_PORT_BPSCR1_MCASTRPEID_MASK           (0xFFFFU)
#define SW_PORT_BPSCR1_MCASTRPEID_SHIFT          (0U)
#define SW_PORT_BPSCR1_MCASTRPEID(x)             (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSCR1_MCASTRPEID_SHIFT)) & SW_PORT_BPSCR1_MCASTRPEID_MASK)

#define SW_PORT_BPSCR1_UMCASTRPEID_MASK          (0xFFFF0000U)
#define SW_PORT_BPSCR1_UMCASTRPEID_SHIFT         (16U)
#define SW_PORT_BPSCR1_UMCASTRPEID(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPSCR1_UMCASTRPEID_SHIFT)) & SW_PORT_BPSCR1_UMCASTRPEID_MASK)
/*! @} */

/*! @name BPOR - Bridge port operational register */
/*! @{ */

#define SW_PORT_BPOR_NUM_DYN_MASK                (0xFFFFU)
#define SW_PORT_BPOR_NUM_DYN_SHIFT               (0U)
#define SW_PORT_BPOR_NUM_DYN(x)                  (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPOR_NUM_DYN_SHIFT)) & SW_PORT_BPOR_NUM_DYN_MASK)
/*! @} */

/*! @name BPDCR - Bridge port discard count register */
/*! @{ */

#define SW_PORT_BPDCR_COUNT_MASK                 (0xFFFFFFFFU)
#define SW_PORT_BPDCR_COUNT_SHIFT                (0U)
#define SW_PORT_BPDCR_COUNT(x)                   (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCR_COUNT_SHIFT)) & SW_PORT_BPDCR_COUNT_MASK)
/*! @} */

/*! @name BPDCRR0 - Bridge port discard count reason register 0 */
/*! @{ */

#define SW_PORT_BPDCRR0_BPACDR_MASK              (0x1U)
#define SW_PORT_BPDCRR0_BPACDR_SHIFT             (0U)
#define SW_PORT_BPDCRR0_BPACDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_BPACDR_SHIFT)) & SW_PORT_BPDCRR0_BPACDR_MASK)

#define SW_PORT_BPDCRR0_ISTGSDR_MASK             (0x2U)
#define SW_PORT_BPDCRR0_ISTGSDR_SHIFT            (1U)
#define SW_PORT_BPDCRR0_ISTGSDR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_ISTGSDR_SHIFT)) & SW_PORT_BPDCRR0_ISTGSDR_MASK)

#define SW_PORT_BPDCRR0_BPVFLTDR_MASK            (0x4U)
#define SW_PORT_BPDCRR0_BPVFLTDR_SHIFT           (2U)
#define SW_PORT_BPDCRR0_BPVFLTDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_BPVFLTDR_SHIFT)) & SW_PORT_BPDCRR0_BPVFLTDR_MASK)

#define SW_PORT_BPDCRR0_MACLNFDR_MASK            (0x8U)
#define SW_PORT_BPDCRR0_MACLNFDR_SHIFT           (3U)
#define SW_PORT_BPDCRR0_MACLNFDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_MACLNFDR_SHIFT)) & SW_PORT_BPDCRR0_MACLNFDR_MASK)

#define SW_PORT_BPDCRR0_STAMVDDR_MASK            (0x80U)
#define SW_PORT_BPDCRR0_STAMVDDR_SHIFT           (7U)
#define SW_PORT_BPDCRR0_STAMVDDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_STAMVDDR_SHIFT)) & SW_PORT_BPDCRR0_STAMVDDR_MASK)

#define SW_PORT_BPDCRR0_MACFDDDR_MASK            (0x100U)
#define SW_PORT_BPDCRR0_MACFDDDR_SHIFT           (8U)
#define SW_PORT_BPDCRR0_MACFDDDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_MACFDDDR_SHIFT)) & SW_PORT_BPDCRR0_MACFDDDR_MASK)

#define SW_PORT_BPDCRR0_NODESTDR_MASK            (0x200U)
#define SW_PORT_BPDCRR0_NODESTDR_SHIFT           (9U)
#define SW_PORT_BPDCRR0_NODESTDR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_NODESTDR_SHIFT)) & SW_PORT_BPDCRR0_NODESTDR_MASK)

#define SW_PORT_BPDCRR0_IPMFDR_MASK              (0x400U)
#define SW_PORT_BPDCRR0_IPMFDR_SHIFT             (10U)
#define SW_PORT_BPDCRR0_IPMFDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_IPMFDR_SHIFT)) & SW_PORT_BPDCRR0_IPMFDR_MASK)

#define SW_PORT_BPDCRR0_UFMMDR_MASK              (0x800U)
#define SW_PORT_BPDCRR0_UFMMDR_SHIFT             (11U)
#define SW_PORT_BPDCRR0_UFMMDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_UFMMDR_SHIFT)) & SW_PORT_BPDCRR0_UFMMDR_MASK)

#define SW_PORT_BPDCRR0_MISCDR_MASK              (0x1000U)
#define SW_PORT_BPDCRR0_MISCDR_SHIFT             (12U)
#define SW_PORT_BPDCRR0_MISCDR(x)                (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_MISCDR_SHIFT)) & SW_PORT_BPDCRR0_MISCDR_MASK)

#define SW_PORT_BPDCRR0_STRMCTRLDR_MASK          (0x2000U)
#define SW_PORT_BPDCRR0_STRMCTRLDR_SHIFT         (13U)
/*! STRMCTRLDR - Discard due to Storm Control Policer Discard Reason */
#define SW_PORT_BPDCRR0_STRMCTRLDR(x)            (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR0_STRMCTRLDR_SHIFT)) & SW_PORT_BPDCRR0_STRMCTRLDR_MASK)
/*! @} */

/*! @name BPDCRR1 - Bridge port discard count reason register 1 */
/*! @{ */

#define SW_PORT_BPDCRR1_ENTRYID_MASK             (0x7FFFFFFU)
#define SW_PORT_BPDCRR1_ENTRYID_SHIFT            (0U)
#define SW_PORT_BPDCRR1_ENTRYID(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR1_ENTRYID_SHIFT)) & SW_PORT_BPDCRR1_ENTRYID_MASK)

#define SW_PORT_BPDCRR1_TT_MASK                  (0xF0000000U)
#define SW_PORT_BPDCRR1_TT_SHIFT                 (28U)
#define SW_PORT_BPDCRR1_TT(x)                    (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPDCRR1_TT_SHIFT)) & SW_PORT_BPDCRR1_TT_MASK)
/*! @} */

/*! @name BPMLFSR - Bridge port MAC learning failure status register */
/*! @{ */

#define SW_PORT_BPMLFSR_BPMLLRFR_MASK            (0x1U)
#define SW_PORT_BPMLFSR_BPMLLRFR_SHIFT           (0U)
/*! BPMLLRFR - Bridge Port MAC Learn Limit Reached Failure Reason */
#define SW_PORT_BPMLFSR_BPMLLRFR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPMLFSR_BPMLLRFR_SHIFT)) & SW_PORT_BPMLFSR_BPMLLRFR_MASK)

#define SW_PORT_BPMLFSR_FFDBTRFR_MASK            (0x2U)
#define SW_PORT_BPMLFSR_FFDBTRFR_SHIFT           (1U)
/*! FFDBTRFR - Full FDB Table Reached Failure Reason */
#define SW_PORT_BPMLFSR_FFDBTRFR(x)              (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPMLFSR_FFDBTRFR_SHIFT)) & SW_PORT_BPMLFSR_FFDBTRFR_MASK)

#define SW_PORT_BPMLFSR_HCCLRFR_MASK             (0x4U)
#define SW_PORT_BPMLFSR_HCCLRFR_SHIFT            (2U)
/*! HCCLRFR - Hash Collision chain limit Reached Failure Reason */
#define SW_PORT_BPMLFSR_HCCLRFR(x)               (((uint32_t)(((uint32_t)(x)) << SW_PORT_BPMLFSR_HCCLRFR_SHIFT)) & SW_PORT_BPMLFSR_HCCLRFR_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group SW_PORT_Register_Masks */


/*!
 * @}
 */ /* end of group SW_PORT_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* SW_PORT_H_ */

