// Seed: 787770186
module module_0 (
    input supply0 id_0,
    output tri id_1,
    output uwire id_2
);
  assign id_1 = 1;
  assign module_1.id_11 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd48,
    parameter id_13 = 32'd63,
    parameter id_3  = 32'd40
) (
    input supply0 id_0,
    input uwire id_1,
    output wor id_2
    , id_7,
    input tri1 _id_3,
    output wire id_4,
    input tri1 id_5#(
        .id_8  (1 - -1'd0),
        .id_9  (1),
        .id_10 (1),
        ._id_11(1)
    )
);
  wire [id_3 : id_11] id_12;
  wire _id_13 = id_10[id_13];
  logic id_14;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4
  );
  wire id_15;
endmodule
