<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p595" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_595{left:96px;bottom:47px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t2_595{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_595{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_595{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_595{left:96px;bottom:1038px;letter-spacing:0.14px;word-spacing:-0.45px;}
#t6_595{left:96px;bottom:1017px;letter-spacing:0.16px;}
#t7_595{left:96px;bottom:977px;letter-spacing:0.11px;}
#t8_595{left:147px;bottom:977px;letter-spacing:0.17px;word-spacing:-0.37px;}
#t9_595{left:96px;bottom:942px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ta_595{left:96px;bottom:921px;letter-spacing:0.12px;word-spacing:-0.51px;}
#tb_595{left:96px;bottom:899px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tc_595{left:96px;bottom:878px;letter-spacing:0.13px;word-spacing:-0.69px;}
#td_595{left:96px;bottom:856px;letter-spacing:0.12px;word-spacing:-0.45px;}
#te_595{left:96px;bottom:817px;letter-spacing:0.11px;}
#tf_595{left:147px;bottom:817px;letter-spacing:0.18px;}
#tg_595{left:96px;bottom:782px;letter-spacing:0.13px;word-spacing:-0.45px;}
#th_595{left:96px;bottom:760px;letter-spacing:0.14px;word-spacing:-0.83px;}
#ti_595{left:96px;bottom:739px;letter-spacing:0.13px;word-spacing:-0.84px;}
#tj_595{left:96px;bottom:717px;letter-spacing:0.13px;word-spacing:-0.36px;}
#tk_595{left:408px;bottom:717px;}
#tl_595{left:414px;bottom:717px;letter-spacing:0.14px;word-spacing:-0.41px;}
#tm_595{left:242px;bottom:336px;letter-spacing:0.16px;word-spacing:0.48px;}
#tn_595{left:314px;bottom:336px;}
#to_595{left:320px;bottom:336px;letter-spacing:0.14px;}
#tp_595{left:364px;bottom:336px;letter-spacing:0.16px;word-spacing:0.05px;}
#tq_595{left:96px;bottom:289px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tr_595{left:96px;bottom:253px;letter-spacing:-0.16px;word-spacing:-0.18px;}
#ts_595{left:313px;bottom:252px;letter-spacing:0.13px;word-spacing:-0.49px;}
#tt_595{left:96px;bottom:231px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tu_595{left:96px;bottom:209px;letter-spacing:0.12px;word-spacing:-0.54px;}
#tv_595{left:96px;bottom:188px;letter-spacing:0.13px;word-spacing:-0.48px;}
#tw_595{left:96px;bottom:166px;letter-spacing:0.13px;word-spacing:-0.47px;}
#tx_595{left:96px;bottom:145px;letter-spacing:0.13px;word-spacing:-0.45px;}
#ty_595{left:101px;bottom:675px;letter-spacing:-0.13px;}
#tz_595{left:356px;bottom:675px;letter-spacing:-0.13px;}
#t10_595{left:379px;bottom:675px;letter-spacing:-0.13px;}
#t11_595{left:820px;bottom:675px;letter-spacing:-0.13px;}
#t12_595{left:192px;bottom:642px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t13_595{left:525px;bottom:650px;letter-spacing:-0.12px;}
#t14_595{left:411px;bottom:633px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t15_595{left:101px;bottom:580px;letter-spacing:-0.13px;}
#t16_595{left:542px;bottom:580px;letter-spacing:-0.13px;}
#t17_595{left:565px;bottom:580px;letter-spacing:-0.63px;}
#t18_595{left:708px;bottom:580px;}
#t19_595{left:731px;bottom:580px;}
#t1a_595{left:754px;bottom:580px;}
#t1b_595{left:777px;bottom:580px;}
#t1c_595{left:824px;bottom:580px;}
#t1d_595{left:191px;bottom:546px;letter-spacing:-0.14px;word-spacing:-0.13px;}
#t1e_595{left:567px;bottom:555px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t1f_595{left:594px;bottom:538px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1g_595{left:377px;bottom:480px;letter-spacing:-0.67px;}
#t1h_595{left:514px;bottom:480px;}
#t1i_595{left:537px;bottom:480px;}
#t1j_595{left:559px;bottom:480px;}
#t1k_595{left:582px;bottom:480px;}
#t1l_595{left:645px;bottom:480px;}
#t1m_595{left:279px;bottom:445px;letter-spacing:-0.14px;}
#t1n_595{left:425px;bottom:445px;letter-spacing:-0.11px;}
#t1o_595{left:548.7px;bottom:440.6px;letter-spacing:-0.18px;}
#t1p_595{left:571.1px;bottom:439.4px;letter-spacing:-0.19px;}
#t1q_595{left:595px;bottom:445px;letter-spacing:-0.12px;}
#t1r_595{left:279px;bottom:392px;letter-spacing:-0.14px;}
#t1s_595{left:379px;bottom:400px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1t_595{left:392px;bottom:384px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1u_595{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_595{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_595{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_595{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_595{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_595{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s6_595{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_595{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s8_595{font-size:17px;font-family:Arial-Bold_61q;color:#000;}
.s9_595{font-size:14px;font-family:TimesNewRoman_61y;color:#000;}
.sa_595{font-size:18px;font-family:Arial_62w;color:#00AB00;}
.t.v0_595{transform:scaleX(0.899);}
.t.m0_595{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts595" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg595Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg595" style="-webkit-user-select: none;"><object width="935" height="1210" data="595/595.svg" type="image/svg+xml" id="pdf595" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_595" class="t s1_595">Page Translation and Protection </span><span id="t2_595" class="t s2_595">140 </span>
<span id="t3_595" class="t s3_595">24593—Rev. 3.41—June 2023 </span><span id="t4_595" class="t s3_595">AMD64 Technology </span>
<span id="t5_595" class="t s4_595">CR4[LA57]=1 when EFER[LMA]=1. CR4[LA57] is ignores when long mode is not active </span>
<span id="t6_595" class="t s4_595">(EFER[LMA]=0). </span>
<span id="t7_595" class="t s5_595">5.3.1 </span><span id="t8_595" class="t s5_595">Canonical Address Form </span>
<span id="t9_595" class="t s4_595">The AMD64 architecture requires implementations supporting fewer than the full 64-bit virtual </span>
<span id="ta_595" class="t s4_595">address to ensure that those addresses are in canonical form. An address is in canonical form if the </span>
<span id="tb_595" class="t s4_595">address bits from the most-significant implemented bit up to bit 63 are all ones or all zeros. If the </span>
<span id="tc_595" class="t s4_595">addresses of all bytes in a virtual-memory reference are not in canonical form, the processor generates </span>
<span id="td_595" class="t s4_595">a general-protection exception (#GP) or a stack fault (#SS) as appropriate. </span>
<span id="te_595" class="t s5_595">5.3.2 </span><span id="tf_595" class="t s5_595">CR3 </span>
<span id="tg_595" class="t s4_595">In long mode, the CR3 register is used to point to the PML4 base address when 5-Level paging is </span>
<span id="th_595" class="t s4_595">disabled (CR4[LA57]=0) or the PML5 base address when 5-Level paging is enabled (CR4[LA57]=1). </span>
<span id="ti_595" class="t s4_595">CR3 is expanded to 64 bits in long mode, allowing the PML4 or PML5 table to be located anywhere in </span>
<span id="tj_595" class="t s4_595">the 52-bit physical-address space. Figure 5</span><span id="tk_595" class="t s6_595">-</span><span id="tl_595" class="t s4_595">16 on page 140 shows the long-mode CR3 format. </span>
<span id="tm_595" class="t s5_595">Figure 5</span><span id="tn_595" class="t s7_595">-</span><span id="to_595" class="t s5_595">16. </span><span id="tp_595" class="t s5_595">Control Register 3 (CR3)—Long Mode </span>
<span id="tq_595" class="t s4_595">The CR3 register fields for long mode are: </span>
<span id="tr_595" class="t s8_595">Table Base Address Field. </span><span id="ts_595" class="t s4_595">Bits 51:12. When 5-Level paging is enabled (CR4.LA57=1) this 40-bit </span>
<span id="tt_595" class="t s4_595">field points to the PML5 base address. Otherwise it points to the PML4 base address. The PML4 or </span>
<span id="tu_595" class="t s4_595">PML5 table is aligned on a 4-Kbyte boundary with the low-order 12 address bits (11:0) assumed to be </span>
<span id="tv_595" class="t s4_595">0. This yields a total base-address size of 52 bits. System software running on processor </span>
<span id="tw_595" class="t s4_595">implementations supporting less than the full 52-bit physical-address space must clear the </span>
<span id="tx_595" class="t s4_595">unimplemented upper base-address bits to 0. </span>
<span id="ty_595" class="t s9_595">63 </span><span id="tz_595" class="t s9_595">52 </span><span id="t10_595" class="t s9_595">51 </span><span id="t11_595" class="t s9_595">32 </span>
<span id="t12_595" class="t s9_595">Reserved, MBZ </span>
<span id="t13_595" class="t s9_595">Page-Map Level-4 or Level-5 </span>
<span id="t14_595" class="t v0_595 s9_595">(This is an architectural limit. A given implementation may support fewer bits.) </span>
<span id="t15_595" class="t s9_595">31 </span><span id="t16_595" class="t s9_595">12 </span><span id="t17_595" class="t s9_595">11 </span><span id="t18_595" class="t s9_595">5 </span><span id="t19_595" class="t s9_595">4 </span><span id="t1a_595" class="t s9_595">3 </span><span id="t1b_595" class="t s9_595">2 </span><span id="t1c_595" class="t s9_595">0 </span>
<span id="t1d_595" class="t s9_595">Page-Map Level-4 or Level-5 Table Base Address </span>
<span id="t1e_595" class="t s9_595">Usage depends on state of Processor Context ID </span>
<span id="t1f_595" class="t s9_595">enablement (CR4.PCIDE). See below. </span>
<span id="t1g_595" class="t s9_595">11 </span><span id="t1h_595" class="t s9_595">5 </span><span id="t1i_595" class="t s9_595">4 </span><span id="t1j_595" class="t s9_595">3 </span><span id="t1k_595" class="t s9_595">2 </span><span id="t1l_595" class="t s9_595">0 </span>
<span id="t1m_595" class="t s9_595">CR4.PCIDE=0 </span><span id="t1n_595" class="t s9_595">Reserved </span>
<span id="t1o_595" class="t m0_595 s9_595">PCD </span>
<span id="t1p_595" class="t m0_595 s9_595">PWT </span>
<span id="t1q_595" class="t s9_595">Reserved </span>
<span id="t1r_595" class="t s9_595">CR4.PCIDE=1 </span>
<span id="t1s_595" class="t s9_595">Processor Context Identifier (See “Process Context </span>
<span id="t1t_595" class="t s9_595">Identifier” on page 158 for more information.) </span>
<span id="t1u_595" class="t sa_595">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
