// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "Vcore_v_mcu__Syms.h"


//======================

void Vcore_v_mcu::trace(VerilatedVcdC* tfp, int, int) {
    tfp->spTrace()->addInitCb(&traceInit, __VlSymsp);
    traceRegister(tfp->spTrace());
}

void Vcore_v_mcu::traceInit(void* userp, VerilatedVcd* tracep, uint32_t code) {
    // Callback from tracep->open()
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    if (!Verilated::calcUnusedSigs()) {
        VL_FATAL_MT(__FILE__, __LINE__, __FILE__,
                        "Turning on wave traces requires Verilated::traceEverOn(true) call before time 0.");
    }
    vlSymsp->__Vm_baseCode = code;
    tracep->module(vlSymsp->name());
    tracep->scopeEscape(' ');
    Vcore_v_mcu::traceInitTop(vlSymsp, tracep);
    tracep->scopeEscape('.');
}

//======================


void Vcore_v_mcu::traceInitTop(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    {
        vlTOPp->traceInitSub0(userp, tracep);
        vlTOPp->traceInitSub1(userp, tracep);
        vlTOPp->traceInitSub2(userp, tracep);
        vlTOPp->traceInitSub3(userp, tracep);
        vlTOPp->traceInitSub4(userp, tracep);
    }
}

void Vcore_v_mcu::traceInitSub0(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+23833,"jtag_tck_i", false,-1);
        tracep->declBit(c+23834,"jtag_tdi_i", false,-1);
        tracep->declBit(c+23835,"jtag_tdo_o", false,-1);
        tracep->declBit(c+23836,"jtag_tms_i", false,-1);
        tracep->declBit(c+23837,"jtag_trst_i", false,-1);
        tracep->declBit(c+23838,"ref_clk_i", false,-1);
        tracep->declBit(c+23839,"slow_clk_o", false,-1);
        tracep->declBit(c+23840,"rstn_i", false,-1);
        tracep->declBit(c+23841,"bootsel_i", false,-1);
        tracep->declBit(c+23842,"stm_i", false,-1);
        tracep->declQuad(c+23843,"io_in_i", false,-1, 47,0);
        tracep->declQuad(c+23845,"io_out_o", false,-1, 47,0);
        tracep->declArray(c+23847,"pad_cfg_o", false,-1, 287,0);
        tracep->declQuad(c+23856,"io_oe_o", false,-1, 47,0);
        tracep->declBus(c+24212,"core_v_mcu USE_FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu USE_HWPE", false,-1, 31,0);
        tracep->declBit(c+23833,"core_v_mcu jtag_tck_i", false,-1);
        tracep->declBit(c+23834,"core_v_mcu jtag_tdi_i", false,-1);
        tracep->declBit(c+23835,"core_v_mcu jtag_tdo_o", false,-1);
        tracep->declBit(c+23836,"core_v_mcu jtag_tms_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu jtag_trst_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu ref_clk_i", false,-1);
        tracep->declBit(c+23839,"core_v_mcu slow_clk_o", false,-1);
        tracep->declBit(c+23840,"core_v_mcu rstn_i", false,-1);
        tracep->declBit(c+23841,"core_v_mcu bootsel_i", false,-1);
        tracep->declBit(c+23842,"core_v_mcu stm_i", false,-1);
        tracep->declQuad(c+23843,"core_v_mcu io_in_i", false,-1, 47,0);
        tracep->declQuad(c+23845,"core_v_mcu io_out_o", false,-1, 47,0);
        tracep->declArray(c+23847,"core_v_mcu pad_cfg_o", false,-1, 287,0);
        tracep->declQuad(c+23856,"core_v_mcu io_oe_o", false,-1, 47,0);
        tracep->declBus(c+24213,"core_v_mcu AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24214,"core_v_mcu AXI_CLUSTER_SOC_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu AXI_SOC_CLUSTER_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu AXI_CLUSTER_SOC_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu AXI_CLUSTER_SOC_STRB_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu AXI_SOC_CLUSTER_STRB_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu BUFFER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu EVENT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu CVP_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu CVP_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24218,"core_v_mcu s_clk_in", false,-1);
        tracep->declBit(c+24219,"core_v_mcu s_rstn", false,-1);
        tracep->declBit(c+24220,"core_v_mcu s_pad_rstn", false,-1);
        tracep->declBit(c+24221,"core_v_mcu s_jtag_tck", false,-1);
        tracep->declBit(c+24222,"core_v_mcu s_jtag_tdi", false,-1);
        tracep->declBit(c+24223,"core_v_mcu s_jtag_tdo", false,-1);
        tracep->declBit(c+24224,"core_v_mcu s_jtag_tms", false,-1);
        tracep->declBit(c+24225,"core_v_mcu s_jtag_trst", false,-1);
        tracep->declQuad(c+378,"core_v_mcu s_io_in", false,-1, 47,0);
        tracep->declQuad(c+23858,"core_v_mcu s_io_out", false,-1, 47,0);
        tracep->declQuad(c+23860,"core_v_mcu s_io_oe", false,-1, 47,0);
        tracep->declBit(c+24226,"core_v_mcu s_test_clk", false,-1);
        tracep->declBit(c+24227,"core_v_mcu s_soc_tck", false,-1);
        tracep->declBit(c+24228,"core_v_mcu s_soc_trstn", false,-1);
        tracep->declBit(c+24229,"core_v_mcu s_soc_tms", false,-1);
        tracep->declBit(c+24230,"core_v_mcu s_soc_tdi", false,-1);
        tracep->declBit(c+24226,"core_v_mcu s_test_mode", false,-1);
        tracep->declBit(c+24226,"core_v_mcu s_dft_cg_enable", false,-1);
        tracep->declQuad(c+23862,"core_v_mcu s_perio_out", false,-1, 46,0);
        tracep->declQuad(c+380,"core_v_mcu s_perio_in", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu s_perio_oe", false,-1, 46,0);
        tracep->declQuad(c+23866,"core_v_mcu s_apbio_out", false,-1, 50,0);
        tracep->declQuad(c+382,"core_v_mcu s_apbio_in", false,-1, 50,0);
        tracep->declQuad(c+23868,"core_v_mcu s_apbio_oe", false,-1, 50,0);
        tracep->declQuad(c+16393,"core_v_mcu s_fpgaio_out", false,-1, 42,0);
        tracep->declQuad(c+384,"core_v_mcu s_fpgaio_in", false,-1, 42,0);
        tracep->declQuad(c+16395,"core_v_mcu s_fpgaio_oe", false,-1, 42,0);
        tracep->declBit(c+24231,"core_v_mcu s_efpga_clk", false,-1);
        tracep->declBit(c+23840,"core_v_mcu s_rstn_por", false,-1);
        tracep->declArray(c+11825,"core_v_mcu s_pad_mux_soc", false,-1, 95,0);
        tracep->declBus(c+24232,"core_v_mcu s_selected_pad_mode", false,-1, 1,0);
        tracep->declBus(c+24233,"core_v_mcu efpga_test_M", false,-1, 5,0);
        tracep->declBit(c+24234,"core_v_mcu efpga_test_fcb_pif_vldi", false,-1);
        tracep->declBus(c+24235,"core_v_mcu efpga_test_fcb_pif_di_l", false,-1, 3,0);
        tracep->declBus(c+24236,"core_v_mcu efpga_test_fcb_pif_di_h", false,-1, 3,0);
        tracep->declBit(c+24237,"core_v_mcu efpga_test_fcb_pif_vldo_en", false,-1);
        tracep->declBit(c+24238,"core_v_mcu efpga_test_fcb_pif_vldo", false,-1);
        tracep->declBit(c+24239,"core_v_mcu efpga_test_fcb_pif_do_l_en", false,-1);
        tracep->declBus(c+24240,"core_v_mcu efpga_test_fcb_pif_do_l", false,-1, 3,0);
        tracep->declBit(c+24241,"core_v_mcu efpga_test_fcb_pif_do_h_en", false,-1);
        tracep->declBus(c+24242,"core_v_mcu efpga_test_fcb_pif_do_h", false,-1, 3,0);
        tracep->declBus(c+24243,"core_v_mcu efpga_test_FB_SPE_OUT", false,-1, 3,0);
        tracep->declBus(c+24244,"core_v_mcu efpga_test_FB_SPE_IN", false,-1, 3,0);
        tracep->declBit(c+24245,"core_v_mcu efpga_test_MLATCH", false,-1);
        tracep->declBus(c+24246,"core_v_mcu s_spi_clk", false,-1, 1,0);
        tracep->declBus(c+24247,"core_v_mcu s_spi_csn", false,-1, 7,0);
        tracep->declBus(c+24248,"core_v_mcu s_spi_oen", false,-1, 7,0);
        tracep->declBus(c+24249,"core_v_mcu s_spi_sdo", false,-1, 7,0);
        tracep->declBus(c+24250,"core_v_mcu s_spi_sdi", false,-1, 7,0);
        tracep->declBus(c+24251,"core_v_mcu s_i2c_scl_in", false,-1, 1,0);
        tracep->declBus(c+24252,"core_v_mcu s_i2c_scl_out", false,-1, 1,0);
        tracep->declBus(c+24253,"core_v_mcu s_i2c_scl_oe", false,-1, 1,0);
        tracep->declBus(c+24254,"core_v_mcu s_i2c_sda_in", false,-1, 1,0);
        tracep->declBus(c+24255,"core_v_mcu s_i2c_sda_out", false,-1, 1,0);
        tracep->declBus(c+24256,"core_v_mcu s_i2c_sda_oe", false,-1, 1,0);
        tracep->declBit(c+24257,"core_v_mcu s_bootsel", false,-1);
        tracep->declBus(c+386,"core_v_mcu testio_i", false,-1, 20,0);
        tracep->declBus(c+387,"core_v_mcu testio_o", false,-1, 15,0);
        tracep->declBit(c+23840,"core_v_mcu i_safe_domain rst_ni", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_safe_domain rst_no", false,-1);
        tracep->declArray(c+11825,"core_v_mcu i_safe_domain pad_mux_i", false,-1, 95,0);
        tracep->declQuad(c+23858,"core_v_mcu i_safe_domain io_out_o", false,-1, 47,0);
        tracep->declQuad(c+378,"core_v_mcu i_safe_domain io_in_i", false,-1, 47,0);
        tracep->declQuad(c+23860,"core_v_mcu i_safe_domain io_oe_o", false,-1, 47,0);
        tracep->declQuad(c+23862,"core_v_mcu i_safe_domain perio_out_i", false,-1, 46,0);
        tracep->declQuad(c+380,"core_v_mcu i_safe_domain perio_in_o", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu i_safe_domain perio_oe_i", false,-1, 46,0);
        tracep->declQuad(c+23866,"core_v_mcu i_safe_domain apbio_out_i", false,-1, 50,0);
        tracep->declQuad(c+382,"core_v_mcu i_safe_domain apbio_in_o", false,-1, 50,0);
        tracep->declQuad(c+23868,"core_v_mcu i_safe_domain apbio_oe_i", false,-1, 50,0);
        tracep->declQuad(c+16393,"core_v_mcu i_safe_domain fpgaio_out_i", false,-1, 42,0);
        tracep->declQuad(c+384,"core_v_mcu i_safe_domain fpgaio_in_o", false,-1, 42,0);
        tracep->declQuad(c+16395,"core_v_mcu i_safe_domain fpgaio_oe_i", false,-1, 42,0);
        tracep->declBit(c+24258,"core_v_mcu i_safe_domain s_test_clk", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_safe_domain s_rstn", false,-1);
        tracep->declArray(c+24259,"core_v_mcu i_safe_domain s_gpio_cfg", false,-1, 191,0);
        tracep->declArray(c+11825,"core_v_mcu i_safe_domain i_pad_control pad_mux_i", false,-1, 95,0);
        tracep->declQuad(c+23858,"core_v_mcu i_safe_domain i_pad_control io_out_o", false,-1, 47,0);
        tracep->declQuad(c+378,"core_v_mcu i_safe_domain i_pad_control io_in_i", false,-1, 47,0);
        tracep->declQuad(c+23860,"core_v_mcu i_safe_domain i_pad_control io_oe_o", false,-1, 47,0);
        tracep->declQuad(c+23862,"core_v_mcu i_safe_domain i_pad_control perio_out_i", false,-1, 46,0);
        tracep->declQuad(c+380,"core_v_mcu i_safe_domain i_pad_control perio_in_o", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu i_safe_domain i_pad_control perio_oe_i", false,-1, 46,0);
        tracep->declQuad(c+23866,"core_v_mcu i_safe_domain i_pad_control apbio_out_i", false,-1, 50,0);
        tracep->declQuad(c+382,"core_v_mcu i_safe_domain i_pad_control apbio_in_o", false,-1, 50,0);
        tracep->declQuad(c+23868,"core_v_mcu i_safe_domain i_pad_control apbio_oe_i", false,-1, 50,0);
        tracep->declQuad(c+16393,"core_v_mcu i_safe_domain i_pad_control fpgaio_out_i", false,-1, 42,0);
        tracep->declQuad(c+384,"core_v_mcu i_safe_domain i_pad_control fpgaio_in_o", false,-1, 42,0);
        tracep->declQuad(c+16395,"core_v_mcu i_safe_domain i_pad_control fpgaio_oe_i", false,-1, 42,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain USE_FPU", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain USE_HWPE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain USE_CLUSTER_EVENT", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain AXI_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24214,"core_v_mcu i_soc_domain AXI_DATA_IN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain AXI_DATA_OUT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain AXI_ID_IN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24266,"core_v_mcu i_soc_domain AXI_ID_OUT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain AXI_USER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain BUFFER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain EVNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain NB_CORES", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain NB_HWPE_PORTS", false,-1, 31,0);
        tracep->declBus(c+24267,"core_v_mcu i_soc_domain NGPIO", false,-1, 31,0);
        tracep->declBus(c+24214,"core_v_mcu i_soc_domain NPAD", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain NBIT_PADCFG", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain NBIT_PADMUX", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain N_UART", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain N_SPI", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain N_I2C", false,-1, 31,0);
        tracep->declBit(c+24271,"core_v_mcu i_soc_domain ISOLATE_CLUSTER_CDC", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain AXI_STRB_WIDTH_IN", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain AXI_STRB_WIDTH_OUT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain ref_clk_i", false,-1);
        tracep->declBit(c+23870,"core_v_mcu i_soc_domain sclk_in", false,-1);
        tracep->declBit(c+23839,"core_v_mcu i_soc_domain slow_clk_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain test_clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain rstn_glob_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain dft_cg_enable_i", false,-1);
        tracep->declBit(c+23841,"core_v_mcu i_soc_domain bootsel_i", false,-1);
        tracep->declArray(c+11825,"core_v_mcu i_soc_domain pad_mux_o", false,-1, 95,0);
        tracep->declArray(c+11828,"core_v_mcu i_soc_domain pad_cfg_o", false,-1, 287,0);
        tracep->declQuad(c+380,"core_v_mcu i_soc_domain perio_in_i", false,-1, 46,0);
        tracep->declQuad(c+23862,"core_v_mcu i_soc_domain perio_out_o", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu i_soc_domain perio_oe_o", false,-1, 46,0);
        tracep->declQuad(c+382,"core_v_mcu i_soc_domain apbio_in_i", false,-1, 50,0);
        tracep->declQuad(c+23866,"core_v_mcu i_soc_domain apbio_out_o", false,-1, 50,0);
        tracep->declQuad(c+23868,"core_v_mcu i_soc_domain apbio_oe_o", false,-1, 50,0);
        tracep->declQuad(c+384,"core_v_mcu i_soc_domain fpgaio_in_i", false,-1, 42,0);
        tracep->declQuad(c+16393,"core_v_mcu i_soc_domain fpgaio_out_o", false,-1, 42,0);
        tracep->declQuad(c+16395,"core_v_mcu i_soc_domain fpgaio_oe_o", false,-1, 42,0);
        tracep->declBus(c+386,"core_v_mcu i_soc_domain testio_i", false,-1, 20,0);
        tracep->declBus(c+387,"core_v_mcu i_soc_domain testio_o", false,-1, 15,0);
        tracep->declBit(c+23833,"core_v_mcu i_soc_domain jtag_tck_i", false,-1);
        tracep->declBit(c+23837,"core_v_mcu i_soc_domain jtag_trst_ni", false,-1);
        tracep->declBit(c+23836,"core_v_mcu i_soc_domain jtag_tms_i", false,-1);
        tracep->declBit(c+23834,"core_v_mcu i_soc_domain jtag_tdi_i", false,-1);
        tracep->declBit(c+23835,"core_v_mcu i_soc_domain jtag_tdo_o", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain FLL_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain FLL_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain NB_L2_BANKS", false,-1, 31,0);
        tracep->declBus(c+24272,"core_v_mcu i_soc_domain L2_BANK_SIZE", false,-1, 31,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain L2_MEM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain NB_L2_BANKS_PRI", false,-1, 31,0);
        tracep->declBus(c+24274,"core_v_mcu i_soc_domain ROM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain FC_CORE_CLUSTER_ID", false,-1, 5,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain CL_CORE_CLUSTER_ID", false,-1, 5,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain FC_CORE_CORE_ID", false,-1, 3,0);
        tracep->declBus(c+24277,"core_v_mcu i_soc_domain FC_CORE_MHARTID", false,-1, 10,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain N_EFPGA_TCDM_PORTS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain NrHarts", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain SELECTABLE_HARTS", false,-1, 0,0);
        tracep->declBus(c+24277,"core_v_mcu i_soc_domain cluster_core_id", false,-1, 10,0);
        tracep->declBus(c+24279,"core_v_mcu i_soc_domain RI5CY_HARTINFO", false,-1, 31,0);
        tracep->declBus(c+24279,"core_v_mcu i_soc_domain hartinfo", false,-1, 31,0);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain s_dmactive", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain s_stoptimer", false,-1);
        tracep->declBit(c+15852,"core_v_mcu i_soc_domain s_wd_expired", false,-1);
        tracep->declBus(c+24280,"core_v_mcu i_soc_domain s_fc_hwpe_events", false,-1, 1,0);
        tracep->declBus(c+23871,"core_v_mcu i_soc_domain s_fc_events", false,-1, 31,0);
        tracep->declBus(c+24281,"core_v_mcu i_soc_domain s_soc_events_ack", false,-1, 7,0);
        tracep->declBus(c+24282,"core_v_mcu i_soc_domain s_soc_events_val", false,-1, 7,0);
        tracep->declBit(c+24283,"core_v_mcu i_soc_domain s_timer_lo_event", false,-1);
        tracep->declBit(c+24284,"core_v_mcu i_soc_domain s_timer_hi_event", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain s_cl_event_data", false,-1, 7,0);
        tracep->declBit(c+13859,"core_v_mcu i_soc_domain s_cl_event_valid", false,-1);
        tracep->declBit(c+24285,"core_v_mcu i_soc_domain s_cl_event_ready", false,-1);
        tracep->declArray(c+24286,"core_v_mcu i_soc_domain s_apb_mpu_rules", false,-1, 255,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain s_supervisor_mode", false,-1);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain s_fc_bootaddr", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain s_periph_clk", false,-1);
        tracep->declBit(c+15853,"core_v_mcu i_soc_domain s_periph_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain s_soc_clk", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain s_soc_rstn", false,-1);
        tracep->declBit(c+15854,"core_v_mcu i_soc_domain s_rstn_glob", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain s_sel_fll_clk", false,-1);
        tracep->declBit(c+24295,"core_v_mcu i_soc_domain s_dma_pe_evt", false,-1);
        tracep->declBit(c+24296,"core_v_mcu i_soc_domain s_dma_pe_irq", false,-1);
        tracep->declBit(c+23873,"core_v_mcu i_soc_domain s_pf_evt", false,-1);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain s_fc_fetchen", false,-1);
        tracep->declBus(c+15855,"core_v_mcu i_soc_domain dm_debug_req", false,-1, 0,0);
        tracep->declBit(c+16224,"core_v_mcu i_soc_domain jtag_req_valid", false,-1);
        tracep->declBit(c+16225,"core_v_mcu i_soc_domain debug_req_ready", false,-1);
        tracep->declBit(c+16226,"core_v_mcu i_soc_domain jtag_resp_ready", false,-1);
        tracep->declBit(c+16227,"core_v_mcu i_soc_domain jtag_resp_valid", false,-1);
        tracep->declQuad(c+15856,"core_v_mcu i_soc_domain jtag_dmi_req", false,-1, 40,0);
        tracep->declQuad(c+16228,"core_v_mcu i_soc_domain debug_resp", false,-1, 33,0);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain slave_grant", false,-1);
        tracep->declBit(c+11839,"core_v_mcu i_soc_domain slave_valid", false,-1);
        tracep->declBit(c+388,"core_v_mcu i_soc_domain dm_slave_req", false,-1);
        tracep->declBit(c+389,"core_v_mcu i_soc_domain dm_slave_we", false,-1);
        tracep->declBus(c+390,"core_v_mcu i_soc_domain dm_slave_addr", false,-1, 31,0);
        tracep->declBus(c+391,"core_v_mcu i_soc_domain dm_slave_wdata", false,-1, 31,0);
        tracep->declBus(c+15858,"core_v_mcu i_soc_domain dm_slave_rdata", false,-1, 31,0);
        tracep->declBus(c+24297,"core_v_mcu i_soc_domain dm_slave_be", false,-1, 3,0);
        tracep->declBit(c+15859,"core_v_mcu i_soc_domain lint_riscv_jtag_bus_master_we", false,-1);
        tracep->declBit(c+24298,"core_v_mcu i_soc_domain master_req", false,-1);
        tracep->declBus(c+24299,"core_v_mcu i_soc_domain master_add", false,-1, 31,0);
        tracep->declBit(c+24300,"core_v_mcu i_soc_domain master_we", false,-1);
        tracep->declBus(c+24301,"core_v_mcu i_soc_domain master_wdata", false,-1, 31,0);
        tracep->declBus(c+24302,"core_v_mcu i_soc_domain master_be", false,-1, 3,0);
        tracep->declBit(c+24303,"core_v_mcu i_soc_domain master_gnt", false,-1);
        tracep->declBit(c+24304,"core_v_mcu i_soc_domain master_r_valid", false,-1);
        tracep->declBus(c+24305,"core_v_mcu i_soc_domain master_r_rdata", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_jtag_reg_tap", false,-1, 7,0);
        tracep->declBus(c+11840,"core_v_mcu i_soc_domain soc_jtag_reg_soc", false,-1, 7,0);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain s_core_irq_ack_id", false,-1, 4,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain s_core_irq_ack", false,-1);
        tracep->declBit(c+24307,"core_v_mcu i_soc_domain spi_master0_csn3", false,-1);
        tracep->declBit(c+24308,"core_v_mcu i_soc_domain spi_master0_csn2", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain s_cluster_clk", false,-1);
        tracep->declBit(c+23874,"core_v_mcu i_soc_domain pf_evt_ack_o", false,-1);
        tracep->declBit(c+24309,"core_v_mcu i_soc_domain pf_evt_valid_i", false,-1);
        tracep->declBit(c+15860,"core_v_mcu i_soc_domain s_cluster_rstn", false,-1);
        tracep->declBus(c+24310,"core_v_mcu i_soc_domain set_hartinfo unnamedblk2 hartid", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i NB_BANKS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i rst_ni", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i init_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain l2_ram_i test_mode_i", false,-1);
        tracep->declBus(c+24311,"core_v_mcu i_soc_domain l2_ram_i BANK_SIZE_INTL_SRAM", false,-1, 31,0);
        tracep->declBus(c+24312,"core_v_mcu i_soc_domain l2_ram_i BANK_SIZE_PRI0", false,-1, 31,0);
        tracep->declBus(c+24312,"core_v_mcu i_soc_domain l2_ram_i BANK_SIZE_PRI1", false,-1, 31,0);
        tracep->declBus(c+24313,"core_v_mcu i_soc_domain l2_ram_i INTL_MEM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain l2_ram_i PRI0_MEM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24314,"core_v_mcu i_soc_domain l2_ram_i PRI1_MEM_ADDR_WIDTH", false,-1, 31,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+394+i*1,"core_v_mcu i_soc_domain l2_ram_i interleaved_addresses", true,(i+0), 31,0);}}
        tracep->declBus(c+398,"core_v_mcu i_soc_domain l2_ram_i pri0_address", false,-1, 31,0);
        tracep->declBus(c+399,"core_v_mcu i_soc_domain l2_ram_i pri1_address", false,-1, 31,0);
        tracep->declBus(c+24315,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i rst_ni", false,-1);
        tracep->declBit(c+400,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i csn_i", false,-1);
        tracep->declBus(c+401,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i be_i", false,-1, 3,0);
        tracep->declBit(c+402,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i wen_i", false,-1);
        tracep->declBus(c+403,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i addr_i", false,-1, 12,0);
        tracep->declBus(c+404,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11674,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24315,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 INITN", false,-1);
        tracep->declBit(c+400,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 CEN", false,-1);
        tracep->declBus(c+403,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 A", false,-1, 12,0);
        tracep->declBit(c+402,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 WEN", false,-1);
        tracep->declBus(c+404,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 D", false,-1, 31,0);
        tracep->declBus(c+405,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11674,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24316,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+406,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri0_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24315,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i rst_ni", false,-1);
        tracep->declBit(c+407,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i csn_i", false,-1);
        tracep->declBus(c+408,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i be_i", false,-1, 3,0);
        tracep->declBit(c+409,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i wen_i", false,-1);
        tracep->declBus(c+410,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i addr_i", false,-1, 12,0);
        tracep->declBus(c+411,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11675,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24315,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 INITN", false,-1);
        tracep->declBit(c+407,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 CEN", false,-1);
        tracep->declBus(c+410,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 A", false,-1, 12,0);
        tracep->declBit(c+409,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 WEN", false,-1);
        tracep->declBus(c+411,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 D", false,-1, 31,0);
        tracep->declBus(c+412,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11675,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24316,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+413,"core_v_mcu i_soc_domain l2_ram_i bank_sram_pri1_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i rst_ni", false,-1);
        tracep->declBit(c+414,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i csn_i", false,-1);
        tracep->declBus(c+415,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i be_i", false,-1, 3,0);
        tracep->declBit(c+416,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i wen_i", false,-1);
        tracep->declBus(c+417,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i addr_i", false,-1, 14,0);
        tracep->declBus(c+418,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11676,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 INITN", false,-1);
        tracep->declBit(c+414,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 CEN", false,-1);
        tracep->declBus(c+417,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 A", false,-1, 14,0);
        tracep->declBit(c+416,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 WEN", false,-1);
        tracep->declBus(c+418,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 D", false,-1, 31,0);
        tracep->declBus(c+419,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11676,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24318,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+420,"core_v_mcu i_soc_domain l2_ram_i CUTS[0] bank_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i rst_ni", false,-1);
        tracep->declBit(c+421,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i csn_i", false,-1);
        tracep->declBus(c+422,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i be_i", false,-1, 3,0);
        tracep->declBit(c+423,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i wen_i", false,-1);
        tracep->declBus(c+424,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i addr_i", false,-1, 14,0);
        tracep->declBus(c+425,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11677,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 INITN", false,-1);
        tracep->declBit(c+421,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 CEN", false,-1);
        tracep->declBus(c+424,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 A", false,-1, 14,0);
        tracep->declBit(c+423,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 WEN", false,-1);
        tracep->declBus(c+425,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 D", false,-1, 31,0);
        tracep->declBus(c+426,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11677,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24318,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+427,"core_v_mcu i_soc_domain l2_ram_i CUTS[1] bank_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i rst_ni", false,-1);
        tracep->declBit(c+428,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i csn_i", false,-1);
        tracep->declBus(c+429,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i be_i", false,-1, 3,0);
        tracep->declBit(c+430,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i wen_i", false,-1);
        tracep->declBus(c+431,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i addr_i", false,-1, 14,0);
        tracep->declBus(c+432,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11678,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 INITN", false,-1);
        tracep->declBit(c+428,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 CEN", false,-1);
        tracep->declBus(c+431,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 A", false,-1, 14,0);
        tracep->declBit(c+430,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 WEN", false,-1);
        tracep->declBus(c+432,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 D", false,-1, 31,0);
        tracep->declBus(c+433,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11678,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24318,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+434,"core_v_mcu i_soc_domain l2_ram_i CUTS[2] bank_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i rst_ni", false,-1);
        tracep->declBit(c+435,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i csn_i", false,-1);
        tracep->declBus(c+436,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i be_i", false,-1, 3,0);
        tracep->declBit(c+437,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i wen_i", false,-1);
        tracep->declBus(c+438,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i addr_i", false,-1, 14,0);
        tracep->declBus(c+439,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i wdata_i", false,-1, 31,0);
        tracep->declBus(c+11679,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i rdata_o", false,-1, 31,0);
        tracep->declBus(c+24317,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 BE_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 CLK", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 INITN", false,-1);
        tracep->declBit(c+435,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 CEN", false,-1);
        tracep->declBus(c+438,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 A", false,-1, 14,0);
        tracep->declBit(c+437,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 WEN", false,-1);
        tracep->declBus(c+439,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 D", false,-1, 31,0);
        tracep->declBus(c+440,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 BEN", false,-1, 3,0);
        tracep->declBus(c+11679,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 Q", false,-1, 31,0);
        tracep->declBus(c+24318,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 NUM_WORDS", false,-1, 31,0);
        tracep->declBus(c+441,"core_v_mcu i_soc_domain l2_ram_i CUTS[3] bank_i u0 M", false,-1, 31,0);
        tracep->declBus(c+24274,"core_v_mcu i_soc_domain boot_rom_i ROM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain boot_rom_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain boot_rom_i rst_ni", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain boot_rom_i init_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain boot_rom_i test_mode_i", false,-1);
        tracep->declBus(c+442,"core_v_mcu i_soc_domain boot_rom_i address", false,-1, 31,0);
        tracep->declBus(c+24319,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i CLK", false,-1);
        tracep->declBit(c+443,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i CEN", false,-1);
        tracep->declBus(c+444,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i A", false,-1, 10,0);
        tracep->declBus(c+11680,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i Q", false,-1, 31,0);
        tracep->declBus(c+11681,"core_v_mcu i_soc_domain boot_rom_i rom_mem_i read_data", false,-1, 31,0);
        tracep->declBus(c+24320,"core_v_mcu i_soc_domain soc_peripherals_i MEM_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i APB_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i NB_CORES", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i NB_CLUSTERS", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i EVNT_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i periph_clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i fpga_clk_in", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i rst_ni", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain soc_peripherals_i rstpin_ni", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i ref_clk_i", false,-1);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain soc_peripherals_i dmactive_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i sel_fll_clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i dft_cg_enable_i", false,-1);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain soc_peripherals_i fc_bootaddr_o", false,-1, 31,0);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain soc_peripherals_i fc_fetchen_o", false,-1);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i soc_jtag_reg_i", false,-1, 7,0);
        tracep->declBus(c+11840,"core_v_mcu i_soc_domain soc_peripherals_i soc_jtag_reg_o", false,-1, 7,0);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain soc_peripherals_i stoptimer_i", false,-1);
        tracep->declBit(c+23841,"core_v_mcu i_soc_domain soc_peripherals_i bootsel_i", false,-1);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain soc_peripherals_i core_irq_ack_id_i", false,-1, 4,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain soc_peripherals_i core_irq_ack_i", false,-1);
        tracep->declBit(c+24295,"core_v_mcu i_soc_domain soc_peripherals_i dma_pe_evt_i", false,-1);
        tracep->declBit(c+24296,"core_v_mcu i_soc_domain soc_peripherals_i dma_pe_irq_i", false,-1);
        tracep->declBit(c+23873,"core_v_mcu i_soc_domain soc_peripherals_i pf_evt_i", false,-1);
        tracep->declBus(c+24280,"core_v_mcu i_soc_domain soc_peripherals_i fc_hwpe_events_i", false,-1, 1,0);
        tracep->declBus(c+23871,"core_v_mcu i_soc_domain soc_peripherals_i fc_events_o", false,-1, 31,0);
        tracep->declBit(c+15852,"core_v_mcu i_soc_domain soc_peripherals_i wd_expired_o", false,-1);
        tracep->declArray(c+11825,"core_v_mcu i_soc_domain soc_peripherals_i pad_mux_o", false,-1, 95,0);
        tracep->declArray(c+11828,"core_v_mcu i_soc_domain soc_peripherals_i pad_cfg_o", false,-1, 287,0);
        tracep->declQuad(c+380,"core_v_mcu i_soc_domain soc_peripherals_i perio_in_i", false,-1, 46,0);
        tracep->declQuad(c+23862,"core_v_mcu i_soc_domain soc_peripherals_i perio_out_o", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu i_soc_domain soc_peripherals_i perio_oe_o", false,-1, 46,0);
        tracep->declQuad(c+382,"core_v_mcu i_soc_domain soc_peripherals_i apbio_in_i", false,-1, 50,0);
        tracep->declQuad(c+23866,"core_v_mcu i_soc_domain soc_peripherals_i apbio_out_o", false,-1, 50,0);
        tracep->declQuad(c+23868,"core_v_mcu i_soc_domain soc_peripherals_i apbio_oe_o", false,-1, 50,0);
        tracep->declQuad(c+384,"core_v_mcu i_soc_domain soc_peripherals_i fpgaio_in_i", false,-1, 42,0);
        tracep->declQuad(c+16393,"core_v_mcu i_soc_domain soc_peripherals_i fpgaio_out_o", false,-1, 42,0);
        tracep->declQuad(c+16395,"core_v_mcu i_soc_domain soc_peripherals_i fpgaio_oe_o", false,-1, 42,0);
        tracep->declBus(c+386,"core_v_mcu i_soc_domain soc_peripherals_i testio_i", false,-1, 20,0);
        tracep->declBus(c+387,"core_v_mcu i_soc_domain soc_peripherals_i testio_o", false,-1, 15,0);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i cl_event_data_o", false,-1, 7,0);
        tracep->declBit(c+13859,"core_v_mcu i_soc_domain soc_peripherals_i cl_event_valid_o", false,-1);
        tracep->declBit(c+24285,"core_v_mcu i_soc_domain soc_peripherals_i cl_event_ready_i", false,-1);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i APB_EFPGA_HWCE_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i TCDM_EFPGA_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i N_EFPGA_EVENTS", false,-1, 31,0);
        tracep->declBus(c+24324,"core_v_mcu i_soc_domain soc_peripherals_i UDMA_EVENTS", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i SOC_EVENTS", false,-1, 31,0);
        tracep->declBus(c+13860,"core_v_mcu i_soc_domain soc_peripherals_i s_gpio_sync", false,-1, 31,0);
        tracep->declBus(c+13861,"core_v_mcu i_soc_domain soc_peripherals_i s_gpio_events", false,-1, 31,0);
        tracep->declBus(c+24326,"core_v_mcu i_soc_domain soc_peripherals_i s_spim_event", false,-1, 1,0);
        tracep->declBit(c+24327,"core_v_mcu i_soc_domain soc_peripherals_i s_uart_event", false,-1);
        tracep->declBit(c+24328,"core_v_mcu i_soc_domain soc_peripherals_i s_i2c_event", false,-1);
        tracep->declBit(c+24329,"core_v_mcu i_soc_domain soc_peripherals_i s_i2s_event", false,-1);
        tracep->declBit(c+24330,"core_v_mcu i_soc_domain soc_peripherals_i s_i2s_cam_event", false,-1);
        tracep->declBit(c+16388,"core_v_mcu i_soc_domain soc_peripherals_i s_i2cs_event", false,-1);
        tracep->declBus(c+13862,"core_v_mcu i_soc_domain soc_peripherals_i s_adv_timer_events", false,-1, 3,0);
        tracep->declBus(c+23875,"core_v_mcu i_soc_domain soc_peripherals_i s_fc_hp_events", false,-1, 1,0);
        tracep->declBit(c+23651,"core_v_mcu i_soc_domain soc_peripherals_i s_fc_err_events", false,-1);
        tracep->declBit(c+23876,"core_v_mcu i_soc_domain soc_peripherals_i s_ref_rise_event", false,-1);
        tracep->declBit(c+23877,"core_v_mcu i_soc_domain soc_peripherals_i s_ref_fall_event", false,-1);
        tracep->declBit(c+11841,"core_v_mcu i_soc_domain soc_peripherals_i s_timer_hi_event", false,-1);
        tracep->declBit(c+11842,"core_v_mcu i_soc_domain soc_peripherals_i s_timer_lo_event", false,-1);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i s_pr_event_valid", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i s_pr_event_data", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i s_pr_event_ready", false,-1);
        tracep->declArray(c+23878,"core_v_mcu i_soc_domain soc_peripherals_i s_udma_events", false,-1, 127,0);
        tracep->declArray(c+23882,"core_v_mcu i_soc_domain soc_peripherals_i s_events", false,-1, 159,0);
        tracep->declBus(c+23887,"core_v_mcu i_soc_domain soc_peripherals_i s_efpga_events", false,-1, 15,0);
        tracep->declBus(c+24331,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_req", false,-1, 3,0);
        tracep->declArray(c+24332,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_addr", false,-1, 127,0);
        tracep->declBus(c+24336,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_wen", false,-1, 3,0);
        tracep->declArray(c+24337,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_wdata", false,-1, 127,0);
        tracep->declBus(c+24341,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_be", false,-1, 15,0);
        tracep->declBus(c+24342,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_gnt", false,-1, 3,0);
        tracep->declArray(c+24343,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_r_rdata", false,-1, 127,0);
        tracep->declBus(c+24347,"core_v_mcu i_soc_domain soc_peripherals_i tcdm_r_valid", false,-1, 3,0);
        tracep->declBit(c+11843,"core_v_mcu i_soc_domain soc_peripherals_i enable_udma_efpga", false,-1);
        tracep->declBit(c+11844,"core_v_mcu i_soc_domain soc_peripherals_i enable_events_efpga", false,-1);
        tracep->declBit(c+11845,"core_v_mcu i_soc_domain soc_peripherals_i enable_apb_efpga", false,-1);
        tracep->declBit(c+11846,"core_v_mcu i_soc_domain soc_peripherals_i enable_tcdm3_efpga", false,-1);
        tracep->declBit(c+11847,"core_v_mcu i_soc_domain soc_peripherals_i enable_tcdm2_efpga", false,-1);
        tracep->declBit(c+11848,"core_v_mcu i_soc_domain soc_peripherals_i enable_tcdm1_efpga", false,-1);
        tracep->declBit(c+11849,"core_v_mcu i_soc_domain soc_peripherals_i enable_tcdm0_efpga", false,-1);
        tracep->declBit(c+15680,"core_v_mcu i_soc_domain soc_peripherals_i s_timer_in_lo_event", false,-1);
        tracep->declBit(c+15681,"core_v_mcu i_soc_domain soc_peripherals_i s_timer_in_hi_event", false,-1);
        tracep->declBit(c+11850,"core_v_mcu i_soc_domain soc_peripherals_i clk_gating_dc_fifo_efpga", false,-1);
        tracep->declBus(c+11851,"core_v_mcu i_soc_domain soc_peripherals_i reset_type1_efpga", false,-1, 3,0);
        tracep->declBit(c+24348,"core_v_mcu i_soc_domain soc_peripherals_i s_efpga_clk", false,-1);
        tracep->declBus(c+24349,"core_v_mcu i_soc_domain soc_peripherals_i udma2efpga_cfg_data", false,-1, 31,0);
        tracep->declBus(c+24350,"core_v_mcu i_soc_domain soc_peripherals_i efpga2udma_cfg_data", false,-1, 31,0);
        tracep->declBit(c+24351,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_tx_lin_valid", false,-1);
        tracep->declBus(c+24352,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_tx_lin_data", false,-1, 31,0);
        tracep->declBit(c+24353,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_tx_lin_ready", false,-1);
        tracep->declBit(c+24354,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_rx_lin_valid", false,-1);
        tracep->declBus(c+24355,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_rx_lin_data", false,-1, 31,0);
        tracep->declBit(c+24356,"core_v_mcu i_soc_domain soc_peripherals_i efpga_udma_rx_lin_ready", false,-1);
        tracep->declBit(c+24357,"core_v_mcu i_soc_domain soc_peripherals_i enable_perf_counter_efpga_x", false,-1);
        tracep->declBit(c+24358,"core_v_mcu i_soc_domain soc_peripherals_i reset_perf_counter_efpga_x", false,-1);
        tracep->declBus(c+24359,"core_v_mcu i_soc_domain soc_peripherals_i perf_counter_value_x", false,-1, 31,0);
        tracep->declBus(c+19997,"core_v_mcu i_soc_domain soc_peripherals_i control_in", false,-1, 31,0);
        tracep->declBus(c+19998,"core_v_mcu i_soc_domain soc_peripherals_i status_out", false,-1, 31,0);
        tracep->declBus(c+1,"core_v_mcu i_soc_domain soc_peripherals_i version", false,-1, 7,0);
        tracep->declBit(c+445,"core_v_mcu i_soc_domain soc_peripherals_i event_fifo_valid", false,-1);
        tracep->declBit(c+11852,"core_v_mcu i_soc_domain soc_peripherals_i s_rto", false,-1);
        tracep->declBit(c+446,"core_v_mcu i_soc_domain soc_peripherals_i s_start_rto", false,-1);
        tracep->declBus(c+10591,"core_v_mcu i_soc_domain soc_peripherals_i s_peripheral_rto", false,-1, 10,0);
        tracep->declBit(c+11853,"core_v_mcu i_soc_domain soc_peripherals_i s_soft_reset", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i apb_reset", false,-1);
        tracep->declArray(c+24360,"core_v_mcu i_soc_domain soc_peripherals_i s_pad_mux_local", false,-1, 95,0);
        tracep->declArray(c+24363,"core_v_mcu i_soc_domain soc_peripherals_i s_pad_cfg_local", false,-1, 293,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync en_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync serial_i", false,-1);
        tracep->declBit(c+23876,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync r_edge_o", false,-1);
        tracep->declBit(c+23877,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync f_edge_o", false,-1);
        tracep->declBit(c+23888,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync serial_o", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync clk", false,-1);
        tracep->declBit(c+16219,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync serial", false,-1);
        tracep->declBit(c+23888,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+16219,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+16220,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+448,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+449,"core_v_mcu i_soc_domain soc_peripherals_i i_ref_clk_sync i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i APB_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i rst_ni", false,-1);
        tracep->declBit(c+11852,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i rto_i", false,-1);
        tracep->declBit(c+446,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i start_rto_o", false,-1);
        tracep->declBus(c+10591,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i peripheral_rto_o", false,-1, 10,0);
        tracep->declBus(c+24319,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i NB_MASTER", false,-1, 31,0);
        tracep->declArray(c+2,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_start_addr", false,-1, 351,0);
        tracep->declArray(c+13,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i s_end_addr", false,-1, 351,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i NB_MASTER", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i APB_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i rst_ni", false,-1);
        tracep->declBit(c+11852,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i rto_i", false,-1);
        tracep->declBit(c+446,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i start_rto_o", false,-1);
        tracep->declBus(c+10591,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i peripheral_rto_o", false,-1, 10,0);
        tracep->declArray(c+2,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i start_addr_i", false,-1, 351,0);
        tracep->declArray(c+13,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i end_addr_i", false,-1, 351,0);
        tracep->declBus(c+450,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i penable", false,-1, 10,0);
        tracep->declBus(c+451,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i pwrite", false,-1, 10,0);
        tracep->declArray(c+452,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i paddr", false,-1, 351,0);
        tracep->declBus(c+463,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i psel", false,-1, 10,0);
        tracep->declArray(c+464,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i pwdata", false,-1, 351,0);
        tracep->declArray(c+10790,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i prdata", false,-1, 351,0);
        tracep->declBus(c+23889,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i pready", false,-1, 10,0);
        tracep->declBus(c+11854,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i pslverr", false,-1, 10,0);
        tracep->declBit(c+475,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i slave_pready", false,-1);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i NB_MASTER", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i APB_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24375,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+476,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i penable_i", false,-1);
        tracep->declBit(c+477,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pwrite_i", false,-1);
        tracep->declBus(c+478,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i paddr_i", false,-1, 31,0);
        tracep->declBit(c+446,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i psel_i", false,-1);
        tracep->declBus(c+479,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pwdata_i", false,-1, 31,0);
        tracep->declBus(c+480,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i prdata_o", false,-1, 31,0);
        tracep->declBit(c+475,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pready_o", false,-1);
        tracep->declBit(c+481,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pslverr_o", false,-1);
        tracep->declBus(c+450,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i penable_o", false,-1, 10,0);
        tracep->declBus(c+451,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pwrite_o", false,-1, 10,0);
        tracep->declArray(c+452,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i paddr_o", false,-1, 351,0);
        tracep->declBus(c+463,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i psel_o", false,-1, 10,0);
        tracep->declArray(c+464,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pwdata_o", false,-1, 351,0);
        tracep->declArray(c+10790,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i prdata_i", false,-1, 351,0);
        tracep->declBus(c+23889,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pready_i", false,-1, 10,0);
        tracep->declBus(c+11854,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i pslverr_i", false,-1, 10,0);
        tracep->declArray(c+2,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i START_ADDR_i", false,-1, 351,0);
        tracep->declArray(c+13,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i END_ADDR_i", false,-1, 351,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i match_address unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24374,"core_v_mcu i_soc_domain soc_peripherals_i periph_bus_i apb_node_wrap_i apb_node_i unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i HCLK", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i HRESETn", false,-1);
        tracep->declBus(c+482,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PADDR", false,-1, 11,0);
        tracep->declBus(c+483,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PWDATA", false,-1, 31,0);
        tracep->declBit(c+484,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PWRITE", false,-1);
        tracep->declBit(c+485,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PSEL", false,-1);
        tracep->declBit(c+486,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PENABLE", false,-1);
        tracep->declBus(c+13864,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PRDATA", false,-1, 31,0);
        tracep->declBit(c+487,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i PSLVERR", false,-1);
        tracep->declBit(c+16303,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_req", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_wrn", false,-1);
        tracep->declBus(c+23890,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_add", false,-1, 4,0);
        tracep->declBus(c+489,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_data", false,-1, 31,0);
        tracep->declBit(c+15861,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_ack", false,-1);
        tracep->declBus(c+15862,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_r_data", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_lock", false,-1);
        tracep->declBit(c+16304,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_req", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_wrn", false,-1);
        tracep->declBus(c+23891,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_add", false,-1, 4,0);
        tracep->declBus(c+490,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_data", false,-1, 31,0);
        tracep->declBit(c+15863,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_ack", false,-1);
        tracep->declBus(c+15864,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_r_data", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_lock", false,-1);
        tracep->declBit(c+16305,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_req", false,-1);
        tracep->declBit(c+488,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_wrn", false,-1);
        tracep->declBus(c+23892,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_add", false,-1, 4,0);
        tracep->declBus(c+491,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_data", false,-1, 31,0);
        tracep->declBit(c+15865,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_ack", false,-1);
        tracep->declBus(c+15866,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_r_data", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_lock", false,-1);
        tracep->declBit(c+24376,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_rd_access", false,-1);
        tracep->declBit(c+24377,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_wr_access", false,-1);
        tracep->declBit(c+24378,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_rd_access", false,-1);
        tracep->declBit(c+24379,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_wr_access", false,-1);
        tracep->declBit(c+24380,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_rd_access", false,-1);
        tracep->declBit(c+24381,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_wr_access", false,-1);
        tracep->declBit(c+13865,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i read_ready", false,-1);
        tracep->declBit(c+13866,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i write_ready", false,-1);
        tracep->declBus(c+13864,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i read_data", false,-1, 31,0);
        tracep->declBit(c+24382,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i rvalid", false,-1);
        tracep->declBit(c+13867,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_ack_sync0", false,-1);
        tracep->declBit(c+13868,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_ack_sync", false,-1);
        tracep->declBit(c+13869,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_ack_sync0", false,-1);
        tracep->declBit(c+13870,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_ack_sync", false,-1);
        tracep->declBit(c+13871,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_ack_sync0", false,-1);
        tracep->declBit(c+13872,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_ack_sync", false,-1);
        tracep->declBit(c+13873,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_lock_sync0", false,-1);
        tracep->declBit(c+13874,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_lock_sync", false,-1);
        tracep->declBit(c+13875,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_lock_sync0", false,-1);
        tracep->declBit(c+13876,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_lock_sync", false,-1);
        tracep->declBit(c+13877,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_lock_sync0", false,-1);
        tracep->declBit(c+13878,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_lock_sync", false,-1);
        tracep->declBit(c+16303,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll1_valid", false,-1);
        tracep->declBit(c+16304,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll2_valid", false,-1);
        tracep->declBit(c+16305,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i fll3_valid", false,-1);
        tracep->declBus(c+13879,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i state", false,-1, 3,0);
        tracep->declBus(c+24383,"core_v_mcu i_soc_domain soc_peripherals_i apb_fll_if_i state_next", false,-1, 3,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio HCLK", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio HRESETn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio dft_cg_enable_i", false,-1);
        tracep->declBus(c+492,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PADDR", false,-1, 11,0);
        tracep->declBus(c+493,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PWDATA", false,-1, 31,0);
        tracep->declBit(c+494,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PWRITE", false,-1);
        tracep->declBit(c+495,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PSEL", false,-1);
        tracep->declBit(c+496,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PENABLE", false,-1);
        tracep->declBus(c+13880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PRDATA", false,-1, 31,0);
        tracep->declBit(c+13881,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio PSLVERR", false,-1);
        tracep->declBus(c+497,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio gpio_in", false,-1, 31,0);
        tracep->declBus(c+13860,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio gpio_in_sync", false,-1, 31,0);
        tracep->declBus(c+13882,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio gpio_out", false,-1, 31,0);
        tracep->declBus(c+13883,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio gpio_dir", false,-1, 31,0);
        tracep->declBus(c+13861,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio interrupt", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio NG_BITS", false,-1, 31,0);
        tracep->declBus(c+13884,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_select", false,-1, 7,0);
        tracep->declQuad(c+13885,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_inten", false,-1, 32,0);
        tracep->declArray(c+13887,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_inttype", false,-1, 98,0);
        tracep->declQuad(c+13891,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_out", false,-1, 32,0);
        tracep->declArray(c+13893,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_dir", false,-1, 65,0);
        tracep->declBus(c+13896,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_sync0", false,-1, 31,0);
        tracep->declBus(c+13897,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_sync1", false,-1, 31,0);
        tracep->declQuad(c+13898,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_in", false,-1, 32,0);
        tracep->declBus(c+13900,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_rise", false,-1, 31,0);
        tracep->declBus(c+13901,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio r_gpio_fall", false,-1, 31,0);
        tracep->declBus(c+13902,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio s_is_int_rise", false,-1, 31,0);
        tracep->declBus(c+13903,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio s_is_int_fall", false,-1, 31,0);
        tracep->declBus(c+13904,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio s_is_int_low", false,-1, 31,0);
        tracep->declBus(c+13905,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio s_is_int_hi", false,-1, 31,0);
        tracep->declBus(c+13906,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio s_block_int", false,-1, 31,0);
        tracep->declBus(c+24385,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_gpio unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24320,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CAM_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_wen_o", false,-1);
        tracep->declBit(c+23893,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_req_o", false,-1);
        tracep->declBit(c+498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_gnt_i", false,-1);
        tracep->declBus(c+18105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_addr_o", false,-1, 31,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_be_o", false,-1, 3,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_wdata_o", false,-1, 31,0);
        tracep->declBit(c+499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_rvalid_i", false,-1);
        tracep->declBus(c+500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_ro_rdata_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_wen_o", false,-1);
        tracep->declBit(c+18106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_req_o", false,-1);
        tracep->declBit(c+501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_gnt_i", false,-1);
        tracep->declBus(c+18107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_addr_o", false,-1, 31,0);
        tracep->declBus(c+18108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_wdata_o", false,-1, 31,0);
        tracep->declBus(c+18109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_be_o", false,-1, 3,0);
        tracep->declBit(c+502,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_rvalid_i", false,-1);
        tracep->declBus(c+503,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_wo_rdata_i", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma dft_cg_enable_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma sys_clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma sys_resetn_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma periph_clk_i", false,-1);
        tracep->declBus(c+504,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_paddr", false,-1, 11,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_pwdata", false,-1, 31,0);
        tracep->declBit(c+506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_pwrite", false,-1);
        tracep->declBit(c+507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_psel", false,-1);
        tracep->declBit(c+508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_penable", false,-1);
        tracep->declBus(c+509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_prdata", false,-1, 31,0);
        tracep->declBit(c+510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_pready", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma udma_apb_pslverr", false,-1);
        tracep->declArray(c+23878,"core_v_mcu i_soc_domain soc_peripherals_i i_udma events_o", false,-1, 127,0);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma event_valid_i", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma event_data_i", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma event_ready_o", false,-1);
        tracep->declBit(c+24351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_tx_valid_o", false,-1);
        tracep->declBit(c+24353,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_tx_ready_i", false,-1);
        tracep->declBus(c+24352,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_tx_o", false,-1, 31,0);
        tracep->declBit(c+24354,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_rx_valid_i", false,-1);
        tracep->declBit(c+24356,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_rx_ready_o", false,-1);
        tracep->declBus(c+24355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_data_rx_i", false,-1, 31,0);
        tracep->declBus(c+24350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_setup_i", false,-1, 31,0);
        tracep->declBus(c+24349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma efpga_setup_o", false,-1, 31,0);
        tracep->declQuad(c+380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma perio_in_i", false,-1, 46,0);
        tracep->declQuad(c+23862,"core_v_mcu i_soc_domain soc_peripherals_i i_udma perio_out_o", false,-1, 46,0);
        tracep->declQuad(c+23864,"core_v_mcu i_soc_domain soc_peripherals_i i_udma perio_oe_o", false,-1, 46,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma DEST_SIZE", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_EXT_PER", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_RX_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_TX_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_RX_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_TX_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_STREAMS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma N_PERIPHS", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_UART", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_SPIM", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_CMD_SPIM", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_I2C", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_SDIO", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_I2S", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_FPGA", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_TX_EXT_PER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_UART", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_SPIM", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_I2C", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_SDIO", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_I2S", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_CAM", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_FPGA", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_RX_EXT_PER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_UART", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_SPIM", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_I2C", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_SDIO", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_I2S", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_CAM", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_FILTER", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_FPGA", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma PER_ID_EXT_PER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_EXT_TX_FILTER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma CH_ID_EXT_RX_FILTER", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma STREAM_ID_FILTER", false,-1, 31,0);
        tracep->declArray(c+18998,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_cfg_startaddr", false,-1, 170,0);
        tracep->declArray(c+19004,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_cfg_size", false,-1, 179,0);
        tracep->declBus(c+19010,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_cfg_continuous", false,-1, 8,0);
        tracep->declBus(c+19011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_cfg_en", false,-1, 8,0);
        tracep->declBus(c+19012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_cfg_clr", false,-1, 8,0);
        tracep->declBus(c+19013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_req", false,-1, 8,0);
        tracep->declBus(c+511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_gnt", false,-1, 8,0);
        tracep->declArray(c+20681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_data", false,-1, 287,0);
        tracep->declBus(c+20690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_valid", false,-1, 8,0);
        tracep->declBus(c+19014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_ready", false,-1, 8,0);
        tracep->declBus(c+23894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_datasize", false,-1, 17,0);
        tracep->declBus(c+24,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_destination", false,-1, 17,0);
        tracep->declBus(c+18110,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_events", false,-1, 8,0);
        tracep->declBus(c+22705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_en", false,-1, 8,0);
        tracep->declBus(c+18111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_pending", false,-1, 8,0);
        tracep->declArray(c+18112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_curr_addr", false,-1, 170,0);
        tracep->declArray(c+18118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ch_bytes_left", false,-1, 179,0);
        tracep->declArray(c+18894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_startaddr", false,-1, 151,0);
        tracep->declArray(c+18899,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_size", false,-1, 159,0);
        tracep->declBus(c+18904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_continuous", false,-1, 7,0);
        tracep->declBus(c+18905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_en", false,-1, 7,0);
        tracep->declBus(c+18906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_clr", false,-1, 7,0);
        tracep->declBus(c+25,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_stream", false,-1, 15,0);
        tracep->declBus(c+26,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_cfg_stream_id", false,-1, 7,0);
        tracep->declArray(c+23895,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_data", false,-1, 255,0);
        tracep->declBus(c+23903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_valid", false,-1, 7,0);
        tracep->declBus(c+23613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_ready", false,-1, 7,0);
        tracep->declBus(c+23904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_datasize", false,-1, 15,0);
        tracep->declBus(c+27,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_destination", false,-1, 15,0);
        tracep->declBus(c+18124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_events", false,-1, 7,0);
        tracep->declBus(c+20727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_en", false,-1, 7,0);
        tracep->declBus(c+18125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_pending", false,-1, 7,0);
        tracep->declArray(c+18126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_curr_addr", false,-1, 151,0);
        tracep->declArray(c+18131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ch_bytes_left", false,-1, 159,0);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_addr", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_datasize", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_destination", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_stream", false,-1, 1,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_stream_id", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_sot", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_eot", false,-1, 0,0);
        tracep->declBus(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_valid", false,-1, 0,0);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_data", false,-1, 31,0);
        tracep->declBus(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rx_ext_ready", false,-1, 0,0);
        tracep->declBus(c+19469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_req", false,-1, 1,0);
        tracep->declBus(c+19470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_datasize", false,-1, 3,0);
        tracep->declBus(c+28,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_destination", false,-1, 3,0);
        tracep->declQuad(c+19471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_addr", false,-1, 37,0);
        tracep->declBus(c+512,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_gnt", false,-1, 1,0);
        tracep->declBus(c+20691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_valid", false,-1, 1,0);
        tracep->declQuad(c+20692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_data", false,-1, 63,0);
        tracep->declBus(c+19473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_tx_ext_ready", false,-1, 1,0);
        tracep->declBus(c+513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_data", false,-1, 31,0);
        tracep->declBus(c+514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_datasize", false,-1, 1,0);
        tracep->declBus(c+515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_valid", false,-1, 0,0);
        tracep->declBus(c+23905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_sot", false,-1, 0,0);
        tracep->declBus(c+23906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_eot", false,-1, 0,0);
        tracep->declBus(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_stream_ready", false,-1, 0,0);
        tracep->declArray(c+23878,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_events", false,-1, 127,0);
        tracep->declBus(c+24391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rf_event", false,-1, 1,0);
        tracep->declBus(c+516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_clk_periphs_core", false,-1, 8,0);
        tracep->declBus(c+517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_clk_periphs_per", false,-1, 8,0);
        tracep->declBus(c+13907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_rst_periphs", false,-1, 8,0);
        tracep->declBus(c+518,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_per_rst", false,-1, 8,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_data_to", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_addr", false,-1, 4,0);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_rwn", false,-1);
        tracep->declArray(c+521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_data_from", false,-1, 287,0);
        tracep->declBus(c+530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_valid", false,-1, 8,0);
        tracep->declBus(c+29,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_periph_ready", false,-1, 8,0);
        tracep->declBus(c+23908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_spi_eot", false,-1, 1,0);
        tracep->declBus(c+30,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_i2c_evt", false,-1, 1,0);
        tracep->declBus(c+23909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_uart_evt", false,-1, 1,0);
        tracep->declBus(c+23910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_uart_err", false,-1, 1,0);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_trigger_events", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_cam_evt", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_i2s_evt", false,-1);
        tracep->declBit(c+24392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_i2c1_evt", false,-1);
        tracep->declBit(c+19474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_filter_eot_evt", false,-1);
        tracep->declBit(c+19475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma s_filter_act_evt", false,-1);
        tracep->declBus(c+24393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i", false,-1, 31,0);
        tracep->declBit(c+23911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] s_sdio_eot", false,-1);
        tracep->declBit(c+23912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] s_sdio_err", false,-1);
        tracep->declBus(c+21451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] s_sddata_oen", false,-1, 3,0);
        tracep->declBit(c+21465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] s_sdcmd_oen", false,-1);
        tracep->declBus(c+531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] s_cam_data", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore L2_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_RX_LIN_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_RX_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_TX_LIN_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_TX_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_PERIPHS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_STREAMS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore DEST_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore sys_clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore per_clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore dft_cg_enable_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore HRESETn", false,-1);
        tracep->declBus(c+504,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PADDR", false,-1, 11,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PWDATA", false,-1, 31,0);
        tracep->declBit(c+506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PWRITE", false,-1);
        tracep->declBit(c+507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PSEL", false,-1);
        tracep->declBit(c+508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PENABLE", false,-1);
        tracep->declBus(c+509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PRDATA", false,-1, 31,0);
        tracep->declBit(c+510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore PSLVERR", false,-1);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore event_valid_i", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore event_data_i", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore event_ready_o", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore event_o", false,-1, 3,0);
        tracep->declBus(c+517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_per_clk_o", false,-1, 8,0);
        tracep->declBus(c+516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_sys_clk_o", false,-1, 8,0);
        tracep->declBus(c+13907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_rst_value_o", false,-1, 8,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_data_to_o", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_addr_o", false,-1, 4,0);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_rwn_o", false,-1);
        tracep->declArray(c+521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_data_from_i", false,-1, 287,0);
        tracep->declBus(c+530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_valid_o", false,-1, 8,0);
        tracep->declBus(c+29,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore periph_ready_i", false,-1, 8,0);
        tracep->declBit(c+18106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_l2_req_o", false,-1);
        tracep->declBit(c+501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_l2_gnt_i", false,-1);
        tracep->declBus(c+18107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_l2_addr_o", false,-1, 31,0);
        tracep->declBus(c+18109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_l2_be_o", false,-1, 3,0);
        tracep->declBus(c+18108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_l2_wdata_o", false,-1, 31,0);
        tracep->declBit(c+23893,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_l2_req_o", false,-1);
        tracep->declBit(c+498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_l2_gnt_i", false,-1);
        tracep->declBus(c+18105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_l2_addr_o", false,-1, 31,0);
        tracep->declBus(c+500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_l2_rdata_i", false,-1, 31,0);
        tracep->declBit(c+499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_l2_rvalid_i", false,-1);
        tracep->declBus(c+513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_data_o", false,-1, 31,0);
        tracep->declBus(c+514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_datasize_o", false,-1, 1,0);
        tracep->declBus(c+515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_valid_o", false,-1, 0,0);
        tracep->declBus(c+23905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_sot_o", false,-1, 0,0);
        tracep->declBus(c+23906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_eot_o", false,-1, 0,0);
        tracep->declBus(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore stream_ready_i", false,-1, 0,0);
        tracep->declBus(c+23903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_valid_i", false,-1, 7,0);
        tracep->declArray(c+23895,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_data_i", false,-1, 255,0);
        tracep->declBus(c+23904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_datasize_i", false,-1, 15,0);
        tracep->declBus(c+27,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_destination_i", false,-1, 15,0);
        tracep->declBus(c+23613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_ready_o", false,-1, 7,0);
        tracep->declBus(c+18124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_events_o", false,-1, 7,0);
        tracep->declBus(c+20727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_en_o", false,-1, 7,0);
        tracep->declBus(c+18125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_pending_o", false,-1, 7,0);
        tracep->declArray(c+18126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_curr_addr_o", false,-1, 151,0);
        tracep->declArray(c+18131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_bytes_left_o", false,-1, 159,0);
        tracep->declArray(c+18894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_startaddr_i", false,-1, 151,0);
        tracep->declArray(c+18899,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_size_i", false,-1, 159,0);
        tracep->declBus(c+18904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_continuous_i", false,-1, 7,0);
        tracep->declBus(c+18905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_en_i", false,-1, 7,0);
        tracep->declBus(c+25,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_stream_i", false,-1, 15,0);
        tracep->declBus(c+26,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_stream_id_i", false,-1, 7,0);
        tracep->declBus(c+18906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_lin_cfg_clr_i", false,-1, 7,0);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_addr_i", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_datasize_i", false,-1, 1,0);
        tracep->declBus(c+24394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_destination_i", false,-1, 1,0);
        tracep->declBus(c+24395,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_stream_i", false,-1, 1,0);
        tracep->declBus(c+24396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_stream_id_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_sot_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_eot_i", false,-1, 0,0);
        tracep->declBus(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_valid_i", false,-1, 0,0);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_data_i", false,-1, 31,0);
        tracep->declBus(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore rx_ext_ready_o", false,-1, 0,0);
        tracep->declBus(c+19013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_req_i", false,-1, 8,0);
        tracep->declBus(c+511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_gnt_o", false,-1, 8,0);
        tracep->declBus(c+20690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_valid_o", false,-1, 8,0);
        tracep->declArray(c+20681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_data_o", false,-1, 287,0);
        tracep->declBus(c+19014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_ready_i", false,-1, 8,0);
        tracep->declBus(c+23894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_datasize_i", false,-1, 17,0);
        tracep->declBus(c+24,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_destination_i", false,-1, 17,0);
        tracep->declBus(c+18110,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_events_o", false,-1, 8,0);
        tracep->declBus(c+22705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_en_o", false,-1, 8,0);
        tracep->declBus(c+18111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_pending_o", false,-1, 8,0);
        tracep->declArray(c+18112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_curr_addr_o", false,-1, 170,0);
        tracep->declArray(c+18118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_bytes_left_o", false,-1, 179,0);
        tracep->declArray(c+18998,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_cfg_startaddr_i", false,-1, 170,0);
        tracep->declArray(c+19004,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_cfg_size_i", false,-1, 179,0);
        tracep->declBus(c+19010,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_cfg_continuous_i", false,-1, 8,0);
        tracep->declBus(c+19011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_cfg_en_i", false,-1, 8,0);
        tracep->declBus(c+19012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_lin_cfg_clr_i", false,-1, 8,0);
        tracep->declBus(c+19469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_req_i", false,-1, 1,0);
        tracep->declBus(c+19470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_datasize_i", false,-1, 3,0);
        tracep->declBus(c+28,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_destination_i", false,-1, 3,0);
        tracep->declQuad(c+19471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_addr_i", false,-1, 37,0);
        tracep->declBus(c+512,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_gnt_o", false,-1, 1,0);
        tracep->declBus(c+20691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_valid_o", false,-1, 1,0);
        tracep->declQuad(c+20692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_data_o", false,-1, 63,0);
        tracep->declBus(c+19473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore tx_ext_ready_i", false,-1, 1,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_REAL_TX_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore N_REAL_PERIPHS", false,-1, 31,0);
        tracep->declBus(c+23913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_req", false,-1, 0,0);
        tracep->declBus(c+18136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_addr", false,-1, 18,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_datasize", false,-1, 1,0);
        tracep->declBus(c+532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_gnt", false,-1, 0,0);
        tracep->declBus(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_valid", false,-1, 0,0);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_data", false,-1, 31,0);
        tracep->declBus(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ch_ready", false,-1, 0,0);
        tracep->declBus(c+24398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_cfg_en", false,-1, 0,0);
        tracep->declBus(c+24399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_cfg_addr", false,-1, 18,0);
        tracep->declBus(c+24400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_cfg_buffsize", false,-1, 19,0);
        tracep->declBus(c+24401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_cfg_datasize", false,-1, 1,0);
        tracep->declBus(c+533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_req", false,-1, 2,0);
        tracep->declBus(c+19476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_datasize", false,-1, 5,0);
        tracep->declBus(c+31,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_dest", false,-1, 5,0);
        tracep->declQuad(c+23914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_addr", false,-1, 56,0);
        tracep->declBus(c+534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_gnt", false,-1, 2,0);
        tracep->declBus(c+18140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_valid", false,-1, 2,0);
        tracep->declArray(c+18141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_data", false,-1, 95,0);
        tracep->declBus(c+23916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_ready", false,-1, 2,0);
        tracep->declBus(c+24402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_tx_ext_events", false,-1, 2,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_data_to", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_addr", false,-1, 4,0);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_rwn", false,-1);
        tracep->declArray(c+535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_data_from", false,-1, 319,0);
        tracep->declBus(c+545,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_valid", false,-1, 9,0);
        tracep->declBus(c+32,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_ready", false,-1, 9,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_ready_from_cgunit", false,-1);
        tracep->declBus(c+546,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_periph_data_from_cgunit", false,-1, 31,0);
        tracep->declBus(c+13908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_cg_value", false,-1, 8,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_clk_core", false,-1);
        tracep->declBit(c+13909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore s_clk_core_en", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels L2_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels N_LIN_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels N_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels rstn_i", false,-1);
        tracep->declBit(c+23893,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels l2_req_o", false,-1);
        tracep->declBit(c+498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels l2_gnt_i", false,-1);
        tracep->declBus(c+18105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels l2_addr_o", false,-1, 31,0);
        tracep->declBus(c+500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels l2_rdata_i", false,-1, 31,0);
        tracep->declBit(c+499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels l2_rvalid_i", false,-1);
        tracep->declBus(c+533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_req_i", false,-1, 2,0);
        tracep->declQuad(c+23914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_addr_i", false,-1, 56,0);
        tracep->declBus(c+19476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_datasize_i", false,-1, 5,0);
        tracep->declBus(c+31,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_destination_i", false,-1, 5,0);
        tracep->declBus(c+534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_gnt_o", false,-1, 2,0);
        tracep->declBus(c+18140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_valid_o", false,-1, 2,0);
        tracep->declArray(c+18141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_data_o", false,-1, 95,0);
        tracep->declBus(c+23916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ext_ready_i", false,-1, 2,0);
        tracep->declBus(c+23894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_datasize_i", false,-1, 17,0);
        tracep->declBus(c+24,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_destination_i", false,-1, 17,0);
        tracep->declBus(c+19013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_req_i", false,-1, 8,0);
        tracep->declBus(c+511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_gnt_o", false,-1, 8,0);
        tracep->declBus(c+20690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_valid_o", false,-1, 8,0);
        tracep->declArray(c+20681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_data_o", false,-1, 287,0);
        tracep->declBus(c+19014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_ready_i", false,-1, 8,0);
        tracep->declBus(c+18110,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_events_o", false,-1, 8,0);
        tracep->declBus(c+22705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_en_o", false,-1, 8,0);
        tracep->declBus(c+18111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_pending_o", false,-1, 8,0);
        tracep->declArray(c+18112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_curr_addr_o", false,-1, 170,0);
        tracep->declArray(c+18118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_bytes_left_o", false,-1, 179,0);
        tracep->declArray(c+18998,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_cfg_startaddr_i", false,-1, 170,0);
        tracep->declArray(c+19004,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_cfg_size_i", false,-1, 179,0);
        tracep->declBus(c+19010,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_cfg_continuous_i", false,-1, 8,0);
        tracep->declBus(c+19011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_cfg_en_i", false,-1, 8,0);
        tracep->declBus(c+19012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels lin_cfg_clr_i", false,-1, 8,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels DATASIZE_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels DEST_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels N_CHANNELS_TX", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ALIGN_BITS", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels LOG_N_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels INTFIFO_SIZE", false,-1, 31,0);
        tracep->declBus(c+24405,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels i", false,-1, 31,0);
        tracep->declBus(c+548,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_grant", false,-1, 11,0);
        tracep->declBus(c+18144,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_grant", false,-1, 11,0);
        tracep->declBus(c+23917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_req", false,-1, 11,0);
        tracep->declBus(c+549,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_gnt", false,-1, 11,0);
        tracep->declBus(c+18145,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_grant_log", false,-1, 3,0);
        tracep->declBus(c+23918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_ch_ready", false,-1, 11,0);
        tracep->declBus(c+22705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_ch_en", false,-1, 8,0);
        tracep->declBus(c+18146,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_resp", false,-1, 3,0);
        tracep->declBus(c+18147,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_resp_dly", false,-1, 3,0);
        tracep->declBit(c+18148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_valid", false,-1);
        tracep->declBit(c+550,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_anygrant", false,-1);
        tracep->declBit(c+18149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_anygrant", false,-1);
        tracep->declBit(c+18149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_send_req", false,-1);
        tracep->declBus(c+18150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_addr", false,-1, 18,0);
        tracep->declArray(c+18151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_curr_addr", false,-1, 227,0);
        tracep->declBus(c+18159,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_in_addr", false,-1, 18,0);
        tracep->declBus(c+24406,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_size", false,-1, 1,0);
        tracep->declBus(c+551,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_data", false,-1, 31,0);
        tracep->declBus(c+18160,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_size", false,-1, 1,0);
        tracep->declBus(c+18161,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_data", false,-1, 31,0);
        tracep->declBus(c+18162,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_addr", false,-1, 1,0);
        tracep->declBus(c+552,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_in_size", false,-1, 1,0);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_in_size", false,-1, 1,0);
        tracep->declBus(c+553,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_in_dest", false,-1, 1,0);
        tracep->declBus(c+18164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_in_dest", false,-1, 1,0);
        tracep->declBus(c+18165,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifoin", false,-1, 26,0);
        tracep->declBus(c+18166,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifoout", false,-1, 26,0);
        tracep->declBus(c+18167,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifo_addr_lsb", false,-1, 1,0);
        tracep->declBus(c+18168,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifo_l2_addr", false,-1, 18,0);
        tracep->declBus(c+18169,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifo_l2_dest", false,-1, 1,0);
        tracep->declBus(c+18170,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifo_trans_size", false,-1, 1,0);
        tracep->declBus(c+18171,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_fifo_resp", false,-1, 3,0);
        tracep->declBus(c+18172,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_l2_addr_na", false,-1, 16,0);
        tracep->declBit(c+18173,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_l2_req", false,-1);
        tracep->declBit(c+554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_l2_gnt", false,-1);
        tracep->declBit(c+23919,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_stall", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_sample_indata", false,-1);
        tracep->declBit(c+18175,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_is_na", false,-1);
        tracep->declBit(c+18176,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_is_na", false,-1);
        tracep->declBit(c+18177,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_detect_na", false,-1);
        tracep->declBit(c+18178,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels r_tx_state", false,-1);
        tracep->declBit(c+555,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels s_tx_state_next", false,-1);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels inside_mux unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels inside_mux unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+24408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels gen_size unnamedblk4 i", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels gen_size unnamedblk5 i", false,-1, 31,0);
        tracep->declBus(c+24408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels demux_data unnamedblk6 i", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels demux_data unnamedblk7 i", false,-1, 31,0);
        tracep->declBus(c+18179,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels ff_data unnamedblk8 i", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter N", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter S", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter rstn_i", false,-1);
        tracep->declBus(c+23917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter req_i", false,-1, 11,0);
        tracep->declBus(c+548,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter grant_o", false,-1, 11,0);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter grant_ack_i", false,-1);
        tracep->declBit(c+550,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter anyGrant_o", false,-1);
        tracep->declBus(c+18180,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter r_priority", false,-1, 11,0);
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+556+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter g", true,(i+0), 11,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+561+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter p", true,(i+0), 11,0);}}
        tracep->declBit(c+550,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter anyGnt", false,-1);
        tracep->declBus(c+548,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter gnt", false,-1, 11,0);
        tracep->declBus(c+24410,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter i", false,-1, 31,0);
        tracep->declBus(c+24411,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_arbiter j", false,-1, 31,0);
        tracep->declBus(c+24404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo clr_i", false,-1);
        tracep->declBus(c+18181,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo elements_o", false,-1, 2,0);
        tracep->declBus(c+18166,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo data_o", false,-1, 26,0);
        tracep->declBit(c+18173,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo valid_o", false,-1);
        tracep->declBit(c+554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo ready_i", false,-1);
        tracep->declBit(c+18149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo valid_i", false,-1);
        tracep->declBus(c+18165,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo data_i", false,-1, 26,0);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo ready_o", false,-1);
        tracep->declBus(c+18182,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+18183,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+18181,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+18184+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo buffer", true,(i+0), 26,0);}}
        tracep->declBit(c+18188,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo full", false,-1);
        tracep->declBus(c+18189,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels u_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19015,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19016,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19017,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19018,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19019,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18190,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18191,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18192,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18193,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18194,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18195,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18196,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18197,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18198,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18199,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18190,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18191,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18198,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18199,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18195,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18196,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18200,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18197,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18192,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[0] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19020,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19021,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19022,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19023,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19024,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18205,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18206,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18207,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18208,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18209,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18210,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18211,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18211,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18208,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18209,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18210,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18214,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18205,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[1] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19025,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19026,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19027,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19028,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19029,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18218,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18222,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18223,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18224,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18225,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18224,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18225,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18222,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18223,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18218,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22732,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18228,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24414,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[2] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19030,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19031,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19032,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19033,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19034,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18229,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18230,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18231,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18232,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18233,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18234,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18235,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18237,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18238,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18229,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18230,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18237,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18238,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18234,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18235,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18240,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18231,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18241,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24415,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[3] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19038,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19039,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18245,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18246,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18247,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18248,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18249,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18250,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18251,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18250,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18251,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18247,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18248,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18252,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18249,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24416,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[4] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19040,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19041,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19043,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19044,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18264,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18264,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18266,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18267,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24417,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[5] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19045,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19046,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19047,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19048,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19049,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18269,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18271,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18272,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18273,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18274,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18275,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18276,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18277,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18269,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18276,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18277,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18273,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18274,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18278,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18275,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18279,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18280,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24418,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[6] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18281,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18282,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18283,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18284,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18285,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18286,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18287,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18288,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18289,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18290,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18281,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18282,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18289,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18290,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18286,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18287,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18291,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22770,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22771,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22774,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22775,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18288,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18292,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18283,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18293,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24419,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[7] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+19055,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+19056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+19057,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+19058,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+19059,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18295,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18296,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18297,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18298,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18299,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+22778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18300,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18301,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18303,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18295,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18303,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18299,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18300,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18304,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+22779,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+22780,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+22781,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+22782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+22778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+22783,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+22784,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18301,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+22785,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18305,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18296,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+22786,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24420,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_tx_channels genblk1[8] u_tx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels L2_DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels DEST_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels N_STREAMS", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels N_LIN_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels N_EXT_CHANNELS", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels rstn_i", false,-1);
        tracep->declBit(c+18106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels l2_req_o", false,-1);
        tracep->declBit(c+501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels l2_gnt_i", false,-1);
        tracep->declBus(c+18109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels l2_be_o", false,-1, 3,0);
        tracep->declBus(c+18107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels l2_addr_o", false,-1, 31,0);
        tracep->declBus(c+18108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels l2_wdata_o", false,-1, 31,0);
        tracep->declBus(c+513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_data_o", false,-1, 31,0);
        tracep->declBus(c+514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_datasize_o", false,-1, 1,0);
        tracep->declBus(c+515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_valid_o", false,-1, 0,0);
        tracep->declBus(c+23905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_sot_o", false,-1, 0,0);
        tracep->declBus(c+23906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_eot_o", false,-1, 0,0);
        tracep->declBus(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels stream_ready_i", false,-1, 0,0);
        tracep->declBus(c+23913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_req_o", false,-1, 0,0);
        tracep->declBus(c+18136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_datasize_o", false,-1, 1,0);
        tracep->declBus(c+532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_gnt_i", false,-1, 0,0);
        tracep->declBus(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_valid_i", false,-1, 0,0);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_data_i", false,-1, 31,0);
        tracep->declBus(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels tx_ch_ready_o", false,-1, 0,0);
        tracep->declBus(c+23903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_valid_i", false,-1, 7,0);
        tracep->declArray(c+23895,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_data_i", false,-1, 255,0);
        tracep->declBus(c+23904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_datasize_i", false,-1, 15,0);
        tracep->declBus(c+27,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_destination_i", false,-1, 15,0);
        tracep->declBus(c+23613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_ready_o", false,-1, 7,0);
        tracep->declBus(c+18124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_events_o", false,-1, 7,0);
        tracep->declBus(c+20727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_en_o", false,-1, 7,0);
        tracep->declBus(c+18125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_pending_o", false,-1, 7,0);
        tracep->declArray(c+18126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_curr_addr_o", false,-1, 151,0);
        tracep->declArray(c+18131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_bytes_left_o", false,-1, 159,0);
        tracep->declArray(c+18894,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_startaddr_i", false,-1, 151,0);
        tracep->declArray(c+18899,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_size_i", false,-1, 159,0);
        tracep->declBus(c+18904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_continuous_i", false,-1, 7,0);
        tracep->declBus(c+18905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_en_i", false,-1, 7,0);
        tracep->declBus(c+25,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_stream_i", false,-1, 15,0);
        tracep->declBus(c+26,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_stream_id_i", false,-1, 7,0);
        tracep->declBus(c+18906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels lin_ch_cfg_clr_i", false,-1, 7,0);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_addr_i", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_datasize_i", false,-1, 1,0);
        tracep->declBus(c+24421,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_destination_i", false,-1, 1,0);
        tracep->declBus(c+24422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_stream_i", false,-1, 1,0);
        tracep->declBus(c+24423,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_stream_id_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_sot_i", false,-1, 0,0);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_eot_i", false,-1, 0,0);
        tracep->declBus(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_valid_i", false,-1, 0,0);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_data_i", false,-1, 31,0);
        tracep->declBus(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ext_ch_ready_o", false,-1, 0,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ALIGN_BITS", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels N_CHANNELS_RX", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels LOG_N_CHANNELS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels DATASIZE_BITS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels SOT_EOT_BITS", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels CURR_BYTES_BITS", false,-1, 31,0);
        tracep->declBus(c+24424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels INTFIFO_L2_SIZE", false,-1, 31,0);
        tracep->declBus(c+24425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels INTFIFO_FILTER_SIZE", false,-1, 31,0);
        tracep->declBus(c+24426,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels i", false,-1, 31,0);
        tracep->declArray(c+18126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_curr_addr", false,-1, 151,0);
        tracep->declBus(c+18307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_curr_bytes", false,-1, 15,0);
        tracep->declBus(c+18308,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_id_cfg", false,-1, 7,0);
        tracep->declBus(c+23615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_grant", false,-1, 8,0);
        tracep->declBus(c+18309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_grant", false,-1, 8,0);
        tracep->declBus(c+23920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_req", false,-1, 8,0);
        tracep->declBus(c+18310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_grant_log", false,-1, 3,0);
        tracep->declBus(c+20727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_ch_en", false,-1, 7,0);
        tracep->declBit(c+23616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_anygrant", false,-1);
        tracep->declBit(c+18311,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_anygrant", false,-1);
        tracep->declBus(c+23921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_data", false,-1, 31,0);
        tracep->declBus(c+18312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_data", false,-1, 31,0);
        tracep->declBus(c+23617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_dest", false,-1, 1,0);
        tracep->declBus(c+18313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_dest", false,-1, 1,0);
        tracep->declBus(c+18314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_addr", false,-1, 18,0);
        tracep->declBus(c+18315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_bytes", false,-1, 1,0);
        tracep->declBus(c+18316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_default_bytes", false,-1, 1,0);
        tracep->declBus(c+18317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_ext_addr", false,-1, 18,0);
        tracep->declBus(c+18318,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_ext_stream", false,-1, 1,0);
        tracep->declBus(c+18319,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_ext_stream_id", false,-1, 0,0);
        tracep->declBit(c+18320,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_ext_sot", false,-1);
        tracep->declBit(c+18321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_ext_eot", false,-1);
        tracep->declBus(c+23618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_size", false,-1, 1,0);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_size", false,-1, 1,0);
        tracep->declBus(c+18323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_transf_size", false,-1, 1,0);
        tracep->declBus(c+18324,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_data", false,-1, 31,0);
        tracep->declBus(c+18325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_dest", false,-1, 1,0);
        tracep->declBus(c+18109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_be", false,-1, 3,0);
        tracep->declBus(c+18326,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_addr", false,-1, 18,0);
        tracep->declBus(c+18327,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_addr_na", false,-1, 16,0);
        tracep->declBus(c+18328,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_stream_id", false,-1, 0,0);
        tracep->declBus(c+18329,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_bytes", false,-1, 1,0);
        tracep->declQuad(c+18330,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_fifoin", false,-1, 58,0);
        tracep->declQuad(c+18332,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_fifoout", false,-1, 58,0);
        tracep->declQuad(c+18334,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_fifoin_stream", false,-1, 37,0);
        tracep->declQuad(c+20694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_fifoout_stream", false,-1, 37,0);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_sample_indata", false,-1);
        tracep->declBit(c+18337,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_sample_indata_l2", false,-1);
        tracep->declBit(c+18338,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_sample_indata_stream", false,-1);
        tracep->declBus(c+18339,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_cfg", false,-1, 15,0);
        tracep->declBit(c+18340,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_is_stream", false,-1);
        tracep->declBit(c+18341,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_use_buff", false,-1);
        tracep->declBus(c+18342,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_id", false,-1, 0,0);
        tracep->declBus(c+24427,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_ready", false,-1, 0,0);
        tracep->declBus(c+20696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_data", false,-1, 31,0);
        tracep->declBus(c+20697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_dest", false,-1, 0,0);
        tracep->declBus(c+20698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_size", false,-1, 1,0);
        tracep->declBit(c+20699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_sot", false,-1);
        tracep->declBit(c+20700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_eot", false,-1);
        tracep->declBit(c+20701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_ready_demux", false,-1);
        tracep->declBit(c+18343,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_storel2", false,-1);
        tracep->declBus(c+18124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_ch_events", false,-1, 7,0);
        tracep->declBus(c+18344,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_ch_sot", false,-1, 7,0);
        tracep->declBit(c+18345,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_eot", false,-1);
        tracep->declBit(c+18346,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_sot", false,-1);
        tracep->declBit(c+18347,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_push_l2", false,-1);
        tracep->declBit(c+18348,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_push_filter", false,-1);
        tracep->declBit(c+18106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_req", false,-1);
        tracep->declBit(c+565,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_gnt", false,-1);
        tracep->declBit(c+18349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_is_na", false,-1);
        tracep->declBit(c+18350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_detect_na", false,-1);
        tracep->declBit(c+18351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_is_stream", false,-1);
        tracep->declBit(c+18352,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_direct", false,-1);
        tracep->declBit(c+18353,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_target_l2", false,-1);
        tracep->declBit(c+18352,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_target_stream", false,-1);
        tracep->declBit(c+18354,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_l2_req_stream", false,-1);
        tracep->declBit(c+18355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_stream_valid", false,-1);
        tracep->declBit(c+18356,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels r_rx_state", false,-1);
        tracep->declBit(c+566,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels s_rx_state_next", false,-1);
        tracep->declBus(c+24408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels inside_mux unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels inside_mux unnamedblk3 i", false,-1, 31,0);
        tracep->declBus(c+24428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels input_mux unnamedblk4 i", false,-1, 31,0);
        tracep->declBus(c+24403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels input_mux unnamedblk5 i", false,-1, 31,0);
        tracep->declBus(c+18357,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels ff_data unnamedblk6 i", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter N", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter S", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter rstn_i", false,-1);
        tracep->declBus(c+23920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter req_i", false,-1, 8,0);
        tracep->declBus(c+23615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter grant_o", false,-1, 8,0);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter grant_ack_i", false,-1);
        tracep->declBit(c+23616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter anyGrant_o", false,-1);
        tracep->declBus(c+18358,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter r_priority", false,-1, 8,0);
        {int i; for (i=0; i<5; i++) {
                tracep->declBus(c+23619+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter g", true,(i+0), 8,0);}}
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+23624+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter p", true,(i+0), 8,0);}}
        tracep->declBit(c+23616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter anyGnt", false,-1);
        tracep->declBus(c+23615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter gnt", false,-1, 8,0);
        tracep->declBus(c+24410,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter i", false,-1, 31,0);
        tracep->declBus(c+24429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_arbiter j", false,-1, 31,0);
        tracep->declBus(c+24424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo clr_i", false,-1);
        tracep->declBus(c+18359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo elements_o", false,-1, 2,0);
        tracep->declQuad(c+18332,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo data_o", false,-1, 58,0);
        tracep->declBit(c+18106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo valid_o", false,-1);
        tracep->declBit(c+565,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo ready_i", false,-1);
        tracep->declBit(c+18347,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo valid_i", false,-1);
        tracep->declQuad(c+18330,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo data_i", false,-1, 58,0);
        tracep->declBit(c+18337,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo ready_o", false,-1);
        tracep->declBus(c+18360,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+18361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+18359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+18362+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo buffer", true,(i+0), 58,0);}}
        tracep->declBit(c+18370,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo full", false,-1);
        tracep->declBus(c+18371,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo clr_i", false,-1);
        tracep->declBus(c+18372,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo elements_o", false,-1, 2,0);
        tracep->declQuad(c+20694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo data_o", false,-1, 37,0);
        tracep->declBit(c+18355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo valid_o", false,-1);
        tracep->declBit(c+20701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo ready_i", false,-1);
        tracep->declBit(c+18348,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo valid_i", false,-1);
        tracep->declQuad(c+18334,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo data_i", false,-1, 37,0);
        tracep->declBit(c+18338,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo ready_o", false,-1);
        tracep->declBus(c+18373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+18374,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+18372,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+18375+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo buffer", true,(i+0), 37,0);}}
        tracep->declBit(c+18383,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo full", false,-1);
        tracep->declBus(c+18384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels u_filter_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+33,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+34,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18395,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20732,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[0] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+35,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+36,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18405,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18406,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18406,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18405,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18410,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24431,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[1] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18919,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+37,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+38,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18411,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18414,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18415,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18416,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18417,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18418,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18419,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18420,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18411,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18419,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18420,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18416,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18417,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18421,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18418,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18423,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24432,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[2] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18925,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+39,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+40,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18426,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18427,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18431,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18432,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18433,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18432,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18433,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18434,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18431,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18426,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24433,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[3] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+41,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+42,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18437,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18438,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18441,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18442,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18443,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18444,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18437,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18438,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18442,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18443,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20770,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18444,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20771,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24434,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[4] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+43,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+44,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18452,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18453,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18454,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18455,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18456,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18457,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18455,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18456,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18460,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20774,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20775,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20779,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18457,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20780,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18461,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18452,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20781,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[5] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18937,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18938,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+45,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+46,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18941,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20783,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20784,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20785,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20786,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20787,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20788,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20790,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[6] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl rstn_i", false,-1);
        tracep->declBus(c+18942,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_startaddr_i", false,-1, 18,0);
        tracep->declBus(c+18943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_size_i", false,-1, 19,0);
        tracep->declBit(c+18944,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_continuous_i", false,-1);
        tracep->declBit(c+18945,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_en_i", false,-1);
        tracep->declBus(c+47,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_stream_i", false,-1, 1,0);
        tracep->declBus(c+48,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_stream_id_i", false,-1, 0,0);
        tracep->declBit(c+18946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl cfg_clr_i", false,-1);
        tracep->declBit(c+18336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_not_stall_i", false,-1);
        tracep->declBus(c+18322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_datasize_i", false,-1, 1,0);
        tracep->declBus(c+18476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_curr_addr_o", false,-1, 18,0);
        tracep->declBus(c+18477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_bytes_left_o", false,-1, 19,0);
        tracep->declBit(c+18478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_pending_o", false,-1);
        tracep->declBus(c+18479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_curr_bytes_o", false,-1, 1,0);
        tracep->declBit(c+18480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_grant_i", false,-1);
        tracep->declBit(c+18481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_en_o", false,-1);
        tracep->declBit(c+20791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_en_prev_o", false,-1);
        tracep->declBit(c+18482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_events_o", false,-1);
        tracep->declBit(c+18483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_ch_sot_o", false,-1);
        tracep->declBus(c+18484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_stream_o", false,-1, 1,0);
        tracep->declBus(c+18485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl int_stream_id_o", false,-1, 0,0);
        tracep->declBus(c+18476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_addresses", false,-1, 18,0);
        tracep->declBus(c+18477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_counters", false,-1, 19,0);
        tracep->declBus(c+18484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_stream", false,-1, 1,0);
        tracep->declBus(c+18485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_stream_id", false,-1, 0,0);
        tracep->declBit(c+18481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_en", false,-1);
        tracep->declBit(c+18482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_event", false,-1);
        tracep->declBit(c+18486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_ch_en", false,-1);
        tracep->declBus(c+20792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_addresses", false,-1, 18,0);
        tracep->declBus(c+20793,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_counters", false,-1, 19,0);
        tracep->declBus(c+20794,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_stream", false,-1, 1,0);
        tracep->declBus(c+20795,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_stream_id", false,-1, 0,0);
        tracep->declBit(c+20791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_en", false,-1);
        tracep->declBit(c+20796,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_event", false,-1);
        tracep->declBit(c+20797,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_ch_en", false,-1);
        tracep->declBit(c+18483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_sot", false,-1);
        tracep->declBit(c+20798,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_sot", false,-1);
        tracep->declBit(c+18487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_compare", false,-1);
        tracep->declBit(c+18478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl r_pending_en", false,-1);
        tracep->declBit(c+20799,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_pending_en", false,-1);
        tracep->declBus(c+18488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+24437,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk1[7] u_rx_ch_ctrl s_continuous", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit STREAM_ID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit INST_ID", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit cmd_clr_i", false,-1);
        tracep->declBit(c+23913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_req_o", false,-1);
        tracep->declBus(c+18136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_datasize_o", false,-1, 1,0);
        tracep->declBit(c+532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_gnt_i", false,-1);
        tracep->declBit(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_valid_i", false,-1);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_data_i", false,-1, 31,0);
        tracep->declBit(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit tx_ch_ready_o", false,-1);
        tracep->declBus(c+20697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_dest_i", false,-1, 0,0);
        tracep->declBus(c+20696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_data_i", false,-1, 31,0);
        tracep->declBus(c+20698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_datasize_i", false,-1, 1,0);
        tracep->declBit(c+18355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_valid_i", false,-1);
        tracep->declBit(c+20699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_sot_i", false,-1);
        tracep->declBit(c+20700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_eot_i", false,-1);
        tracep->declBit(c+24427,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit in_stream_ready_o", false,-1);
        tracep->declBus(c+513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_data_o", false,-1, 31,0);
        tracep->declBus(c+514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_datasize_o", false,-1, 1,0);
        tracep->declBit(c+515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_valid_o", false,-1);
        tracep->declBit(c+23905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_sot_o", false,-1);
        tracep->declBit(c+23906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_eot_o", false,-1);
        tracep->declBit(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit out_stream_ready_i", false,-1);
        tracep->declBus(c+18326,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit spoof_addr_i", false,-1, 18,0);
        tracep->declBus(c+18328,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit spoof_dest_i", false,-1, 0,0);
        tracep->declBus(c+18323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit spoof_datasize_i", false,-1, 1,0);
        tracep->declBit(c+18354,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit spoof_req_i", false,-1);
        tracep->declBit(c+565,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit spoof_gnt_i", false,-1);
        tracep->declBit(c+18489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_spoof_match", false,-1);
        tracep->declBit(c+20702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_input_match", false,-1);
        tracep->declBit(c+18490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_ptr_match", false,-1);
        tracep->declBit(c+18491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_rd_ptr_jmp_match", false,-1);
        tracep->declBit(c+23922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_trans_stream", false,-1);
        tracep->declBit(c+23923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_trans_wr", false,-1);
        tracep->declBit(c+567,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_trans_rd", false,-1);
        tracep->declBit(c+568,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_stream_sel", false,-1);
        tracep->declBus(c+18492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_wr_ptr", false,-1, 18,0);
        tracep->declBus(c+18136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_rd_ptr", false,-1, 18,0);
        tracep->declBus(c+18493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_jump_dst", false,-1, 18,0);
        tracep->declBus(c+18494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_jump_src", false,-1, 18,0);
        tracep->declBus(c+569,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_datasize_toadd", false,-1, 18,0);
        tracep->declBus(c+24438,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_datasize", false,-1, 1,0);
        tracep->declBit(c+18495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_out_req", false,-1);
        tracep->declBit(c+570,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_out_gnt", false,-1);
        tracep->declBit(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_out_valid", false,-1);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_out_data", false,-1, 31,0);
        tracep->declBit(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_out_ready", false,-1);
        tracep->declBus(c+18496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_in_data", false,-1, 31,0);
        tracep->declBit(c+18497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_in_valid", false,-1);
        tracep->declBit(c+571,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_fifo_in_ready", false,-1);
        tracep->declBit(c+572,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_req", false,-1);
        tracep->declBit(c+23924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_rd_ptr_next", false,-1);
        tracep->declBit(c+18498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_do_jump", false,-1);
        tracep->declBit(c+573,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_sample_rd", false,-1);
        tracep->declBit(c+574,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_sample_wr", false,-1);
        tracep->declBit(c+575,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_sample_wr_start", false,-1);
        tracep->declBit(c+18499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_err", false,-1);
        tracep->declBit(c+576,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_stream_buf_en", false,-1);
        tracep->declBit(c+577,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_int_datasize", false,-1);
        tracep->declBit(c+23925,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_wr_ptr_guess", false,-1);
        tracep->declBit(c+578,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_is_jump", false,-1);
        tracep->declBus(c+579,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit s_state", false,-1, 1,0);
        tracep->declBus(c+18500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit r_state", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo clr_i", false,-1);
        tracep->declBit(c+18495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo req_o", false,-1);
        tracep->declBit(c+570,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo gnt_i", false,-1);
        tracep->declBus(c+18496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+18497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo valid_o", false,-1);
        tracep->declBit(c+571,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo ready_i", false,-1);
        tracep->declBit(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo valid_i", false,-1);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo ready_o", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+18501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo s_elements", false,-1, 2,0);
        tracep->declBus(c+18502,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo s_free_ele", false,-1, 2,0);
        tracep->declBus(c+18503,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo r_inflight", false,-1, 2,0);
        tracep->declBit(c+18504,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+18501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo elements_o", false,-1, 2,0);
        tracep->declBus(c+18496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+18497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+571,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+18137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+18138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+18139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+18505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+18506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+18501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+18507+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+18511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo full", false,-1);
        tracep->declBus(c+18512,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_rx_channels genblk2[0] i_stream_unit i_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if N_PERIPHS", false,-1, 31,0);
        tracep->declBus(c+504,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PADDR", false,-1, 11,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PWDATA", false,-1, 31,0);
        tracep->declBit(c+506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PWRITE", false,-1);
        tracep->declBit(c+507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PSEL", false,-1);
        tracep->declBit(c+508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PENABLE", false,-1);
        tracep->declBus(c+509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PRDATA", false,-1, 31,0);
        tracep->declBit(c+510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if PSLVERR", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_data_o", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_addr_o", false,-1, 4,0);
        tracep->declArray(c+535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_data_i", false,-1, 319,0);
        tracep->declBus(c+32,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_ready_i", false,-1, 9,0);
        tracep->declBus(c+545,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_valid_o", false,-1, 9,0);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if periph_rwn_o", false,-1);
        tracep->declBus(c+580,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if s_periph_sel", false,-1, 4,0);
        tracep->declBit(c+581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if s_periph_valid", false,-1);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if proc_PRDATA unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+24439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_apb_if proc_periph_valid unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl N_PERIPHS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_rwn_i", false,-1);
        tracep->declBus(c+546,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cfg_ready_o", false,-1);
        tracep->declBus(c+13907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl rst_value_o", false,-1, 8,0);
        tracep->declBus(c+13908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cg_value_o", false,-1, 8,0);
        tracep->declBit(c+13909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl cg_core_o", false,-1);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl event_valid_i", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl event_data_i", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl event_ready_o", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl event_o", false,-1, 3,0);
        tracep->declBus(c+13908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl r_cg", false,-1, 8,0);
        tracep->declBus(c+13907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl r_rst", false,-1, 8,0);
        tracep->declBus(c+13910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl r_cmp_evt", false,-1, 31,0);
        tracep->declBus(c+583,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+584,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+24440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_sample_commit", false,-1);
        tracep->declBit(c+24441,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_set_pending", false,-1);
        tracep->declBit(c+24442,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_clr_pending", false,-1);
        tracep->declBit(c+24443,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl r_pending", false,-1);
        tracep->declBus(c+24444,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl r_state", false,-1, 1,0);
        tracep->declBus(c+24445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl s_state", false,-1, 1,0);
        tracep->declBus(c+24446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore u_udma_ctrl proc_event_o unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma clk_i", false,-1);
        tracep->declBit(c+13909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma test_en_i", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+585,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore i_clk_gate_sys_udma i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+587,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+587,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[0] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+591,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[1] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13919,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+592,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+594,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[2] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+595,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+596,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+596,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+597,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[3] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13925,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+598,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+599,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+599,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+600,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[4] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+601,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+602,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+602,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+603,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[5] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+604,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+605,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+605,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+606,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[6] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+607,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+608,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+608,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+609,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[7] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per STAGES", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per rstn_i", false,-1);
        tracep->declBit(c+13935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per en_async_i", false,-1);
        tracep->declBit(c+13936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per en_ack_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per test_en_i", false,-1);
        tracep->declBit(c+23934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per clk_o", false,-1);
        tracep->declBus(c+13937,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per r_reg", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate clk_i", false,-1);
        tracep->declBit(c+13936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+23934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+23934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+610,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_per i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys clk_i", false,-1);
        tracep->declBit(c+13935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys test_en_i", false,-1);
        tracep->declBit(c+611,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys clk_o", false,-1);
        tracep->declBit(c+547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+611,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+612,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_udmacore genblk1[8] i_clk_gate_sys i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart sys_clk_i", false,-1);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart periph_clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart rstn_i", false,-1);
        tracep->declBit(c+616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart uart_rx_i", false,-1);
        tracep->declBit(c+18614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart uart_tx_o", false,-1);
        tracep->declBit(c+23935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart rx_char_event_o", false,-1);
        tracep->declBit(c+23936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart err_event_o", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rwn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_ready_o", false,-1);
        tracep->declBus(c+618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_data_o", false,-1, 31,0);
        tracep->declBus(c+18947,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_size_o", false,-1, 19,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+18949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+18950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_en_o", false,-1);
        tracep->declBit(c+18951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20800,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_en_i", false,-1);
        tracep->declBit(c+18513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+18952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_size_o", false,-1, 19,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+18954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+18955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_en_o", false,-1);
        tracep->declBit(c+18956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22787,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_en_i", false,-1);
        tracep->declBit(c+18516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18518,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+18957,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_req_o", false,-1);
        tracep->declBit(c+619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_gnt_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_i", false,-1, 31,0);
        tracep->declBit(c+20704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_valid_i", false,-1);
        tracep->declBit(c+18958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_tx_ready_o", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+23937,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_rx_o", false,-1, 31,0);
        tracep->declBit(c+19065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_rx_valid_o", false,-1);
        tracep->declBit(c+23628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart data_rx_ready_i", false,-1);
        tracep->declBus(c+20614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_status", false,-1, 1,0);
        tracep->declBit(c+18959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_stop_bits", false,-1);
        tracep->declBit(c+18960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_parity_en", false,-1);
        tracep->declBus(c+18961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_div", false,-1, 15,0);
        tracep->declBus(c+18962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_bits", false,-1, 1,0);
        tracep->declBit(c+18963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_rx_clean_fifo", false,-1);
        tracep->declBit(c+18964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_rx_polling_en", false,-1);
        tracep->declBit(c+18965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_rx_irq_en", false,-1);
        tracep->declBit(c+18966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_err_irq_en", false,-1);
        tracep->declBit(c+18967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_en_rx", false,-1);
        tracep->declBit(c+18968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_en_tx", false,-1);
        tracep->declBit(c+23938,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_rx_ready_mux", false,-1);
        tracep->declBit(c+620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_rx_ready", false,-1);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx_valid", false,-1);
        tracep->declBit(c+18970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx_ready", false,-1);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx", false,-1, 7,0);
        tracep->declBit(c+20615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx_dc_valid", false,-1);
        tracep->declBit(c+18615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx_dc_ready", false,-1);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_tx_dc", false,-1, 7,0);
        tracep->declBit(c+20616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_rx_dc_valid", false,-1);
        tracep->declBit(c+18662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_rx_dc_ready", false,-1);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_data_rx_dc", false,-1, 7,0);
        tracep->declBit(c+18616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_stop_bits", false,-1);
        tracep->declBit(c+18617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_parity_en", false,-1);
        tracep->declBus(c+18618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_div", false,-1, 15,0);
        tracep->declBus(c+18619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_bits", false,-1, 1,0);
        tracep->declBus(c+18620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_en_rx_sync", false,-1, 2,0);
        tracep->declBus(c+18621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_uart_en_tx_sync", false,-1, 2,0);
        tracep->declBit(c+18622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_tx_sample", false,-1);
        tracep->declBit(c+18623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_uart_rx_sample", false,-1);
        tracep->declBus(c+18972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart r_status_sync", false,-1, 3,0);
        tracep->declBit(c+20628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_err_rx_overflow", false,-1);
        tracep->declBit(c+23939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_err_rx_overflow_sync", false,-1);
        tracep->declBit(c+18624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_err_rx_parity", false,-1);
        tracep->declBit(c+23940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_err_rx_parity_sync", false,-1);
        tracep->declBit(c+20629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_rx_char_event", false,-1);
        tracep->declBit(c+23941,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart s_rx_char_event_sync", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+18947,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+18949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+18950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+18951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20800,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+18952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+18954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+18955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+18956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22787,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18518,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+18973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if status_i", false,-1, 1,0);
        tracep->declBit(c+23940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if err_parity_i", false,-1);
        tracep->declBit(c+23939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if err_overflow_i", false,-1);
        tracep->declBus(c+23942,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_data_i", false,-1, 7,0);
        tracep->declBit(c+19065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_valid_i", false,-1);
        tracep->declBit(c+620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_ready_o", false,-1);
        tracep->declBit(c+18959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if stop_bits_o", false,-1);
        tracep->declBit(c+18960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if parity_en_o", false,-1);
        tracep->declBus(c+18961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if divider_o", false,-1, 15,0);
        tracep->declBus(c+18962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if num_bits_o", false,-1, 1,0);
        tracep->declBit(c+18963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_clean_fifo_o", false,-1);
        tracep->declBit(c+18964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_polling_en_o", false,-1);
        tracep->declBit(c+18965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if rx_irq_en_o", false,-1);
        tracep->declBit(c+18966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if err_irq_en_o", false,-1);
        tracep->declBit(c+18967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if en_rx_o", false,-1);
        tracep->declBit(c+18968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if en_tx_o", false,-1);
        tracep->declBus(c+18947,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+18948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBit(c+18949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+18950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+18951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+18952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+18953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+18954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_tx_continuous", false,-1);
        tracep->declBit(c+18955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+18956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_tx_clr", false,-1);
        tracep->declBit(c+18968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_en_tx", false,-1);
        tracep->declBit(c+18967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_en_rx", false,-1);
        tracep->declBus(c+18961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_div", false,-1, 15,0);
        tracep->declBit(c+18959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_stop_bits", false,-1);
        tracep->declBus(c+18962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_bits", false,-1, 1,0);
        tracep->declBit(c+18960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_parity_en", false,-1);
        tracep->declBus(c+621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if s_err_clr", false,-1);
        tracep->declBit(c+620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if s_rx_valid_clr", false,-1);
        tracep->declBit(c+18974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_err_parity", false,-1);
        tracep->declBit(c+18975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_err_overflow", false,-1);
        tracep->declBit(c+18963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_rx_clean_fifo", false,-1);
        tracep->declBit(c+18964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_rx_polling_en", false,-1);
        tracep->declBit(c+18966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_err_irq_en", false,-1);
        tracep->declBit(c+18965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_rx_irq_en", false,-1);
        tracep->declBus(c+18976,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_rx_data", false,-1, 7,0);
        tracep->declBit(c+18977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_reg_if r_uart_rx_data_valid", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo clr_i", false,-1);
        tracep->declBit(c+18957,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo req_o", false,-1);
        tracep->declBit(c+619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo gnt_i", false,-1);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo valid_o", false,-1);
        tracep->declBit(c+18970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo ready_i", false,-1);
        tracep->declBit(c+20704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo valid_i", false,-1);
        tracep->declBus(c+20705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+18958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+18978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+18979,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+18980,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+18981,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo s_stop_req", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+18978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+18970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+18958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+18982,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+18983,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+18978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+18984+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo buffer", true,(i+0), 7,0);}}
        tracep->declBit(c+18986,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo full", false,-1);
        tracep->declBus(c+18987,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx src_clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx src_rstn_i", false,-1);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx src_data_i", false,-1, 7,0);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx src_valid_i", false,-1);
        tracep->declBit(c+18970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx src_ready_o", false,-1);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx dst_clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx dst_rstn_i", false,-1);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+20615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx dst_valid_o", false,-1);
        tracep->declBit(c+18615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx dst_ready_i", false,-1);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx data_async", false,-1, 7,0);
        tracep->declBus(c+18988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx write_token", false,-1, 3,0);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din rstn", false,-1);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din data", false,-1, 7,0);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din valid", false,-1);
        tracep->declBit(c+18970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din ready", false,-1);
        tracep->declBus(c+18988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+18989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din stall", false,-1);
        tracep->declBit(c+18990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_enable", false,-1);
        tracep->declBus(c+18991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+18990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+18991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+18971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+18992,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+18993,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+20619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+18991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+18993,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+49,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+50,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+51,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+52,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+18990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+18988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+18994,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full rstn", false,-1);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+18991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+18969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full valid", false,-1);
        tracep->declBit(c+18989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full", false,-1);
        tracep->declBit(c+19061,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+19062,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19063,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_dn", false,-1);
        tracep->declBit(c+18995,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_up", false,-1);
        tracep->declBit(c+18996,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+18995,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+18997,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout rstn", false,-1);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout data", false,-1, 7,0);
        tracep->declBit(c+20615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout valid", false,-1);
        tracep->declBit(c+18615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout ready", false,-1);
        tracep->declBus(c+18988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+20618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+23943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_enable", false,-1);
        tracep->declBit(c+18625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout stall", false,-1);
        tracep->declBus(c+18626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+18627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+20620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+23943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+18626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+23944,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+18988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+18627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+18628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_tx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx rstn_i", false,-1);
        tracep->declBit(c+18614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx tx_o", false,-1);
        tracep->declBit(c+18629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx busy_o", false,-1);
        tracep->declBit(c+18630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx cfg_en_i", false,-1);
        tracep->declBus(c+18618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx cfg_div_i", false,-1, 15,0);
        tracep->declBit(c+18617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx cfg_parity_en_i", false,-1);
        tracep->declBus(c+18619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx cfg_bits_i", false,-1, 1,0);
        tracep->declBit(c+18616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx cfg_stop_bits_i", false,-1);
        tracep->declBus(c+19060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx tx_data_i", false,-1, 7,0);
        tracep->declBit(c+20615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx tx_valid_i", false,-1);
        tracep->declBit(c+18615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx tx_ready_o", false,-1);
        tracep->declBus(c+18631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx CS", false,-1, 2,0);
        tracep->declBus(c+20621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx NS", false,-1, 2,0);
        tracep->declBus(c+18632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx reg_data", false,-1, 7,0);
        tracep->declBus(c+23945,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx reg_data_next", false,-1, 7,0);
        tracep->declBus(c+18633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx reg_bit_count", false,-1, 2,0);
        tracep->declBus(c+18634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx reg_bit_count_next", false,-1, 2,0);
        tracep->declBus(c+18635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx s_target_bits", false,-1, 2,0);
        tracep->declBit(c+18636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx parity_bit", false,-1);
        tracep->declBit(c+18637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx parity_bit_next", false,-1);
        tracep->declBit(c+20622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx sampleData", false,-1);
        tracep->declBus(c+18638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx baud_cnt", false,-1, 15,0);
        tracep->declBit(c+18639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx baudgen_en", false,-1);
        tracep->declBit(c+18640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_tx bit_done", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx src_clk_i", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx src_rstn_i", false,-1);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx src_data_i", false,-1, 7,0);
        tracep->declBit(c+20616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx src_valid_i", false,-1);
        tracep->declBit(c+18662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx src_ready_o", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx dst_clk_i", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx dst_rstn_i", false,-1);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+19065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx dst_valid_o", false,-1);
        tracep->declBit(c+23938,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx dst_ready_i", false,-1);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx data_async", false,-1, 7,0);
        tracep->declBus(c+20655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx write_token", false,-1, 3,0);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din rstn", false,-1);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din data", false,-1, 7,0);
        tracep->declBit(c+20616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din valid", false,-1);
        tracep->declBit(c+18662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din ready", false,-1);
        tracep->declBus(c+20655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+18663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din stall", false,-1);
        tracep->declBit(c+20630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_enable", false,-1);
        tracep->declBus(c+20656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+20630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+20656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+18664,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+20657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+19067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+53,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+54,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+55,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+56,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+20630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+20655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+23947,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full rstn", false,-1);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+20656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+20616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full valid", false,-1);
        tracep->declBit(c+18663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full", false,-1);
        tracep->declBit(c+23948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+23949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+23950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+23951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_dn", false,-1);
        tracep->declBit(c+18665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_up", false,-1);
        tracep->declBit(c+18666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+23951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+18665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+18667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout rstn", false,-1);
        tracep->declBus(c+23946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout data", false,-1, 7,0);
        tracep->declBit(c+19065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout valid", false,-1);
        tracep->declBit(c+23938,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout ready", false,-1);
        tracep->declBus(c+20655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+19066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+23952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout stall", false,-1);
        tracep->declBus(c+19068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+19069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+19070,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+23952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+23954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+20655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+19069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+19071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_dc_fifo_rx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx rstn_i", false,-1);
        tracep->declBit(c+616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx rx_i", false,-1);
        tracep->declBus(c+18618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx cfg_div_i", false,-1, 15,0);
        tracep->declBit(c+18641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx cfg_en_i", false,-1);
        tracep->declBit(c+18617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx cfg_parity_en_i", false,-1);
        tracep->declBus(c+18619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx cfg_bits_i", false,-1, 1,0);
        tracep->declBit(c+18616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx cfg_stop_bits_i", false,-1);
        tracep->declBit(c+18642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx busy_o", false,-1);
        tracep->declBit(c+18624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx err_parity_o", false,-1);
        tracep->declBit(c+20628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx err_overflow_o", false,-1);
        tracep->declBit(c+20629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx char_event_o", false,-1);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx rx_data_o", false,-1, 7,0);
        tracep->declBit(c+20616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx rx_valid_o", false,-1);
        tracep->declBit(c+18662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx rx_ready_i", false,-1);
        tracep->declBus(c+18643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx CS", false,-1, 2,0);
        tracep->declBus(c+18644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx NS", false,-1, 2,0);
        tracep->declBus(c+20617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx reg_data", false,-1, 7,0);
        tracep->declBus(c+20623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx reg_data_next", false,-1, 7,0);
        tracep->declBus(c+18645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx reg_rx_sync", false,-1, 2,0);
        tracep->declBus(c+18646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx reg_bit_count", false,-1, 2,0);
        tracep->declBus(c+18647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx reg_bit_count_next", false,-1, 2,0);
        tracep->declBus(c+18648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx s_target_bits", false,-1, 2,0);
        tracep->declBit(c+18649,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx parity_bit", false,-1);
        tracep->declBit(c+18650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx parity_bit_next", false,-1);
        tracep->declBit(c+20624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx s_sample_data", false,-1);
        tracep->declBus(c+18651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx baud_cnt", false,-1, 15,0);
        tracep->declBit(c+18652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx baudgen_en", false,-1);
        tracep->declBit(c+18653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx bit_done", false,-1);
        tracep->declBit(c+18654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx start_bit", false,-1);
        tracep->declBit(c+18655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx s_rx_fall", false,-1);
        tracep->declBit(c+18656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx s_set_error_parity", false,-1);
        tracep->declBit(c+18657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx r_error_parity", false,-1);
        tracep->declBit(c+18658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart u_uart_rx s_err_clear", false,-1);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow clk_tx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow rstn_tx_i", false,-1);
        tracep->declBit(c+20628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow edge_i", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow clk_rx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow rstn_rx_i", false,-1);
        tracep->declBit(c+23939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow edge_o", false,-1);
        tracep->declBus(c+18659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow sync_a", false,-1, 1,0);
        tracep->declBit(c+19701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow sync_b", false,-1);
        tracep->declBit(c+20625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow r_input_reg", false,-1);
        tracep->declBit(c+23955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb clk", false,-1);
        tracep->declBit(c+20808,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb serial", false,-1);
        tracep->declBit(c+19701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20808,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20809,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity clk_tx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity rstn_tx_i", false,-1);
        tracep->declBit(c+18624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity edge_i", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity clk_rx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity rstn_rx_i", false,-1);
        tracep->declBit(c+23940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity edge_o", false,-1);
        tracep->declBus(c+18660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity sync_a", false,-1, 1,0);
        tracep->declBit(c+19702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity sync_b", false,-1);
        tracep->declBit(c+20626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity r_input_reg", false,-1);
        tracep->declBit(c+23957,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb clk", false,-1);
        tracep->declBit(c+20810,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb serial", false,-1);
        tracep->declBit(c+19702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20810,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20811,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event clk_tx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event rstn_tx_i", false,-1);
        tracep->declBit(c+20629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event edge_i", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event clk_rx_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event rstn_rx_i", false,-1);
        tracep->declBit(c+23941,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event edge_o", false,-1);
        tracep->declBus(c+18661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event sync_a", false,-1, 1,0);
        tracep->declBit(c+19703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event sync_b", false,-1);
        tracep->declBit(c+20627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event r_input_reg", false,-1);
        tracep->declBit(c+23959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23941,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb clk", false,-1);
        tracep->declBit(c+20812,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb serial", false,-1);
        tracep->declBit(c+19703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20812,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[0] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart sys_clk_i", false,-1);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart periph_clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart rstn_i", false,-1);
        tracep->declBit(c+630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart uart_rx_i", false,-1);
        tracep->declBit(c+18668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart uart_tx_o", false,-1);
        tracep->declBit(c+23961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart rx_char_event_o", false,-1);
        tracep->declBit(c+23962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart err_event_o", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rwn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_ready_o", false,-1);
        tracep->declBus(c+632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_data_o", false,-1, 31,0);
        tracep->declBus(c+19072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_size_o", false,-1, 19,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_en_o", false,-1);
        tracep->declBit(c+19076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20801,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_en_i", false,-1);
        tracep->declBit(c+18519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_size_o", false,-1, 19,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_en_o", false,-1);
        tracep->declBit(c+19081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22788,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_en_i", false,-1);
        tracep->declBit(c+18522,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18523,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18524,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_req_o", false,-1);
        tracep->declBit(c+633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_gnt_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_i", false,-1, 31,0);
        tracep->declBit(c+20707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_valid_i", false,-1);
        tracep->declBit(c+19083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_tx_ready_o", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+23963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_rx_o", false,-1, 31,0);
        tracep->declBit(c+19128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_rx_valid_o", false,-1);
        tracep->declBit(c+23629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart data_rx_ready_i", false,-1);
        tracep->declBus(c+20631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_status", false,-1, 1,0);
        tracep->declBit(c+19084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_stop_bits", false,-1);
        tracep->declBit(c+19085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_parity_en", false,-1);
        tracep->declBus(c+19086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_div", false,-1, 15,0);
        tracep->declBus(c+19087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_bits", false,-1, 1,0);
        tracep->declBit(c+19088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_rx_clean_fifo", false,-1);
        tracep->declBit(c+19089,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_rx_polling_en", false,-1);
        tracep->declBit(c+19090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_rx_irq_en", false,-1);
        tracep->declBit(c+19091,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_err_irq_en", false,-1);
        tracep->declBit(c+19092,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_en_rx", false,-1);
        tracep->declBit(c+19093,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_en_tx", false,-1);
        tracep->declBit(c+23964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_rx_ready_mux", false,-1);
        tracep->declBit(c+634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_rx_ready", false,-1);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx_valid", false,-1);
        tracep->declBit(c+19095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx_ready", false,-1);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx", false,-1, 7,0);
        tracep->declBit(c+20632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx_dc_valid", false,-1);
        tracep->declBit(c+18669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx_dc_ready", false,-1);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_tx_dc", false,-1, 7,0);
        tracep->declBit(c+20633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_rx_dc_valid", false,-1);
        tracep->declBit(c+18716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_rx_dc_ready", false,-1);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_data_rx_dc", false,-1, 7,0);
        tracep->declBit(c+18670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_stop_bits", false,-1);
        tracep->declBit(c+18671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_parity_en", false,-1);
        tracep->declBus(c+18672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_div", false,-1, 15,0);
        tracep->declBus(c+18673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_bits", false,-1, 1,0);
        tracep->declBus(c+18674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_en_rx_sync", false,-1, 2,0);
        tracep->declBus(c+18675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_uart_en_tx_sync", false,-1, 2,0);
        tracep->declBit(c+18676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_tx_sample", false,-1);
        tracep->declBit(c+18677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_uart_rx_sample", false,-1);
        tracep->declBus(c+19097,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart r_status_sync", false,-1, 3,0);
        tracep->declBit(c+20645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_err_rx_overflow", false,-1);
        tracep->declBit(c+23965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_err_rx_overflow_sync", false,-1);
        tracep->declBit(c+18678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_err_rx_parity", false,-1);
        tracep->declBit(c+23966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_err_rx_parity_sync", false,-1);
        tracep->declBit(c+20646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_rx_char_event", false,-1);
        tracep->declBit(c+23967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart s_rx_char_event_sync", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20801,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22788,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18522,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18523,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18524,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19098,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if status_i", false,-1, 1,0);
        tracep->declBit(c+23966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if err_parity_i", false,-1);
        tracep->declBit(c+23965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if err_overflow_i", false,-1);
        tracep->declBus(c+23968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_data_i", false,-1, 7,0);
        tracep->declBit(c+19128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_valid_i", false,-1);
        tracep->declBit(c+634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_ready_o", false,-1);
        tracep->declBit(c+19084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if stop_bits_o", false,-1);
        tracep->declBit(c+19085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if parity_en_o", false,-1);
        tracep->declBus(c+19086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if divider_o", false,-1, 15,0);
        tracep->declBus(c+19087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if num_bits_o", false,-1, 1,0);
        tracep->declBit(c+19088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_clean_fifo_o", false,-1);
        tracep->declBit(c+19089,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_polling_en_o", false,-1);
        tracep->declBit(c+19090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if rx_irq_en_o", false,-1);
        tracep->declBit(c+19091,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if err_irq_en_o", false,-1);
        tracep->declBit(c+19092,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if en_rx_o", false,-1);
        tracep->declBit(c+19093,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if en_tx_o", false,-1);
        tracep->declBus(c+19072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBit(c+19074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_tx_continuous", false,-1);
        tracep->declBit(c+19080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_tx_clr", false,-1);
        tracep->declBit(c+19093,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_en_tx", false,-1);
        tracep->declBit(c+19092,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_en_rx", false,-1);
        tracep->declBus(c+19086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_div", false,-1, 15,0);
        tracep->declBit(c+19084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_stop_bits", false,-1);
        tracep->declBus(c+19087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_bits", false,-1, 1,0);
        tracep->declBit(c+19085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_parity_en", false,-1);
        tracep->declBus(c+635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if s_err_clr", false,-1);
        tracep->declBit(c+634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if s_rx_valid_clr", false,-1);
        tracep->declBit(c+19099,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_err_parity", false,-1);
        tracep->declBit(c+19100,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_err_overflow", false,-1);
        tracep->declBit(c+19088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_rx_clean_fifo", false,-1);
        tracep->declBit(c+19089,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_rx_polling_en", false,-1);
        tracep->declBit(c+19091,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_err_irq_en", false,-1);
        tracep->declBit(c+19090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_rx_irq_en", false,-1);
        tracep->declBus(c+19101,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_rx_data", false,-1, 7,0);
        tracep->declBit(c+19102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_reg_if r_uart_rx_data_valid", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo clr_i", false,-1);
        tracep->declBit(c+19082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo req_o", false,-1);
        tracep->declBit(c+633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo gnt_i", false,-1);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo valid_o", false,-1);
        tracep->declBit(c+19095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo ready_i", false,-1);
        tracep->declBit(c+20707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo valid_i", false,-1);
        tracep->declBus(c+20708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19103,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19104,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo s_stop_req", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19103,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19103,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19109+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo buffer", true,(i+0), 7,0);}}
        tracep->declBit(c+19111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo full", false,-1);
        tracep->declBus(c+19112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx src_clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx src_rstn_i", false,-1);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx src_data_i", false,-1, 7,0);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx src_valid_i", false,-1);
        tracep->declBit(c+19095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx src_ready_o", false,-1);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx dst_clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx dst_rstn_i", false,-1);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+20632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx dst_valid_o", false,-1);
        tracep->declBit(c+18669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx dst_ready_i", false,-1);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx data_async", false,-1, 7,0);
        tracep->declBus(c+19113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx write_token", false,-1, 3,0);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din rstn", false,-1);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din data", false,-1, 7,0);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din valid", false,-1);
        tracep->declBit(c+19095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din ready", false,-1);
        tracep->declBus(c+19113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+19114,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din stall", false,-1);
        tracep->declBit(c+19115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_enable", false,-1);
        tracep->declBus(c+19116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+19115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+19116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+19096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+19117,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+19118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+20636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+57,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+58,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+59,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+60,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+19115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+19113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+19119,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full rstn", false,-1);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+19116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+19094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full valid", false,-1);
        tracep->declBit(c+19114,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full", false,-1);
        tracep->declBit(c+19124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+19125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19127,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19120,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_up", false,-1);
        tracep->declBit(c+19121,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19127,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19120,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19122,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout rstn", false,-1);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout data", false,-1, 7,0);
        tracep->declBit(c+20632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout valid", false,-1);
        tracep->declBit(c+18669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout ready", false,-1);
        tracep->declBus(c+19113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+20635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+23969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_enable", false,-1);
        tracep->declBit(c+18679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout stall", false,-1);
        tracep->declBus(c+18680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+18681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+20637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+23969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+18680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+23970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+19113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+18681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+18682,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_tx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx rstn_i", false,-1);
        tracep->declBit(c+18668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx tx_o", false,-1);
        tracep->declBit(c+18683,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx busy_o", false,-1);
        tracep->declBit(c+18684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx cfg_en_i", false,-1);
        tracep->declBus(c+18672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx cfg_div_i", false,-1, 15,0);
        tracep->declBit(c+18671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx cfg_parity_en_i", false,-1);
        tracep->declBus(c+18673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx cfg_bits_i", false,-1, 1,0);
        tracep->declBit(c+18670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx cfg_stop_bits_i", false,-1);
        tracep->declBus(c+19123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx tx_data_i", false,-1, 7,0);
        tracep->declBit(c+20632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx tx_valid_i", false,-1);
        tracep->declBit(c+18669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx tx_ready_o", false,-1);
        tracep->declBus(c+18685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx CS", false,-1, 2,0);
        tracep->declBus(c+20638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx NS", false,-1, 2,0);
        tracep->declBus(c+18686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx reg_data", false,-1, 7,0);
        tracep->declBus(c+23971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx reg_data_next", false,-1, 7,0);
        tracep->declBus(c+18687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx reg_bit_count", false,-1, 2,0);
        tracep->declBus(c+18688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx reg_bit_count_next", false,-1, 2,0);
        tracep->declBus(c+18689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx s_target_bits", false,-1, 2,0);
        tracep->declBit(c+18690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx parity_bit", false,-1);
        tracep->declBit(c+18691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx parity_bit_next", false,-1);
        tracep->declBit(c+20639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx sampleData", false,-1);
        tracep->declBus(c+18692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx baud_cnt", false,-1, 15,0);
        tracep->declBit(c+18693,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx baudgen_en", false,-1);
        tracep->declBit(c+18694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_tx bit_done", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx src_clk_i", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx src_rstn_i", false,-1);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx src_data_i", false,-1, 7,0);
        tracep->declBit(c+20633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx src_valid_i", false,-1);
        tracep->declBit(c+18716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx src_ready_o", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx dst_clk_i", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx dst_rstn_i", false,-1);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+19128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx dst_valid_o", false,-1);
        tracep->declBit(c+23964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx dst_ready_i", false,-1);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx data_async", false,-1, 7,0);
        tracep->declBus(c+20658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx write_token", false,-1, 3,0);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din rstn", false,-1);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din data", false,-1, 7,0);
        tracep->declBit(c+20633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din valid", false,-1);
        tracep->declBit(c+18716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din ready", false,-1);
        tracep->declBus(c+20658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+18717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din stall", false,-1);
        tracep->declBit(c+20647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_enable", false,-1);
        tracep->declBus(c+20659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+20647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+20659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+18718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+20660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+19130,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+61,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+62,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19130,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+63,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+64,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+20647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+20658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+23973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full rstn", false,-1);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+20659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+20633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full valid", false,-1);
        tracep->declBit(c+18717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full", false,-1);
        tracep->declBit(c+23974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+23975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+23976,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+23977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_dn", false,-1);
        tracep->declBit(c+18719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_up", false,-1);
        tracep->declBit(c+18720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+23977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+18719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+18721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout rstn", false,-1);
        tracep->declBus(c+23972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout data", false,-1, 7,0);
        tracep->declBit(c+19128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout valid", false,-1);
        tracep->declBit(c+23964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout ready", false,-1);
        tracep->declBus(c+20658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+19129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+23978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23979,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout stall", false,-1);
        tracep->declBus(c+19131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+19132,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+19133,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+23978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+23980,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+20658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+19132,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+19134,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_dc_fifo_rx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx rstn_i", false,-1);
        tracep->declBit(c+630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx rx_i", false,-1);
        tracep->declBus(c+18672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx cfg_div_i", false,-1, 15,0);
        tracep->declBit(c+18695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx cfg_en_i", false,-1);
        tracep->declBit(c+18671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx cfg_parity_en_i", false,-1);
        tracep->declBus(c+18673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx cfg_bits_i", false,-1, 1,0);
        tracep->declBit(c+18670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx cfg_stop_bits_i", false,-1);
        tracep->declBit(c+18696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx busy_o", false,-1);
        tracep->declBit(c+18678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx err_parity_o", false,-1);
        tracep->declBit(c+20645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx err_overflow_o", false,-1);
        tracep->declBit(c+20646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx char_event_o", false,-1);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx rx_data_o", false,-1, 7,0);
        tracep->declBit(c+20633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx rx_valid_o", false,-1);
        tracep->declBit(c+18716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx rx_ready_i", false,-1);
        tracep->declBus(c+18697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx CS", false,-1, 2,0);
        tracep->declBus(c+18698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx NS", false,-1, 2,0);
        tracep->declBus(c+20634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx reg_data", false,-1, 7,0);
        tracep->declBus(c+20640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx reg_data_next", false,-1, 7,0);
        tracep->declBus(c+18699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx reg_rx_sync", false,-1, 2,0);
        tracep->declBus(c+18700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx reg_bit_count", false,-1, 2,0);
        tracep->declBus(c+18701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx reg_bit_count_next", false,-1, 2,0);
        tracep->declBus(c+18702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx s_target_bits", false,-1, 2,0);
        tracep->declBit(c+18703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx parity_bit", false,-1);
        tracep->declBit(c+18704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx parity_bit_next", false,-1);
        tracep->declBit(c+20641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx s_sample_data", false,-1);
        tracep->declBus(c+18705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx baud_cnt", false,-1, 15,0);
        tracep->declBit(c+18706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx baudgen_en", false,-1);
        tracep->declBit(c+18707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx bit_done", false,-1);
        tracep->declBit(c+18708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx start_bit", false,-1);
        tracep->declBit(c+18709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx s_rx_fall", false,-1);
        tracep->declBit(c+18710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx s_set_error_parity", false,-1);
        tracep->declBit(c+18711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx r_error_parity", false,-1);
        tracep->declBit(c+18712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart u_uart_rx s_err_clear", false,-1);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow clk_tx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow rstn_tx_i", false,-1);
        tracep->declBit(c+20645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow edge_i", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow clk_rx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow rstn_rx_i", false,-1);
        tracep->declBit(c+23965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow edge_o", false,-1);
        tracep->declBus(c+18713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow sync_a", false,-1, 1,0);
        tracep->declBit(c+19704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow sync_b", false,-1);
        tracep->declBit(c+20642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow r_input_reg", false,-1);
        tracep->declBit(c+23981,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23982,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb clk", false,-1);
        tracep->declBit(c+20814,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb serial", false,-1);
        tracep->declBit(c+19704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20814,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20815,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_overflow i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity clk_tx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity rstn_tx_i", false,-1);
        tracep->declBit(c+18678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity edge_i", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity clk_rx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity rstn_rx_i", false,-1);
        tracep->declBit(c+23966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity edge_o", false,-1);
        tracep->declBus(c+18714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity sync_a", false,-1, 1,0);
        tracep->declBit(c+19705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity sync_b", false,-1);
        tracep->declBit(c+20643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity r_input_reg", false,-1);
        tracep->declBit(c+23983,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23984,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb clk", false,-1);
        tracep->declBit(c+20816,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb serial", false,-1);
        tracep->declBit(c+19705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20816,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20817,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_err_parity i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event clk_tx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event rstn_tx_i", false,-1);
        tracep->declBit(c+20646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event edge_i", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event clk_rx_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event rstn_rx_i", false,-1);
        tracep->declBit(c+23967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event edge_o", false,-1);
        tracep->declBus(c+18715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event sync_a", false,-1, 1,0);
        tracep->declBit(c+19706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event sync_b", false,-1);
        tracep->declBit(c+20644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event r_input_reg", false,-1);
        tracep->declBit(c+23985,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb en_i", false,-1);
        tracep->declBit(c+20644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+23986,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+19706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb clk", false,-1);
        tracep->declBit(c+20818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb serial", false,-1);
        tracep->declBit(c+19706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+20644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+20818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+20819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_uart_gen[1] i_uart i_ep_event i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim REPLAY_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim sys_clk_i", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim periph_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim dft_cg_enable_i", false,-1);
        tracep->declBit(c+23987,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_eot_o", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_event_i", false,-1, 3,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rwn_i", false,-1);
        tracep->declBus(c+645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_ready_o", false,-1);
        tracep->declBus(c+19291,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19292,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_size_o", false,-1, 19,0);
        tracep->declBit(c+19293,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_continuous_o", false,-1);
        tracep->declBit(c+19294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_en_o", false,-1);
        tracep->declBit(c+19295,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_clr_o", false,-1);
        tracep->declBit(c+22789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_en_i", false,-1);
        tracep->declBit(c+18525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_pending_i", false,-1);
        tracep->declBus(c+18526,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_cmd_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19296,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19297,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19298,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19299,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_en_o", false,-1);
        tracep->declBit(c+19300,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_en_i", false,-1);
        tracep->declBit(c+18528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19301,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19303,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19304,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_en_o", false,-1);
        tracep->declBit(c+19305,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22790,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_en_i", false,-1);
        tracep->declBit(c+18531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_req_o", false,-1);
        tracep->declBit(c+646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_gnt_i", false,-1);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_i", false,-1, 31,0);
        tracep->declBit(c+20710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_valid_i", false,-1);
        tracep->declBit(c+19307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim cmd_ready_o", false,-1);
        tracep->declBit(c+19308,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_req_o", false,-1);
        tracep->declBit(c+647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_gnt_i", false,-1);
        tracep->declBus(c+19309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_i", false,-1, 31,0);
        tracep->declBit(c+20712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_valid_i", false,-1);
        tracep->declBit(c+19310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_tx_ready_o", false,-1);
        tracep->declBus(c+19311,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_rx_o", false,-1, 31,0);
        tracep->declBit(c+22948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_rx_valid_o", false,-1);
        tracep->declBit(c+23630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim data_rx_ready_i", false,-1);
        tracep->declBit(c+23988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_clk_o", false,-1);
        tracep->declBit(c+21468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_csn0_o", false,-1);
        tracep->declBit(c+21469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_csn1_o", false,-1);
        tracep->declBit(c+21470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_csn2_o", false,-1);
        tracep->declBit(c+21471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_csn3_o", false,-1);
        tracep->declBit(c+648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_oe0_o", false,-1);
        tracep->declBit(c+649,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_oe1_o", false,-1);
        tracep->declBit(c+650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_oe2_o", false,-1);
        tracep->declBit(c+651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_oe3_o", false,-1);
        tracep->declBit(c+21611,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdo0_o", false,-1);
        tracep->declBit(c+21612,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdo1_o", false,-1);
        tracep->declBit(c+21613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdo2_o", false,-1);
        tracep->declBit(c+21614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdo3_o", false,-1);
        tracep->declBit(c+652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdi0_i", false,-1);
        tracep->declBit(c+653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdi1_i", false,-1);
        tracep->declBit(c+654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdi2_i", false,-1);
        tracep->declBit(c+655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim spi_sdi3_i", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim BUFFER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_status", false,-1, 1,0);
        tracep->declBit(c+22962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_start", false,-1);
        tracep->declBus(c+22963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_size", false,-1, 15,0);
        tracep->declBit(c+22964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_qpi", false,-1);
        tracep->declBit(c+21473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_done", false,-1);
        tracep->declBus(c+22965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_data", false,-1, 31,0);
        tracep->declBit(c+22966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_data_valid", false,-1);
        tracep->declBit(c+22967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_data_ready", false,-1);
        tracep->declBit(c+22968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_start", false,-1);
        tracep->declBus(c+22969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_size", false,-1, 15,0);
        tracep->declBit(c+22970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_qpi", false,-1);
        tracep->declBit(c+22971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_done", false,-1);
        tracep->declBus(c+656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_data", false,-1, 31,0);
        tracep->declBit(c+22972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_data_valid", false,-1);
        tracep->declBit(c+21474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_data_ready", false,-1);
        tracep->declBus(c+657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_rx_data", false,-1, 31,0);
        tracep->declBit(c+22973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_rx_data_valid", false,-1);
        tracep->declBit(c+21475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_rx_data_ready", false,-1);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_tx_data", false,-1, 31,0);
        tracep->declBit(c+21476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_tx_data_valid", false,-1);
        tracep->declBit(c+22974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_tx_data_ready", false,-1);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_data_tx", false,-1, 31,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_data_tx_valid", false,-1);
        tracep->declBit(c+19314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_data_tx_ready", false,-1);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_cmd", false,-1, 31,0);
        tracep->declBit(c+21477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_cmd_valid", false,-1);
        tracep->declBit(c+658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_udma_cmd_ready", false,-1);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_cmd", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_cmd_valid", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_cmd_ready", false,-1);
        tracep->declBus(c+21478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_clkdiv_data", false,-1, 7,0);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_clkdiv_valid", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_clkdiv_ack", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_clkdiv_en", false,-1);
        tracep->declBus(c+23604,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_events", false,-1, 3,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_clk_spi", false,-1);
        tracep->declBit(c+22976,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_spi_eot", false,-1);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_cfg_cpol", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_cfg_cpha", false,-1);
        tracep->declBit(c+24451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_customsize", false,-1);
        tracep->declBit(c+24452,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_customsize", false,-1);
        tracep->declBus(c+22977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_bitsword", false,-1, 4,0);
        tracep->declBus(c+22978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_wordtransf", false,-1, 1,0);
        tracep->declBit(c+22979,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_tx_lsbfirst", false,-1);
        tracep->declBus(c+22980,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_bitsword", false,-1, 4,0);
        tracep->declBus(c+22981,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_wordtransf", false,-1, 1,0);
        tracep->declBit(c+22982,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim s_rx_lsbfirst", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19291,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19292,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_size_o", false,-1, 19,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19293,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_continuous_o", false,-1);
        tracep->declBit(c+19294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_en_o", false,-1);
        tracep->declBit(c+19295,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_clr_o", false,-1);
        tracep->declBit(c+22789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_en_i", false,-1);
        tracep->declBit(c+18525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_pending_i", false,-1);
        tracep->declBus(c+18526,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_cmd_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19296,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19297,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBus(c+19311,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19298,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19299,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19300,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19301,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBus(c+19309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19303,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19304,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19305,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22790,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+21472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if status_i", false,-1, 1,0);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if udma_cmd_i", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if udma_cmd_valid_i", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if udma_cmd_ready_i", false,-1);
        tracep->declBus(c+19291,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cmd_startaddr", false,-1, 18,0);
        tracep->declBus(c+19292,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cmd_size", false,-1, 19,0);
        tracep->declBit(c+19293,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cmd_continuous", false,-1);
        tracep->declBit(c+19294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cmd_en", false,-1);
        tracep->declBit(c+19295,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cmd_clr", false,-1);
        tracep->declBus(c+19296,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19297,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBus(c+19311,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_datasize", false,-1, 1,0);
        tracep->declBit(c+19298,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19299,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19300,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19301,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19302,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19303,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_continuous", false,-1);
        tracep->declBus(c+19309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_datasize", false,-1, 1,0);
        tracep->declBit(c+19304,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19305,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_tx_clr", false,-1);
        tracep->declBus(c+660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBus(c+24453,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cnt_state", false,-1, 1,0);
        tracep->declBus(c+24454,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_state_next", false,-1, 1,0);
        tracep->declBit(c+24455,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_done", false,-1);
        tracep->declBit(c+24456,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_start", false,-1);
        tracep->declBit(c+24457,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_update", false,-1);
        tracep->declBus(c+24458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_target", false,-1, 7,0);
        tracep->declBus(c+24459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cnt_target", false,-1, 7,0);
        tracep->declBus(c+24460,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if r_cnt", false,-1, 7,0);
        tracep->declBus(c+24461,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cnt_next", false,-1, 7,0);
        tracep->declBus(c+19318,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cmd", false,-1, 3,0);
        tracep->declBus(c+19319,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cmd_decode_addr", false,-1, 18,0);
        tracep->declBus(c+19320,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cmd_decode_size", false,-1, 19,0);
        tracep->declBit(c+19321,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cmd_decode_txrxn", false,-1);
        tracep->declBus(c+19322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_cmd_decode_ds", false,-1, 1,0);
        tracep->declBit(c+19323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_is_cmd_uca", false,-1);
        tracep->declBit(c+19324,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_reg_if s_is_cmd_ucs", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen dft_cg_enable_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clock_enable_i", false,-1);
        tracep->declBus(c+21478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_div_data_i", false,-1, 7,0);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_div_valid_i", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_div_ack_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_o", false,-1);
        tracep->declBus(c+18839,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen state", false,-1, 1,0);
        tracep->declBus(c+23991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen state_next", false,-1, 1,0);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clk_out", false,-1);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clk_out_dft", false,-1);
        tracep->declBit(c+18840,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clock_enable", false,-1);
        tracep->declBit(c+18840,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clock_enable_gate", false,-1);
        tracep->declBit(c+18841,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clk_div_valid", false,-1);
        tracep->declBus(c+18842,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen reg_clk_div", false,-1, 7,0);
        tracep->declBit(c+23992,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clk_div_valid_sync", false,-1);
        tracep->declBit(c+18843,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen r_clockdiv_en", false,-1);
        tracep->declBit(c+18844,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clockdiv_en", false,-1);
        tracep->declBit(c+18845,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen r_clockout_mux", false,-1);
        tracep->declBit(c+18846,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clockout_mux", false,-1);
        tracep->declBit(c+18847,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen s_clk_out_div", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop STAGES", false,-1, 31,0);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop en_i", false,-1);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop serial_i", false,-1);
        tracep->declBit(c+23992,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop r_edge_o", false,-1);
        tracep->declBit(c+23993,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop f_edge_o", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop serial_o", false,-1);
        tracep->declBit(c+663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop clk", false,-1);
        tracep->declBit(c+23994,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop serial", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23994,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23995,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+664,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt rstn_i", false,-1);
        tracep->declBit(c+18843,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt en_i", false,-1);
        tracep->declBus(c+18842,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt clk_div_i", false,-1, 7,0);
        tracep->declBit(c+18841,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt clk_div_valid_i", false,-1);
        tracep->declBit(c+18847,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt clk_o", false,-1);
        tracep->declBus(c+18848,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt r_counter", false,-1, 7,0);
        tracep->declBus(c+18849,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clkdiv_cnt r_target", false,-1, 7,0);
        tracep->declBit(c+18847,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i clk0_i", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i clk1_i", false,-1);
        tracep->declBit(c+18845,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i clk_sel_i", false,-1);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i clk_o", false,-1);
        tracep->declBit(c+18847,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+18845,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate clk_i", false,-1);
        tracep->declBit(c+18840,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate clk_o", false,-1);
        tracep->declBit(c+662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+18840,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd src_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd src_rstn_i", false,-1);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd src_data_i", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd src_valid_i", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd src_ready_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd dst_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd dst_rstn_i", false,-1);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd dst_data_o", false,-1, 31,0);
        tracep->declBit(c+21477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd dst_valid_o", false,-1);
        tracep->declBit(c+658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd dst_ready_i", false,-1);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd data_async", false,-1, 31,0);
        tracep->declBus(c+22949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd write_token", false,-1, 7,0);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din rstn", false,-1);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din data", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din valid", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din ready", false,-1);
        tracep->declBus(c+22949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_token", false,-1, 7,0);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din data_async", false,-1, 31,0);
        tracep->declBit(c+19325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din stall", false,-1);
        tracep->declBit(c+19326,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_enable", false,-1);
        tracep->declBus(c+22950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer rstn", false,-1);
        tracep->declBit(c+19326,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer write_enable", false,-1);
        tracep->declBus(c+22950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+19327,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+22951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+21483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+22950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+22951,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+65,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+66,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+67,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+68,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+69,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+70,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr rstn", false,-1);
        tracep->declBit(c+19326,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr enable", false,-1);
        tracep->declBus(c+22949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+23996,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full rstn", false,-1);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+22950,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full valid", false,-1);
        tracep->declBit(c+19325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full", false,-1);
        tracep->declBit(c+21583,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full fifo_full", false,-1);
        tracep->declBit(c+21584,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21585,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_dn", false,-1);
        tracep->declBit(c+19335,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_up", false,-1);
        tracep->declBit(c+19336,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19335,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19337,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout rstn", false,-1);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout data", false,-1, 31,0);
        tracep->declBit(c+21477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout valid", false,-1);
        tracep->declBit(c+658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout ready", false,-1);
        tracep->declBus(c+22949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+21482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+23997,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_enable", false,-1);
        tracep->declBit(c+666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout stall", false,-1);
        tracep->declBus(c+21484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+21485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+21486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr rstn", false,-1);
        tracep->declBit(c+23997,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr enable", false,-1);
        tracep->declBus(c+21484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+23998,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+22949,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+21485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+21487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_cmd u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo clr_i", false,-1);
        tracep->declBit(c+19306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo req_o", false,-1);
        tracep->declBit(c+646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo gnt_i", false,-1);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo valid_o", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo ready_i", false,-1);
        tracep->declBit(c+20710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo valid_i", false,-1);
        tracep->declBus(c+20709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19338,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19339,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19340,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19341,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19338,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19315,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19316,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19317,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19342,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19343,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19338,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19344+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19346,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo full", false,-1);
        tracep->declBus(c+19347,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_cmd_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx src_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx src_rstn_i", false,-1);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx src_data_i", false,-1, 31,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx src_valid_i", false,-1);
        tracep->declBit(c+19314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx src_ready_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx dst_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx dst_rstn_i", false,-1);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+21476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx dst_valid_o", false,-1);
        tracep->declBit(c+22974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx dst_ready_i", false,-1);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx data_async", false,-1, 31,0);
        tracep->declBus(c+22952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx write_token", false,-1, 7,0);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din rstn", false,-1);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din data", false,-1, 31,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din valid", false,-1);
        tracep->declBit(c+19314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din ready", false,-1);
        tracep->declBus(c+22952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_token", false,-1, 7,0);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+19348,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din stall", false,-1);
        tracep->declBit(c+19349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_enable", false,-1);
        tracep->declBus(c+22953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+19349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+22953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+19350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+22954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+21489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+22953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+22954,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+71,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+72,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+73,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+74,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+75,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+76,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+19349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+22952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+23999,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full rstn", false,-1);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+22953,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full valid", false,-1);
        tracep->declBit(c+19348,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full", false,-1);
        tracep->declBit(c+21587,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+21588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19358,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_up", false,-1);
        tracep->declBit(c+19359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19358,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19360,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout rstn", false,-1);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout data", false,-1, 31,0);
        tracep->declBit(c+21476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout valid", false,-1);
        tracep->declBit(c+22974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout ready", false,-1);
        tracep->declBus(c+22952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+21488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+21595,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_enable", false,-1);
        tracep->declBit(c+22983,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout stall", false,-1);
        tracep->declBus(c+21490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+21491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+21492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+21595,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+21490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+21596,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+22952,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+21491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+21493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_tx u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo clr_i", false,-1);
        tracep->declBit(c+19308,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo req_o", false,-1);
        tracep->declBit(c+647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo gnt_i", false,-1);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo valid_o", false,-1);
        tracep->declBit(c+19314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo ready_i", false,-1);
        tracep->declBit(c+20712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo valid_i", false,-1);
        tracep->declBus(c+20711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19362,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19363,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19364,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19312,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19313,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19314,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19365,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19366,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19367+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19369,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo full", false,-1);
        tracep->declBus(c+19370,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx src_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx src_rstn_i", false,-1);
        tracep->declBus(c+657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx src_data_i", false,-1, 31,0);
        tracep->declBit(c+22973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx src_valid_i", false,-1);
        tracep->declBit(c+21475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx src_ready_o", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx dst_clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx dst_rstn_i", false,-1);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+22948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx dst_valid_o", false,-1);
        tracep->declBit(c+23630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx dst_ready_i", false,-1);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx data_async", false,-1, 31,0);
        tracep->declBus(c+21494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx write_token", false,-1, 7,0);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din rstn", false,-1);
        tracep->declBus(c+657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din data", false,-1, 31,0);
        tracep->declBit(c+22973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din valid", false,-1);
        tracep->declBit(c+21475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din ready", false,-1);
        tracep->declBus(c+21494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_token", false,-1, 7,0);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+21495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din stall", false,-1);
        tracep->declBit(c+22984,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_enable", false,-1);
        tracep->declBus(c+21496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+22984,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+21496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+21497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+21505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+22956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+77,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+78,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+79,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+22956,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+80,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+81,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+82,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+22984,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+21494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+21597,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full rstn", false,-1);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+21496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+22973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full valid", false,-1);
        tracep->declBit(c+21495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full", false,-1);
        tracep->declBit(c+21591,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+21592,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21594,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_dn", false,-1);
        tracep->declBit(c+21506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_up", false,-1);
        tracep->declBit(c+21507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21594,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+21506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+21508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout rstn", false,-1);
        tracep->declBus(c+21582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout data", false,-1, 31,0);
        tracep->declBit(c+22948,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout valid", false,-1);
        tracep->declBit(c+23630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout ready", false,-1);
        tracep->declBus(c+21494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+22955,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+24000,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout stall", false,-1);
        tracep->declBus(c+19371,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+19372,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+22957,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24000,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19371,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+24001,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+21494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+19372,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+19373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_dc_rx u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl REPLAY_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rstn_i", false,-1);
        tracep->declBit(c+22976,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl eot_o", false,-1);
        tracep->declBus(c+23604,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl event_i", false,-1, 3,0);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl cfg_cpol_o", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl cfg_cpha_o", false,-1);
        tracep->declBus(c+21478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl cfg_clkdiv_data_o", false,-1, 7,0);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl cfg_clkdiv_valid_o", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl cfg_clkdiv_ack_i", false,-1);
        tracep->declBit(c+22962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_start_o", false,-1);
        tracep->declBus(c+22963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_size_o", false,-1, 15,0);
        tracep->declBus(c+22977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_bitsword_o", false,-1, 4,0);
        tracep->declBus(c+22978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_wordtransf_o", false,-1, 1,0);
        tracep->declBit(c+22979,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_lsbfirst_o", false,-1);
        tracep->declBit(c+22964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_qpi_o", false,-1);
        tracep->declBit(c+21473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_done_i", false,-1);
        tracep->declBus(c+22965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_data_o", false,-1, 31,0);
        tracep->declBit(c+22966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_data_valid_o", false,-1);
        tracep->declBit(c+22967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl tx_data_ready_i", false,-1);
        tracep->declBit(c+22968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_start_o", false,-1);
        tracep->declBus(c+22969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_size_o", false,-1, 15,0);
        tracep->declBus(c+22980,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_bitsword_o", false,-1, 4,0);
        tracep->declBus(c+22981,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_wordtransf_o", false,-1, 1,0);
        tracep->declBit(c+22982,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_lsbfirst_o", false,-1);
        tracep->declBit(c+22970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_qpi_o", false,-1);
        tracep->declBit(c+22971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_done_i", false,-1);
        tracep->declBus(c+656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_data_i", false,-1, 31,0);
        tracep->declBit(c+22972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_data_valid_i", false,-1);
        tracep->declBit(c+21474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl rx_data_ready_o", false,-1);
        tracep->declBus(c+22975,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_cmd_i", false,-1, 31,0);
        tracep->declBit(c+21477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_cmd_valid_i", false,-1);
        tracep->declBit(c+658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_cmd_ready_o", false,-1);
        tracep->declBus(c+23989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_tx_data_i", false,-1, 31,0);
        tracep->declBit(c+21476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_tx_data_valid_i", false,-1);
        tracep->declBit(c+22974,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_tx_data_ready_o", false,-1);
        tracep->declBus(c+657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_rx_data_o", false,-1, 31,0);
        tracep->declBit(c+22973,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_rx_data_valid_o", false,-1);
        tracep->declBit(c+21475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl udma_rx_data_ready_i", false,-1);
        tracep->declBit(c+21468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl spi_csn0_o", false,-1);
        tracep->declBit(c+21469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl spi_csn1_o", false,-1);
        tracep->declBit(c+21470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl spi_csn2_o", false,-1);
        tracep->declBit(c+21471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl spi_csn3_o", false,-1);
        tracep->declBus(c+21472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl status_o", false,-1, 1,0);
        tracep->declBus(c+21509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl state", false,-1, 2,0);
        tracep->declBus(c+24002,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl state_next", false,-1, 2,0);
        tracep->declBus(c+667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_status", false,-1, 1,0);
        tracep->declBus(c+21472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_status", false,-1, 1,0);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cfg_cpol", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cfg_cpha", false,-1);
        tracep->declBus(c+21478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cfg_clkdiv", false,-1, 7,0);
        tracep->declBit(c+22985,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_cfg", false,-1);
        tracep->declBit(c+21510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_update_cfg", false,-1);
        tracep->declBit(c+22986,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_qpi", false,-1);
        tracep->declBit(c+22987,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_cs", false,-1);
        tracep->declBit(c+22988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_evt", false,-1);
        tracep->declBit(c+22989,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_chk", false,-1);
        tracep->declBit(c+21511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_clear_cs", false,-1);
        tracep->declBit(c+23605,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_event", false,-1);
        tracep->declBus(c+21512,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_evt_sel", false,-1, 1,0);
        tracep->declBus(c+21598,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cmd", false,-1, 3,0);
        tracep->declBit(c+22990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_cfg", false,-1);
        tracep->declBit(c+22991,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_sot", false,-1);
        tracep->declBit(c+22992,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_snc", false,-1);
        tracep->declBit(c+22993,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_dum", false,-1);
        tracep->declBit(c+22994,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_wai", false,-1);
        tracep->declBit(c+22995,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_txd", false,-1);
        tracep->declBit(c+22996,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_rxd", false,-1);
        tracep->declBit(c+22997,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_rxc", false,-1);
        tracep->declBit(c+22998,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_rpt", false,-1);
        tracep->declBit(c+22999,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_rpe", false,-1);
        tracep->declBit(c+23000,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_eot", false,-1);
        tracep->declBit(c+23001,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_ful", false,-1);
        tracep->declBit(c+24472,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_wcy", false,-1);
        tracep->declBit(c+23002,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_uca", false,-1);
        tracep->declBit(c+23003,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl is_cmd_ucs", false,-1);
        tracep->declBit(c+21599,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_cpol", false,-1);
        tracep->declBit(c+21600,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_cpha", false,-1);
        tracep->declBus(c+21601,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_clkdiv", false,-1, 7,0);
        tracep->declBit(c+23004,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_lsb", false,-1);
        tracep->declBit(c+23005,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_qpi", false,-1);
        tracep->declBus(c+21602,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cs", false,-1, 1,0);
        tracep->declBus(c+21603,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_check", false,-1, 15,0);
        tracep->declBus(c+23006,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_size_long", false,-1, 15,0);
        tracep->declBus(c+21603,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cmd_data", false,-1, 15,0);
        tracep->declBus(c+24473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_size", false,-1, 4,0);
        tracep->declBit(c+21604,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_eot_evt", false,-1);
        tracep->declBit(c+21605,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_eot_keep_cs", false,-1);
        tracep->declBus(c+21606,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cfg_chk_type", false,-1, 1,0);
        tracep->declBus(c+21607,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_cs_wait", false,-1, 7,0);
        tracep->declBus(c+23007,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_wait_typ", false,-1, 1,0);
        tracep->declBus(c+21602,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_wait_evt", false,-1, 1,0);
        tracep->declBus(c+23008,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_wait_cyc", false,-1, 7,0);
        tracep->declBus(c+21602,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cs", false,-1, 1,0);
        tracep->declBit(c+23009,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_qpi", false,-1);
        tracep->declBit(c+21513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_qpi", false,-1);
        tracep->declBus(c+21514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_chk", false,-1, 15,0);
        tracep->declBus(c+21515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_chk_type", false,-1, 1,0);
        tracep->declBit(c+23010,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_is_dummy", false,-1);
        tracep->declBit(c+21516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_is_dummy", false,-1);
        tracep->declBus(c+21517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_rpt_num", false,-1, 15,0);
        tracep->declBus(c+668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_rpt_num", false,-1, 15,0);
        tracep->declBit(c+23011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_setup_replay", false,-1);
        tracep->declBit(c+669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_is_replay", false,-1);
        tracep->declBit(c+23012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_is_ful", false,-1);
        tracep->declBit(c+21518,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_is_ful", false,-1);
        tracep->declBit(c+23013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_done", false,-1);
        tracep->declBit(c+21519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_tx_done", false,-1);
        tracep->declBit(c+21520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_rx_done", false,-1);
        tracep->declBit(c+670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_chk_result", false,-1);
        tracep->declBit(c+671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_chk_result", false,-1);
        tracep->declBit(c+21521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_chk_result", false,-1);
        tracep->declBit(c+672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_status", false,-1);
        tracep->declQuad(c+21522,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_out", false,-1, 32,0);
        tracep->declBit(c+673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_out_ready", false,-1);
        tracep->declBit(c+21524,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_out_valid", false,-1);
        tracep->declQuad(c+21608,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_in", false,-1, 32,0);
        tracep->declBit(c+21525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_in_ready", false,-1);
        tracep->declBit(c+674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_replay_buffer_in_valid", false,-1);
        tracep->declBit(c+675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_update_rpt", false,-1);
        tracep->declBit(c+21526,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_is_replay", false,-1);
        tracep->declBit(c+23014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_clr_rpt_buf", false,-1);
        tracep->declBit(c+21527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_first_replay", false,-1);
        tracep->declBit(c+21528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_first_replay", false,-1);
        tracep->declBit(c+23015,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_set_first_reply", false,-1);
        tracep->declBit(c+21529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_clr_first_reply", false,-1);
        tracep->declBus(c+23016,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_wordstransf", false,-1, 1,0);
        tracep->declBus(c+23017,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_wordstransf", false,-1, 1,0);
        tracep->declBus(c+23018,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cd_wordsize", false,-1, 4,0);
        tracep->declBus(c+21530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cnt_state", false,-1, 1,0);
        tracep->declBus(c+23019,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_state_next", false,-1, 1,0);
        tracep->declBit(c+21531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_done", false,-1);
        tracep->declBit(c+23020,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_start", false,-1);
        tracep->declBit(c+21532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_update", false,-1);
        tracep->declBus(c+23021,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_target", false,-1, 7,0);
        tracep->declBus(c+21533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cnt_target", false,-1, 7,0);
        tracep->declBus(c+21534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl r_cnt", false,-1, 7,0);
        tracep->declBus(c+21535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl s_cnt_next", false,-1, 7,0);
        tracep->declBus(c+23606,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl proc_s_event unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop rstn_i", false,-1);
        tracep->declBit(c+21510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop valid_i", false,-1);
        tracep->declBit(c+23990,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop ack_i", false,-1);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop valid_o", false,-1);
        tracep->declBus(c+21536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop sync_a", false,-1, 1,0);
        tracep->declBit(c+21479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop r_input_reg", false,-1);
        tracep->declBit(c+21537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_edgeprop s_input_reg_next", false,-1);
        tracep->declBus(c+24474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer rstn_i", false,-1);
        tracep->declBit(c+23014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer clr_i", false,-1);
        tracep->declBus(c+21538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer elements_o", false,-1, 3,0);
        tracep->declQuad(c+21522,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer data_o", false,-1, 32,0);
        tracep->declBit(c+21524,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer valid_o", false,-1);
        tracep->declBit(c+673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer ready_i", false,-1);
        tracep->declBit(c+674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer valid_i", false,-1);
        tracep->declQuad(c+21608,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer data_i", false,-1, 32,0);
        tracep->declBit(c+21525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer ready_o", false,-1);
        tracep->declBus(c+21539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer pointer_in", false,-1, 2,0);
        tracep->declBus(c+21540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer pointer_out", false,-1, 2,0);
        tracep->declBus(c+21538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer elements", false,-1, 3,0);
        {int i; for (i=0; i<6; i++) {
                tracep->declQuad(c+21541+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer buffer", true,(i+0), 32,0);}}
        tracep->declBit(c+21553,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer full", false,-1);
        tracep->declBus(c+21554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_spictrl i_reply_buffer loop1", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rstn_i", false,-1);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx cfg_cpol_i", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx cfg_cpha_i", false,-1);
        tracep->declBit(c+22962,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_start_i", false,-1);
        tracep->declBus(c+22963,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_size_i", false,-1, 15,0);
        tracep->declBit(c+22964,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_qpi_i", false,-1);
        tracep->declBus(c+22977,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_bitsword_i", false,-1, 4,0);
        tracep->declBus(c+22978,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_wordtransf_i", false,-1, 1,0);
        tracep->declBit(c+22979,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_lsbfirst_i", false,-1);
        tracep->declBit(c+21473,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_done_o", false,-1);
        tracep->declBus(c+22965,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_data_i", false,-1, 31,0);
        tracep->declBit(c+22966,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_data_valid_i", false,-1);
        tracep->declBit(c+22967,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_data_ready_o", false,-1);
        tracep->declBit(c+22968,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_start_i", false,-1);
        tracep->declBus(c+22969,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_size_i", false,-1, 15,0);
        tracep->declBit(c+22970,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_qpi_i", false,-1);
        tracep->declBus(c+22980,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_bitsword_i", false,-1, 4,0);
        tracep->declBus(c+22981,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_wordtransf_i", false,-1, 1,0);
        tracep->declBit(c+22982,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_lsbfirst_i", false,-1);
        tracep->declBit(c+22971,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_done_o", false,-1);
        tracep->declBus(c+656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_data_o", false,-1, 31,0);
        tracep->declBit(c+22972,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_data_valid_o", false,-1);
        tracep->declBit(c+21474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_data_ready_i", false,-1);
        tracep->declBit(c+23988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_clk_o", false,-1);
        tracep->declBit(c+648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_oe0_o", false,-1);
        tracep->declBit(c+649,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_oe1_o", false,-1);
        tracep->declBit(c+650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_oe2_o", false,-1);
        tracep->declBit(c+651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_oe3_o", false,-1);
        tracep->declBit(c+21611,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdo0_o", false,-1);
        tracep->declBit(c+21612,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdo1_o", false,-1);
        tracep->declBit(c+21613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdo2_o", false,-1);
        tracep->declBit(c+21614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdo3_o", false,-1);
        tracep->declBit(c+652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdi0_i", false,-1);
        tracep->declBit(c+653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdi1_i", false,-1);
        tracep->declBit(c+654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdi2_i", false,-1);
        tracep->declBit(c+655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx spi_sdi3_i", false,-1);
        tracep->declBus(c+21555,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_state", false,-1, 3,0);
        tracep->declBus(c+23022,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx tx_state_next", false,-1, 3,0);
        tracep->declBus(c+21556,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_state", false,-1, 3,0);
        tracep->declBus(c+23023,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx rx_state_next", false,-1, 3,0);
        tracep->declBus(c+21557,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_counter_hi", false,-1, 15,0);
        tracep->declBus(c+23024,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_counter_hi", false,-1, 15,0);
        tracep->declBus(c+21558,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_counter_hi", false,-1, 15,0);
        tracep->declBit(c+21559,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_sample_hi", false,-1);
        tracep->declBit(c+23025,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_sample_hi", false,-1);
        tracep->declBus(c+23026,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+21560,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_tx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+21561,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_rx_shift_reg", false,-1, 31,0);
        tracep->declBit(c+21562,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_clken", false,-1);
        tracep->declBit(c+21563,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_clken", false,-1);
        tracep->declBit(c+21564,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_rx_clken", false,-1);
        tracep->declBit(c+21565,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_tx_is_last", false,-1);
        tracep->declBit(c+21566,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_rx_is_last", false,-1);
        tracep->declBit(c+23027,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_is_last", false,-1);
        tracep->declBit(c+23028,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_is_last", false,-1);
        tracep->declBit(c+23029,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_sample_in", false,-1);
        tracep->declBit(c+23030,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_sample_rx_in", false,-1);
        tracep->declBit(c+23031,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_driving", false,-1);
        tracep->declBit(c+23032,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_sdo0", false,-1);
        tracep->declBit(c+23033,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_sdo1", false,-1);
        tracep->declBit(c+23034,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_sdo2", false,-1);
        tracep->declBit(c+23035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_sdo3", false,-1);
        tracep->declBus(c+23036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_mode", false,-1, 1,0);
        tracep->declBus(c+23037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_mode", false,-1, 1,0);
        tracep->declBus(c+23038,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_mode", false,-1, 1,0);
        tracep->declBus(c+21615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_spi_mode", false,-1, 1,0);
        tracep->declBit(c+21567,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_bits_done", false,-1);
        tracep->declBit(c+23039,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_idle", false,-1);
        tracep->declBit(c+23040,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_idle", false,-1);
        tracep->declBit(c+23041,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_is_ful", false,-1);
        tracep->declBit(c+21568,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_is_ful", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_clk", false,-1);
        tracep->declBit(c+678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_clk_inv", false,-1);
        tracep->declBit(c+23042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_clken", false,-1);
        tracep->declBit(c+21569,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_lsbfirst", false,-1);
        tracep->declBus(c+21570,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_bitsword", false,-1, 4,0);
        tracep->declBus(c+21571,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_wordtransf", false,-1, 1,0);
        tracep->declBus(c+23043,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_counter_bits", false,-1, 4,0);
        tracep->declBus(c+23044,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_counter_bits", false,-1, 4,0);
        tracep->declBus(c+21572,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_counter_bits", false,-1, 4,0);
        tracep->declBit(c+23045,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_sample_bits", false,-1);
        tracep->declBit(c+23046,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_sample_bits", false,-1);
        tracep->declBus(c+21573,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_counter_transf", false,-1, 1,0);
        tracep->declBus(c+23047,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_counter_transf", false,-1, 1,0);
        tracep->declBus(c+21574,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_counter_transf", false,-1, 1,0);
        tracep->declBit(c+21575,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_tx_sample_transf", false,-1);
        tracep->declBit(c+23048,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_rx_sample_transf", false,-1);
        tracep->declBit(c+679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_clk_cpha0", false,-1);
        tracep->declBit(c+680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_clk_inv", false,-1);
        tracep->declBit(c+681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_spi_clk_cpha1", false,-1);
        tracep->declBus(c+21576,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_bit_index", false,-1, 4,0);
        tracep->declBus(c+21577,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_bit_offset_add", false,-1, 4,0);
        tracep->declBus(c+21578,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx r_bit_offset", false,-1, 4,0);
        tracep->declBus(c+682,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_data_rx", false,-1, 31,0);
        tracep->declBit(c+21579,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx s_transf_done", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol clk_i", false,-1);
        tracep->declBit(c+23042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol test_en_i", false,-1);
        tracep->declBit(c+679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+23042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+683,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpha clk_i", false,-1);
        tracep->declBit(c+680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpha clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpha i_tc_clk_inverter clk_i", false,-1);
        tracep->declBit(c+680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpha i_tc_clk_inverter clk_o", false,-1);
        tracep->declBit(c+680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha clk_i", false,-1);
        tracep->declBit(c+23042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha test_en_i", false,-1);
        tracep->declBit(c+681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha clk_o", false,-1);
        tracep->declBit(c+680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+23042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha clk0_i", false,-1);
        tracep->declBit(c+681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha clk1_i", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha clk_sel_i", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha clk_o", false,-1);
        tracep->declBit(c+679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+21481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpol clk_i", false,-1);
        tracep->declBit(c+678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpol clk_o", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpol i_tc_clk_inverter clk_i", false,-1);
        tracep->declBit(c+678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clkinv_cpol i_tc_clk_inverter clk_o", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol clk0_i", false,-1);
        tracep->declBit(c+678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol clk1_i", false,-1);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol clk_sel_i", false,-1);
        tracep->declBit(c+23988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol clk_o", false,-1);
        tracep->declBit(c+677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+21480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+23988,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+22976,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep edge_i", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+23987,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep edge_o", false,-1);
        tracep->declBus(c+21580,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+24003,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep sync_b", false,-1);
        tracep->declBit(c+21581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+21610,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+21581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23987,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+24004,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+24003,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+24005,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+24003,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24005,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24006,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19374,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21900,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+22958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24007,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+22958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21904,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21900,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23572,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21900,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+22958,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23572,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23573,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16308,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19375,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21901,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+22959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24008,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+22959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21901,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23574,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21901,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+22959,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23574,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23575,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19376,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21902,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+22960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24009,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+22960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21902,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23576,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21902,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+22960,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23576,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23577,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19377,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+22961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24010,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+22961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23578,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21903,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+22961,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23578,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23579,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[0] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim REPLAY_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim sys_clk_i", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim periph_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim dft_cg_enable_i", false,-1);
        tracep->declBit(c+24011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_eot_o", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_event_i", false,-1, 3,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rwn_i", false,-1);
        tracep->declBus(c+693,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_ready_o", false,-1);
        tracep->declBus(c+19378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19379,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_size_o", false,-1, 19,0);
        tracep->declBit(c+19380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_continuous_o", false,-1);
        tracep->declBit(c+19381,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_en_o", false,-1);
        tracep->declBit(c+19382,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_clr_o", false,-1);
        tracep->declBit(c+22791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_en_i", false,-1);
        tracep->declBit(c+18534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_pending_i", false,-1);
        tracep->declBus(c+18535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_cmd_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19383,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_en_o", false,-1);
        tracep->declBit(c+19387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_en_i", false,-1);
        tracep->declBit(c+18537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_en_o", false,-1);
        tracep->declBit(c+19392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_en_i", false,-1);
        tracep->declBit(c+18540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_req_o", false,-1);
        tracep->declBit(c+694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_gnt_i", false,-1);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_i", false,-1, 31,0);
        tracep->declBit(c+20714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_valid_i", false,-1);
        tracep->declBit(c+19394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim cmd_ready_o", false,-1);
        tracep->declBit(c+19395,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_req_o", false,-1);
        tracep->declBit(c+695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_gnt_i", false,-1);
        tracep->declBus(c+19396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_i", false,-1, 31,0);
        tracep->declBit(c+20716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_valid_i", false,-1);
        tracep->declBit(c+19397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_tx_ready_o", false,-1);
        tracep->declBus(c+19398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_rx_o", false,-1, 31,0);
        tracep->declBit(c+23049,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_rx_valid_o", false,-1);
        tracep->declBit(c+23632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim data_rx_ready_i", false,-1);
        tracep->declBit(c+24012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_clk_o", false,-1);
        tracep->declBit(c+21616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_csn0_o", false,-1);
        tracep->declBit(c+21617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_csn1_o", false,-1);
        tracep->declBit(c+21618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_csn2_o", false,-1);
        tracep->declBit(c+21619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_csn3_o", false,-1);
        tracep->declBit(c+696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_oe0_o", false,-1);
        tracep->declBit(c+697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_oe1_o", false,-1);
        tracep->declBit(c+698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_oe2_o", false,-1);
        tracep->declBit(c+699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_oe3_o", false,-1);
        tracep->declBit(c+21759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdo0_o", false,-1);
        tracep->declBit(c+21760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdo1_o", false,-1);
        tracep->declBit(c+21761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdo2_o", false,-1);
        tracep->declBit(c+21762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdo3_o", false,-1);
        tracep->declBit(c+700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdi0_i", false,-1);
        tracep->declBit(c+701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdi1_i", false,-1);
        tracep->declBit(c+702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdi2_i", false,-1);
        tracep->declBit(c+703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim spi_sdi3_i", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim BUFFER_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_status", false,-1, 1,0);
        tracep->declBit(c+23063,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_start", false,-1);
        tracep->declBus(c+23064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_size", false,-1, 15,0);
        tracep->declBit(c+23065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_qpi", false,-1);
        tracep->declBit(c+21621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_done", false,-1);
        tracep->declBus(c+23066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_data", false,-1, 31,0);
        tracep->declBit(c+23067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_data_valid", false,-1);
        tracep->declBit(c+23068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_data_ready", false,-1);
        tracep->declBit(c+23069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_start", false,-1);
        tracep->declBus(c+23070,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_size", false,-1, 15,0);
        tracep->declBit(c+23071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_qpi", false,-1);
        tracep->declBit(c+23072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_done", false,-1);
        tracep->declBus(c+704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_data", false,-1, 31,0);
        tracep->declBit(c+23073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_data_valid", false,-1);
        tracep->declBit(c+21622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_data_ready", false,-1);
        tracep->declBus(c+705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_rx_data", false,-1, 31,0);
        tracep->declBit(c+23074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_rx_data_valid", false,-1);
        tracep->declBit(c+21623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_rx_data_ready", false,-1);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_tx_data", false,-1, 31,0);
        tracep->declBit(c+21624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_tx_data_valid", false,-1);
        tracep->declBit(c+23075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_tx_data_ready", false,-1);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_data_tx", false,-1, 31,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_data_tx_valid", false,-1);
        tracep->declBit(c+19401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_data_tx_ready", false,-1);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_cmd", false,-1, 31,0);
        tracep->declBit(c+21625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_cmd_valid", false,-1);
        tracep->declBit(c+706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_udma_cmd_ready", false,-1);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_cmd", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_cmd_valid", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_cmd_ready", false,-1);
        tracep->declBus(c+21626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_clkdiv_data", false,-1, 7,0);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_clkdiv_valid", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_clkdiv_ack", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_clkdiv_en", false,-1);
        tracep->declBus(c+23607,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_events", false,-1, 3,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_clk_spi", false,-1);
        tracep->declBit(c+23077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_spi_eot", false,-1);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_cfg_cpol", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_cfg_cpha", false,-1);
        tracep->declBit(c+24475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_customsize", false,-1);
        tracep->declBit(c+24476,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_customsize", false,-1);
        tracep->declBus(c+23078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_bitsword", false,-1, 4,0);
        tracep->declBus(c+23079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_wordtransf", false,-1, 1,0);
        tracep->declBit(c+23080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_tx_lsbfirst", false,-1);
        tracep->declBus(c+23081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_bitsword", false,-1, 4,0);
        tracep->declBus(c+23082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_wordtransf", false,-1, 1,0);
        tracep->declBit(c+23083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim s_rx_lsbfirst", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+693,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19379,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_size_o", false,-1, 19,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_continuous_o", false,-1);
        tracep->declBit(c+19381,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_en_o", false,-1);
        tracep->declBit(c+19382,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_clr_o", false,-1);
        tracep->declBit(c+22791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_en_i", false,-1);
        tracep->declBit(c+18534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_pending_i", false,-1);
        tracep->declBus(c+18535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_cmd_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19383,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBus(c+19398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBus(c+19396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+21620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if status_i", false,-1, 1,0);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if udma_cmd_i", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if udma_cmd_valid_i", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if udma_cmd_ready_i", false,-1);
        tracep->declBus(c+19378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cmd_startaddr", false,-1, 18,0);
        tracep->declBus(c+19379,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cmd_size", false,-1, 19,0);
        tracep->declBit(c+19380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cmd_continuous", false,-1);
        tracep->declBit(c+19381,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cmd_en", false,-1);
        tracep->declBit(c+19382,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cmd_clr", false,-1);
        tracep->declBus(c+19383,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19384,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBus(c+19398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_datasize", false,-1, 1,0);
        tracep->declBit(c+19385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19388,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_continuous", false,-1);
        tracep->declBus(c+19396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_datasize", false,-1, 1,0);
        tracep->declBit(c+19391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_tx_clr", false,-1);
        tracep->declBus(c+708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBus(c+24477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cnt_state", false,-1, 1,0);
        tracep->declBus(c+24478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_state_next", false,-1, 1,0);
        tracep->declBit(c+24479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_done", false,-1);
        tracep->declBit(c+24480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_start", false,-1);
        tracep->declBit(c+24481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_update", false,-1);
        tracep->declBus(c+24482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_target", false,-1, 7,0);
        tracep->declBus(c+24483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cnt_target", false,-1, 7,0);
        tracep->declBus(c+24484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if r_cnt", false,-1, 7,0);
        tracep->declBus(c+24485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cnt_next", false,-1, 7,0);
        tracep->declBus(c+19405,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cmd", false,-1, 3,0);
        tracep->declBus(c+19406,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cmd_decode_addr", false,-1, 18,0);
        tracep->declBus(c+19407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cmd_decode_size", false,-1, 19,0);
        tracep->declBit(c+19408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cmd_decode_txrxn", false,-1);
        tracep->declBus(c+19409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_cmd_decode_ds", false,-1, 1,0);
        tracep->declBit(c+19410,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_is_cmd_uca", false,-1);
        tracep->declBit(c+19411,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_reg_if s_is_cmd_ucs", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen dft_cg_enable_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clock_enable_i", false,-1);
        tracep->declBus(c+21626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_div_data_i", false,-1, 7,0);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_div_valid_i", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_div_ack_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_o", false,-1);
        tracep->declBus(c+18850,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen state", false,-1, 1,0);
        tracep->declBus(c+24015,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen state_next", false,-1, 1,0);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clk_out", false,-1);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clk_out_dft", false,-1);
        tracep->declBit(c+18851,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clock_enable", false,-1);
        tracep->declBit(c+18851,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clock_enable_gate", false,-1);
        tracep->declBit(c+18852,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clk_div_valid", false,-1);
        tracep->declBus(c+18853,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen reg_clk_div", false,-1, 7,0);
        tracep->declBit(c+24016,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clk_div_valid_sync", false,-1);
        tracep->declBit(c+18854,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen r_clockdiv_en", false,-1);
        tracep->declBit(c+18855,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clockdiv_en", false,-1);
        tracep->declBit(c+18856,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen r_clockout_mux", false,-1);
        tracep->declBit(c+18857,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clockout_mux", false,-1);
        tracep->declBit(c+18858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen s_clk_out_div", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop STAGES", false,-1, 31,0);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop en_i", false,-1);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop serial_i", false,-1);
        tracep->declBit(c+24016,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop r_edge_o", false,-1);
        tracep->declBit(c+24017,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop f_edge_o", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop serial_o", false,-1);
        tracep->declBit(c+711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop clk", false,-1);
        tracep->declBit(c+24018,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop serial", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24018,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24019,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt rstn_i", false,-1);
        tracep->declBit(c+18854,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt en_i", false,-1);
        tracep->declBus(c+18853,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt clk_div_i", false,-1, 7,0);
        tracep->declBit(c+18852,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt clk_div_valid_i", false,-1);
        tracep->declBit(c+18858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt clk_o", false,-1);
        tracep->declBus(c+18859,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt r_counter", false,-1, 7,0);
        tracep->declBus(c+18860,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clkdiv_cnt r_target", false,-1, 7,0);
        tracep->declBit(c+18858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i clk0_i", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i clk1_i", false,-1);
        tracep->declBit(c+18856,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i clk_sel_i", false,-1);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i clk_o", false,-1);
        tracep->declBit(c+18858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+18856,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen clk_mux_i i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate clk_i", false,-1);
        tracep->declBit(c+18851,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate clk_o", false,-1);
        tracep->declBit(c+710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+18851,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_clockgen i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd src_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd src_rstn_i", false,-1);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd src_data_i", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd src_valid_i", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd src_ready_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd dst_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd dst_rstn_i", false,-1);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd dst_data_o", false,-1, 31,0);
        tracep->declBit(c+21625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd dst_valid_o", false,-1);
        tracep->declBit(c+706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd dst_ready_i", false,-1);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd data_async", false,-1, 31,0);
        tracep->declBus(c+23050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd write_token", false,-1, 7,0);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din rstn", false,-1);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din data", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din valid", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din ready", false,-1);
        tracep->declBus(c+23050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_token", false,-1, 7,0);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din data_async", false,-1, 31,0);
        tracep->declBit(c+19412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din stall", false,-1);
        tracep->declBit(c+19413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_enable", false,-1);
        tracep->declBus(c+23051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer rstn", false,-1);
        tracep->declBit(c+19413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer write_enable", false,-1);
        tracep->declBus(c+23051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+19414,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+23052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+21631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+23052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+83,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+84,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+85,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+86,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+87,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+88,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr rstn", false,-1);
        tracep->declBit(c+19413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr enable", false,-1);
        tracep->declBus(c+23050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+24020,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full rstn", false,-1);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+23051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full valid", false,-1);
        tracep->declBit(c+19412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full", false,-1);
        tracep->declBit(c+21731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full fifo_full", false,-1);
        tracep->declBit(c+21732,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_dn", false,-1);
        tracep->declBit(c+19422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_up", false,-1);
        tracep->declBit(c+19423,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout rstn", false,-1);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout data", false,-1, 31,0);
        tracep->declBit(c+21625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout valid", false,-1);
        tracep->declBit(c+706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout ready", false,-1);
        tracep->declBus(c+23050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+21630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+24021,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_enable", false,-1);
        tracep->declBit(c+714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout stall", false,-1);
        tracep->declBus(c+21632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+21633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+21634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24021,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr enable", false,-1);
        tracep->declBus(c+21632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+24022,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+23050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+21633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+21635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_cmd u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo clr_i", false,-1);
        tracep->declBit(c+19393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo req_o", false,-1);
        tracep->declBit(c+694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo gnt_i", false,-1);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo valid_o", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo ready_i", false,-1);
        tracep->declBit(c+20714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo valid_i", false,-1);
        tracep->declBus(c+20713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19426,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19427,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19431+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19433,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo full", false,-1);
        tracep->declBus(c+19434,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_cmd_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx src_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx src_rstn_i", false,-1);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx src_data_i", false,-1, 31,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx src_valid_i", false,-1);
        tracep->declBit(c+19401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx src_ready_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx dst_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx dst_rstn_i", false,-1);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+21624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx dst_valid_o", false,-1);
        tracep->declBit(c+23075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx dst_ready_i", false,-1);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx data_async", false,-1, 31,0);
        tracep->declBus(c+23053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx write_token", false,-1, 7,0);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din rstn", false,-1);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din data", false,-1, 31,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din valid", false,-1);
        tracep->declBit(c+19401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din ready", false,-1);
        tracep->declBus(c+23053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_token", false,-1, 7,0);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+19435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din stall", false,-1);
        tracep->declBit(c+19436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_enable", false,-1);
        tracep->declBus(c+23054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+19436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+23054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+19437,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+23055,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+21637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+23055,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+89,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+90,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+91,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+92,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+93,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+94,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+19436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+23053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+24023,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full rstn", false,-1);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+23054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full valid", false,-1);
        tracep->declBit(c+19435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full", false,-1);
        tracep->declBit(c+21735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+21736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_up", false,-1);
        tracep->declBit(c+19446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout rstn", false,-1);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout data", false,-1, 31,0);
        tracep->declBit(c+21624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout valid", false,-1);
        tracep->declBit(c+23075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout ready", false,-1);
        tracep->declBus(c+23053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+21636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+21743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_enable", false,-1);
        tracep->declBit(c+23084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout stall", false,-1);
        tracep->declBus(c+21638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+21639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+21640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+21743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+21638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+21744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+23053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+21639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+21641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_tx u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo clr_i", false,-1);
        tracep->declBit(c+19395,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo req_o", false,-1);
        tracep->declBit(c+695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo gnt_i", false,-1);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo valid_o", false,-1);
        tracep->declBit(c+19401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo ready_i", false,-1);
        tracep->declBit(c+20716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo valid_i", false,-1);
        tracep->declBus(c+20715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19397,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19452,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19453,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19454+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19456,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo full", false,-1);
        tracep->declBus(c+19457,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx src_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx src_rstn_i", false,-1);
        tracep->declBus(c+705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx src_data_i", false,-1, 31,0);
        tracep->declBit(c+23074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx src_valid_i", false,-1);
        tracep->declBit(c+21623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx src_ready_o", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx dst_clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx dst_rstn_i", false,-1);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+23049,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx dst_valid_o", false,-1);
        tracep->declBit(c+23632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx dst_ready_i", false,-1);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx data_async", false,-1, 31,0);
        tracep->declBus(c+21642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx write_token", false,-1, 7,0);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx read_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din rstn", false,-1);
        tracep->declBus(c+705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din data", false,-1, 31,0);
        tracep->declBit(c+23074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din valid", false,-1);
        tracep->declBit(c+21623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din ready", false,-1);
        tracep->declBus(c+21642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_token", false,-1, 7,0);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+21643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din stall", false,-1);
        tracep->declBit(c+23085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_enable", false,-1);
        tracep->declBus(c+21644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+23085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+21644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+21645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer data", false,-1, 255,0);
        tracep->declBus(c+21653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+23057,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+21653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+95,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+96,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+97,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+23057,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+98,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+99,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+100,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+23085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+21642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+21745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full rstn", false,-1);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+21644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+23074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full valid", false,-1);
        tracep->declBit(c+21643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full", false,-1);
        tracep->declBit(c+21739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+21740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_dn", false,-1);
        tracep->declBit(c+21654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_up", false,-1);
        tracep->declBit(c+21655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+21654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+21656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout rstn", false,-1);
        tracep->declBus(c+21730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout data", false,-1, 31,0);
        tracep->declBit(c+23049,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout valid", false,-1);
        tracep->declBit(c+23632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout ready", false,-1);
        tracep->declBus(c+21642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+23056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+24024,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout stall", false,-1);
        tracep->declBus(c+19458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+19459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+23058,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24024,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+24025,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+21642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+19459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+19460,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_dc_rx u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl REPLAY_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rstn_i", false,-1);
        tracep->declBit(c+23077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl eot_o", false,-1);
        tracep->declBus(c+23607,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl event_i", false,-1, 3,0);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl cfg_cpol_o", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl cfg_cpha_o", false,-1);
        tracep->declBus(c+21626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl cfg_clkdiv_data_o", false,-1, 7,0);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl cfg_clkdiv_valid_o", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl cfg_clkdiv_ack_i", false,-1);
        tracep->declBit(c+23063,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_start_o", false,-1);
        tracep->declBus(c+23064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_size_o", false,-1, 15,0);
        tracep->declBus(c+23078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_bitsword_o", false,-1, 4,0);
        tracep->declBus(c+23079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_wordtransf_o", false,-1, 1,0);
        tracep->declBit(c+23080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_lsbfirst_o", false,-1);
        tracep->declBit(c+23065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_qpi_o", false,-1);
        tracep->declBit(c+21621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_done_i", false,-1);
        tracep->declBus(c+23066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_data_o", false,-1, 31,0);
        tracep->declBit(c+23067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_data_valid_o", false,-1);
        tracep->declBit(c+23068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl tx_data_ready_i", false,-1);
        tracep->declBit(c+23069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_start_o", false,-1);
        tracep->declBus(c+23070,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_size_o", false,-1, 15,0);
        tracep->declBus(c+23081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_bitsword_o", false,-1, 4,0);
        tracep->declBus(c+23082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_wordtransf_o", false,-1, 1,0);
        tracep->declBit(c+23083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_lsbfirst_o", false,-1);
        tracep->declBit(c+23071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_qpi_o", false,-1);
        tracep->declBit(c+23072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_done_i", false,-1);
        tracep->declBus(c+704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_data_i", false,-1, 31,0);
        tracep->declBit(c+23073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_data_valid_i", false,-1);
        tracep->declBit(c+21622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl rx_data_ready_o", false,-1);
        tracep->declBus(c+23076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_cmd_i", false,-1, 31,0);
        tracep->declBit(c+21625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_cmd_valid_i", false,-1);
        tracep->declBit(c+706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_cmd_ready_o", false,-1);
        tracep->declBus(c+24013,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_tx_data_i", false,-1, 31,0);
        tracep->declBit(c+21624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_tx_data_valid_i", false,-1);
        tracep->declBit(c+23075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_tx_data_ready_o", false,-1);
        tracep->declBus(c+705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_rx_data_o", false,-1, 31,0);
        tracep->declBit(c+23074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_rx_data_valid_o", false,-1);
        tracep->declBit(c+21623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl udma_rx_data_ready_i", false,-1);
        tracep->declBit(c+21616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl spi_csn0_o", false,-1);
        tracep->declBit(c+21617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl spi_csn1_o", false,-1);
        tracep->declBit(c+21618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl spi_csn2_o", false,-1);
        tracep->declBit(c+21619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl spi_csn3_o", false,-1);
        tracep->declBus(c+21620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl status_o", false,-1, 1,0);
        tracep->declBus(c+21657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl state", false,-1, 2,0);
        tracep->declBus(c+24026,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl state_next", false,-1, 2,0);
        tracep->declBus(c+715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_status", false,-1, 1,0);
        tracep->declBus(c+21620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_status", false,-1, 1,0);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cfg_cpol", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cfg_cpha", false,-1);
        tracep->declBus(c+21626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cfg_clkdiv", false,-1, 7,0);
        tracep->declBit(c+23086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_cfg", false,-1);
        tracep->declBit(c+21658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_update_cfg", false,-1);
        tracep->declBit(c+23087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_qpi", false,-1);
        tracep->declBit(c+23088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_cs", false,-1);
        tracep->declBit(c+23089,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_evt", false,-1);
        tracep->declBit(c+23090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_chk", false,-1);
        tracep->declBit(c+21659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_clear_cs", false,-1);
        tracep->declBit(c+23608,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_event", false,-1);
        tracep->declBus(c+21660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_evt_sel", false,-1, 1,0);
        tracep->declBus(c+21746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cmd", false,-1, 3,0);
        tracep->declBit(c+23091,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_cfg", false,-1);
        tracep->declBit(c+23092,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_sot", false,-1);
        tracep->declBit(c+23093,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_snc", false,-1);
        tracep->declBit(c+23094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_dum", false,-1);
        tracep->declBit(c+23095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_wai", false,-1);
        tracep->declBit(c+23096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_txd", false,-1);
        tracep->declBit(c+23097,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_rxd", false,-1);
        tracep->declBit(c+23098,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_rxc", false,-1);
        tracep->declBit(c+23099,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_rpt", false,-1);
        tracep->declBit(c+23100,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_rpe", false,-1);
        tracep->declBit(c+23101,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_eot", false,-1);
        tracep->declBit(c+23102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_ful", false,-1);
        tracep->declBit(c+24486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_wcy", false,-1);
        tracep->declBit(c+23103,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_uca", false,-1);
        tracep->declBit(c+23104,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl is_cmd_ucs", false,-1);
        tracep->declBit(c+21747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_cpol", false,-1);
        tracep->declBit(c+21748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_cpha", false,-1);
        tracep->declBus(c+21749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_clkdiv", false,-1, 7,0);
        tracep->declBit(c+23105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_lsb", false,-1);
        tracep->declBit(c+23106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_qpi", false,-1);
        tracep->declBus(c+21750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cs", false,-1, 1,0);
        tracep->declBus(c+21751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_check", false,-1, 15,0);
        tracep->declBus(c+23107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_size_long", false,-1, 15,0);
        tracep->declBus(c+21751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cmd_data", false,-1, 15,0);
        tracep->declBus(c+24487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_size", false,-1, 4,0);
        tracep->declBit(c+21752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_eot_evt", false,-1);
        tracep->declBit(c+21753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_eot_keep_cs", false,-1);
        tracep->declBus(c+21754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cfg_chk_type", false,-1, 1,0);
        tracep->declBus(c+21755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_cs_wait", false,-1, 7,0);
        tracep->declBus(c+23108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_wait_typ", false,-1, 1,0);
        tracep->declBus(c+21750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_wait_evt", false,-1, 1,0);
        tracep->declBus(c+23109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_wait_cyc", false,-1, 7,0);
        tracep->declBus(c+21750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cs", false,-1, 1,0);
        tracep->declBit(c+23110,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_qpi", false,-1);
        tracep->declBit(c+21661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_qpi", false,-1);
        tracep->declBus(c+21662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_chk", false,-1, 15,0);
        tracep->declBus(c+21663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_chk_type", false,-1, 1,0);
        tracep->declBit(c+23111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_is_dummy", false,-1);
        tracep->declBit(c+21664,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_is_dummy", false,-1);
        tracep->declBus(c+21665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_rpt_num", false,-1, 15,0);
        tracep->declBus(c+716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_rpt_num", false,-1, 15,0);
        tracep->declBit(c+23112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_setup_replay", false,-1);
        tracep->declBit(c+717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_is_replay", false,-1);
        tracep->declBit(c+23113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_is_ful", false,-1);
        tracep->declBit(c+21666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_is_ful", false,-1);
        tracep->declBit(c+23114,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_done", false,-1);
        tracep->declBit(c+21667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_tx_done", false,-1);
        tracep->declBit(c+21668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_rx_done", false,-1);
        tracep->declBit(c+718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_chk_result", false,-1);
        tracep->declBit(c+719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_chk_result", false,-1);
        tracep->declBit(c+21669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_chk_result", false,-1);
        tracep->declBit(c+720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_status", false,-1);
        tracep->declQuad(c+21670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_out", false,-1, 32,0);
        tracep->declBit(c+721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_out_ready", false,-1);
        tracep->declBit(c+21672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_out_valid", false,-1);
        tracep->declQuad(c+21756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_in", false,-1, 32,0);
        tracep->declBit(c+21673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_in_ready", false,-1);
        tracep->declBit(c+722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_replay_buffer_in_valid", false,-1);
        tracep->declBit(c+723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_update_rpt", false,-1);
        tracep->declBit(c+21674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_is_replay", false,-1);
        tracep->declBit(c+23115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_clr_rpt_buf", false,-1);
        tracep->declBit(c+21675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_first_replay", false,-1);
        tracep->declBit(c+21676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_first_replay", false,-1);
        tracep->declBit(c+23116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_set_first_reply", false,-1);
        tracep->declBit(c+21677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_clr_first_reply", false,-1);
        tracep->declBus(c+23117,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_wordstransf", false,-1, 1,0);
        tracep->declBus(c+23118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_wordstransf", false,-1, 1,0);
        tracep->declBus(c+23119,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cd_wordsize", false,-1, 4,0);
        tracep->declBus(c+21678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cnt_state", false,-1, 1,0);
        tracep->declBus(c+23120,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_state_next", false,-1, 1,0);
        tracep->declBit(c+21679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_done", false,-1);
        tracep->declBit(c+23121,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_start", false,-1);
        tracep->declBit(c+21680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_update", false,-1);
        tracep->declBus(c+23122,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_target", false,-1, 7,0);
        tracep->declBus(c+21681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cnt_target", false,-1, 7,0);
        tracep->declBus(c+21682,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl r_cnt", false,-1, 7,0);
        tracep->declBus(c+21683,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl s_cnt_next", false,-1, 7,0);
        tracep->declBus(c+23609,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl proc_s_event unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop rstn_i", false,-1);
        tracep->declBit(c+21658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop valid_i", false,-1);
        tracep->declBit(c+24014,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop ack_i", false,-1);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop valid_o", false,-1);
        tracep->declBus(c+21684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop sync_a", false,-1, 1,0);
        tracep->declBit(c+21627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop r_input_reg", false,-1);
        tracep->declBit(c+21685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_edgeprop s_input_reg_next", false,-1);
        tracep->declBus(c+24474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer rstn_i", false,-1);
        tracep->declBit(c+23115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer clr_i", false,-1);
        tracep->declBus(c+21686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer elements_o", false,-1, 3,0);
        tracep->declQuad(c+21670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer data_o", false,-1, 32,0);
        tracep->declBit(c+21672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer valid_o", false,-1);
        tracep->declBit(c+721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer ready_i", false,-1);
        tracep->declBit(c+722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer valid_i", false,-1);
        tracep->declQuad(c+21756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer data_i", false,-1, 32,0);
        tracep->declBit(c+21673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer ready_o", false,-1);
        tracep->declBus(c+21687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer pointer_in", false,-1, 2,0);
        tracep->declBus(c+21688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer pointer_out", false,-1, 2,0);
        tracep->declBus(c+21686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer elements", false,-1, 3,0);
        {int i; for (i=0; i<6; i++) {
                tracep->declQuad(c+21689+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer buffer", true,(i+0), 32,0);}}
        tracep->declBit(c+21701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer full", false,-1);
        tracep->declBus(c+21702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_spictrl i_reply_buffer loop1", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rstn_i", false,-1);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx cfg_cpol_i", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx cfg_cpha_i", false,-1);
        tracep->declBit(c+23063,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_start_i", false,-1);
        tracep->declBus(c+23064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_size_i", false,-1, 15,0);
        tracep->declBit(c+23065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_qpi_i", false,-1);
        tracep->declBus(c+23078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_bitsword_i", false,-1, 4,0);
        tracep->declBus(c+23079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_wordtransf_i", false,-1, 1,0);
        tracep->declBit(c+23080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_lsbfirst_i", false,-1);
        tracep->declBit(c+21621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_done_o", false,-1);
        tracep->declBus(c+23066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_data_i", false,-1, 31,0);
        tracep->declBit(c+23067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_data_valid_i", false,-1);
        tracep->declBit(c+23068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_data_ready_o", false,-1);
        tracep->declBit(c+23069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_start_i", false,-1);
        tracep->declBus(c+23070,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_size_i", false,-1, 15,0);
        tracep->declBit(c+23071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_qpi_i", false,-1);
        tracep->declBus(c+23081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_bitsword_i", false,-1, 4,0);
        tracep->declBus(c+23082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_wordtransf_i", false,-1, 1,0);
        tracep->declBit(c+23083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_lsbfirst_i", false,-1);
        tracep->declBit(c+23072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_done_o", false,-1);
        tracep->declBus(c+704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_data_o", false,-1, 31,0);
        tracep->declBit(c+23073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_data_valid_o", false,-1);
        tracep->declBit(c+21622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_data_ready_i", false,-1);
        tracep->declBit(c+24012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_clk_o", false,-1);
        tracep->declBit(c+696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_oe0_o", false,-1);
        tracep->declBit(c+697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_oe1_o", false,-1);
        tracep->declBit(c+698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_oe2_o", false,-1);
        tracep->declBit(c+699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_oe3_o", false,-1);
        tracep->declBit(c+21759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdo0_o", false,-1);
        tracep->declBit(c+21760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdo1_o", false,-1);
        tracep->declBit(c+21761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdo2_o", false,-1);
        tracep->declBit(c+21762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdo3_o", false,-1);
        tracep->declBit(c+700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdi0_i", false,-1);
        tracep->declBit(c+701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdi1_i", false,-1);
        tracep->declBit(c+702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdi2_i", false,-1);
        tracep->declBit(c+703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx spi_sdi3_i", false,-1);
        tracep->declBus(c+21703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_state", false,-1, 3,0);
        tracep->declBus(c+23123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx tx_state_next", false,-1, 3,0);
        tracep->declBus(c+21704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_state", false,-1, 3,0);
        tracep->declBus(c+23124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx rx_state_next", false,-1, 3,0);
        tracep->declBus(c+21705,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_counter_hi", false,-1, 15,0);
        tracep->declBus(c+23125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_counter_hi", false,-1, 15,0);
        tracep->declBus(c+21706,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_counter_hi", false,-1, 15,0);
        tracep->declBit(c+21707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_sample_hi", false,-1);
        tracep->declBit(c+23126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_sample_hi", false,-1);
        tracep->declBus(c+23127,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+21708,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_tx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_shift_reg", false,-1, 31,0);
        tracep->declBus(c+21709,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_rx_shift_reg", false,-1, 31,0);
        tracep->declBit(c+21710,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_clken", false,-1);
        tracep->declBit(c+21711,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_clken", false,-1);
        tracep->declBit(c+21712,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_rx_clken", false,-1);
        tracep->declBit(c+21713,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_tx_is_last", false,-1);
        tracep->declBit(c+21714,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_rx_is_last", false,-1);
        tracep->declBit(c+23128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_is_last", false,-1);
        tracep->declBit(c+23129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_is_last", false,-1);
        tracep->declBit(c+23130,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_sample_in", false,-1);
        tracep->declBit(c+23131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_sample_rx_in", false,-1);
        tracep->declBit(c+23132,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_driving", false,-1);
        tracep->declBit(c+23133,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_sdo0", false,-1);
        tracep->declBit(c+23134,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_sdo1", false,-1);
        tracep->declBit(c+23135,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_sdo2", false,-1);
        tracep->declBit(c+23136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_sdo3", false,-1);
        tracep->declBus(c+23137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_mode", false,-1, 1,0);
        tracep->declBus(c+23138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_mode", false,-1, 1,0);
        tracep->declBus(c+23139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_mode", false,-1, 1,0);
        tracep->declBus(c+21763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_spi_mode", false,-1, 1,0);
        tracep->declBit(c+21715,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_bits_done", false,-1);
        tracep->declBit(c+23140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_idle", false,-1);
        tracep->declBit(c+23141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_idle", false,-1);
        tracep->declBit(c+23142,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_is_ful", false,-1);
        tracep->declBit(c+21716,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_is_ful", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_clk", false,-1);
        tracep->declBit(c+726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_clk_inv", false,-1);
        tracep->declBit(c+23143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_clken", false,-1);
        tracep->declBit(c+21717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_lsbfirst", false,-1);
        tracep->declBus(c+21718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_bitsword", false,-1, 4,0);
        tracep->declBus(c+21719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_wordtransf", false,-1, 1,0);
        tracep->declBus(c+23144,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_counter_bits", false,-1, 4,0);
        tracep->declBus(c+23145,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_counter_bits", false,-1, 4,0);
        tracep->declBus(c+21720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_counter_bits", false,-1, 4,0);
        tracep->declBit(c+23146,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_sample_bits", false,-1);
        tracep->declBit(c+23147,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_sample_bits", false,-1);
        tracep->declBus(c+21721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_counter_transf", false,-1, 1,0);
        tracep->declBus(c+23148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_counter_transf", false,-1, 1,0);
        tracep->declBus(c+21722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_counter_transf", false,-1, 1,0);
        tracep->declBit(c+21723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_tx_sample_transf", false,-1);
        tracep->declBit(c+23149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_rx_sample_transf", false,-1);
        tracep->declBit(c+727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_clk_cpha0", false,-1);
        tracep->declBit(c+728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_clk_inv", false,-1);
        tracep->declBit(c+729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_spi_clk_cpha1", false,-1);
        tracep->declBus(c+21724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_bit_index", false,-1, 4,0);
        tracep->declBus(c+21725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_bit_offset_add", false,-1, 4,0);
        tracep->declBus(c+21726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx r_bit_offset", false,-1, 4,0);
        tracep->declBus(c+730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_data_rx", false,-1, 31,0);
        tracep->declBit(c+21727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx s_transf_done", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol clk_i", false,-1);
        tracep->declBit(c+23143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol test_en_i", false,-1);
        tracep->declBit(c+727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+23143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpol i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpha clk_i", false,-1);
        tracep->declBit(c+728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpha clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpha i_tc_clk_inverter clk_i", false,-1);
        tracep->declBit(c+728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpha i_tc_clk_inverter clk_o", false,-1);
        tracep->declBit(c+728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha clk_i", false,-1);
        tracep->declBit(c+23143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha test_en_i", false,-1);
        tracep->declBit(c+729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha clk_o", false,-1);
        tracep->declBit(c+728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+23143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+732,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_outclkgte_cpha i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha clk0_i", false,-1);
        tracep->declBit(c+729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha clk1_i", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha clk_sel_i", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha clk_o", false,-1);
        tracep->declBit(c+727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+21629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpha i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpol clk_i", false,-1);
        tracep->declBit(c+726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpol clk_o", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpol i_tc_clk_inverter clk_i", false,-1);
        tracep->declBit(c+726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clkinv_cpol i_tc_clk_inverter clk_o", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol clk0_i", false,-1);
        tracep->declBit(c+726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol clk1_i", false,-1);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol clk_sel_i", false,-1);
        tracep->declBit(c+24012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol clk_o", false,-1);
        tracep->declBit(c+725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+21628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+24012,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_txrx u_clockmux_cpol i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+23077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep edge_i", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+24011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep edge_o", false,-1);
        tracep->declBus(c+21728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+24027,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep sync_b", false,-1);
        tracep->declBit(c+21729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+21758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+21729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+24011,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+24028,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+24027,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+24029,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+24027,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24029,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24030,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16307,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19461,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+23059,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24031,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+23059,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23580,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+23059,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23580,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[0] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16308,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+23060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24032,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+23060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21919,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21913,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+23060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23583,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[1] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16309,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+23061,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24033,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+23061,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21920,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21921,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23584,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21914,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+23061,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23584,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23585,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[2] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep clk_tx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep rstn_tx_i", false,-1);
        tracep->declBit(c+16310,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep edge_i", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep clk_rx_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep rstn_rx_i", false,-1);
        tracep->declBit(c+21922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep edge_o", false,-1);
        tracep->declBus(c+19464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep sync_a", false,-1, 1,0);
        tracep->declBit(c+21915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep sync_b", false,-1);
        tracep->declBit(c+23062,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep r_input_reg", false,-1);
        tracep->declBit(c+24034,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb en_i", false,-1);
        tracep->declBit(c+23062,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+21922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+21923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+21915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb clk", false,-1);
        tracep->declBit(c+23586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb serial", false,-1);
        tracep->declBit(c+21915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+23062,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+23586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+23587,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+707,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_spim_gen[1] i_spim genblk1[3] u_eot_ep i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c sys_clk_i", false,-1);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c periph_clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c rstn_i", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c ext_events_i", false,-1, 3,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rwn_i", false,-1);
        tracep->declBus(c+741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_ready_o", false,-1);
        tracep->declBus(c+19135,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_en_o", false,-1);
        tracep->declBit(c+19139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20804,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_en_i", false,-1);
        tracep->declBit(c+18543,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18544,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18545,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19142,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_en_o", false,-1);
        tracep->declBit(c+19144,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22793,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_en_i", false,-1);
        tracep->declBit(c+18546,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18548,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19145,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_req_o", false,-1);
        tracep->declBit(c+742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_gnt_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_i", false,-1, 7,0);
        tracep->declBit(c+20718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_valid_i", false,-1);
        tracep->declBit(c+19146,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_tx_ready_o", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_rx_o", false,-1, 7,0);
        tracep->declBit(c+19147,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_rx_valid_o", false,-1);
        tracep->declBit(c+23634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c data_rx_ready_i", false,-1);
        tracep->declBit(c+24488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c err_o", false,-1);
        tracep->declBit(c+743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c scl_o", false,-1);
        tracep->declBit(c+18722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c scl_oe", false,-1);
        tracep->declBit(c+744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c sda_o", false,-1);
        tracep->declBit(c+18723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c sda_oe", false,-1);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx", false,-1, 7,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx_valid", false,-1);
        tracep->declBit(c+19150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx_ready", false,-1);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx_dc", false,-1, 7,0);
        tracep->declBit(c+20661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx_dc_valid", false,-1);
        tracep->declBit(c+24036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_tx_dc_ready", false,-1);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_rx_dc", false,-1, 7,0);
        tracep->declBit(c+24037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_rx_dc_valid", false,-1);
        tracep->declBit(c+18725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_data_rx_dc_ready", false,-1);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c s_do_rst", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19135,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20804,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18543,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18544,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18545,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19142,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19144,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22793,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18546,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18548,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if cfg_do_rst_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if status_busy_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if status_al_i", false,-1);
        tracep->declBus(c+19135,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19136,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBit(c+19137,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19138,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19139,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19140,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19141,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19142,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_tx_continuous", false,-1);
        tracep->declBit(c+19143,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19144,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_tx_clr", false,-1);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_do_rst", false,-1);
        tracep->declBus(c+745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+19152,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_al", false,-1);
        tracep->declBit(c+19153,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_reg_if r_busy", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo clr_i", false,-1);
        tracep->declBit(c+19145,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo req_o", false,-1);
        tracep->declBit(c+742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo gnt_i", false,-1);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo valid_o", false,-1);
        tracep->declBit(c+19150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo ready_i", false,-1);
        tracep->declBit(c+20718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo valid_i", false,-1);
        tracep->declBus(c+20717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19146,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19154,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19155,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19156,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19157,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo s_stop_req", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19154,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20718,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20717,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19146,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19158,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19159,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19154,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19160+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo buffer", true,(i+0), 7,0);}}
        tracep->declBit(c+19162,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo full", false,-1);
        tracep->declBus(c+19163,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_tx_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx src_clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx src_rstn_i", false,-1);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx src_data_i", false,-1, 7,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx src_valid_i", false,-1);
        tracep->declBit(c+19150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx src_ready_o", false,-1);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx dst_clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx dst_rstn_i", false,-1);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+20661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx dst_valid_o", false,-1);
        tracep->declBit(c+24036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx dst_ready_i", false,-1);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx data_async", false,-1, 7,0);
        tracep->declBus(c+19164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx write_token", false,-1, 3,0);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din rstn", false,-1);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din data", false,-1, 7,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din valid", false,-1);
        tracep->declBit(c+19150,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din ready", false,-1);
        tracep->declBus(c+19164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+19165,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din stall", false,-1);
        tracep->declBit(c+19166,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_enable", false,-1);
        tracep->declBus(c+19167,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+19166,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+19167,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+19148,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+19168,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+19169,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+20663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19167,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19169,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+101,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+103,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+104,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+19166,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+19164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+19170,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full rstn", false,-1);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+19167,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+19149,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full valid", false,-1);
        tracep->declBit(c+19165,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full", false,-1);
        tracep->declBit(c+19180,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+19181,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19182,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19183,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19171,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_up", false,-1);
        tracep->declBit(c+19172,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19183,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19171,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19173,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout rstn", false,-1);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout data", false,-1, 7,0);
        tracep->declBit(c+20661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout valid", false,-1);
        tracep->declBit(c+24036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout ready", false,-1);
        tracep->declBus(c+19164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+20662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+24038,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_enable", false,-1);
        tracep->declBit(c+24039,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout stall", false,-1);
        tracep->declBus(c+18726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+18727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+20664,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24038,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+18726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+24040,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+19164,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+18727,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+18728,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_dc_fifo_tx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx src_clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx src_rstn_i", false,-1);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx src_data_i", false,-1, 7,0);
        tracep->declBit(c+24037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx src_valid_i", false,-1);
        tracep->declBit(c+18725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx src_ready_o", false,-1);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx dst_clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx dst_rstn_i", false,-1);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+19147,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx dst_valid_o", false,-1);
        tracep->declBit(c+23634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx dst_ready_i", false,-1);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx data_async", false,-1, 7,0);
        tracep->declBus(c+20665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx write_token", false,-1, 3,0);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din rstn", false,-1);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din data", false,-1, 7,0);
        tracep->declBit(c+24037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din valid", false,-1);
        tracep->declBit(c+18725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din ready", false,-1);
        tracep->declBus(c+20665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+18729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din stall", false,-1);
        tracep->declBit(c+24041,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_enable", false,-1);
        tracep->declBus(c+20666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+24041,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+20666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+18730,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+20667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+19175,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+105,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+106,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19175,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+107,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+108,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+24041,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+20665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+24042,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full rstn", false,-1);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+20666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+24037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full valid", false,-1);
        tracep->declBit(c+18729,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full", false,-1);
        tracep->declBit(c+19184,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+19185,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19186,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19187,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_dn", false,-1);
        tracep->declBit(c+18731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_up", false,-1);
        tracep->declBit(c+18732,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19187,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+18731,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+18733,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout rstn", false,-1);
        tracep->declBus(c+24035,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout data", false,-1, 7,0);
        tracep->declBit(c+19147,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout valid", false,-1);
        tracep->declBit(c+23634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout ready", false,-1);
        tracep->declBus(c+20665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+19174,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+24043,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout stall", false,-1);
        tracep->declBus(c+19176,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+19177,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+19178,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24043,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19176,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+24044,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+20665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+19177,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+19179,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c u_dc_fifo_rx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control rstn_i", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control ext_events_i", false,-1, 3,0);
        tracep->declBus(c+22673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_tx_i", false,-1, 7,0);
        tracep->declBit(c+20661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_tx_valid_i", false,-1);
        tracep->declBit(c+24036,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_tx_ready_o", false,-1);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_rx_o", false,-1, 7,0);
        tracep->declBit(c+24037,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_rx_valid_o", false,-1);
        tracep->declBit(c+18725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control data_rx_ready_i", false,-1);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control sw_rst_i", false,-1);
        tracep->declBit(c+18734,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control err_o", false,-1);
        tracep->declBit(c+743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control scl_o", false,-1);
        tracep->declBit(c+18722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control scl_oe", false,-1);
        tracep->declBit(c+744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control sda_o", false,-1);
        tracep->declBit(c+18723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control sda_oe", false,-1);
        tracep->declBus(c+18735,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control CS", false,-1, 3,0);
        tracep->declBus(c+24045,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control NS", false,-1, 3,0);
        tracep->declBit(c+22674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_start", false,-1);
        tracep->declBit(c+22675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_stop", false,-1);
        tracep->declBit(c+22676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_rd_ack", false,-1);
        tracep->declBit(c+22677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_rd_nack", false,-1);
        tracep->declBit(c+24046,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_wr", false,-1);
        tracep->declBit(c+22678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_wait", false,-1);
        tracep->declBit(c+22679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_wait_ev", false,-1);
        tracep->declBit(c+24047,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_rpt", false,-1);
        tracep->declBit(c+24048,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_cfg", false,-1);
        tracep->declBit(c+20668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_en_decode", false,-1);
        tracep->declBit(c+20669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_sample_div", false,-1);
        tracep->declBit(c+20670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_sample_rpt", false,-1);
        tracep->declBit(c+22680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_sample_ev", false,-1);
        tracep->declBus(c+22681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_div_num", false,-1, 15,0);
        tracep->declBus(c+18736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_div_num", false,-1, 15,0);
        tracep->declBus(c+22682,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_rpt_num", false,-1, 6,0);
        tracep->declBus(c+18737,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_rpt_num", false,-1, 6,0);
        tracep->declBus(c+22683,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_data", false,-1, 7,0);
        tracep->declBus(c+18724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_data", false,-1, 7,0);
        tracep->declBus(c+24049,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_bits", false,-1, 7,0);
        tracep->declBus(c+18738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_bits", false,-1, 7,0);
        tracep->declBit(c+22684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_core_txd", false,-1);
        tracep->declBit(c+18739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_core_rxd", false,-1);
        tracep->declBit(c+18740,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_sample_wd", false,-1);
        tracep->declBit(c+18741,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_sample_wd", false,-1);
        tracep->declBit(c+18742,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_rd_ack", false,-1);
        tracep->declBit(c+22685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_rd_ack", false,-1);
        tracep->declBus(c+22686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_bus_if_cmd", false,-1, 2,0);
        tracep->declBit(c+22687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_bus_if_cmd_valid", false,-1);
        tracep->declBit(c+18743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_en_bus_ctrl", false,-1);
        tracep->declBit(c+18744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_scl_oen", false,-1);
        tracep->declBit(c+18745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_sda_oen", false,-1);
        tracep->declBit(c+18746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_cmd_done", false,-1);
        tracep->declBit(c+18747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_busy", false,-1);
        tracep->declBit(c+18748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_busy_rise", false,-1);
        tracep->declBit(c+18749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_busy", false,-1);
        tracep->declBit(c+18750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_al", false,-1);
        tracep->declBit(c+18751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_al_rise", false,-1);
        tracep->declBit(c+18752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_al", false,-1);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_do_rst", false,-1);
        tracep->declBit(c+18753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_data_tx_ready", false,-1);
        tracep->declBit(c+18754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_data_rx_valid", false,-1);
        tracep->declBus(c+22688,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_ev_sel", false,-1, 1,0);
        tracep->declBus(c+18755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control r_ev_sel", false,-1, 1,0);
        tracep->declBit(c+24050,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control s_event", false,-1);
        tracep->declBus(c+24051,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control proc_s_event unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+738,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller clk_i", false,-1);
        tracep->declBit(c+739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller rstn_i", false,-1);
        tracep->declBit(c+18743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller ena_i", false,-1);
        tracep->declBit(c+19151,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sw_rst_i", false,-1);
        tracep->declBus(c+18736,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller clk_cnt_i", false,-1, 15,0);
        tracep->declBus(c+22686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller cmd_i", false,-1, 2,0);
        tracep->declBit(c+22687,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller cmd_valid_i", false,-1);
        tracep->declBit(c+18746,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller cmd_ack_o", false,-1);
        tracep->declBit(c+18747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller busy_o", false,-1);
        tracep->declBit(c+18750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller al_o", false,-1);
        tracep->declBit(c+22684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller din_i", false,-1);
        tracep->declBit(c+18739,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller dout_o", false,-1);
        tracep->declBit(c+743,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller scl_o", false,-1);
        tracep->declBit(c+18744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller scl_oen", false,-1);
        tracep->declBit(c+744,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sda_o", false,-1);
        tracep->declBit(c+18745,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sda_oen", false,-1);
        tracep->declBus(c+18756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_sync_scl", false,-1, 1,0);
        tracep->declBus(c+18757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_sync_sda", false,-1, 1,0);
        tracep->declBus(c+18758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_filter_scl", false,-1, 2,0);
        tracep->declBus(c+18759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_filter_sda", false,-1, 2,0);
        tracep->declBit(c+18760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sSCL", false,-1);
        tracep->declBit(c+18761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sSDA", false,-1);
        tracep->declBit(c+18762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller dSCL", false,-1);
        tracep->declBit(c+18763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller dSDA", false,-1);
        tracep->declBit(c+18764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller dscl_oen", false,-1);
        tracep->declBit(c+18765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller sda_chk", false,-1);
        tracep->declBit(c+18766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller clk_en", false,-1);
        tracep->declBit(c+18767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller slave_wait", false,-1);
        tracep->declBus(c+18768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller cnt", false,-1, 15,0);
        tracep->declBus(c+18769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_filter_cnt", false,-1, 13,0);
        tracep->declBit(c+18770,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller scl_sync", false,-1);
        tracep->declBit(c+18771,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_start", false,-1);
        tracep->declBit(c+18772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_stop", false,-1);
        tracep->declBit(c+18773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller r_cmd_stop", false,-1);
        tracep->declBus(c+18774,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[0] i_i2c i_i2c_control bus_controller CS", false,-1, 4,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c sys_clk_i", false,-1);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c periph_clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c rstn_i", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c ext_events_i", false,-1, 3,0);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rwn_i", false,-1);
        tracep->declBus(c+751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_ready_o", false,-1);
        tracep->declBus(c+19188,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19189,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19190,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19191,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_en_o", false,-1);
        tracep->declBit(c+19192,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20805,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_en_i", false,-1);
        tracep->declBit(c+18549,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18550,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18551,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19193,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19194,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19195,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19196,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_en_o", false,-1);
        tracep->declBit(c+19197,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22794,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_en_i", false,-1);
        tracep->declBit(c+18552,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18553,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19198,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_req_o", false,-1);
        tracep->declBit(c+752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_gnt_i", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_i", false,-1, 7,0);
        tracep->declBit(c+20720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_valid_i", false,-1);
        tracep->declBit(c+19199,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_tx_ready_o", false,-1);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_rx_o", false,-1, 7,0);
        tracep->declBit(c+19200,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_rx_valid_o", false,-1);
        tracep->declBit(c+23636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c data_rx_ready_i", false,-1);
        tracep->declBit(c+24489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c err_o", false,-1);
        tracep->declBit(c+753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c scl_o", false,-1);
        tracep->declBit(c+18775,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c scl_oe", false,-1);
        tracep->declBit(c+754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c sda_o", false,-1);
        tracep->declBit(c+18776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c sda_oe", false,-1);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx", false,-1, 7,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx_valid", false,-1);
        tracep->declBit(c+19203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx_ready", false,-1);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx_dc", false,-1, 7,0);
        tracep->declBit(c+20671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx_dc_valid", false,-1);
        tracep->declBit(c+24053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_tx_dc_ready", false,-1);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_rx_dc", false,-1, 7,0);
        tracep->declBit(c+24054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_rx_dc_valid", false,-1);
        tracep->declBit(c+18778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_data_rx_dc_ready", false,-1);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c s_do_rst", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+750,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+751,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19188,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19189,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19190,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19191,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19192,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20805,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18549,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18550,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18551,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19193,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19194,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19195,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19196,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19197,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22794,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18552,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18553,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if cfg_do_rst_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if status_busy_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if status_al_i", false,-1);
        tracep->declBus(c+19188,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19189,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBit(c+19190,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19191,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19192,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19193,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19194,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19195,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_tx_continuous", false,-1);
        tracep->declBit(c+19196,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19197,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_tx_clr", false,-1);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_do_rst", false,-1);
        tracep->declBus(c+755,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+756,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+19205,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_al", false,-1);
        tracep->declBit(c+19206,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_reg_if r_busy", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo clr_i", false,-1);
        tracep->declBit(c+19198,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo req_o", false,-1);
        tracep->declBit(c+752,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo gnt_i", false,-1);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo valid_o", false,-1);
        tracep->declBit(c+19203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo ready_i", false,-1);
        tracep->declBit(c+20720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo valid_i", false,-1);
        tracep->declBus(c+20719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19199,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19207,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19208,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19209,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19210,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo s_stop_req", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19207,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo data_o", false,-1, 7,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20720,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20719,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo data_i", false,-1, 7,0);
        tracep->declBit(c+19199,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19211,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+19212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19207,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+19213+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo buffer", true,(i+0), 7,0);}}
        tracep->declBit(c+19215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo full", false,-1);
        tracep->declBus(c+19216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_tx_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx src_clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx src_rstn_i", false,-1);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx src_data_i", false,-1, 7,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx src_valid_i", false,-1);
        tracep->declBit(c+19203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx src_ready_o", false,-1);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx dst_clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx dst_rstn_i", false,-1);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+20671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx dst_valid_o", false,-1);
        tracep->declBit(c+24053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx dst_ready_i", false,-1);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx data_async", false,-1, 7,0);
        tracep->declBus(c+19217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx write_token", false,-1, 3,0);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din rstn", false,-1);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din data", false,-1, 7,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din valid", false,-1);
        tracep->declBit(c+19203,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din ready", false,-1);
        tracep->declBus(c+19217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+19218,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din stall", false,-1);
        tracep->declBit(c+19219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_enable", false,-1);
        tracep->declBus(c+19220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+19219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+19220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+19201,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+19221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+19222,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+20673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19222,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+109,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+110,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+111,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+112,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+19219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+19217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+19223,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full rstn", false,-1);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+19220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+19202,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full valid", false,-1);
        tracep->declBit(c+19218,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full", false,-1);
        tracep->declBit(c+19233,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+19234,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19235,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19224,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_up", false,-1);
        tracep->declBit(c+19225,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19224,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout rstn", false,-1);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout data", false,-1, 7,0);
        tracep->declBit(c+20671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout valid", false,-1);
        tracep->declBit(c+24053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout ready", false,-1);
        tracep->declBus(c+19217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+20672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+24055,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_enable", false,-1);
        tracep->declBit(c+24056,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout stall", false,-1);
        tracep->declBus(c+18779,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+18780,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+20674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24055,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+18779,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+24057,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+19217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+18780,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+18781,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_dc_fifo_tx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx src_clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx src_rstn_i", false,-1);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx src_data_i", false,-1, 7,0);
        tracep->declBit(c+24054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx src_valid_i", false,-1);
        tracep->declBit(c+18778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx src_ready_o", false,-1);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx dst_clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx dst_rstn_i", false,-1);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx dst_data_o", false,-1, 7,0);
        tracep->declBit(c+19200,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx dst_valid_o", false,-1);
        tracep->declBit(c+23636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx dst_ready_i", false,-1);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx data_async", false,-1, 7,0);
        tracep->declBus(c+20675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx write_token", false,-1, 3,0);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din rstn", false,-1);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din data", false,-1, 7,0);
        tracep->declBit(c+24054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din valid", false,-1);
        tracep->declBit(c+18778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din ready", false,-1);
        tracep->declBus(c+20675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din data_async", false,-1, 7,0);
        tracep->declBit(c+18782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din stall", false,-1);
        tracep->declBit(c+24058,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_enable", false,-1);
        tracep->declBus(c+20676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+24058,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+20676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer write_data", false,-1, 7,0);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer read_data", false,-1, 7,0);
        tracep->declBus(c+18783,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer data", false,-1, 31,0);
        tracep->declBus(c+20677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+19228,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+20677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+113,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+114,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+19228,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+115,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+116,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+24058,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+20675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+24059,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full rstn", false,-1);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+20676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+24054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full valid", false,-1);
        tracep->declBit(c+18782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full", false,-1);
        tracep->declBit(c+19237,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+19238,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+19239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+19240,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_dn", false,-1);
        tracep->declBit(c+18784,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_up", false,-1);
        tracep->declBit(c+18785,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+19240,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+18784,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+18786,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout data_async", false,-1, 7,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout rstn", false,-1);
        tracep->declBus(c+24052,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout data", false,-1, 7,0);
        tracep->declBit(c+19200,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout valid", false,-1);
        tracep->declBit(c+23636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout ready", false,-1);
        tracep->declBus(c+20675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+19227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+24060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout stall", false,-1);
        tracep->declBus(c+19229,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+19230,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+19231,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24060,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19229,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+24061,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+747,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+20675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+19230,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+19232,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c u_dc_fifo_rx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control rstn_i", false,-1);
        tracep->declBus(c+16306,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control ext_events_i", false,-1, 3,0);
        tracep->declBus(c+22689,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_tx_i", false,-1, 7,0);
        tracep->declBit(c+20671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_tx_valid_i", false,-1);
        tracep->declBit(c+24053,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_tx_ready_o", false,-1);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_rx_o", false,-1, 7,0);
        tracep->declBit(c+24054,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_rx_valid_o", false,-1);
        tracep->declBit(c+18778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control data_rx_ready_i", false,-1);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control sw_rst_i", false,-1);
        tracep->declBit(c+18787,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control err_o", false,-1);
        tracep->declBit(c+753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control scl_o", false,-1);
        tracep->declBit(c+18775,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control scl_oe", false,-1);
        tracep->declBit(c+754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control sda_o", false,-1);
        tracep->declBit(c+18776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control sda_oe", false,-1);
        tracep->declBus(c+18788,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control CS", false,-1, 3,0);
        tracep->declBus(c+24062,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control NS", false,-1, 3,0);
        tracep->declBit(c+22690,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_start", false,-1);
        tracep->declBit(c+22691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_stop", false,-1);
        tracep->declBit(c+22692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_rd_ack", false,-1);
        tracep->declBit(c+22693,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_rd_nack", false,-1);
        tracep->declBit(c+24063,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_wr", false,-1);
        tracep->declBit(c+22694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_wait", false,-1);
        tracep->declBit(c+22695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_wait_ev", false,-1);
        tracep->declBit(c+24064,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_rpt", false,-1);
        tracep->declBit(c+24065,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_cfg", false,-1);
        tracep->declBit(c+20678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_en_decode", false,-1);
        tracep->declBit(c+20679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_sample_div", false,-1);
        tracep->declBit(c+20680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_sample_rpt", false,-1);
        tracep->declBit(c+22696,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_sample_ev", false,-1);
        tracep->declBus(c+22697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_div_num", false,-1, 15,0);
        tracep->declBus(c+18789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_div_num", false,-1, 15,0);
        tracep->declBus(c+22698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_rpt_num", false,-1, 6,0);
        tracep->declBus(c+18790,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_rpt_num", false,-1, 6,0);
        tracep->declBus(c+22699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_data", false,-1, 7,0);
        tracep->declBus(c+18777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_data", false,-1, 7,0);
        tracep->declBus(c+24066,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_bits", false,-1, 7,0);
        tracep->declBus(c+18791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_bits", false,-1, 7,0);
        tracep->declBit(c+22700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_core_txd", false,-1);
        tracep->declBit(c+18792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_core_rxd", false,-1);
        tracep->declBit(c+18793,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_sample_wd", false,-1);
        tracep->declBit(c+18794,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_sample_wd", false,-1);
        tracep->declBit(c+18795,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_rd_ack", false,-1);
        tracep->declBit(c+22701,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_rd_ack", false,-1);
        tracep->declBus(c+22702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_bus_if_cmd", false,-1, 2,0);
        tracep->declBit(c+22703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_bus_if_cmd_valid", false,-1);
        tracep->declBit(c+18796,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_en_bus_ctrl", false,-1);
        tracep->declBit(c+18797,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_scl_oen", false,-1);
        tracep->declBit(c+18798,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_sda_oen", false,-1);
        tracep->declBit(c+18799,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_cmd_done", false,-1);
        tracep->declBit(c+18800,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_busy", false,-1);
        tracep->declBit(c+18801,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_busy_rise", false,-1);
        tracep->declBit(c+18802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_busy", false,-1);
        tracep->declBit(c+18803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_al", false,-1);
        tracep->declBit(c+18804,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_al_rise", false,-1);
        tracep->declBit(c+18805,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_al", false,-1);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_do_rst", false,-1);
        tracep->declBit(c+18806,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_data_tx_ready", false,-1);
        tracep->declBit(c+18807,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_data_rx_valid", false,-1);
        tracep->declBus(c+22704,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_ev_sel", false,-1, 1,0);
        tracep->declBus(c+18808,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control r_ev_sel", false,-1, 1,0);
        tracep->declBit(c+24067,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control s_event", false,-1);
        tracep->declBus(c+24068,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control proc_s_event unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+748,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller clk_i", false,-1);
        tracep->declBit(c+749,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller rstn_i", false,-1);
        tracep->declBit(c+18796,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller ena_i", false,-1);
        tracep->declBit(c+19204,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sw_rst_i", false,-1);
        tracep->declBus(c+18789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller clk_cnt_i", false,-1, 15,0);
        tracep->declBus(c+22702,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller cmd_i", false,-1, 2,0);
        tracep->declBit(c+22703,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller cmd_valid_i", false,-1);
        tracep->declBit(c+18799,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller cmd_ack_o", false,-1);
        tracep->declBit(c+18800,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller busy_o", false,-1);
        tracep->declBit(c+18803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller al_o", false,-1);
        tracep->declBit(c+22700,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller din_i", false,-1);
        tracep->declBit(c+18792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller dout_o", false,-1);
        tracep->declBit(c+753,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller scl_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller scl_o", false,-1);
        tracep->declBit(c+18797,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller scl_oen", false,-1);
        tracep->declBit(c+754,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sda_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sda_o", false,-1);
        tracep->declBit(c+18798,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sda_oen", false,-1);
        tracep->declBus(c+18809,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_sync_scl", false,-1, 1,0);
        tracep->declBus(c+18810,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_sync_sda", false,-1, 1,0);
        tracep->declBus(c+18811,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_filter_scl", false,-1, 2,0);
        tracep->declBus(c+18812,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_filter_sda", false,-1, 2,0);
        tracep->declBit(c+18813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sSCL", false,-1);
        tracep->declBit(c+18814,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sSDA", false,-1);
        tracep->declBit(c+18815,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller dSCL", false,-1);
        tracep->declBit(c+18816,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller dSDA", false,-1);
        tracep->declBit(c+18817,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller dscl_oen", false,-1);
        tracep->declBit(c+18818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller sda_chk", false,-1);
        tracep->declBit(c+18819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller clk_en", false,-1);
        tracep->declBit(c+18820,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller slave_wait", false,-1);
        tracep->declBus(c+18821,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller cnt", false,-1, 15,0);
        tracep->declBus(c+18822,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_filter_cnt", false,-1, 13,0);
        tracep->declBit(c+18823,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller scl_sync", false,-1);
        tracep->declBit(c+18824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_start", false,-1);
        tracep->declBit(c+18825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_stop", false,-1);
        tracep->declBit(c+18826,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller r_cmd_stop", false,-1);
        tracep->declBus(c+18827,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_i2c_gen[1] i_i2c i_i2c_control bus_controller CS", false,-1, 4,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sys_clk_i", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio periph_clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rwn_i", false,-1);
        tracep->declBus(c+761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_ready_o", false,-1);
        tracep->declBus(c+19241,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_en_o", false,-1);
        tracep->declBit(c+19245,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20806,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_en_i", false,-1);
        tracep->declBit(c+18555,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18556,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18557,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19246,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19247,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19248,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19249,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_en_o", false,-1);
        tracep->declBit(c+19250,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22795,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_en_i", false,-1);
        tracep->declBit(c+18558,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18559,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18560,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19251,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_req_o", false,-1);
        tracep->declBit(c+762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_gnt_i", false,-1);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+20721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_i", false,-1, 31,0);
        tracep->declBit(c+20722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_valid_i", false,-1);
        tracep->declBit(c+19252,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_tx_ready_o", false,-1);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_rx_o", false,-1, 31,0);
        tracep->declBit(c+22907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_rx_valid_o", false,-1);
        tracep->declBit(c+23638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio data_rx_ready_i", false,-1);
        tracep->declBit(c+23911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio eot_o", false,-1);
        tracep->declBit(c+23912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio err_o", false,-1);
        tracep->declBit(c+763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sdclk_o", false,-1);
        tracep->declBit(c+21466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sdcmd_o", false,-1);
        tracep->declBit(c+764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sdcmd_i", false,-1);
        tracep->declBit(c+21465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sdcmd_oen_o", false,-1);
        tracep->declBus(c+21467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sddata_o", false,-1, 3,0);
        tracep->declBus(c+765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sddata_i", false,-1, 3,0);
        tracep->declBus(c+21451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio sddata_oen_o", false,-1, 3,0);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx", false,-1, 31,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx_valid", false,-1);
        tracep->declBit(c+19254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx_ready", false,-1);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx_dc", false,-1, 31,0);
        tracep->declBit(c+21349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx_dc_valid", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_tx_dc_ready", false,-1);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_rx_dc", false,-1, 31,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_rx_dc_valid", false,-1);
        tracep->declBit(c+21350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_rx_dc_ready", false,-1);
        tracep->declBus(c+22909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_cmd_op", false,-1, 5,0);
        tracep->declBus(c+22910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_cmd_arg", false,-1, 31,0);
        tracep->declBus(c+19255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_cmd_rsp_type", false,-1, 2,0);
        tracep->declArray(c+21351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_rsp_data", false,-1, 127,0);
        tracep->declBit(c+19256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_en", false,-1);
        tracep->declBit(c+19257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_rwn", false,-1);
        tracep->declBit(c+19258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_quad", false,-1);
        tracep->declBus(c+19259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_block_size", false,-1, 9,0);
        tracep->declBus(c+19260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_data_block_num", false,-1, 7,0);
        tracep->declBus(c+21355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_status", false,-1, 15,0);
        tracep->declBit(c+19261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_start", false,-1);
        tracep->declBit(c+23588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_start_sync", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_clkdiv_en", false,-1);
        tracep->declBus(c+19262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_clkdiv_data", false,-1, 7,0);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_clkdiv_valid", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_clkdiv_ack", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_clk_sdio", false,-1);
        tracep->declBit(c+21356,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_eot", false,-1);
        tracep->declBit(c+21357,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio s_err", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync en_i", false,-1);
        tracep->declBit(c+21357,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync serial_i", false,-1);
        tracep->declBit(c+23912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync r_edge_o", false,-1);
        tracep->declBit(c+24070,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync f_edge_o", false,-1);
        tracep->declBit(c+24071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync serial_o", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync clk", false,-1);
        tracep->declBit(c+24072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync serial", false,-1);
        tracep->declBit(c+24071,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21357,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24072,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24073,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio error_int_sync i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+760,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+761,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19241,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+19243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+19244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+19245,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20806,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18555,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18556,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18557,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+19246,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+19247,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_size_o", false,-1, 19,0);
        tracep->declBit(c+19248,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_continuous_o", false,-1);
        tracep->declBit(c+19249,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_en_o", false,-1);
        tracep->declBit(c+19250,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_clr_o", false,-1);
        tracep->declBit(c+22795,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_en_i", false,-1);
        tracep->declBit(c+18558,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_pending_i", false,-1);
        tracep->declBus(c+18559,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18560,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_tx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+19261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_sdio_start_o", false,-1);
        tracep->declBus(c+19262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_clk_div_data_o", false,-1, 7,0);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_clk_div_valid_o", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_clk_div_ack_i", false,-1);
        tracep->declBus(c+21355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if txrx_status_i", false,-1, 15,0);
        tracep->declBit(c+23911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if txrx_eot_i", false,-1);
        tracep->declBit(c+23912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if txrx_err_i", false,-1);
        tracep->declBus(c+22909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_cmd_op_o", false,-1, 5,0);
        tracep->declBus(c+22910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_cmd_arg_o", false,-1, 31,0);
        tracep->declBus(c+19255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_cmd_rsp_type_o", false,-1, 2,0);
        tracep->declArray(c+21351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_rsp_data_i", false,-1, 127,0);
        tracep->declBit(c+19256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_en_o", false,-1);
        tracep->declBit(c+19257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_rwn_o", false,-1);
        tracep->declBit(c+19258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_quad_o", false,-1);
        tracep->declBus(c+19259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_block_size_o", false,-1, 9,0);
        tracep->declBus(c+19260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if cfg_data_block_num_o", false,-1, 7,0);
        tracep->declBus(c+19241,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBit(c+19243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+19244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+19245,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+19246,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_tx_startaddr", false,-1, 18,0);
        tracep->declBus(c+19247,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_tx_size", false,-1, 19,0);
        tracep->declBit(c+19248,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_tx_continuous", false,-1);
        tracep->declBit(c+19249,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_tx_en", false,-1);
        tracep->declBit(c+19250,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_tx_clr", false,-1);
        tracep->declBus(c+770,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+771,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBus(c+22909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_cmd_op", false,-1, 5,0);
        tracep->declBus(c+22910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_cmd_arg", false,-1, 31,0);
        tracep->declBus(c+19255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_cmd_rsp_type", false,-1, 2,0);
        tracep->declArray(c+19264,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_rsp_data", false,-1, 135,0);
        tracep->declBit(c+19256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_data_en", false,-1);
        tracep->declBit(c+19257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_data_rwn", false,-1);
        tracep->declBit(c+19258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_data_quad", false,-1);
        tracep->declBus(c+19259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_data_block_size", false,-1, 9,0);
        tracep->declBus(c+19260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_data_block_num", false,-1, 7,0);
        tracep->declBit(c+19261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_sdio_start", false,-1);
        tracep->declBit(c+19269,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_clk_div_valid", false,-1);
        tracep->declBus(c+19262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_clk_div_data", false,-1, 7,0);
        tracep->declBus(c+19270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_status", false,-1, 15,0);
        tracep->declBit(c+19271,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_eot", false,-1);
        tracep->declBit(c+19272,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if r_err", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc rstn_i", false,-1);
        tracep->declBit(c+19269,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc valid_i", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc ack_i", false,-1);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc valid_o", false,-1);
        tracep->declBus(c+19273,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc sync_a", false,-1, 1,0);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc r_input_reg", false,-1);
        tracep->declBit(c+19274,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_reg_if i_edgeprop_soc s_input_reg_next", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen dft_cg_enable_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clock_enable_i", false,-1);
        tracep->declBus(c+19262,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_div_data_i", false,-1, 7,0);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_div_valid_i", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_div_ack_o", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_o", false,-1);
        tracep->declBus(c+18828,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen state", false,-1, 1,0);
        tracep->declBus(c+24074,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen state_next", false,-1, 1,0);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clk_out", false,-1);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clk_out_dft", false,-1);
        tracep->declBit(c+18829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clock_enable", false,-1);
        tracep->declBit(c+18829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clock_enable_gate", false,-1);
        tracep->declBit(c+18830,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clk_div_valid", false,-1);
        tracep->declBus(c+18831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen reg_clk_div", false,-1, 7,0);
        tracep->declBit(c+24075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clk_div_valid_sync", false,-1);
        tracep->declBit(c+18832,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen r_clockdiv_en", false,-1);
        tracep->declBit(c+18833,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clockdiv_en", false,-1);
        tracep->declBit(c+18834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen r_clockout_mux", false,-1);
        tracep->declBit(c+18835,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clockout_mux", false,-1);
        tracep->declBit(c+18836,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen s_clk_out_div", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop STAGES", false,-1, 31,0);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop en_i", false,-1);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop serial_i", false,-1);
        tracep->declBit(c+24075,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop r_edge_o", false,-1);
        tracep->declBit(c+24076,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop f_edge_o", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop serial_o", false,-1);
        tracep->declBit(c+773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop clk", false,-1);
        tracep->declBit(c+24077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop serial", false,-1);
        tracep->declBit(c+24069,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+19263,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24077,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24078,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+773,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+774,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_edge_prop i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt rstn_i", false,-1);
        tracep->declBit(c+18832,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt en_i", false,-1);
        tracep->declBus(c+18831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt clk_div_i", false,-1, 7,0);
        tracep->declBit(c+18830,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt clk_div_valid_i", false,-1);
        tracep->declBit(c+18836,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt clk_o", false,-1);
        tracep->declBus(c+18837,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt r_counter", false,-1, 7,0);
        tracep->declBus(c+18838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clkdiv_cnt r_target", false,-1, 7,0);
        tracep->declBit(c+18836,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i clk0_i", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i clk1_i", false,-1);
        tracep->declBit(c+18834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i clk_sel_i", false,-1);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i clk_o", false,-1);
        tracep->declBit(c+18836,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i i_tc_clk_mux2 clk0_i", false,-1);
        tracep->declBit(c+758,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i i_tc_clk_mux2 clk1_i", false,-1);
        tracep->declBit(c+18834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i i_tc_clk_mux2 clk_sel_i", false,-1);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen clk_mux_i i_tc_clk_mux2 clk_o", false,-1);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate clk_i", false,-1);
        tracep->declBit(c+18829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate test_en_i", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate clk_o", false,-1);
        tracep->declBit(c+772,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+18829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+775,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_clockgen i_clk_gate i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync clk_tx_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync rstn_tx_i", false,-1);
        tracep->declBit(c+19261,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync edge_i", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync clk_rx_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync rstn_rx_i", false,-1);
        tracep->declBit(c+23588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync edge_o", false,-1);
        tracep->declBus(c+19275,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync sync_a", false,-1, 1,0);
        tracep->declBit(c+24079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync sync_b", false,-1);
        tracep->declBit(c+22911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync r_input_reg", false,-1);
        tracep->declBit(c+24080,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb en_i", false,-1);
        tracep->declBit(c+22911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+24081,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+24079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb clk", false,-1);
        tracep->declBit(c+22944,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb serial", false,-1);
        tracep->declBit(c+24079,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+22911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+22944,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+22945,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+776,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+777,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_start_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync clk_tx_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync rstn_tx_i", false,-1);
        tracep->declBit(c+21356,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync edge_i", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync clk_rx_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync rstn_rx_i", false,-1);
        tracep->declBit(c+23911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync edge_o", false,-1);
        tracep->declBus(c+21358,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync sync_a", false,-1, 1,0);
        tracep->declBit(c+24082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync sync_b", false,-1);
        tracep->declBit(c+21359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync r_input_reg", false,-1);
        tracep->declBit(c+21360,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync s_input_reg_next", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb STAGES", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb rstn_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb en_i", false,-1);
        tracep->declBit(c+21359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb serial_i", false,-1);
        tracep->declBit(c+23911,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb r_edge_o", false,-1);
        tracep->declBit(c+24083,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb f_edge_o", false,-1);
        tracep->declBit(c+24082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb serial_o", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb clk", false,-1);
        tracep->declBit(c+24084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb serial", false,-1);
        tracep->declBit(c+24082,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb serial_q", false,-1);
        tracep->declBus(c+24373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync STAGES", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync rstn_i", false,-1);
        tracep->declBit(c+21359,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync serial_i", false,-1);
        tracep->declBit(c+24084,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync serial_o", false,-1);
        tracep->declBus(c+24085,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_sync r_reg", false,-1, 1,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating test_en_i", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating clk_o", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+768,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+769,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_eot_sync i_sync_clkb i_pulp_clock_gating i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx clr_stat_i", false,-1);
        tracep->declBit(c+23588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx cmd_start_i", false,-1);
        tracep->declBus(c+22909,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx cmd_op_i", false,-1, 5,0);
        tracep->declBus(c+22910,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx cmd_arg_i", false,-1, 31,0);
        tracep->declBus(c+19255,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx cmd_rsp_type_i", false,-1, 2,0);
        tracep->declArray(c+21351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx rsp_data_o", false,-1, 127,0);
        tracep->declBit(c+19256,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx data_en_i", false,-1);
        tracep->declBit(c+19257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx data_rwn_i", false,-1);
        tracep->declBit(c+19258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx data_quad_i", false,-1);
        tracep->declBus(c+19259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx data_block_size_i", false,-1, 9,0);
        tracep->declBus(c+19260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx data_block_num_i", false,-1, 7,0);
        tracep->declBit(c+21356,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx eot_o", false,-1);
        tracep->declBus(c+21355,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx status_o", false,-1, 15,0);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx in_data_if_data_i", false,-1, 31,0);
        tracep->declBit(c+21349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx in_data_if_valid_i", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx in_data_if_ready_o", false,-1);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx out_data_if_data_o", false,-1, 31,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx out_data_if_valid_o", false,-1);
        tracep->declBit(c+21350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx out_data_if_ready_i", false,-1);
        tracep->declBit(c+763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sdclk_o", false,-1);
        tracep->declBit(c+764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sdcmd_i", false,-1);
        tracep->declBit(c+21466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sdcmd_o", false,-1);
        tracep->declBit(c+21465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sdcmd_oen_o", false,-1);
        tracep->declBus(c+21467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sddata_o", false,-1, 3,0);
        tracep->declBus(c+765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sddata_i", false,-1, 3,0);
        tracep->declBus(c+21451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx sddata_oen_o", false,-1, 3,0);
        tracep->declBit(c+21361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_start_write", false,-1);
        tracep->declBit(c+21362,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_start_read", false,-1);
        tracep->declBit(c+21363,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_eot", false,-1);
        tracep->declBit(c+23589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_clk_en", false,-1);
        tracep->declBit(c+23590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_start", false,-1);
        tracep->declBus(c+21441,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_op", false,-1, 5,0);
        tracep->declBus(c+21442,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_arg", false,-1, 31,0);
        tracep->declBus(c+24086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_rsp_type", false,-1, 2,0);
        tracep->declBus(c+21364,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_status", false,-1, 5,0);
        tracep->declBit(c+21365,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_stopcmd_start", false,-1);
        tracep->declBus(c+24490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_stopcmd_op", false,-1, 5,0);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_stopcmd_arg", false,-1, 31,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_stopcmd_rsp_type", false,-1, 2,0);
        tracep->declBit(c+21366,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_cmd_mux", false,-1);
        tracep->declBit(c+21367,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_eot", false,-1);
        tracep->declBit(c+21368,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_clear_eot", false,-1);
        tracep->declBus(c+21369,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_data_status", false,-1, 5,0);
        tracep->declBit(c+22929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_data_start", false,-1);
        tracep->declBit(c+778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_data_eot", false,-1);
        tracep->declBit(c+21370,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_data_last", false,-1);
        tracep->declBit(c+22930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_data_clk_en", false,-1);
        tracep->declBit(c+21371,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx r_cmd_eot", false,-1);
        tracep->declBit(c+21372,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx r_data_eot", false,-1);
        tracep->declBit(c+21373,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_sample_eot", false,-1);
        tracep->declBit(c+23610,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_sample_sb", false,-1);
        tracep->declBit(c+23611,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_single_block", false,-1);
        tracep->declBit(c+21374,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx r_single_block", false,-1);
        tracep->declBit(c+24087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_clk_en", false,-1);
        tracep->declBit(c+21375,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_busy", false,-1);
        tracep->declBus(c+23612,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx s_state", false,-1, 1,0);
        tracep->declBus(c+21376,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx r_state", false,-1, 1,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio clk_i", false,-1);
        tracep->declBit(c+24087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio test_en_i", false,-1);
        tracep->declBit(c+763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio clk_o", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+24087,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+763,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+779,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_clk_gate_sdio i_tc_clk_gating clk_en", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if clr_stat_i", false,-1);
        tracep->declBit(c+23590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if cmd_start_i", false,-1);
        tracep->declBus(c+21441,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if cmd_op_i", false,-1, 5,0);
        tracep->declBus(c+21442,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if cmd_arg_i", false,-1, 31,0);
        tracep->declBus(c+24086,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if cmd_rsp_type_i", false,-1, 2,0);
        tracep->declArray(c+21351,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if rsp_data_o", false,-1, 127,0);
        tracep->declBit(c+21375,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if busy_i", false,-1);
        tracep->declBit(c+21361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if start_write_o", false,-1);
        tracep->declBit(c+21362,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if start_read_o", false,-1);
        tracep->declBit(c+21363,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if eot_o", false,-1);
        tracep->declBus(c+21364,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if status_o", false,-1, 5,0);
        tracep->declBit(c+23589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if sdclk_en_o", false,-1);
        tracep->declBit(c+764,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if sdcmd_i", false,-1);
        tracep->declBit(c+21466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if sdcmd_o", false,-1);
        tracep->declBit(c+21465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if sdcmd_oen_o", false,-1);
        tracep->declBus(c+24491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if STATUS_RSP_TIMEOUT", false,-1, 5,0);
        tracep->declBus(c+24492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if STATUS_RSP_WRONG_DIR", false,-1, 5,0);
        tracep->declBus(c+24493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if STATUS_RSP_BUSY_TIMEOUT", false,-1, 5,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if RSP_TYPE_NULL", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if RSP_TYPE_48_CRC", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if RSP_TYPE_48_NOCRC", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if RSP_TYPE_136", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if RSP_TYPE_48_BSY", false,-1, 2,0);
        tracep->declBus(c+780,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_state", false,-1, 3,0);
        tracep->declBus(c+21377,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_state", false,-1, 3,0);
        tracep->declBus(c+21378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc", false,-1, 6,0);
        tracep->declBit(c+22946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_in", false,-1);
        tracep->declBit(c+21379,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_out", false,-1);
        tracep->declBit(c+21380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_en", false,-1);
        tracep->declBit(c+21381,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_clr", false,-1);
        tracep->declBit(c+21382,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_shift", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_crc_intx", false,-1);
        tracep->declBit(c+23589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_clk_en", false,-1);
        tracep->declQuad(c+21383,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_cmd", false,-1, 37,0);
        tracep->declArray(c+21385,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_rsp", false,-1, 135,0);
        tracep->declBit(c+22931,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_rsp_en", false,-1);
        tracep->declBus(c+22932,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_rsp_len", false,-1, 7,0);
        tracep->declBit(c+22933,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_rsp_crc", false,-1);
        tracep->declBit(c+22934,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_rsp_bsy", false,-1);
        tracep->declBit(c+21363,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_eot", false,-1);
        tracep->declBit(c+22946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_sdcmd", false,-1);
        tracep->declBit(c+22935,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_sdcmd_oen", false,-1);
        tracep->declBit(c+21466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_sdcmd", false,-1);
        tracep->declBit(c+21465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_sdcmd_oen", false,-1);
        tracep->declBit(c+21390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_shift_cmd", false,-1);
        tracep->declBit(c+21391,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_shift_resp", false,-1);
        tracep->declBit(c+21361,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_start_write", false,-1);
        tracep->declBit(c+21362,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_start_read", false,-1);
        tracep->declBit(c+781,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_cnt_start", false,-1);
        tracep->declBit(c+21392,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_cnt_done", false,-1);
        tracep->declBus(c+782,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_cnt_target", false,-1, 7,0);
        tracep->declBus(c+21393,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_cnt", false,-1, 7,0);
        tracep->declBit(c+21394,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_cnt_running", false,-1);
        tracep->declBus(c+783,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_status", false,-1, 5,0);
        tracep->declBus(c+21364,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if r_status", false,-1, 5,0);
        tracep->declBit(c+784,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if s_status_sample", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc rstn_i", false,-1);
        tracep->declBus(c+21378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc crc7_o", false,-1, 6,0);
        tracep->declBit(c+21379,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc crc7_serial_o", false,-1);
        tracep->declBit(c+22946,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc data_i", false,-1);
        tracep->declBit(c+21382,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc shift_i", false,-1);
        tracep->declBit(c+21381,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc clr_i", false,-1);
        tracep->declBit(c+21380,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc sample_i", false,-1);
        tracep->declBus(c+21378,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc r_crc", false,-1, 6,0);
        tracep->declBus(c+22947,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_cmd_if i_cmd_crc s_crc", false,-1, 6,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if clr_stat_i", false,-1);
        tracep->declBus(c+21369,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if status_o", false,-1, 5,0);
        tracep->declBit(c+21375,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if busy_o", false,-1);
        tracep->declBit(c+22930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if sdclk_en_o", false,-1);
        tracep->declBit(c+22929,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_start_i", false,-1);
        tracep->declBus(c+19259,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_block_size_i", false,-1, 9,0);
        tracep->declBus(c+19260,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_block_num_i", false,-1, 7,0);
        tracep->declBit(c+19257,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_rwn_i", false,-1);
        tracep->declBit(c+19258,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_quad_i", false,-1);
        tracep->declBit(c+21370,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if data_last_o", false,-1);
        tracep->declBit(c+778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if eot_o", false,-1);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if in_data_if_data_i", false,-1, 31,0);
        tracep->declBit(c+21349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if in_data_if_valid_i", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if in_data_if_ready_o", false,-1);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if out_data_if_data_o", false,-1, 31,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if out_data_if_valid_o", false,-1);
        tracep->declBit(c+21350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if out_data_if_ready_i", false,-1);
        tracep->declBus(c+21467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if sddata_o", false,-1, 3,0);
        tracep->declBus(c+765,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if sddata_i", false,-1, 3,0);
        tracep->declBus(c+21451,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if sddata_oen_o", false,-1, 3,0);
        tracep->declBus(c+24491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if STATUS_RSP_TIMEOUT", false,-1, 5,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if RSP_TYPE_NULL", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if RSP_TYPE_48_CRC", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if RSP_TYPE_48_NOCRC", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if RSP_TYPE_136", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if RSP_TYPE_48_BSY", false,-1, 2,0);
        tracep->declBus(c+785,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_state", false,-1, 4,0);
        tracep->declBus(c+21395,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_state", false,-1, 4,0);
        tracep->declQuad(c+21396,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc", false,-1, 63,0);
        tracep->declBus(c+21452,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_block_en", false,-1, 3,0);
        tracep->declBus(c+117,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_block_clr", false,-1, 3,0);
        tracep->declBus(c+21453,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_block_shift", false,-1, 3,0);
        tracep->declBus(c+786,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_in", false,-1, 3,0);
        tracep->declBus(c+21398,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_out", false,-1, 3,0);
        tracep->declBit(c+21399,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_clr", false,-1);
        tracep->declBit(c+21400,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_shift", false,-1);
        tracep->declBit(c+21401,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_crc_intx", false,-1);
        tracep->declBus(c+21402,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_data", false,-1, 31,0);
        tracep->declBit(c+778,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_eot", false,-1);
        tracep->declBus(c+21467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_sddata", false,-1, 3,0);
        tracep->declBus(c+22936,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_sddata", false,-1, 3,0);
        tracep->declBit(c+21403,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_sddata_oen", false,-1);
        tracep->declBit(c+21404,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_shift_data", false,-1);
        tracep->declBit(c+787,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_start", false,-1);
        tracep->declBit(c+22937,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_done", false,-1);
        tracep->declBus(c+788,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_target", false,-1, 8,0);
        tracep->declBus(c+21405,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_cnt", false,-1, 8,0);
        tracep->declBit(c+21406,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_cnt_running", false,-1);
        tracep->declBus(c+789,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_status", false,-1, 5,0);
        tracep->declBus(c+21369,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_status", false,-1, 5,0);
        tracep->declBit(c+790,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_status_sample", false,-1);
        tracep->declBus(c+21407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_bit_cnt", false,-1, 2,0);
        tracep->declBus(c+19276,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_bit_cnt_target", false,-1, 2,0);
        tracep->declBus(c+21408,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_cnt_block", false,-1, 7,0);
        tracep->declBus(c+791,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_block", false,-1, 7,0);
        tracep->declBit(c+792,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_block_upd", false,-1);
        tracep->declBit(c+21409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_block_done", false,-1);
        tracep->declBit(c+22938,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_byte_evnt", false,-1);
        tracep->declBit(c+793,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_cnt_byte", false,-1);
        tracep->declBit(c+21410,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_cnt_byte", false,-1);
        tracep->declBus(c+21411,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_byte_in_word", false,-1, 1,0);
        tracep->declBus(c+22939,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_dataout", false,-1, 3,0);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_datain", false,-1, 31,0);
        tracep->declBit(c+21375,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_busy", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_in_data_ready", false,-1);
        tracep->declBit(c+22940,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_lastbitofword", false,-1);
        tracep->declBit(c+22930,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_clk_en", false,-1);
        tracep->declBit(c+21412,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_rx_en", false,-1);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_out_data_valid", false,-1);
        tracep->declBus(c+21413,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if r_sdio_timeout", false,-1, 10,0);
        tracep->declBus(c+22941,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if s_sdio_timeout", false,-1, 10,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc rstn_i", false,-1);
        tracep->declBus(c+21414,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc crc16_o", false,-1, 15,0);
        tracep->declBit(c+21415,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc crc16_serial_o", false,-1);
        tracep->declBit(c+794,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc data_i", false,-1);
        tracep->declBit(c+21454,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc shift_i", false,-1);
        tracep->declBit(c+118,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc clr_i", false,-1);
        tracep->declBit(c+21455,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc sample_i", false,-1);
        tracep->declBus(c+21414,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc r_crc", false,-1, 15,0);
        tracep->declBus(c+795,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[0] i_data_crc s_crc", false,-1, 15,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc rstn_i", false,-1);
        tracep->declBus(c+21416,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc crc16_o", false,-1, 15,0);
        tracep->declBit(c+21417,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc crc16_serial_o", false,-1);
        tracep->declBit(c+796,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc data_i", false,-1);
        tracep->declBit(c+21456,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc shift_i", false,-1);
        tracep->declBit(c+119,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc clr_i", false,-1);
        tracep->declBit(c+21457,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc sample_i", false,-1);
        tracep->declBus(c+21416,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc r_crc", false,-1, 15,0);
        tracep->declBus(c+797,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[1] i_data_crc s_crc", false,-1, 15,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc rstn_i", false,-1);
        tracep->declBus(c+21418,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc crc16_o", false,-1, 15,0);
        tracep->declBit(c+21419,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc crc16_serial_o", false,-1);
        tracep->declBit(c+798,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc data_i", false,-1);
        tracep->declBit(c+21458,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc shift_i", false,-1);
        tracep->declBit(c+120,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc clr_i", false,-1);
        tracep->declBit(c+21459,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc sample_i", false,-1);
        tracep->declBus(c+21418,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc r_crc", false,-1, 15,0);
        tracep->declBus(c+799,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[2] i_data_crc s_crc", false,-1, 15,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc rstn_i", false,-1);
        tracep->declBus(c+21420,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc crc16_o", false,-1, 15,0);
        tracep->declBit(c+21421,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc crc16_serial_o", false,-1);
        tracep->declBit(c+800,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc data_i", false,-1);
        tracep->declBit(c+21460,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc shift_i", false,-1);
        tracep->declBit(c+121,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc clr_i", false,-1);
        tracep->declBit(c+21461,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc sample_i", false,-1);
        tracep->declBus(c+21420,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc r_crc", false,-1, 15,0);
        tracep->declBus(c+801,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_txrx i_data_if genblk1[3] i_data_crc s_crc", false,-1, 15,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo clr_i", false,-1);
        tracep->declBit(c+19251,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo req_o", false,-1);
        tracep->declBit(c+762,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo gnt_i", false,-1);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo valid_o", false,-1);
        tracep->declBit(c+19254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo ready_i", false,-1);
        tracep->declBit(c+20722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo valid_i", false,-1);
        tracep->declBus(c+20721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19252,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo ready_o", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+19277,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo s_elements", false,-1, 1,0);
        tracep->declBus(c+19278,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo s_free_ele", false,-1, 1,0);
        tracep->declBus(c+19279,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo r_inflight", false,-1, 1,0);
        tracep->declBit(c+19280,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo s_stop_req", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19277,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo elements_o", false,-1, 1,0);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+19254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20722,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo valid_i", false,-1);
        tracep->declBus(c+20721,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19252,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19281,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo pointer_in", false,-1, 0,0);
        tracep->declBus(c+22912,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo pointer_out", false,-1, 0,0);
        tracep->declBus(c+19277,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo elements", false,-1, 1,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+22913+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19282,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo full", false,-1);
        tracep->declBus(c+19283,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_sdio_tx_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx src_clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx src_rstn_i", false,-1);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx src_data_i", false,-1, 31,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx src_valid_i", false,-1);
        tracep->declBit(c+19254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx src_ready_o", false,-1);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx dst_clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx dst_rstn_i", false,-1);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+21349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx dst_valid_o", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx dst_ready_i", false,-1);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx data_async", false,-1, 31,0);
        tracep->declBus(c+22915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx write_token", false,-1, 3,0);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din rstn", false,-1);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din data", false,-1, 31,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din valid", false,-1);
        tracep->declBit(c+19254,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din ready", false,-1);
        tracep->declBus(c+22915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+19284,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din stall", false,-1);
        tracep->declBit(c+22916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_enable", false,-1);
        tracep->declBus(c+22917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer rstn", false,-1);
        tracep->declBit(c+22916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer write_enable", false,-1);
        tracep->declBus(c+22917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+22908,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+22918,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer data", false,-1, 127,0);
        tracep->declBus(c+22922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+21423,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+22917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+22922,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+122,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+123,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+21423,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+124,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+125,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr rstn", false,-1);
        tracep->declBit(c+22916,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr enable", false,-1);
        tracep->declBus(c+22915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+22923,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full rstn", false,-1);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+22917,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+19253,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full valid", false,-1);
        tracep->declBit(c+19284,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full", false,-1);
        tracep->declBit(c+21443,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full fifo_full", false,-1);
        tracep->declBit(c+21444,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21445,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_dn", false,-1);
        tracep->declBit(c+19285,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_up", false,-1);
        tracep->declBit(c+19286,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21446,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+19285,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+19287,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout rstn", false,-1);
        tracep->declBus(c+21440,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout data", false,-1, 31,0);
        tracep->declBit(c+21349,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout valid", false,-1);
        tracep->declBit(c+22927,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout ready", false,-1);
        tracep->declBus(c+22915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+21422,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+21462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_enable", false,-1);
        tracep->declBit(c+22942,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout stall", false,-1);
        tracep->declBus(c+21424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+21425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+21426,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+21462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr enable", false,-1);
        tracep->declBus(c+21424,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+21463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+22915,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+21425,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+21427,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio i_dc_fifo_tx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx src_clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx src_rstn_i", false,-1);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx src_data_i", false,-1, 31,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx src_valid_i", false,-1);
        tracep->declBit(c+21350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx src_ready_o", false,-1);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx dst_clk_i", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx dst_rstn_i", false,-1);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx dst_data_o", false,-1, 31,0);
        tracep->declBit(c+22907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx dst_valid_o", false,-1);
        tracep->declBit(c+23638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx dst_ready_i", false,-1);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx data_async", false,-1, 31,0);
        tracep->declBus(c+21428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx write_token", false,-1, 3,0);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx read_pointer", false,-1, 3,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din rstn", false,-1);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din data", false,-1, 31,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din valid", false,-1);
        tracep->declBit(c+21350,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din ready", false,-1);
        tracep->declBus(c+21428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_token", false,-1, 3,0);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din read_pointer", false,-1, 3,0);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din data_async", false,-1, 31,0);
        tracep->declBit(c+21429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din stall", false,-1);
        tracep->declBit(c+22943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_enable", false,-1);
        tracep->declBus(c+21430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_pointer", false,-1, 3,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer rstn", false,-1);
        tracep->declBit(c+22943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer write_enable", false,-1);
        tracep->declBus(c+21430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer write_pointer", false,-1, 3,0);
        tracep->declBus(c+766,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer write_data", false,-1, 31,0);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer read_pointer", false,-1, 3,0);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer read_data", false,-1, 31,0);
        tracep->declArray(c+21431,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer data", false,-1, 127,0);
        tracep->declBus(c+21435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer write_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+22925,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer read_pointer_bin", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+21430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+21435,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+126,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+127,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN onehot", false,-1, 3,0);
        tracep->declBus(c+22925,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN bin", false,-1, 1,0);
        tracep->declBus(c+128,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+129,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 3,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr rstn", false,-1);
        tracep->declBit(c+22943,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr enable", false,-1);
        tracep->declBus(c+21428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr state", false,-1, 3,0);
        tracep->declBus(c+21464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din write_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full rstn", false,-1);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full read_pointer", false,-1, 3,0);
        tracep->declBus(c+21430,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full write_pointer", false,-1, 3,0);
        tracep->declBit(c+22928,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full valid", false,-1);
        tracep->declBit(c+21429,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full", false,-1);
        tracep->declBit(c+21447,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full fifo_full", false,-1);
        tracep->declBit(c+21448,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full fifo_1_free", false,-1);
        tracep->declBit(c+21449,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full fifo_2_free", false,-1);
        tracep->declBit(c+21450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_dn", false,-1);
        tracep->declBit(c+21436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_up", false,-1);
        tracep->declBit(c+21437,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+767,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch rstn", false,-1);
        tracep->declBus(c+21450,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+21436,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+21438,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout data_async", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout rstn", false,-1);
        tracep->declBus(c+21439,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout data", false,-1, 31,0);
        tracep->declBit(c+22907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout valid", false,-1);
        tracep->declBit(c+23638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout ready", false,-1);
        tracep->declBus(c+21428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout write_token", false,-1, 3,0);
        tracep->declBus(c+22924,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_pointer", false,-1, 3,0);
        tracep->declBit(c+24088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_enable", false,-1);
        tracep->declBit(c+23639,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout stall", false,-1);
        tracep->declBus(c+19288,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_token", false,-1, 3,0);
        tracep->declBus(c+19289,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout write_token_dn", false,-1, 3,0);
        tracep->declBus(c+22926,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24088,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr enable", false,-1);
        tracep->declBus(c+19288,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr state", false,-1, 3,0);
        tracep->declBus(c+24089,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout read_tr next_state", false,-1, 3,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+757,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch clk", false,-1);
        tracep->declBit(c+759,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+21428,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch d_in", false,-1, 3,0);
        tracep->declBus(c+19289,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch d_out", false,-1, 3,0);
        tracep->declBus(c+19290,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_sdio_gen[0] i_sdio u_dc_fifo_rx u_dout empty_synch d_middle", false,-1, 3,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if BUFFER_WIDTH", false,-1, 31,0);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if clk_i", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if dft_test_mode_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if dft_cg_enable_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+804,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rwn_i", false,-1);
        tracep->declBus(c+805,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_ready_o", false,-1);
        tracep->declBus(c+18861,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18862,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBit(c+18863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+18864,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+18865,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20807,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18561,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18562,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18563,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBus(c+18866,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if data_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if data_rx_data_o", false,-1, 15,0);
        tracep->declBit(c+18867,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if data_rx_valid_o", false,-1);
        tracep->declBit(c+23640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if data_rx_ready_i", false,-1);
        tracep->declBit(c+806,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cam_clk_i", false,-1);
        tracep->declBus(c+531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cam_data_i", false,-1, 7,0);
        tracep->declBit(c+807,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cam_hsync_i", false,-1);
        tracep->declBit(c+808,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if cam_vsync_i", false,-1);
        tracep->declBus(c+11211,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_rowcounter", false,-1, 15,0);
        tracep->declBus(c+11212,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_colcounter", false,-1, 15,0);
        tracep->declBus(c+11213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_framecounter", false,-1, 5,0);
        tracep->declBit(c+11214,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_sample_msb", false,-1);
        tracep->declBus(c+11215,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_data_msb", false,-1, 7,0);
        tracep->declBit(c+11240,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_pixel_valid", false,-1);
        tracep->declBit(c+11216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_vsync", false,-1);
        tracep->declBit(c+11217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_enable", false,-1);
        tracep->declBus(c+11218,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_en_sync", false,-1, 1,0);
        tracep->declBus(c+11219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if udma_tx_data", false,-1, 15,0);
        tracep->declBit(c+11220,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if udma_tx_valid", false,-1);
        tracep->declBit(c+20648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if udma_tx_valid_flush", false,-1);
        tracep->declBit(c+11221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if udma_tx_ready", false,-1);
        tracep->declBus(c+18868,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_rowlen", false,-1, 15,0);
        tracep->declBus(c+18869,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_r_coeff", false,-1, 7,0);
        tracep->declBus(c+18870,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_g_coeff", false,-1, 7,0);
        tracep->declBus(c+18871,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_b_coeff", false,-1, 7,0);
        tracep->declBus(c+20649,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_r_pix", false,-1, 7,0);
        tracep->declBus(c+809,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_g_pix", false,-1, 7,0);
        tracep->declBus(c+810,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_b_pix", false,-1, 7,0);
        tracep->declBus(c+811,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_yuv_pix", false,-1, 15,0);
        tracep->declBus(c+11222,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_yuv_pix", false,-1, 15,0);
        tracep->declBit(c+11223,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_yuv_data_valid", false,-1);
        tracep->declBus(c+11224,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_r_pix", false,-1, 7,0);
        tracep->declBus(c+11225,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_g_pix", false,-1, 7,0);
        tracep->declBus(c+11226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_b_pix", false,-1, 7,0);
        tracep->declBus(c+11241,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_r_filt", false,-1, 15,0);
        tracep->declBus(c+11242,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_g_filt", false,-1, 15,0);
        tracep->declBus(c+11243,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_b_filt", false,-1, 15,0);
        tracep->declBus(c+20650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_data_filter_shift", false,-1, 15,0);
        tracep->declBus(c+11244,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_data_filter", false,-1, 16,0);
        tracep->declBus(c+11227,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_data_filter", false,-1, 16,0);
        tracep->declBit(c+11228,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_data_filter_valid", false,-1);
        tracep->declBit(c+11229,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if r_tx_valid", false,-1);
        tracep->declBit(c+812,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cam_vsync", false,-1);
        tracep->declBit(c+18872,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cam_vsync_polarity", false,-1);
        tracep->declBus(c+18873,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_glob", false,-1, 31,0);
        tracep->declBus(c+18874,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_ll", false,-1, 31,0);
        tracep->declBus(c+18875,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_ur", false,-1, 31,0);
        tracep->declBus(c+18876,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_filter", false,-1, 31,0);
        tracep->declBus(c+18877,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_size", false,-1, 31,0);
        tracep->declBit(c+18878,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_framedrop_en", false,-1);
        tracep->declBus(c+18879,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_framedrop_val", false,-1, 5,0);
        tracep->declBit(c+18880,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_frameslice_en", false,-1);
        tracep->declBus(c+18881,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_format", false,-1, 2,0);
        tracep->declBus(c+18882,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_shift", false,-1, 3,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cam_clk_dft", false,-1);
        tracep->declBit(c+18883,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_en", false,-1);
        tracep->declBus(c+18884,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_frameslice_llx", false,-1, 15,0);
        tracep->declBus(c+18885,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_frameslice_lly", false,-1, 15,0);
        tracep->declBus(c+18886,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_frameslice_urx", false,-1, 15,0);
        tracep->declBus(c+18887,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_cfg_frameslice_ury", false,-1, 15,0);
        tracep->declBit(c+814,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_sof", false,-1);
        tracep->declBit(c+11230,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_framevalid", false,-1);
        tracep->declBit(c+815,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_tx_valid", false,-1);
        tracep->declBit(c+24090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if s_data_rx_ready", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if clk_i", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+804,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+805,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+18861,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_startaddr_o", false,-1, 18,0);
        tracep->declBus(c+18862,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_size_o", false,-1, 19,0);
        tracep->declBus(c+18866,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_datasize_o", false,-1, 1,0);
        tracep->declBit(c+18863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_continuous_o", false,-1);
        tracep->declBit(c+18864,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_en_o", false,-1);
        tracep->declBit(c+18865,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_clr_o", false,-1);
        tracep->declBit(c+20807,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_en_i", false,-1);
        tracep->declBit(c+18561,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_pending_i", false,-1);
        tracep->declBus(c+18562,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_curr_addr_i", false,-1, 18,0);
        tracep->declBus(c+18563,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_rx_bytes_left_i", false,-1, 19,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_ip_en_i", false,-1);
        tracep->declBit(c+18872,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_vsync_polarity_o", false,-1);
        tracep->declBus(c+18873,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_cfg_o", false,-1, 31,0);
        tracep->declBus(c+18874,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_cfg_ll_o", false,-1, 31,0);
        tracep->declBus(c+18875,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_cfg_ur_o", false,-1, 31,0);
        tracep->declBus(c+18877,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_cfg_size_o", false,-1, 31,0);
        tracep->declBus(c+18876,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if cfg_cam_cfg_filter_o", false,-1, 31,0);
        tracep->declBus(c+18861,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_startaddr", false,-1, 18,0);
        tracep->declBus(c+18862,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_size", false,-1, 19,0);
        tracep->declBus(c+18866,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_datasize", false,-1, 1,0);
        tracep->declBit(c+18863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_continuous", false,-1);
        tracep->declBit(c+18864,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_en", false,-1);
        tracep->declBit(c+18865,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_rx_clr", false,-1);
        tracep->declBus(c+18873,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_cfg", false,-1, 31,0);
        tracep->declBus(c+18874,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_cfg_ll", false,-1, 31,0);
        tracep->declBus(c+18875,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_cfg_ur", false,-1, 31,0);
        tracep->declBus(c+18877,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_cfg_size", false,-1, 31,0);
        tracep->declBus(c+18876,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_cfg_filter", false,-1, 31,0);
        tracep->declBit(c+18872,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if r_cam_vsync_polarity", false,-1);
        tracep->declBus(c+816,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+817,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo src_clk_i", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo src_rstn_i", false,-1);
        tracep->declBus(c+11219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo src_data_i", false,-1, 15,0);
        tracep->declBit(c+20648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo src_valid_i", false,-1);
        tracep->declBit(c+11221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo src_ready_o", false,-1);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo dst_clk_i", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo dst_rstn_i", false,-1);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo dst_data_o", false,-1, 15,0);
        tracep->declBit(c+18867,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo dst_valid_o", false,-1);
        tracep->declBit(c+24090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo dst_ready_i", false,-1);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo data_async", false,-1, 15,0);
        tracep->declBus(c+20652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo write_token", false,-1, 7,0);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo read_pointer", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din rstn", false,-1);
        tracep->declBus(c+11219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din data", false,-1, 15,0);
        tracep->declBit(c+20648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din valid", false,-1);
        tracep->declBit(c+11221,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din ready", false,-1);
        tracep->declBus(c+20652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_token", false,-1, 7,0);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din read_pointer", false,-1, 7,0);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din data_async", false,-1, 15,0);
        tracep->declBit(c+11231,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din stall", false,-1);
        tracep->declBit(c+20651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_enable", false,-1);
        tracep->declBus(c+20653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_pointer", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer rstn", false,-1);
        tracep->declBit(c+20651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer write_enable", false,-1);
        tracep->declBus(c+20653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer write_pointer", false,-1, 7,0);
        tracep->declBus(c+11219,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer write_data", false,-1, 15,0);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer read_pointer", false,-1, 7,0);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer read_data", false,-1, 15,0);
        tracep->declArray(c+11232,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer data", false,-1, 127,0);
        tracep->declBus(c+20654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer write_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+18889,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer read_pointer_bin", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+20653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+20654,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+130,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+131,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+132,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer WPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN ONEHOT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24463,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN BIN_WIDTH", false,-1, 31,0);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN onehot", false,-1, 7,0);
        tracep->declBus(c+18889,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN bin", false,-1, 2,0);
        tracep->declBus(c+133,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[0] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+134,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[1] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+135,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] tmp_mask", false,-1, 7,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[0] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[1] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[2] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[3] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[4] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24469,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[5] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24470,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[6] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24471,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din buffer RPRT_OH_BIN jl[2] il[7] tmp_i", false,-1, 2,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr rstn", false,-1);
        tracep->declBit(c+20651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr enable", false,-1);
        tracep->declBus(c+20652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr state", false,-1, 7,0);
        tracep->declBus(c+24091,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din write_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full rstn", false,-1);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full read_pointer", false,-1, 7,0);
        tracep->declBus(c+20653,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full write_pointer", false,-1, 7,0);
        tracep->declBit(c+20648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full valid", false,-1);
        tracep->declBit(c+11231,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full", false,-1);
        tracep->declBit(c+24092,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full fifo_full", false,-1);
        tracep->declBit(c+24093,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full fifo_1_free", false,-1);
        tracep->declBit(c+24094,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full fifo_2_free", false,-1);
        tracep->declBit(c+24095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_dn", false,-1);
        tracep->declBit(c+11236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_up", false,-1);
        tracep->declBit(c+11237,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full latched_full_s", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch RESET_VALUE", false,-1, 0,0);
        tracep->declBit(c+813,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch rstn", false,-1);
        tracep->declBus(c+24095,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch d_in", false,-1, 0,0);
        tracep->declBus(c+11236,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch d_out", false,-1, 0,0);
        tracep->declBus(c+11238,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_din full full_synch d_middle", false,-1, 0,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout data_async", false,-1, 15,0);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout rstn", false,-1);
        tracep->declBus(c+11239,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout data", false,-1, 15,0);
        tracep->declBit(c+18867,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout valid", false,-1);
        tracep->declBit(c+24090,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout ready", false,-1);
        tracep->declBus(c+20652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout write_token", false,-1, 7,0);
        tracep->declBus(c+18888,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_pointer", false,-1, 7,0);
        tracep->declBit(c+24096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_enable", false,-1);
        tracep->declBit(c+24097,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout stall", false,-1);
        tracep->declBus(c+18890,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_token", false,-1, 7,0);
        tracep->declBus(c+18891,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout write_token_dn", false,-1, 7,0);
        tracep->declBus(c+18892,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24409,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr rstn", false,-1);
        tracep->declBit(c+24096,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr enable", false,-1);
        tracep->declBus(c+18890,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr state", false,-1, 7,0);
        tracep->declBus(c+24098,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout read_tr next_state", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch WIDTH", false,-1, 31,0);
        tracep->declBus(c+24407,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch RESET_VALUE", false,-1, 31,0);
        tracep->declBit(c+802,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch clk", false,-1);
        tracep->declBit(c+803,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch rstn", false,-1);
        tracep->declBus(c+20652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch d_in", false,-1, 7,0);
        tracep->declBus(c+18891,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch d_out", false,-1, 7,0);
        tracep->declBus(c+18893,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_cam_gen[0] i_camera_if u_dc_fifo u_dout empty_synch d_middle", false,-1, 7,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter FILTID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter resetn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+820,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_rwn_i", false,-1);
        tracep->declBus(c+821,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter cfg_ready_o", false,-1);
        tracep->declBit(c+19474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter eot_event_o", false,-1);
        tracep->declBit(c+19475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter act_event_o", false,-1);
        tracep->declBit(c+19477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_req_o", false,-1);
        tracep->declBus(c+19478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_addr_o", false,-1, 18,0);
        tracep->declBus(c+19479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_datasize_o", false,-1, 1,0);
        tracep->declBit(c+822,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_gnt_i", false,-1);
        tracep->declBit(c+20723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_valid_i", false,-1);
        tracep->declBus(c+20724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_data_i", false,-1, 31,0);
        tracep->declBit(c+19480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch0_ready_o", false,-1);
        tracep->declBit(c+19481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_req_o", false,-1);
        tracep->declBus(c+19482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_addr_o", false,-1, 18,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_datasize_o", false,-1, 1,0);
        tracep->declBit(c+823,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_gnt_i", false,-1);
        tracep->declBit(c+20725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_valid_i", false,-1);
        tracep->declBus(c+20726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_data_i", false,-1, 31,0);
        tracep->declBit(c+19484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_tx_ch1_ready_o", false,-1);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_rx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_rx_ch_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_rx_ch_valid_o", false,-1);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_rx_ch_data_o", false,-1, 31,0);
        tracep->declBit(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_rx_ch_ready_i", false,-1);
        tracep->declBus(c+24494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_id_i", false,-1, 7,0);
        tracep->declBus(c+513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_data_i", false,-1, 31,0);
        tracep->declBus(c+514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_datasize_i", false,-1, 1,0);
        tracep->declBit(c+515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_valid_i", false,-1);
        tracep->declBit(c+23905,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_sof_i", false,-1);
        tracep->declBit(c+23906,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_eof_i", false,-1);
        tracep->declBit(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter filter_ready_o", false,-1);
        tracep->declBus(c+19485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_data", false,-1, 31,0);
        tracep->declBus(c+19479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_datasize", false,-1, 1,0);
        tracep->declBit(c+19486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_valid", false,-1);
        tracep->declBit(c+19487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_sof", false,-1);
        tracep->declBit(c+19488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_eof", false,-1);
        tracep->declBit(c+824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_porta_ready", false,-1);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_data", false,-1, 31,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_datasize", false,-1, 1,0);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_valid", false,-1);
        tracep->declBit(c+19491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_sof", false,-1);
        tracep->declBit(c+19492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_eof", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_portb_ready", false,-1);
        tracep->declBus(c+826,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_data", false,-1, 31,0);
        tracep->declBus(c+827,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_datasize", false,-1, 1,0);
        tracep->declBit(c+828,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_valid", false,-1);
        tracep->declBit(c+24099,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_sof", false,-1);
        tracep->declBit(c+24100,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_eof", false,-1);
        tracep->declBit(c+829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operanda_ready", false,-1);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operandb_data", false,-1, 31,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operandb_datasize", false,-1, 1,0);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operandb_valid", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_operandb_ready", false,-1);
        tracep->declBus(c+19493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_au_out_data", false,-1, 31,0);
        tracep->declBus(c+827,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_au_out_datasize", false,-1, 1,0);
        tracep->declBit(c+19494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_au_out_valid", false,-1);
        tracep->declBit(c+19495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_au_out_ready", false,-1);
        tracep->declBus(c+830,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_in_data", false,-1, 31,0);
        tracep->declBus(c+24101,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_in_datasize", false,-1, 1,0);
        tracep->declBit(c+831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_in_valid", false,-1);
        tracep->declBit(c+19496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_in_ready", false,-1);
        tracep->declBus(c+832,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_out_data", false,-1, 31,0);
        tracep->declBit(c+831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_out_valid", false,-1);
        tracep->declBit(c+19497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_out_ready", false,-1);
        tracep->declBit(c+19498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_bincu_outenable", false,-1);
        tracep->declBus(c+24102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_udma_out_data", false,-1, 31,0);
        tracep->declBit(c+833,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_udma_out_valid", false,-1);
        tracep->declBit(c+19499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_udma_out_ready", false,-1);
        tracep->declBit(c+19500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_out", false,-1);
        tracep->declBit(c+19501,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_out_valid", false,-1);
        tracep->declBit(c+19502,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_opa", false,-1);
        tracep->declBit(c+19503,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_opa_valid", false,-1);
        tracep->declBit(c+19504,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_opb_valid", false,-1);
        tracep->declBit(c+19505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_bincu", false,-1);
        tracep->declBit(c+19506,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_sel_bincu_valid", false,-1);
        tracep->declBit(c+19507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_start_cha", false,-1);
        tracep->declBit(c+19508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_start_chb", false,-1);
        tracep->declBit(c+19509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_start_out", false,-1);
        tracep->declBit(c+19510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_start_bcu", false,-1);
        tracep->declBus(c+19511,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_status", false,-1, 2,0);
        tracep->declBus(c+19512,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter r_status", false,-1, 2,0);
        tracep->declBit(c+834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_done_cha", false,-1);
        tracep->declBit(c+835,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_done_chb", false,-1);
        tracep->declBit(c+23641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_done_out", false,-1);
        tracep->declBit(c+19513,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_done", false,-1);
        tracep->declBit(c+19514,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter r_done", false,-1);
        tracep->declBit(c+19474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_event", false,-1);
        tracep->declBit(c+23907,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_filter_ready", false,-1);
        tracep->declBus(c+19515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_mode", false,-1, 3,0);
        tracep->declBit(c+19516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_start", false,-1);
        tracep->declQuad(c+19517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_start_addr", false,-1, 37,0);
        tracep->declBus(c+19519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_datasize", false,-1, 3,0);
        tracep->declBus(c+19520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_mode", false,-1, 3,0);
        tracep->declQuad(c+19521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_len0", false,-1, 39,0);
        tracep->declQuad(c+19523,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_len1", false,-1, 39,0);
        tracep->declQuad(c+19525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_tx_len2", false,-1, 39,0);
        tracep->declBus(c+19527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_start_addr", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_datasize", false,-1, 1,0);
        tracep->declBus(c+19528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_mode", false,-1, 1,0);
        tracep->declBus(c+19529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_len0", false,-1, 19,0);
        tracep->declBus(c+19530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_len1", false,-1, 19,0);
        tracep->declBus(c+19531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_filter_rx_len2", false,-1, 19,0);
        tracep->declBit(c+19532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_use_signed", false,-1);
        tracep->declBit(c+19533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_bypass", false,-1);
        tracep->declBus(c+19534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_mode", false,-1, 3,0);
        tracep->declBus(c+19535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_shift", false,-1, 4,0);
        tracep->declBus(c+19536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_reg0", false,-1, 31,0);
        tracep->declBus(c+19537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_au_reg1", false,-1, 31,0);
        tracep->declBus(c+19538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_bincu_threshold", false,-1, 31,0);
        tracep->declBus(c+19539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_bincu_datasize", false,-1, 1,0);
        tracep->declBus(c+19540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_bincu_counter", false,-1, 19,0);
        tracep->declBus(c+19541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_bincu_counter_val", false,-1, 19,0);
        tracep->declBit(c+19542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter s_cfg_bincu_en_cnt", false,-1);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if rstn_i", false,-1);
        tracep->declBus(c+505,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_data_i", false,-1, 31,0);
        tracep->declBus(c+519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_addr_i", false,-1, 4,0);
        tracep->declBit(c+820,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_valid_i", false,-1);
        tracep->declBit(c+520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_rwn_i", false,-1);
        tracep->declBus(c+821,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_data_o", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_ready_o", false,-1);
        tracep->declBus(c+19515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_mode_o", false,-1, 3,0);
        tracep->declBit(c+19516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_start_o", false,-1);
        tracep->declQuad(c+19517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_start_addr_o", false,-1, 37,0);
        tracep->declBus(c+19519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_datasize_o", false,-1, 3,0);
        tracep->declBus(c+19520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_mode_o", false,-1, 3,0);
        tracep->declQuad(c+19521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_len0_o", false,-1, 39,0);
        tracep->declQuad(c+19523,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_len1_o", false,-1, 39,0);
        tracep->declQuad(c+19525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_tx_len2_o", false,-1, 39,0);
        tracep->declBus(c+19527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_start_addr_o", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_datasize_o", false,-1, 1,0);
        tracep->declBus(c+19528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_mode_o", false,-1, 1,0);
        tracep->declBus(c+19529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_len0_o", false,-1, 19,0);
        tracep->declBus(c+19530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_len1_o", false,-1, 19,0);
        tracep->declBus(c+19531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_filter_rx_len2_o", false,-1, 19,0);
        tracep->declBit(c+19532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_use_signed_o", false,-1);
        tracep->declBit(c+19533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_bypass_o", false,-1);
        tracep->declBus(c+19534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_mode_o", false,-1, 3,0);
        tracep->declBus(c+19535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_shift_o", false,-1, 4,0);
        tracep->declBus(c+19536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_reg0_o", false,-1, 31,0);
        tracep->declBus(c+19537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_au_reg1_o", false,-1, 31,0);
        tracep->declBus(c+19538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_bincu_threshold_o", false,-1, 31,0);
        tracep->declBus(c+19540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_bincu_counter_o", false,-1, 19,0);
        tracep->declBit(c+19542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_bincu_en_counter_o", false,-1);
        tracep->declBus(c+19539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if cfg_bincu_datasize_o", false,-1, 1,0);
        tracep->declBus(c+19541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if bincu_counter_i", false,-1, 19,0);
        tracep->declBit(c+19474,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if filter_done_i", false,-1);
        tracep->declQuad(c+19543,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_start_addr", false,-1, 37,0);
        tracep->declBus(c+19545,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_datasize", false,-1, 3,0);
        tracep->declBus(c+19546,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_mode", false,-1, 3,0);
        tracep->declQuad(c+19547,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_len0", false,-1, 39,0);
        tracep->declQuad(c+19549,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_len1", false,-1, 39,0);
        tracep->declQuad(c+19551,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_tx_len2", false,-1, 39,0);
        tracep->declBus(c+19553,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_start_addr", false,-1, 18,0);
        tracep->declBus(c+19554,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_datasize", false,-1, 1,0);
        tracep->declBus(c+19555,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_mode", false,-1, 1,0);
        tracep->declBus(c+19556,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_len0", false,-1, 19,0);
        tracep->declBus(c+19557,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_len1", false,-1, 19,0);
        tracep->declBus(c+19558,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_rx_len2", false,-1, 19,0);
        tracep->declBit(c+19559,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_use_signed", false,-1);
        tracep->declBit(c+19560,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_bypass", false,-1);
        tracep->declBus(c+19561,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_mode", false,-1, 3,0);
        tracep->declBus(c+19562,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_shift", false,-1, 4,0);
        tracep->declBus(c+19563,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_reg0", false,-1, 31,0);
        tracep->declBus(c+19564,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_au_reg1", false,-1, 31,0);
        tracep->declBus(c+19565,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_bincu_threshold", false,-1, 31,0);
        tracep->declBus(c+19566,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_bincu_counter", false,-1, 19,0);
        tracep->declBus(c+19567,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_bincu_datasize", false,-1, 1,0);
        tracep->declBit(c+19568,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_bincu_en_counter", false,-1);
        tracep->declBus(c+19569,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_mode", false,-1, 3,0);
        tracep->declQuad(c+19517,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_start_addr", false,-1, 37,0);
        tracep->declBus(c+19519,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_datasize", false,-1, 3,0);
        tracep->declBus(c+19520,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_mode", false,-1, 3,0);
        tracep->declQuad(c+19521,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_len0", false,-1, 39,0);
        tracep->declQuad(c+19523,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_len1", false,-1, 39,0);
        tracep->declQuad(c+19525,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_tx_len2", false,-1, 39,0);
        tracep->declBus(c+19527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_start_addr", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_datasize", false,-1, 1,0);
        tracep->declBus(c+19528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_mode", false,-1, 1,0);
        tracep->declBus(c+19529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_len0", false,-1, 19,0);
        tracep->declBus(c+19530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_len1", false,-1, 19,0);
        tracep->declBus(c+19531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_rx_len2", false,-1, 19,0);
        tracep->declBit(c+19532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_use_signed", false,-1);
        tracep->declBit(c+19533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_bypass", false,-1);
        tracep->declBus(c+19534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_mode", false,-1, 3,0);
        tracep->declBus(c+19535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_shift", false,-1, 4,0);
        tracep->declBus(c+19536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_reg0", false,-1, 31,0);
        tracep->declBus(c+19537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_au_reg1", false,-1, 31,0);
        tracep->declBus(c+19538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_bincu_threshold", false,-1, 31,0);
        tracep->declBus(c+19540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_bincu_counter", false,-1, 19,0);
        tracep->declBus(c+19539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_bincu_datasize", false,-1, 1,0);
        tracep->declBit(c+19542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_bincu_en_counter", false,-1);
        tracep->declBus(c+19515,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_commit_filter_mode", false,-1, 3,0);
        tracep->declBit(c+19570,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_start", false,-1);
        tracep->declBit(c+19571,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_filter_done", false,-1);
        tracep->declBus(c+836,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_wr_addr", false,-1, 4,0);
        tracep->declBus(c+837,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_rd_addr", false,-1, 4,0);
        tracep->declBit(c+19572,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_sample_commit", false,-1);
        tracep->declBit(c+19573,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_set_pending", false,-1);
        tracep->declBit(c+19574,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_clr_pending", false,-1);
        tracep->declBit(c+19575,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_pending", false,-1);
        tracep->declBus(c+19576,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if r_state", false,-1, 1,0);
        tracep->declBus(c+19577,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter i_reg_if s_state", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa FILTID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa resetn_i", false,-1);
        tracep->declBit(c+19477,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_req_o", false,-1);
        tracep->declBus(c+19478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+19479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_datasize_o", false,-1, 1,0);
        tracep->declBit(c+822,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_gnt_i", false,-1);
        tracep->declBit(c+20723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_valid_i", false,-1);
        tracep->declBus(c+20724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_data_i", false,-1, 31,0);
        tracep->declBit(c+19480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa tx_ch_ready_o", false,-1);
        tracep->declBit(c+19507,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cmd_start_i", false,-1);
        tracep->declBit(c+834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cmd_done_o", false,-1);
        tracep->declBus(c+19578,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_start_addr_i", false,-1, 18,0);
        tracep->declBus(c+19479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_datasize_i", false,-1, 1,0);
        tracep->declBus(c+19579,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_mode_i", false,-1, 1,0);
        tracep->declBus(c+19580,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_len0_i", false,-1, 19,0);
        tracep->declBus(c+19581,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_len1_i", false,-1, 19,0);
        tracep->declBus(c+19582,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa cfg_len2_i", false,-1, 19,0);
        tracep->declBus(c+19485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_data_o", false,-1, 31,0);
        tracep->declBus(c+19479,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_valid_o", false,-1);
        tracep->declBit(c+19487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_sof_o", false,-1);
        tracep->declBit(c+19488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_eof_o", false,-1);
        tracep->declBit(c+824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa stream_ready_i", false,-1);
        tracep->declBus(c+19583,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+838,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+19478,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+839,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+19584,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+840,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+19585,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_ptn_buffer_w", false,-1, 19,0);
        tracep->declBus(c+841,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_ptn_buffer_w", false,-1, 19,0);
        tracep->declBit(c+19586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_tx_req", false,-1);
        tracep->declBit(c+822,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_tx_gnt", false,-1);
        tracep->declBit(c+19480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_tx_ready", false,-1);
        tracep->declBit(c+20723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_tx_valid", false,-1);
        tracep->declBus(c+20724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_tx", false,-1, 31,0);
        tracep->declBit(c+824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_int_ready", false,-1);
        tracep->declBit(c+19486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_int_valid", false,-1);
        tracep->declBus(c+19485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_data_int", false,-1, 31,0);
        tracep->declBit(c+834,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_done", false,-1);
        tracep->declBit(c+842,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_sample_loc_startaddr", false,-1);
        tracep->declBit(c+843,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_sample_loc_pointer", false,-1);
        tracep->declBit(c+844,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_sample_ptn_buffer_w", false,-1);
        tracep->declBit(c+845,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_sample_ptn_buffer_l", false,-1);
        tracep->declBus(c+19587,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_mode", false,-1, 1,0);
        tracep->declBus(c+19588,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+19589,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_start", false,-1);
        tracep->declBit(c+19590,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_running", false,-1);
        tracep->declBit(c+19487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_evnt_sof", false,-1);
        tracep->declBit(c+19488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_evnt_eof", false,-1);
        tracep->declBit(c+846,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_is_sof", false,-1);
        tracep->declBit(c+847,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_is_sof_next", false,-1);
        tracep->declBit(c+848,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_is_eof", false,-1);
        tracep->declBit(c+19591,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_issof", false,-1);
        tracep->declBus(c+19592,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa r_state", false,-1, 1,0);
        tracep->declBus(c+849,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa s_state", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo clr_i", false,-1);
        tracep->declBit(c+19586,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo req_o", false,-1);
        tracep->declBit(c+822,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo gnt_i", false,-1);
        tracep->declBit(c+846,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo sof_i", false,-1);
        tracep->declBit(c+848,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo eof_i", false,-1);
        tracep->declBus(c+19485,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19487,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo sof_o", false,-1);
        tracep->declBit(c+19488,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo eof_o", false,-1);
        tracep->declBit(c+19486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo valid_o", false,-1);
        tracep->declBit(c+824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo ready_i", false,-1);
        tracep->declBit(c+20723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo valid_i", false,-1);
        tracep->declBus(c+20724,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo ready_o", false,-1);
        tracep->declBus(c+24495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo FIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_elements", false,-1, 2,0);
        tracep->declBus(c+19594,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_free_ele", false,-1, 2,0);
        tracep->declBus(c+19595,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo r_inflight", false,-1, 2,0);
        tracep->declBus(c+19596,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo r_mark_sof_cnt", false,-1, 2,0);
        tracep->declBus(c+19597,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo r_mark_eof_cnt", false,-1, 2,0);
        tracep->declBit(c+19598,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_stop_req", false,-1);
        tracep->declBit(c+19693,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_mark_sof_evt", false,-1);
        tracep->declBit(c+19694,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_mark_eof_evt", false,-1);
        tracep->declBit(c+19599,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_mark_sof_dec", false,-1);
        tracep->declBit(c+19600,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_mark_eof_dec", false,-1);
        tracep->declBit(c+24496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_mark", false,-1);
        tracep->declBit(c+24497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo r_issof", false,-1);
        tracep->declQuad(c+19695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_fifoin", false,-1, 33,0);
        tracep->declQuad(c+19601,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo s_fifoout", false,-1, 33,0);
        tracep->declBus(c+24495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo elements_o", false,-1, 2,0);
        tracep->declQuad(c+19601,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo data_o", false,-1, 33,0);
        tracep->declBit(c+19486,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+824,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20723,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo valid_i", false,-1);
        tracep->declQuad(c+19695,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo data_i", false,-1, 33,0);
        tracep->declBit(c+19480,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19603,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+19604,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+19593,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+19605+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo buffer", true,(i+0), 33,0);}}
        tracep->declBit(c+19613,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo full", false,-1);
        tracep->declBus(c+19614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opa u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb FILTID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb resetn_i", false,-1);
        tracep->declBit(c+19481,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_req_o", false,-1);
        tracep->declBus(c+19482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_datasize_o", false,-1, 1,0);
        tracep->declBit(c+823,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_gnt_i", false,-1);
        tracep->declBit(c+20725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_valid_i", false,-1);
        tracep->declBus(c+20726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_data_i", false,-1, 31,0);
        tracep->declBit(c+19484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb tx_ch_ready_o", false,-1);
        tracep->declBit(c+19508,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cmd_start_i", false,-1);
        tracep->declBit(c+835,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cmd_done_o", false,-1);
        tracep->declBus(c+19615,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_start_addr_i", false,-1, 18,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_datasize_i", false,-1, 1,0);
        tracep->declBus(c+19616,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_mode_i", false,-1, 1,0);
        tracep->declBus(c+19617,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_len0_i", false,-1, 19,0);
        tracep->declBus(c+19618,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_len1_i", false,-1, 19,0);
        tracep->declBus(c+19619,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb cfg_len2_i", false,-1, 19,0);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_data_o", false,-1, 31,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_valid_o", false,-1);
        tracep->declBit(c+19491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_sof_o", false,-1);
        tracep->declBit(c+19492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_eof_o", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb stream_ready_i", false,-1);
        tracep->declBus(c+19620,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+850,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+19482,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+851,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+19621,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+852,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+19622,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_ptn_buffer_w", false,-1, 19,0);
        tracep->declBus(c+853,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_ptn_buffer_w", false,-1, 19,0);
        tracep->declBit(c+19623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_tx_req", false,-1);
        tracep->declBit(c+823,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_tx_gnt", false,-1);
        tracep->declBit(c+19484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_tx_ready", false,-1);
        tracep->declBit(c+20725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_tx_valid", false,-1);
        tracep->declBus(c+20726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_tx", false,-1, 31,0);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_int_ready", false,-1);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_int_valid", false,-1);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_data_int", false,-1, 31,0);
        tracep->declBit(c+835,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_done", false,-1);
        tracep->declBit(c+854,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_sample_loc_startaddr", false,-1);
        tracep->declBit(c+855,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_sample_loc_pointer", false,-1);
        tracep->declBit(c+856,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_sample_ptn_buffer_w", false,-1);
        tracep->declBit(c+857,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_sample_ptn_buffer_l", false,-1);
        tracep->declBus(c+19624,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_mode", false,-1, 1,0);
        tracep->declBus(c+19625,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+19626,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_start", false,-1);
        tracep->declBit(c+19627,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_running", false,-1);
        tracep->declBit(c+19491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_evnt_sof", false,-1);
        tracep->declBit(c+19492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_evnt_eof", false,-1);
        tracep->declBit(c+858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_is_sof", false,-1);
        tracep->declBit(c+859,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_is_sof_next", false,-1);
        tracep->declBit(c+860,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_is_eof", false,-1);
        tracep->declBit(c+19628,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_issof", false,-1);
        tracep->declBus(c+19629,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb r_state", false,-1, 1,0);
        tracep->declBus(c+861,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb s_state", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo clr_i", false,-1);
        tracep->declBit(c+19623,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo req_o", false,-1);
        tracep->declBit(c+823,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo gnt_i", false,-1);
        tracep->declBit(c+858,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo sof_i", false,-1);
        tracep->declBit(c+860,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo eof_i", false,-1);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19491,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo sof_o", false,-1);
        tracep->declBit(c+19492,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo eof_o", false,-1);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo valid_o", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo ready_i", false,-1);
        tracep->declBit(c+20725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo valid_i", false,-1);
        tracep->declBus(c+20726,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo ready_o", false,-1);
        tracep->declBus(c+24495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo FIFO_WIDTH", false,-1, 31,0);
        tracep->declBus(c+19630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_elements", false,-1, 2,0);
        tracep->declBus(c+19631,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_free_ele", false,-1, 2,0);
        tracep->declBus(c+19632,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo r_inflight", false,-1, 2,0);
        tracep->declBus(c+19633,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo r_mark_sof_cnt", false,-1, 2,0);
        tracep->declBus(c+19634,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo r_mark_eof_cnt", false,-1, 2,0);
        tracep->declBit(c+19635,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_stop_req", false,-1);
        tracep->declBit(c+19697,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_mark_sof_evt", false,-1);
        tracep->declBit(c+19698,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_mark_eof_evt", false,-1);
        tracep->declBit(c+19636,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_mark_sof_dec", false,-1);
        tracep->declBit(c+19637,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_mark_eof_dec", false,-1);
        tracep->declBit(c+24498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_mark", false,-1);
        tracep->declBit(c+24499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo r_issof", false,-1);
        tracep->declQuad(c+19699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_fifoin", false,-1, 33,0);
        tracep->declQuad(c+19638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo s_fifoout", false,-1, 33,0);
        tracep->declBus(c+24495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo clr_i", false,-1);
        tracep->declBus(c+19630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo elements_o", false,-1, 2,0);
        tracep->declQuad(c+19638,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo data_o", false,-1, 33,0);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo valid_o", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo ready_i", false,-1);
        tracep->declBit(c+20725,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo valid_i", false,-1);
        tracep->declQuad(c+19699,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo data_i", false,-1, 33,0);
        tracep->declBit(c+19484,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo ready_o", false,-1);
        tracep->declBus(c+19640,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+19641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+19630,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declQuad(c+19642+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo buffer", true,(i+0), 33,0);}}
        tracep->declBit(c+19650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo full", false,-1);
        tracep->declBus(c+19651,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_tx_ch_opb u_fifo i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au resetn_i", false,-1);
        tracep->declBit(c+19532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_use_signed_i", false,-1);
        tracep->declBit(c+19533,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_bypass_i", false,-1);
        tracep->declBus(c+19534,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_mode_i", false,-1, 3,0);
        tracep->declBus(c+19535,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_shift_i", false,-1, 4,0);
        tracep->declBus(c+19536,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_reg0_i", false,-1, 31,0);
        tracep->declBus(c+19537,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cfg_reg1_i", false,-1, 31,0);
        tracep->declBit(c+19516,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au cmd_start_i", false,-1);
        tracep->declBus(c+826,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_data_i", false,-1, 31,0);
        tracep->declBus(c+827,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_datasize_i", false,-1, 1,0);
        tracep->declBit(c+828,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_valid_i", false,-1);
        tracep->declBit(c+24099,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_sof_i", false,-1);
        tracep->declBit(c+24100,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_eof_i", false,-1);
        tracep->declBit(c+829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operanda_ready_o", false,-1);
        tracep->declBus(c+19489,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operandb_data_i", false,-1, 31,0);
        tracep->declBus(c+19483,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operandb_datasize_i", false,-1, 1,0);
        tracep->declBit(c+19490,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operandb_valid_i", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au operandb_ready_o", false,-1);
        tracep->declBus(c+19493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au output_data_o", false,-1, 31,0);
        tracep->declBus(c+827,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au output_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19494,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au output_valid_o", false,-1);
        tracep->declBit(c+19495,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au output_ready_i", false,-1);
        tracep->declArray(c+19652,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_mac", false,-1, 65,0);
        tracep->declBus(c+19655,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sum", false,-1, 31,0);
        tracep->declBus(c+19656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_opa", false,-1, 31,0);
        tracep->declBus(c+19657,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_opb", false,-1, 31,0);
        tracep->declBus(c+19658,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_accumulator", false,-1, 31,0);
        tracep->declBus(c+19493,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_outpostshift", false,-1, 31,0);
        tracep->declBus(c+19656,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_operanda", false,-1, 31,0);
        tracep->declBus(c+19659,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_operandb", false,-1, 31,0);
        tracep->declBit(c+19660,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_en_opb", false,-1);
        tracep->declBit(c+19661,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_mulb_opa", false,-1);
        tracep->declBit(c+19662,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_mulb_opb", false,-1);
        tracep->declBit(c+19663,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_mulb_reg", false,-1);
        tracep->declBit(c+19664,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sum_acc", false,-1);
        tracep->declBit(c+19665,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sum_reg", false,-1);
        tracep->declBit(c+19666,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sum_opb", false,-1);
        tracep->declBit(c+19667,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sum_inv", false,-1);
        tracep->declBit(c+19668,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_sample_dly", false,-1);
        tracep->declBit(c+19669,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_sample_out", false,-1);
        tracep->declBit(c+829,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sample_opa", false,-1);
        tracep->declBit(c+825,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_sample_opb", false,-1);
        tracep->declBus(c+862,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_in_opa", false,-1, 31,0);
        tracep->declBus(c+19670,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au s_in_opb", false,-1, 31,0);
        tracep->declBit(c+19671,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_sof", false,-1);
        tracep->declBit(c+19672,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_eof", false,-1);
        tracep->declBit(c+19673,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_au r_accoutvalid", false,-1);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu resetn_i", false,-1);
        tracep->declBit(c+19532,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_use_signed_i", false,-1);
        tracep->declBit(c+19498,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_out_enable_i", false,-1);
        tracep->declBit(c+19542,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_en_counter_i", false,-1);
        tracep->declBus(c+19538,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_threshold_i", false,-1, 31,0);
        tracep->declBus(c+19540,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_counter_i", false,-1, 19,0);
        tracep->declBus(c+19539,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cfg_datasize_i", false,-1, 1,0);
        tracep->declBus(c+19541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu counter_val_o", false,-1, 19,0);
        tracep->declBit(c+19510,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu cmd_start_i", false,-1);
        tracep->declBit(c+19475,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu act_event_o", false,-1);
        tracep->declBus(c+830,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_data_i", false,-1, 31,0);
        tracep->declBus(c+24101,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_datasize_i", false,-1, 1,0);
        tracep->declBit(c+831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_valid_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_sof_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_eof_i", false,-1);
        tracep->declBit(c+19496,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu input_ready_o", false,-1);
        tracep->declBus(c+832,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_data_o", false,-1, 31,0);
        tracep->declBus(c+24500,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_datasize_o", false,-1, 1,0);
        tracep->declBit(c+831,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_valid_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_sof_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_eof_o", false,-1);
        tracep->declBit(c+19497,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu output_ready_i", false,-1);
        tracep->declBit(c+863,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu s_th_event", false,-1);
        tracep->declBit(c+19674,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu s_counter_of", false,-1);
        tracep->declBit(c+19675,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu r_count_of", false,-1);
        tracep->declBus(c+19541,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu r_counter", false,-1, 19,0);
        tracep->declBus(c+864,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_filter_bincu s_input_data", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch FILTID_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24387,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch L2_AWIDTH_NOAL", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch TRANS_SIZE", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch resetn_i", false,-1);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch rx_ch_addr_o", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch rx_ch_datasize_o", false,-1, 1,0);
        tracep->declBit(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch rx_ch_valid_o", false,-1);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch rx_ch_data_o", false,-1, 31,0);
        tracep->declBit(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch rx_ch_ready_i", false,-1);
        tracep->declBit(c+19509,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cmd_start_i", false,-1);
        tracep->declBit(c+23641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cmd_done_o", false,-1);
        tracep->declBus(c+19527,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_start_addr_i", false,-1, 18,0);
        tracep->declBus(c+19466,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_datasize_i", false,-1, 1,0);
        tracep->declBus(c+19528,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_mode_i", false,-1, 1,0);
        tracep->declBus(c+19529,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_len0_i", false,-1, 19,0);
        tracep->declBus(c+19530,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_len1_i", false,-1, 19,0);
        tracep->declBus(c+19531,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch cfg_len2_i", false,-1, 19,0);
        tracep->declBus(c+24102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch stream_data_i", false,-1, 31,0);
        tracep->declBit(c+833,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch stream_valid_i", false,-1);
        tracep->declBit(c+19499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch stream_ready_o", false,-1);
        tracep->declBus(c+19676,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+23642,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_loc_startaddr", false,-1, 18,0);
        tracep->declBus(c+19465,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+23643,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_loc_pointer", false,-1, 18,0);
        tracep->declBus(c+19677,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+23644,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_ptn_buffer_l", false,-1, 19,0);
        tracep->declBus(c+19678,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_ptn_buffer_w", false,-1, 19,0);
        tracep->declBus(c+23645,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_ptn_buffer_w", false,-1, 19,0);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_data_rx", false,-1, 31,0);
        tracep->declBit(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_data_rx_valid", false,-1);
        tracep->declBit(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_data_rx_ready", false,-1);
        tracep->declBit(c+23641,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_done", false,-1);
        tracep->declBit(c+23646,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_sample_loc_startaddr", false,-1);
        tracep->declBit(c+23647,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_sample_loc_pointer", false,-1);
        tracep->declBit(c+23648,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_sample_ptn_buffer_w", false,-1);
        tracep->declBit(c+23649,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_sample_ptn_buffer_l", false,-1);
        tracep->declBus(c+19679,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_mode", false,-1, 1,0);
        tracep->declBus(c+19680,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_datasize_toadd", false,-1, 19,0);
        tracep->declBit(c+19681,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_start", false,-1);
        tracep->declBit(c+19682,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_running", false,-1);
        tracep->declBus(c+19683,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch r_state", false,-1, 1,0);
        tracep->declBus(c+23650,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch s_state", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo LOG_BUFFER_DEPTH", false,-1, 31,0);
        tracep->declBit(c+818,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo clk_i", false,-1);
        tracep->declBit(c+819,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo rstn_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo clr_i", false,-1);
        tracep->declBus(c+19684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo elements_o", false,-1, 2,0);
        tracep->declBus(c+19468,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo data_o", false,-1, 31,0);
        tracep->declBit(c+19467,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo valid_o", false,-1);
        tracep->declBit(c+23614,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo ready_i", false,-1);
        tracep->declBit(c+833,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo valid_i", false,-1);
        tracep->declBus(c+24102,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo data_i", false,-1, 31,0);
        tracep->declBit(c+19499,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo ready_o", false,-1);
        tracep->declBus(c+19685,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo pointer_in", false,-1, 1,0);
        tracep->declBus(c+19686,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo pointer_out", false,-1, 1,0);
        tracep->declBus(c+19684,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo elements", false,-1, 2,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+19687+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo buffer", true,(i+0), 31,0);}}
        tracep->declBit(c+19691,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo full", false,-1);
        tracep->declBus(c+19692,"core_v_mcu i_soc_domain soc_peripherals_i i_udma i_filter_gen[0] i_filter u_rx_ch i_fifo loop1", false,-1, 31,0);
        tracep->declBus(c+24501,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24502,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl NB_CLUSTERS", false,-1, 31,0);
        tracep->declBus(c+24269,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl NB_CORES", false,-1, 31,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl JTAG_REG_SIZE", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl NBIT_PADCFG", false,-1, 31,0);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl NBIT_PADMUX", false,-1, 31,0);
        tracep->declBus(c+24504,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl N_IO", false,-1, 31,0);
        tracep->declBus(c+24503,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl IO_IDX_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl HCLK", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl HRESETn", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl ref_clk_i", false,-1);
        tracep->declBit(c+23840,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl rstpin_ni", false,-1);
        tracep->declBus(c+865,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PADDR", false,-1, 11,0);
        tracep->declBus(c+866,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PWDATA", false,-1, 31,0);
        tracep->declBit(c+867,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PWRITE", false,-1);
        tracep->declBit(c+868,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PSEL", false,-1);
        tracep->declBit(c+869,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PENABLE", false,-1);
        tracep->declBus(c+11855,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PRDATA", false,-1, 31,0);
        tracep->declBit(c+11856,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PREADY", false,-1);
        tracep->declBit(c+11857,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl PSLVERR", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl sel_fll_clk_i", false,-1);
        tracep->declBit(c+23841,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl bootsel_i", false,-1);
        tracep->declBus(c+19998,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl status_out", false,-1, 31,0);
        tracep->declBus(c+1,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl version", false,-1, 7,0);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl stoptimer_i", false,-1);
        tracep->declBit(c+15851,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl dmactive_i", false,-1);
        tracep->declBit(c+15852,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_expired_o", false,-1);
        tracep->declBus(c+19997,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl control_in", false,-1, 31,0);
        tracep->declArray(c+11828,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl pad_cfg_o", false,-1, 287,0);
        tracep->declArray(c+11825,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl pad_mux_o", false,-1, 95,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl soc_jtag_reg_i", false,-1, 7,0);
        tracep->declBus(c+11840,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl soc_jtag_reg_o", false,-1, 7,0);
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl fc_bootaddr_o", false,-1, 31,0);
        tracep->declBit(c+11850,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl clk_gating_dc_fifo_o", false,-1);
        tracep->declBus(c+11851,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl reset_type1_efpga_o", false,-1, 3,0);
        tracep->declBit(c+11843,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_udma_efpga_o", false,-1);
        tracep->declBit(c+11844,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_events_efpga_o", false,-1);
        tracep->declBit(c+11845,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_apb_efpga_o", false,-1);
        tracep->declBit(c+11846,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_tcdm3_efpga_o", false,-1);
        tracep->declBit(c+11847,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_tcdm2_efpga_o", false,-1);
        tracep->declBit(c+11848,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_tcdm1_efpga_o", false,-1);
        tracep->declBit(c+11849,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl enable_tcdm0_efpga_o", false,-1);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl fc_fetchen_o", false,-1);
        tracep->declBit(c+11852,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl rto_o", false,-1);
        tracep->declBit(c+446,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl start_rto_i", false,-1);
        tracep->declBus(c+10591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl peripheral_rto_i", false,-1, 10,0);
        tracep->declBit(c+11853,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl soft_reset_o", false,-1);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl IDX_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24505,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl CONFIG", false,-1, 11,0);
        tracep->declBus(c+11858,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_io_pad", false,-1, 5,0);
        tracep->declBus(c+24506,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl n_cores", false,-1, 15,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl n_clusters", false,-1, 15,0);
        tracep->declArray(c+11825,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_padmux", false,-1, 95,0);
        tracep->declQuad(c+11859,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_pad_fun0", false,-1, 63,0);
        tracep->declQuad(c+11861,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_pad_fun1", false,-1, 63,0);
        tracep->declBus(c+11840,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_jtag_rego", false,-1, 7,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11863+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_jtag_regi_sync", true,(i+0), 7,0);}}
        tracep->declBus(c+11837,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_bootaddr", false,-1, 31,0);
        tracep->declBit(c+11838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_fetchen", false,-1);
        tracep->declBus(c+11865,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_bootsel", false,-1, 1,0);
        tracep->declBus(c+11866,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_sel_clk_dc_fifo_onehot", false,-1, 5,0);
        tracep->declBit(c+11850,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_clk_gating_dc_fifo", false,-1);
        tracep->declBus(c+11851,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_reset_type1_efpga", false,-1, 3,0);
        tracep->declBus(c+11867,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl r_enable_inout_efpga", false,-1, 5,0);
        tracep->declBit(c+24508,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl s_apb_write", false,-1);
        tracep->declBus(c+11868,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl ready_timeout_count", false,-1, 19,0);
        tracep->declBus(c+11869,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl rto_count_reg", false,-1, 31,0);
        tracep->declBus(c+11870,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl periph_rto_reg", false,-1, 31,0);
        tracep->declBus(c+11871,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl APB_fsm", false,-1, 1,0);
        tracep->declBus(c+15867,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_current_count", false,-1, 30,0);
        tracep->declBus(c+16221,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_count", false,-1, 30,0);
        tracep->declBit(c+16222,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_enabled", false,-1);
        tracep->declBus(c+870,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl reset_reason", false,-1, 1,0);
        tracep->declBit(c+16223,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_reset", false,-1);
        tracep->declBit(c+15868,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl wd_cleared", false,-1);
        tracep->declBit(c+11872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl reset_reason_clear", false,-1);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl FSM_IDLE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl FSM_READ", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl FSM_WRITE", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_soc_ctrl FSM_WAIT", false,-1, 31,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer EXTSIG_NUM", false,-1, 31,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer TIMER_NBITS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer HCLK", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer HRESETn", false,-1);
        tracep->declBus(c+871,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PADDR", false,-1, 11,0);
        tracep->declBus(c+872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PWDATA", false,-1, 31,0);
        tracep->declBit(c+873,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PWRITE", false,-1);
        tracep->declBit(c+874,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PSEL", false,-1);
        tracep->declBit(c+875,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PENABLE", false,-1);
        tracep->declBus(c+876,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PRDATA", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer PSLVERR", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer dft_cg_enable_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer low_speed_clk_i", false,-1);
        tracep->declBus(c+13860,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer ext_sig_i", false,-1, 31,0);
        tracep->declBus(c+13862,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer events_o", false,-1, 3,0);
        tracep->declBus(c+17913,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer ch_0_o", false,-1, 3,0);
        tracep->declBus(c+17961,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer ch_1_o", false,-1, 3,0);
        tracep->declBus(c+18009,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer ch_2_o", false,-1, 3,0);
        tracep->declBus(c+18057,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer ch_3_o", false,-1, 3,0);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer N_TIMEREXTSIG", false,-1, 31,0);
        tracep->declBit(c+20534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_start", false,-1);
        tracep->declBit(c+20535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_stop", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_arm", false,-1);
        tracep->declBit(c+20537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_update", false,-1);
        tracep->declBit(c+13938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_rst", false,-1);
        tracep->declBit(c+13939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_saw", false,-1);
        tracep->declBus(c+20538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_in_sel", false,-1, 7,0);
        tracep->declBus(c+20539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_in_mode", false,-1, 2,0);
        tracep->declBus(c+20540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_presc", false,-1, 7,0);
        tracep->declBus(c+13940,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_th_hi", false,-1, 15,0);
        tracep->declBus(c+13941,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_th_low", false,-1, 15,0);
        tracep->declBus(c+20541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13942,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch0_th", false,-1, 15,0);
        tracep->declBus(c+13943,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+20543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13944,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch1_th", false,-1, 15,0);
        tracep->declBus(c+13945,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+20545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13946,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch2_th", false,-1, 15,0);
        tracep->declBus(c+13947,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+20547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13948,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+20548,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch3_th", false,-1, 15,0);
        tracep->declBus(c+13949,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_ch3_lut", false,-1, 15,0);
        tracep->declBit(c+20549,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_start", false,-1);
        tracep->declBit(c+20550,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_stop", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_arm", false,-1);
        tracep->declBit(c+20552,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_update", false,-1);
        tracep->declBit(c+13950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_rst", false,-1);
        tracep->declBit(c+13951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_saw", false,-1);
        tracep->declBus(c+20553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_in_sel", false,-1, 7,0);
        tracep->declBus(c+20554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_in_mode", false,-1, 2,0);
        tracep->declBus(c+20555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_presc", false,-1, 7,0);
        tracep->declBus(c+13952,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_th_hi", false,-1, 15,0);
        tracep->declBus(c+13953,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_th_low", false,-1, 15,0);
        tracep->declBus(c+20556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13954,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch0_th", false,-1, 15,0);
        tracep->declBus(c+13955,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+20558,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13956,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20559,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch1_th", false,-1, 15,0);
        tracep->declBus(c+13957,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+20560,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13958,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch2_th", false,-1, 15,0);
        tracep->declBus(c+13959,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+20562,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13960,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+20563,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch3_th", false,-1, 15,0);
        tracep->declBus(c+13961,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_ch3_lut", false,-1, 15,0);
        tracep->declBit(c+20564,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_start", false,-1);
        tracep->declBit(c+20565,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_stop", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_arm", false,-1);
        tracep->declBit(c+20567,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_update", false,-1);
        tracep->declBit(c+13962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_rst", false,-1);
        tracep->declBit(c+13963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_saw", false,-1);
        tracep->declBus(c+20568,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_in_sel", false,-1, 7,0);
        tracep->declBus(c+20569,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_in_mode", false,-1, 2,0);
        tracep->declBus(c+20570,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_presc", false,-1, 7,0);
        tracep->declBus(c+13964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_th_hi", false,-1, 15,0);
        tracep->declBus(c+13965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_th_low", false,-1, 15,0);
        tracep->declBus(c+20571,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20572,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch0_th", false,-1, 15,0);
        tracep->declBus(c+13967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+20573,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20574,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch1_th", false,-1, 15,0);
        tracep->declBus(c+13969,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+20575,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13970,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20576,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch2_th", false,-1, 15,0);
        tracep->declBus(c+13971,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+20577,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13972,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+20578,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch3_th", false,-1, 15,0);
        tracep->declBus(c+13973,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_ch3_lut", false,-1, 15,0);
        tracep->declBit(c+20579,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_start", false,-1);
        tracep->declBit(c+20580,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_stop", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_arm", false,-1);
        tracep->declBit(c+20582,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_update", false,-1);
        tracep->declBit(c+13974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_rst", false,-1);
        tracep->declBit(c+13975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_saw", false,-1);
        tracep->declBus(c+20583,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_in_sel", false,-1, 7,0);
        tracep->declBus(c+20584,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_in_mode", false,-1, 2,0);
        tracep->declBus(c+20585,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_presc", false,-1, 7,0);
        tracep->declBus(c+13976,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_th_hi", false,-1, 15,0);
        tracep->declBus(c+13977,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_th_low", false,-1, 15,0);
        tracep->declBus(c+20586,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13978,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20587,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch0_th", false,-1, 15,0);
        tracep->declBus(c+13979,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+20588,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13980,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20589,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch1_th", false,-1, 15,0);
        tracep->declBus(c+13981,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+20590,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13982,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch2_th", false,-1, 15,0);
        tracep->declBus(c+13983,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+20592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13984,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+20593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch3_th", false,-1, 15,0);
        tracep->declBus(c+13985,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_ch3_lut", false,-1, 15,0);
        tracep->declBus(c+13986,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_en", false,-1, 3,0);
        tracep->declBus(c+13987,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_sel_0", false,-1, 3,0);
        tracep->declBus(c+13988,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_sel_1", false,-1, 3,0);
        tracep->declBus(c+13989,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_sel_2", false,-1, 3,0);
        tracep->declBus(c+13990,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_sel_3", false,-1, 3,0);
        tracep->declBit(c+20594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_apb_in_clk", false,-1);
        tracep->declBit(c+20595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_apb_in_clk", false,-1);
        tracep->declBit(c+20596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_apb_in_clk", false,-1);
        tracep->declBit(c+20597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_apb_in_clk", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_counter", false,-1, 15,0);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_counter", false,-1, 15,0);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_counter", false,-1, 15,0);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_counter", false,-1, 15,0);
        tracep->declBit(c+13991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_clk_en", false,-1);
        tracep->declBit(c+13992,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_clk_en", false,-1);
        tracep->declBit(c+13993,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_clk_en", false,-1);
        tracep->declBit(c+13994,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_clk_en", false,-1);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_clk_timer0", false,-1);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_clk_timer1", false,-1);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_clk_timer2", false,-1);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_clk_timer3", false,-1);
        tracep->declBus(c+17915,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_status", false,-1, 7,0);
        tracep->declQuad(c+20598,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer0_signal", false,-1, 47,0);
        tracep->declBus(c+17963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_status", false,-1, 7,0);
        tracep->declQuad(c+20600,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer1_signal", false,-1, 47,0);
        tracep->declBus(c+18011,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_status", false,-1, 7,0);
        tracep->declQuad(c+20602,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer2_signal", false,-1, 47,0);
        tracep->declBus(c+18059,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_status", false,-1, 7,0);
        tracep->declQuad(c+20604,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_timer3_signal", false,-1, 47,0);
        tracep->declBus(c+24103,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer s_event_signals", false,-1, 15,0);
        tracep->declBus(c+13995,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer r_event_sync_0", false,-1, 1,0);
        tracep->declBus(c+13996,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer r_event_sync_1", false,-1, 1,0);
        tracep->declBus(c+13997,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer r_event_sync_2", false,-1, 1,0);
        tracep->declBus(c+13998,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer r_event_sync_3", false,-1, 1,0);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if HCLK", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if HRESETn", false,-1);
        tracep->declBus(c+871,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PADDR", false,-1, 11,0);
        tracep->declBus(c+872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PWDATA", false,-1, 31,0);
        tracep->declBit(c+873,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PWRITE", false,-1);
        tracep->declBit(c+874,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PSEL", false,-1);
        tracep->declBit(c+875,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PENABLE", false,-1);
        tracep->declBus(c+876,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PRDATA", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if PSLVERR", false,-1);
        tracep->declBus(c+13986,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if events_en_o", false,-1, 3,0);
        tracep->declBus(c+13987,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if events_sel_0_o", false,-1, 3,0);
        tracep->declBus(c+13988,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if events_sel_1_o", false,-1, 3,0);
        tracep->declBus(c+13989,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if events_sel_2_o", false,-1, 3,0);
        tracep->declBus(c+13990,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if events_sel_3_o", false,-1, 3,0);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_counter_i", false,-1, 15,0);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_counter_i", false,-1, 15,0);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_counter_i", false,-1, 15,0);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_counter_i", false,-1, 15,0);
        tracep->declBit(c+20534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_start_o", false,-1);
        tracep->declBit(c+20535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_stop_o", false,-1);
        tracep->declBit(c+20537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_update_o", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_arm_o", false,-1);
        tracep->declBit(c+13938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_rst_o", false,-1);
        tracep->declBit(c+13939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_saw_o", false,-1);
        tracep->declBus(c+20539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_in_mode_o", false,-1, 2,0);
        tracep->declBus(c+20538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_in_sel_o", false,-1, 7,0);
        tracep->declBit(c+20594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_in_clk_o", false,-1);
        tracep->declBus(c+20540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_presc_o", false,-1, 7,0);
        tracep->declBus(c+13940,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_th_hi_o", false,-1, 15,0);
        tracep->declBus(c+13941,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_th_low_o", false,-1, 15,0);
        tracep->declBus(c+20541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch0_mode_o", false,-1, 2,0);
        tracep->declBus(c+13942,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch0_flt_o", false,-1, 1,0);
        tracep->declBus(c+20542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch0_th_o", false,-1, 15,0);
        tracep->declBus(c+13943,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch0_lut_o", false,-1, 15,0);
        tracep->declBus(c+20543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch1_mode_o", false,-1, 2,0);
        tracep->declBus(c+13944,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch1_flt_o", false,-1, 1,0);
        tracep->declBus(c+20544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch1_th_o", false,-1, 15,0);
        tracep->declBus(c+13945,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch1_lut_o", false,-1, 15,0);
        tracep->declBus(c+20545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch2_mode_o", false,-1, 2,0);
        tracep->declBus(c+13946,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch2_flt_o", false,-1, 1,0);
        tracep->declBus(c+20546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch2_th_o", false,-1, 15,0);
        tracep->declBus(c+13947,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch2_lut_o", false,-1, 15,0);
        tracep->declBus(c+20547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch3_mode_o", false,-1, 2,0);
        tracep->declBus(c+13948,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch3_flt_o", false,-1, 1,0);
        tracep->declBus(c+20548,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch3_th_o", false,-1, 15,0);
        tracep->declBus(c+13949,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_ch3_lut_o", false,-1, 15,0);
        tracep->declBit(c+20549,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_start_o", false,-1);
        tracep->declBit(c+20550,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_stop_o", false,-1);
        tracep->declBit(c+20552,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_update_o", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_arm_o", false,-1);
        tracep->declBit(c+13950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_rst_o", false,-1);
        tracep->declBit(c+13951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_saw_o", false,-1);
        tracep->declBus(c+20554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_in_mode_o", false,-1, 2,0);
        tracep->declBus(c+20553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_in_sel_o", false,-1, 7,0);
        tracep->declBit(c+20595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_in_clk_o", false,-1);
        tracep->declBus(c+20555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_presc_o", false,-1, 7,0);
        tracep->declBus(c+13952,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_th_hi_o", false,-1, 15,0);
        tracep->declBus(c+13953,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_th_low_o", false,-1, 15,0);
        tracep->declBus(c+20556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch0_mode_o", false,-1, 2,0);
        tracep->declBus(c+13954,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch0_flt_o", false,-1, 1,0);
        tracep->declBus(c+20557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch0_th_o", false,-1, 15,0);
        tracep->declBus(c+13955,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch0_lut_o", false,-1, 15,0);
        tracep->declBus(c+20558,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch1_mode_o", false,-1, 2,0);
        tracep->declBus(c+13956,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch1_flt_o", false,-1, 1,0);
        tracep->declBus(c+20559,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch1_th_o", false,-1, 15,0);
        tracep->declBus(c+13957,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch1_lut_o", false,-1, 15,0);
        tracep->declBus(c+20560,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch2_mode_o", false,-1, 2,0);
        tracep->declBus(c+13958,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch2_flt_o", false,-1, 1,0);
        tracep->declBus(c+20561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch2_th_o", false,-1, 15,0);
        tracep->declBus(c+13959,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch2_lut_o", false,-1, 15,0);
        tracep->declBus(c+20562,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch3_mode_o", false,-1, 2,0);
        tracep->declBus(c+13960,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch3_flt_o", false,-1, 1,0);
        tracep->declBus(c+20563,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch3_th_o", false,-1, 15,0);
        tracep->declBus(c+13961,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_ch3_lut_o", false,-1, 15,0);
        tracep->declBit(c+20564,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_start_o", false,-1);
        tracep->declBit(c+20565,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_stop_o", false,-1);
        tracep->declBit(c+20567,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_update_o", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_arm_o", false,-1);
        tracep->declBit(c+13962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_rst_o", false,-1);
        tracep->declBit(c+13963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_saw_o", false,-1);
        tracep->declBus(c+20569,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_in_mode_o", false,-1, 2,0);
        tracep->declBus(c+20568,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_in_sel_o", false,-1, 7,0);
        tracep->declBit(c+20596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_in_clk_o", false,-1);
        tracep->declBus(c+20570,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_presc_o", false,-1, 7,0);
        tracep->declBus(c+13964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_th_hi_o", false,-1, 15,0);
        tracep->declBus(c+13965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_th_low_o", false,-1, 15,0);
        tracep->declBus(c+20571,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch0_mode_o", false,-1, 2,0);
        tracep->declBus(c+13966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch0_flt_o", false,-1, 1,0);
        tracep->declBus(c+20572,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch0_th_o", false,-1, 15,0);
        tracep->declBus(c+13967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch0_lut_o", false,-1, 15,0);
        tracep->declBus(c+20573,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch1_mode_o", false,-1, 2,0);
        tracep->declBus(c+13968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch1_flt_o", false,-1, 1,0);
        tracep->declBus(c+20574,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch1_th_o", false,-1, 15,0);
        tracep->declBus(c+13969,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch1_lut_o", false,-1, 15,0);
        tracep->declBus(c+20575,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch2_mode_o", false,-1, 2,0);
        tracep->declBus(c+13970,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch2_flt_o", false,-1, 1,0);
        tracep->declBus(c+20576,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch2_th_o", false,-1, 15,0);
        tracep->declBus(c+13971,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch2_lut_o", false,-1, 15,0);
        tracep->declBus(c+20577,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch3_mode_o", false,-1, 2,0);
        tracep->declBus(c+13972,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch3_flt_o", false,-1, 1,0);
        tracep->declBus(c+20578,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch3_th_o", false,-1, 15,0);
        tracep->declBus(c+13973,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_ch3_lut_o", false,-1, 15,0);
        tracep->declBit(c+20579,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_start_o", false,-1);
        tracep->declBit(c+20580,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_stop_o", false,-1);
        tracep->declBit(c+20582,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_update_o", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_arm_o", false,-1);
        tracep->declBit(c+13974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_rst_o", false,-1);
        tracep->declBit(c+13975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_saw_o", false,-1);
        tracep->declBus(c+20584,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_in_mode_o", false,-1, 2,0);
        tracep->declBus(c+20583,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_in_sel_o", false,-1, 7,0);
        tracep->declBit(c+20597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_in_clk_o", false,-1);
        tracep->declBus(c+20585,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_presc_o", false,-1, 7,0);
        tracep->declBus(c+13976,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_th_hi_o", false,-1, 15,0);
        tracep->declBus(c+13977,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_th_low_o", false,-1, 15,0);
        tracep->declBus(c+20586,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch0_mode_o", false,-1, 2,0);
        tracep->declBus(c+13978,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch0_flt_o", false,-1, 1,0);
        tracep->declBus(c+20587,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch0_th_o", false,-1, 15,0);
        tracep->declBus(c+13979,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch0_lut_o", false,-1, 15,0);
        tracep->declBus(c+20588,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch1_mode_o", false,-1, 2,0);
        tracep->declBus(c+13980,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch1_flt_o", false,-1, 1,0);
        tracep->declBus(c+20589,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch1_th_o", false,-1, 15,0);
        tracep->declBus(c+13981,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch1_lut_o", false,-1, 15,0);
        tracep->declBus(c+20590,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch2_mode_o", false,-1, 2,0);
        tracep->declBus(c+13982,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch2_flt_o", false,-1, 1,0);
        tracep->declBus(c+20591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch2_th_o", false,-1, 15,0);
        tracep->declBus(c+13983,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch2_lut_o", false,-1, 15,0);
        tracep->declBus(c+20592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch3_mode_o", false,-1, 2,0);
        tracep->declBus(c+13984,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch3_flt_o", false,-1, 1,0);
        tracep->declBus(c+20593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch3_th_o", false,-1, 15,0);
        tracep->declBus(c+13985,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_ch3_lut_o", false,-1, 15,0);
        tracep->declBit(c+13991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer0_clk_en_o", false,-1);
        tracep->declBit(c+13992,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer1_clk_en_o", false,-1);
        tracep->declBit(c+13993,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer2_clk_en_o", false,-1);
        tracep->declBit(c+13994,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if timer3_clk_en_o", false,-1);
        tracep->declBit(c+24510,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer1_apb_in_clk", false,-1);
        tracep->declBit(c+24511,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer2_apb_in_clk", false,-1);
        tracep->declBit(c+24512,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer3_apb_in_clk", false,-1);
        tracep->declBit(c+24513,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer1_apb_start", false,-1);
        tracep->declBit(c+24514,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer1_apb_stop", false,-1);
        tracep->declBit(c+24515,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer2_apb_start", false,-1);
        tracep->declBit(c+24516,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer2_apb_stop", false,-1);
        tracep->declBit(c+24517,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer3_apb_start", false,-1);
        tracep->declBit(c+24518,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_timer3_apb_stop", false,-1);
        tracep->declBus(c+13999,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_th", false,-1, 31,0);
        tracep->declBus(c+20540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_presc", false,-1, 7,0);
        tracep->declBus(c+20538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_in_sel", false,-1, 7,0);
        tracep->declBit(c+20594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_in_clk", false,-1);
        tracep->declBus(c+20539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_in_mode", false,-1, 2,0);
        tracep->declBit(c+20534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_start", false,-1);
        tracep->declBit(c+20535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_stop", false,-1);
        tracep->declBit(c+20537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_update", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_arm", false,-1);
        tracep->declBit(c+13938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_rst", false,-1);
        tracep->declBit(c+13939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_saw", false,-1);
        tracep->declBus(c+20542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch0_th", false,-1, 15,0);
        tracep->declBus(c+20541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13943,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+13942,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch1_th", false,-1, 15,0);
        tracep->declBus(c+20543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13945,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+13944,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch2_th", false,-1, 15,0);
        tracep->declBus(c+20545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13947,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+13946,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20548,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch3_th", false,-1, 15,0);
        tracep->declBus(c+20547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13949,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch3_lut", false,-1, 15,0);
        tracep->declBus(c+13948,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer0_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+14000,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_th", false,-1, 31,0);
        tracep->declBus(c+20555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_presc", false,-1, 7,0);
        tracep->declBus(c+20553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_in_sel", false,-1, 7,0);
        tracep->declBit(c+20595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_in_clk", false,-1);
        tracep->declBus(c+20554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_in_mode", false,-1, 2,0);
        tracep->declBit(c+20549,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_start", false,-1);
        tracep->declBit(c+20550,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_stop", false,-1);
        tracep->declBit(c+20552,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_update", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_arm", false,-1);
        tracep->declBit(c+13950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_rst", false,-1);
        tracep->declBit(c+13951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_saw", false,-1);
        tracep->declBus(c+20557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch0_th", false,-1, 15,0);
        tracep->declBus(c+20556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13955,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+13954,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20559,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch1_th", false,-1, 15,0);
        tracep->declBus(c+20558,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13957,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+13956,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch2_th", false,-1, 15,0);
        tracep->declBus(c+20560,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13959,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+13958,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20563,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch3_th", false,-1, 15,0);
        tracep->declBus(c+20562,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13961,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch3_lut", false,-1, 15,0);
        tracep->declBus(c+13960,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer1_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+14001,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_th", false,-1, 31,0);
        tracep->declBus(c+20570,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_presc", false,-1, 7,0);
        tracep->declBus(c+20568,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_in_sel", false,-1, 7,0);
        tracep->declBit(c+20596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_in_clk", false,-1);
        tracep->declBus(c+20569,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_in_mode", false,-1, 2,0);
        tracep->declBit(c+20564,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_start", false,-1);
        tracep->declBit(c+20565,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_stop", false,-1);
        tracep->declBit(c+20567,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_update", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_arm", false,-1);
        tracep->declBit(c+13962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_rst", false,-1);
        tracep->declBit(c+13963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_saw", false,-1);
        tracep->declBus(c+20572,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch0_th", false,-1, 15,0);
        tracep->declBus(c+20571,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+13966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20574,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch1_th", false,-1, 15,0);
        tracep->declBus(c+20573,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13969,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+13968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20576,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch2_th", false,-1, 15,0);
        tracep->declBus(c+20575,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13971,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+13970,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20578,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch3_th", false,-1, 15,0);
        tracep->declBus(c+20577,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13973,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch3_lut", false,-1, 15,0);
        tracep->declBus(c+13972,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer2_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+14002,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_th", false,-1, 31,0);
        tracep->declBus(c+20585,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_presc", false,-1, 7,0);
        tracep->declBus(c+20583,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_in_sel", false,-1, 7,0);
        tracep->declBit(c+20597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_in_clk", false,-1);
        tracep->declBus(c+20584,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_in_mode", false,-1, 2,0);
        tracep->declBit(c+20579,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_start", false,-1);
        tracep->declBit(c+20580,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_stop", false,-1);
        tracep->declBit(c+20582,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_update", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_arm", false,-1);
        tracep->declBit(c+13974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_rst", false,-1);
        tracep->declBit(c+13975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_saw", false,-1);
        tracep->declBus(c+20587,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch0_th", false,-1, 15,0);
        tracep->declBus(c+20586,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch0_mode", false,-1, 2,0);
        tracep->declBus(c+13979,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch0_lut", false,-1, 15,0);
        tracep->declBus(c+13978,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch0_flt", false,-1, 1,0);
        tracep->declBus(c+20589,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch1_th", false,-1, 15,0);
        tracep->declBus(c+20588,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch1_mode", false,-1, 2,0);
        tracep->declBus(c+13981,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch1_lut", false,-1, 15,0);
        tracep->declBus(c+13980,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch1_flt", false,-1, 1,0);
        tracep->declBus(c+20591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch2_th", false,-1, 15,0);
        tracep->declBus(c+20590,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch2_mode", false,-1, 2,0);
        tracep->declBus(c+13983,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch2_lut", false,-1, 15,0);
        tracep->declBus(c+13982,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch2_flt", false,-1, 1,0);
        tracep->declBus(c+20593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch3_th", false,-1, 15,0);
        tracep->declBus(c+20592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch3_mode", false,-1, 2,0);
        tracep->declBus(c+13985,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch3_lut", false,-1, 15,0);
        tracep->declBus(c+13984,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_timer3_ch3_flt", false,-1, 1,0);
        tracep->declBus(c+13987,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_event_sel_0", false,-1, 3,0);
        tracep->declBus(c+13988,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_event_sel_1", false,-1, 3,0);
        tracep->declBus(c+13989,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_event_sel_2", false,-1, 3,0);
        tracep->declBus(c+13990,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_event_sel_3", false,-1, 3,0);
        tracep->declBus(c+13986,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_event_en", false,-1, 3,0);
        tracep->declBus(c+14003,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if r_clk_en", false,-1, 3,0);
        tracep->declBus(c+881,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_apb_if s_apb_addr", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 clk_i", false,-1);
        tracep->declBit(c+13991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 test_en_i", false,-1);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+882,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer0 i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 NUM_BITS", false,-1, 31,0);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 N_EXTSIG", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 rstn_i", false,-1);
        tracep->declBit(c+20534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_start_i", false,-1);
        tracep->declBit(c+20535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_stop_i", false,-1);
        tracep->declBit(c+13938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_rst_i", false,-1);
        tracep->declBit(c+20537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_update_i", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_arm_i", false,-1);
        tracep->declBus(c+20538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_mode_i", false,-1, 2,0);
        tracep->declBus(c+20540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+13939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13941,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_cnt_start_i", false,-1, 15,0);
        tracep->declBus(c+13940,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_cnt_end_i", false,-1, 15,0);
        tracep->declBus(c+20542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_ch0_i", false,-1, 15,0);
        tracep->declBus(c+20541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_op_ch0_i", false,-1, 2,0);
        tracep->declBus(c+20544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_ch1_i", false,-1, 15,0);
        tracep->declBus(c+20543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_op_ch1_i", false,-1, 2,0);
        tracep->declBus(c+20546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_ch2_i", false,-1, 15,0);
        tracep->declBus(c+20545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_op_ch2_i", false,-1, 2,0);
        tracep->declBus(c+20548,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_ch3_i", false,-1, 15,0);
        tracep->declBus(c+20547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 cfg_comp_op_ch3_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 ls_clk_i", false,-1);
        tracep->declQuad(c+20598,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 signal_i", false,-1, 47,0);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 counter_o", false,-1, 15,0);
        tracep->declBus(c+17913,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 pwm_o", false,-1, 3,0);
        tracep->declBus(c+17915,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 status_o", false,-1, 7,0);
        tracep->declBit(c+22633,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_ctrl_update_cnt", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_ctrl_update_all", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_ctrl_active", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_ctrl_rst", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_ctrl_arm", false,-1);
        tracep->declBit(c+24519,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_cnt_update", false,-1);
        tracep->declBit(c+24104,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_in_evt", false,-1);
        tracep->declBit(c+17917,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_presc_evt", false,-1);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_cnt_end", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_cnt_saw", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_cnt_evt", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 s_cnt", false,-1, 15,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller rstn_i", false,-1);
        tracep->declBit(c+20534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cfg_start_i", false,-1);
        tracep->declBit(c+20535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cfg_stop_i", false,-1);
        tracep->declBit(c+13938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cfg_rst_i", false,-1);
        tracep->declBit(c+20537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cfg_update_i", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cfg_arm_i", false,-1);
        tracep->declBit(c+22633,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller ctrl_cnt_upd_o", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller ctrl_all_upd_o", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller ctrl_active_o", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller ctrl_rst_o", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller ctrl_arm_o", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller cnt_update_i", false,-1);
        tracep->declBus(c+17915,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller status_o", false,-1, 7,0);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller r_active", false,-1);
        tracep->declBit(c+17921,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_controller r_pending", false,-1);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage EXTSIG_NUM", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage ctrl_update_i", false,-1);
        tracep->declBit(c+20536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage ctrl_arm_i", false,-1);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage cnt_end_i", false,-1);
        tracep->declBus(c+20538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20594,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage cfg_mode_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage ls_clk_i", false,-1);
        tracep->declQuad(c+20598,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage signal_i", false,-1, 47,0);
        tracep->declBit(c+24104,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage event_o", false,-1);
        tracep->declBit(c+24105,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_rise", false,-1);
        tracep->declBit(c+17922,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_rise_ls_clk", false,-1);
        tracep->declBit(c+24106,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_fall", false,-1);
        tracep->declBit(c+20606,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_int_evnt", false,-1);
        tracep->declBit(c+24520,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_event", false,-1);
        tracep->declBit(c+24521,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_active", false,-1);
        tracep->declBit(c+17923,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_event", false,-1);
        tracep->declBit(c+17924,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_oldval", false,-1);
        tracep->declBit(c+20607,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage s_int_sig", false,-1);
        tracep->declBus(c+17925,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_sel", false,-1, 7,0);
        tracep->declBus(c+17926,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_mode", false,-1, 2,0);
        tracep->declBit(c+17927,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_armed", false,-1);
        tracep->declBus(c+17928,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage r_ls_clk_sync", false,-1, 2,0);
        tracep->declBus(c+24522,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_in_stage proc_int_sig unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler ctrl_rst_i", false,-1);
        tracep->declBus(c+20540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+24104,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler event_i", false,-1);
        tracep->declBit(c+17917,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler event_o", false,-1);
        tracep->declBus(c+17929,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler r_presc", false,-1, 7,0);
        tracep->declBus(c+17930,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_prescaler r_counter", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter rstn_i", false,-1);
        tracep->declBit(c+13939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13941,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter cfg_start_i", false,-1, 15,0);
        tracep->declBus(c+13940,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter cfg_end_i", false,-1, 15,0);
        tracep->declBit(c+22633,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter ctrl_rst_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter ctrl_active_i", false,-1);
        tracep->declBit(c+17917,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter counter_event_i", false,-1);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter counter_end_o", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter counter_saw_o", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter counter_evt_o", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter counter_o", false,-1, 15,0);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_counter", false,-1, 15,0);
        tracep->declBus(c+17931,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_start", false,-1, 15,0);
        tracep->declBus(c+17932,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_end", false,-1, 15,0);
        tracep->declBus(c+22636,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_counter", false,-1, 15,0);
        tracep->declBus(c+22637,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_start", false,-1, 15,0);
        tracep->declBus(c+22638,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_end", false,-1, 15,0);
        tracep->declBit(c+17933,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_direction", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_sawtooth", false,-1);
        tracep->declBit(c+17934,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_event", false,-1);
        tracep->declBit(c+22639,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_direction", false,-1);
        tracep->declBit(c+22640,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_sawtooth", false,-1);
        tracep->declBit(c+17935,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_is_update", false,-1);
        tracep->declBit(c+22641,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_do_update", false,-1);
        tracep->declBit(c+22642,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter s_pending_update", false,-1);
        tracep->declBit(c+17936,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_counter r_pending_update", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 ctrl_rst_i", false,-1);
        tracep->declBus(c+20542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 timer_end_i", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 timer_valid_i", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17937,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 result_o", false,-1);
        tracep->declBus(c+17938,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 r_comp", false,-1, 15,0);
        tracep->declBus(c+17939,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17937,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 r_value", false,-1);
        tracep->declBit(c+24523,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 r_active", false,-1);
        tracep->declBit(c+17940,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 r_is_2nd_event", false,-1);
        tracep->declBit(c+17941,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 s_match", false,-1);
        tracep->declBit(c+17942,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch0 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 ctrl_rst_i", false,-1);
        tracep->declBus(c+20544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 timer_end_i", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 timer_valid_i", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17943,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 result_o", false,-1);
        tracep->declBus(c+17944,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 r_comp", false,-1, 15,0);
        tracep->declBus(c+17945,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17943,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 r_value", false,-1);
        tracep->declBit(c+24524,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 r_active", false,-1);
        tracep->declBit(c+17946,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 r_is_2nd_event", false,-1);
        tracep->declBit(c+17947,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 s_match", false,-1);
        tracep->declBit(c+17948,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch1 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 ctrl_rst_i", false,-1);
        tracep->declBus(c+20546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 timer_end_i", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 timer_valid_i", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17949,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 result_o", false,-1);
        tracep->declBus(c+17950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 r_comp", false,-1, 15,0);
        tracep->declBus(c+17951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17949,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 r_value", false,-1);
        tracep->declBit(c+24525,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 r_active", false,-1);
        tracep->declBit(c+17952,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 r_is_2nd_event", false,-1);
        tracep->declBit(c+17953,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 s_match", false,-1);
        tracep->declBit(c+17954,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch2 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 rstn_i", false,-1);
        tracep->declBit(c+17916,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 ctrl_active_i", false,-1);
        tracep->declBit(c+22634,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 ctrl_update_i", false,-1);
        tracep->declBit(c+22635,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 ctrl_rst_i", false,-1);
        tracep->declBus(c+20548,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17918,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 timer_end_i", false,-1);
        tracep->declBit(c+17920,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 timer_valid_i", false,-1);
        tracep->declBit(c+17919,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17914,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17955,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 result_o", false,-1);
        tracep->declBus(c+17956,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 r_comp", false,-1, 15,0);
        tracep->declBus(c+17957,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17955,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 r_value", false,-1);
        tracep->declBit(c+24526,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 r_active", false,-1);
        tracep->declBit(c+17958,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 r_is_2nd_event", false,-1);
        tracep->declBit(c+17959,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 s_match", false,-1);
        tracep->declBit(c+17960,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim0 u_comp_ch3 s_2nd_event", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 clk_i", false,-1);
        tracep->declBit(c+13992,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 test_en_i", false,-1);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13992,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+883,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer1 i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 NUM_BITS", false,-1, 31,0);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 N_EXTSIG", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 rstn_i", false,-1);
        tracep->declBit(c+20549,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_start_i", false,-1);
        tracep->declBit(c+20550,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_stop_i", false,-1);
        tracep->declBit(c+13950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_rst_i", false,-1);
        tracep->declBit(c+20552,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_update_i", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_arm_i", false,-1);
        tracep->declBus(c+20553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_mode_i", false,-1, 2,0);
        tracep->declBus(c+20555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+13951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13953,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_cnt_start_i", false,-1, 15,0);
        tracep->declBus(c+13952,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_cnt_end_i", false,-1, 15,0);
        tracep->declBus(c+20557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_ch0_i", false,-1, 15,0);
        tracep->declBus(c+20556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_op_ch0_i", false,-1, 2,0);
        tracep->declBus(c+20559,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_ch1_i", false,-1, 15,0);
        tracep->declBus(c+20558,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_op_ch1_i", false,-1, 2,0);
        tracep->declBus(c+20561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_ch2_i", false,-1, 15,0);
        tracep->declBus(c+20560,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_op_ch2_i", false,-1, 2,0);
        tracep->declBus(c+20563,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_ch3_i", false,-1, 15,0);
        tracep->declBus(c+20562,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 cfg_comp_op_ch3_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 ls_clk_i", false,-1);
        tracep->declQuad(c+20600,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 signal_i", false,-1, 47,0);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 counter_o", false,-1, 15,0);
        tracep->declBus(c+17961,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 pwm_o", false,-1, 3,0);
        tracep->declBus(c+17963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 status_o", false,-1, 7,0);
        tracep->declBit(c+22643,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_ctrl_update_cnt", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_ctrl_update_all", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_ctrl_active", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_ctrl_rst", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_ctrl_arm", false,-1);
        tracep->declBit(c+24527,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_cnt_update", false,-1);
        tracep->declBit(c+24107,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_in_evt", false,-1);
        tracep->declBit(c+17965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_presc_evt", false,-1);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_cnt_end", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_cnt_saw", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_cnt_evt", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 s_cnt", false,-1, 15,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller rstn_i", false,-1);
        tracep->declBit(c+20549,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cfg_start_i", false,-1);
        tracep->declBit(c+20550,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cfg_stop_i", false,-1);
        tracep->declBit(c+13950,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cfg_rst_i", false,-1);
        tracep->declBit(c+20552,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cfg_update_i", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cfg_arm_i", false,-1);
        tracep->declBit(c+22643,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller ctrl_cnt_upd_o", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller ctrl_all_upd_o", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller ctrl_active_o", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller ctrl_rst_o", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller ctrl_arm_o", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller cnt_update_i", false,-1);
        tracep->declBus(c+17963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller status_o", false,-1, 7,0);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller r_active", false,-1);
        tracep->declBit(c+17969,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_controller r_pending", false,-1);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage EXTSIG_NUM", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage ctrl_update_i", false,-1);
        tracep->declBit(c+20551,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage ctrl_arm_i", false,-1);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage cnt_end_i", false,-1);
        tracep->declBus(c+20553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20595,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage cfg_mode_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage ls_clk_i", false,-1);
        tracep->declQuad(c+20600,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage signal_i", false,-1, 47,0);
        tracep->declBit(c+24107,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage event_o", false,-1);
        tracep->declBit(c+24108,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_rise", false,-1);
        tracep->declBit(c+17970,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_rise_ls_clk", false,-1);
        tracep->declBit(c+24109,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_fall", false,-1);
        tracep->declBit(c+20608,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_int_evnt", false,-1);
        tracep->declBit(c+24528,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_event", false,-1);
        tracep->declBit(c+24529,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_active", false,-1);
        tracep->declBit(c+17971,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_event", false,-1);
        tracep->declBit(c+17972,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_oldval", false,-1);
        tracep->declBit(c+20609,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage s_int_sig", false,-1);
        tracep->declBus(c+17973,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_sel", false,-1, 7,0);
        tracep->declBus(c+17974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_mode", false,-1, 2,0);
        tracep->declBit(c+17975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_armed", false,-1);
        tracep->declBus(c+17976,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage r_ls_clk_sync", false,-1, 2,0);
        tracep->declBus(c+24522,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_in_stage proc_int_sig unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler ctrl_rst_i", false,-1);
        tracep->declBus(c+20555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+24107,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler event_i", false,-1);
        tracep->declBit(c+17965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler event_o", false,-1);
        tracep->declBus(c+17977,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler r_presc", false,-1, 7,0);
        tracep->declBus(c+17978,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_prescaler r_counter", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter rstn_i", false,-1);
        tracep->declBit(c+13951,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13953,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter cfg_start_i", false,-1, 15,0);
        tracep->declBus(c+13952,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter cfg_end_i", false,-1, 15,0);
        tracep->declBit(c+22643,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter ctrl_rst_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter ctrl_active_i", false,-1);
        tracep->declBit(c+17965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter counter_event_i", false,-1);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter counter_end_o", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter counter_saw_o", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter counter_evt_o", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter counter_o", false,-1, 15,0);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_counter", false,-1, 15,0);
        tracep->declBus(c+17979,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_start", false,-1, 15,0);
        tracep->declBus(c+17980,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_end", false,-1, 15,0);
        tracep->declBus(c+22646,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_counter", false,-1, 15,0);
        tracep->declBus(c+22647,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_start", false,-1, 15,0);
        tracep->declBus(c+22648,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_end", false,-1, 15,0);
        tracep->declBit(c+17981,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_direction", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_sawtooth", false,-1);
        tracep->declBit(c+17982,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_event", false,-1);
        tracep->declBit(c+22649,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_direction", false,-1);
        tracep->declBit(c+22650,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_sawtooth", false,-1);
        tracep->declBit(c+17983,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_is_update", false,-1);
        tracep->declBit(c+22651,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_do_update", false,-1);
        tracep->declBit(c+22652,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter s_pending_update", false,-1);
        tracep->declBit(c+17984,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_counter r_pending_update", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 ctrl_rst_i", false,-1);
        tracep->declBus(c+20557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 timer_end_i", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 timer_valid_i", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17985,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 result_o", false,-1);
        tracep->declBus(c+17986,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 r_comp", false,-1, 15,0);
        tracep->declBus(c+17987,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17985,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 r_value", false,-1);
        tracep->declBit(c+24530,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 r_active", false,-1);
        tracep->declBit(c+17988,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 r_is_2nd_event", false,-1);
        tracep->declBit(c+17989,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 s_match", false,-1);
        tracep->declBit(c+17990,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch0 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 ctrl_rst_i", false,-1);
        tracep->declBus(c+20559,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20558,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 timer_end_i", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 timer_valid_i", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 result_o", false,-1);
        tracep->declBus(c+17992,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 r_comp", false,-1, 15,0);
        tracep->declBus(c+17993,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17991,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 r_value", false,-1);
        tracep->declBit(c+24531,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 r_active", false,-1);
        tracep->declBit(c+17994,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 r_is_2nd_event", false,-1);
        tracep->declBit(c+17995,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 s_match", false,-1);
        tracep->declBit(c+17996,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch1 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 ctrl_rst_i", false,-1);
        tracep->declBus(c+20561,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20560,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 timer_end_i", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 timer_valid_i", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+17997,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 result_o", false,-1);
        tracep->declBus(c+17998,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 r_comp", false,-1, 15,0);
        tracep->declBus(c+17999,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+17997,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 r_value", false,-1);
        tracep->declBit(c+24532,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 r_active", false,-1);
        tracep->declBit(c+18000,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 r_is_2nd_event", false,-1);
        tracep->declBit(c+18001,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 s_match", false,-1);
        tracep->declBit(c+18002,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch2 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 rstn_i", false,-1);
        tracep->declBit(c+17964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 ctrl_active_i", false,-1);
        tracep->declBit(c+22644,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 ctrl_update_i", false,-1);
        tracep->declBit(c+22645,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 ctrl_rst_i", false,-1);
        tracep->declBus(c+20563,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20562,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+17966,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 timer_end_i", false,-1);
        tracep->declBit(c+17968,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 timer_valid_i", false,-1);
        tracep->declBit(c+17967,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 timer_sawtooth_i", false,-1);
        tracep->declBus(c+17962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18003,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 result_o", false,-1);
        tracep->declBus(c+18004,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 r_comp", false,-1, 15,0);
        tracep->declBus(c+18005,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18003,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 r_value", false,-1);
        tracep->declBit(c+24533,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 r_active", false,-1);
        tracep->declBit(c+18006,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 r_is_2nd_event", false,-1);
        tracep->declBit(c+18007,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 s_match", false,-1);
        tracep->declBit(c+18008,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim1 u_comp_ch3 s_2nd_event", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 clk_i", false,-1);
        tracep->declBit(c+13993,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 test_en_i", false,-1);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13993,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+884,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer2 i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 NUM_BITS", false,-1, 31,0);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 N_EXTSIG", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 rstn_i", false,-1);
        tracep->declBit(c+20564,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_start_i", false,-1);
        tracep->declBit(c+20565,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_stop_i", false,-1);
    }
}

void Vcore_v_mcu::traceInitSub1(void* userp, VerilatedVcd* tracep) {
    Vcore_v_mcu__Syms* __restrict vlSymsp = static_cast<Vcore_v_mcu__Syms*>(userp);
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    const int c = vlSymsp->__Vm_baseCode;
    if (false && tracep && c) {}  // Prevent unused
    // Body
    {
        tracep->declBit(c+13962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_rst_i", false,-1);
        tracep->declBit(c+20567,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_update_i", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_arm_i", false,-1);
        tracep->declBus(c+20568,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20569,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_mode_i", false,-1, 2,0);
        tracep->declBus(c+20570,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+13963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_cnt_start_i", false,-1, 15,0);
        tracep->declBus(c+13964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_cnt_end_i", false,-1, 15,0);
        tracep->declBus(c+20572,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_ch0_i", false,-1, 15,0);
        tracep->declBus(c+20571,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_op_ch0_i", false,-1, 2,0);
        tracep->declBus(c+20574,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_ch1_i", false,-1, 15,0);
        tracep->declBus(c+20573,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_op_ch1_i", false,-1, 2,0);
        tracep->declBus(c+20576,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_ch2_i", false,-1, 15,0);
        tracep->declBus(c+20575,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_op_ch2_i", false,-1, 2,0);
        tracep->declBus(c+20578,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_ch3_i", false,-1, 15,0);
        tracep->declBus(c+20577,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 cfg_comp_op_ch3_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 ls_clk_i", false,-1);
        tracep->declQuad(c+20602,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 signal_i", false,-1, 47,0);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 counter_o", false,-1, 15,0);
        tracep->declBus(c+18009,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 pwm_o", false,-1, 3,0);
        tracep->declBus(c+18011,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 status_o", false,-1, 7,0);
        tracep->declBit(c+22653,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_ctrl_update_cnt", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_ctrl_update_all", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_ctrl_active", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_ctrl_rst", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_ctrl_arm", false,-1);
        tracep->declBit(c+24534,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_cnt_update", false,-1);
        tracep->declBit(c+24110,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_in_evt", false,-1);
        tracep->declBit(c+18013,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_presc_evt", false,-1);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_cnt_end", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_cnt_saw", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_cnt_evt", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 s_cnt", false,-1, 15,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller rstn_i", false,-1);
        tracep->declBit(c+20564,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cfg_start_i", false,-1);
        tracep->declBit(c+20565,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cfg_stop_i", false,-1);
        tracep->declBit(c+13962,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cfg_rst_i", false,-1);
        tracep->declBit(c+20567,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cfg_update_i", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cfg_arm_i", false,-1);
        tracep->declBit(c+22653,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller ctrl_cnt_upd_o", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller ctrl_all_upd_o", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller ctrl_active_o", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller ctrl_rst_o", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller ctrl_arm_o", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller cnt_update_i", false,-1);
        tracep->declBus(c+18011,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller status_o", false,-1, 7,0);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller r_active", false,-1);
        tracep->declBit(c+18017,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_controller r_pending", false,-1);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage EXTSIG_NUM", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage ctrl_update_i", false,-1);
        tracep->declBit(c+20566,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage ctrl_arm_i", false,-1);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage cnt_end_i", false,-1);
        tracep->declBus(c+20568,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20596,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20569,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage cfg_mode_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage ls_clk_i", false,-1);
        tracep->declQuad(c+20602,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage signal_i", false,-1, 47,0);
        tracep->declBit(c+24110,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage event_o", false,-1);
        tracep->declBit(c+24111,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_rise", false,-1);
        tracep->declBit(c+18018,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_rise_ls_clk", false,-1);
        tracep->declBit(c+24112,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_fall", false,-1);
        tracep->declBit(c+20610,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_int_evnt", false,-1);
        tracep->declBit(c+24535,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_event", false,-1);
        tracep->declBit(c+24536,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_active", false,-1);
        tracep->declBit(c+18019,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_event", false,-1);
        tracep->declBit(c+18020,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_oldval", false,-1);
        tracep->declBit(c+20611,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage s_int_sig", false,-1);
        tracep->declBus(c+18021,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_sel", false,-1, 7,0);
        tracep->declBus(c+18022,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_mode", false,-1, 2,0);
        tracep->declBit(c+18023,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_armed", false,-1);
        tracep->declBus(c+18024,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage r_ls_clk_sync", false,-1, 2,0);
        tracep->declBus(c+24522,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_in_stage proc_int_sig unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler ctrl_rst_i", false,-1);
        tracep->declBus(c+20570,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+24110,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler event_i", false,-1);
        tracep->declBit(c+18013,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler event_o", false,-1);
        tracep->declBus(c+18025,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler r_presc", false,-1, 7,0);
        tracep->declBus(c+18026,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_prescaler r_counter", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter rstn_i", false,-1);
        tracep->declBit(c+13963,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13965,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter cfg_start_i", false,-1, 15,0);
        tracep->declBus(c+13964,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter cfg_end_i", false,-1, 15,0);
        tracep->declBit(c+22653,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter ctrl_rst_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter ctrl_active_i", false,-1);
        tracep->declBit(c+18013,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter counter_event_i", false,-1);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter counter_end_o", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter counter_saw_o", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter counter_evt_o", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter counter_o", false,-1, 15,0);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_counter", false,-1, 15,0);
        tracep->declBus(c+18027,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_start", false,-1, 15,0);
        tracep->declBus(c+18028,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_end", false,-1, 15,0);
        tracep->declBus(c+22656,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_counter", false,-1, 15,0);
        tracep->declBus(c+22657,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_start", false,-1, 15,0);
        tracep->declBus(c+22658,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_end", false,-1, 15,0);
        tracep->declBit(c+18029,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_direction", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_sawtooth", false,-1);
        tracep->declBit(c+18030,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_event", false,-1);
        tracep->declBit(c+22659,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_direction", false,-1);
        tracep->declBit(c+22660,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_sawtooth", false,-1);
        tracep->declBit(c+18031,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_is_update", false,-1);
        tracep->declBit(c+22661,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_do_update", false,-1);
        tracep->declBit(c+22662,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter s_pending_update", false,-1);
        tracep->declBit(c+18032,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_counter r_pending_update", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 ctrl_rst_i", false,-1);
        tracep->declBus(c+20572,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20571,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 timer_end_i", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 timer_valid_i", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18033,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 result_o", false,-1);
        tracep->declBus(c+18034,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 r_comp", false,-1, 15,0);
        tracep->declBus(c+18035,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18033,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 r_value", false,-1);
        tracep->declBit(c+24537,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 r_active", false,-1);
        tracep->declBit(c+18036,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 r_is_2nd_event", false,-1);
        tracep->declBit(c+18037,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 s_match", false,-1);
        tracep->declBit(c+18038,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch0 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 ctrl_rst_i", false,-1);
        tracep->declBus(c+20574,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20573,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 timer_end_i", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 timer_valid_i", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18039,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 result_o", false,-1);
        tracep->declBus(c+18040,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 r_comp", false,-1, 15,0);
        tracep->declBus(c+18041,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18039,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 r_value", false,-1);
        tracep->declBit(c+24538,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 r_active", false,-1);
        tracep->declBit(c+18042,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 r_is_2nd_event", false,-1);
        tracep->declBit(c+18043,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 s_match", false,-1);
        tracep->declBit(c+18044,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch1 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 ctrl_rst_i", false,-1);
        tracep->declBus(c+20576,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20575,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 timer_end_i", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 timer_valid_i", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18045,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 result_o", false,-1);
        tracep->declBus(c+18046,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 r_comp", false,-1, 15,0);
        tracep->declBus(c+18047,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18045,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 r_value", false,-1);
        tracep->declBit(c+24539,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 r_active", false,-1);
        tracep->declBit(c+18048,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 r_is_2nd_event", false,-1);
        tracep->declBit(c+18049,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 s_match", false,-1);
        tracep->declBit(c+18050,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch2 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 rstn_i", false,-1);
        tracep->declBit(c+18012,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 ctrl_active_i", false,-1);
        tracep->declBit(c+22654,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 ctrl_update_i", false,-1);
        tracep->declBit(c+22655,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 ctrl_rst_i", false,-1);
        tracep->declBus(c+20578,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20577,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18014,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 timer_end_i", false,-1);
        tracep->declBit(c+18016,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 timer_valid_i", false,-1);
        tracep->declBit(c+18015,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18010,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18051,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 result_o", false,-1);
        tracep->declBus(c+18052,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 r_comp", false,-1, 15,0);
        tracep->declBus(c+18053,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18051,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 r_value", false,-1);
        tracep->declBit(c+24540,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 r_active", false,-1);
        tracep->declBit(c+18054,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 r_is_2nd_event", false,-1);
        tracep->declBit(c+18055,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 s_match", false,-1);
        tracep->declBit(c+18056,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim2 u_comp_ch3 s_2nd_event", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 clk_i", false,-1);
        tracep->declBit(c+13994,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 test_en_i", false,-1);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+13994,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+885,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer i_clk_gate_timer3 i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 NUM_BITS", false,-1, 31,0);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 N_EXTSIG", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 rstn_i", false,-1);
        tracep->declBit(c+20579,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_start_i", false,-1);
        tracep->declBit(c+20580,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_stop_i", false,-1);
        tracep->declBit(c+13974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_rst_i", false,-1);
        tracep->declBit(c+20582,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_update_i", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_arm_i", false,-1);
        tracep->declBus(c+20583,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20584,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_mode_i", false,-1, 2,0);
        tracep->declBus(c+20585,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+13975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13977,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_cnt_start_i", false,-1, 15,0);
        tracep->declBus(c+13976,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_cnt_end_i", false,-1, 15,0);
        tracep->declBus(c+20587,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_ch0_i", false,-1, 15,0);
        tracep->declBus(c+20586,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_op_ch0_i", false,-1, 2,0);
        tracep->declBus(c+20589,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_ch1_i", false,-1, 15,0);
        tracep->declBus(c+20588,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_op_ch1_i", false,-1, 2,0);
        tracep->declBus(c+20591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_ch2_i", false,-1, 15,0);
        tracep->declBus(c+20590,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_op_ch2_i", false,-1, 2,0);
        tracep->declBus(c+20593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_ch3_i", false,-1, 15,0);
        tracep->declBus(c+20592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 cfg_comp_op_ch3_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 ls_clk_i", false,-1);
        tracep->declQuad(c+20604,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 signal_i", false,-1, 47,0);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 counter_o", false,-1, 15,0);
        tracep->declBus(c+18057,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 pwm_o", false,-1, 3,0);
        tracep->declBus(c+18059,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 status_o", false,-1, 7,0);
        tracep->declBit(c+22663,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_ctrl_update_cnt", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_ctrl_update_all", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_ctrl_active", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_ctrl_rst", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_ctrl_arm", false,-1);
        tracep->declBit(c+24541,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_cnt_update", false,-1);
        tracep->declBit(c+24113,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_in_evt", false,-1);
        tracep->declBit(c+18061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_presc_evt", false,-1);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_cnt_end", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_cnt_saw", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_cnt_evt", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 s_cnt", false,-1, 15,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller rstn_i", false,-1);
        tracep->declBit(c+20579,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cfg_start_i", false,-1);
        tracep->declBit(c+20580,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cfg_stop_i", false,-1);
        tracep->declBit(c+13974,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cfg_rst_i", false,-1);
        tracep->declBit(c+20582,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cfg_update_i", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cfg_arm_i", false,-1);
        tracep->declBit(c+22663,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller ctrl_cnt_upd_o", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller ctrl_all_upd_o", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller ctrl_active_o", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller ctrl_rst_o", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller ctrl_arm_o", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller cnt_update_i", false,-1);
        tracep->declBus(c+18059,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller status_o", false,-1, 7,0);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller r_active", false,-1);
        tracep->declBit(c+18065,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_controller r_pending", false,-1);
        tracep->declBus(c+24509,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage EXTSIG_NUM", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage ctrl_update_i", false,-1);
        tracep->declBit(c+20581,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage ctrl_arm_i", false,-1);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage cnt_end_i", false,-1);
        tracep->declBus(c+20583,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage cfg_sel_i", false,-1, 7,0);
        tracep->declBit(c+20597,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage cfg_sel_clk_i", false,-1);
        tracep->declBus(c+20584,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage cfg_mode_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage ls_clk_i", false,-1);
        tracep->declQuad(c+20604,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage signal_i", false,-1, 47,0);
        tracep->declBit(c+24113,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage event_o", false,-1);
        tracep->declBit(c+24114,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_rise", false,-1);
        tracep->declBit(c+18066,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_rise_ls_clk", false,-1);
        tracep->declBit(c+24115,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_fall", false,-1);
        tracep->declBit(c+20612,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_int_evnt", false,-1);
        tracep->declBit(c+24542,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_event", false,-1);
        tracep->declBit(c+24543,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_active", false,-1);
        tracep->declBit(c+18067,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_event", false,-1);
        tracep->declBit(c+18068,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_oldval", false,-1);
        tracep->declBit(c+20613,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage s_int_sig", false,-1);
        tracep->declBus(c+18069,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_sel", false,-1, 7,0);
        tracep->declBus(c+18070,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_mode", false,-1, 2,0);
        tracep->declBit(c+18071,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_armed", false,-1);
        tracep->declBus(c+18072,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage r_ls_clk_sync", false,-1, 2,0);
        tracep->declBus(c+24522,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_in_stage proc_int_sig unnamedblk1 i", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler ctrl_rst_i", false,-1);
        tracep->declBus(c+20585,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler cfg_presc_i", false,-1, 7,0);
        tracep->declBit(c+24113,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler event_i", false,-1);
        tracep->declBit(c+18061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler event_o", false,-1);
        tracep->declBus(c+18073,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler r_presc", false,-1, 7,0);
        tracep->declBus(c+18074,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_prescaler r_counter", false,-1, 7,0);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter rstn_i", false,-1);
        tracep->declBit(c+13975,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter cfg_sawtooth_i", false,-1);
        tracep->declBus(c+13977,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter cfg_start_i", false,-1, 15,0);
        tracep->declBus(c+13976,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter cfg_end_i", false,-1, 15,0);
        tracep->declBit(c+22663,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter ctrl_rst_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter ctrl_active_i", false,-1);
        tracep->declBit(c+18061,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter counter_event_i", false,-1);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter counter_end_o", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter counter_saw_o", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter counter_evt_o", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter counter_o", false,-1, 15,0);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_counter", false,-1, 15,0);
        tracep->declBus(c+18075,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_start", false,-1, 15,0);
        tracep->declBus(c+18076,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_end", false,-1, 15,0);
        tracep->declBus(c+22666,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_counter", false,-1, 15,0);
        tracep->declBus(c+22667,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_start", false,-1, 15,0);
        tracep->declBus(c+22668,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_end", false,-1, 15,0);
        tracep->declBit(c+18077,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_direction", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_sawtooth", false,-1);
        tracep->declBit(c+18078,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_event", false,-1);
        tracep->declBit(c+22669,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_direction", false,-1);
        tracep->declBit(c+22670,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_sawtooth", false,-1);
        tracep->declBit(c+18079,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_is_update", false,-1);
        tracep->declBit(c+22671,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_do_update", false,-1);
        tracep->declBit(c+22672,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter s_pending_update", false,-1);
        tracep->declBit(c+18080,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_counter r_pending_update", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 ctrl_rst_i", false,-1);
        tracep->declBus(c+20587,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20586,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 timer_end_i", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 timer_valid_i", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18081,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 result_o", false,-1);
        tracep->declBus(c+18082,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 r_comp", false,-1, 15,0);
        tracep->declBus(c+18083,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18081,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 r_value", false,-1);
        tracep->declBit(c+24544,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 r_active", false,-1);
        tracep->declBit(c+18084,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 r_is_2nd_event", false,-1);
        tracep->declBit(c+18085,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 s_match", false,-1);
        tracep->declBit(c+18086,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch0 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 ctrl_rst_i", false,-1);
        tracep->declBus(c+20589,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20588,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 timer_end_i", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 timer_valid_i", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18087,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 result_o", false,-1);
        tracep->declBus(c+18088,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 r_comp", false,-1, 15,0);
        tracep->declBus(c+18089,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18087,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 r_value", false,-1);
        tracep->declBit(c+24545,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 r_active", false,-1);
        tracep->declBit(c+18090,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 r_is_2nd_event", false,-1);
        tracep->declBit(c+18091,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 s_match", false,-1);
        tracep->declBit(c+18092,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch1 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 ctrl_rst_i", false,-1);
        tracep->declBus(c+20591,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20590,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 timer_end_i", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 timer_valid_i", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18093,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 result_o", false,-1);
        tracep->declBus(c+18094,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 r_comp", false,-1, 15,0);
        tracep->declBus(c+18095,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18093,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 r_value", false,-1);
        tracep->declBit(c+24546,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 r_active", false,-1);
        tracep->declBit(c+18096,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 r_is_2nd_event", false,-1);
        tracep->declBit(c+18097,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 s_match", false,-1);
        tracep->declBit(c+18098,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch2 s_2nd_event", false,-1);
        tracep->declBus(c+24323,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 NUM_BITS", false,-1, 31,0);
        tracep->declBit(c+880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 rstn_i", false,-1);
        tracep->declBit(c+18060,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 ctrl_active_i", false,-1);
        tracep->declBit(c+22664,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 ctrl_update_i", false,-1);
        tracep->declBit(c+22665,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 ctrl_rst_i", false,-1);
        tracep->declBus(c+20593,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 cfg_comp_i", false,-1, 15,0);
        tracep->declBus(c+20592,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 cfg_comp_op_i", false,-1, 2,0);
        tracep->declBit(c+18062,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 timer_end_i", false,-1);
        tracep->declBit(c+18064,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 timer_valid_i", false,-1);
        tracep->declBit(c+18063,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 timer_sawtooth_i", false,-1);
        tracep->declBus(c+18058,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 timer_count_i", false,-1, 15,0);
        tracep->declBit(c+18099,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 result_o", false,-1);
        tracep->declBus(c+18100,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 r_comp", false,-1, 15,0);
        tracep->declBus(c+18101,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 r_comp_op", false,-1, 2,0);
        tracep->declBit(c+18099,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 r_value", false,-1);
        tracep->declBit(c+24547,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 r_active", false,-1);
        tracep->declBit(c+18102,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 r_is_2nd_event", false,-1);
        tracep->declBit(c+18103,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 s_match", false,-1);
        tracep->declBit(c+18104,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_adv_timer u_tim3 u_comp_ch3 s_2nd_event", false,-1);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24548,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PER_EVNT_NUM", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen APB_EVNT_NUM", false,-1, 31,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen EVNT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen FC_EVENT_POS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen HCLK", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen HRESETn", false,-1);
        tracep->declBus(c+886,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PADDR", false,-1, 11,0);
        tracep->declBus(c+887,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PWDATA", false,-1, 31,0);
        tracep->declBit(c+888,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PWRITE", false,-1);
        tracep->declBit(c+889,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PSEL", false,-1);
        tracep->declBit(c+890,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PENABLE", false,-1);
        tracep->declBus(c+891,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PRDATA", false,-1, 31,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen PSLVERR", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen low_speed_clk_i", false,-1);
        tracep->declArray(c+23882,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen per_events_i", false,-1, 159,0);
        tracep->declBus(c+23875,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen fc_events_o", false,-1, 1,0);
        tracep->declBus(c+392,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen core_irq_ack_id_i", false,-1, 4,0);
        tracep->declBit(c+393,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen core_irq_ack_i", false,-1);
        tracep->declBit(c+445,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen event_fifo_valid_o", false,-1);
        tracep->declBit(c+23651,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen err_event_o", false,-1);
        tracep->declBit(c+15680,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen timer_event_lo_o", false,-1);
        tracep->declBit(c+15681,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen timer_event_hi_o", false,-1);
        tracep->declBit(c+13859,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen cl_event_valid_o", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen cl_event_data_o", false,-1, 7,0);
        tracep->declBit(c+24285,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen cl_event_ready_i", false,-1);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen pr_event_valid_o", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen pr_event_data_o", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen pr_event_ready_i", false,-1);
        tracep->declBus(c+24549,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen EVNT_NUM", false,-1, 31,0);
        tracep->declBus(c+14004,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_timer_sel_hi", false,-1, 7,0);
        tracep->declBus(c+14005,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_timer_sel_lo", false,-1, 7,0);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_data", false,-1, 7,0);
        tracep->declBit(c+14006,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_valid", false,-1);
        tracep->declBit(c+892,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_ready", false,-1);
        tracep->declArray(c+23652,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_err", false,-1, 168,0);
        tracep->declArray(c+14007,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_err", false,-1, 255,0);
        tracep->declArray(c+14015,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_req", false,-1, 168,0);
        tracep->declArray(c+893,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_ack", false,-1, 168,0);
        tracep->declArray(c+23658,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_events", false,-1, 168,0);
        tracep->declArray(c+14021,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_grant", false,-1, 168,0);
        tracep->declBus(c+899,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_apb_addr", false,-1, 5,0);
        tracep->declArray(c+14027,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_fc_mask", false,-1, 255,0);
        tracep->declArray(c+14035,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_cl_mask", false,-1, 255,0);
        tracep->declArray(c+14043,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_pr_mask", false,-1, 255,0);
        tracep->declArray(c+14051,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_fc_mask", false,-1, 168,0);
        tracep->declArray(c+14057,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_cl_mask", false,-1, 168,0);
        tracep->declArray(c+14063,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_pr_mask", false,-1, 168,0);
        tracep->declBit(c+24116,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_ready_fc", false,-1);
        tracep->declBit(c+14069,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_ready_cl", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_ready_pr", false,-1);
        tracep->declBit(c+16311,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_valid_fc", false,-1);
        tracep->declBit(c+13859,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_valid_cl", false,-1);
        tracep->declBit(c+13863,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_valid_pr", false,-1);
        tracep->declBus(c+14070,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_ls_sync", false,-1, 2,0);
        tracep->declBit(c+14071,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_ls_rise", false,-1);
        tracep->declBus(c+14072,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_apb_events", false,-1, 7,0);
        tracep->declBus(c+14073,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen r_fifo_event", false,-1, 7,0);
        tracep->declBus(c+24117,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_fifo_data", false,-1, 7,0);
        tracep->declBit(c+445,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_fifo_valid", false,-1);
        tracep->declBit(c+900,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen s_event_fifo_ready", false,-1);
        tracep->declBit(c+901,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen fc_event_ready", false,-1);
        tracep->declBit(c+16311,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen fc_event_valid_o", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen fc_event_data_o", false,-1, 7,0);
        tracep->declBit(c+24550,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen fc_event_ready_i", false,-1);
        tracep->declBus(c+16312,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen proc_data_o unnamedblk1 i", false,-1, 31,0);
        tracep->declBus(c+14074,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen unnamedblk2 i", false,-1, 31,0);
        tracep->declBus(c+24549,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter EVNT_NUM", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter rstn_i", false,-1);
        tracep->declArray(c+14015,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter req_i", false,-1, 168,0);
        tracep->declArray(c+14021,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter grant_o", false,-1, 168,0);
        tracep->declBit(c+892,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter grant_ack_i", false,-1);
        tracep->declBit(c+14006,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter anyGrant_o", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter S", false,-1, 31,0);
        tracep->declArray(c+14075,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter r_priority", false,-1, 168,0);
        {int i; for (i=0; i<9; i++) {
                tracep->declArray(c+14081+i*6,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter g", true,(i+0), 168,0);}}
        {int i; for (i=0; i<8; i++) {
                tracep->declArray(c+14135+i*6,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter p", true,(i+0), 168,0);}}
        tracep->declBit(c+14006,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter anyGnt", false,-1);
        tracep->declArray(c+14021,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter gnt", false,-1, 168,0);
        tracep->declBus(c+24551,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter i", false,-1, 31,0);
        tracep->declBus(c+14183,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen u_arbiter j", false,-1, 31,0);
        tracep->declBus(c+24462,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 DATA_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 DATA_DEPTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 rst_n", false,-1);
        tracep->declBus(c+16302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 data_i", false,-1, 7,0);
        tracep->declBit(c+16311,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 valid_i", false,-1);
        tracep->declBit(c+901,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 grant_o", false,-1);
        tracep->declBus(c+24117,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 data_o", false,-1, 7,0);
        tracep->declBit(c+445,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 valid_o", false,-1);
        tracep->declBit(c+900,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 grant_i", false,-1);
        tracep->declBit(c+24552,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 test_mode_i", false,-1);
        tracep->declBus(c+24270,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 ADDR_DEPTH", false,-1, 31,0);
        tracep->declBus(c+14184,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 CS", false,-1, 1,0);
        tracep->declBus(c+902,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 NS", false,-1, 1,0);
        tracep->declBit(c+903,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 gate_clock", false,-1);
        tracep->declBit(c+904,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 clk_gated", false,-1);
        tracep->declBus(c+14185,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 Pop_Pointer_CS", false,-1, 1,0);
        tracep->declBus(c+905,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 Pop_Pointer_NS", false,-1, 1,0);
        tracep->declBus(c+16313,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 Push_Pointer_CS", false,-1, 1,0);
        tracep->declBus(c+906,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 Push_Pointer_NS", false,-1, 1,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+16102+i*1,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 FIFO_REGISTERS", true,(i+0), 7,0);}}
        tracep->declBus(c+16106,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 i", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 parameter_check param_err_flg", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell clk_i", false,-1);
        tracep->declBit(c+907,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell en_i", false,-1);
        tracep->declBit(c+24552,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell test_en_i", false,-1);
        tracep->declBit(c+904,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell clk_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell i_tc_clk_gating clk_i", false,-1);
        tracep->declBit(c+907,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell i_tc_clk_gating en_i", false,-1);
        tracep->declBit(c+24552,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell i_tc_clk_gating test_en_i", false,-1);
        tracep->declBit(c+904,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell i_tc_clk_gating clk_o", false,-1);
        tracep->declBit(c+908,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen i_event_fifo1 cg_cell i_tc_clk_gating clk_en", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23664,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15682,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14186,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+909,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14187,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+910,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11042,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[0] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23665,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15683,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14188,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+911,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14189,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+912,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11043,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[1] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23666,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15684,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14190,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+913,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14191,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+914,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11044,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[2] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23667,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15685,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14192,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+915,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14193,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+916,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11045,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[3] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23668,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15686,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14194,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+917,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14195,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+918,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11046,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[4] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23669,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15687,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14196,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+919,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14197,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+920,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11047,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[5] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23670,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15688,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14198,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+921,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14199,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+922,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11048,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[6] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23671,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15689,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14200,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+923,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14201,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+924,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11049,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[7] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23672,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15690,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14202,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+925,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14203,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+926,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11050,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[8] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23673,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15691,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14204,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+927,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14205,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+928,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11051,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[9] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23674,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15692,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14206,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+929,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14207,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+930,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11052,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[10] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23675,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15693,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14208,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+931,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14209,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+932,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11053,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[11] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23676,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15694,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14210,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+933,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14211,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+934,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11054,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[12] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23677,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15695,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14212,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+935,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14213,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+936,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11055,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[13] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23678,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15696,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14214,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+937,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14215,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+938,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11056,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[14] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23679,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15697,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14216,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+939,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14217,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+940,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11057,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[15] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23680,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15698,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14218,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+941,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14219,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+942,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11058,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[16] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23681,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15699,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14220,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+943,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14221,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+944,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11059,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[17] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23682,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15700,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14222,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+945,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14223,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+946,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11060,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[18] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23683,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15701,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14224,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+947,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14225,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+948,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11061,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[19] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23684,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15702,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14226,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+949,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14227,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+950,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11062,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[20] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23685,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15703,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14228,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+951,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14229,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+952,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11063,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[21] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23686,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15704,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14230,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+953,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14231,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+954,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11064,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[22] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23687,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15705,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14232,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+955,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14233,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+956,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11065,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[23] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23688,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15706,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14234,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+957,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14235,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+958,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11066,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[24] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23689,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15707,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14236,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+959,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14237,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+960,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11067,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[25] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23690,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15708,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14238,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+961,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14239,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+962,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11068,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[26] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23691,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15709,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14240,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+963,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14241,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+964,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11069,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[27] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23692,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15710,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14242,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+965,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14243,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+966,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11070,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[28] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23693,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15711,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14244,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+967,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14245,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+968,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11071,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[29] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23694,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15712,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14246,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+969,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14247,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+970,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11072,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[30] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23695,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15713,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14248,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+971,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14249,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+972,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11073,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[31] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23696,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15714,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14250,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+973,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14251,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+974,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11074,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[32] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23697,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15715,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14252,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+975,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14253,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+976,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11075,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[33] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23698,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15716,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14254,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+977,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14255,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+978,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11076,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[34] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23699,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15717,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14256,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+979,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14257,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+980,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11077,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[35] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23700,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15718,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14258,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+981,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14259,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+982,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11078,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[36] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23701,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15719,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14260,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+983,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14261,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+984,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11079,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[37] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23702,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15720,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14262,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+985,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14263,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+986,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11080,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[38] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23703,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15721,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14264,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+987,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14265,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+988,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11081,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[39] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23704,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15722,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14266,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+989,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14267,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+990,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11082,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[40] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23705,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15723,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+991,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14269,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+992,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11083,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[41] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23706,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15724,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14270,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+993,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14271,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+994,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11084,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[42] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23707,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15725,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14272,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+995,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14273,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+996,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11085,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[43] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23708,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15726,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14274,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+997,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14275,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+998,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11086,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[44] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23709,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15727,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14276,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+999,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14277,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1000,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11087,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[45] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23710,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15728,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14278,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1001,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14279,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1002,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11088,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[46] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23711,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15729,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14280,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1003,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14281,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1004,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11089,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[47] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23712,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15730,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14282,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1005,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14283,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1006,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11090,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[48] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23713,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15731,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14284,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1007,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14285,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1008,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11091,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[49] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23714,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15732,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14286,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1009,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14287,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1010,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11092,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[50] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23715,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15733,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14288,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1011,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14289,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1012,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11093,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[51] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23716,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15734,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14290,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1013,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14291,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1014,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11094,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[52] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23717,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15735,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14292,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1015,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14293,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1016,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11095,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[53] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23718,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15736,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14294,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1017,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14295,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1018,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11096,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[54] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23719,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15737,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14296,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1019,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14297,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1020,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11097,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[55] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23720,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15738,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14298,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1021,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14299,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1022,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11098,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[56] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23721,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15739,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14300,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1023,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14301,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1024,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11099,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[57] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23722,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15740,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14302,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1025,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14303,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1026,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11100,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[58] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23723,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15741,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14304,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1027,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14305,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1028,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11101,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[59] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23724,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15742,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14306,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1029,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14307,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1030,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11102,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[60] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23725,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15743,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14308,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1031,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14309,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1032,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11103,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[61] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23726,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15744,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14310,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1033,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14311,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1034,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11104,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[62] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23727,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15745,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14312,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1035,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14313,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1036,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11105,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[63] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23728,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15746,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14314,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1037,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14315,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1038,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11106,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[64] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23729,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15747,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14316,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1039,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14317,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1040,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11107,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[65] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23730,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15748,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14318,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1041,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14319,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1042,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11108,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[66] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23731,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15749,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14320,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1043,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14321,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1044,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11109,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[67] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23732,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15750,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14322,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1045,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14323,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1046,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11110,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[68] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23733,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15751,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14324,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1047,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14325,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1048,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11111,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[69] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23734,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15752,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14326,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1049,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14327,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1050,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11112,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[70] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23735,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15753,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14328,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1051,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14329,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1052,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11113,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[71] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23736,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15754,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14330,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1053,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14331,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1054,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11114,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[72] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23737,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15755,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14332,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1055,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14333,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1056,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11115,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[73] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23738,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15756,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14334,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1057,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14335,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1058,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11116,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[74] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23739,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15757,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14336,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1059,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14337,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1060,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11117,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[75] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23740,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15758,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14338,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1061,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14339,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1062,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11118,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[76] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23741,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15759,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14340,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1063,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14341,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1064,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11119,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[77] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23742,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15760,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14342,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1065,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14343,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1066,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11120,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[78] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23743,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15761,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14344,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1067,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14345,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1068,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11121,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[79] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23744,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15762,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14346,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1069,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14347,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1070,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11122,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[80] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23745,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15763,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14348,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1071,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14349,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1072,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11123,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[81] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23746,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15764,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14350,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1073,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14351,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1074,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11124,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[82] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23747,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15765,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14352,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1075,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14353,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1076,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11125,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[83] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23748,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15766,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14354,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1077,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14355,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1078,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11126,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[84] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23749,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15767,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14356,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1079,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14357,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1080,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11127,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[85] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23750,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15768,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14358,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1081,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14359,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1082,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11128,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[86] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23751,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15769,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14360,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1083,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14361,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1084,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11129,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[87] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23752,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15770,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14362,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1085,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14363,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1086,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11130,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[88] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23753,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15771,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14364,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1087,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14365,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1088,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11131,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[89] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23754,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15772,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14366,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1089,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14367,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1090,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11132,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[90] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23755,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15773,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14368,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1091,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14369,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1092,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11133,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[91] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23756,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15774,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14370,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1093,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14371,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1094,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11134,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[92] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23757,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15775,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14372,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1095,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14373,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1096,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11135,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[93] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23758,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15776,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14374,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1097,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14375,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1098,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11136,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[94] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23759,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15777,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14376,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1099,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14377,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1100,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11137,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[95] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23760,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15778,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14378,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1101,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14379,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1102,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11138,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[96] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23761,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15779,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14380,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1103,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14381,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1104,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11139,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[97] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23762,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15780,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14382,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1105,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14383,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1106,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11140,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[98] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23763,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15781,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14384,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1107,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14385,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1108,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11141,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[99] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23764,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15782,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14386,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1109,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14387,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1110,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11142,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[100] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23765,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15783,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14388,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1111,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14389,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1112,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11143,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[101] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23766,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15784,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14390,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1113,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14391,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1114,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11144,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[102] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23767,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15785,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14392,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1115,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14393,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1116,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11145,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[103] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23768,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15786,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14394,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1117,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14395,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1118,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11146,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[104] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23769,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15787,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14396,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1119,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14397,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1120,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11147,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[105] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23770,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15788,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14398,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1121,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14399,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1122,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11148,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[106] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23771,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15789,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14400,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1123,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14401,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1124,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11149,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[107] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23772,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15790,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14402,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1125,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14403,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1126,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11150,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[108] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23773,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15791,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14404,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1127,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14405,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1128,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11151,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[109] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23774,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15792,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14406,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1129,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14407,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1130,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11152,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[110] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23775,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15793,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14408,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1131,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14409,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1132,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11153,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[111] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23776,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15794,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14410,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1133,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14411,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1134,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11154,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[112] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23777,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15795,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14412,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1135,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14413,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1136,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11155,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[113] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23778,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15796,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14414,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1137,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14415,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1138,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11156,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[114] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23779,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15797,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14416,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1139,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14417,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1140,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11157,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[115] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23780,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15798,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14418,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1141,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14419,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1142,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11158,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[116] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23781,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15799,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14420,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1143,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14421,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1144,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11159,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[117] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23782,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15800,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14422,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1145,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14423,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1146,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11160,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[118] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23783,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15801,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14424,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1147,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14425,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1148,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11161,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[119] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23784,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15802,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14426,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1149,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14427,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1150,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11162,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[120] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23785,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15803,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14428,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1151,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14429,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1152,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11163,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[121] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23786,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15804,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14430,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1153,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14431,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1154,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11164,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[122] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23787,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15805,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14432,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1155,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14433,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1156,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11165,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[123] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23788,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15806,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14434,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1157,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14435,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1158,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11166,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[124] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23789,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15807,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14436,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1159,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14437,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1160,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11167,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[125] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23790,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15808,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14438,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1161,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14439,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1162,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11168,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[126] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23791,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15809,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14440,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1163,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14441,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1164,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11169,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[127] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23792,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15810,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14442,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1165,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14443,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1166,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11170,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[128] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23793,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15811,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14444,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1167,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14445,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1168,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11171,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[129] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23794,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15812,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14446,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1169,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1170,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11172,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[130] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23795,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15813,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14448,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1171,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14449,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1172,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11173,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[131] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23796,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15814,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14450,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1173,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14451,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1174,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11174,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[132] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23797,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15815,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14452,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1175,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14453,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1176,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11175,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[133] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23798,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15816,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14454,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1177,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14455,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1178,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11176,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[134] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23799,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15817,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14456,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1179,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14457,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1180,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11177,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[135] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23800,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15818,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14458,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1181,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14459,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1182,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11178,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[136] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23801,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15819,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14460,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1183,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14461,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1184,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11179,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[137] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23802,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15820,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14462,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1185,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14463,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1186,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11180,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[138] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23803,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15821,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14464,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1187,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14465,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1188,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11181,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[139] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23804,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15822,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14466,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1189,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14467,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1190,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11182,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[140] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23805,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15823,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14468,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1191,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14469,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1192,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11183,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[141] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23806,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15824,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14470,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1193,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14471,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1194,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11184,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[142] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23807,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15825,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14472,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1195,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14473,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1196,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11185,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[143] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23808,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15826,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14474,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1197,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14475,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1198,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11186,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[144] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23809,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15827,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14476,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1199,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14477,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1200,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11187,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[145] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23810,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15828,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14478,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1201,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14479,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1202,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11188,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[146] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23811,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15829,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14480,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1203,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14481,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1204,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11189,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[147] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23812,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15830,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14482,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1205,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14483,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1206,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11190,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[148] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23813,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15831,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14484,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1207,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14485,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1208,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11191,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[149] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23814,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15832,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14486,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1209,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14487,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1210,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11192,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[150] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23815,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15833,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14488,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1211,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14489,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1212,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11193,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[151] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23816,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15834,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14490,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1213,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14491,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1214,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11194,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[152] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23817,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15835,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14492,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1215,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14493,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1216,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11195,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[153] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23818,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15836,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14494,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1217,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14495,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1218,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11196,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[154] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23819,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15837,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14496,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1219,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14497,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1220,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11197,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[155] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23820,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14498,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1221,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14499,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1222,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11198,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[156] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23821,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15839,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14500,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1223,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14501,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1224,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11199,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[157] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23822,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15840,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14502,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1225,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14503,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1226,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11200,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[158] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23823,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15841,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14504,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1227,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14505,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1228,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11201,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[159] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23824,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15842,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14506,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1229,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14507,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1230,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11202,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[160] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23825,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15843,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14508,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1231,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14509,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1232,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11203,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[161] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23826,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15844,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14510,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1233,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14511,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1234,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11204,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[162] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23827,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15845,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14512,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1235,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14513,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1236,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11205,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[163] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23828,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15846,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14514,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1237,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14515,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1238,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11206,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[164] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23829,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15847,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14516,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1239,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14517,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1240,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11207,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[165] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23830,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15848,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14518,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1241,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14519,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1242,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11208,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[166] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23831,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15849,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14520,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1243,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14521,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1244,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11209,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[167] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue QUEUE_SIZE", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue clk_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue rstn_i", false,-1);
        tracep->declBit(c+23832,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue event_i", false,-1);
        tracep->declBit(c+15850,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue err_o", false,-1);
        tracep->declBit(c+14522,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue event_o", false,-1);
        tracep->declBit(c+1245,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue event_ack_i", false,-1);
        tracep->declBus(c+14523,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue r_event_count", false,-1, 1,0);
        tracep->declBus(c+1246,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue s_event_count", false,-1, 1,0);
        tracep->declBit(c+11210,"core_v_mcu i_soc_domain soc_peripherals_i u_evnt_gen genblk1[168] u_soc_event_queue s_sample_event", false,-1);
        tracep->declBus(c+24321,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit APB_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit HCLK", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit HRESETn", false,-1);
        tracep->declBus(c+1247,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PADDR", false,-1, 11,0);
        tracep->declBus(c+1248,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PWDATA", false,-1, 31,0);
        tracep->declBit(c+1249,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PWRITE", false,-1);
        tracep->declBit(c+1250,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PSEL", false,-1);
        tracep->declBit(c+1251,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PENABLE", false,-1);
        tracep->declBus(c+1252,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PRDATA", false,-1, 31,0);
        tracep->declBit(c+1253,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PREADY", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit PSLVERR", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit ref_clk_i", false,-1);
        tracep->declBit(c+20820,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit stoptimer_i", false,-1);
        tracep->declBit(c+15680,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit event_lo_i", false,-1);
        tracep->declBit(c+15681,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit event_hi_i", false,-1);
        tracep->declBit(c+11842,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit irq_lo_o", false,-1);
        tracep->declBit(c+11841,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit irq_hi_o", false,-1);
        tracep->declBit(c+11873,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit busy_o", false,-1);
        tracep->declBit(c+24553,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_req", false,-1);
        tracep->declBit(c+24554,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_wen", false,-1);
        tracep->declBus(c+24555,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_addr", false,-1, 31,0);
        tracep->declBit(c+1254,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_write_counter_lo", false,-1);
        tracep->declBit(c+1255,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_write_counter_hi", false,-1);
        tracep->declBit(c+1256,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_start_timer_lo", false,-1);
        tracep->declBit(c+1257,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_start_timer_hi", false,-1);
        tracep->declBit(c+1258,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_timer_lo", false,-1);
        tracep->declBit(c+1259,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_timer_hi", false,-1);
        tracep->declBit(c+11874,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk0", false,-1);
        tracep->declBit(c+11875,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk1", false,-1);
        tracep->declBit(c+11876,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk2", false,-1);
        tracep->declBit(c+11877,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk3", false,-1);
        tracep->declBit(c+22796,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk_edge", false,-1);
        tracep->declBit(c+22797,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_ref_clk_edge_del", false,-1);
        tracep->declBus(c+24556,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_counter_val_lo", false,-1, 31,0);
        tracep->declBus(c+24557,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_counter_val_hi", false,-1, 31,0);
        tracep->declBus(c+1260,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_cfg_lo", false,-1, 31,0);
        tracep->declBus(c+11878,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_cfg_lo_reg", false,-1, 31,0);
        tracep->declBus(c+1261,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_cfg_hi", false,-1, 31,0);
        tracep->declBus(c+11879,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_cfg_hi_reg", false,-1, 31,0);
        tracep->declBus(c+11880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_val_lo", false,-1, 31,0);
        tracep->declBus(c+11881,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_val_hi", false,-1, 31,0);
        tracep->declBus(c+1262,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_cmp_lo", false,-1, 31,0);
        tracep->declBus(c+11882,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_cmp_lo_reg", false,-1, 31,0);
        tracep->declBus(c+1263,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_cmp_hi", false,-1, 31,0);
        tracep->declBus(c+11883,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_timer_cmp_hi_reg", false,-1, 31,0);
        tracep->declBit(c+22798,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_enable_count_lo", false,-1);
        tracep->declBit(c+22799,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_enable_count_hi", false,-1);
        tracep->declBit(c+22800,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_enable_count_prescaler_lo", false,-1);
        tracep->declBit(c+22801,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_enable_count_prescaler_hi", false,-1);
        tracep->declBit(c+1264,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_count_lo", false,-1);
        tracep->declBit(c+1265,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_count_hi", false,-1);
        tracep->declBit(c+1266,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_count_prescaler_lo", false,-1);
        tracep->declBit(c+1267,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_reset_count_prescaler_hi", false,-1);
        tracep->declBit(c+11884,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_greater_lo", false,-1);
        tracep->declBit(c+11885,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_greater_hi", false,-1);
        tracep->declBit(c+11886,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_reached_lo", false,-1);
        tracep->declBit(c+11887,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_reached_hi", false,-1);
        tracep->declBit(c+11888,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_reached_prescaler_lo", false,-1);
        tracep->declBit(c+11889,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit s_target_reached_prescaler_hi", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i write_counter_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i counter_value_i", false,-1, 31,0);
        tracep->declBit(c+1266,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i reset_count_i", false,-1);
        tracep->declBit(c+22800,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i enable_count_i", false,-1);
        tracep->declBus(c+11890,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i compare_value_i", false,-1, 31,0);
        tracep->declBus(c+11891,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i counter_value_o", false,-1, 31,0);
        tracep->declBit(c+11888,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i target_reached_o", false,-1);
        tracep->declBus(c+1268,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i s_count", false,-1, 31,0);
        tracep->declBus(c+11891,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_lo_i s_count_reg", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i rst_ni", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i write_counter_i", false,-1);
        tracep->declBus(c+24386,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i counter_value_i", false,-1, 31,0);
        tracep->declBit(c+1267,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i reset_count_i", false,-1);
        tracep->declBit(c+22801,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i enable_count_i", false,-1);
        tracep->declBus(c+11892,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i compare_value_i", false,-1, 31,0);
        tracep->declBus(c+11893,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i counter_value_o", false,-1, 31,0);
        tracep->declBit(c+11889,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i target_reached_o", false,-1);
        tracep->declBus(c+1269,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i s_count", false,-1, 31,0);
        tracep->declBus(c+11893,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit prescaler_hi_i s_count_reg", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i rst_ni", false,-1);
        tracep->declBit(c+1254,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i write_counter_i", false,-1);
        tracep->declBus(c+1248,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i counter_value_i", false,-1, 31,0);
        tracep->declBit(c+1264,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i reset_count_i", false,-1);
        tracep->declBit(c+22798,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i enable_count_i", false,-1);
        tracep->declBus(c+11882,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i compare_value_i", false,-1, 31,0);
        tracep->declBus(c+11880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i counter_value_o", false,-1, 31,0);
        tracep->declBit(c+11886,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i target_reached_o", false,-1);
        tracep->declBit(c+11884,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i target_greater_o", false,-1);
        tracep->declBus(c+1270,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i s_count", false,-1, 31,0);
        tracep->declBus(c+11880,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_lo_i s_count_reg", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i clk_i", false,-1);
        tracep->declBit(c+23872,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i rst_ni", false,-1);
        tracep->declBit(c+1255,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i write_counter_i", false,-1);
        tracep->declBus(c+1248,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i counter_value_i", false,-1, 31,0);
        tracep->declBit(c+1265,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i reset_count_i", false,-1);
        tracep->declBit(c+22799,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i enable_count_i", false,-1);
        tracep->declBus(c+11883,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i compare_value_i", false,-1, 31,0);
        tracep->declBus(c+11881,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i counter_value_o", false,-1, 31,0);
        tracep->declBit(c+11887,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i target_reached_o", false,-1);
        tracep->declBit(c+11885,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i target_greater_o", false,-1);
        tracep->declBus(c+1271,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i s_count", false,-1, 31,0);
        tracep->declBus(c+11881,"core_v_mcu i_soc_domain soc_peripherals_i i_apb_timer_unit counter_hi_i s_count_reg", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem L2_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem APB_FPGA_ADDR_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem asic_clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk0_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk1_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk2_i", false,-1);
        tracep->declBit(c+1272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk3_i", false,-1);
        tracep->declBit(c+1273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk4_i", false,-1);
        tracep->declBit(c+1274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpga_clk5_i", false,-1);
        tracep->declBit(c+11850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem clk_gating_dc_fifo_i", false,-1);
        tracep->declBus(c+11851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem reset_type1_efpga_i", false,-1, 3,0);
        tracep->declBit(c+11843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_udma_efpga_i", false,-1);
        tracep->declBit(c+11844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_events_efpga_i", false,-1);
        tracep->declBit(c+11845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_apb_efpga_i", false,-1);
        tracep->declBit(c+11846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_tcdm3_efpga_i", false,-1);
        tracep->declBit(c+11847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_tcdm2_efpga_i", false,-1);
        tracep->declBit(c+11848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_tcdm1_efpga_i", false,-1);
        tracep->declBit(c+11849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem enable_tcdm0_efpga_i", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem rst_n", false,-1);
        tracep->declBus(c+19997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem control_in", false,-1, 31,0);
        tracep->declBus(c+19998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem status_out", false,-1, 31,0);
        tracep->declBus(c+1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem version", false,-1, 7,0);
        tracep->declQuad(c+16395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpgaio_oe_o", false,-1, 42,0);
        tracep->declQuad(c+384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpgaio_in_i", false,-1, 42,0);
        tracep->declQuad(c+16393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fpgaio_out_o", false,-1, 42,0);
        tracep->declBus(c+23887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_event_o", false,-1, 15,0);
        tracep->declBus(c+387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem testio_o", false,-1, 15,0);
        tracep->declBus(c+386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem testio_i", false,-1, 20,0);
        tracep->declBus(c+1275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_do_l_o", false,-1, 3,0);
        tracep->declBus(c+1276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_do_h_o", false,-1, 3,0);
        tracep->declBus(c+136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_FB_SPE_OUT_o", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_do_l_en_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_do_h_en_o", false,-1);
        tracep->declBit(c+1277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_fcb_pif_vldo_o", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_fcb_pif_vldo_en_o", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_STM_i", false,-1);
        tracep->declBit(c+1279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_vldi_i", false,-1);
        tracep->declBus(c+1280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_di_l_i", false,-1, 3,0);
        tracep->declBus(c+1281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_fcb_pif_di_h_i", false,-1, 3,0);
        tracep->declBus(c+1282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_FB_SPE_IN_i", false,-1, 3,0);
        tracep->declBus(c+1283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_M_i", false,-1, 5,0);
        tracep->declBit(c+1284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_test_MLATCH_i", false,-1);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_blclk", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_re", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_we", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_we_int", false,-1);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_pchg_b", false,-1);
        tracep->declBus(c+11778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_bl_din", false,-1, 31,0);
        tracep->declBus(c+137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga2fcb_bl_dout", false,-1, 31,0);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_cload_din_sel", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_din_slc_tb_int", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_din_int_l_only", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_din_int_r_only", false,-1);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_bl_pwrgate", false,-1, 15,0);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_pwrgate", false,-1, 7,0);
        tracep->declBus(c+14531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_cload_sel", false,-1, 2,0);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_sel", false,-1, 15,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_din", false,-1, 5,0);
        tracep->declBus(c+14534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_prog", false,-1, 15,0);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_prog_ifx", false,-1);
        tracep->declBus(c+14536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_iso_en", false,-1, 15,0);
        tracep->declBus(c+14537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_pi_pwr", false,-1, 15,0);
        tracep->declBus(c+14538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+14540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_srdis_ifx", false,-1);
        tracep->declBus(c+14542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_vlp_pwrdis_ifx", false,-1);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wlclk", false,-1);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_resetb", false,-1);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_en", false,-1);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_int_din_sel", false,-1);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_wl_sel_tb_int", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_fb_iso_enb", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_pwr_gate", false,-1);
        tracep->declBit(c+14551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb2efpga_set_por", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga2fcb_pif_en", false,-1);
        tracep->declBit(c+10801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_por", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem fcb_fb_cfg_done", false,-1);
        tracep->declBit(c+24559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_clock", false,-1);
        tracep->declBus(c+14553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem control_in_d1", false,-1, 31,0);
        tracep->declBus(c+14554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem control_in_d2", false,-1, 31,0);
        tracep->declBus(c+11586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem efpga_control_in", false,-1, 31,0);
        tracep->declBit(c+14555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem control_in_valid", false,-1);
        tracep->declBus(c+1285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_clk", false,-1, 3,0);
        tracep->declBus(c+16397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_req_fpga", false,-1, 3,0);
        tracep->declBus(c+23591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_req_fpga_gated", false,-1, 3,0);
        tracep->declArray(c+21924,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_addr_fpga", false,-1, 79,0);
        tracep->declBus(c+21927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_wen_fpga", false,-1, 3,0);
        tracep->declArray(c+21928,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_wdata_fpga", false,-1, 127,0);
        tracep->declArray(c+23261,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_rdata_fpga", false,-1, 127,0);
        tracep->declBus(c+21932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_be_fpga", false,-1, 15,0);
        tracep->declBus(c+23220,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_gnt_fpga", false,-1, 3,0);
        tracep->declBus(c+24119,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_fmo_fpga", false,-1, 3,0);
        tracep->declBus(c+23221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem tcdm_valid_fpga", false,-1, 3,0);
        tracep->declBit(c+14556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem s_lint_VALID", false,-1);
        tracep->declBit(c+14557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem s_lint_GNT", false,-1);
        tracep->declBit(c+24120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem s_lint_REQ", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem s_efpga_clk", false,-1);
        tracep->declBus(c+16398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem s_event", false,-1, 15,0);
        tracep->declBus(c+20065,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_gate", false,-1, 15,0);
        tracep->declBus(c+16172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem event_edge", false,-1, 15,0);
        tracep->declBus(c+16107,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem wedge_ack", false,-1, 15,0);
        tracep->declBit(c+14558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem wen_p3", false,-1);
        tracep->declBit(c+10802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem qualified_valid_p3", false,-1);
        tracep->declBit(c+14559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem wen_p2", false,-1);
        tracep->declBit(c+10803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem qualified_valid_p2", false,-1);
        tracep->declBit(c+14560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem wen_p1", false,-1);
        tracep->declBit(c+10804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem qualified_valid_p1", false,-1);
        tracep->declBit(c+14561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem wen_p0", false,-1);
        tracep->declBit(c+10805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem qualified_valid_p0", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem reset_hi", false,-1);
        tracep->declBus(c+14562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem d_lint_GNT", false,-1, 4,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_rst", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_clk", false,-1);
        tracep->declBit(c+24120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_req", false,-1);
        tracep->declBit(c+14557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_gnt", false,-1);
        tracep->declBit(c+14563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_fmo", false,-1);
        tracep->declBit(c+14556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_valid", false,-1);
        tracep->declQuad(c+1288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_req_data", false,-1, 56,0);
        tracep->declQuad(c+19707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_req_data", false,-1, 56,0);
        tracep->declBus(c+24121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface lint_rdata", false,-1, 31,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_rst", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_clk", false,-1);
        tracep->declBit(c+24122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_req", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_gnt", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_valid", false,-1);
        tracep->declBus(c+16401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface efpga_rdata", false,-1, 31,0);
        tracep->declBit(c+1290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_push", false,-1);
        tracep->declBit(c+24123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_empty", false,-1);
        tracep->declBit(c+14564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_full", false,-1);
        tracep->declBit(c+14565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_empty", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo A_WIDTH", false,-1, 31,0);
        tracep->declQuad(c+19707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo rdata", false,-1, 56,0);
        tracep->declQuad(c+1288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo wdata", false,-1, 56,0);
        tracep->declBit(c+24123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo empty", false,-1);
        tracep->declBit(c+11587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo almost_empty", false,-1);
        tracep->declBit(c+14564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo full", false,-1);
        tracep->declBit(c+14563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fflush", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo wclk", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo pop", false,-1);
        tracep->declBit(c+1290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo push", false,-1);
        tracep->declBus(c+16173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+14566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+24124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo pop_int", false,-1);
        tracep->declBit(c+10806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+16173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+14566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+24123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+11587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+14564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+14563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+24124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+1290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+11588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+11589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+14567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+14568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+14569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+16174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+14564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+14563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+14569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+14566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+1290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+14568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+10807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+10808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+14570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+1291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+14571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+14572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+14573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+14574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+14575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+14576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+14577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+14578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+14579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+14569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+14580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+14581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+10809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+14582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+14581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+14583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+14584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+24123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+11587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+16173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+16174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+11589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+11590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+11591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+11592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+11632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+11633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+11634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+11635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+11636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+11637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+16173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+11593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+16175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+16174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+16176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+11594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+24124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+24125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+24126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+24127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+16177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+16178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+11594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+11638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+11639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+16173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+14566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+24124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+10806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram wen", false,-1);
        tracep->declQuad(c+1288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram wdata", false,-1, 56,0);
        tracep->declQuad(c+19707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram rdata", false,-1, 56,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram data_ram", false,-1, 227,0);
        tracep->declBus(c+11656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface req_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo WIDTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo rdata", false,-1, 31,0);
        tracep->declBus(c+16401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo wdata", false,-1, 31,0);
        tracep->declBit(c+14565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo empty", false,-1);
        tracep->declBit(c+14585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo almost_empty", false,-1);
        tracep->declBit(c+16179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo full", false,-1);
        tracep->declBit(c+11595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo almost_full", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo wclk", false,-1);
        tracep->declBit(c+14556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo pop", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo push", false,-1);
        tracep->declBus(c+14586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo raddr", false,-1, 1,0);
        tracep->declBus(c+16180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo waddr", false,-1, 1,0);
        tracep->declBit(c+14587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo pop_int", false,-1);
        tracep->declBit(c+24128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo push_int", false,-1);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl raddr", false,-1, 1,0);
        tracep->declBus(c+16180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl waddr", false,-1, 1,0);
        tracep->declBit(c+14565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl empty", false,-1);
        tracep->declBit(c+14585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl almost_empty", false,-1);
        tracep->declBit(c+16179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl full", false,-1);
        tracep->declBit(c+11595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl almost_full", false,-1);
        tracep->declBit(c+14587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl ren_o", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl fflush", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl wclk", false,-1);
        tracep->declBit(c+14556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl ren", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl req", false,-1);
        tracep->declBus(c+14588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl pushtopop1", false,-1, 2,0);
        tracep->declBus(c+14589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl pushtopop2", false,-1, 2,0);
        tracep->declBus(c+11596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl poptopush1", false,-1, 2,0);
        tracep->declBus(c+11597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl poptopush2", false,-1, 2,0);
        tracep->declBus(c+16181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl pushtopop0", false,-1, 2,0);
        tracep->declBus(c+14590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl poptopush0", false,-1, 2,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+16179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push full", false,-1);
        tracep->declBit(c+11595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push almost_full", false,-1);
        tracep->declBus(c+16181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push gcout", false,-1, 2,0);
        tracep->declBus(c+16180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push ff_waddr", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push wclk", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push wen", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push fflush", false,-1);
        tracep->declBus(c+11597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push gcin", false,-1, 2,0);
        tracep->declBit(c+24129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push full_next", false,-1);
        tracep->declBit(c+24130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push paf_next", false,-1);
        tracep->declBit(c+11657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push paf", false,-1);
        tracep->declBit(c+11598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push fmo", false,-1);
        tracep->declBit(c+24131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push fmo_next", false,-1);
        tracep->declBit(c+11599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push overflow", false,-1);
        tracep->declBit(c+16182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push p1", false,-1);
        tracep->declBit(c+16183,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push p2", false,-1);
        tracep->declBit(c+16184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push f1", false,-1);
        tracep->declBit(c+16185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push f2", false,-1);
        tracep->declBit(c+16186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push q1", false,-1);
        tracep->declBit(c+16187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push q2", false,-1);
        tracep->declBus(c+16188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push waddr", false,-1, 2,0);
        tracep->declBus(c+16189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push raddr", false,-1, 2,0);
        tracep->declBus(c+16181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push gcout_reg", false,-1, 2,0);
        tracep->declBus(c+16190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push gcout_next", false,-1, 2,0);
        tracep->declBus(c+16191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push raddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push paf_thresh", false,-1, 2,0);
        tracep->declBit(c+24132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push overflow_next", false,-1);
        tracep->declBus(c+16192,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push waddr_next", false,-1, 2,0);
        tracep->declBus(c+16191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push tmp", false,-1, 2,0);
        tracep->declBus(c+16193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push next_count", false,-1, 2,0);
        tracep->declBus(c+16194,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push count", false,-1, 2,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_push fbytes", false,-1, 3,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop A_WIDTH", false,-1, 31,0);
        tracep->declBit(c+14587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop ren_o", false,-1);
        tracep->declBit(c+14565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop empty", false,-1);
        tracep->declBit(c+14585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop almost_empty", false,-1);
        tracep->declBus(c+14586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop out_raddr", false,-1, 1,0);
        tracep->declBus(c+14590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop gcout", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop rclk", false,-1);
        tracep->declBit(c+14556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop ren_in", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop fflush", false,-1);
        tracep->declBus(c+14589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop gcin", false,-1, 2,0);
        tracep->declBit(c+14591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop epo", false,-1);
        tracep->declBit(c+14592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop pae", false,-1);
        tracep->declBit(c+14593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop underflow", false,-1);
        tracep->declBit(c+14594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop e1", false,-1);
        tracep->declBit(c+14595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop e2", false,-1);
        tracep->declBit(c+14596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop o1", false,-1);
        tracep->declBit(c+14597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop o2", false,-1);
        tracep->declBit(c+14598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop q1", false,-1);
        tracep->declBit(c+14599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop q2", false,-1);
        tracep->declBus(c+14586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop ff_raddr", false,-1, 1,0);
        tracep->declBus(c+14600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop waddr", false,-1, 2,0);
        tracep->declBus(c+14601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop raddr", false,-1, 2,0);
        tracep->declBus(c+14590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop gcout_reg", false,-1, 2,0);
        tracep->declBus(c+14602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop gcout_next", false,-1, 2,0);
        tracep->declBus(c+14603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop waddr_next", false,-1, 2,0);
        tracep->declBus(c+24466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop pae_thresh", false,-1, 2,0);
        tracep->declBit(c+14587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop ren_out", false,-1);
        tracep->declBit(c+14604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop empty_next", false,-1);
        tracep->declBit(c+14605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop pae_next", false,-1);
        tracep->declBit(c+14606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop epo_next", false,-1);
        tracep->declBus(c+14607,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop raddr_next", false,-1, 2,0);
        tracep->declBus(c+14608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop ff_raddr_next", false,-1, 1,0);
        tracep->declBus(c+14603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop tmp", false,-1, 2,0);
        tracep->declBus(c+14609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop next_count", false,-1, 2,0);
        tracep->declBus(c+14610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop count", false,-1, 2,0);
        tracep->declBus(c+24468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ctl u_fifo_pop fbytes", false,-1, 2,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram WIDTH", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram FIFO_DEPTH", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram A_WIDTH", false,-1, 31,0);
        tracep->declBus(c+14586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram raddr", false,-1, 1,0);
        tracep->declBus(c+16180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram waddr", false,-1, 1,0);
        tracep->declBit(c+14587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram ren", false,-1);
        tracep->declBit(c+24128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram wen", false,-1);
        tracep->declBus(c+16401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram wdata", false,-1, 31,0);
        tracep->declBus(c+24121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram rdata", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram wclk", false,-1);
        tracep->declArray(c+11658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram data_ram", false,-1, 127,0);
        tracep->declBus(c+11691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem apbt1_interface resp_fifo fifo_ram latched_raddr", false,-1, 1,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_FB_TAMAR_CFG", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_DEFAULT_ON", false,-1, 0,0);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_DEVICE_ID", false,-1, 7,0);
        tracep->declBus(c+24563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_11BIT_100NS", false,-1, 10,0);
        tracep->declBus(c+24564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_11BIT_200NS", false,-1, 10,0);
        tracep->declBus(c+24565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_11BIT_1US", false,-1, 10,0);
        tracep->declBus(c+24566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_11BIT_10US", false,-1, 10,0);
        tracep->declBus(c+24567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_6BIT_125NS", false,-1, 5,0);
        tracep->declBus(c+24568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_QLFCB_6BIT_250NS", false,-1, 5,0);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_RAMFIFO_CFG", false,-1, 15,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_sys_rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_clk", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_miso", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_ckout_in", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_mosi", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_cs_n", false,-1);
        tracep->declBit(c+1279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_vldi", false,-1);
        tracep->declBus(c+1280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_di_l", false,-1, 3,0);
        tracep->declBus(c+1281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_di_h", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spi_mode_en_bo", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_8b_mode_bo", false,-1);
        tracep->declBus(c+1292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_paddr", false,-1, 19,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pprot", false,-1, 2,0);
        tracep->declBit(c+1293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_psel", false,-1);
        tracep->declBit(c+1294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_penable", false,-1);
        tracep->declBit(c+1295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pwrite", false,-1);
        tracep->declBus(c+1296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pwdata", false,-1, 31,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pstrb", false,-1, 3,0);
        tracep->declBus(c+137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_bl_dout", false,-1, 31,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_prdata_0", false,-1, 17,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_prdata_1", false,-1, 17,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spi_master_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_cfg_done", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_cfg_done_en", false,-1);
        tracep->declBit(c+14611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_mosi", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_mosi_en", false,-1);
        tracep->declBit(c+14612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_cs_n", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_cs_n_en", false,-1);
        tracep->declBit(c+14613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_ckout", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spim_ckout_en", false,-1);
        tracep->declBit(c+24570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_miso", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spis_miso_en", false,-1);
        tracep->declBit(c+1277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_vldo", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_vldo_en", false,-1);
        tracep->declBus(c+1275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_do_l", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_do_l_en", false,-1);
        tracep->declBus(c+1276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_do_h", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pif_do_h_en", false,-1);
        tracep->declBit(c+14614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pready", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_prdata", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbs_pslverr", false,-1);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_blclk", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_re", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_we", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_we_int", false,-1);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pchg_b", false,-1);
        tracep->declBus(c+11778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_bl_din", false,-1, 31,0);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_cload_din_sel", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_din_slc_tb_int", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_din_int_l_only", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_din_int_r_only", false,-1);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_bl_pwrgate", false,-1, 15,0);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wlclk", false,-1);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_resetb", false,-1);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_en", false,-1);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_sel", false,-1, 15,0);
        tracep->declBus(c+14531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_cload_sel", false,-1, 2,0);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_pwrgate", false,-1, 7,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_din", false,-1, 5,0);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_int_din_sel", false,-1);
        tracep->declBus(c+14534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_prog", false,-1, 15,0);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_prog_ifx", false,-1);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_wl_sel_tb_int", false,-1);
        tracep->declBus(c+14536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_iso_en", false,-1, 15,0);
        tracep->declBus(c+14537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pi_pwr", false,-1, 15,0);
        tracep->declBus(c+14538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+14540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_srdis_ifx", false,-1);
        tracep->declBus(c+14542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBus(c+14616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_paddr", false,-1, 11,0);
        tracep->declBus(c+14617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_psel", false,-1, 7,0);
        tracep->declBit(c+14618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_penable", false,-1);
        tracep->declBit(c+14619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_pwrite", false,-1);
        tracep->declBus(c+11782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_pwdata", false,-1, 17,0);
        tracep->declBit(c+14620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_ramfifo_sel", false,-1);
        tracep->declBit(c+24133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_apbm_mclk", false,-1);
        tracep->declBit(c+14621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_rst", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_sysclk_en", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_fb_cfg_done", false,-1);
        tracep->declBit(c+14622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_cfg_done_n", false,-1);
        tracep->declBit(c+14623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_cfg_enb", false,-1);
        tracep->declBit(c+10810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_lth_enb", false,-1);
        tracep->declBit(c+14624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_pwr_gate", false,-1);
        tracep->declBit(c+14625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_vlp", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_pwr_gate", false,-1);
        tracep->declBit(c+14551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_set_por", false,-1);
        tracep->declBit(c+14626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_set_por", false,-1);
        tracep->declBit(c+14627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_spi_master_status", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_device_id_bo", false,-1, 7,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_fb_default_on_bo", false,-1);
        tracep->declBus(c+24571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_spim_ckb_0", false,-1, 7,0);
        tracep->declBus(c+24572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_spim_ckb_1", false,-1, 7,0);
        tracep->declBus(c+14628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_bl_pw_cfg_0", false,-1, 7,0);
        tracep->declBus(c+14629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_bl_pw_cfg_1", false,-1, 7,0);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_cwf_full", false,-1);
        tracep->declBus(c+14631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_bl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_bl_cnt_l", false,-1, 7,0);
        tracep->declBus(c+14633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_cfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_rcfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_col_cnt", false,-1, 7,0);
        tracep->declBus(c+14636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_fb_cfg_cmd", false,-1, 7,0);
        tracep->declBit(c+14637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_fb_cfg_kickoff", false,-1);
        tracep->declBus(c+14638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_ram_cfg_0_en", false,-1, 7,0);
        tracep->declBus(c+14639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_ram_cfg_1_en", false,-1, 7,0);
        tracep->declBus(c+24573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_ram_data_width", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_ram_size_b0", false,-1, 7,0);
        tracep->declBus(c+24574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_ram_size_b1", false,-1, 7,0);
        tracep->declBit(c+14640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_rfifo_rd_en", false,-1);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wfifo_wdata", false,-1, 31,0);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wfifo_wr_en", false,-1);
        tracep->declBus(c+14643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wl_cnt_l", false,-1, 7,0);
        tracep->declBit(c+14645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fmic_done_op_mask_n", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fmic_fb_cfg_done", false,-1);
        tracep->declBus(c+14646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fmic_io_sv_180", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fmic_rc_clk_en", false,-1);
        tracep->declBit(c+14647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fmic_vlp_pin_en", false,-1);
        tracep->declBus(c+14648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_iso_en_sd_0", false,-1, 7,0);
        tracep->declBus(c+14649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_iso_en_sd_1", false,-1, 7,0);
        tracep->declBus(c+14650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pi_pwr_sd_0", false,-1, 7,0);
        tracep->declBus(c+14651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pi_pwr_sd_1", false,-1, 7,0);
        tracep->declBit(c+14652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pmu_mux_sel_sd", false,-1);
        tracep->declBus(c+14653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pmu_pwr_gate_ccnt", false,-1, 5,0);
        tracep->declBus(c+14654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pmu_timer_ccnt", false,-1, 7,0);
        tracep->declBit(c+14655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_clkdis_ifx_sd", false,-1);
        tracep->declBus(c+14656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_clkdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_clkdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_pwrdis_ifx_sd", false,-1);
        tracep->declBus(c+14659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_pwrdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_pwrdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_srdis_ifx_sd", false,-1);
        tracep->declBus(c+14662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_srdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_vlp_srdis_sd_1", false,-1, 7,0);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_frwf_crf_wr_data", false,-1, 31,0);
        tracep->declBit(c+14665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_frwf_crf_wr_en", false,-1);
        tracep->declBit(c+14666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_checksum_enable", false,-1);
        tracep->declBit(c+14667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_checksum_status", false,-1);
        tracep->declBit(c+14668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_pending_pd_req", false,-1);
        tracep->declBit(c+14669,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_rc_clk_dis_cfg", false,-1);
        tracep->declBus(c+14670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_spim_baud_rate", false,-1, 7,0);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_spim_device_id", false,-1, 7,0);
        tracep->declBit(c+14671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fsmc_sw2_spis", false,-1);
        tracep->declBus(c+14672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_sfr_rd_data", false,-1, 7,0);
        tracep->declBus(c+14673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_wl_pw_cfg", false,-1, 7,0);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_wrd_cnt_b0", false,-1, 7,0);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_wrd_cnt_b1", false,-1, 7,0);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_wrd_cnt_b2", false,-1, 7,0);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_cwf_wr_en", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_rd_en", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_spis_on", false,-1);
        tracep->declBus(c+14679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+14680,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fssc_frfu_wr_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_clr_rcclk_en", false,-1);
        tracep->declBit(c+14681,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_fmic_clr_spi_master_en", false,-1);
        tracep->declBit(c+14682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_fmic_fsmc_busy", false,-1);
        tracep->declBit(c+14683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_fmic_seq_done", false,-1);
        tracep->declBus(c+14684,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_cwf_wr_en", false,-1);
        tracep->declBus(c+24575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_rd_en", false,-1);
        tracep->declBit(c+14686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_set_fb_cfg_done", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_spim_on", false,-1);
        tracep->declBus(c+14687,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBus(c+14688,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+14689,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_wr_en", false,-1);
        tracep->declBit(c+14690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_crf_empty", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_crf_empty_p1", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_crf_rd_data", false,-1, 31,0);
        tracep->declBit(c+14692,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_crf_full", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_crf_full_m1", false,-1);
        tracep->declBus(c+14693,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_cwf_wr_data", false,-1, 31,0);
        tracep->declBit(c+14694,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_cwf_wr_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_frwf_on", false,-1);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+14696,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_rd_en", false,-1);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_wr_addr", false,-1, 6,0);
        tracep->declBus(c+14697,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+14698,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_wr_en", false,-1);
        tracep->declBit(c+14699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_wff_full", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_wff_full_m1", false,-1);
        tracep->declBus(c+14701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_00", false,-1, 1,0);
        tracep->declBus(c+14702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_01", false,-1, 1,0);
        tracep->declBus(c+14703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_02", false,-1, 1,0);
        tracep->declBus(c+14704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_03", false,-1, 1,0);
        tracep->declBus(c+14705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_10", false,-1, 1,0);
        tracep->declBus(c+14706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_11", false,-1, 1,0);
        tracep->declBus(c+14707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_12", false,-1, 1,0);
        tracep->declBus(c+14708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_13", false,-1, 1,0);
        tracep->declBus(c+14709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_20", false,-1, 1,0);
        tracep->declBus(c+14710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_21", false,-1, 1,0);
        tracep->declBus(c+14711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_22", false,-1, 1,0);
        tracep->declBus(c+14712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_23", false,-1, 1,0);
        tracep->declBus(c+14713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_30", false,-1, 1,0);
        tracep->declBus(c+14714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_31", false,-1, 1,0);
        tracep->declBus(c+14715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_32", false,-1, 1,0);
        tracep->declBus(c+14716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pw_sta_33", false,-1, 1,0);
        tracep->declBit(c+14717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_pmu_busy", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_cfg_done", false,-1);
        tracep->declBit(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_clp_vlp_wu_en", false,-1);
        tracep->declBit(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_clp_vlp_en", false,-1);
        tracep->declBit(c+14720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_clp_pd_wu_en", false,-1);
        tracep->declBit(c+14721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_clp_pd_en", false,-1);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fclp_clp_time_ctl", false,-1, 1,0);
        tracep->declBus(c+14723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wlblclk_cfg", false,-1, 1,0);
        tracep->declBit(c+1297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpif_frwf_crf_rd_en", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpif_frwf_pif_on", false,-1);
        tracep->declQuad(c+10811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpif_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpif_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+14724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fmic_frfu_set_pmu_chip_vlp_en", false,-1);
        tracep->declBit(c+14725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fmic_frfu_set_pmu_chip_wu_en", false,-1);
        tracep->declBit(c+14726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fmic_frfu_set_rc_clk_en", false,-1);
        tracep->declBit(c+14627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fmic_spi_master_en", false,-1);
        tracep->declBit(c+14727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_clr_fb_cfg_kickoff", false,-1);
        tracep->declBit(c+14728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_rfifo_empty", false,-1);
        tracep->declBit(c+14729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_rfifo_empty_p1", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_rfifo_rdata", false,-1, 31,0);
        tracep->declBit(c+14730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_wfifo_full", false,-1);
        tracep->declBit(c+14731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_frfu_wfifo_full_m1", false,-1);
        tracep->declBit(c+14732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb ffsr_fsr_busy", false,-1);
        tracep->declBit(c+24576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb faps_frwf_apb_on", false,-1);
        tracep->declBit(c+10813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb faps_frwf_crf_rd_en", false,-1);
        tracep->declQuad(c+1299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb faps_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb faps_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+14733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_clp_busy", false,-1);
        tracep->declBit(c+14734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clear_cfg_done", false,-1);
        tracep->declBit(c+14735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clear_pd_en", false,-1);
        tracep->declBit(c+14736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clear_pd_wu_en", false,-1);
        tracep->declBit(c+14737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clear_vlp_en", false,-1);
        tracep->declBit(c+14738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clear_vlp_wu_en", false,-1);
        tracep->declBus(c+14739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_clp_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_set_pd", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_set_clp_pd", false,-1);
        tracep->declBus(c+14741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_chip_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_prog_cfg_done", false,-1);
        tracep->declBit(c+14743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_clr_cfg_done", false,-1);
        tracep->declBit(c+14744,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_clr_cfg_done", false,-1);
        tracep->declBit(c+14745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_clr_pmu_chip_cmd", false,-1);
        tracep->declBit(c+14746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_prog_pmu_chip_cmd", false,-1);
        tracep->declBus(c+14747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pmu_chip_cmd", false,-1, 3,0);
        tracep->declBus(c+14748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_quad_cfg_b0", false,-1, 7,0);
        tracep->declBus(c+14749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_quad_cfg_b1", false,-1, 7,0);
        tracep->declBit(c+14750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_clr_quads", false,-1);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pmu_time_ctl", false,-1, 1,0);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_fb_cfg_done", false,-1);
        tracep->declBit(c+14751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_fb_iso_enb_sd", false,-1);
        tracep->declBit(c+14752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_pwr_gate_sd", false,-1);
        tracep->declBit(c+14753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_prog_ifx_sd", false,-1);
        tracep->declBit(c+14754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_set_por_sd", false,-1);
        tracep->declBus(c+14755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_prog_sd_0", false,-1, 7,0);
        tracep->declBus(c+14756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_fpmu_prog_sd_1", false,-1, 7,0);
        tracep->declBit(c+14757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_pmu_busy", false,-1);
        tracep->declBit(c+14758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fsmc_frfu_set_quad_pd", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcb_clp_cfg_done", false,-1);
        tracep->declBit(c+14759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fpmu_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBit(c+14760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fclp_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBus(c+14761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_blclk_sut", false,-1, 1,0);
        tracep->declBus(c+14762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wlclk_sut", false,-1, 1,0);
        tracep->declBus(c+14763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frfu_ffsr_wlen_sut", false,-1, 1,0);
        tracep->declBit(c+10814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb frwf_frfu_ff0_of", false,-1);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST PAR_ADDR_BITS", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+14727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_clr_fb_cfg_kickoff", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_rfifo_rdata", false,-1, 31,0);
        tracep->declBit(c+14728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_rfifo_empty", false,-1);
        tracep->declBit(c+14730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_wfifo_full", false,-1);
        tracep->declBit(c+14731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_wfifo_full_m1", false,-1);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_rd_addr", false,-1, 6,0);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_wr_addr", false,-1, 6,0);
        tracep->declBit(c+14698,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_wr_en", false,-1);
        tracep->declBit(c+14696,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_rd_en", false,-1);
        tracep->declBus(c+14697,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_frwf_on", false,-1);
        tracep->declBus(c+14693,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_cwf_wr_data", false,-1, 31,0);
        tracep->declBit(c+14694,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_cwf_wr_en", false,-1);
        tracep->declBit(c+14692,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_crf_full", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_crf_full_m1", false,-1);
        tracep->declBus(c+24575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBus(c+14687,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBit(c+14689,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_wr_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_rd_en", false,-1);
        tracep->declBus(c+14688,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_spim_on", false,-1);
        tracep->declBus(c+14684,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_cwf_wr_en", false,-1);
        tracep->declBus(c+14679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBit(c+14680,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_wr_en", false,-1);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_spis_on", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_rd_en", false,-1);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_cwf_wr_en", false,-1);
        tracep->declBit(c+14750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_clr_quads", false,-1);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_device_id_bo", false,-1, 7,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_vlp", false,-1);
        tracep->declBit(c+14724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fmic_frfu_set_pmu_chip_vlp_en", false,-1);
        tracep->declBit(c+14725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fmic_frfu_set_pmu_chip_wu_en", false,-1);
        tracep->declBit(c+14726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fmic_frfu_set_rc_clk_en", false,-1);
        tracep->declBus(c+14701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_00", false,-1, 1,0);
        tracep->declBus(c+14702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_01", false,-1, 1,0);
        tracep->declBus(c+14703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_02", false,-1, 1,0);
        tracep->declBus(c+14704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_03", false,-1, 1,0);
        tracep->declBus(c+14705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_10", false,-1, 1,0);
        tracep->declBus(c+14706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_11", false,-1, 1,0);
        tracep->declBus(c+14707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_12", false,-1, 1,0);
        tracep->declBus(c+14708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_13", false,-1, 1,0);
        tracep->declBus(c+14709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_20", false,-1, 1,0);
        tracep->declBus(c+14710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_21", false,-1, 1,0);
        tracep->declBus(c+14711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_22", false,-1, 1,0);
        tracep->declBus(c+14712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_23", false,-1, 1,0);
        tracep->declBus(c+14713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_30", false,-1, 1,0);
        tracep->declBus(c+14714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_31", false,-1, 1,0);
        tracep->declBus(c+14715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_32", false,-1, 1,0);
        tracep->declBus(c+14716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pw_sta_33", false,-1, 1,0);
        tracep->declBit(c+14686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_set_fb_cfg_done", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_clr_rcclk_en", false,-1);
        tracep->declBit(c+14729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_rfifo_empty_p1", false,-1);
        tracep->declBit(c+14737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clear_vlp_en", false,-1);
        tracep->declBit(c+14738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clear_vlp_wu_en", false,-1);
        tracep->declBit(c+14735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clear_pd_en", false,-1);
        tracep->declBit(c+14736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clear_pd_wu_en", false,-1);
        tracep->declBus(c+14739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clp_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_clear_cfg_done", false,-1);
        tracep->declBit(c+14740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_set_pd", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_set_clp_pd", false,-1);
        tracep->declBus(c+14741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_chip_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14744,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_clr_cfg_done", false,-1);
        tracep->declBit(c+14745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_clr_pmu_chip_cmd", false,-1);
        tracep->declBit(c+14757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_pmu_busy", false,-1);
        tracep->declBit(c+14758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fsmc_frfu_set_quad_pd", false,-1);
        tracep->declBit(c+14759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fpmu_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBit(c+14760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fclp_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBit(c+10814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frwf_frfu_ff0_of", false,-1);
        tracep->declBit(c+14751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_fb_iso_enb_sd", false,-1);
        tracep->declBit(c+14752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pwr_gate_sd", false,-1);
        tracep->declBit(c+14753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_ifx_sd", false,-1);
        tracep->declBit(c+14754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_set_por_sd", false,-1);
        tracep->declBus(c+14755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_sd_0", false,-1, 7,0);
        tracep->declBus(c+14756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_sd_1", false,-1, 7,0);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_fb_cfg_done", false,-1);
        tracep->declBit(c+14746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_pmu_chip_cmd", false,-1);
        tracep->declBus(c+14747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_chip_cmd", false,-1, 3,0);
        tracep->declBit(c+14742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_cfg_done", false,-1);
        tracep->declBit(c+14743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_clr_cfg_done", false,-1);
        tracep->declBus(c+24571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_spim_ckb_0", false,-1, 7,0);
        tracep->declBus(c+24572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_spim_ckb_1", false,-1, 7,0);
        tracep->declBus(c+14628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_bl_pw_cfg_0", false,-1, 7,0);
        tracep->declBus(c+14629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_bl_pw_cfg_1", false,-1, 7,0);
        tracep->declBus(c+14673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_wl_pw_cfg", false,-1, 7,0);
        tracep->declBit(c+14640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_rfifo_rd_en", false,-1);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wfifo_wdata", false,-1, 31,0);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wfifo_wr_en", false,-1);
        tracep->declBus(c+14761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_blclk_sut", false,-1, 1,0);
        tracep->declBus(c+14762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wlclk_sut", false,-1, 1,0);
        tracep->declBus(c+14763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wlen_sut", false,-1, 1,0);
        tracep->declBus(c+14672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_sfr_rd_data", false,-1, 7,0);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_cwf_full", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_frwf_crf_wr_data", false,-1, 31,0);
        tracep->declBit(c+14665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_frwf_crf_wr_en", false,-1);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_spim_device_id", false,-1, 7,0);
        tracep->declBit(c+14667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_checksum_status", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcb_fb_cfg_done", false,-1);
        tracep->declBit(c+14668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_pending_pd_req", false,-1);
        tracep->declBus(c+14631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_bl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_bl_cnt_l", false,-1, 7,0);
        tracep->declBus(c+14633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_cfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_rcfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_col_cnt", false,-1, 7,0);
        tracep->declBus(c+14636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_fb_cfg_cmd", false,-1, 7,0);
        tracep->declBit(c+14637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_fb_cfg_kickoff", false,-1);
        tracep->declBus(c+14638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_ram_cfg_0_en", false,-1, 7,0);
        tracep->declBus(c+14639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_ram_cfg_1_en", false,-1, 7,0);
        tracep->declBus(c+24573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_ram_data_width", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_ram_size_b0", false,-1, 7,0);
        tracep->declBus(c+24574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_ram_size_b1", false,-1, 7,0);
        tracep->declBus(c+14643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wl_cnt_l", false,-1, 7,0);
        tracep->declBit(c+14645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fmic_done_op_mask_n", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fmic_fb_cfg_done", false,-1);
        tracep->declBus(c+14646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fmic_io_sv_180", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fmic_rc_clk_en", false,-1);
        tracep->declBit(c+14647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fmic_vlp_pin_en", false,-1);
        tracep->declBus(c+14648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_iso_en_sd_0", false,-1, 7,0);
        tracep->declBus(c+14649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_iso_en_sd_1", false,-1, 7,0);
        tracep->declBus(c+14650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pi_pwr_sd_0", false,-1, 7,0);
        tracep->declBus(c+14651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pi_pwr_sd_1", false,-1, 7,0);
        tracep->declBit(c+14652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_mux_sel_sd", false,-1);
        tracep->declBus(c+14653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_pwr_gate_ccnt", false,-1, 5,0);
        tracep->declBus(c+14654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_timer_ccnt", false,-1, 7,0);
        tracep->declBus(c+14749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_quad_cfg_b1", false,-1, 7,0);
        tracep->declBus(c+14748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_quad_cfg_b0", false,-1, 7,0);
        tracep->declBit(c+14655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_ifx_sd", false,-1);
        tracep->declBus(c+14656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_ifx_sd", false,-1);
        tracep->declBus(c+14659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_ifx_sd", false,-1);
        tracep->declBus(c+14662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14669,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_rc_clk_dis_cfg", false,-1);
        tracep->declBus(c+14670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_spim_baud_rate", false,-1, 7,0);
        tracep->declBit(c+14671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_sw2_spis", false,-1);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_wrd_cnt_b0", false,-1, 7,0);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_wrd_cnt_b1", false,-1, 7,0);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_wrd_cnt_b2", false,-1, 7,0);
        tracep->declBus(c+14723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_ffsr_wlblclk_cfg", false,-1, 1,0);
        tracep->declBit(c+14666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_checksum_enable", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_cfg_done", false,-1);
        tracep->declBit(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_clp_vlp_wu_en", false,-1);
        tracep->declBit(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_clp_vlp_en", false,-1);
        tracep->declBit(c+14720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_clp_pd_wu_en", false,-1);
        tracep->declBit(c+14721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_clp_pd_en", false,-1);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_time_ctl", false,-1, 1,0);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fclp_clp_time_ctl", false,-1, 1,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST PAR_DLY", false,-1, 0,0);
        tracep->declBit(c+14764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_00_rd_en", false,-1);
        tracep->declBit(c+14765,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_00_wr_en", false,-1);
        tracep->declBit(c+14766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_01_rd_en", false,-1);
        tracep->declBit(c+14767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_01_wr_en", false,-1);
        tracep->declBit(c+14768,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_02_rd_en", false,-1);
        tracep->declBit(c+14769,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_02_wr_en", false,-1);
        tracep->declBit(c+14770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_03_rd_en", false,-1);
        tracep->declBit(c+14771,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_03_wr_en", false,-1);
        tracep->declBit(c+14772,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_04_rd_en", false,-1);
        tracep->declBit(c+14773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_04_wr_en", false,-1);
        tracep->declBit(c+14774,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_05_rd_en", false,-1);
        tracep->declBit(c+14775,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_05_wr_en", false,-1);
        tracep->declBit(c+14776,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_06_rd_en", false,-1);
        tracep->declBit(c+14777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_06_wr_en", false,-1);
        tracep->declBit(c+14778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_07_rd_en", false,-1);
        tracep->declBit(c+14779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_07_wr_en", false,-1);
        tracep->declBit(c+14780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_08_rd_en", false,-1);
        tracep->declBit(c+14781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_08_wr_en", false,-1);
        tracep->declBit(c+14782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_09_rd_en", false,-1);
        tracep->declBit(c+14783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_09_wr_en", false,-1);
        tracep->declBit(c+14784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0a_rd_en", false,-1);
        tracep->declBit(c+14785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0a_wr_en", false,-1);
        tracep->declBit(c+14786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0b_rd_en", false,-1);
        tracep->declBit(c+14787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0b_wr_en", false,-1);
        tracep->declBit(c+14788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0c_rd_en", false,-1);
        tracep->declBit(c+14789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0c_wr_en", false,-1);
        tracep->declBit(c+14790,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0d_rd_en", false,-1);
        tracep->declBit(c+14791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0d_wr_en", false,-1);
        tracep->declBit(c+14792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0e_rd_en", false,-1);
        tracep->declBit(c+14793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0e_wr_en", false,-1);
        tracep->declBit(c+14794,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0f_rd_en", false,-1);
        tracep->declBit(c+14795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_0f_wr_en", false,-1);
        tracep->declBit(c+14796,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_10_rd_en", false,-1);
        tracep->declBit(c+14797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_10_wr_en", false,-1);
        tracep->declBit(c+14798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_11_rd_en", false,-1);
        tracep->declBit(c+14799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_11_wr_en", false,-1);
        tracep->declBit(c+14800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_12_rd_en", false,-1);
        tracep->declBit(c+14801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_12_wr_en", false,-1);
        tracep->declBit(c+14802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_13_rd_en", false,-1);
        tracep->declBit(c+14803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_13_wr_en", false,-1);
        tracep->declBit(c+14804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_14_rd_en", false,-1);
        tracep->declBit(c+14805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_14_wr_en", false,-1);
        tracep->declBit(c+14806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_15_rd_en", false,-1);
        tracep->declBit(c+14807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_15_wr_en", false,-1);
        tracep->declBit(c+14808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_16_rd_en", false,-1);
        tracep->declBit(c+14809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_16_wr_en", false,-1);
        tracep->declBit(c+14810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_17_rd_en", false,-1);
        tracep->declBit(c+14811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_17_wr_en", false,-1);
        tracep->declBit(c+14812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_18_rd_en", false,-1);
        tracep->declBit(c+14813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_18_wr_en", false,-1);
        tracep->declBit(c+14814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_19_rd_en", false,-1);
        tracep->declBit(c+14815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_19_wr_en", false,-1);
        tracep->declBit(c+14816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1a_rd_en", false,-1);
        tracep->declBit(c+14817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1a_wr_en", false,-1);
        tracep->declBit(c+14818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1b_rd_en", false,-1);
        tracep->declBit(c+14819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1b_wr_en", false,-1);
        tracep->declBit(c+14820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1c_rd_en", false,-1);
        tracep->declBit(c+14821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1c_wr_en", false,-1);
        tracep->declBit(c+14822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1d_rd_en", false,-1);
        tracep->declBit(c+14823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1d_wr_en", false,-1);
        tracep->declBit(c+14824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1e_rd_en", false,-1);
        tracep->declBit(c+14825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1e_wr_en", false,-1);
        tracep->declBit(c+14826,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1f_rd_en", false,-1);
        tracep->declBit(c+14827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_1f_wr_en", false,-1);
        tracep->declBit(c+14828,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_20_rd_en", false,-1);
        tracep->declBit(c+14829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_20_wr_en", false,-1);
        tracep->declBit(c+14830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_21_rd_en", false,-1);
        tracep->declBit(c+14831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_21_wr_en", false,-1);
        tracep->declBit(c+14832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_30_rd_en", false,-1);
        tracep->declBit(c+14833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_30_wr_en", false,-1);
        tracep->declBit(c+14834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_31_rd_en", false,-1);
        tracep->declBit(c+14835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_31_wr_en", false,-1);
        tracep->declBit(c+14836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_32_rd_en", false,-1);
        tracep->declBit(c+14837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_32_wr_en", false,-1);
        tracep->declBit(c+14838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_33_rd_en", false,-1);
        tracep->declBit(c+14839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_33_wr_en", false,-1);
        tracep->declBit(c+14840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_34_rd_en", false,-1);
        tracep->declBit(c+14841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_34_wr_en", false,-1);
        tracep->declBit(c+14842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_35_rd_en", false,-1);
        tracep->declBit(c+14843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_35_wr_en", false,-1);
        tracep->declBit(c+14844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_36_rd_en", false,-1);
        tracep->declBit(c+14845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_36_wr_en", false,-1);
        tracep->declBit(c+14846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_37_rd_en", false,-1);
        tracep->declBit(c+14847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_37_wr_en", false,-1);
        tracep->declBit(c+14848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_38_rd_en", false,-1);
        tracep->declBit(c+14849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_38_wr_en", false,-1);
        tracep->declBit(c+14850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_39_rd_en", false,-1);
        tracep->declBit(c+14851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_39_wr_en", false,-1);
        tracep->declBit(c+14852,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3a_rd_en", false,-1);
        tracep->declBit(c+14853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3a_wr_en", false,-1);
        tracep->declBit(c+14854,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3b_rd_en", false,-1);
        tracep->declBit(c+14855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3b_wr_en", false,-1);
        tracep->declBit(c+14856,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3c_rd_en", false,-1);
        tracep->declBit(c+14857,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3c_wr_en", false,-1);
        tracep->declBit(c+14858,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3d_rd_en", false,-1);
        tracep->declBit(c+14859,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3d_wr_en", false,-1);
        tracep->declBit(c+14860,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3e_rd_en", false,-1);
        tracep->declBit(c+14861,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_3e_wr_en", false,-1);
        tracep->declBit(c+14862,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_40_rd_en", false,-1);
        tracep->declBit(c+14863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_40_wr_en", false,-1);
        tracep->declBit(c+14864,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_41_rd_en", false,-1);
        tracep->declBit(c+14865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_41_wr_en", false,-1);
        tracep->declBit(c+14866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_42_rd_en", false,-1);
        tracep->declBit(c+14867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_42_wr_en", false,-1);
        tracep->declBit(c+14868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_43_rd_en", false,-1);
        tracep->declBit(c+14869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_43_wr_en", false,-1);
        tracep->declBit(c+14870,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_44_rd_en", false,-1);
        tracep->declBit(c+14871,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_44_wr_en", false,-1);
        tracep->declBit(c+14872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_45_rd_en", false,-1);
        tracep->declBit(c+14873,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_45_wr_en", false,-1);
        tracep->declBit(c+14874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_46_rd_en", false,-1);
        tracep->declBit(c+14875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_46_wr_en", false,-1);
        tracep->declBit(c+14876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_47_rd_en", false,-1);
        tracep->declBit(c+14877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_47_wr_en", false,-1);
        tracep->declBit(c+14878,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_48_rd_en", false,-1);
        tracep->declBit(c+14879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_48_wr_en", false,-1);
        tracep->declBit(c+14880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_49_rd_en", false,-1);
        tracep->declBit(c+14881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_49_wr_en", false,-1);
        tracep->declBit(c+14882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4a_rd_en", false,-1);
        tracep->declBit(c+14883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4a_wr_en", false,-1);
        tracep->declBit(c+14884,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4b_rd_en", false,-1);
        tracep->declBit(c+14885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4b_wr_en", false,-1);
        tracep->declBit(c+14886,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4c_rd_en", false,-1);
        tracep->declBit(c+14887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4c_wr_en", false,-1);
        tracep->declBit(c+14888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4d_rd_en", false,-1);
        tracep->declBit(c+14889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4d_wr_en", false,-1);
        tracep->declBit(c+14890,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4e_rd_en", false,-1);
        tracep->declBit(c+14891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4e_wr_en", false,-1);
        tracep->declBit(c+14892,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4f_rd_en", false,-1);
        tracep->declBit(c+14893,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_4f_wr_en", false,-1);
        tracep->declBit(c+14894,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_50_rd_en", false,-1);
        tracep->declBit(c+14895,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_50_wr_en", false,-1);
        tracep->declBit(c+14896,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_51_rd_en", false,-1);
        tracep->declBit(c+14897,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_51_wr_en", false,-1);
        tracep->declBit(c+14898,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_52_rd_en", false,-1);
        tracep->declBit(c+14899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_52_wr_en", false,-1);
        tracep->declBit(c+14900,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_53_rd_en", false,-1);
        tracep->declBit(c+14901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_53_wr_en", false,-1);
        tracep->declBit(c+14902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_54_rd_en", false,-1);
        tracep->declBit(c+14903,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_54_wr_en", false,-1);
        tracep->declBit(c+14904,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_55_rd_en", false,-1);
        tracep->declBit(c+14905,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_55_wr_en", false,-1);
        tracep->declBit(c+14906,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_56_rd_en", false,-1);
        tracep->declBit(c+14907,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_56_wr_en", false,-1);
        tracep->declBit(c+14908,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_57_rd_en", false,-1);
        tracep->declBit(c+14909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_57_wr_en", false,-1);
        tracep->declBit(c+14910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_58_rd_en", false,-1);
        tracep->declBit(c+14911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_58_wr_en", false,-1);
        tracep->declBit(c+14912,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_59_rd_en", false,-1);
        tracep->declBit(c+14913,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_59_wr_en", false,-1);
        tracep->declBit(c+14914,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5a_rd_en", false,-1);
        tracep->declBit(c+14915,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5a_wr_en", false,-1);
        tracep->declBit(c+14916,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5b_rd_en", false,-1);
        tracep->declBit(c+14917,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5b_wr_en", false,-1);
        tracep->declBit(c+14918,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5c_rd_en", false,-1);
        tracep->declBit(c+14919,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5c_wr_en", false,-1);
        tracep->declBit(c+14920,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5d_rd_en", false,-1);
        tracep->declBit(c+14921,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5d_wr_en", false,-1);
        tracep->declBit(c+14922,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5e_rd_en", false,-1);
        tracep->declBit(c+14923,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_5e_wr_en", false,-1);
        tracep->declBit(c+14924,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_60_rd_en", false,-1);
        tracep->declBit(c+14925,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_60_wr_en", false,-1);
        tracep->declBit(c+14926,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_61_rd_en", false,-1);
        tracep->declBit(c+14927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_61_wr_en", false,-1);
        tracep->declBit(c+14928,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_62_rd_en", false,-1);
        tracep->declBit(c+14929,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_62_wr_en", false,-1);
        tracep->declBit(c+14930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_27_rd_en", false,-1);
        tracep->declBit(c+14931,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_27_wr_en", false,-1);
        tracep->declBit(c+14932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_28_rd_en", false,-1);
        tracep->declBit(c+14933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_28_wr_en", false,-1);
        tracep->declBit(c+14934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_29_rd_en", false,-1);
        tracep->declBit(c+14935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_29_wr_en", false,-1);
        tracep->declBit(c+14936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2a_rd_en", false,-1);
        tracep->declBit(c+14937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2a_wr_en", false,-1);
        tracep->declBit(c+14938,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2b_rd_en", false,-1);
        tracep->declBit(c+14939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2b_wr_en", false,-1);
        tracep->declBit(c+14940,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2c_rd_en", false,-1);
        tracep->declBit(c+14941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2c_wr_en", false,-1);
        tracep->declBit(c+14942,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2d_rd_en", false,-1);
        tracep->declBit(c+14943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2d_wr_en", false,-1);
        tracep->declBit(c+14944,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2e_rd_en", false,-1);
        tracep->declBit(c+14945,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2e_wr_en", false,-1);
        tracep->declBit(c+14946,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2f_rd_en", false,-1);
        tracep->declBit(c+14947,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST addr_2f_wr_en", false,-1);
        tracep->declBus(c+14948,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_csum_w0_b0", false,-1, 7,0);
        tracep->declBus(c+14949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_csum_w0_b1", false,-1, 7,0);
        tracep->declBus(c+14950,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_csum_w1_b0", false,-1, 7,0);
        tracep->declBus(c+14951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_csum_w1_b1", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_up_sd", false,-1);
        tracep->declBus(c+24577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_0", false,-1, 7,0);
        tracep->declBus(c+24578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_1", false,-1, 7,0);
        tracep->declBus(c+14953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_0", false,-1, 7,0);
        tracep->declBus(c+14954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_1", false,-1, 7,0);
        tracep->declBit(c+14955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_clkdis_ifx", false,-1);
        tracep->declBit(c+14956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_ifx", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pin_value", false,-1);
        tracep->declBus(c+14957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_0", false,-1, 7,0);
        tracep->declBus(c+14958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_1", false,-1, 7,0);
        tracep->declBit(c+14959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_pwrdis_ifx", false,-1);
        tracep->declBus(c+14960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_0", false,-1, 7,0);
        tracep->declBus(c+14961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_1", false,-1, 7,0);
        tracep->declBit(c+14962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_srdis_ifx", false,-1);
        tracep->declBit(c+14963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_fb_iso_enb", false,-1);
        tracep->declBit(c+14964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pwr_gate", false,-1);
        tracep->declBit(c+14965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_ifx", false,-1);
        tracep->declBit(c+14966,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_set_por", false,-1);
        tracep->declBus(c+14967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_0", false,-1, 7,0);
        tracep->declBus(c+14968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_prog_1", false,-1, 7,0);
        tracep->declBit(c+14969,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_vlp_ifx_sd", false,-1);
        tracep->declBus(c+14970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pi_pwr_0", false,-1, 7,0);
        tracep->declBus(c+14971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pi_pwr_1", false,-1, 7,0);
        tracep->declBus(c+14972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_iso_en_0", false,-1, 7,0);
        tracep->declBus(c+14973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_iso_en_1", false,-1, 7,0);
        tracep->declBit(c+14974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_mux_up_sd", false,-1);
        tracep->declBus(c+14701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_00", false,-1, 1,0);
        tracep->declBus(c+14702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_01", false,-1, 1,0);
        tracep->declBus(c+14703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_02", false,-1, 1,0);
        tracep->declBus(c+14704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_03", false,-1, 1,0);
        tracep->declBus(c+14705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_10", false,-1, 1,0);
        tracep->declBus(c+14706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_11", false,-1, 1,0);
        tracep->declBus(c+14707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_12", false,-1, 1,0);
        tracep->declBus(c+14708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_13", false,-1, 1,0);
        tracep->declBus(c+14709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_20", false,-1, 1,0);
        tracep->declBus(c+14711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_22", false,-1, 1,0);
        tracep->declBus(c+14710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_21", false,-1, 1,0);
        tracep->declBus(c+14712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_23", false,-1, 1,0);
        tracep->declBus(c+14713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_30", false,-1, 1,0);
        tracep->declBus(c+14714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_31", false,-1, 1,0);
        tracep->declBus(c+14715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_32", false,-1, 1,0);
        tracep->declBus(c+14716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_quad_pw_sta_33", false,-1, 1,0);
        tracep->declBus(c+14975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_scratch_byte", false,-1, 7,0);
        tracep->declBit(c+14976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fpmu_pmu_mux_sel", false,-1);
        tracep->declBus(c+14977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST sfr_addr", false,-1, 6,0);
        tracep->declBus(c+14978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST sfr_rddata", false,-1, 31,0);
        tracep->declBit(c+14979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST sfr_sel", false,-1);
        tracep->declBus(c+14980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST sfr_wrdata", false,-1, 31,0);
        tracep->declBit(c+14981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST sfr_write", false,-1);
        tracep->declBus(c+14982,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_frfu_rd_addr_syncff1", false,-1, 6,0);
        tracep->declBus(c+14983,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST byte_cnt_cs", false,-1, 1,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST byte_cnt_ns", false,-1, 1,0);
        tracep->declBus(c+14984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_wr_data", false,-1, 31,0);
        tracep->declBit(c+14985,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_wr_en", false,-1);
        tracep->declBus(c+14986,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_wr_byte", false,-1, 3,0);
        tracep->declBit(c+14987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_empty_flag", false,-1);
        tracep->declBus(c+14988,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrffwff_stm_cs", false,-1, 1,0);
        tracep->declBus(c+14989,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrffwff_stm_ns", false,-1, 1,0);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrffwff_rd_en", false,-1);
        tracep->declBit(c+14990,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST post_cksum_en", false,-1);
        tracep->declBit(c+14991,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST pre_cksum_en", false,-1);
        tracep->declBit(c+14992,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST read_back_en", false,-1);
        tracep->declBus(c+14993,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST rd_stm_cs", false,-1, 1,0);
        tracep->declBus(c+14994,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST rd_stm_ns", false,-1, 1,0);
        tracep->declBit(c+14995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_chksum_b0_en", false,-1);
        tracep->declBit(c+14996,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_chksum_b1_en", false,-1);
        tracep->declBit(c+14997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST rdback_data_b0_en", false,-1);
        tracep->declBit(c+14998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST rdback_data_b1_en", false,-1);
        tracep->declBus(c+14999,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST chksum_c0", false,-1, 15,0);
        tracep->declBus(c+15000,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST chksum_c1", false,-1, 15,0);
        tracep->declBit(c+15001,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_clr_fb_cfg_kickoff_dly1cyc", false,-1);
        tracep->declBit(c+15002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST ffsr_frfu_clr_fb_cfg_kickoff_dly2cyc", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fssc_set_cfg_done", false,-1);
        tracep->declBus(c+14741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_chip_pwr_Sta", false,-1, 1,0);
        tracep->declBit(c+14667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_checksum_status_cs", false,-1);
        tracep->declBit(c+15003,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST frfu_fsmc_checksum_status_ns", false,-1);
        tracep->declBit(c+15004,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fifo_wff_of", false,-1);
        tracep->declBit(c+14759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fb_cfg_cleanup", false,-1);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 wrdata", false,-1, 7,0);
        tracep->declBit(c+14773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 wr_en", false,-1);
        tracep->declBus(c+15006,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15006,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 data_cs", false,-1, 7,0);
        tracep->declBus(c+15007,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_04 data_ns", false,-1, 7,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 PAR_DEFAULT_VALUE", false,-1, 1,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 sys_rst_n", false,-1);
        tracep->declBus(c+15008,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 wrdata", false,-1, 1,0);
        tracep->declBit(c+14775,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 wr_en", false,-1);
        tracep->declBus(c+15009,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 rddata", false,-1, 1,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15009,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 data_cs", false,-1, 1,0);
        tracep->declBus(c+15010,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_05 data_ns", false,-1, 1,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 wrdata", false,-1, 7,0);
        tracep->declBit(c+14777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 wr_en", false,-1);
        tracep->declBus(c+14670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 data_cs", false,-1, 7,0);
        tracep->declBus(c+15011,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_06 data_ns", false,-1, 7,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 PAR_DEFAULT_VALUE", false,-1, 5,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 sys_rst_n", false,-1);
        tracep->declBus(c+15012,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 wrdata", false,-1, 5,0);
        tracep->declBit(c+14779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 wr_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 hw_wr_en", false,-1);
        tracep->declBus(c+24275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 hw_wrdata", false,-1, 5,0);
        tracep->declBus(c+15013,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 rddata", false,-1, 5,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15013,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 data_cs", false,-1, 5,0);
        tracep->declBus(c+15014,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_07_0 data_ns", false,-1, 5,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 wrdata", false,-1, 7,0);
        tracep->declBit(c+14781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 wr_en", false,-1);
        tracep->declBus(c+14628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 data_cs", false,-1, 7,0);
        tracep->declBus(c+15015,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_08 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 wrdata", false,-1, 7,0);
        tracep->declBit(c+14783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 wr_en", false,-1);
        tracep->declBus(c+14629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 data_cs", false,-1, 7,0);
        tracep->declBus(c+15016,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_09 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a wrdata", false,-1, 7,0);
        tracep->declBit(c+14785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a wr_en", false,-1);
        tracep->declBus(c+14673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a data_cs", false,-1, 7,0);
        tracep->declBus(c+15017,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0a data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b wrdata", false,-1, 7,0);
        tracep->declBit(c+14787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b wr_en", false,-1);
        tracep->declBus(c+14638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b data_cs", false,-1, 7,0);
        tracep->declBus(c+15018,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0b data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c wrdata", false,-1, 7,0);
        tracep->declBit(c+14789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c wr_en", false,-1);
        tracep->declBus(c+14639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c data_cs", false,-1, 7,0);
        tracep->declBus(c+15019,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0c data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d wrdata", false,-1, 7,0);
        tracep->declBit(c+14791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d wr_en", false,-1);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d data_cs", false,-1, 7,0);
        tracep->declBus(c+15020,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0d data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e wrdata", false,-1, 7,0);
        tracep->declBit(c+14793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e wr_en", false,-1);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e data_cs", false,-1, 7,0);
        tracep->declBus(c+15021,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0e data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f wrdata", false,-1, 7,0);
        tracep->declBit(c+14795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f wr_en", false,-1);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f data_cs", false,-1, 7,0);
        tracep->declBus(c+15022,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_0f data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 wrdata", false,-1, 7,0);
        tracep->declBit(c+14797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 wr_en", false,-1);
        tracep->declBus(c+14632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 data_cs", false,-1, 7,0);
        tracep->declBus(c+15023,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_10 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 wrdata", false,-1, 7,0);
        tracep->declBit(c+14799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 wr_en", false,-1);
        tracep->declBus(c+14631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 data_cs", false,-1, 7,0);
        tracep->declBus(c+15024,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_11 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 wrdata", false,-1, 7,0);
        tracep->declBit(c+14801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 wr_en", false,-1);
        tracep->declBus(c+14644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 data_cs", false,-1, 7,0);
        tracep->declBus(c+15025,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_12 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 wrdata", false,-1, 7,0);
        tracep->declBit(c+14803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 wr_en", false,-1);
        tracep->declBus(c+14643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 data_cs", false,-1, 7,0);
        tracep->declBus(c+15026,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_13 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 wrdata", false,-1, 7,0);
        tracep->declBit(c+14805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 wr_en", false,-1);
        tracep->declBus(c+14635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 data_cs", false,-1, 7,0);
        tracep->declBus(c+15027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_14 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 wrdata", false,-1, 7,0);
        tracep->declBit(c+14813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 wr_en", false,-1);
        tracep->declBus(c+15028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 data_cs", false,-1, 7,0);
        tracep->declBus(c+15029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_18 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 wrdata", false,-1, 7,0);
        tracep->declBit(c+14815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 wr_en", false,-1);
        tracep->declBus(c+14975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 data_cs", false,-1, 7,0);
        tracep->declBus(c+15030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_19 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a wrdata", false,-1, 7,0);
        tracep->declBit(c+14817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a wr_en", false,-1);
        tracep->declBus(c+14948,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14948,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a data_cs", false,-1, 7,0);
        tracep->declBus(c+15031,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1a data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b wrdata", false,-1, 7,0);
        tracep->declBit(c+14819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b wr_en", false,-1);
        tracep->declBus(c+14949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b data_cs", false,-1, 7,0);
        tracep->declBus(c+15032,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1b data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c wrdata", false,-1, 7,0);
        tracep->declBit(c+14821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c wr_en", false,-1);
        tracep->declBus(c+14950,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14950,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c data_cs", false,-1, 7,0);
        tracep->declBus(c+15033,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1c data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d wrdata", false,-1, 7,0);
        tracep->declBit(c+14823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d wr_en", false,-1);
        tracep->declBus(c+14951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d data_cs", false,-1, 7,0);
        tracep->declBus(c+15034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1d data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e wrdata", false,-1, 7,0);
        tracep->declBit(c+14825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e wr_en", false,-1);
        tracep->declBus(c+14636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e data_cs", false,-1, 7,0);
        tracep->declBus(c+15035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_1e data_ns", false,-1, 7,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 wr_en", false,-1);
        tracep->declBit(c+14727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 hw_wr_en", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_1f_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 wr_en", false,-1);
        tracep->declBit(c+15038,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 hw_wr_en", false,-1);
        tracep->declBus(c+15039,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15040,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_21_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 wrdata", false,-1, 7,0);
        tracep->declBit(c+14833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 wr_en", false,-1);
        tracep->declBit(c+14750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 hw_wr_en", false,-1);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 hw_wrdata", false,-1, 7,0);
        tracep->declBus(c+14748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_30_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 wrdata", false,-1, 7,0);
        tracep->declBit(c+14835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 wr_en", false,-1);
        tracep->declBit(c+14750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 hw_wr_en", false,-1);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 hw_wrdata", false,-1, 7,0);
        tracep->declBus(c+14749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_31_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a wrdata", false,-1, 7,0);
        tracep->declBit(c+14853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a wr_en", false,-1);
        tracep->declBus(c+14654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a data_cs", false,-1, 7,0);
        tracep->declBus(c+15043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3a data_ns", false,-1, 7,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b PAR_DEFAULT_VALUE", false,-1, 5,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b sys_rst_n", false,-1);
        tracep->declBus(c+15012,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b wrdata", false,-1, 5,0);
        tracep->declBit(c+14855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b wr_en", false,-1);
        tracep->declBus(c+14653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b rddata", false,-1, 5,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b data_cs", false,-1, 5,0);
        tracep->declBus(c+15044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_3b data_ns", false,-1, 5,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 wrdata", false,-1, 7,0);
        tracep->declBit(c+14863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 wr_en", false,-1);
        tracep->declBus(c+14972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 data_cs", false,-1, 7,0);
        tracep->declBus(c+15045,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_40 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 wrdata", false,-1, 7,0);
        tracep->declBit(c+14865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 wr_en", false,-1);
        tracep->declBus(c+14973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 data_cs", false,-1, 7,0);
        tracep->declBus(c+15046,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_41 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 wrdata", false,-1, 7,0);
        tracep->declBit(c+14867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 wr_en", false,-1);
        tracep->declBus(c+14970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 data_cs", false,-1, 7,0);
        tracep->declBus(c+15047,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_42 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 wrdata", false,-1, 7,0);
        tracep->declBit(c+14869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 wr_en", false,-1);
        tracep->declBus(c+14971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 data_cs", false,-1, 7,0);
        tracep->declBus(c+15048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_43 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 wrdata", false,-1, 7,0);
        tracep->declBit(c+14875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 wr_en", false,-1);
        tracep->declBus(c+14953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 data_cs", false,-1, 7,0);
        tracep->declBus(c+15049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_46 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 wrdata", false,-1, 7,0);
        tracep->declBit(c+14877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 wr_en", false,-1);
        tracep->declBus(c+14954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 data_cs", false,-1, 7,0);
        tracep->declBus(c+15050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_47 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 wrdata", false,-1, 7,0);
        tracep->declBit(c+14879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 wr_en", false,-1);
        tracep->declBus(c+14960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 data_cs", false,-1, 7,0);
        tracep->declBus(c+15051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_48 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 wrdata", false,-1, 7,0);
        tracep->declBit(c+14881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 wr_en", false,-1);
        tracep->declBus(c+14961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 data_cs", false,-1, 7,0);
        tracep->declBus(c+15052,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_49 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a wrdata", false,-1, 7,0);
        tracep->declBit(c+14883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a wr_en", false,-1);
        tracep->declBus(c+14957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a data_cs", false,-1, 7,0);
        tracep->declBus(c+15053,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4a data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b wrdata", false,-1, 7,0);
        tracep->declBit(c+14885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b wr_en", false,-1);
        tracep->declBus(c+14958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b data_cs", false,-1, 7,0);
        tracep->declBus(c+15054,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4b data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c wrdata", false,-1, 7,0);
        tracep->declBit(c+14887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c wr_en", false,-1);
        tracep->declBus(c+15055,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15055,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c data_cs", false,-1, 7,0);
        tracep->declBus(c+15056,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4c data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d wrdata", false,-1, 7,0);
        tracep->declBit(c+14889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d wr_en", false,-1);
        tracep->declBus(c+14967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d data_cs", false,-1, 7,0);
        tracep->declBus(c+15057,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4d data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e sys_rst_n", false,-1);
        tracep->declBus(c+15005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e wrdata", false,-1, 7,0);
        tracep->declBit(c+14891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e wr_en", false,-1);
        tracep->declBus(c+14968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e data_cs", false,-1, 7,0);
        tracep->declBus(c+15058,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_4e data_ns", false,-1, 7,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14893,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 wr_en", false,-1);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 hw_wr_en", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15059,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_4f_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 sys_rst_n", false,-1);
        tracep->declBus(c+14972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 hw_wr_en", false,-1);
        tracep->declBus(c+14648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15060,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_50_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 sys_rst_n", false,-1);
        tracep->declBus(c+14973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 hw_wr_en", false,-1);
        tracep->declBus(c+14649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15061,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_51_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 sys_rst_n", false,-1);
        tracep->declBus(c+14970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 hw_wr_en", false,-1);
        tracep->declBus(c+14650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15062,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_52_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 sys_rst_n", false,-1);
        tracep->declBus(c+14971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 hw_wr_en", false,-1);
        tracep->declBus(c+14651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15063,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_53_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 sys_rst_n", false,-1);
        tracep->declBus(c+14953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 hw_wr_en", false,-1);
        tracep->declBus(c+14656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15064,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_56_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 sys_rst_n", false,-1);
        tracep->declBus(c+14954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 hw_wr_en", false,-1);
        tracep->declBus(c+14657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15065,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_57_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 sys_rst_n", false,-1);
        tracep->declBus(c+14960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 hw_wr_en", false,-1);
        tracep->declBus(c+14662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15066,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_58_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 sys_rst_n", false,-1);
        tracep->declBus(c+14961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 hw_wr_en", false,-1);
        tracep->declBus(c+14663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15067,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_59_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 sys_rst_n", false,-1);
        tracep->declBus(c+14957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 hw_wr_en", false,-1);
        tracep->declBus(c+14659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15068,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5a_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 sys_rst_n", false,-1);
        tracep->declBus(c+14958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 hw_wr_en", false,-1);
        tracep->declBus(c+14660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 data_cs", false,-1, 7,0);
        tracep->declBus(c+15069,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5b_0 data_ns", false,-1, 7,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 sys_rst_n", false,-1);
        tracep->declBus(c+14956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 hw_wr_en", false,-1);
        tracep->declBus(c+14969,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14969,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15070,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 sys_rst_n", false,-1);
        tracep->declBus(c+14955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 hw_wr_en", false,-1);
        tracep->declBus(c+14655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 data_cs", false,-1, 0,0);
        tracep->declBus(c+15071,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_1 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 sys_rst_n", false,-1);
        tracep->declBus(c+14962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 hw_wr_en", false,-1);
        tracep->declBus(c+14661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 data_cs", false,-1, 0,0);
        tracep->declBus(c+15072,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_2 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 sys_rst_n", false,-1);
        tracep->declBus(c+14959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 hw_wr_en", false,-1);
        tracep->declBus(c+14658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 data_cs", false,-1, 0,0);
        tracep->declBus(c+15073,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_3 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 sys_rst_n", false,-1);
        tracep->declBus(c+14963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 hw_wr_en", false,-1);
        tracep->declBus(c+14751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 data_cs", false,-1, 0,0);
        tracep->declBus(c+15074,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_4 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 sys_rst_n", false,-1);
        tracep->declBus(c+14964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 hw_wr_en", false,-1);
        tracep->declBus(c+14752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 data_cs", false,-1, 0,0);
        tracep->declBus(c+15075,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_5 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 sys_rst_n", false,-1);
        tracep->declBus(c+14965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 hw_wr_en", false,-1);
        tracep->declBus(c+14753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 data_cs", false,-1, 0,0);
        tracep->declBus(c+15076,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_6 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 sys_rst_n", false,-1);
        tracep->declBus(c+14966,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 hw_wr_en", false,-1);
        tracep->declBus(c+14754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 data_cs", false,-1, 0,0);
        tracep->declBus(c+15077,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5c_7 data_ns", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d sys_rst_n", false,-1);
        tracep->declBus(c+14967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d hw_wr_en", false,-1);
        tracep->declBus(c+14755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d data_cs", false,-1, 7,0);
        tracep->declBus(c+15078,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5d data_ns", false,-1, 7,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e PAR_DEFAULT_VALUE", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e sys_rst_n", false,-1);
        tracep->declBus(c+14968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e hw_wrdata", false,-1, 7,0);
        tracep->declBit(c+14952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e hw_wr_en", false,-1);
        tracep->declBus(c+14756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e rddata", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e data_cs", false,-1, 7,0);
        tracep->declBus(c+15079,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_5e data_ns", false,-1, 7,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 wrdata", false,-1, 0,0);
        tracep->declBit(c+14925,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 wr_en", false,-1);
        tracep->declBus(c+14976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 data_cs", false,-1, 0,0);
        tracep->declBus(c+15080,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rw_INST_60 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 wr_en", false,-1);
        tracep->declBit(c+14974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 hw_wr_en", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15081,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_61_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 sys_rst_n", false,-1);
        tracep->declBus(c+14976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 hw_wrdata", false,-1, 0,0);
        tracep->declBit(c+14974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 hw_wr_en", false,-1);
        tracep->declBus(c+14652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rhw_INST_62_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14931,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 wr_en", false,-1);
        tracep->declBit(c+10815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 hw_wr_en", false,-1);
        tracep->declBus(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+15004,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15004,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+10816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_27_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 wr_en", false,-1);
        tracep->declBit(c+14738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 hw_wr_en", false,-1);
        tracep->declBus(c+15083,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15084,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_28_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 wr_en", false,-1);
        tracep->declBit(c+14737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 hw_wr_en", false,-1);
        tracep->declBus(c+15085,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15086,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_29_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 wr_en", false,-1);
        tracep->declBit(c+14736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 hw_wr_en", false,-1);
        tracep->declBus(c+15087,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15088,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2a_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 PAR_DEFAULT_VALUE", false,-1, 0,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 sys_rst_n", false,-1);
        tracep->declBus(c+15036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 wrdata", false,-1, 0,0);
        tracep->declBit(c+14939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 wr_en", false,-1);
        tracep->declBit(c+14735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 hw_wr_en", false,-1);
        tracep->declBus(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 hw_wrdata", false,-1, 0,0);
        tracep->declBus(c+14721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 rddata", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 data_cs", false,-1, 0,0);
        tracep->declBus(c+15089,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2b_0 data_ns", false,-1, 0,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 PAR_BIT_WIDTH", false,-1, 31,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 PAR_DEFAULT_VALUE", false,-1, 3,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 sys_rst_n", false,-1);
        tracep->declBus(c+15090,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 wrdata", false,-1, 3,0);
        tracep->declBit(c+14947,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 wr_en", false,-1);
        tracep->declBit(c+15091,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 hw_wr_en", false,-1);
        tracep->declBus(c+15092,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 hw_wrdata", false,-1, 3,0);
        tracep->declBus(c+14747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 rddata", false,-1, 3,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+14747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 data_cs", false,-1, 3,0);
        tracep->declBus(c+15093,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST qf_rwhwsc_INST_2f_0 data_ns", false,-1, 3,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST PAR_FIFO_DEPTH_BITS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_rst_n", false,-1);
        tracep->declBus(c+14984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_wr_data", false,-1, 31,0);
        tracep->declBit(c+14985,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_wr_en", false,-1);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_rd_en", false,-1);
        tracep->declBus(c+14986,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_wr_byte", false,-1, 3,0);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_rd_data", false,-1, 31,0);
        tracep->declBit(c+14987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_empty_flag", false,-1);
        tracep->declBit(c+15094,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_empty_p1_flag", false,-1);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_full_flag", false,-1);
        tracep->declBit(c+15094,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_full_m1_flag", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15095,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_cnt_cs", false,-1, 1,0);
        tracep->declBus(c+15096,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_cnt_ns", false,-1, 1,0);
        tracep->declBus(c+15097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_wr_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15098,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_wr_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+15099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_rd_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15100,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST fifo_rd_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_clk", false,-1);
        tracep->declBit(c+15101,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_wr_en", false,-1);
        tracep->declBus(c+15097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15102,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_wr_data", false,-1, 7,0);
        tracep->declBus(c+15099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+11783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 rfm_rd_data", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11692+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_0 memory_data", true,(i+0), 7,0);}}
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_clk", false,-1);
        tracep->declBit(c+15103,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_wr_en", false,-1);
        tracep->declBus(c+15097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15104,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_wr_data", false,-1, 7,0);
        tracep->declBus(c+15099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+11784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 rfm_rd_data", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11694+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_1 memory_data", true,(i+0), 7,0);}}
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_clk", false,-1);
        tracep->declBit(c+15105,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_wr_en", false,-1);
        tracep->declBus(c+15097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15106,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_wr_data", false,-1, 7,0);
        tracep->declBus(c+15099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+11785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 rfm_rd_data", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11696+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_2 memory_data", true,(i+0), 7,0);}}
        tracep->declBus(c+24216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_clk", false,-1);
        tracep->declBit(c+15107,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_wr_en", false,-1);
        tracep->declBus(c+15097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_wr_data", false,-1, 7,0);
        tracep->declBus(c+15099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+11786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 rfm_rd_data", false,-1, 7,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11698+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrfu_INST fcbrfuwff_INST qf_rfm_INST_3 memory_data", true,(i+0), 7,0);}}
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_clk", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_mosi", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_cs_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spi_mode_en_bo", false,-1);
        tracep->declBus(c+14672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST frfu_sfr_rd_data", false,-1, 7,0);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST frfu_cwf_full", false,-1);
        tracep->declBit(c+14627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fmic_spi_master_en", false,-1);
        tracep->declBit(c+24570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_miso", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_miso_en", false,-1);
        tracep->declBus(c+14679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBit(c+14680,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_wr_en", false,-1);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_spis_on", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_rd_en", false,-1);
        tracep->declBus(c+14677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fssc_frfu_cwf_wr_en", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST PAR_DDY", false,-1, 0,0);
        tracep->declBus(c+15109,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST scc_stm_cs", false,-1, 2,0);
        tracep->declBus(c+16314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST scc_stm_ns", false,-1, 2,0);
        tracep->declBit(c+16212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST ssc_write_pending_p", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST ssc_addr", false,-1, 6,0);
        tracep->declBus(c+11581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST ssc_wr_data", false,-1, 7,0);
        tracep->declBit(c+11582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST ssc_wr_data_valid_nc", false,-1);
        tracep->declBit(c+24583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST ssc_rd_data_ack_nc", false,-1);
        tracep->declBit(c+15110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fifo_rd_en", false,-1);
        tracep->declBus(c+15111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fifo_rd_data", false,-1, 14,0);
        tracep->declBit(c+16315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fifo_empty_flag_rdclk", false,-1);
        tracep->declBit(c+16316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fifo_full_flag_wrclk_nc", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST fcb_spis_cs_n_qf", false,-1);
        tracep->declBus(c+24584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST frfu_sfr_rd_data_syncff1", false,-1, 7,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_rst_n", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_rst_n", false,-1);
        tracep->declBus(c+24134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_data", false,-1, 14,0);
        tracep->declBit(c+16212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_en", false,-1);
        tracep->declBit(c+15110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_en", false,-1);
        tracep->declBus(c+15111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_data", false,-1, 14,0);
        tracep->declBit(c+16315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_empty_flag_rdclk", false,-1);
        tracep->declBit(c+16316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_full_flag_wrclk", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+16213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_ptr_cs", false,-1, 1,0);
        tracep->declBus(c+16214,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_ptr_ns", false,-1, 1,0);
        tracep->declBus(c+15112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_ptr_cs", false,-1, 1,0);
        tracep->declBus(c+15113,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_ptr_ns", false,-1, 1,0);
        tracep->declBus(c+15114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_wr_ptr_rdclk", false,-1, 1,0);
        tracep->declBus(c+11583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST fifo_rd_ptr_wrclk", false,-1, 1,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST PAR_DFF_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST dest_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST dest_rst_n", false,-1);
        tracep->declBus(c+16213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST org_data", false,-1, 1,0);
        tracep->declBus(c+15114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST dest_data", false,-1, 1,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15115,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST dest_data_syncff1", false,-1, 1,0);
        tracep->declBus(c+15114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_w2r_INST dest_data_syncff2", false,-1, 1,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST PAR_DFF_WIDTH", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST dest_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST dest_rst_n", false,-1);
        tracep->declBus(c+15112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST org_data", false,-1, 1,0);
        tracep->declBus(c+11583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST dest_data", false,-1, 1,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+11584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST dest_data_syncff1", false,-1, 1,0);
        tracep->declBus(c+11583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_dff_r2w_INST dest_data_syncff2", false,-1, 1,0);
        tracep->declBus(c+24273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_clk", false,-1);
        tracep->declBit(c+16212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_wr_en", false,-1);
        tracep->declBus(c+16215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+24134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_wr_data", false,-1, 14,0);
        tracep->declBus(c+15116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+15111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST rfm_rd_data", false,-1, 14,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+24585+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST qf_aff2_INST qf_rfm_f_INST memory_data", true,(i+0), 14,0);}}
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave int_rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave SPI_SCLK", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave SPI_MOSI", false,-1);
        tracep->declBit(c+24570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave SPI_MISO", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave SPI_SS", false,-1);
        tracep->declBit(c+16212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave write_pending_p", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave addr", false,-1, 6,0);
        tracep->declBus(c+11581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave wr_data", false,-1, 7,0);
        tracep->declBit(c+11582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave wr_data_valid", false,-1);
        tracep->declBus(c+24584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave rd_data", false,-1, 7,0);
        tracep->declBit(c+24583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave rd_data_ack", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave WR", false,-1, 0,0);
        tracep->declBus(c+24390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave RD", false,-1, 0,0);
        tracep->declBus(c+24587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave shift_in", false,-1, 7,0);
        tracep->declBus(c+24588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave shift_out", false,-1, 7,0);
        tracep->declBus(c+24589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave bit_cnt", false,-1, 2,0);
        tracep->declBus(c+24590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave bit_cnt_neg", false,-1, 2,0);
        tracep->declBit(c+24591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave rcv_byte_valid", false,-1);
        tracep->declBit(c+24592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave addr_has_been_latched", false,-1);
        tracep->declBit(c+24593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave first_data_has_been_latched", false,-1);
        tracep->declBus(c+16211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave addr_reg", false,-1, 6,0);
        tracep->declBit(c+11585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave write_readn", false,-1);
        tracep->declBus(c+11581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave write_data_reg", false,-1, 7,0);
        tracep->declBit(c+11582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave wr_data_valid_reg", false,-1);
        tracep->declBit(c+16216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave write_pending", false,-1);
        tracep->declBit(c+24583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave rd_data_ack_reg", false,-1);
        tracep->declBit(c+16217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbssc_INST SPI_slave write_pending_temp", false,-1);
        tracep->declBus(c+24594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_FLASH_READ_CMD", false,-1, 7,0);
        tracep->declBus(c+24595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_FLASH_DEEP_PWR_EN", false,-1, 7,0);
        tracep->declBus(c+24596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_FLASH_DEEP_PWR_DIS", false,-1, 7,0);
        tracep->declBus(c+24597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_FLASH_PWR_UP_TIME", false,-1, 10,0);
        tracep->declBus(c+24598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_FLASH_TRES1_TIME", false,-1, 10,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_0", false,-1, 7,0);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_1", false,-1, 7,0);
        tracep->declBus(c+24574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_2", false,-1, 7,0);
        tracep->declBus(c+24594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_3", false,-1, 7,0);
        tracep->declBus(c+24600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_4", false,-1, 7,0);
        tracep->declBus(c+24601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_5", false,-1, 7,0);
        tracep->declBus(c+24602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_6", false,-1, 7,0);
        tracep->declBus(c+24603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_7", false,-1, 7,0);
        tracep->declBus(c+24604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_0_CFG", false,-1, 7,0);
        tracep->declBus(c+24605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_2_CFG", false,-1, 7,0);
        tracep->declBus(c+24599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_ADR_5_CFG", false,-1, 7,0);
        tracep->declBus(c+24601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_WR_CYC", false,-1, 7,0);
        tracep->declBus(c+24606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_READ_CYC", false,-1, 7,0);
        tracep->declBus(c+24574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_SPI_END_CYC", false,-1, 7,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_ckout_in", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spi_mode_en_bo", false,-1);
        tracep->declBit(c+14627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fmic_spi_master_en", false,-1);
        tracep->declBus(c+14670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_spim_baud_rate", false,-1, 7,0);
        tracep->declBit(c+14671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_sw2_spis", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_rc_clk_dis_cfg", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_miso", false,-1);
        tracep->declBus(c+14672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_sfr_rd_data", false,-1, 7,0);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_cwf_full", false,-1);
        tracep->declBus(c+24571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_spim_ckb_0", false,-1, 7,0);
        tracep->declBus(c+24572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_spim_ckb_1", false,-1, 7,0);
        tracep->declBus(c+24562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_spim_device_id", false,-1, 7,0);
        tracep->declBit(c+14717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fpmu_pmu_busy", false,-1);
        tracep->declBit(c+14733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fclp_clp_busy", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+14732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST ffsr_fsr_busy", false,-1);
        tracep->declBit(c+14667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_checksum_status", false,-1);
        tracep->declBit(c+14666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_checksum_enable", false,-1);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_wrd_cnt_b0", false,-1, 7,0);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_wrd_cnt_b1", false,-1, 7,0);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_wrd_cnt_b2", false,-1, 7,0);
        tracep->declBit(c+14668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST frfu_fsmc_pending_pd_req", false,-1);
        tracep->declBit(c+14758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_set_quad_pd", false,-1);
        tracep->declBit(c+14681,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_fmic_clr_spi_master_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_clr_rcclk_en", false,-1);
        tracep->declBit(c+14740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_set_pd", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_set_clp_pd", false,-1);
        tracep->declBit(c+14611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_mosi", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_mosi_en", false,-1);
        tracep->declBit(c+14612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_cs_n", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_cs_n_en", false,-1);
        tracep->declBit(c+14613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_ckout", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fcb_spim_ckout_en", false,-1);
        tracep->declBus(c+24575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_rd_addr", false,-1, 6,0);
        tracep->declBus(c+14687,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_wr_addr", false,-1, 6,0);
        tracep->declBit(c+14689,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_wr_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_rd_en", false,-1);
        tracep->declBus(c+14688,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_spim_on", false,-1);
        tracep->declBus(c+14684,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_cwf_wr_data", false,-1, 7,0);
        tracep->declBit(c+14685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_cwf_wr_en", false,-1);
        tracep->declBit(c+14682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_fmic_fsmc_busy", false,-1);
        tracep->declBit(c+14683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_fmic_seq_done", false,-1);
        tracep->declBit(c+14686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_frfu_set_fb_cfg_done", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15117,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_stm_ns", false,-1, 7,0);
        tracep->declBus(c+15119,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_return_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_return_stm_ns", false,-1, 7,0);
        tracep->declBus(c+15121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_return_x_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_return_x_stm_ns", false,-1, 7,0);
        tracep->declBit(c+15123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wb_inta_o_nc", false,-1);
        tracep->declBit(c+15124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST MOSI_OEn_o_nc", false,-1);
        tracep->declBit(c+15125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn1_o_nc", false,-1);
        tracep->declBit(c+15126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn2_o_nc", false,-1);
        tracep->declBit(c+15127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn3_o_nc", false,-1);
        tracep->declBit(c+15128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn4_o_nc", false,-1);
        tracep->declBit(c+15129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn5_o_nc", false,-1);
        tracep->declBit(c+15130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn6_o_nc", false,-1);
        tracep->declBit(c+15131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST SSn7_o_nc", false,-1);
        tracep->declBit(c+15132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST TIP_o", false,-1);
        tracep->declBus(c+15133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_addr_cs", false,-1, 2,0);
        tracep->declBus(c+15134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_wr_data_cs", false,-1, 7,0);
        tracep->declBit(c+15135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_we_cs", false,-1);
        tracep->declBit(c+15136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_stb_cs", false,-1);
        tracep->declBit(c+15137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_cyc_cs", false,-1);
        tracep->declBus(c+15138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_addr_ns", false,-1, 2,0);
        tracep->declBus(c+15139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_wr_data_ns", false,-1, 7,0);
        tracep->declBit(c+15140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_we_ns", false,-1);
        tracep->declBit(c+15141,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_stb_ns", false,-1);
        tracep->declBit(c+15142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbm_wbs_cyc_ns", false,-1);
        tracep->declBus(c+15143,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_address_cs", false,-1, 23,0);
        tracep->declBus(c+15144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_address_ns", false,-1, 23,0);
        tracep->declBus(c+15145,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_wr_data_cs", false,-1, 7,0);
        tracep->declBus(c+15146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_wr_data_ns", false,-1, 7,0);
        tracep->declBus(c+15147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_exp_data_cs", false,-1, 8,0);
        tracep->declBus(c+15148,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_exp_data_ns", false,-1, 8,0);
        tracep->declBus(c+15149,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_rd_cnt_cs", false,-1, 23,0);
        tracep->declBus(c+15150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spif_rd_cnt_ns", false,-1, 23,0);
        tracep->declBit(c+15151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST rfu_path_en_cs", false,-1);
        tracep->declBit(c+15152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST rfu_path_en_ns", false,-1);
        tracep->declBit(c+15153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST error_flag_cs", false,-1);
        tracep->declBit(c+15154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST error_flag_ns", false,-1);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_rd_data", false,-1, 7,0);
        tracep->declBus(c+15156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbs_wbm_rd_data", false,-1, 7,0);
        tracep->declBit(c+15157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST wbs_wbm_ack", false,-1);
        tracep->declBus(c+15158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_timer_cs", false,-1, 10,0);
        tracep->declBus(c+15159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_timer_ns", false,-1, 10,0);
        tracep->declBus(c+15160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_timer_ini_value", false,-1, 10,0);
        tracep->declBit(c+15161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_timer_timeout", false,-1);
        tracep->declBit(c+15162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_timer_kickoff", false,-1);
        tracep->declBit(c+15163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST Baud_rate_re_o", false,-1);
        tracep->declBit(c+15164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_clear_br_cnt", false,-1);
        tracep->declBus(c+15165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_cs_error_cnt_cs", false,-1, 2,0);
        tracep->declBus(c+15166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST smc_cs_error_cnt_ns", false,-1, 2,0);
        tracep->declBit(c+14683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_fmic_seq_done_cs", false,-1);
        tracep->declBit(c+15167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST fsmc_fmic_seq_done_ns", false,-1);
        tracep->declBit(c+15164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST smc_clear_br_cnt", false,-1);
        tracep->declBit(c+15163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST Baud_rate_re_o", false,-1);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_rd_data", false,-1, 7,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST Baud_Clk_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_rst_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST arst_i", false,-1);
        tracep->declBus(c+15133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_adr_i", false,-1, 2,0);
        tracep->declBus(c+15134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_dat_i", false,-1, 7,0);
        tracep->declBus(c+15156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_dat_o", false,-1, 7,0);
        tracep->declBit(c+15135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_we_i", false,-1);
        tracep->declBit(c+15136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_stb_i", false,-1);
        tracep->declBit(c+15137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_cyc_i", false,-1);
        tracep->declBit(c+15157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_ack_o", false,-1);
        tracep->declBit(c+15123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_inta_o", false,-1);
        tracep->declBit(c+15132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST TIP_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST test_mode_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST test_clk", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST MISO_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST MOSI_i", false,-1);
        tracep->declBit(c+14611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST MOSI_o", false,-1);
        tracep->declBit(c+15124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST MOSI_OEn_o", false,-1);
        tracep->declBit(c+14613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SCLK_o", false,-1);
        tracep->declBit(c+14612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn0_o", false,-1);
        tracep->declBit(c+15125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn1_o", false,-1);
        tracep->declBit(c+15126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn2_o", false,-1);
        tracep->declBit(c+15127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn3_o", false,-1);
        tracep->declBit(c+15128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn4_o", false,-1);
        tracep->declBit(c+15129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn5_o", false,-1);
        tracep->declBit(c+15130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn6_o", false,-1);
        tracep->declBit(c+15131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SSn7_o", false,-1);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST Baud_Clk", false,-1);
        tracep->declBit(c+15169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST CPHA", false,-1);
        tracep->declBit(c+15170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST CPOL", false,-1);
        tracep->declBit(c+24607,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST IRQ_preamble", false,-1);
        tracep->declBit(c+15171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST IRQ_read", false,-1);
        tracep->declBit(c+15172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST IRQ_write", false,-1);
        tracep->declBit(c+15173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST LSBFE", false,-1);
        tracep->declBit(c+15174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST BIDIROEn", false,-1);
        tracep->declBit(c+15175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPC0", false,-1);
        tracep->declBit(c+15176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPE", false,-1);
        tracep->declBus(c+15177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST divisor", false,-1, 15,0);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPI_Read_Data", false,-1, 7,0);
        tracep->declBus(c+15178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPI_Write_Data", false,-1, 7,0);
        tracep->declBus(c+15179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPI_CS_Reg", false,-1, 7,0);
        tracep->declBus(c+15180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST SPI_Bit_Ctrl", false,-1, 2,0);
        tracep->declBus(c+15181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST Ext_SPI_Clk_Cnt", false,-1, 2,0);
        tracep->declBit(c+15182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST Ext_SPI_Clk_En", false,-1);
        tracep->declBit(c+15157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_ack_i", false,-1);
        tracep->declBit(c+15183,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST wb_wacc", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST rst", false,-1);
        tracep->declBit(c+15184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST trnfer_cmplte", false,-1);
        tracep->declBit(c+15185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST start", false,-1);
        tracep->declBit(c+15186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST stop", false,-1);
        tracep->declBit(c+15187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST read", false,-1);
        tracep->declBit(c+15188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST write", false,-1);
        tracep->declBus(c+15133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register AD_i", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register CLK_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register RST_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register RST_SYNC_i", false,-1);
        tracep->declBit(c+15183,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register WR_i", false,-1);
        tracep->declBus(c+15134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Data_i", false,-1, 7,0);
        tracep->declBus(c+15156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Data_o", false,-1, 7,0);
        tracep->declBus(c+15177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Divisor_o", false,-1, 15,0);
        tracep->declBit(c+15176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPE_o", false,-1);
        tracep->declBit(c+15174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register BIDIROEn_o", false,-1);
        tracep->declBit(c+15175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPC0_o", false,-1);
        tracep->declBit(c+15170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register CPOL_o", false,-1);
        tracep->declBit(c+15169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register CPHA_o", false,-1);
        tracep->declBit(c+15173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register LSBFE_o", false,-1);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPI_Read_Data_i", false,-1, 7,0);
        tracep->declBus(c+15178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPI_Write_Data_o", false,-1, 7,0);
        tracep->declBus(c+15179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPI_CS_Reg_o", false,-1, 7,0);
        tracep->declBus(c+15180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPI_Bit_Ctrl_o", false,-1, 2,0);
        tracep->declBus(c+15181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Ext_SPI_Clk_Cnt_o", false,-1, 2,0);
        tracep->declBit(c+15182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Ext_SPI_Clk_En_o", false,-1);
        tracep->declBit(c+15171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register IRQ_read_i", false,-1);
        tracep->declBit(c+15172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register IRQ_write_i", false,-1);
        tracep->declBit(c+15123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register INTR_o", false,-1);
        tracep->declBit(c+15132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register TIP_o", false,-1);
        tracep->declBit(c+15184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register trnfer_cmplte_i", false,-1);
        tracep->declBit(c+15185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register start_o", false,-1);
        tracep->declBit(c+15186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register stop_o", false,-1);
        tracep->declBit(c+15187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register read_o", false,-1);
        tracep->declBit(c+15188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register write_o", false,-1);
        tracep->declBit(c+15189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPIE", false,-1);
        tracep->declBus(c+15190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPICR1", false,-1, 7,0);
        tracep->declBus(c+15177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register SPIBR", false,-1, 15,0);
        tracep->declBus(c+15178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register tx_reg", false,-1, 7,0);
        tracep->declBus(c+15180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register spi_ctrl_reg", false,-1, 2,0);
        tracep->declBus(c+15191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register spi_clk_cnt_reg", false,-1, 7,0);
        tracep->declBit(c+15182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register spi_clk_cnt_en", false,-1);
        tracep->declBus(c+15179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register ss_reg", false,-1, 7,0);
        tracep->declBit(c+15185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register cmd_reg0", false,-1);
        tracep->declBit(c+15186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register cmd_reg1", false,-1);
        tracep->declBus(c+15192,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register cmd_reg32", false,-1, 1,0);
        tracep->declBit(c+15193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register cmd_reg7", false,-1);
        tracep->declBit(c+15194,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_rd1", false,-1);
        tracep->declBit(c+15195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_rd2", false,-1);
        tracep->declBit(c+15196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_rd_pos", false,-1);
        tracep->declBit(c+15197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_wr1", false,-1);
        tracep->declBit(c+15198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_wr2", false,-1);
        tracep->declBit(c+15199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_wr_pos", false,-1);
        tracep->declBit(c+15193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register IACK", false,-1);
        tracep->declBit(c+15132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register TIP", false,-1);
        tracep->declBit(c+15200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register INTR_read", false,-1);
        tracep->declBit(c+15201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register INTR_write", false,-1);
        tracep->declBus(c+15156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register Data_out_r", false,-1, 7,0);
        tracep->declBit(c+15202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_rd_pos_x", false,-1);
        tracep->declBit(c+15203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST spi_register irq_wr_pos_x", false,-1);
        tracep->declBit(c+15164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des smc_clear_br_cnt", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_Clk_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des MOSI_i", false,-1);
        tracep->declBit(c+14611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des MOSI_o", false,-1);
        tracep->declBit(c+15124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des MOSI_OEn_o", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des MISO_i", false,-1);
        tracep->declBit(c+14613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SCK_o", false,-1);
        tracep->declBit(c+14612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn0_o", false,-1);
        tracep->declBit(c+15125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn1_o", false,-1);
        tracep->declBit(c+15126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn2_o", false,-1);
        tracep->declBit(c+15127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn3_o", false,-1);
        tracep->declBit(c+15128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn4_o", false,-1);
        tracep->declBit(c+15129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn5_o", false,-1);
        tracep->declBit(c+15130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn6_o", false,-1);
        tracep->declBit(c+15131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SSn7_o", false,-1);
        tracep->declBit(c+15163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_rate_re_o", false,-1);
        tracep->declBus(c+15177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Divisor_i", false,-1, 15,0);
        tracep->declBit(c+15176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPE_i", false,-1);
        tracep->declBit(c+15174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BIDIROEn_i", false,-1);
        tracep->declBit(c+15175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPC0_i", false,-1);
        tracep->declBit(c+15170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des CPOL_i", false,-1);
        tracep->declBit(c+15169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des CPHA_i", false,-1);
        tracep->declBit(c+15173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des LSBFE_i", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Bus_CLK_i", false,-1);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des RST_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des RST_SYNC_i", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des test_mode_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des test_clk", false,-1);
        tracep->declBit(c+15184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des trnfer_cmplte_o", false,-1);
        tracep->declBit(c+15185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des start_i", false,-1);
        tracep->declBit(c+15186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des stop_i", false,-1);
        tracep->declBit(c+15187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des read_i", false,-1);
        tracep->declBit(c+15188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des write_i", false,-1);
        tracep->declBus(c+15180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_Bit_Ctrl_i", false,-1, 2,0);
        tracep->declBus(c+15181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Ext_SPI_Clk_Cnt_i", false,-1, 2,0);
        tracep->declBit(c+15182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Ext_SPI_Clk_En_i", false,-1);
        tracep->declBus(c+15178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_Write_Data_i", false,-1, 7,0);
        tracep->declBus(c+15179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_CS_Reg_i", false,-1, 7,0);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_Read_Data_o", false,-1, 7,0);
        tracep->declBit(c+15171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des IRQ_read_o", false,-1);
        tracep->declBit(c+15172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des IRQ_write_o", false,-1);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_Clk_o", false,-1);
        tracep->declBus(c+15204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des FSM_spi_state", false,-1, 2,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des IDLE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_START_ST", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_STOP_ST", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_WR_ST", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des WR_DONE_IRQ_ST", false,-1, 31,0);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_RD_ST", false,-1, 31,0);
        tracep->declBus(c+24215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des RD_DONE_IRQ_ST", false,-1, 31,0);
        tracep->declBus(c+24384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_EXT_CLK_ST", false,-1, 31,0);
        tracep->declBus(c+15178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPIDR", false,-1, 7,0);
        tracep->declBit(c+15205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SS_bar", false,-1);
        tracep->declBus(c+15206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des bit_count", false,-1, 2,0);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_Rate", false,-1);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_Rate_int", false,-1);
        tracep->declBit(c+15207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des trnsfer_done", false,-1);
        tracep->declBus(c+15208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Shift_Reg", false,-1, 7,0);
        tracep->declBit(c+15171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des IRQ_read", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des clk_cntrl", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des MISO", false,-1);
        tracep->declBit(c+15209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des start", false,-1);
        tracep->declBit(c+15210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des stop", false,-1);
        tracep->declBus(c+16218,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_Read_Data", false,-1, 7,0);
        tracep->declBit(c+24609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_Rate_Clk", false,-1);
        tracep->declBit(c+15163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_rate_re", false,-1);
        tracep->declBit(c+15211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des Baud_rate_fe", false,-1);
        tracep->declBus(c+15155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SPI_Read_Data_latch", false,-1, 7,0);
        tracep->declBit(c+15212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des SCK_o_en", false,-1);
        tracep->declBit(c+15164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG smc_clear_br_cnt", false,-1);
        tracep->declBit(c+15211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Baud_rate_fe", false,-1);
        tracep->declBit(c+15163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Baud_rate_re", false,-1);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Baud_Rate_o", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Bus_Clk_i", false,-1);
        tracep->declBus(c+15177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Divisor_i", false,-1, 15,0);
        tracep->declBit(c+1287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG RST_i", false,-1);
        tracep->declBus(c+15213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG count16", false,-1, 16,0);
        tracep->declBus(c+15214,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG count16_ns", false,-1, 16,0);
        tracep->declBit(c+15168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG Baud_Rate_r", false,-1);
        tracep->declBus(c+15215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG half_div", false,-1, 16,0);
        tracep->declBus(c+15216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des BG divisor_int", false,-1, 16,0);
        tracep->declBit(c+15217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des ql_clkgate_x4_spim_clk clk_in", false,-1);
        tracep->declBit(c+15212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des ql_clkgate_x4_spim_clk en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des ql_clkgate_x4_spim_clk se", false,-1);
        tracep->declBit(c+14613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbsmc_INST spi_master_top_INST ser_des ql_clkgate_x4_spim_clk clk_out", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fpif_frwf_pif_on", false,-1);
        tracep->declQuad(c+10811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fpif_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fpif_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+1297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST fpif_frwf_crf_rd_en", false,-1);
        tracep->declBit(c+24576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST faps_frwf_apb_on", false,-1);
        tracep->declQuad(c+1299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST faps_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST faps_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+10813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST faps_frwf_crf_rd_en", false,-1);
        tracep->declBus(c+14672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frfu_sfr_rd_data", false,-1, 7,0);
        tracep->declBit(c+14630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frfu_cwf_full", false,-1);
        tracep->declBit(c+14665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frfu_frwf_crf_wr_en", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frfu_frwf_crf_wr_data", false,-1, 31,0);
        tracep->declBit(c+10814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_ff0_of", false,-1);
        tracep->declBit(c+14699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_wff_full", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_wff_full_m1", false,-1);
        tracep->declBit(c+14690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_crf_empty", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_crf_empty_p1", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_crf_rd_data", false,-1, 31,0);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_wr_addr", false,-1, 6,0);
        tracep->declBus(c+14695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_rd_addr", false,-1, 6,0);
        tracep->declBit(c+14698,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_wr_en", false,-1);
        tracep->declBit(c+14696,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_rd_en", false,-1);
        tracep->declBus(c+14697,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_wr_data", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_frwf_on", false,-1);
        tracep->declBus(c+14693,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_cwf_wr_data", false,-1, 31,0);
        tracep->declBit(c+14694,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_cwf_wr_en", false,-1);
        tracep->declBit(c+14692,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_crf_full", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_crf_full_m1", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15218,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST rfw_stm_cs", false,-1, 2,0);
        tracep->declBus(c+15219,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST rfw_stm_ns", false,-1, 2,0);
        tracep->declBit(c+15220,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST wff_empty", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST wff_empty_p1", false,-1);
        tracep->declQuad(c+15221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST frwf_frfu_cwf_wr_data_temp", false,-1, 39,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 PAR_FIFO_DEPTH_BITS", false,-1, 31,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_rst_n", false,-1);
        tracep->declQuad(c+10817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_wr_data", false,-1, 39,0);
        tracep->declBit(c+1302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_wr_en", false,-1);
        tracep->declBit(c+15223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_rd_en", false,-1);
        tracep->declQuad(c+15221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_rd_data", false,-1, 39,0);
        tracep->declBit(c+15220,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_empty_flag", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_empty_p1_flag", false,-1);
        tracep->declBit(c+14699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_full_flag", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_full_m1_flag", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_cnt_cs", false,-1, 1,0);
        tracep->declBus(c+10819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_cnt_ns", false,-1, 1,0);
        tracep->declBus(c+15225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_wr_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+10820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_wr_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+15226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_rd_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 fifo_rd_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+24610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_clk", false,-1);
        tracep->declBit(c+1302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_en", false,-1);
        tracep->declBus(c+15225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_addr", false,-1, 0,0);
        tracep->declQuad(c+10817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_data", false,-1, 39,0);
        tracep->declBus(c+15226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_rd_addr", false,-1, 0,0);
        tracep->declQuad(c+15221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST rfm_rd_data", false,-1, 39,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declQuad(c+11700+i*2,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_0 qf_rfm_INST memory_data", true,(i+0), 39,0);}}
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 PAR_FIFO_DEPTH_BITS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_rst_n", false,-1);
        tracep->declBus(c+15228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_wr_data", false,-1, 31,0);
        tracep->declBit(c+15229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_wr_en", false,-1);
        tracep->declBit(c+1303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_rd_en", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_rd_data", false,-1, 31,0);
        tracep->declBit(c+14690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_empty_flag", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_empty_p1_flag", false,-1);
        tracep->declBit(c+14692,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_full_flag", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_full_m1_flag", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_cnt_cs", false,-1, 1,0);
        tracep->declBus(c+10821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_cnt_ns", false,-1, 1,0);
        tracep->declBus(c+15231,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_wr_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15232,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_wr_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+15233,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_rd_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+10822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 fifo_rd_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_clk", false,-1);
        tracep->declBit(c+15229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_en", false,-1);
        tracep->declBus(c+15231,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_data", false,-1, 31,0);
        tracep->declBus(c+15233,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST rfm_rd_data", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11704+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbrwf_INST qf_sff_INST_1 qf_rfm_INST memory_data", true,(i+0), 31,0);}}
        tracep->declBus(c+24567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_QLFCB_6BIT_125NS", false,-1, 5,0);
        tracep->declBus(c+24568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_QLFCB_6BIT_250NS", false,-1, 5,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_sys_rst_n", false,-1);
        tracep->declBus(c+14648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_iso_en_sd_0", false,-1, 7,0);
        tracep->declBus(c+14649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_iso_en_sd_1", false,-1, 7,0);
        tracep->declBus(c+14650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pi_pwr_sd_0", false,-1, 7,0);
        tracep->declBus(c+14651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pi_pwr_sd_1", false,-1, 7,0);
        tracep->declBus(c+14656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_clkdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_clkdis_sd_1", false,-1, 7,0);
        tracep->declBus(c+14662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_srdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_srdis_sd_1", false,-1, 7,0);
        tracep->declBus(c+14659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_pwrdis_sd_0", false,-1, 7,0);
        tracep->declBus(c+14660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_pwrdis_sd_1", false,-1, 7,0);
        tracep->declBit(c+14655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_clkdis_ifx_sd", false,-1);
        tracep->declBit(c+14661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_srdis_ifx_sd", false,-1);
        tracep->declBit(c+14658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_vlp_pwrdis_ifx_sd", false,-1);
        tracep->declBit(c+14652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pmu_mux_sel_sd", false,-1);
        tracep->declBus(c+14654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pmu_timer_ccnt", false,-1, 7,0);
        tracep->declBus(c+14653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pmu_pwr_gate_ccnt", false,-1, 5,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+14742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_cfg_done", false,-1);
        tracep->declBit(c+14743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_clr_cfg_done", false,-1);
        tracep->declBus(c+14748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_quad_cfg_b0", false,-1, 7,0);
        tracep->declBus(c+14749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_quad_cfg_b1", false,-1, 7,0);
        tracep->declBus(c+14747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pmu_chip_cmd", false,-1, 3,0);
        tracep->declBit(c+14746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_pmu_chip_cmd", false,-1);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pmu_time_ctl", false,-1, 1,0);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_fb_cfg_done", false,-1);
        tracep->declBit(c+14751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_fb_iso_enb_sd", false,-1);
        tracep->declBit(c+14752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_pwr_gate_sd", false,-1);
        tracep->declBit(c+14753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_ifx_sd", false,-1);
        tracep->declBit(c+14754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_set_por_sd", false,-1);
        tracep->declBus(c+14755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_sd_0", false,-1, 7,0);
        tracep->declBus(c+14756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_sd_1", false,-1, 7,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_fb_default_on_bo", false,-1);
        tracep->declBit(c+14745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_clr_pmu_chip_cmd", false,-1);
        tracep->declBit(c+14750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_clr_quads", false,-1);
        tracep->declBus(c+14536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_iso_en", false,-1, 15,0);
        tracep->declBus(c+14537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pi_pwr", false,-1, 15,0);
        tracep->declBus(c+14538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+14540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis_ifx", false,-1);
        tracep->declBus(c+14542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBit(c+14551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_set_por", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pwr_gate", false,-1);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog_ifx", false,-1);
        tracep->declBus(c+14534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog", false,-1, 15,0);
        tracep->declBit(c+14744,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_clr_cfg_done", false,-1);
        tracep->declBus(c+14701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_00", false,-1, 1,0);
        tracep->declBus(c+14702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_01", false,-1, 1,0);
        tracep->declBus(c+14703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_02", false,-1, 1,0);
        tracep->declBus(c+14704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_03", false,-1, 1,0);
        tracep->declBus(c+14705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_10", false,-1, 1,0);
        tracep->declBus(c+14706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_11", false,-1, 1,0);
        tracep->declBus(c+14707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_12", false,-1, 1,0);
        tracep->declBus(c+14708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_13", false,-1, 1,0);
        tracep->declBus(c+14709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_20", false,-1, 1,0);
        tracep->declBus(c+14710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_21", false,-1, 1,0);
        tracep->declBus(c+14711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_22", false,-1, 1,0);
        tracep->declBus(c+14712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_23", false,-1, 1,0);
        tracep->declBus(c+14713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_30", false,-1, 1,0);
        tracep->declBus(c+14714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_31", false,-1, 1,0);
        tracep->declBus(c+14715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_32", false,-1, 1,0);
        tracep->declBus(c+14716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pw_sta_33", false,-1, 1,0);
        tracep->declBus(c+14741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_chip_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_pmu_busy", false,-1);
        tracep->declBit(c+14759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBit(c+14717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fpmu_pmu_busy", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_IDLE", false,-1, 3,0);
        tracep->declBus(c+24561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_CLPD", false,-1, 3,0);
        tracep->declBus(c+24611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_CLVLP", false,-1, 3,0);
        tracep->declBus(c+24612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_CLWU0", false,-1, 3,0);
        tracep->declBus(c+24613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_CLWU1", false,-1, 3,0);
        tracep->declBus(c+24614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_QLPD", false,-1, 3,0);
        tracep->declBus(c+24615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_QLVLP", false,-1, 3,0);
        tracep->declBus(c+24616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_QLVLPWU", false,-1, 3,0);
        tracep->declBus(c+24617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST PAR_PMU_CMD_QLPDWU", false,-1, 3,0);
        tracep->declBus(c+15234,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15235,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_stm_ns", false,-1, 7,0);
        tracep->declBus(c+15236,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_return_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15237,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_return_stm_ns", false,-1, 7,0);
        tracep->declBus(c+24618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_return_x_stm_cs", false,-1, 7,0);
        tracep->declBus(c+24619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_return_x_stm_ns", false,-1, 7,0);
        tracep->declBus(c+15238,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_cfg_stm_cs", false,-1, 4,0);
        tracep->declBus(c+15239,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_cfg_stm_ns", false,-1, 4,0);
        tracep->declBus(c+15240,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_iso_en_cs", false,-1, 15,0);
        tracep->declBus(c+15241,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pi_pwr_cs", false,-1, 15,0);
        tracep->declBus(c+15242,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis_cs", false,-1, 15,0);
        tracep->declBit(c+15243,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis_ifx_cs", false,-1);
        tracep->declBus(c+15244,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis_cs", false,-1, 15,0);
        tracep->declBit(c+15245,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis_ifx_cs", false,-1);
        tracep->declBus(c+15246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis_cs", false,-1, 15,0);
        tracep->declBit(c+15247,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis_ifx_cs", false,-1);
        tracep->declBit(c+15248,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_set_por_cs", false,-1);
        tracep->declBit(c+15249,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_fb_iso_enb_cs", false,-1);
        tracep->declBit(c+15250,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pwr_gate_cs", false,-1);
        tracep->declBit(c+15251,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog_ifx_cs", false,-1);
        tracep->declBus(c+15252,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog_cs", false,-1, 15,0);
        tracep->declBus(c+15253,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_iso_en_ns", false,-1, 15,0);
        tracep->declBus(c+15254,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pi_pwr_ns", false,-1, 15,0);
        tracep->declBus(c+15255,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis_ns", false,-1, 15,0);
        tracep->declBit(c+15256,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_clkdis_ifx_ns", false,-1);
        tracep->declBus(c+15257,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis_ns", false,-1, 15,0);
        tracep->declBit(c+15258,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_srdis_ifx_ns", false,-1);
        tracep->declBus(c+15259,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis_ns", false,-1, 15,0);
        tracep->declBit(c+15260,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_vlp_pwrdis_ifx_ns", false,-1);
        tracep->declBit(c+15261,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_set_por_ns", false,-1);
        tracep->declBit(c+15262,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_fb_iso_enb_ns", false,-1);
        tracep->declBit(c+15263,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_pwr_gate_ns", false,-1);
        tracep->declBit(c+15264,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog_ifx_ns", false,-1);
        tracep->declBus(c+15265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST fcb_prog_ns", false,-1, 15,0);
        tracep->declBus(c+15266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_iso_en", false,-1, 15,0);
        tracep->declBus(c+15267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_pi_pwr", false,-1, 15,0);
        tracep->declBus(c+15268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+15269,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+15270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+15271,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_srdis_ifx", false,-1);
        tracep->declBus(c+15272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+15273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBit(c+15274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_set_por", false,-1);
        tracep->declBit(c+15275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+15276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_pwr_gate", false,-1);
        tracep->declBit(c+15277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_prog_ifx", false,-1);
        tracep->declBus(c+15278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_fcb_prog", false,-1, 15,0);
        tracep->declBus(c+15279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_iso_en", false,-1, 15,0);
        tracep->declBus(c+15280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_pi_pwr", false,-1, 15,0);
        tracep->declBus(c+15281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+15282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+15283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+15284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_srdis_ifx", false,-1);
        tracep->declBus(c+15285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+15286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBit(c+15287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_set_por", false,-1);
        tracep->declBit(c+15288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+15289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_pwr_gate", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_prog_ifx", false,-1);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_fcb_prog", false,-1, 15,0);
        tracep->declBit(c+15290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_cfg_done_cs", false,-1);
        tracep->declBit(c+15291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_pmu_chip_cmd_cs", false,-1);
        tracep->declBit(c+24620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_cfg_done_ns", false,-1);
        tracep->declBit(c+24621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST frfu_fpmu_prog_pmu_chip_cmd_ns", false,-1);
        tracep->declBus(c+15292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_status_0_cs", false,-1, 15,0);
        tracep->declBus(c+15293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_status_1_cs", false,-1, 15,0);
        tracep->declBus(c+15294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_status_0_ns", false,-1, 15,0);
        tracep->declBus(c+15295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_status_1_ns", false,-1, 15,0);
        tracep->declBus(c+15296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_quad_status_0", false,-1, 15,0);
        tracep->declBus(c+15297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_quad_status_1", false,-1, 15,0);
        tracep->declBus(c+15298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_quad_status_0", false,-1, 15,0);
        tracep->declBus(c+15299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clr_quad_status_1", false,-1, 15,0);
        tracep->declBus(c+15300,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_vlp_en", false,-1, 15,0);
        tracep->declBus(c+15301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_pd_en", false,-1, 15,0);
        tracep->declBus(c+15302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_vlp_wu", false,-1, 15,0);
        tracep->declBus(c+15303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_pd_wu", false,-1, 15,0);
        tracep->declBus(c+15304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quad_cfg", false,-1, 15,0);
        tracep->declBus(c+14741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_pw_sta_cs", false,-1, 1,0);
        tracep->declBus(c+15305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_pw_sta_ns", false,-1, 1,0);
        tracep->declBit(c+15306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_vlp_chip_pw_sta", false,-1);
        tracep->declBit(c+15307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_pd_chip_pw_sta", false,-1);
        tracep->declBit(c+15308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST set_idle_chip_pw_sta", false,-1);
        tracep->declBit(c+15309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST kickoff_clvlp", false,-1);
        tracep->declBit(c+15310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST kickoff_clpd", false,-1);
        tracep->declBit(c+15311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST kickoff_clvlpwu", false,-1);
        tracep->declBit(c+15312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST kickoff_clpdwu", false,-1);
        tracep->declBus(c+15313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_quad_vlp_en", false,-1, 15,0);
        tracep->declBus(c+15314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_quad_pd_en", false,-1, 15,0);
        tracep->declBus(c+15315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_quad_vlp_wu", false,-1, 15,0);
        tracep->declBus(c+15316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_quad_pd_wu", false,-1, 15,0);
        tracep->declBus(c+15317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_stm_quad_cs", false,-1, 15,0);
        tracep->declBus(c+15318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_stm_quad_ns", false,-1, 15,0);
        tracep->declBus(c+15319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_index_cnt_cs", false,-1, 3,0);
        tracep->declBus(c+15320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_index_cnt_ns", false,-1, 3,0);
        tracep->declBit(c+15321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_level_vlp_en_cs", false,-1);
        tracep->declBit(c+15322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST chip_level_vlp_en_ns", false,-1);
        tracep->declBus(c+15323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_timer_cs", false,-1, 7,0);
        tracep->declBus(c+15324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_timer_ns", false,-1, 7,0);
        tracep->declBit(c+15325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_timer_kickoff", false,-1);
        tracep->declBus(c+15326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_timer_ini_value", false,-1, 7,0);
        tracep->declBit(c+15327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_timer_timeout", false,-1);
        tracep->declBus(c+15328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST timer_125ns_value", false,-1, 7,0);
        tracep->declBus(c+15329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST timer_250ns_value", false,-1, 7,0);
        tracep->declBit(c+15330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST partial_cfg_kickoff", false,-1);
        tracep->declBit(c+15331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST full_cfg_kickoff", false,-1);
        tracep->declBit(c+15332,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST full_cfg_kickoff_dly1cyc", false,-1);
        tracep->declBit(c+15333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_set_fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+15334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_clr_fcb_prog_ifx", false,-1);
        tracep->declBus(c+15335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_clr_fcb_prog", false,-1, 15,0);
        tracep->declBus(c+15336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_clr_fcb_iso_en", false,-1, 15,0);
        tracep->declBus(c+15337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST quads_at_idle_state", false,-1, 15,0);
        tracep->declBit(c+15338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_timer_kickoff", false,-1);
        tracep->declBus(c+15339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_timer_ini_value", false,-1, 7,0);
        tracep->declBit(c+15340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_partial_mode_cs", false,-1);
        tracep->declBit(c+15341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_partial_mode_ns", false,-1);
        tracep->declBit(c+15342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST clear_cfg_kickoff", false,-1);
        tracep->declBus(c+15343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_prog_cnt_cs", false,-1, 3,0);
        tracep->declBus(c+15344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_prog_cnt_ns", false,-1, 3,0);
        tracep->declBus(c+15345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_set_fcb_prog", false,-1, 15,0);
        tracep->declBus(c+15346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_set_fcb_iso_en", false,-1, 15,0);
        tracep->declBit(c+15347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_clr_fcb_fb_iso_enb", false,-1);
        tracep->declBit(c+15348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST cfg_set_fcb_prog_ifx", false,-1);
        tracep->declBit(c+15349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_clpd_ing_cs", false,-1);
        tracep->declBit(c+15350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpmu_INST pmu_clpd_ing_ns", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+1279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldi", false,-1);
        tracep->declBus(c+1280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_di_l", false,-1, 3,0);
        tracep->declBus(c+1281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_di_h", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_8b_mode_bo", false,-1);
        tracep->declBit(c+14699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST frwf_wff_full", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST frwf_wff_full_m1", false,-1);
        tracep->declBit(c+14690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST frwf_crf_empty", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST frwf_crf_empty_p1", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST frwf_crf_rd_data", false,-1, 31,0);
        tracep->declBit(c+1277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo_en", false,-1);
        tracep->declBus(c+1275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l", false,-1, 3,0);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l_en", false,-1);
        tracep->declBus(c+1276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h_en", false,-1);
        tracep->declBit(c+24558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_pif_on", false,-1);
        tracep->declQuad(c+10811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+1297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_crf_rd_en", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_wr_stm_cs", false,-1, 4,0);
        tracep->declBus(c+1304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_wr_stm_ns", false,-1, 4,0);
        tracep->declBus(c+15352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_rd_stm_cs", false,-1, 4,0);
        tracep->declBus(c+1305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_rd_stm_ns", false,-1, 4,0);
        tracep->declBit(c+24622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo_cs", false,-1);
        tracep->declBit(c+24623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo_en_cs", false,-1);
        tracep->declBus(c+24624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l_cs", false,-1, 3,0);
        tracep->declBit(c+24625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l_en_cs", false,-1);
        tracep->declBus(c+24626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h_cs", false,-1, 3,0);
        tracep->declBit(c+24627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h_en_cs", false,-1);
        tracep->declBit(c+24628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_pif_on_cs", false,-1);
        tracep->declBit(c+24629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo_ns", false,-1);
        tracep->declBit(c+24630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_vldo_en_ns", false,-1);
        tracep->declBus(c+24631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l_ns", false,-1, 3,0);
        tracep->declBit(c+24632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_l_en_ns", false,-1);
        tracep->declBus(c+24633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h_ns", false,-1, 3,0);
        tracep->declBit(c+24634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fcb_pif_do_h_en_ns", false,-1);
        tracep->declBit(c+24635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST fpif_frwf_pif_on_ns", false,-1);
        tracep->declBus(c+15353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_h_cs", false,-1, 3,0);
        tracep->declBus(c+1306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_h_ns", false,-1, 3,0);
        tracep->declBit(c+1307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_h_wr_en", false,-1);
        tracep->declBus(c+15354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_l_cs", false,-1, 3,0);
        tracep->declBus(c+1308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_l_ns", false,-1, 3,0);
        tracep->declBit(c+1309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_l_wr_en", false,-1);
        tracep->declBus(c+15355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_h_cs", false,-1, 3,0);
        tracep->declBus(c+15356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_l_cs", false,-1, 3,0);
        tracep->declBus(c+15357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_h_cs", false,-1, 3,0);
        tracep->declBus(c+15358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_l_cs", false,-1, 3,0);
        tracep->declBus(c+15359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_h_cs", false,-1, 3,0);
        tracep->declBus(c+15360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_l_cs", false,-1, 3,0);
        tracep->declBus(c+15361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b3_h_cs", false,-1, 3,0);
        tracep->declBus(c+1310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_h_ns", false,-1, 3,0);
        tracep->declBus(c+1311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_l_ns", false,-1, 3,0);
        tracep->declBus(c+1312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_h_ns", false,-1, 3,0);
        tracep->declBus(c+1313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_l_ns", false,-1, 3,0);
        tracep->declBus(c+1314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_h_ns", false,-1, 3,0);
        tracep->declBus(c+1315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_l_ns", false,-1, 3,0);
        tracep->declBus(c+1316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b3_h_ns", false,-1, 3,0);
        tracep->declBit(c+1317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_h_wr_en", false,-1);
        tracep->declBit(c+1318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b0_l_wr_en", false,-1);
        tracep->declBit(c+1319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_h_wr_en", false,-1);
        tracep->declBit(c+1320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b1_l_wr_en", false,-1);
        tracep->declBit(c+1321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_h_wr_en", false,-1);
        tracep->declBit(c+1322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b2_l_wr_en", false,-1);
        tracep->declBit(c+1323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_data_b3_h_wr_en", false,-1);
        tracep->declBit(c+1324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_addr_inc", false,-1);
        tracep->declBus(c+1325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbpif_INST pif_do_mux", false,-1, 2,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_spis_clk", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_spis_cs_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_spi_mode_en_bo", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_pif_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_pif_8b_mode_bo", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_spi_master_en", false,-1);
        tracep->declBit(c+14681,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fsmc_fmic_clr_spi_master_en", false,-1);
        tracep->declBit(c+14645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_done_op_mask_n", false,-1);
        tracep->declBit(c+14732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST ffsr_fmic_fsr_busy", false,-1);
        tracep->declBit(c+14717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fpmu_fmic_pmu_busy", false,-1);
        tracep->declBus(c+14646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_io_sv_180", false,-1, 3,0);
        tracep->declBit(c+14682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fsmc_fmic_fsmc_busy", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_fb_cfg_done", false,-1);
        tracep->declBit(c+14647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_vlp_pin_en", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_fb_cfg_done", false,-1);
        tracep->declBit(c+14733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fclp_clp_busy", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fpmu_pmu_chip_vlp_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fpmu_pmu_chip_vlp_wu_en", false,-1);
        tracep->declBus(c+14739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fclp_frfu_clp_pw_sta", false,-1, 1,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fclp_clp_vlp_wu_en", false,-1);
        tracep->declBit(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fclp_clp_vlp_en", false,-1);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBit(c+14683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fsmc_fmic_seq_done", false,-1);
        tracep->declBit(c+14726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fmic_frfu_set_rc_clk_en", false,-1);
        tracep->declBit(c+14725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fmic_frfu_set_pmu_chip_wu_en", false,-1);
        tracep->declBit(c+14724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fmic_frfu_set_pmu_chip_vlp_en", false,-1);
        tracep->declBit(c+14627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fmic_spi_master_en", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_cfg_done", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_cfg_done_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_sysclk_en", false,-1);
        tracep->declBus(c+14646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_io_sv_180", false,-1, 3,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST PAR_DDY", false,-1, 0,0);
        tracep->declBus(c+15362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST mic_vlp_stm_cs", false,-1, 3,0);
        tracep->declBus(c+15363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST mic_vlp_stm_ns", false,-1, 3,0);
        tracep->declBit(c+15364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_spi_master_en_syncff1", false,-1);
        tracep->declBit(c+15365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fsmc_fmic_clr_spi_master_en_latch", false,-1);
        tracep->declBit(c+15366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly1", false,-1);
        tracep->declBit(c+15367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly2", false,-1);
        tracep->declBit(c+15368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly3", false,-1);
        tracep->declBit(c+15369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly4", false,-1);
        tracep->declBit(c+15370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly5", false,-1);
        tracep->declBit(c+15371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly6", false,-1);
        tracep->declBit(c+15372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly7", false,-1);
        tracep->declBit(c+15373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST frfu_fmic_rc_clk_en_dly8", false,-1);
        tracep->declBit(c+14726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fmic_frfu_set_rc_clk_en_cs", false,-1);
        tracep->declBit(c+15374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_dly1", false,-1);
        tracep->declBit(c+15375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_dly2", false,-1);
        tracep->declBit(c+15376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_dly3", false,-1);
        tracep->declBit(c+15377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_0", false,-1);
        tracep->declBit(c+15378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_1", false,-1);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbmic_INST fcb_vlp_temp", false,-1);
        tracep->declBus(c+24507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST PAR_RAMFIFO_CFG", false,-1, 15,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_sys_stm", false,-1);
        tracep->declBus(c+137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_bl_dout", false,-1, 31,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_prdata_0", false,-1, 17,0);
        tracep->declBus(c+24569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_prdata_1", false,-1, 17,0);
        tracep->declBus(c+14636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_fb_cfg_cmd", false,-1, 7,0);
        tracep->declBit(c+14637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_fb_cfg_kickoff", false,-1);
        tracep->declBus(c+14638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_cfg_0", false,-1, 7,0);
        tracep->declBus(c+14639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_cfg_1", false,-1, 7,0);
        tracep->declBus(c+14674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wrd_cnt_b0", false,-1, 7,0);
        tracep->declBus(c+14675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wrd_cnt_b1", false,-1, 7,0);
        tracep->declBus(c+14676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wrd_cnt_b2", false,-1, 7,0);
        tracep->declBus(c+14632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_bl_cnt_l", false,-1, 7,0);
        tracep->declBus(c+14631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_bl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wl_cnt_l", false,-1, 7,0);
        tracep->declBus(c+14643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wl_cnt_h", false,-1, 7,0);
        tracep->declBus(c+14635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_col_cnt", false,-1, 7,0);
        tracep->declBus(c+24306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_size_b0", false,-1, 7,0);
        tracep->declBus(c+24574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_size_b1", false,-1, 7,0);
        tracep->declBus(c+24573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_data_width", false,-1, 7,0);
        tracep->declBus(c+14633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_cfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_rcfg_wrp_ccnt", false,-1, 3,0);
        tracep->declBus(c+14628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_bl_pw_cfg_0", false,-1, 7,0);
        tracep->declBus(c+14629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_bl_pw_cfg_1", false,-1, 7,0);
        tracep->declBus(c+14673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wl_pw_cfg", false,-1, 7,0);
        tracep->declBit(c+14640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_rfifo_rd_en", false,-1);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wfifo_wdata", false,-1, 31,0);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wfifo_wr_en", false,-1);
        tracep->declBus(c+14723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wlblclk_cfg", false,-1, 1,0);
        tracep->declBus(c+14761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_blclk_sut", false,-1, 1,0);
        tracep->declBus(c+14762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wlclk_sut", false,-1, 1,0);
        tracep->declBus(c+14763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wlen_sut", false,-1, 1,0);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_blclk", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_re", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we_int", false,-1);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_pchg_b", false,-1);
        tracep->declBus(c+11778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_bl_din", false,-1, 31,0);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_cload_din_sel", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_din_slc_tb_int", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_din_int_l_only", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_din_int_r_only", false,-1);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_bl_pwrgate", false,-1, 15,0);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wlclk", false,-1);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_resetb", false,-1);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en", false,-1);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel", false,-1, 15,0);
        tracep->declBus(c+14531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_cload_sel", false,-1, 2,0);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_pwrgate", false,-1, 7,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_din", false,-1, 5,0);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_int_din_sel", false,-1);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel_tb_int", false,-1);
        tracep->declBus(c+14616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_paddr", false,-1, 11,0);
        tracep->declBus(c+14617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_psel", false,-1, 7,0);
        tracep->declBit(c+14618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_penable", false,-1);
        tracep->declBit(c+14619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_pwrite", false,-1);
        tracep->declBus(c+11782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_pwdata", false,-1, 17,0);
        tracep->declBit(c+14620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_ramfifo_sel", false,-1);
        tracep->declBit(c+24133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_mclk", false,-1);
        tracep->declBit(c+14727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_clr_fb_cfg_kickoff", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_rfifo_rdata", false,-1, 31,0);
        tracep->declBit(c+14728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_rfifo_empty", false,-1);
        tracep->declBit(c+14729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_rfifo_empty_p1", false,-1);
        tracep->declBit(c+14730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_wfifo_full", false,-1);
        tracep->declBit(c+14731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_frfu_wfifo_full_m1", false,-1);
        tracep->declBit(c+14732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ffsr_fsr_busy", false,-1);
        tracep->declBit(c+14621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_rst", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_stm_cs", false,-1, 7,0);
        tracep->declBus(c+15380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_stm_ns", false,-1, 7,0);
        tracep->declBus(c+24636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_return_stm_cs", false,-1, 7,0);
        tracep->declBus(c+24637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_return_stm_ns", false,-1, 7,0);
        tracep->declBus(c+15381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_timer_cs", false,-1, 7,0);
        tracep->declBus(c+15382,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_timer_ns", false,-1, 7,0);
        tracep->declBit(c+15383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_timer_kickoff", false,-1);
        tracep->declBus(c+15384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_timer_ini_value", false,-1, 7,0);
        tracep->declBit(c+15385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fsr_timer_timeout", false,-1);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_blclk_cs", false,-1);
        tracep->declBit(c+16317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_re_cs", false,-1);
        tracep->declBit(c+24135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_re_cs_dly1cyc", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we_cs", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we_int_cs", false,-1);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_pchg_b_cs", false,-1);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_cload_din_sel_cs", false,-1);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_bl_pwrgate_cs", false,-1, 15,0);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wlclk_cs", false,-1);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_resetb_cs", false,-1);
        tracep->declBit(c+15386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en_cs", false,-1);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel_cs", false,-1, 15,0);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_pwrgate_cs", false,-1, 7,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_din_cs", false,-1, 5,0);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_int_din_sel_cs", false,-1);
        tracep->declBus(c+24638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_prog_cs", false,-1, 15,0);
        tracep->declBit(c+24639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_prog_ifx_cs", false,-1);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel_tb_int_cs", false,-1);
        tracep->declBus(c+14616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_paddr_cs", false,-1, 11,0);
        tracep->declBus(c+14617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_psel_cs", false,-1, 7,0);
        tracep->declBit(c+14618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_penable_cs", false,-1);
        tracep->declBit(c+14619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_pwrite_cs", false,-1);
        tracep->declBit(c+14620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_ramfifo_sel_cs", false,-1);
        tracep->declBit(c+14621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_rst_cs", false,-1);
        tracep->declBit(c+15387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_tb_rst_cs", false,-1);
        tracep->declBit(c+15388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_lr_rst_cs", false,-1);
        tracep->declBit(c+15389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_iso_rst_cs", false,-1);
        tracep->declBit(c+15390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_blclk_ns", false,-1);
        tracep->declBit(c+16318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_re_ns", false,-1);
        tracep->declBit(c+15391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we_ns", false,-1);
        tracep->declBit(c+15392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_we_int_ns", false,-1);
        tracep->declBit(c+15393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_pchg_b_ns", false,-1);
        tracep->declBit(c+15394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_cload_din_sel_ns", false,-1);
        tracep->declBus(c+15395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_bl_pwrgate_ns", false,-1, 15,0);
        tracep->declBit(c+15396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wlclk_ns", false,-1);
        tracep->declBit(c+15397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_resetb_ns", false,-1);
        tracep->declBit(c+15398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en_ns", false,-1);
        tracep->declBus(c+15399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel_ns", false,-1, 15,0);
        tracep->declBus(c+15400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_pwrgate_ns", false,-1, 7,0);
        tracep->declBus(c+15401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_din_ns", false,-1, 5,0);
        tracep->declBit(c+15402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_int_din_sel_ns", false,-1);
        tracep->declBus(c+24640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_prog_ns", false,-1, 15,0);
        tracep->declBit(c+24641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_prog_ifx_ns", false,-1);
        tracep->declBit(c+15403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_sel_tb_int_ns", false,-1);
        tracep->declBus(c+15404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_paddr_ns", false,-1, 11,0);
        tracep->declBus(c+15405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_psel_ns", false,-1, 7,0);
        tracep->declBit(c+15406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_penable_ns", false,-1);
        tracep->declBit(c+15407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_pwrite_ns", false,-1);
        tracep->declBit(c+15408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_ramfifo_sel_ns", false,-1);
        tracep->declBit(c+15409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_rst_ns", false,-1);
        tracep->declBit(c+15410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_tb_rst_ns", false,-1);
        tracep->declBit(c+15411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_lr_rst_ns", false,-1);
        tracep->declBit(c+15412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_iso_rst_ns", false,-1);
        tracep->declBus(c+24642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wrd_cnt_cs", false,-1, 23,0);
        tracep->declBus(c+15413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_bl_cnt_cs", false,-1, 15,0);
        tracep->declBus(c+15414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wl_cnt_cs", false,-1, 15,0);
        tracep->declBus(c+15415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_col_cnt_cs", false,-1, 7,0);
        tracep->declBus(c+24643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_bl_pw_cfg_cs", false,-1, 15,0);
        tracep->declBus(c+24644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wl_pw_cfg_cs", false,-1, 7,0);
        tracep->declBus(c+24645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wrd_cnt_ns", false,-1, 23,0);
        tracep->declBus(c+15416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_bl_cnt_ns", false,-1, 15,0);
        tracep->declBus(c+15417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_wl_cnt_ns", false,-1, 15,0);
        tracep->declBus(c+15418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_col_cnt_ns", false,-1, 7,0);
        tracep->declBus(c+24646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_bl_pw_cfg_ns", false,-1, 15,0);
        tracep->declBus(c+24647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_wl_pw_cfg_ns", false,-1, 7,0);
        tracep->declBit(c+16319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_mclk_cs", false,-1);
        tracep->declBit(c+16320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_mclk_ns", false,-1);
        tracep->declBus(c+15419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_cfg", false,-1, 15,0);
        tracep->declBus(c+24648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST frfu_ffsr_ram_size", false,-1, 15,0);
        tracep->declBit(c+15420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_rd_en", false,-1);
        tracep->declBit(c+24649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_wr_en", false,-1);
        tracep->declBit(c+15421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_empty", false,-1);
        tracep->declBit(c+24650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_full", false,-1);
        tracep->declBus(c+11787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_rdata", false,-1, 31,0);
        tracep->declBus(c+24651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST wff_wdata", false,-1, 31,0);
        tracep->declBit(c+24652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_rd_en", false,-1);
        tracep->declBit(c+15422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_wr_en", false,-1);
        tracep->declBit(c+14728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_empty", false,-1);
        tracep->declBit(c+15423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_full", false,-1);
        tracep->declBus(c+24653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_rdata", false,-1, 31,0);
        tracep->declBus(c+15424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST rff_wdata", false,-1, 31,0);
        tracep->declBus(c+15425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ramfifo_index_cs", false,-1, 4,0);
        tracep->declBus(c+15426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST ramfifo_index_ns", false,-1, 4,0);
        tracep->declBit(c+24133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_apbm_mclk_fe", false,-1);
        tracep->declBit(c+15427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST bl_din_sel_cs", false,-1);
        tracep->declBit(c+15428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en_cs_dly1cyc", false,-1);
        tracep->declBit(c+15429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en_cs_dly2cyc", false,-1);
        tracep->declBit(c+15430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST fcb_wl_en_cs_dly3cyc", false,-1);
        tracep->declBit(c+15431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST DEBUG", false,-1);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 PAR_FIFO_DEPTH_BITS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_rst_n", false,-1);
        tracep->declBus(c+15424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_wr_data", false,-1, 31,0);
        tracep->declBit(c+15422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_wr_en", false,-1);
        tracep->declBit(c+14640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_rd_en", false,-1);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_rd_data", false,-1, 31,0);
        tracep->declBit(c+14728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_empty_flag", false,-1);
        tracep->declBit(c+14729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_empty_p1_flag", false,-1);
        tracep->declBit(c+15423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_full_flag", false,-1);
        tracep->declBit(c+14729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_full_m1_flag", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_cnt_cs", false,-1, 1,0);
        tracep->declBus(c+15433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_cnt_ns", false,-1, 1,0);
        tracep->declBus(c+15434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_wr_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_wr_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+15436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_rd_ptr_cs", false,-1, 0,0);
        tracep->declBus(c+15437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 fifo_rd_ptr_ns", false,-1, 0,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_clk", false,-1);
        tracep->declBit(c+15422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_en", false,-1);
        tracep->declBus(c+15434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_addr", false,-1, 0,0);
        tracep->declBus(c+15424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_wr_data", false,-1, 31,0);
        tracep->declBus(c+15436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_rd_addr", false,-1, 0,0);
        tracep->declBus(c+14664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST rfm_rd_data", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<2; i++) {
                tracep->declBus(c+11706+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_0 qf_rfm_INST memory_data", true,(i+0), 31,0);}}
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 PAR_FIFO_DEPTH_BITS", false,-1, 31,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 PAR_FIFO_DATA_WIDTH", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_rst_n", false,-1);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_wr_data", false,-1, 31,0);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_wr_en", false,-1);
        tracep->declBit(c+15420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_rd_en", false,-1);
        tracep->declBus(c+11787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_rd_data", false,-1, 31,0);
        tracep->declBit(c+15421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_empty_flag", false,-1);
        tracep->declBit(c+15438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_empty_p1_flag", false,-1);
        tracep->declBit(c+14730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_full_flag", false,-1);
        tracep->declBit(c+14731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_full_m1_flag", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_cnt_cs", false,-1, 2,0);
        tracep->declBus(c+15440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_cnt_ns", false,-1, 2,0);
        tracep->declBus(c+15441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_wr_ptr_cs", false,-1, 1,0);
        tracep->declBus(c+15442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_wr_ptr_ns", false,-1, 1,0);
        tracep->declBus(c+15443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_rd_ptr_cs", false,-1, 1,0);
        tracep->declBus(c+15444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 fifo_rd_ptr_ns", false,-1, 1,0);
        tracep->declBus(c+24213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST PAR_MEMORY_WIDTH_BIT", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST PAR_MEMORY_DEPTH_BIT", false,-1, 31,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_clk", false,-1);
        tracep->declBit(c+14642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_en", false,-1);
        tracep->declBus(c+15441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_addr", false,-1, 1,0);
        tracep->declBus(c+14641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_wr_data", false,-1, 31,0);
        tracep->declBus(c+15443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_rd_addr", false,-1, 1,0);
        tracep->declBus(c+11787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST rfm_rd_data", false,-1, 31,0);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST PAR_DLY", false,-1, 0,0);
        {int i; for (i=0; i<4; i++) {
                tracep->declBus(c+11708+i*1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbfsr_INST qf_sff_INST_1 qf_rfm_INST memory_data", true,(i+0), 31,0);}}
        tracep->declBus(c+24654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST PAR_CFGDP_ADDR", false,-1, 6,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_spi_mode_en_bo", false,-1);
        tracep->declBus(c+1292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_paddr", false,-1, 19,0);
        tracep->declBus(c+24464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pprot", false,-1, 2,0);
        tracep->declBit(c+1293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_psel", false,-1);
        tracep->declBit(c+1294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_penable", false,-1);
        tracep->declBit(c+1295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pwrite", false,-1);
        tracep->declBus(c+1296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pwdata", false,-1, 31,0);
        tracep->declBus(c+24276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pstrb", false,-1, 3,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_prot_en_bo", false,-1);
        tracep->declBit(c+14699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST frwf_wff_full", false,-1);
        tracep->declBit(c+14700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST frwf_wff_full_m1", false,-1);
        tracep->declBit(c+14690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST frwf_crf_empty", false,-1);
        tracep->declBit(c+14691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST frwf_crf_empty_p1", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST frwf_crf_rd_data", false,-1, 31,0);
        tracep->declBit(c+14614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pready", false,-1);
        tracep->declBus(c+14615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_prdata", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pslverr", false,-1);
        tracep->declBit(c+24576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST faps_frwf_apb_on", false,-1);
        tracep->declQuad(c+1299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST faps_frwf_wff_wr_data", false,-1, 39,0);
        tracep->declBit(c+1301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST faps_frwf_wff_wr_en", false,-1);
        tracep->declBit(c+10813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST faps_frwf_crf_rd_en", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+15445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST apbs_stm_cs", false,-1, 3,0);
        tracep->declBus(c+1326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST apbs_stm_ns", false,-1, 3,0);
        tracep->declBit(c+14614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pready_cs", false,-1);
        tracep->declBit(c+1327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST fcb_apbs_pready_ns", false,-1);
        tracep->declBit(c+1328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbaps_INST apbs_wff_wr_en", false,-1);
        tracep->declBus(c+24563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_QLFCB_11BIT_100NS", false,-1, 10,0);
        tracep->declBus(c+24564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_QLFCB_11BIT_200NS", false,-1, 10,0);
        tracep->declBus(c+24565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_QLFCB_11BIT_1US", false,-1, 10,0);
        tracep->declBus(c+24566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_QLFCB_11BIT_10US", false,-1, 10,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_sys_clk", false,-1);
        tracep->declBit(c+447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_sys_rst_n", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_mode_en_bo", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done", false,-1);
        tracep->declBit(c+14718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_clp_vlp_wu_en", false,-1);
        tracep->declBit(c+14719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_clp_vlp_en", false,-1);
        tracep->declBit(c+14720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_clp_pd_wu_en", false,-1);
        tracep->declBit(c+14721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_clp_pd_en", false,-1);
        tracep->declBus(c+14722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_clp_time_ctl", false,-1, 1,0);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_sys_stm", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_pif_en", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_fb_default_on_bo", false,-1);
        tracep->declBit(c+14626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_set_por", false,-1);
        tracep->declBit(c+10810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_lth_enb", false,-1);
        tracep->declBit(c+14623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_cfg_enb", false,-1);
        tracep->declBit(c+14624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_pwr_gate", false,-1);
        tracep->declBit(c+14625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_vlp", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_cfg_done", false,-1);
        tracep->declBit(c+14622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_cfg_done_n", false,-1);
        tracep->declBit(c+14737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clear_vlp_en", false,-1);
        tracep->declBit(c+14738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clear_vlp_wu_en", false,-1);
        tracep->declBit(c+14735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clear_pd_en", false,-1);
        tracep->declBit(c+14736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clear_pd_wu_en", false,-1);
        tracep->declBus(c+14739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clp_pw_sta", false,-1, 1,0);
        tracep->declBit(c+14733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_clp_busy", false,-1);
        tracep->declBit(c+14760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_fb_cfg_cleanup", false,-1);
        tracep->declBit(c+14734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clear_cfg_done", false,-1);
        tracep->declBus(c+24278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_DLY", false,-1, 0,0);
        tracep->declBus(c+24389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_PWR_ACTIVE", false,-1, 1,0);
        tracep->declBus(c+24448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_PWR_VLP", false,-1, 1,0);
        tracep->declBus(c+24449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST PAR_PWR_PSD", false,-1, 1,0);
        tracep->declBus(c+15446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_stm_cs", false,-1, 5,0);
        tracep->declBus(c+15447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_stm_ns", false,-1, 5,0);
        tracep->declBus(c+15448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_timer_cs", false,-1, 12,0);
        tracep->declBus(c+15449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_timer_ns", false,-1, 12,0);
        tracep->declBit(c+15450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_timer_kickoff", false,-1);
        tracep->declBus(c+15451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_timer_ini_value", false,-1, 12,0);
        tracep->declBit(c+15452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clp_timer_timeout", false,-1);
        tracep->declBit(c+15453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clear_lth_enb", false,-1);
        tracep->declBit(c+15454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST set_lth_enb", false,-1);
        tracep->declBit(c+15455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_lth_enb_cs", false,-1);
        tracep->declBit(c+15456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clear_cfg_enb", false,-1);
        tracep->declBit(c+15457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST set_cfg_enb", false,-1);
        tracep->declBit(c+14623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_cfg_enb_cs", false,-1);
        tracep->declBit(c+15458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clear_pwr_gate", false,-1);
        tracep->declBit(c+15459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST set_pwr_gate", false,-1);
        tracep->declBit(c+14624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_pwr_gate_cs", false,-1);
        tracep->declBit(c+15460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST clear_vlp", false,-1);
        tracep->declBit(c+15461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST set_vlp", false,-1);
        tracep->declBit(c+14625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_vlp_cs", false,-1);
        tracep->declBus(c+14739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clp_pw_sta_cs", false,-1, 1,0);
        tracep->declBus(c+15462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fclp_frfu_clp_pw_sta_ns", false,-1, 1,0);
        tracep->declBit(c+15463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly0", false,-1);
        tracep->declBit(c+15464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly1", false,-1);
        tracep->declBit(c+15465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly2", false,-1);
        tracep->declBit(c+15466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly3", false,-1);
        tracep->declBit(c+15467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly4", false,-1);
        tracep->declBit(c+15468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly5", false,-1);
        tracep->declBit(c+15469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly6", false,-1);
        tracep->declBit(c+15470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly7", false,-1);
        tracep->declBit(c+14760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST frfu_fclp_cfg_done_dly8", false,-1);
        tracep->declBit(c+15471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST cfg_done_clear_ltch_enb", false,-1);
        tracep->declBit(c+14626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_set_por_cs", false,-1);
        tracep->declBit(c+15472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST fcb_clp_set_por_ns", false,-1);
        tracep->declBus(c+15473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST timer_100ns_value", false,-1, 12,0);
        tracep->declBus(c+15474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST timer_200ns_value", false,-1, 12,0);
        tracep->declBus(c+15475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST timer_1us_value", false,-1, 12,0);
        tracep->declBus(c+15476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem U_fcb fcbclp_INST timer_10us_value", false,-1, 12,0);
        tracep->declBus(c+136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper test_fb_spe_out", false,-1, 3,0);
        tracep->declBus(c+1282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper test_fb_spe_in", false,-1, 3,0);
        tracep->declBit(c+1284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper MLATCH", false,-1);
        tracep->declBit(c+10801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper POR", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper STM", false,-1);
        tracep->declBus(c+1283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M", false,-1, 5,0);
        tracep->declBus(c+11778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_bl_din", false,-1, 31,0);
        tracep->declBus(c+137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_bl_dout", false,-1, 31,0);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_bl_pwrgate", false,-1, 15,0);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_blclk", false,-1);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_cload_din_sel", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_din_int_l_only", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_din_int_r_only", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_din_slc_tb_int", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_fb_iso_enb", false,-1);
        tracep->declBus(c+14536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_iso_en", false,-1, 15,0);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_pchg_b", false,-1);
        tracep->declBus(c+14537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_pi_pwr", false,-1, 15,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_pif_en", false,-1);
        tracep->declBus(c+14534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_prog", false,-1, 15,0);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_prog_ifx", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_pwr_gate", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_re", false,-1);
        tracep->declBus(c+14538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+14542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBus(c+14540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_vlp_srdis_ifx", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_we", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_we_int", false,-1);
        tracep->declBus(c+14531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_cload_sel", false,-1, 2,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_din", false,-1, 5,0);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_en", false,-1);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_int_din_sel", false,-1);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_pwrgate", false,-1, 7,0);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_resetb", false,-1);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_sel", false,-1, 15,0);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wl_sel_tb_int", false,-1);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_wlclk", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fcb_fb_cfg_done", false,-1);
        tracep->declQuad(c+16395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpgaio_oe", false,-1, 42,0);
        tracep->declQuad(c+16393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpgaio_out", false,-1, 42,0);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK0", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK1", false,-1);
        tracep->declBit(c+23838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK2", false,-1);
        tracep->declBit(c+1272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK3", false,-1);
        tracep->declBit(c+1273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK4", false,-1);
        tracep->declBit(c+1274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper CLK5", false,-1);
        tracep->declQuad(c+384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpgaio_in", false,-1, 42,0);
        tracep->declBus(c+19709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_ADDR", false,-1, 19,0);
        tracep->declBit(c+19710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_WEN", false,-1);
        tracep->declBit(c+24122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_REQ", false,-1);
        tracep->declBus(c+19711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_BE", false,-1, 3,0);
        tracep->declBus(c+19712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_WDATA", false,-1, 31,0);
        tracep->declBus(c+19997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper control_in", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper apb_fpga_clk_o", false,-1);
        tracep->declBit(c+11894,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper RESET_LB", false,-1);
        tracep->declBit(c+11895,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper RESET_LT", false,-1);
        tracep->declBit(c+11896,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper RESET_RB", false,-1);
        tracep->declBit(c+11897,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper RESET_RT", false,-1);
        tracep->declBus(c+23265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_rdata_p3", false,-1, 31,0);
        tracep->declBus(c+23266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_rdata_p2", false,-1, 31,0);
        tracep->declBus(c+23267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_rdata_p1", false,-1, 31,0);
        tracep->declBus(c+23268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_rdata_p0", false,-1, 31,0);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_clk_p0", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_clk_p1", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_clk_p2", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_clk_p3", false,-1);
        tracep->declBit(c+23222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_gnt_p3", false,-1);
        tracep->declBit(c+23223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_gnt_p2", false,-1);
        tracep->declBit(c+23224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_gnt_p1", false,-1);
        tracep->declBit(c+23225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_gnt_p0", false,-1);
        tracep->declBit(c+24136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_fmo_p3", false,-1);
        tracep->declBit(c+24137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_fmo_p2", false,-1);
        tracep->declBit(c+24138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_fmo_p1", false,-1);
        tracep->declBit(c+24139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_fmo_p0", false,-1);
        tracep->declBit(c+23226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_valid_p3", false,-1);
        tracep->declBit(c+23227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_valid_p2", false,-1);
        tracep->declBit(c+23228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_valid_p1", false,-1);
        tracep->declBit(c+23229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_valid_p0", false,-1);
        tracep->declBus(c+19998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper status_out", false,-1, 31,0);
        tracep->declBus(c+1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper version", false,-1, 7,0);
        tracep->declBus(c+16398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper events_o", false,-1, 15,0);
        tracep->declBus(c+16401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_RDATA", false,-1, 31,0);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_GNT", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper lint_VALID", false,-1);
        tracep->declBus(c+16402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wdata_p3", false,-1, 31,0);
        tracep->declBus(c+16403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wdata_p2", false,-1, 31,0);
        tracep->declBus(c+16404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wdata_p1", false,-1, 31,0);
        tracep->declBus(c+16405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wdata_p0", false,-1, 31,0);
        tracep->declBus(c+16406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_addr_p3", false,-1, 19,0);
        tracep->declBus(c+16407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_addr_p2", false,-1, 19,0);
        tracep->declBus(c+16408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_addr_p1", false,-1, 19,0);
        tracep->declBus(c+16409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_addr_p0", false,-1, 19,0);
        tracep->declBit(c+16410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_req_p3", false,-1);
        tracep->declBit(c+16411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_req_p2", false,-1);
        tracep->declBit(c+16412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_req_p1", false,-1);
        tracep->declBit(c+16413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_req_p0", false,-1);
        tracep->declBit(c+16414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wen_p3", false,-1);
        tracep->declBit(c+16415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wen_p2", false,-1);
        tracep->declBit(c+16416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wen_p1", false,-1);
        tracep->declBit(c+16417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_wen_p0", false,-1);
        tracep->declBus(c+16418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_be_p3", false,-1, 3,0);
        tracep->declBus(c+16419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_be_p2", false,-1, 3,0);
        tracep->declBus(c+16420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_be_p1", false,-1, 3,0);
        tracep->declBus(c+16421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper tcdm_be_p0", false,-1, 3,0);
        tracep->declArray(c+16422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpga_out", false,-1, 79,0);
        tracep->declArray(c+1330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpga_in", false,-1, 79,0);
        tracep->declArray(c+16425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper fpga_oe", false,-1, 79,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_clk", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_clken", false,-1);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_tc", false,-1);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_osel", false,-1);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_csel", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_clr", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_rnd", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_sat", false,-1);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_reset", false,-1);
        tracep->declBus(c+16436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+16437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+16438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_mode", false,-1, 1,0);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_outsel", false,-1, 5,0);
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m0_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_clk", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_clken", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_tc", false,-1);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_osel", false,-1);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_csel", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_clr", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_rnd", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_sat", false,-1);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_reset", false,-1);
        tracep->declBus(c+16448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+16449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+16450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_mode", false,-1, 1,0);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_outsel", false,-1, 5,0);
        tracep->declBus(c+19773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_m1_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_clk", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_clken", false,-1);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_tc", false,-1);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_osel", false,-1);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_csel", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_clr", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_rnd", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_sat", false,-1);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_reset", false,-1);
        tracep->declBus(c+16460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+16461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+16462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_mode", false,-1, 1,0);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_outsel", false,-1, 5,0);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m0_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_clk", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_clken", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_tc", false,-1);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_osel", false,-1);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_csel", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_clr", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_rnd", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_sat", false,-1);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_reset", false,-1);
        tracep->declBus(c+16472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+16473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+16474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_mode", false,-1, 1,0);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_outsel", false,-1, 5,0);
        tracep->declBus(c+19807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_m1_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_wclk", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_we", false,-1);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_wdsel", false,-1);
        tracep->declBus(c+16478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+16479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+16480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_waddr", false,-1, 11,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_wclk", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_we", false,-1);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_wdsel", false,-1);
        tracep->declBus(c+16485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+16486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_wmode", false,-1, 1,0);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+16487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_waddr", false,-1, 11,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_wclk", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_we", false,-1);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_wdsel", false,-1);
        tracep->declBus(c+16492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_rmode", false,-1, 1,0);
        tracep->declBus(c+16493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_wmode", false,-1, 1,0);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+16494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper0_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_oper1_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m0_coef_powerdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_wclk", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_we", false,-1);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_wdsel", false,-1);
        tracep->declBus(c+16499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+16500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+16501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_waddr", false,-1, 11,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_wclk", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_we", false,-1);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_wdsel", false,-1);
        tracep->declBus(c+16506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+16507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_wmode", false,-1, 1,0);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+16508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_waddr", false,-1, 11,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_wclk", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_we", false,-1);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_wdsel", false,-1);
        tracep->declBus(c+16513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_rmode", false,-1, 1,0);
        tracep->declBus(c+16514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_wmode", false,-1, 1,0);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+16515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper0_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_oper1_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper m1_coef_powerdn", false,-1);
        tracep->declBus(c+1333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design CLK", false,-1, 5,0);
        tracep->declBus(c+11898,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design RESET", false,-1, 3,0);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_dataout", false,-1, 31,0);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+19773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_dataout", false,-1, 31,0);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+20308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+19875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_dataout", false,-1, 31,0);
        tracep->declBus(c+20438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+19807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_dataout", false,-1, 31,0);
        tracep->declBus(c+20373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_rdata", false,-1, 31,0);
        tracep->declArray(c+1330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fpgaio_in", false,-1, 79,0);
        tracep->declBus(c+19712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_WDATA", false,-1, 31,0);
        tracep->declBus(c+19709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_ADDR", false,-1, 19,0);
        tracep->declBit(c+24122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_REQ", false,-1);
        tracep->declBit(c+19710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_WEN", false,-1);
        tracep->declBus(c+19711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_BE", false,-1, 3,0);
        tracep->declBus(c+19997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design control_in", false,-1, 31,0);
        tracep->declBus(c+23268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_rdata_p0", false,-1, 31,0);
        tracep->declBus(c+23267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_rdata_p1", false,-1, 31,0);
        tracep->declBus(c+23266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_rdata_p2", false,-1, 31,0);
        tracep->declBus(c+23265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_rdata_p3", false,-1, 31,0);
        tracep->declBit(c+23229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_valid_p0", false,-1);
        tracep->declBit(c+23225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_gnt_p0", false,-1);
        tracep->declBit(c+24139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_fmo_p0", false,-1);
        tracep->declBit(c+23228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_valid_p1", false,-1);
        tracep->declBit(c+23224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_gnt_p1", false,-1);
        tracep->declBit(c+24138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_fmo_p1", false,-1);
        tracep->declBit(c+23227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_valid_p2", false,-1);
        tracep->declBit(c+23223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_gnt_p2", false,-1);
        tracep->declBit(c+24137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_fmo_p2", false,-1);
        tracep->declBit(c+23226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_valid_p3", false,-1);
        tracep->declBit(c+23222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_gnt_p3", false,-1);
        tracep->declBit(c+24136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_fmo_p3", false,-1);
        tracep->declBus(c+1282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design FB_SPE_IN", false,-1, 3,0);
        tracep->declBus(c+136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design FB_SPE_OUT", false,-1, 3,0);
        tracep->declBit(c+24655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design NB", false,-1);
        tracep->declBit(c+24656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design PB", false,-1);
        tracep->declBit(c+1284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design MLATCH", false,-1);
        tracep->declBit(c+10801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design POR", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design STM", false,-1);
        tracep->declBus(c+1283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design M", false,-1, 5,0);
        tracep->declBus(c+11778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_bl_din", false,-1, 31,0);
        tracep->declBus(c+137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_bl_dout", false,-1, 31,0);
        tracep->declBus(c+14529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_bl_pwrgate", false,-1, 15,0);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_blclk", false,-1);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_cload_din_sel", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_din_int_l_only", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_din_int_r_only", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_din_slc_tb_int", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_fb_iso_enb", false,-1);
        tracep->declBus(c+14536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_iso_en", false,-1, 15,0);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_pchg_b", false,-1);
        tracep->declBus(c+14537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_pi_pwr", false,-1, 15,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_pif_en", false,-1);
        tracep->declBus(c+14534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_prog", false,-1, 15,0);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_prog_ifx", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_pwr_gate", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_re", false,-1);
        tracep->declBus(c+14538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_clkdis", false,-1, 15,0);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_clkdis_ifx", false,-1);
        tracep->declBus(c+14542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_pwrdis", false,-1, 15,0);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_pwrdis_ifx", false,-1);
        tracep->declBus(c+14540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_srdis", false,-1, 15,0);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_vlp_srdis_ifx", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_we", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_we_int", false,-1);
        tracep->declBus(c+14531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_cload_sel", false,-1, 2,0);
        tracep->declBus(c+14533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_din", false,-1, 5,0);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_en", false,-1);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_int_din_sel", false,-1);
        tracep->declBus(c+14530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_pwrgate", false,-1, 7,0);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_resetb", false,-1);
        tracep->declBus(c+14532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_sel", false,-1, 15,0);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wl_sel_tb_int", false,-1);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_wlclk", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fcb_fb_cfg_done", false,-1);
        tracep->declBus(c+16436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_oper_in", false,-1, 31,0);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_osel", false,-1);
        tracep->declBus(c+16437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_coef_in", false,-1, 31,0);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_csel", false,-1);
        tracep->declBus(c+16438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_mode", false,-1, 1,0);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_outsel", false,-1, 5,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_clk", false,-1);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_reset", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_clken", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_clr", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_sat", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_rnd", false,-1);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m0_tc", false,-1);
        tracep->declBus(c+16448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_oper_in", false,-1, 31,0);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_osel", false,-1);
        tracep->declBus(c+16449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_coef_in", false,-1, 31,0);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_csel", false,-1);
        tracep->declBus(c+16450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_mode", false,-1, 1,0);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_outsel", false,-1, 5,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_clk", false,-1);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_reset", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_clken", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_clr", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_sat", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_rnd", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_m1_tc", false,-1);
        tracep->declBus(c+16460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_oper_in", false,-1, 31,0);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_osel", false,-1);
        tracep->declBus(c+16461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_coef_in", false,-1, 31,0);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_csel", false,-1);
        tracep->declBus(c+16462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_mode", false,-1, 1,0);
        tracep->declBus(c+16463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_outsel", false,-1, 5,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_clk", false,-1);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_reset", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_clken", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_clr", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_sat", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_rnd", false,-1);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m0_tc", false,-1);
        tracep->declBus(c+16472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_oper_in", false,-1, 31,0);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_osel", false,-1);
        tracep->declBus(c+16473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_coef_in", false,-1, 31,0);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_csel", false,-1);
        tracep->declBus(c+16474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_mode", false,-1, 1,0);
        tracep->declBus(c+16475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_outsel", false,-1, 5,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_clk", false,-1);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_reset", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_clken", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_clr", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_sat", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_rnd", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_m1_tc", false,-1);
        tracep->declBus(c+16480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_rclk", false,-1);
        tracep->declBus(c+16481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_waddr", false,-1, 11,0);
        tracep->declBus(c+16479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_wclk", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_we", false,-1);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper0_powerdn", false,-1);
        tracep->declBus(c+16494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_rclk", false,-1);
        tracep->declBus(c+16495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_waddr", false,-1, 11,0);
        tracep->declBus(c+16493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_wclk", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_we", false,-1);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_coef_powerdn", false,-1);
        tracep->declBus(c+16487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_rclk", false,-1);
        tracep->declBus(c+16488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_waddr", false,-1, 11,0);
        tracep->declBus(c+16486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_wclk", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_we", false,-1);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m0_oper1_powerdn", false,-1);
        tracep->declBus(c+16501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_rclk", false,-1);
        tracep->declBus(c+16502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_waddr", false,-1, 11,0);
        tracep->declBus(c+16500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_wclk", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_we", false,-1);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper0_powerdn", false,-1);
        tracep->declBus(c+16515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_rclk", false,-1);
        tracep->declBus(c+16516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_waddr", false,-1, 11,0);
        tracep->declBus(c+16514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_wclk", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_we", false,-1);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_coef_powerdn", false,-1);
        tracep->declBus(c+16508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_rmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_rclk", false,-1);
        tracep->declBus(c+16509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_waddr", false,-1, 11,0);
        tracep->declBus(c+16507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_wmode", false,-1, 1,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_wclk", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_we", false,-1);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_wdsel", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design m1_oper1_powerdn", false,-1);
        tracep->declArray(c+16422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fpgaio_out", false,-1, 79,0);
        tracep->declArray(c+16425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design fpgaio_oe", false,-1, 79,0);
        tracep->declBus(c+16401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_RDATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_clk", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_VALID", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design lint_GNT", false,-1);
        tracep->declBus(c+16405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wdata_p0", false,-1, 31,0);
        tracep->declBus(c+16404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wdata_p1", false,-1, 31,0);
        tracep->declBus(c+16403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wdata_p2", false,-1, 31,0);
        tracep->declBus(c+16402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wdata_p3", false,-1, 31,0);
        tracep->declBus(c+16409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_addr_p0", false,-1, 19,0);
        tracep->declBus(c+16408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_addr_p1", false,-1, 19,0);
        tracep->declBus(c+16407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_addr_p2", false,-1, 19,0);
        tracep->declBus(c+16406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_addr_p3", false,-1, 19,0);
        tracep->declBit(c+16417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wen_p0", false,-1);
        tracep->declBit(c+16416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wen_p1", false,-1);
        tracep->declBit(c+16415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wen_p2", false,-1);
        tracep->declBit(c+16414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_wen_p3", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_clk_p0", false,-1);
        tracep->declBit(c+16413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_req_p0", false,-1);
        tracep->declBus(c+16421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_be_p0", false,-1, 3,0);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_clk_p1", false,-1);
        tracep->declBit(c+16412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_req_p1", false,-1);
        tracep->declBus(c+16420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_be_p1", false,-1, 3,0);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_clk_p2", false,-1);
        tracep->declBit(c+16411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_req_p2", false,-1);
        tracep->declBus(c+16419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_be_p2", false,-1, 3,0);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_clk_p3", false,-1);
        tracep->declBit(c+16410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_req_p3", false,-1);
        tracep->declBus(c+16418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design tcdm_be_p3", false,-1, 3,0);
        tracep->declBus(c+16398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design events_o", false,-1, 15,0);
        tracep->declBus(c+19998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design status_out", false,-1, 31,0);
        tracep->declBus(c+1,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design version", false,-1, 7,0);
        tracep->declBit(c+19876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_0", false,-1);
        tracep->declBit(c+19877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_1", false,-1);
        tracep->declBit(c+19878,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_2", false,-1);
        tracep->declBit(c+19879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_3", false,-1);
        tracep->declBit(c+19880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_4", false,-1);
        tracep->declBit(c+19881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_5", false,-1);
        tracep->declBit(c+19882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_6", false,-1);
        tracep->declBit(c+19883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_10_7", false,-1);
        tracep->declBit(c+19884,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_0", false,-1);
        tracep->declBit(c+19885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_1", false,-1);
        tracep->declBit(c+19886,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_2", false,-1);
        tracep->declBit(c+19887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_3", false,-1);
        tracep->declBit(c+20439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_4", false,-1);
        tracep->declBit(c+20440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_11_5", false,-1);
        tracep->declBit(c+20441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_0", false,-1);
        tracep->declBit(c+20442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_1", false,-1);
        tracep->declBit(c+20443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_2", false,-1);
        tracep->declBit(c+20444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_3", false,-1);
        tracep->declBit(c+20445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_4", false,-1);
        tracep->declBit(c+20446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_5", false,-1);
        tracep->declBit(c+20447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_6", false,-1);
        tracep->declBit(c+20448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_12_7", false,-1);
        tracep->declBit(c+20449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_0", false,-1);
        tracep->declBit(c+20450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_1", false,-1);
        tracep->declBit(c+20451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_2", false,-1);
        tracep->declBit(c+20452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_3", false,-1);
        tracep->declBit(c+20453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_4", false,-1);
        tracep->declBit(c+20454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_13_5", false,-1);
        tracep->declBit(c+20455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_0", false,-1);
        tracep->declBit(c+20456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_1", false,-1);
        tracep->declBit(c+20457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_2", false,-1);
        tracep->declBit(c+20458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_3", false,-1);
        tracep->declBit(c+20459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_4", false,-1);
        tracep->declBit(c+20460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_5", false,-1);
        tracep->declBit(c+20461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_6", false,-1);
        tracep->declBit(c+20462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_14_7", false,-1);
        tracep->declBit(c+20463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_0", false,-1);
        tracep->declBit(c+20464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_1", false,-1);
        tracep->declBit(c+20465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_2", false,-1);
        tracep->declBit(c+20466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_3", false,-1);
        tracep->declBit(c+20467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_4", false,-1);
        tracep->declBit(c+20468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_15_5", false,-1);
        tracep->declBit(c+20469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_0", false,-1);
        tracep->declBit(c+20470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_17_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_5", false,-1);
        tracep->declBit(c+19808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_6", false,-1);
        tracep->declBit(c+19809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_18_7", false,-1);
        tracep->declBit(c+19810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_0", false,-1);
        tracep->declBit(c+19811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_1", false,-1);
        tracep->declBit(c+19812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_2", false,-1);
        tracep->declBit(c+19813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_3", false,-1);
        tracep->declBit(c+19814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_4", false,-1);
        tracep->declBit(c+19815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_19_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_1_5", false,-1);
        tracep->declBit(c+19816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_0", false,-1);
        tracep->declBit(c+19817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_1", false,-1);
        tracep->declBit(c+19818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_2", false,-1);
        tracep->declBit(c+19819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_3", false,-1);
        tracep->declBit(c+19820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_4", false,-1);
        tracep->declBit(c+19821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_5", false,-1);
        tracep->declBit(c+19822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_20_7", false,-1);
        tracep->declBit(c+19823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_0", false,-1);
        tracep->declBit(c+19824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_1", false,-1);
        tracep->declBit(c+19825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_2", false,-1);
        tracep->declBit(c+19826,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_3", false,-1);
        tracep->declBit(c+19827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_4", false,-1);
        tracep->declBit(c+19828,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_21_5", false,-1);
        tracep->declBit(c+19829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_0", false,-1);
        tracep->declBit(c+19830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_1", false,-1);
        tracep->declBit(c+19831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_2", false,-1);
        tracep->declBit(c+19832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_3", false,-1);
        tracep->declBit(c+19833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_4", false,-1);
        tracep->declBit(c+19834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_22_7", false,-1);
        tracep->declBit(c+19835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_0", false,-1);
        tracep->declBit(c+19836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_1", false,-1);
        tracep->declBit(c+19837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_2", false,-1);
        tracep->declBit(c+19838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_3", false,-1);
        tracep->declBit(c+19839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_23_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_0", false,-1);
        tracep->declBit(c+20374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_1", false,-1);
        tracep->declBit(c+20375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_2", false,-1);
        tracep->declBit(c+20376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_3", false,-1);
        tracep->declBit(c+20377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_4", false,-1);
        tracep->declBit(c+20378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_25_5", false,-1);
        tracep->declBit(c+20379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_0", false,-1);
        tracep->declBit(c+20380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_1", false,-1);
        tracep->declBit(c+20381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_2", false,-1);
        tracep->declBit(c+20382,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_3", false,-1);
        tracep->declBit(c+20383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_4", false,-1);
        tracep->declBit(c+20384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_5", false,-1);
        tracep->declBit(c+20385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_6", false,-1);
        tracep->declBit(c+20386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_26_7", false,-1);
        tracep->declBit(c+20387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_0", false,-1);
        tracep->declBit(c+20388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_1", false,-1);
        tracep->declBit(c+20389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_2", false,-1);
        tracep->declBit(c+20390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_3", false,-1);
        tracep->declBit(c+20391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_4", false,-1);
        tracep->declBit(c+20392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_27_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_0", false,-1);
        tracep->declBit(c+20393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_1", false,-1);
        tracep->declBit(c+20394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_2", false,-1);
        tracep->declBit(c+20395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_3", false,-1);
        tracep->declBit(c+20396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_4", false,-1);
        tracep->declBit(c+20397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_5", false,-1);
        tracep->declBit(c+20398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_6", false,-1);
        tracep->declBit(c+20399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_28_7", false,-1);
        tracep->declBit(c+20400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_0", false,-1);
        tracep->declBit(c+20401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_1", false,-1);
        tracep->declBit(c+20402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_2", false,-1);
        tracep->declBit(c+20403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_3", false,-1);
        tracep->declBit(c+20404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_4", false,-1);
        tracep->declBit(c+20405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_29_5", false,-1);
        tracep->declBit(c+20309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_0", false,-1);
        tracep->declBit(c+20310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_1", false,-1);
        tracep->declBit(c+20311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_2", false,-1);
        tracep->declBit(c+20312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_2_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_32_7", false,-1);
        tracep->declBit(c+20313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_0", false,-1);
        tracep->declBit(c+20314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_1", false,-1);
        tracep->declBit(c+20315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_2", false,-1);
        tracep->declBit(c+20316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_3", false,-1);
        tracep->declBit(c+20317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_4", false,-1);
        tracep->declBit(c+20318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_3_5", false,-1);
        tracep->declBit(c+20319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_0", false,-1);
        tracep->declBit(c+20320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_1", false,-1);
        tracep->declBit(c+20321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_2", false,-1);
        tracep->declBit(c+20322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_3", false,-1);
        tracep->declBit(c+20323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_4", false,-1);
        tracep->declBit(c+20324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_5", false,-1);
        tracep->declBit(c+20325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_6", false,-1);
        tracep->declBit(c+20326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_4_7", false,-1);
        tracep->declBit(c+20327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_0", false,-1);
        tracep->declBit(c+20328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_1", false,-1);
        tracep->declBit(c+20329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_2", false,-1);
        tracep->declBit(c+20330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_3", false,-1);
        tracep->declBit(c+20331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_4", false,-1);
        tracep->declBit(c+20332,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_5_5", false,-1);
        tracep->declBit(c+20333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_0", false,-1);
        tracep->declBit(c+20334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_1", false,-1);
        tracep->declBit(c+20335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_2", false,-1);
        tracep->declBit(c+20336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_3", false,-1);
        tracep->declBit(c+20337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_4", false,-1);
        tracep->declBit(c+20338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_5", false,-1);
        tracep->declBit(c+20339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_6", false,-1);
        tracep->declBit(c+20340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_6_7", false,-1);
        tracep->declBit(c+19888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_0", false,-1);
        tracep->declBit(c+19889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_1", false,-1);
        tracep->declBit(c+19890,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_2", false,-1);
        tracep->declBit(c+19891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_3", false,-1);
        tracep->declBit(c+19892,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_4", false,-1);
        tracep->declBit(c+19893,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_7_5", false,-1);
        tracep->declBit(c+19894,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_0", false,-1);
        tracep->declBit(c+19895,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_1", false,-1);
        tracep->declBit(c+19896,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_2", false,-1);
        tracep->declBit(c+19897,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_3", false,-1);
        tracep->declBit(c+19898,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_4", false,-1);
        tracep->declBit(c+19899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_5", false,-1);
        tracep->declBit(c+19900,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_6", false,-1);
        tracep->declBit(c+19901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_8_7", false,-1);
        tracep->declBit(c+19902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_0", false,-1);
        tracep->declBit(c+19903,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_1", false,-1);
        tracep->declBit(c+19904,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_2", false,-1);
        tracep->declBit(c+19905,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_3", false,-1);
        tracep->declBit(c+19906,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_4", false,-1);
        tracep->declBit(c+19907,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_B_9_5", false,-1);
        tracep->declBit(c+1334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK0", false,-1);
        tracep->declBit(c+1335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK1", false,-1);
        tracep->declBit(c+1336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK2", false,-1);
        tracep->declBit(c+1337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK3", false,-1);
        tracep->declBit(c+1338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK4", false,-1);
        tracep->declBit(c+1339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_CLK5", false,-1);
        tracep->declBit(c+19713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_0", false,-1);
        tracep->declBit(c+19714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_1", false,-1);
        tracep->declBit(c+19715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_2", false,-1);
        tracep->declBit(c+19716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_3", false,-1);
        tracep->declBit(c+19717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_4", false,-1);
        tracep->declBit(c+19718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_5", false,-1);
        tracep->declBit(c+19719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_6", false,-1);
        tracep->declBit(c+19720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_10_7", false,-1);
        tracep->declBit(c+19721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_0", false,-1);
        tracep->declBit(c+19722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_1", false,-1);
        tracep->declBit(c+19723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_2", false,-1);
        tracep->declBit(c+19724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_3", false,-1);
        tracep->declBit(c+19725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_4", false,-1);
        tracep->declBit(c+19726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_11_5", false,-1);
        tracep->declBit(c+19727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_0", false,-1);
        tracep->declBit(c+19728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_1", false,-1);
        tracep->declBit(c+24122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_2", false,-1);
        tracep->declBit(c+19710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_3", false,-1);
        tracep->declBit(c+19729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_4", false,-1);
        tracep->declBit(c+19730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_5", false,-1);
        tracep->declBit(c+19731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_6", false,-1);
        tracep->declBit(c+19732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_12_7", false,-1);
        tracep->declBit(c+19733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_0", false,-1);
        tracep->declBit(c+19734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_1", false,-1);
        tracep->declBit(c+19735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_2", false,-1);
        tracep->declBit(c+19736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_3", false,-1);
        tracep->declBit(c+19737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_4", false,-1);
        tracep->declBit(c+19738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_13_5", false,-1);
        tracep->declBit(c+19739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_0", false,-1);
        tracep->declBit(c+19740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_1", false,-1);
        tracep->declBit(c+19741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_2", false,-1);
        tracep->declBit(c+19742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_3", false,-1);
        tracep->declBit(c+19743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_4", false,-1);
        tracep->declBit(c+19744,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_5", false,-1);
        tracep->declBit(c+19745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_6", false,-1);
        tracep->declBit(c+19746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_14_7", false,-1);
        tracep->declBit(c+19747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_0", false,-1);
        tracep->declBit(c+19748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_1", false,-1);
        tracep->declBit(c+19749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_2", false,-1);
        tracep->declBit(c+19750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_3", false,-1);
        tracep->declBit(c+19751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_4", false,-1);
        tracep->declBit(c+19752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_15_5", false,-1);
        tracep->declBit(c+1340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_0", false,-1);
        tracep->declBit(c+1341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_1", false,-1);
        tracep->declBit(c+1342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_2", false,-1);
        tracep->declBit(c+1343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_3", false,-1);
        tracep->declBit(c+1344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_4", false,-1);
        tracep->declBit(c+1345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_5", false,-1);
        tracep->declBit(c+1346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_6", false,-1);
        tracep->declBit(c+1347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_16_7", false,-1);
        tracep->declBit(c+1348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_0", false,-1);
        tracep->declBit(c+1349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_1", false,-1);
        tracep->declBit(c+1350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_2", false,-1);
        tracep->declBit(c+1351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_3", false,-1);
        tracep->declBit(c+1352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_4", false,-1);
        tracep->declBit(c+1353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_17_5", false,-1);
        tracep->declBit(c+1354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_0", false,-1);
        tracep->declBit(c+1355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_18_7", false,-1);
        tracep->declBit(c+19999,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_0", false,-1);
        tracep->declBit(c+20000,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_1", false,-1);
        tracep->declBit(c+20001,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_2", false,-1);
        tracep->declBit(c+20002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_3", false,-1);
        tracep->declBit(c+20003,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_4", false,-1);
        tracep->declBit(c+20004,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_19_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_1_5", false,-1);
        tracep->declBit(c+20005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_0", false,-1);
        tracep->declBit(c+20006,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_1", false,-1);
        tracep->declBit(c+20007,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_2", false,-1);
        tracep->declBit(c+20008,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_3", false,-1);
        tracep->declBit(c+20009,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_4", false,-1);
        tracep->declBit(c+20010,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_5", false,-1);
        tracep->declBit(c+20011,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_6", false,-1);
        tracep->declBit(c+20012,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_20_7", false,-1);
        tracep->declBit(c+20013,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_0", false,-1);
        tracep->declBit(c+20014,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_1", false,-1);
        tracep->declBit(c+20015,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_2", false,-1);
        tracep->declBit(c+20016,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_3", false,-1);
        tracep->declBit(c+20017,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_4", false,-1);
        tracep->declBit(c+20018,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_21_5", false,-1);
        tracep->declBit(c+20019,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_0", false,-1);
        tracep->declBit(c+20020,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_1", false,-1);
        tracep->declBit(c+20021,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_2", false,-1);
        tracep->declBit(c+20022,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_3", false,-1);
        tracep->declBit(c+20023,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_4", false,-1);
        tracep->declBit(c+20024,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_5", false,-1);
        tracep->declBit(c+20025,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_22_7", false,-1);
        tracep->declBit(c+20026,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_0", false,-1);
        tracep->declBit(c+20027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_1", false,-1);
        tracep->declBit(c+20028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_2", false,-1);
        tracep->declBit(c+20029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_3", false,-1);
        tracep->declBit(c+20030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_23_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_24_7", false,-1);
        tracep->declBit(c+1356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_0", false,-1);
        tracep->declBit(c+1357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_1", false,-1);
        tracep->declBit(c+11899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_2", false,-1);
        tracep->declBit(c+1358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_3", false,-1);
        tracep->declBit(c+1359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_25_5", false,-1);
        tracep->declBit(c+1360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_0", false,-1);
        tracep->declBit(c+1361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_1", false,-1);
        tracep->declBit(c+1362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_2", false,-1);
        tracep->declBit(c+1363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_26_7", false,-1);
        tracep->declBit(c+1364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_0", false,-1);
        tracep->declBit(c+1365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_1", false,-1);
        tracep->declBit(c+1366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_2", false,-1);
        tracep->declBit(c+1367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_27_5", false,-1);
        tracep->declBit(c+1368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_0", false,-1);
        tracep->declBit(c+1369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_1", false,-1);
        tracep->declBit(c+1370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_2", false,-1);
        tracep->declBit(c+1371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_28_7", false,-1);
        tracep->declBit(c+1372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_0", false,-1);
        tracep->declBit(c+1373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_1", false,-1);
        tracep->declBit(c+1374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_2", false,-1);
        tracep->declBit(c+1375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_29_5", false,-1);
        tracep->declBit(c+1376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_0", false,-1);
        tracep->declBit(c+1377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_1", false,-1);
        tracep->declBit(c+1378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_2", false,-1);
        tracep->declBit(c+1379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_3", false,-1);
        tracep->declBit(c+11900,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_2_7", false,-1);
        tracep->declBit(c+1380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_0", false,-1);
        tracep->declBit(c+1381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_1", false,-1);
        tracep->declBit(c+1382,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_2", false,-1);
        tracep->declBit(c+1383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_30_7", false,-1);
        tracep->declBit(c+1384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_0", false,-1);
        tracep->declBit(c+1385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_1", false,-1);
        tracep->declBit(c+1386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_2", false,-1);
        tracep->declBit(c+1387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_31_5", false,-1);
        tracep->declBit(c+1388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_0", false,-1);
        tracep->declBit(c+1389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_1", false,-1);
        tracep->declBit(c+1390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_2", false,-1);
        tracep->declBit(c+1391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_32_7", false,-1);
        tracep->declBit(c+1392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_0", false,-1);
        tracep->declBit(c+1393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_1", false,-1);
        tracep->declBit(c+1394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_2", false,-1);
        tracep->declBit(c+1395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_3", false,-1);
        tracep->declBit(c+1396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_4", false,-1);
        tracep->declBit(c+1397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_3_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_1", false,-1);
        tracep->declBit(c+1398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_2", false,-1);
        tracep->declBit(c+1399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_3", false,-1);
        tracep->declBit(c+1400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_4", false,-1);
        tracep->declBit(c+1401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_5", false,-1);
        tracep->declBit(c+1402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_6", false,-1);
        tracep->declBit(c+1403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_4_7", false,-1);
        tracep->declBit(c+1404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_0", false,-1);
        tracep->declBit(c+1405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_1", false,-1);
        tracep->declBit(c+1406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_2", false,-1);
        tracep->declBit(c+1407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_3", false,-1);
        tracep->declBit(c+1408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_4", false,-1);
        tracep->declBit(c+1409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_5_5", false,-1);
        tracep->declBit(c+1410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_0", false,-1);
        tracep->declBit(c+1411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_1", false,-1);
        tracep->declBit(c+1412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_2", false,-1);
        tracep->declBit(c+1413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_3", false,-1);
        tracep->declBit(c+1414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_4", false,-1);
        tracep->declBit(c+1415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_6_7", false,-1);
        tracep->declBit(c+1416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_0", false,-1);
        tracep->declBit(c+1417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_1", false,-1);
        tracep->declBit(c+1418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_2", false,-1);
        tracep->declBit(c+1419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_3", false,-1);
        tracep->declBit(c+19753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_4", false,-1);
        tracep->declBit(c+19754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_7_5", false,-1);
        tracep->declBit(c+19755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_0", false,-1);
        tracep->declBit(c+19756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_1", false,-1);
        tracep->declBit(c+19757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_2", false,-1);
        tracep->declBit(c+19758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_3", false,-1);
        tracep->declBit(c+19759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_4", false,-1);
        tracep->declBit(c+19760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_5", false,-1);
        tracep->declBit(c+19761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_6", false,-1);
        tracep->declBit(c+19762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_8_7", false,-1);
        tracep->declBit(c+19763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_0", false,-1);
        tracep->declBit(c+19764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_1", false,-1);
        tracep->declBit(c+19765,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_2", false,-1);
        tracep->declBit(c+19766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_3", false,-1);
        tracep->declBit(c+19767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_4", false,-1);
        tracep->declBit(c+19768,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_L_9_5", false,-1);
        tracep->declBit(c+23269,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_0", false,-1);
        tracep->declBit(c+23270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_1", false,-1);
        tracep->declBit(c+23271,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_2", false,-1);
        tracep->declBit(c+23272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_3", false,-1);
        tracep->declBit(c+23273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_4", false,-1);
        tracep->declBit(c+23274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_5", false,-1);
        tracep->declBit(c+23275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_6", false,-1);
        tracep->declBit(c+23276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_10_7", false,-1);
        tracep->declBit(c+23277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_0", false,-1);
        tracep->declBit(c+23278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_1", false,-1);
        tracep->declBit(c+23279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_2", false,-1);
        tracep->declBit(c+23280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_3", false,-1);
        tracep->declBit(c+24138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_11_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_0", false,-1);
        tracep->declBit(c+23281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_1", false,-1);
        tracep->declBit(c+23282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_2", false,-1);
        tracep->declBit(c+23283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_3", false,-1);
        tracep->declBit(c+23284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_4", false,-1);
        tracep->declBit(c+23285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_5", false,-1);
        tracep->declBit(c+23286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_12_7", false,-1);
        tracep->declBit(c+23287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_0", false,-1);
        tracep->declBit(c+23288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_1", false,-1);
        tracep->declBit(c+23289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_2", false,-1);
        tracep->declBit(c+23290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_3", false,-1);
        tracep->declBit(c+23291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_4", false,-1);
        tracep->declBit(c+23292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_13_5", false,-1);
        tracep->declBit(c+23293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_0", false,-1);
        tracep->declBit(c+23294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_1", false,-1);
        tracep->declBit(c+23295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_2", false,-1);
        tracep->declBit(c+23296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_14_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_15_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_16_7", false,-1);
        tracep->declBit(c+23297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_0", false,-1);
        tracep->declBit(c+23298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_1", false,-1);
        tracep->declBit(c+23299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_2", false,-1);
        tracep->declBit(c+23300,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_3", false,-1);
        tracep->declBit(c+23227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_4", false,-1);
        tracep->declBit(c+23223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_17_5", false,-1);
        tracep->declBit(c+23301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_0", false,-1);
        tracep->declBit(c+23302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_1", false,-1);
        tracep->declBit(c+23303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_2", false,-1);
        tracep->declBit(c+23304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_3", false,-1);
        tracep->declBit(c+23305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_4", false,-1);
        tracep->declBit(c+23306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_5", false,-1);
        tracep->declBit(c+23307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_6", false,-1);
        tracep->declBit(c+23308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_18_7", false,-1);
        tracep->declBit(c+23309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_0", false,-1);
        tracep->declBit(c+23310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_1", false,-1);
        tracep->declBit(c+23311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_2", false,-1);
        tracep->declBit(c+23312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_3", false,-1);
        tracep->declBit(c+24137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_19_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_1_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_0", false,-1);
        tracep->declBit(c+23313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_1", false,-1);
        tracep->declBit(c+23314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_2", false,-1);
        tracep->declBit(c+23315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_3", false,-1);
        tracep->declBit(c+23316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_4", false,-1);
        tracep->declBit(c+23317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_5", false,-1);
        tracep->declBit(c+23318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_20_7", false,-1);
        tracep->declBit(c+23319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_0", false,-1);
        tracep->declBit(c+23320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_1", false,-1);
        tracep->declBit(c+23321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_2", false,-1);
        tracep->declBit(c+23322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_3", false,-1);
        tracep->declBit(c+23323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_4", false,-1);
        tracep->declBit(c+23324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_21_5", false,-1);
        tracep->declBit(c+23325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_0", false,-1);
        tracep->declBit(c+23326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_1", false,-1);
        tracep->declBit(c+23327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_2", false,-1);
        tracep->declBit(c+23328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_22_7", false,-1);
        tracep->declBit(c+23329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_0", false,-1);
        tracep->declBit(c+23330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_1", false,-1);
        tracep->declBit(c+23331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_2", false,-1);
        tracep->declBit(c+23332,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_3", false,-1);
        tracep->declBit(c+23226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_4", false,-1);
        tracep->declBit(c+23222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_23_5", false,-1);
        tracep->declBit(c+23333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_0", false,-1);
        tracep->declBit(c+23334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_1", false,-1);
        tracep->declBit(c+23335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_2", false,-1);
        tracep->declBit(c+23336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_3", false,-1);
        tracep->declBit(c+23337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_4", false,-1);
        tracep->declBit(c+23338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_5", false,-1);
        tracep->declBit(c+23339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_6", false,-1);
        tracep->declBit(c+23340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_24_7", false,-1);
        tracep->declBit(c+23341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_0", false,-1);
        tracep->declBit(c+23342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_1", false,-1);
        tracep->declBit(c+23343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_2", false,-1);
        tracep->declBit(c+23344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_3", false,-1);
        tracep->declBit(c+24136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_25_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_0", false,-1);
        tracep->declBit(c+23345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_1", false,-1);
        tracep->declBit(c+23346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_2", false,-1);
        tracep->declBit(c+23347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_3", false,-1);
        tracep->declBit(c+23348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_4", false,-1);
        tracep->declBit(c+23349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_5", false,-1);
        tracep->declBit(c+23350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_26_7", false,-1);
        tracep->declBit(c+23351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_0", false,-1);
        tracep->declBit(c+23352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_1", false,-1);
        tracep->declBit(c+23353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_2", false,-1);
        tracep->declBit(c+23354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_3", false,-1);
        tracep->declBit(c+23355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_4", false,-1);
        tracep->declBit(c+23356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_27_5", false,-1);
        tracep->declBit(c+23357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_0", false,-1);
        tracep->declBit(c+23358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_1", false,-1);
        tracep->declBit(c+23359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_2", false,-1);
        tracep->declBit(c+23360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_28_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_1", false,-1);
        tracep->declBit(c+11901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_29_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_2_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_32_7", false,-1);
        tracep->declBit(c+23361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_0", false,-1);
        tracep->declBit(c+23362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_1", false,-1);
        tracep->declBit(c+23363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_2", false,-1);
        tracep->declBit(c+23364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_3", false,-1);
        tracep->declBit(c+23229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_4", false,-1);
        tracep->declBit(c+23225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_3_5", false,-1);
        tracep->declBit(c+23365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_0", false,-1);
        tracep->declBit(c+23366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_1", false,-1);
        tracep->declBit(c+23367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_2", false,-1);
        tracep->declBit(c+23368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_3", false,-1);
        tracep->declBit(c+23369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_4", false,-1);
        tracep->declBit(c+23370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_5", false,-1);
        tracep->declBit(c+23371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_6", false,-1);
        tracep->declBit(c+23372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_4_7", false,-1);
        tracep->declBit(c+23373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_0", false,-1);
        tracep->declBit(c+23374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_1", false,-1);
        tracep->declBit(c+23375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_2", false,-1);
        tracep->declBit(c+23376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_3", false,-1);
        tracep->declBit(c+24139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_5_5", false,-1);
        tracep->declBit(c+11902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_0", false,-1);
        tracep->declBit(c+23377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_1", false,-1);
        tracep->declBit(c+23378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_2", false,-1);
        tracep->declBit(c+23379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_3", false,-1);
        tracep->declBit(c+23380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_4", false,-1);
        tracep->declBit(c+23381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_5", false,-1);
        tracep->declBit(c+23382,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_6_7", false,-1);
        tracep->declBit(c+23383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_0", false,-1);
        tracep->declBit(c+23384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_1", false,-1);
        tracep->declBit(c+23385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_2", false,-1);
        tracep->declBit(c+23386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_3", false,-1);
        tracep->declBit(c+23387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_4", false,-1);
        tracep->declBit(c+23388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_7_5", false,-1);
        tracep->declBit(c+23389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_0", false,-1);
        tracep->declBit(c+23390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_1", false,-1);
        tracep->declBit(c+23391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_2", false,-1);
        tracep->declBit(c+23392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_8_7", false,-1);
        tracep->declBit(c+23393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_0", false,-1);
        tracep->declBit(c+23394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_1", false,-1);
        tracep->declBit(c+23395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_2", false,-1);
        tracep->declBit(c+23396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_3", false,-1);
        tracep->declBit(c+23228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_4", false,-1);
        tracep->declBit(c+23224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_R_9_5", false,-1);
        tracep->declBit(c+19842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_0", false,-1);
        tracep->declBit(c+19843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_1", false,-1);
        tracep->declBit(c+19844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_2", false,-1);
        tracep->declBit(c+19845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_3", false,-1);
        tracep->declBit(c+19846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_4", false,-1);
        tracep->declBit(c+19847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_5", false,-1);
        tracep->declBit(c+19848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_6", false,-1);
        tracep->declBit(c+19849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_10_7", false,-1);
        tracep->declBit(c+19850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_0", false,-1);
        tracep->declBit(c+19851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_1", false,-1);
        tracep->declBit(c+19852,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_2", false,-1);
        tracep->declBit(c+19853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_3", false,-1);
        tracep->declBit(c+20213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_4", false,-1);
        tracep->declBit(c+20214,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_11_5", false,-1);
        tracep->declBit(c+20215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_0", false,-1);
        tracep->declBit(c+20216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_1", false,-1);
        tracep->declBit(c+20217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_2", false,-1);
        tracep->declBit(c+20218,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_3", false,-1);
        tracep->declBit(c+20219,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_4", false,-1);
        tracep->declBit(c+20220,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_5", false,-1);
        tracep->declBit(c+20221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_6", false,-1);
        tracep->declBit(c+20222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_12_7", false,-1);
        tracep->declBit(c+20223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_0", false,-1);
        tracep->declBit(c+20224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_1", false,-1);
        tracep->declBit(c+20225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_2", false,-1);
        tracep->declBit(c+20226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_3", false,-1);
        tracep->declBit(c+20227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_4", false,-1);
        tracep->declBit(c+20228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_13_5", false,-1);
        tracep->declBit(c+20229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_0", false,-1);
        tracep->declBit(c+20230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_1", false,-1);
        tracep->declBit(c+20231,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_2", false,-1);
        tracep->declBit(c+20232,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_3", false,-1);
        tracep->declBit(c+20233,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_4", false,-1);
        tracep->declBit(c+20234,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_5", false,-1);
        tracep->declBit(c+20235,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_6", false,-1);
        tracep->declBit(c+20236,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_14_7", false,-1);
        tracep->declBit(c+20237,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_0", false,-1);
        tracep->declBit(c+20238,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_1", false,-1);
        tracep->declBit(c+20239,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_2", false,-1);
        tracep->declBit(c+20240,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_3", false,-1);
        tracep->declBit(c+20241,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_4", false,-1);
        tracep->declBit(c+20242,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_15_5", false,-1);
        tracep->declBit(c+20243,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_0", false,-1);
        tracep->declBit(c+20244,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_17_5", false,-1);
        tracep->declBit(c+19774,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_0", false,-1);
        tracep->declBit(c+19775,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_1", false,-1);
        tracep->declBit(c+19776,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_2", false,-1);
        tracep->declBit(c+19777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_3", false,-1);
        tracep->declBit(c+19778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_4", false,-1);
        tracep->declBit(c+19779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_5", false,-1);
        tracep->declBit(c+19780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_6", false,-1);
        tracep->declBit(c+19781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_18_7", false,-1);
        tracep->declBit(c+19782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_0", false,-1);
        tracep->declBit(c+19783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_1", false,-1);
        tracep->declBit(c+19784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_2", false,-1);
        tracep->declBit(c+19785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_3", false,-1);
        tracep->declBit(c+19786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_4", false,-1);
        tracep->declBit(c+19787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_19_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_1_5", false,-1);
        tracep->declBit(c+19788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_0", false,-1);
        tracep->declBit(c+19789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_1", false,-1);
        tracep->declBit(c+19790,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_2", false,-1);
        tracep->declBit(c+19791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_3", false,-1);
        tracep->declBit(c+19792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_4", false,-1);
        tracep->declBit(c+19793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_5", false,-1);
        tracep->declBit(c+19794,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_20_7", false,-1);
        tracep->declBit(c+19795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_0", false,-1);
        tracep->declBit(c+19796,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_1", false,-1);
        tracep->declBit(c+19797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_2", false,-1);
        tracep->declBit(c+19798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_3", false,-1);
        tracep->declBit(c+19799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_4", false,-1);
        tracep->declBit(c+19800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_21_5", false,-1);
        tracep->declBit(c+19801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_0", false,-1);
        tracep->declBit(c+19802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_1", false,-1);
        tracep->declBit(c+19803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_2", false,-1);
        tracep->declBit(c+19804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_3", false,-1);
        tracep->declBit(c+19805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_22_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_23_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_0", false,-1);
        tracep->declBit(c+20148,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_1", false,-1);
        tracep->declBit(c+20149,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_2", false,-1);
        tracep->declBit(c+20150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_3", false,-1);
        tracep->declBit(c+20151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_4", false,-1);
        tracep->declBit(c+20152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_25_5", false,-1);
        tracep->declBit(c+20153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_0", false,-1);
        tracep->declBit(c+20154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_1", false,-1);
        tracep->declBit(c+20155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_2", false,-1);
        tracep->declBit(c+20156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_3", false,-1);
        tracep->declBit(c+20157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_4", false,-1);
        tracep->declBit(c+20158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_5", false,-1);
        tracep->declBit(c+20159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_6", false,-1);
        tracep->declBit(c+20160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_26_7", false,-1);
        tracep->declBit(c+20161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_0", false,-1);
        tracep->declBit(c+20162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_1", false,-1);
        tracep->declBit(c+20163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_2", false,-1);
        tracep->declBit(c+20164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_3", false,-1);
        tracep->declBit(c+20165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_4", false,-1);
        tracep->declBit(c+20166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_27_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_0", false,-1);
        tracep->declBit(c+20167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_1", false,-1);
        tracep->declBit(c+20168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_2", false,-1);
        tracep->declBit(c+20169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_3", false,-1);
        tracep->declBit(c+20170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_4", false,-1);
        tracep->declBit(c+20171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_5", false,-1);
        tracep->declBit(c+20172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_6", false,-1);
        tracep->declBit(c+20173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_28_7", false,-1);
        tracep->declBit(c+20174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_0", false,-1);
        tracep->declBit(c+20175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_1", false,-1);
        tracep->declBit(c+20176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_2", false,-1);
        tracep->declBit(c+20177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_3", false,-1);
        tracep->declBit(c+20178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_4", false,-1);
        tracep->declBit(c+20179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_29_5", false,-1);
        tracep->declBit(c+20083,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_0", false,-1);
        tracep->declBit(c+20084,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_1", false,-1);
        tracep->declBit(c+20085,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_2", false,-1);
        tracep->declBit(c+20086,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_2_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_32_7", false,-1);
        tracep->declBit(c+20087,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_0", false,-1);
        tracep->declBit(c+20088,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_1", false,-1);
        tracep->declBit(c+20089,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_2", false,-1);
        tracep->declBit(c+20090,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_3", false,-1);
        tracep->declBit(c+20091,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_4", false,-1);
        tracep->declBit(c+20092,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_3_5", false,-1);
        tracep->declBit(c+20093,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_0", false,-1);
        tracep->declBit(c+20094,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_1", false,-1);
        tracep->declBit(c+20095,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_2", false,-1);
        tracep->declBit(c+20096,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_3", false,-1);
        tracep->declBit(c+20097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_4", false,-1);
        tracep->declBit(c+20098,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_5", false,-1);
        tracep->declBit(c+20099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_6", false,-1);
        tracep->declBit(c+20100,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_4_7", false,-1);
        tracep->declBit(c+20101,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_0", false,-1);
        tracep->declBit(c+20102,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_1", false,-1);
        tracep->declBit(c+20103,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_2", false,-1);
        tracep->declBit(c+20104,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_3", false,-1);
        tracep->declBit(c+20105,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_4", false,-1);
        tracep->declBit(c+20106,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_5_5", false,-1);
        tracep->declBit(c+20107,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_0", false,-1);
        tracep->declBit(c+20108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_1", false,-1);
        tracep->declBit(c+20109,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_2", false,-1);
        tracep->declBit(c+20110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_3", false,-1);
        tracep->declBit(c+20111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_4", false,-1);
        tracep->declBit(c+20112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_5", false,-1);
        tracep->declBit(c+20113,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_6", false,-1);
        tracep->declBit(c+20114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_6_7", false,-1);
        tracep->declBit(c+19854,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_0", false,-1);
        tracep->declBit(c+19855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_1", false,-1);
        tracep->declBit(c+19856,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_2", false,-1);
        tracep->declBit(c+19857,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_3", false,-1);
        tracep->declBit(c+19858,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_4", false,-1);
        tracep->declBit(c+19859,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_7_5", false,-1);
        tracep->declBit(c+19860,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_0", false,-1);
        tracep->declBit(c+19861,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_1", false,-1);
        tracep->declBit(c+19862,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_2", false,-1);
        tracep->declBit(c+19863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_3", false,-1);
        tracep->declBit(c+19864,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_4", false,-1);
        tracep->declBit(c+19865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_5", false,-1);
        tracep->declBit(c+19866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_6", false,-1);
        tracep->declBit(c+19867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_8_7", false,-1);
        tracep->declBit(c+19868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_0", false,-1);
        tracep->declBit(c+19869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_1", false,-1);
        tracep->declBit(c+19870,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_2", false,-1);
        tracep->declBit(c+19871,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_3", false,-1);
        tracep->declBit(c+19872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_4", false,-1);
        tracep->declBit(c+19873,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2F_T_9_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_B_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_L_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_R_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 A2Freg_T_9_0", false,-1);
        tracep->declBit(c+16518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_0", false,-1);
        tracep->declBit(c+16519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_1", false,-1);
        tracep->declBit(c+16520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_10", false,-1);
        tracep->declBit(c+16521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_11", false,-1);
        tracep->declBit(c+16522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_12", false,-1);
        tracep->declBit(c+16523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_13", false,-1);
        tracep->declBit(c+16524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_14", false,-1);
        tracep->declBit(c+16525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_15", false,-1);
        tracep->declBit(c+16526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_16", false,-1);
        tracep->declBit(c+16527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_17", false,-1);
        tracep->declBit(c+16528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_2", false,-1);
        tracep->declBit(c+16529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_3", false,-1);
        tracep->declBit(c+16530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_4", false,-1);
        tracep->declBit(c+16531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_5", false,-1);
        tracep->declBit(c+16532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_6", false,-1);
        tracep->declBit(c+16533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_7", false,-1);
        tracep->declBit(c+16534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_8", false,-1);
        tracep->declBit(c+16535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_10_9", false,-1);
        tracep->declBit(c+16536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_0", false,-1);
        tracep->declBit(c+16537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_1", false,-1);
        tracep->declBit(c+16538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_10", false,-1);
        tracep->declBit(c+16539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_11", false,-1);
        tracep->declBit(c+16540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_2", false,-1);
        tracep->declBit(c+16541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_3", false,-1);
        tracep->declBit(c+16542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_4", false,-1);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_5", false,-1);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_6", false,-1);
        tracep->declBit(c+16543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_7", false,-1);
        tracep->declBit(c+16544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_8", false,-1);
        tracep->declBit(c+16545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_11_9", false,-1);
        tracep->declBit(c+16546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_0", false,-1);
        tracep->declBit(c+16547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_1", false,-1);
        tracep->declBit(c+16548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_10", false,-1);
        tracep->declBit(c+16549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_11", false,-1);
        tracep->declBit(c+16550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_12", false,-1);
        tracep->declBit(c+16551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_13", false,-1);
        tracep->declBit(c+16552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_14", false,-1);
        tracep->declBit(c+16553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_15", false,-1);
        tracep->declBit(c+16554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_16", false,-1);
        tracep->declBit(c+16555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_17", false,-1);
        tracep->declBit(c+16556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_2", false,-1);
        tracep->declBit(c+16557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_3", false,-1);
        tracep->declBit(c+16558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_4", false,-1);
        tracep->declBit(c+16559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_5", false,-1);
        tracep->declBit(c+16560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_6", false,-1);
        tracep->declBit(c+16561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_7", false,-1);
        tracep->declBit(c+16562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_8", false,-1);
        tracep->declBit(c+16563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_12_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_0", false,-1);
        tracep->declBit(c+16564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_1", false,-1);
        tracep->declBit(c+16565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_10", false,-1);
        tracep->declBit(c+16566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_11", false,-1);
        tracep->declBit(c+16567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_2", false,-1);
        tracep->declBit(c+16568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_3", false,-1);
        tracep->declBit(c+16569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_4", false,-1);
        tracep->declBit(c+16570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_5", false,-1);
        tracep->declBit(c+16571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_6", false,-1);
        tracep->declBit(c+16572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_7", false,-1);
        tracep->declBit(c+16573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_8", false,-1);
        tracep->declBit(c+16574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_13_9", false,-1);
        tracep->declBit(c+16575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_0", false,-1);
        tracep->declBit(c+16576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_1", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_10", false,-1);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_11", false,-1);
        tracep->declBit(c+16577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_12", false,-1);
        tracep->declBit(c+16578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_13", false,-1);
        tracep->declBit(c+16579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_14", false,-1);
        tracep->declBit(c+16580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_15", false,-1);
        tracep->declBit(c+16581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_16", false,-1);
        tracep->declBit(c+16582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_17", false,-1);
        tracep->declBit(c+16583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_2", false,-1);
        tracep->declBit(c+16584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_3", false,-1);
        tracep->declBit(c+16585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_4", false,-1);
        tracep->declBit(c+16586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_5", false,-1);
        tracep->declBit(c+16587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_6", false,-1);
        tracep->declBit(c+16588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_7", false,-1);
        tracep->declBit(c+16589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_8", false,-1);
        tracep->declBit(c+16590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_14_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_0", false,-1);
        tracep->declBit(c+16591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_1", false,-1);
        tracep->declBit(c+16592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_11", false,-1);
        tracep->declBit(c+16593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_2", false,-1);
        tracep->declBit(c+16594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_3", false,-1);
        tracep->declBit(c+16595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_4", false,-1);
        tracep->declBit(c+16596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_5", false,-1);
        tracep->declBit(c+16597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_6", false,-1);
        tracep->declBit(c+16598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_7", false,-1);
        tracep->declBit(c+16599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_8", false,-1);
        tracep->declBit(c+16600,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_15_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_16_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_17_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_1", false,-1);
        tracep->declBit(c+16601,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_10", false,-1);
        tracep->declBit(c+16602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_11", false,-1);
        tracep->declBit(c+16603,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_12", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_13", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_14", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_15", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_6", false,-1);
        tracep->declBit(c+16604,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_7", false,-1);
        tracep->declBit(c+16605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_8", false,-1);
        tracep->declBit(c+16606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_18_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_0", false,-1);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_1", false,-1);
        tracep->declBit(c+16607,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_10", false,-1);
        tracep->declBit(c+16608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_11", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_2", false,-1);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_3", false,-1);
        tracep->declBit(c+16609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_4", false,-1);
        tracep->declBit(c+16610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_5", false,-1);
        tracep->declBit(c+16611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_6", false,-1);
        tracep->declBit(c+16612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_7", false,-1);
        tracep->declBit(c+16613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_8", false,-1);
        tracep->declBit(c+16614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_19_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_1_9", false,-1);
        tracep->declBit(c+16615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_0", false,-1);
        tracep->declBit(c+16616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_1", false,-1);
        tracep->declBit(c+16617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_10", false,-1);
        tracep->declBit(c+16618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_11", false,-1);
        tracep->declBit(c+16619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_12", false,-1);
        tracep->declBit(c+16620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_13", false,-1);
        tracep->declBit(c+16621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_14", false,-1);
        tracep->declBit(c+16622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_15", false,-1);
        tracep->declBit(c+16623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_16", false,-1);
        tracep->declBit(c+16624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_17", false,-1);
        tracep->declBit(c+16625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_2", false,-1);
        tracep->declBit(c+16626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_3", false,-1);
        tracep->declBit(c+16627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_4", false,-1);
        tracep->declBit(c+16628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_5", false,-1);
        tracep->declBit(c+16629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_6", false,-1);
        tracep->declBit(c+16630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_7", false,-1);
        tracep->declBit(c+16631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_8", false,-1);
        tracep->declBit(c+16632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_20_9", false,-1);
        tracep->declBit(c+16633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_0", false,-1);
        tracep->declBit(c+16634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_1", false,-1);
        tracep->declBit(c+16635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_10", false,-1);
        tracep->declBit(c+16636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_11", false,-1);
        tracep->declBit(c+16637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_2", false,-1);
        tracep->declBit(c+16638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_3", false,-1);
        tracep->declBit(c+16639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_4", false,-1);
        tracep->declBit(c+16640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_5", false,-1);
        tracep->declBit(c+16641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_6", false,-1);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_7", false,-1);
        tracep->declBit(c+16642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_8", false,-1);
        tracep->declBit(c+16643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_21_9", false,-1);
        tracep->declBit(c+16644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_0", false,-1);
        tracep->declBit(c+16645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_1", false,-1);
        tracep->declBit(c+16646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_10", false,-1);
        tracep->declBit(c+16647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_11", false,-1);
        tracep->declBit(c+16648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_12", false,-1);
        tracep->declBit(c+16649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_13", false,-1);
        tracep->declBit(c+16650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_14", false,-1);
        tracep->declBit(c+16651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_15", false,-1);
        tracep->declBit(c+16652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_16", false,-1);
        tracep->declBit(c+16653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_17", false,-1);
        tracep->declBit(c+16654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_2", false,-1);
        tracep->declBit(c+16655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_3", false,-1);
        tracep->declBit(c+16656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_4", false,-1);
        tracep->declBit(c+16657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_5", false,-1);
        tracep->declBit(c+16658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_6", false,-1);
        tracep->declBit(c+16659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_7", false,-1);
        tracep->declBit(c+16660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_8", false,-1);
        tracep->declBit(c+16661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_22_9", false,-1);
        tracep->declBit(c+16662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_0", false,-1);
        tracep->declBit(c+16663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_1", false,-1);
        tracep->declBit(c+16664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_11", false,-1);
        tracep->declBit(c+16665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_2", false,-1);
        tracep->declBit(c+16666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_3", false,-1);
        tracep->declBit(c+16667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_4", false,-1);
        tracep->declBit(c+16668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_5", false,-1);
        tracep->declBit(c+16669,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_6", false,-1);
        tracep->declBit(c+16670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_7", false,-1);
        tracep->declBit(c+16671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_8", false,-1);
        tracep->declBit(c+16672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_23_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_15", false,-1);
        tracep->declBit(c+16673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_16", false,-1);
        tracep->declBit(c+16674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_24_9", false,-1);
        tracep->declBit(c+16675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_0", false,-1);
        tracep->declBit(c+16676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_1", false,-1);
        tracep->declBit(c+16677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_10", false,-1);
        tracep->declBit(c+16678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_11", false,-1);
        tracep->declBit(c+16679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_2", false,-1);
        tracep->declBit(c+16680,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_3", false,-1);
        tracep->declBit(c+16681,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_4", false,-1);
        tracep->declBit(c+16682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_5", false,-1);
        tracep->declBit(c+16683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_6", false,-1);
        tracep->declBit(c+16684,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_7", false,-1);
        tracep->declBit(c+16685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_8", false,-1);
        tracep->declBit(c+16686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_25_9", false,-1);
        tracep->declBit(c+16687,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_0", false,-1);
        tracep->declBit(c+16688,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_1", false,-1);
        tracep->declBit(c+16689,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_10", false,-1);
        tracep->declBit(c+16690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_11", false,-1);
        tracep->declBit(c+16691,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_12", false,-1);
        tracep->declBit(c+16692,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_13", false,-1);
        tracep->declBit(c+16693,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_14", false,-1);
        tracep->declBit(c+16694,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_15", false,-1);
        tracep->declBit(c+16695,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_16", false,-1);
        tracep->declBit(c+16696,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_17", false,-1);
        tracep->declBit(c+16697,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_2", false,-1);
        tracep->declBit(c+16698,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_3", false,-1);
        tracep->declBit(c+16699,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_4", false,-1);
        tracep->declBit(c+16700,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_5", false,-1);
        tracep->declBit(c+16701,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_6", false,-1);
        tracep->declBit(c+16702,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_7", false,-1);
        tracep->declBit(c+16703,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_8", false,-1);
        tracep->declBit(c+16704,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_26_9", false,-1);
        tracep->declBit(c+16705,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_0", false,-1);
        tracep->declBit(c+16706,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_1", false,-1);
        tracep->declBit(c+16707,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_10", false,-1);
        tracep->declBit(c+16708,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_11", false,-1);
        tracep->declBit(c+16709,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_2", false,-1);
        tracep->declBit(c+16710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_3", false,-1);
        tracep->declBit(c+16711,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_4", false,-1);
        tracep->declBit(c+16712,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_5", false,-1);
        tracep->declBit(c+16713,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_6", false,-1);
        tracep->declBit(c+16714,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_7", false,-1);
        tracep->declBit(c+16715,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_8", false,-1);
        tracep->declBit(c+16716,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_27_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_0", false,-1);
        tracep->declBit(c+16717,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_14", false,-1);
        tracep->declBit(c+16718,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_15", false,-1);
        tracep->declBit(c+16719,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_16", false,-1);
        tracep->declBit(c+16720,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_17", false,-1);
        tracep->declBit(c+16721,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_2", false,-1);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_3", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_28_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_0", false,-1);
        tracep->declBit(c+16722,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_1", false,-1);
        tracep->declBit(c+16723,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_10", false,-1);
        tracep->declBit(c+16724,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_11", false,-1);
        tracep->declBit(c+16725,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_2", false,-1);
        tracep->declBit(c+16726,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_3", false,-1);
        tracep->declBit(c+16727,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_4", false,-1);
        tracep->declBit(c+16728,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_5", false,-1);
        tracep->declBit(c+16729,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_6", false,-1);
        tracep->declBit(c+16730,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_7", false,-1);
        tracep->declBit(c+16731,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_8", false,-1);
        tracep->declBit(c+16732,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_29_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_0", false,-1);
        tracep->declBit(c+16733,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_1", false,-1);
        tracep->declBit(c+16734,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_10", false,-1);
        tracep->declBit(c+16735,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_11", false,-1);
        tracep->declBit(c+16736,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_12", false,-1);
        tracep->declBit(c+16737,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_13", false,-1);
        tracep->declBit(c+16738,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_14", false,-1);
        tracep->declBit(c+16739,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_15", false,-1);
        tracep->declBit(c+16740,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_16", false,-1);
        tracep->declBit(c+16741,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_17", false,-1);
        tracep->declBit(c+16742,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_2", false,-1);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_3", false,-1);
        tracep->declBit(c+16743,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_4", false,-1);
        tracep->declBit(c+16744,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_5", false,-1);
        tracep->declBit(c+16745,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_6", false,-1);
        tracep->declBit(c+16746,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_7", false,-1);
        tracep->declBit(c+16747,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_8", false,-1);
        tracep->declBit(c+16748,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_2_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_30_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_31_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_32_9", false,-1);
        tracep->declBit(c+16749,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_0", false,-1);
        tracep->declBit(c+16750,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_1", false,-1);
        tracep->declBit(c+16751,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_10", false,-1);
        tracep->declBit(c+16752,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_11", false,-1);
        tracep->declBit(c+16753,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_2", false,-1);
        tracep->declBit(c+16754,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_3", false,-1);
        tracep->declBit(c+16755,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_4", false,-1);
        tracep->declBit(c+16756,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_5", false,-1);
        tracep->declBit(c+16757,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_6", false,-1);
        tracep->declBit(c+16758,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_7", false,-1);
        tracep->declBit(c+16759,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_8", false,-1);
        tracep->declBit(c+16760,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_3_9", false,-1);
        tracep->declBit(c+16761,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_0", false,-1);
        tracep->declBit(c+16762,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_1", false,-1);
        tracep->declBit(c+16763,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_10", false,-1);
        tracep->declBit(c+16764,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_11", false,-1);
        tracep->declBit(c+16765,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_12", false,-1);
        tracep->declBit(c+16766,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_13", false,-1);
        tracep->declBit(c+16767,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_14", false,-1);
        tracep->declBit(c+16768,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_15", false,-1);
        tracep->declBit(c+16769,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_16", false,-1);
        tracep->declBit(c+16770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_17", false,-1);
        tracep->declBit(c+16771,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_2", false,-1);
        tracep->declBit(c+16772,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_3", false,-1);
        tracep->declBit(c+16773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_4", false,-1);
        tracep->declBit(c+16774,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_5", false,-1);
        tracep->declBit(c+16775,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_6", false,-1);
        tracep->declBit(c+16776,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_7", false,-1);
        tracep->declBit(c+16777,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_8", false,-1);
        tracep->declBit(c+16778,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_4_9", false,-1);
        tracep->declBit(c+16779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_0", false,-1);
        tracep->declBit(c+16780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_1", false,-1);
        tracep->declBit(c+16781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_10", false,-1);
        tracep->declBit(c+16782,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_11", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_2", false,-1);
        tracep->declBit(c+16783,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_3", false,-1);
        tracep->declBit(c+16784,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_4", false,-1);
        tracep->declBit(c+16785,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_5", false,-1);
        tracep->declBit(c+16786,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_6", false,-1);
        tracep->declBit(c+16787,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_7", false,-1);
        tracep->declBit(c+16788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_8", false,-1);
        tracep->declBit(c+16789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_5_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_0", false,-1);
        tracep->declBit(c+16790,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_1", false,-1);
        tracep->declBit(c+16791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_10", false,-1);
        tracep->declBit(c+16792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_11", false,-1);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_12", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_13", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_14", false,-1);
        tracep->declBit(c+16793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_15", false,-1);
        tracep->declBit(c+16794,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_16", false,-1);
        tracep->declBit(c+16795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_17", false,-1);
        tracep->declBit(c+16796,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_2", false,-1);
        tracep->declBit(c+16797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_3", false,-1);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_4", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_5", false,-1);
        tracep->declBit(c+16798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_6", false,-1);
        tracep->declBit(c+16799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_7", false,-1);
        tracep->declBit(c+16800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_8", false,-1);
        tracep->declBit(c+16801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_6_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_0", false,-1);
        tracep->declBit(c+16802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_1", false,-1);
        tracep->declBit(c+16803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_10", false,-1);
        tracep->declBit(c+16804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_11", false,-1);
        tracep->declBit(c+16805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_2", false,-1);
        tracep->declBit(c+16806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_3", false,-1);
        tracep->declBit(c+16807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_4", false,-1);
        tracep->declBit(c+16808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_5", false,-1);
        tracep->declBit(c+16809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_6", false,-1);
        tracep->declBit(c+16810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_7", false,-1);
        tracep->declBit(c+16811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_8", false,-1);
        tracep->declBit(c+16812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_7_9", false,-1);
        tracep->declBit(c+16813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_0", false,-1);
        tracep->declBit(c+16814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_1", false,-1);
        tracep->declBit(c+16815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_10", false,-1);
        tracep->declBit(c+16816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_11", false,-1);
        tracep->declBit(c+16817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_12", false,-1);
        tracep->declBit(c+16818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_13", false,-1);
        tracep->declBit(c+16819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_14", false,-1);
        tracep->declBit(c+16820,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_15", false,-1);
        tracep->declBit(c+16821,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_16", false,-1);
        tracep->declBit(c+16822,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_17", false,-1);
        tracep->declBit(c+16823,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_2", false,-1);
        tracep->declBit(c+16824,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_3", false,-1);
        tracep->declBit(c+16825,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_4", false,-1);
        tracep->declBit(c+16826,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_5", false,-1);
        tracep->declBit(c+16827,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_6", false,-1);
        tracep->declBit(c+16828,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_7", false,-1);
        tracep->declBit(c+16829,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_8", false,-1);
        tracep->declBit(c+16830,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_8_9", false,-1);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_0", false,-1);
        tracep->declBit(c+16831,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_1", false,-1);
        tracep->declBit(c+16832,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_10", false,-1);
        tracep->declBit(c+16833,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_11", false,-1);
        tracep->declBit(c+16834,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_2", false,-1);
        tracep->declBit(c+16835,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_3", false,-1);
        tracep->declBit(c+16836,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_4", false,-1);
        tracep->declBit(c+16837,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_5", false,-1);
        tracep->declBit(c+16838,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_6", false,-1);
        tracep->declBit(c+16839,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_7", false,-1);
        tracep->declBit(c+16840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_8", false,-1);
        tracep->declBit(c+16841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_B_9_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_10_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_11_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_1", false,-1);
        tracep->declBit(c+16842,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_10", false,-1);
        tracep->declBit(c+16843,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_11", false,-1);
        tracep->declBit(c+16844,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_12", false,-1);
        tracep->declBit(c+16845,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_13", false,-1);
        tracep->declBit(c+16846,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_14", false,-1);
        tracep->declBit(c+16847,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_15", false,-1);
        tracep->declBit(c+16848,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_7", false,-1);
        tracep->declBit(c+16849,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_8", false,-1);
        tracep->declBit(c+16850,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_12_9", false,-1);
        tracep->declBit(c+16851,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_0", false,-1);
        tracep->declBit(c+16852,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_11", false,-1);
        tracep->declBit(c+16853,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_2", false,-1);
        tracep->declBit(c+16854,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_3", false,-1);
        tracep->declBit(c+16855,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_4", false,-1);
        tracep->declBit(c+16856,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_5", false,-1);
        tracep->declBit(c+16857,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_13_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_0", false,-1);
        tracep->declBit(c+16858,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_17", false,-1);
        tracep->declBit(c+16859,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_2", false,-1);
        tracep->declBit(c+16860,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_3", false,-1);
        tracep->declBit(c+16861,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_4", false,-1);
        tracep->declBit(c+16862,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_5", false,-1);
        tracep->declBit(c+16863,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_6", false,-1);
        tracep->declBit(c+16864,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_7", false,-1);
        tracep->declBit(c+16865,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_8", false,-1);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_14_9", false,-1);
        tracep->declBit(c+16866,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_0", false,-1);
        tracep->declBit(c+16867,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_11", false,-1);
        tracep->declBit(c+16868,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_2", false,-1);
        tracep->declBit(c+16869,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_3", false,-1);
        tracep->declBit(c+16870,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_4", false,-1);
        tracep->declBit(c+16871,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_5", false,-1);
        tracep->declBit(c+16872,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_6", false,-1);
        tracep->declBit(c+16873,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_7", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_15_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_16_9", false,-1);
        tracep->declBit(c+16874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_0", false,-1);
        tracep->declBit(c+16875,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_11", false,-1);
        tracep->declBit(c+16876,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_2", false,-1);
        tracep->declBit(c+16877,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_3", false,-1);
        tracep->declBit(c+16878,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_4", false,-1);
        tracep->declBit(c+16879,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_5", false,-1);
        tracep->declBit(c+16880,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_6", false,-1);
        tracep->declBit(c+16881,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_17_9", false,-1);
        tracep->declBit(c+16882,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_0", false,-1);
        tracep->declBit(c+16883,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_1", false,-1);
        tracep->declBit(c+16884,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_10", false,-1);
        tracep->declBit(c+16885,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_11", false,-1);
        tracep->declBit(c+16886,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_12", false,-1);
        tracep->declBit(c+16887,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_13", false,-1);
        tracep->declBit(c+16888,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_14", false,-1);
        tracep->declBit(c+16889,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_17", false,-1);
        tracep->declBit(c+16890,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_2", false,-1);
        tracep->declBit(c+16891,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_3", false,-1);
        tracep->declBit(c+16892,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_4", false,-1);
        tracep->declBit(c+16893,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_5", false,-1);
        tracep->declBit(c+16894,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_6", false,-1);
        tracep->declBit(c+16895,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_7", false,-1);
        tracep->declBit(c+16896,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_8", false,-1);
        tracep->declBit(c+16897,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_18_9", false,-1);
        tracep->declBit(c+16898,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_0", false,-1);
        tracep->declBit(c+16899,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_11", false,-1);
        tracep->declBit(c+16900,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_2", false,-1);
        tracep->declBit(c+16901,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_3", false,-1);
        tracep->declBit(c+16902,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_4", false,-1);
        tracep->declBit(c+16903,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_5", false,-1);
        tracep->declBit(c+16904,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_6", false,-1);
        tracep->declBit(c+16905,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_19_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_1_9", false,-1);
        tracep->declBit(c+20031,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_0", false,-1);
        tracep->declBit(c+20032,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_1", false,-1);
        tracep->declBit(c+20033,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_10", false,-1);
        tracep->declBit(c+20034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_11", false,-1);
        tracep->declBit(c+20035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_12", false,-1);
        tracep->declBit(c+20036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_13", false,-1);
        tracep->declBit(c+20037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_14", false,-1);
        tracep->declBit(c+20038,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_15", false,-1);
        tracep->declBit(c+20039,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_16", false,-1);
        tracep->declBit(c+20040,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_17", false,-1);
        tracep->declBit(c+20041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_2", false,-1);
        tracep->declBit(c+20042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_3", false,-1);
        tracep->declBit(c+20043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_4", false,-1);
        tracep->declBit(c+20044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_5", false,-1);
        tracep->declBit(c+20045,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_6", false,-1);
        tracep->declBit(c+20046,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_7", false,-1);
        tracep->declBit(c+20047,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_8", false,-1);
        tracep->declBit(c+20048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_20_9", false,-1);
        tracep->declBit(c+20049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_0", false,-1);
        tracep->declBit(c+20050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_1", false,-1);
        tracep->declBit(c+20051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_10", false,-1);
        tracep->declBit(c+20052,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_11", false,-1);
        tracep->declBit(c+20053,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_2", false,-1);
        tracep->declBit(c+20054,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_3", false,-1);
        tracep->declBit(c+20055,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_4", false,-1);
        tracep->declBit(c+20056,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_5", false,-1);
        tracep->declBit(c+20057,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_6", false,-1);
        tracep->declBit(c+20058,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_7", false,-1);
        tracep->declBit(c+20059,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_8", false,-1);
        tracep->declBit(c+20060,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_21_9", false,-1);
        tracep->declBit(c+20061,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_0", false,-1);
        tracep->declBit(c+20062,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_22_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_23_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_24_9", false,-1);
        tracep->declBit(c+16906,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_0", false,-1);
        tracep->declBit(c+16907,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_11", false,-1);
        tracep->declBit(c+16908,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_2", false,-1);
        tracep->declBit(c+16909,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_3", false,-1);
        tracep->declBit(c+16910,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_4", false,-1);
        tracep->declBit(c+16911,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_5", false,-1);
        tracep->declBit(c+16912,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_6", false,-1);
        tracep->declBit(c+16913,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_7", false,-1);
        tracep->declBit(c+16914,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_25_9", false,-1);
        tracep->declBit(c+16915,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_0", false,-1);
        tracep->declBit(c+16916,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_17", false,-1);
        tracep->declBit(c+16917,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_2", false,-1);
        tracep->declBit(c+16918,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_3", false,-1);
        tracep->declBit(c+16919,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_4", false,-1);
        tracep->declBit(c+16920,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_5", false,-1);
        tracep->declBit(c+16921,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_6", false,-1);
        tracep->declBit(c+16922,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_7", false,-1);
        tracep->declBit(c+16923,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_26_9", false,-1);
        tracep->declBit(c+16924,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_0", false,-1);
        tracep->declBit(c+16925,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_11", false,-1);
        tracep->declBit(c+16926,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_2", false,-1);
        tracep->declBit(c+16927,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_3", false,-1);
        tracep->declBit(c+16928,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_4", false,-1);
        tracep->declBit(c+16929,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_5", false,-1);
        tracep->declBit(c+16930,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_6", false,-1);
        tracep->declBit(c+16931,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_7", false,-1);
        tracep->declBit(c+16932,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_27_9", false,-1);
        tracep->declBit(c+16933,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_0", false,-1);
        tracep->declBit(c+16934,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_17", false,-1);
        tracep->declBit(c+16935,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_2", false,-1);
        tracep->declBit(c+16936,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_3", false,-1);
        tracep->declBit(c+16937,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_4", false,-1);
        tracep->declBit(c+16938,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_5", false,-1);
        tracep->declBit(c+16939,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_6", false,-1);
        tracep->declBit(c+16940,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_7", false,-1);
        tracep->declBit(c+16941,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_28_9", false,-1);
        tracep->declBit(c+16942,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_0", false,-1);
        tracep->declBit(c+16943,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_11", false,-1);
        tracep->declBit(c+16944,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_2", false,-1);
        tracep->declBit(c+16945,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_3", false,-1);
        tracep->declBit(c+16946,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_4", false,-1);
        tracep->declBit(c+16947,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_5", false,-1);
        tracep->declBit(c+16948,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_6", false,-1);
        tracep->declBit(c+16949,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_7", false,-1);
        tracep->declBit(c+16950,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_29_9", false,-1);
        tracep->declBit(c+16951,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_0", false,-1);
        tracep->declBit(c+16952,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_17", false,-1);
        tracep->declBit(c+16953,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_2", false,-1);
        tracep->declBit(c+16954,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_3", false,-1);
        tracep->declBit(c+16955,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_4", false,-1);
        tracep->declBit(c+16956,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_5", false,-1);
        tracep->declBit(c+16957,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_6", false,-1);
        tracep->declBit(c+16958,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_7", false,-1);
        tracep->declBit(c+16959,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_2_9", false,-1);
        tracep->declBit(c+16960,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_0", false,-1);
        tracep->declBit(c+16961,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_17", false,-1);
        tracep->declBit(c+16962,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_2", false,-1);
        tracep->declBit(c+16963,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_3", false,-1);
        tracep->declBit(c+16964,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_4", false,-1);
        tracep->declBit(c+16965,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_5", false,-1);
        tracep->declBit(c+16966,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_6", false,-1);
        tracep->declBit(c+16967,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_7", false,-1);
        tracep->declBit(c+16968,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_30_9", false,-1);
        tracep->declBit(c+16969,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_0", false,-1);
        tracep->declBit(c+16970,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_11", false,-1);
        tracep->declBit(c+16971,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_2", false,-1);
        tracep->declBit(c+16972,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_3", false,-1);
        tracep->declBit(c+16973,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_4", false,-1);
        tracep->declBit(c+16974,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_5", false,-1);
        tracep->declBit(c+16975,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_6", false,-1);
        tracep->declBit(c+16976,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_7", false,-1);
        tracep->declBit(c+16977,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_31_9", false,-1);
        tracep->declBit(c+16978,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_0", false,-1);
        tracep->declBit(c+16979,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_17", false,-1);
        tracep->declBit(c+16980,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_2", false,-1);
        tracep->declBit(c+16981,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_3", false,-1);
        tracep->declBit(c+16982,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_4", false,-1);
        tracep->declBit(c+16983,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_5", false,-1);
        tracep->declBit(c+16984,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_6", false,-1);
        tracep->declBit(c+16985,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_7", false,-1);
        tracep->declBit(c+16986,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_32_9", false,-1);
        tracep->declBit(c+16987,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_0", false,-1);
        tracep->declBit(c+16988,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_11", false,-1);
        tracep->declBit(c+16989,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_2", false,-1);
        tracep->declBit(c+16990,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_3", false,-1);
        tracep->declBit(c+16991,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_4", false,-1);
        tracep->declBit(c+16992,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_5", false,-1);
        tracep->declBit(c+16993,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_6", false,-1);
        tracep->declBit(c+16994,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_7", false,-1);
        tracep->declBit(c+16995,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_3_9", false,-1);
        tracep->declBit(c+16996,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_0", false,-1);
        tracep->declBit(c+16997,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_1", false,-1);
        tracep->declBit(c+16998,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_10", false,-1);
        tracep->declBit(c+16999,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_11", false,-1);
        tracep->declBit(c+17000,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_12", false,-1);
        tracep->declBit(c+17001,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_13", false,-1);
        tracep->declBit(c+17002,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_17", false,-1);
        tracep->declBit(c+17003,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_2", false,-1);
        tracep->declBit(c+17004,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_3", false,-1);
        tracep->declBit(c+17005,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_4", false,-1);
        tracep->declBit(c+17006,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_5", false,-1);
        tracep->declBit(c+17007,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_6", false,-1);
        tracep->declBit(c+17008,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_7", false,-1);
        tracep->declBit(c+17009,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_8", false,-1);
        tracep->declBit(c+17010,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_4_9", false,-1);
        tracep->declBit(c+17011,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_0", false,-1);
        tracep->declBit(c+17012,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_1", false,-1);
        tracep->declBit(c+17013,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_10", false,-1);
        tracep->declBit(c+17014,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_11", false,-1);
        tracep->declBit(c+17015,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_2", false,-1);
        tracep->declBit(c+17016,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_3", false,-1);
        tracep->declBit(c+17017,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_4", false,-1);
        tracep->declBit(c+17018,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_5", false,-1);
        tracep->declBit(c+17019,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_6", false,-1);
        tracep->declBit(c+17020,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_7", false,-1);
        tracep->declBit(c+17021,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_8", false,-1);
        tracep->declBit(c+17022,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_5_9", false,-1);
        tracep->declBit(c+17023,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_0", false,-1);
        tracep->declBit(c+17024,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_1", false,-1);
        tracep->declBit(c+17025,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_10", false,-1);
        tracep->declBit(c+17026,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_11", false,-1);
        tracep->declBit(c+17027,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_12", false,-1);
        tracep->declBit(c+17028,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_13", false,-1);
        tracep->declBit(c+17029,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_14", false,-1);
        tracep->declBit(c+17030,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_15", false,-1);
        tracep->declBit(c+17031,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_16", false,-1);
        tracep->declBit(c+17032,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_17", false,-1);
        tracep->declBit(c+17033,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_2", false,-1);
        tracep->declBit(c+17034,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_3", false,-1);
        tracep->declBit(c+17035,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_4", false,-1);
        tracep->declBit(c+17036,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_5", false,-1);
        tracep->declBit(c+17037,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_6", false,-1);
        tracep->declBit(c+17038,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_7", false,-1);
        tracep->declBit(c+17039,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_8", false,-1);
        tracep->declBit(c+17040,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_6_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_7_9", false,-1);
        tracep->declBit(c+17041,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_0", false,-1);
        tracep->declBit(c+17042,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_17", false,-1);
        tracep->declBit(c+17043,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_2", false,-1);
        tracep->declBit(c+17044,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_3", false,-1);
        tracep->declBit(c+17045,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_4", false,-1);
        tracep->declBit(c+17046,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_5", false,-1);
        tracep->declBit(c+17047,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_6", false,-1);
        tracep->declBit(c+17048,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_7", false,-1);
        tracep->declBit(c+17049,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_8_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_L_9_9", false,-1);
        tracep->declBit(c+17050,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_0", false,-1);
        tracep->declBit(c+17051,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_1", false,-1);
        tracep->declBit(c+17052,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_10", false,-1);
        tracep->declBit(c+17053,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_11", false,-1);
        tracep->declBit(c+17054,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_12", false,-1);
        tracep->declBit(c+17055,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_13", false,-1);
        tracep->declBit(c+17056,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_17", false,-1);
        tracep->declBit(c+17057,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_2", false,-1);
        tracep->declBit(c+17058,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_3", false,-1);
        tracep->declBit(c+17059,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_4", false,-1);
        tracep->declBit(c+17060,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_5", false,-1);
        tracep->declBit(c+17061,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_6", false,-1);
        tracep->declBit(c+17062,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_8", false,-1);
        tracep->declBit(c+17063,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_10_9", false,-1);
        tracep->declBit(c+17064,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_0", false,-1);
        tracep->declBit(c+17065,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_1", false,-1);
        tracep->declBit(c+17066,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_10", false,-1);
        tracep->declBit(c+17067,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_11", false,-1);
        tracep->declBit(c+17068,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_2", false,-1);
        tracep->declBit(c+17069,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_3", false,-1);
        tracep->declBit(c+17070,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_4", false,-1);
        tracep->declBit(c+17071,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_5", false,-1);
        tracep->declBit(c+17072,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_6", false,-1);
        tracep->declBit(c+17073,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_7", false,-1);
        tracep->declBit(c+17074,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_8", false,-1);
        tracep->declBit(c+17075,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_11_9", false,-1);
        tracep->declBit(c+17076,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_0", false,-1);
        tracep->declBit(c+17077,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_11", false,-1);
        tracep->declBit(c+17078,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_12", false,-1);
        tracep->declBit(c+17079,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_13", false,-1);
        tracep->declBit(c+17080,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_14", false,-1);
        tracep->declBit(c+17081,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_15", false,-1);
        tracep->declBit(c+17082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_16", false,-1);
        tracep->declBit(c+17083,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_17", false,-1);
        tracep->declBit(c+17084,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_2", false,-1);
        tracep->declBit(c+17085,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_3", false,-1);
        tracep->declBit(c+17086,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_4", false,-1);
        tracep->declBit(c+17087,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_5", false,-1);
        tracep->declBit(c+17088,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_6", false,-1);
        tracep->declBit(c+17089,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_12_9", false,-1);
        tracep->declBit(c+17090,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_0", false,-1);
        tracep->declBit(c+17091,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_11", false,-1);
        tracep->declBit(c+17092,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_2", false,-1);
        tracep->declBit(c+17093,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_3", false,-1);
        tracep->declBit(c+17094,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_4", false,-1);
        tracep->declBit(c+17095,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_5", false,-1);
        tracep->declBit(c+17096,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_6", false,-1);
        tracep->declBit(c+17097,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_13_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_14_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_15_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_16_9", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_0", false,-1);
        tracep->declBit(c+16411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_1", false,-1);
        tracep->declBit(c+17098,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_10", false,-1);
        tracep->declBit(c+17099,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_11", false,-1);
        tracep->declBit(c+16415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_2", false,-1);
        tracep->declBit(c+17100,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_3", false,-1);
        tracep->declBit(c+17101,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_4", false,-1);
        tracep->declBit(c+17102,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_5", false,-1);
        tracep->declBit(c+17103,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_7", false,-1);
        tracep->declBit(c+17104,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_8", false,-1);
        tracep->declBit(c+17105,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_17_9", false,-1);
        tracep->declBit(c+17106,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_0", false,-1);
        tracep->declBit(c+17107,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_1", false,-1);
        tracep->declBit(c+17108,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_10", false,-1);
        tracep->declBit(c+17109,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_11", false,-1);
        tracep->declBit(c+17110,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_12", false,-1);
        tracep->declBit(c+17111,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_13", false,-1);
        tracep->declBit(c+17112,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_17", false,-1);
        tracep->declBit(c+17113,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_2", false,-1);
        tracep->declBit(c+17114,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_3", false,-1);
        tracep->declBit(c+17115,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_4", false,-1);
        tracep->declBit(c+17116,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_5", false,-1);
        tracep->declBit(c+17117,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_6", false,-1);
        tracep->declBit(c+17118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_8", false,-1);
        tracep->declBit(c+17119,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_18_9", false,-1);
        tracep->declBit(c+17120,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_0", false,-1);
        tracep->declBit(c+17121,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_1", false,-1);
        tracep->declBit(c+17122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_10", false,-1);
        tracep->declBit(c+17123,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_11", false,-1);
        tracep->declBit(c+17124,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_2", false,-1);
        tracep->declBit(c+17125,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_3", false,-1);
        tracep->declBit(c+17126,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_4", false,-1);
        tracep->declBit(c+17127,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_5", false,-1);
        tracep->declBit(c+17128,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_6", false,-1);
        tracep->declBit(c+17129,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_7", false,-1);
        tracep->declBit(c+17130,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_8", false,-1);
        tracep->declBit(c+17131,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_19_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_1_9", false,-1);
        tracep->declBit(c+17132,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_0", false,-1);
        tracep->declBit(c+17133,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_11", false,-1);
        tracep->declBit(c+17134,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_12", false,-1);
        tracep->declBit(c+17135,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_13", false,-1);
        tracep->declBit(c+17136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_14", false,-1);
        tracep->declBit(c+17137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_15", false,-1);
        tracep->declBit(c+17138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_16", false,-1);
        tracep->declBit(c+17139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_17", false,-1);
        tracep->declBit(c+17140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_2", false,-1);
        tracep->declBit(c+17141,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_3", false,-1);
        tracep->declBit(c+17142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_4", false,-1);
        tracep->declBit(c+17143,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_5", false,-1);
        tracep->declBit(c+17144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_6", false,-1);
        tracep->declBit(c+17145,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_20_9", false,-1);
        tracep->declBit(c+17146,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_0", false,-1);
        tracep->declBit(c+17147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_11", false,-1);
        tracep->declBit(c+17148,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_2", false,-1);
        tracep->declBit(c+17149,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_3", false,-1);
        tracep->declBit(c+17150,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_4", false,-1);
        tracep->declBit(c+17151,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_5", false,-1);
        tracep->declBit(c+17152,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_6", false,-1);
        tracep->declBit(c+17153,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_21_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_22_9", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_0", false,-1);
        tracep->declBit(c+16410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_1", false,-1);
        tracep->declBit(c+17154,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_10", false,-1);
        tracep->declBit(c+17155,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_11", false,-1);
        tracep->declBit(c+16414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_2", false,-1);
        tracep->declBit(c+17156,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_3", false,-1);
        tracep->declBit(c+17157,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_4", false,-1);
        tracep->declBit(c+17158,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_5", false,-1);
        tracep->declBit(c+17159,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_7", false,-1);
        tracep->declBit(c+17160,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_8", false,-1);
        tracep->declBit(c+17161,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_23_9", false,-1);
        tracep->declBit(c+17162,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_0", false,-1);
        tracep->declBit(c+17163,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_1", false,-1);
        tracep->declBit(c+17164,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_10", false,-1);
        tracep->declBit(c+17165,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_11", false,-1);
        tracep->declBit(c+17166,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_12", false,-1);
        tracep->declBit(c+17167,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_13", false,-1);
        tracep->declBit(c+17168,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_17", false,-1);
        tracep->declBit(c+17169,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_2", false,-1);
        tracep->declBit(c+17170,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_3", false,-1);
        tracep->declBit(c+17171,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_4", false,-1);
        tracep->declBit(c+17172,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_5", false,-1);
        tracep->declBit(c+17173,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_6", false,-1);
        tracep->declBit(c+17174,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_8", false,-1);
        tracep->declBit(c+17175,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_24_9", false,-1);
        tracep->declBit(c+17176,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_0", false,-1);
        tracep->declBit(c+17177,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_1", false,-1);
        tracep->declBit(c+17178,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_10", false,-1);
        tracep->declBit(c+17179,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_11", false,-1);
        tracep->declBit(c+17180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_2", false,-1);
        tracep->declBit(c+17181,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_3", false,-1);
        tracep->declBit(c+17182,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_4", false,-1);
        tracep->declBit(c+17183,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_5", false,-1);
        tracep->declBit(c+17184,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_6", false,-1);
        tracep->declBit(c+17185,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_7", false,-1);
        tracep->declBit(c+17186,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_8", false,-1);
        tracep->declBit(c+17187,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_25_9", false,-1);
        tracep->declBit(c+17188,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_0", false,-1);
        tracep->declBit(c+17189,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_11", false,-1);
        tracep->declBit(c+17190,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_12", false,-1);
        tracep->declBit(c+17191,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_13", false,-1);
        tracep->declBit(c+17192,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_14", false,-1);
        tracep->declBit(c+17193,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_15", false,-1);
        tracep->declBit(c+17194,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_16", false,-1);
        tracep->declBit(c+17195,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_17", false,-1);
        tracep->declBit(c+17196,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_2", false,-1);
        tracep->declBit(c+17197,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_3", false,-1);
        tracep->declBit(c+17198,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_4", false,-1);
        tracep->declBit(c+17199,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_5", false,-1);
        tracep->declBit(c+17200,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_6", false,-1);
        tracep->declBit(c+17201,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_26_9", false,-1);
        tracep->declBit(c+17202,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_0", false,-1);
        tracep->declBit(c+17203,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_11", false,-1);
        tracep->declBit(c+17204,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_2", false,-1);
        tracep->declBit(c+17205,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_3", false,-1);
        tracep->declBit(c+17206,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_4", false,-1);
        tracep->declBit(c+17207,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_5", false,-1);
        tracep->declBit(c+17208,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_6", false,-1);
        tracep->declBit(c+17209,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_27_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_28_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_29_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_2_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_30_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_31_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_32_9", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_0", false,-1);
        tracep->declBit(c+16413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_1", false,-1);
        tracep->declBit(c+17210,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_10", false,-1);
        tracep->declBit(c+17211,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_11", false,-1);
        tracep->declBit(c+16417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_2", false,-1);
        tracep->declBit(c+17212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_3", false,-1);
        tracep->declBit(c+17213,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_4", false,-1);
        tracep->declBit(c+17214,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_5", false,-1);
        tracep->declBit(c+17215,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_7", false,-1);
        tracep->declBit(c+17216,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_8", false,-1);
        tracep->declBit(c+17217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_3_9", false,-1);
        tracep->declBit(c+17218,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_0", false,-1);
        tracep->declBit(c+17219,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_1", false,-1);
        tracep->declBit(c+17220,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_10", false,-1);
        tracep->declBit(c+17221,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_11", false,-1);
        tracep->declBit(c+17222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_12", false,-1);
        tracep->declBit(c+17223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_13", false,-1);
        tracep->declBit(c+17224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_17", false,-1);
        tracep->declBit(c+17225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_2", false,-1);
        tracep->declBit(c+17226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_3", false,-1);
        tracep->declBit(c+17227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_4", false,-1);
        tracep->declBit(c+17228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_5", false,-1);
        tracep->declBit(c+17229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_6", false,-1);
        tracep->declBit(c+17230,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_8", false,-1);
        tracep->declBit(c+17231,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_4_9", false,-1);
        tracep->declBit(c+17232,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_0", false,-1);
        tracep->declBit(c+17233,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_1", false,-1);
        tracep->declBit(c+17234,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_10", false,-1);
        tracep->declBit(c+17235,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_11", false,-1);
        tracep->declBit(c+17236,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_2", false,-1);
        tracep->declBit(c+17237,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_3", false,-1);
        tracep->declBit(c+17238,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_4", false,-1);
        tracep->declBit(c+17239,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_5", false,-1);
        tracep->declBit(c+17240,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_6", false,-1);
        tracep->declBit(c+17241,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_7", false,-1);
        tracep->declBit(c+17242,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_8", false,-1);
        tracep->declBit(c+17243,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_5_9", false,-1);
        tracep->declBit(c+17244,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_0", false,-1);
        tracep->declBit(c+17245,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_11", false,-1);
        tracep->declBit(c+17246,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_12", false,-1);
        tracep->declBit(c+17247,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_13", false,-1);
        tracep->declBit(c+17248,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_14", false,-1);
        tracep->declBit(c+17249,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_15", false,-1);
        tracep->declBit(c+17250,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_16", false,-1);
        tracep->declBit(c+17251,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_17", false,-1);
        tracep->declBit(c+17252,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_2", false,-1);
        tracep->declBit(c+17253,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_3", false,-1);
        tracep->declBit(c+17254,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_4", false,-1);
        tracep->declBit(c+17255,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_5", false,-1);
        tracep->declBit(c+17256,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_6", false,-1);
        tracep->declBit(c+17257,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_6_9", false,-1);
        tracep->declBit(c+17258,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_0", false,-1);
        tracep->declBit(c+17259,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_11", false,-1);
        tracep->declBit(c+17260,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_2", false,-1);
        tracep->declBit(c+17261,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_3", false,-1);
        tracep->declBit(c+17262,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_4", false,-1);
        tracep->declBit(c+17263,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_5", false,-1);
        tracep->declBit(c+17264,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_6", false,-1);
        tracep->declBit(c+17265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_7_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_8_9", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_0", false,-1);
        tracep->declBit(c+16412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_1", false,-1);
        tracep->declBit(c+17266,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_10", false,-1);
        tracep->declBit(c+17267,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_11", false,-1);
        tracep->declBit(c+16416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_2", false,-1);
        tracep->declBit(c+17268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_3", false,-1);
        tracep->declBit(c+17269,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_4", false,-1);
        tracep->declBit(c+17270,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_5", false,-1);
        tracep->declBit(c+17271,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_7", false,-1);
        tracep->declBit(c+17272,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_8", false,-1);
        tracep->declBit(c+17273,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_R_9_9", false,-1);
        tracep->declBit(c+17274,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_0", false,-1);
        tracep->declBit(c+17275,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_1", false,-1);
        tracep->declBit(c+17276,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_10", false,-1);
        tracep->declBit(c+17277,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_11", false,-1);
        tracep->declBit(c+17278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_12", false,-1);
        tracep->declBit(c+17279,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_13", false,-1);
        tracep->declBit(c+17280,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_14", false,-1);
        tracep->declBit(c+17281,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_15", false,-1);
        tracep->declBit(c+17282,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_16", false,-1);
        tracep->declBit(c+17283,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_17", false,-1);
        tracep->declBit(c+17284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_2", false,-1);
        tracep->declBit(c+17285,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_3", false,-1);
        tracep->declBit(c+17286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_4", false,-1);
        tracep->declBit(c+17287,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_5", false,-1);
        tracep->declBit(c+17288,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_6", false,-1);
        tracep->declBit(c+17289,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_7", false,-1);
        tracep->declBit(c+17290,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_8", false,-1);
        tracep->declBit(c+17291,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_10_9", false,-1);
        tracep->declBit(c+17292,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_0", false,-1);
        tracep->declBit(c+17293,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_1", false,-1);
        tracep->declBit(c+17294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_10", false,-1);
        tracep->declBit(c+17295,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_11", false,-1);
        tracep->declBit(c+17296,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_2", false,-1);
        tracep->declBit(c+17297,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_3", false,-1);
        tracep->declBit(c+17298,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_4", false,-1);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_5", false,-1);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_6", false,-1);
        tracep->declBit(c+17299,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_7", false,-1);
        tracep->declBit(c+17300,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_8", false,-1);
        tracep->declBit(c+17301,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_11_9", false,-1);
        tracep->declBit(c+17302,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_0", false,-1);
        tracep->declBit(c+17303,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_1", false,-1);
        tracep->declBit(c+17304,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_10", false,-1);
        tracep->declBit(c+17305,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_11", false,-1);
        tracep->declBit(c+17306,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_12", false,-1);
        tracep->declBit(c+17307,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_13", false,-1);
        tracep->declBit(c+17308,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_14", false,-1);
        tracep->declBit(c+17309,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_15", false,-1);
        tracep->declBit(c+17310,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_16", false,-1);
        tracep->declBit(c+17311,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_17", false,-1);
        tracep->declBit(c+17312,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_2", false,-1);
        tracep->declBit(c+17313,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_3", false,-1);
        tracep->declBit(c+17314,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_4", false,-1);
        tracep->declBit(c+17315,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_5", false,-1);
        tracep->declBit(c+17316,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_6", false,-1);
        tracep->declBit(c+17317,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_7", false,-1);
        tracep->declBit(c+17318,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_8", false,-1);
        tracep->declBit(c+17319,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_12_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_0", false,-1);
        tracep->declBit(c+17320,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_1", false,-1);
        tracep->declBit(c+17321,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_10", false,-1);
        tracep->declBit(c+17322,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_11", false,-1);
        tracep->declBit(c+17323,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_2", false,-1);
        tracep->declBit(c+17324,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_3", false,-1);
        tracep->declBit(c+17325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_4", false,-1);
        tracep->declBit(c+17326,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_5", false,-1);
        tracep->declBit(c+17327,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_6", false,-1);
        tracep->declBit(c+17328,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_7", false,-1);
        tracep->declBit(c+17329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_8", false,-1);
        tracep->declBit(c+17330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_13_9", false,-1);
        tracep->declBit(c+17331,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_0", false,-1);
        tracep->declBit(c+17332,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_1", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_10", false,-1);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_11", false,-1);
        tracep->declBit(c+17333,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_12", false,-1);
        tracep->declBit(c+17334,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_13", false,-1);
        tracep->declBit(c+17335,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_14", false,-1);
        tracep->declBit(c+17336,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_15", false,-1);
        tracep->declBit(c+17337,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_16", false,-1);
        tracep->declBit(c+17338,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_17", false,-1);
        tracep->declBit(c+17339,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_2", false,-1);
        tracep->declBit(c+17340,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_3", false,-1);
        tracep->declBit(c+17341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_4", false,-1);
        tracep->declBit(c+17342,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_5", false,-1);
        tracep->declBit(c+17343,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_6", false,-1);
        tracep->declBit(c+17344,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_7", false,-1);
        tracep->declBit(c+17345,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_8", false,-1);
        tracep->declBit(c+17346,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_14_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_0", false,-1);
        tracep->declBit(c+17347,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_1", false,-1);
        tracep->declBit(c+17348,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_11", false,-1);
        tracep->declBit(c+17349,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_2", false,-1);
        tracep->declBit(c+17350,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_3", false,-1);
        tracep->declBit(c+17351,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_4", false,-1);
        tracep->declBit(c+17352,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_5", false,-1);
        tracep->declBit(c+17353,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_6", false,-1);
        tracep->declBit(c+17354,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_7", false,-1);
        tracep->declBit(c+17355,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_8", false,-1);
        tracep->declBit(c+17356,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_15_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_16_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_17_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_1", false,-1);
        tracep->declBit(c+17357,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_10", false,-1);
        tracep->declBit(c+17358,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_11", false,-1);
        tracep->declBit(c+17359,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_12", false,-1);
        tracep->declBit(c+17360,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_13", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_14", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_15", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_16", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_7", false,-1);
        tracep->declBit(c+17361,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_8", false,-1);
        tracep->declBit(c+17362,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_18_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_0", false,-1);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_1", false,-1);
        tracep->declBit(c+17363,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_10", false,-1);
        tracep->declBit(c+17364,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_11", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_2", false,-1);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_3", false,-1);
        tracep->declBit(c+17365,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_4", false,-1);
        tracep->declBit(c+17366,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_5", false,-1);
        tracep->declBit(c+17367,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_6", false,-1);
        tracep->declBit(c+17368,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_7", false,-1);
        tracep->declBit(c+17369,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_8", false,-1);
        tracep->declBit(c+17370,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_19_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_1_9", false,-1);
        tracep->declBit(c+17371,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_0", false,-1);
        tracep->declBit(c+17372,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_1", false,-1);
        tracep->declBit(c+17373,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_10", false,-1);
        tracep->declBit(c+17374,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_11", false,-1);
        tracep->declBit(c+17375,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_12", false,-1);
        tracep->declBit(c+17376,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_13", false,-1);
        tracep->declBit(c+17377,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_14", false,-1);
        tracep->declBit(c+17378,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_15", false,-1);
        tracep->declBit(c+17379,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_16", false,-1);
        tracep->declBit(c+17380,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_17", false,-1);
        tracep->declBit(c+17381,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_2", false,-1);
        tracep->declBit(c+17382,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_3", false,-1);
        tracep->declBit(c+17383,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_4", false,-1);
        tracep->declBit(c+17384,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_5", false,-1);
        tracep->declBit(c+17385,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_6", false,-1);
        tracep->declBit(c+17386,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_7", false,-1);
        tracep->declBit(c+17387,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_8", false,-1);
        tracep->declBit(c+17388,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_20_9", false,-1);
        tracep->declBit(c+17389,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_0", false,-1);
        tracep->declBit(c+17390,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_1", false,-1);
        tracep->declBit(c+17391,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_10", false,-1);
        tracep->declBit(c+17392,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_11", false,-1);
        tracep->declBit(c+17393,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_2", false,-1);
        tracep->declBit(c+17394,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_3", false,-1);
        tracep->declBit(c+17395,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_4", false,-1);
        tracep->declBit(c+17396,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_5", false,-1);
        tracep->declBit(c+17397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_6", false,-1);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_7", false,-1);
        tracep->declBit(c+17398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_8", false,-1);
        tracep->declBit(c+17399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_21_9", false,-1);
        tracep->declBit(c+17400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_0", false,-1);
        tracep->declBit(c+17401,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_1", false,-1);
        tracep->declBit(c+17402,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_10", false,-1);
        tracep->declBit(c+17403,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_11", false,-1);
        tracep->declBit(c+17404,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_12", false,-1);
        tracep->declBit(c+17405,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_13", false,-1);
        tracep->declBit(c+17406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_14", false,-1);
        tracep->declBit(c+17407,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_15", false,-1);
        tracep->declBit(c+17408,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_16", false,-1);
        tracep->declBit(c+17409,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_17", false,-1);
        tracep->declBit(c+17410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_2", false,-1);
        tracep->declBit(c+17411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_3", false,-1);
        tracep->declBit(c+17412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_4", false,-1);
        tracep->declBit(c+17413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_5", false,-1);
        tracep->declBit(c+17414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_6", false,-1);
        tracep->declBit(c+17415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_7", false,-1);
        tracep->declBit(c+17416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_8", false,-1);
        tracep->declBit(c+17417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_22_9", false,-1);
        tracep->declBit(c+17418,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_0", false,-1);
        tracep->declBit(c+17419,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_1", false,-1);
        tracep->declBit(c+17420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_11", false,-1);
        tracep->declBit(c+17421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_2", false,-1);
        tracep->declBit(c+17422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_3", false,-1);
        tracep->declBit(c+17423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_4", false,-1);
        tracep->declBit(c+17424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_5", false,-1);
        tracep->declBit(c+17425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_6", false,-1);
        tracep->declBit(c+17426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_7", false,-1);
        tracep->declBit(c+17427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_8", false,-1);
        tracep->declBit(c+17428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_23_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_15", false,-1);
        tracep->declBit(c+17429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_16", false,-1);
        tracep->declBit(c+17430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_24_9", false,-1);
        tracep->declBit(c+17431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_0", false,-1);
        tracep->declBit(c+17432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_1", false,-1);
        tracep->declBit(c+17433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_10", false,-1);
        tracep->declBit(c+17434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_11", false,-1);
        tracep->declBit(c+17435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_2", false,-1);
        tracep->declBit(c+17436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_3", false,-1);
        tracep->declBit(c+17437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_4", false,-1);
        tracep->declBit(c+17438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_5", false,-1);
        tracep->declBit(c+17439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_6", false,-1);
        tracep->declBit(c+17440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_7", false,-1);
        tracep->declBit(c+17441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_8", false,-1);
        tracep->declBit(c+17442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_25_9", false,-1);
        tracep->declBit(c+17443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_0", false,-1);
        tracep->declBit(c+17444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_1", false,-1);
        tracep->declBit(c+17445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_10", false,-1);
        tracep->declBit(c+17446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_11", false,-1);
        tracep->declBit(c+17447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_12", false,-1);
        tracep->declBit(c+17448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_13", false,-1);
        tracep->declBit(c+17449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_14", false,-1);
        tracep->declBit(c+17450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_15", false,-1);
        tracep->declBit(c+17451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_16", false,-1);
        tracep->declBit(c+17452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_17", false,-1);
        tracep->declBit(c+17453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_2", false,-1);
        tracep->declBit(c+17454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_3", false,-1);
        tracep->declBit(c+17455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_4", false,-1);
        tracep->declBit(c+17456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_5", false,-1);
        tracep->declBit(c+17457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_6", false,-1);
        tracep->declBit(c+17458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_7", false,-1);
        tracep->declBit(c+17459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_8", false,-1);
        tracep->declBit(c+17460,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_26_9", false,-1);
        tracep->declBit(c+17461,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_0", false,-1);
        tracep->declBit(c+17462,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_1", false,-1);
        tracep->declBit(c+17463,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_10", false,-1);
        tracep->declBit(c+17464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_11", false,-1);
        tracep->declBit(c+17465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_2", false,-1);
        tracep->declBit(c+17466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_3", false,-1);
        tracep->declBit(c+17467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_4", false,-1);
        tracep->declBit(c+17468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_5", false,-1);
        tracep->declBit(c+17469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_6", false,-1);
        tracep->declBit(c+17470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_7", false,-1);
        tracep->declBit(c+17471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_8", false,-1);
        tracep->declBit(c+17472,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_27_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_0", false,-1);
        tracep->declBit(c+17473,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_14", false,-1);
        tracep->declBit(c+17474,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_15", false,-1);
        tracep->declBit(c+17475,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_16", false,-1);
        tracep->declBit(c+17476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_17", false,-1);
        tracep->declBit(c+17477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_2", false,-1);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_3", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_28_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_0", false,-1);
        tracep->declBit(c+17478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_1", false,-1);
        tracep->declBit(c+17479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_10", false,-1);
        tracep->declBit(c+17480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_11", false,-1);
        tracep->declBit(c+17481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_2", false,-1);
        tracep->declBit(c+17482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_3", false,-1);
        tracep->declBit(c+17483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_4", false,-1);
        tracep->declBit(c+17484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_5", false,-1);
        tracep->declBit(c+17485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_6", false,-1);
        tracep->declBit(c+17486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_7", false,-1);
        tracep->declBit(c+17487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_8", false,-1);
        tracep->declBit(c+17488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_29_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_0", false,-1);
        tracep->declBit(c+17489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_1", false,-1);
        tracep->declBit(c+17490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_10", false,-1);
        tracep->declBit(c+17491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_11", false,-1);
        tracep->declBit(c+17492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_12", false,-1);
        tracep->declBit(c+17493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_13", false,-1);
        tracep->declBit(c+17494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_14", false,-1);
        tracep->declBit(c+17495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_15", false,-1);
        tracep->declBit(c+17496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_16", false,-1);
        tracep->declBit(c+17497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_17", false,-1);
        tracep->declBit(c+17498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_2", false,-1);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_3", false,-1);
        tracep->declBit(c+17499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_4", false,-1);
        tracep->declBit(c+17500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_5", false,-1);
        tracep->declBit(c+17501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_6", false,-1);
        tracep->declBit(c+17502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_7", false,-1);
        tracep->declBit(c+17503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_8", false,-1);
        tracep->declBit(c+17504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_2_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_30_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_31_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_10", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_11", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_12", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_13", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_14", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_15", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_16", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_17", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_7", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_8", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_32_9", false,-1);
        tracep->declBit(c+17505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_0", false,-1);
        tracep->declBit(c+17506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_1", false,-1);
        tracep->declBit(c+17507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_10", false,-1);
        tracep->declBit(c+17508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_11", false,-1);
        tracep->declBit(c+17509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_2", false,-1);
        tracep->declBit(c+17510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_3", false,-1);
        tracep->declBit(c+17511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_4", false,-1);
        tracep->declBit(c+17512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_5", false,-1);
        tracep->declBit(c+17513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_6", false,-1);
        tracep->declBit(c+17514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_7", false,-1);
        tracep->declBit(c+17515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_8", false,-1);
        tracep->declBit(c+17516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_3_9", false,-1);
        tracep->declBit(c+17517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_0", false,-1);
        tracep->declBit(c+17518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_1", false,-1);
        tracep->declBit(c+17519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_10", false,-1);
        tracep->declBit(c+17520,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_11", false,-1);
        tracep->declBit(c+17521,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_12", false,-1);
        tracep->declBit(c+17522,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_13", false,-1);
        tracep->declBit(c+17523,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_14", false,-1);
        tracep->declBit(c+17524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_15", false,-1);
        tracep->declBit(c+17525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_16", false,-1);
        tracep->declBit(c+17526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_17", false,-1);
        tracep->declBit(c+17527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_2", false,-1);
        tracep->declBit(c+17528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_3", false,-1);
        tracep->declBit(c+17529,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_4", false,-1);
        tracep->declBit(c+17530,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_5", false,-1);
        tracep->declBit(c+17531,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_6", false,-1);
        tracep->declBit(c+17532,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_7", false,-1);
        tracep->declBit(c+17533,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_8", false,-1);
        tracep->declBit(c+17534,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_4_9", false,-1);
        tracep->declBit(c+17535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_0", false,-1);
        tracep->declBit(c+17536,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_1", false,-1);
        tracep->declBit(c+17537,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_10", false,-1);
        tracep->declBit(c+17538,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_11", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_2", false,-1);
        tracep->declBit(c+17539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_3", false,-1);
        tracep->declBit(c+17540,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_4", false,-1);
        tracep->declBit(c+17541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_5", false,-1);
        tracep->declBit(c+17542,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_6", false,-1);
        tracep->declBit(c+17543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_7", false,-1);
        tracep->declBit(c+17544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_8", false,-1);
        tracep->declBit(c+17545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_5_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_0", false,-1);
        tracep->declBit(c+17546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_1", false,-1);
        tracep->declBit(c+17547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_10", false,-1);
        tracep->declBit(c+17548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_11", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_12", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_13", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_14", false,-1);
        tracep->declBit(c+17549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_15", false,-1);
        tracep->declBit(c+17550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_16", false,-1);
        tracep->declBit(c+17551,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_17", false,-1);
        tracep->declBit(c+17552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_2", false,-1);
        tracep->declBit(c+17553,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_3", false,-1);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_4", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_5", false,-1);
        tracep->declBit(c+17554,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_6", false,-1);
        tracep->declBit(c+17555,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_7", false,-1);
        tracep->declBit(c+17556,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_8", false,-1);
        tracep->declBit(c+17557,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_6_9", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_0", false,-1);
        tracep->declBit(c+17558,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_1", false,-1);
        tracep->declBit(c+17559,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_10", false,-1);
        tracep->declBit(c+17560,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_11", false,-1);
        tracep->declBit(c+17561,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_2", false,-1);
        tracep->declBit(c+17562,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_3", false,-1);
        tracep->declBit(c+17563,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_4", false,-1);
        tracep->declBit(c+17564,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_5", false,-1);
        tracep->declBit(c+17565,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_6", false,-1);
        tracep->declBit(c+17566,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_7", false,-1);
        tracep->declBit(c+17567,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_8", false,-1);
        tracep->declBit(c+17568,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_7_9", false,-1);
        tracep->declBit(c+17569,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_0", false,-1);
        tracep->declBit(c+17570,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_1", false,-1);
        tracep->declBit(c+17571,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_10", false,-1);
        tracep->declBit(c+17572,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_11", false,-1);
        tracep->declBit(c+17573,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_12", false,-1);
        tracep->declBit(c+17574,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_13", false,-1);
        tracep->declBit(c+17575,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_14", false,-1);
        tracep->declBit(c+17576,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_15", false,-1);
        tracep->declBit(c+17577,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_16", false,-1);
        tracep->declBit(c+17578,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_17", false,-1);
        tracep->declBit(c+17579,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_2", false,-1);
        tracep->declBit(c+17580,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_3", false,-1);
        tracep->declBit(c+17581,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_4", false,-1);
        tracep->declBit(c+17582,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_5", false,-1);
        tracep->declBit(c+17583,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_6", false,-1);
        tracep->declBit(c+17584,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_7", false,-1);
        tracep->declBit(c+17585,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_8", false,-1);
        tracep->declBit(c+17586,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_8_9", false,-1);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_0", false,-1);
        tracep->declBit(c+17587,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_1", false,-1);
        tracep->declBit(c+17588,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_10", false,-1);
        tracep->declBit(c+17589,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_11", false,-1);
        tracep->declBit(c+17590,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_2", false,-1);
        tracep->declBit(c+17591,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_3", false,-1);
        tracep->declBit(c+17592,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_4", false,-1);
        tracep->declBit(c+17593,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_5", false,-1);
        tracep->declBit(c+17594,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_6", false,-1);
        tracep->declBit(c+17595,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_7", false,-1);
        tracep->declBit(c+17596,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_8", false,-1);
        tracep->declBit(c+17597,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2A_T_9_9", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_10_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_11_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_11_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_13_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_13_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_19_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_19_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_21_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_21_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_25_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_25_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_27_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_27_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_3_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_3_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_4_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_5_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_5_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_7_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_7_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_9_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_B_9_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_10_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_11_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_11_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_13_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_13_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_19_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_19_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_21_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_21_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_25_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_25_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_27_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_27_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_29_3", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_1", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_3", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_5", false,-1);
        tracep->declBit(c+24294,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_3_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_3_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_4_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_5_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_5_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_7_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_7_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_9_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_L_9_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_10_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_11_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_11_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_13_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_13_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_19_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_19_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_21_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_21_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_25_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_25_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_27_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_27_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_3_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_3_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_4_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_5_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_5_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_7_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_7_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_9_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_R_9_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_10_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_11_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_11_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_12_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_13_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_13_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_14_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_15_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_15_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_16_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_17_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_17_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_18_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_19_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_19_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_1_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_1_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_20_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_21_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_21_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_22_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_23_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_23_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_24_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_25_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_25_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_26_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_27_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_27_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_28_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_29_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_29_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_2_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_30_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_31_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_31_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_32_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_3_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_3_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_4_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_5_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_5_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_6_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_7_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_7_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_4", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_5", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_8_6", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_9_2", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Adef_T_9_3", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_B_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_L_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_R_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_11_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_11_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_13_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_13_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_15_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_15_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_17_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_17_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_19_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_19_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_1_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_1_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_21_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_21_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_23_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_23_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_25_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_25_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_27_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_27_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_29_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_29_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_31_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_31_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_3_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_3_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_5_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_5_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_7_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_7_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_9_0", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 F2Areg_T_9_1", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_0_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_1_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_2_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_3_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_4_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_5_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_6_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_7_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_8_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_9_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_10_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_11_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_12_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_13_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_14_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_15_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_16_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_17_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_18_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_19_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_20_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_21_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_22_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_23_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_24_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_25_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_26_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_27_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_28_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_29_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_30_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DOUT_31_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_OUT_0_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_OUT_1_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_OUT_2_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_OUT_3_", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PARALLEL_CFG", false,-1);
        tracep->declBit(c+14524,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_CLK", false,-1);
        tracep->declBit(c+11788,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_0_", false,-1);
        tracep->declBit(c+11789,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_1_", false,-1);
        tracep->declBit(c+11790,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_2_", false,-1);
        tracep->declBit(c+11791,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_3_", false,-1);
        tracep->declBit(c+11792,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_4_", false,-1);
        tracep->declBit(c+11793,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_5_", false,-1);
        tracep->declBit(c+11794,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_6_", false,-1);
        tracep->declBit(c+11795,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_7_", false,-1);
        tracep->declBit(c+11796,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_8_", false,-1);
        tracep->declBit(c+11797,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_9_", false,-1);
        tracep->declBit(c+11798,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_10_", false,-1);
        tracep->declBit(c+11799,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_11_", false,-1);
        tracep->declBit(c+11800,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_12_", false,-1);
        tracep->declBit(c+11801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_13_", false,-1);
        tracep->declBit(c+11802,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_14_", false,-1);
        tracep->declBit(c+11803,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_15_", false,-1);
        tracep->declBit(c+11804,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_16_", false,-1);
        tracep->declBit(c+11805,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_17_", false,-1);
        tracep->declBit(c+11806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_18_", false,-1);
        tracep->declBit(c+11807,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_19_", false,-1);
        tracep->declBit(c+11808,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_20_", false,-1);
        tracep->declBit(c+11809,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_21_", false,-1);
        tracep->declBit(c+11810,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_22_", false,-1);
        tracep->declBit(c+11811,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_23_", false,-1);
        tracep->declBit(c+11812,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_24_", false,-1);
        tracep->declBit(c+11813,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_25_", false,-1);
        tracep->declBit(c+11814,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_26_", false,-1);
        tracep->declBit(c+11815,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_27_", false,-1);
        tracep->declBit(c+11816,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_28_", false,-1);
        tracep->declBit(c+11817,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_29_", false,-1);
        tracep->declBit(c+11818,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_30_", false,-1);
        tracep->declBit(c+11819,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_DIN_31_", false,-1);
        tracep->declBit(c+15477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_PWRGATE_0_", false,-1);
        tracep->declBit(c+15478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_PWRGATE_1_", false,-1);
        tracep->declBit(c+15479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_PWRGATE_2_", false,-1);
        tracep->declBit(c+15480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 BL_PWRGATE_3_", false,-1);
        tracep->declBit(c+14528,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 CLOAD_DIN_SEL", false,-1);
        tracep->declBit(c+11780,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 DIN_INT_L_ONLY", false,-1);
        tracep->declBit(c+11781,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 DIN_INT_R_ONLY", false,-1);
        tracep->declBit(c+11779,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 DIN_SLC_TB_INT", false,-1);
        tracep->declBit(c+14552,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_CFG_DONE", false,-1);
        tracep->declBit(c+14549,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_ISO_ENB", false,-1);
        tracep->declBit(c+1420,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_IN_0_", false,-1);
        tracep->declBit(c+1421,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_IN_1_", false,-1);
        tracep->declBit(c+1422,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_IN_2_", false,-1);
        tracep->declBit(c+1423,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 FB_SPE_IN_3_", false,-1);
        tracep->declBit(c+15481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 ISO_EN_0_", false,-1);
        tracep->declBit(c+15482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 ISO_EN_1_", false,-1);
        tracep->declBit(c+15483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 ISO_EN_2_", false,-1);
        tracep->declBit(c+15484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 ISO_EN_3_", false,-1);
        tracep->declBit(c+1424,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_0_", false,-1);
        tracep->declBit(c+1425,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_1_", false,-1);
        tracep->declBit(c+1426,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_2_", false,-1);
        tracep->declBit(c+1427,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_3_", false,-1);
        tracep->declBit(c+1428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_4_", false,-1);
        tracep->declBit(c+1429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 M_5_", false,-1);
        tracep->declBit(c+1284,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 MLATCH", false,-1);
        tracep->declBit(c+24656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PB", false,-1);
        tracep->declBit(c+24655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 NB", false,-1);
        tracep->declBit(c+14527,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PCHG_B", false,-1);
        tracep->declBit(c+15485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PI_PWR_0_", false,-1);
        tracep->declBit(c+15486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PI_PWR_1_", false,-1);
        tracep->declBit(c+15487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PI_PWR_2_", false,-1);
        tracep->declBit(c+15488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PI_PWR_3_", false,-1);
        tracep->declBit(c+10801,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 POR", false,-1);
        tracep->declBit(c+15489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PROG_0_", false,-1);
        tracep->declBit(c+15490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PROG_1_", false,-1);
        tracep->declBit(c+15491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PROG_2_", false,-1);
        tracep->declBit(c+15492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PROG_3_", false,-1);
        tracep->declBit(c+14535,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PROG_IFX", false,-1);
        tracep->declBit(c+14550,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 PWR_GATE", false,-1);
        tracep->declBit(c+24118,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 RE", false,-1);
        tracep->declBit(c+1278,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 STM", false,-1);
        tracep->declBit(c+15493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_CLKDIS_0_", false,-1);
        tracep->declBit(c+15494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_CLKDIS_1_", false,-1);
        tracep->declBit(c+15495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_CLKDIS_2_", false,-1);
        tracep->declBit(c+15496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_CLKDIS_3_", false,-1);
        tracep->declBit(c+14539,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_CLKDIS_IFX", false,-1);
        tracep->declBit(c+15497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_PWRDIS_0_", false,-1);
        tracep->declBit(c+15498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_PWRDIS_1_", false,-1);
        tracep->declBit(c+15499,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_PWRDIS_2_", false,-1);
        tracep->declBit(c+15500,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_PWRDIS_3_", false,-1);
        tracep->declBit(c+14543,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_PWRDIS_IFX", false,-1);
        tracep->declBit(c+15501,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_SRDIS_0_", false,-1);
        tracep->declBit(c+15502,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_SRDIS_1_", false,-1);
        tracep->declBit(c+15503,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_SRDIS_2_", false,-1);
        tracep->declBit(c+15504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_SRDIS_3_", false,-1);
        tracep->declBit(c+14541,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 VLP_SRDIS_IFX", false,-1);
        tracep->declBit(c+14525,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WE", false,-1);
        tracep->declBit(c+14526,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WE_INT", false,-1);
        tracep->declBit(c+14544,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_CLK", false,-1);
        tracep->declBit(c+15505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_CLOAD_SEL_0_", false,-1);
        tracep->declBit(c+15506,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_CLOAD_SEL_1_", false,-1);
        tracep->declBit(c+15507,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_CLOAD_SEL_2_", false,-1);
        tracep->declBit(c+15508,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_0_", false,-1);
        tracep->declBit(c+15509,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_1_", false,-1);
        tracep->declBit(c+15510,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_2_", false,-1);
        tracep->declBit(c+15511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_3_", false,-1);
        tracep->declBit(c+15512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_4_", false,-1);
        tracep->declBit(c+15513,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_DIN_5_", false,-1);
        tracep->declBit(c+14546,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_EN", false,-1);
        tracep->declBit(c+14547,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_INT_DIN_SEL", false,-1);
        tracep->declBit(c+15514,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_PWRGATE_0_", false,-1);
        tracep->declBit(c+15515,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_PWRGATE_1_", false,-1);
        tracep->declBit(c+14545,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_RESETB", false,-1);
        tracep->declBit(c+15516,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_SEL_0_", false,-1);
        tracep->declBit(c+15517,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_SEL_1_", false,-1);
        tracep->declBit(c+15518,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_SEL_2_", false,-1);
        tracep->declBit(c+15519,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_SEL_3_", false,-1);
        tracep->declBit(c+14548,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 WL_SEL_TB_INT", false,-1);
        tracep->declBus(c+1430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl CLK", false,-1, 5,0);
        tracep->declBus(c+24140,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl RESET", false,-1, 3,0);
        tracep->declBit(c+24122,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_REQ", false,-1);
        tracep->declBit(c+19710,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_WEN", false,-1);
        tracep->declBus(c+19769,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_ADDR", false,-1, 19,0);
        tracep->declBus(c+19770,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_WDATA", false,-1, 31,0);
        tracep->declBus(c+19771,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_BE", false,-1, 3,0);
        tracep->declBit(c+16400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_VALID", false,-1);
        tracep->declBit(c+16399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_GNT", false,-1);
        tracep->declBus(c+17598,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_RDATA", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl lint_clk", false,-1);
        tracep->declArray(c+17599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl fpgaio_out", false,-1, 79,0);
        tracep->declArray(c+17602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl fpgaio_oe", false,-1, 79,0);
        tracep->declArray(c+1330,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl fpgaio_in", false,-1, 79,0);
        tracep->declBus(c+17605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl events_o", false,-1, 15,0);
        tracep->declBus(c+20063,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl control_in", false,-1, 31,0);
        tracep->declBus(c+20064,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl status_out", false,-1, 31,0);
        tracep->declBus(c+24657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl version", false,-1, 7,0);
        tracep->declBus(c+20115,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+20180,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+20245,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+17606,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+17607,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+17608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+17609,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_wmode", false,-1, 1,0);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_wdsel", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_wclk", false,-1);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_wdsel", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_wclk", false,-1);
        tracep->declBus(c+17610,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_waddr", false,-1, 11,0);
        tracep->declBus(c+17611,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+17612,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_waddr", false,-1, 11,0);
        tracep->declBus(c+17613,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+17614,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+17615,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_waddr", false,-1, 11,0);
        tracep->declBus(c+17616,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+17617,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+17618,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+17619,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_rmode", false,-1, 1,0);
        tracep->declBus(c+17620,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_wmode", false,-1, 1,0);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_wdsel", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_wclk", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper0_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_oper1_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_coef_powerdn", false,-1);
        tracep->declBus(c+17621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+17622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+17623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+17624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+19874,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_dataout", false,-1, 31,0);
        tracep->declBus(c+19806,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_dataout", false,-1, 31,0);
        tracep->declBus(c+17625,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_outsel", false,-1, 5,0);
        tracep->declBus(c+17626,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_outsel", false,-1, 5,0);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_tc", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_tc", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_clk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_clk", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_clken", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_clken", false,-1);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_osel", false,-1);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_csel", false,-1);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_osel", false,-1);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_csel", false,-1);
        tracep->declBus(c+17627,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_mode", false,-1, 1,0);
        tracep->declBus(c+17628,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_mode", false,-1, 1,0);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_sat", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_clr", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_rnd", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_sat", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_clr", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_rnd", false,-1);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_reset", false,-1);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_reset", false,-1);
        tracep->declBus(c+20341,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+20406,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+20471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_rdata", false,-1, 31,0);
        tracep->declBus(c+17629,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+17630,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+17631,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+17632,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_wmode", false,-1, 1,0);
        tracep->declBit(c+16498,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_wdsel", false,-1);
        tracep->declBit(c+16497,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_wclk", false,-1);
        tracep->declBit(c+16505,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_wdsel", false,-1);
        tracep->declBit(c+16504,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_wclk", false,-1);
        tracep->declBus(c+17633,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_waddr", false,-1, 11,0);
        tracep->declBus(c+17634,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+17635,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_waddr", false,-1, 11,0);
        tracep->declBus(c+17636,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+17637,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_raddr", false,-1, 11,0);
        tracep->declBus(c+17638,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_waddr", false,-1, 11,0);
        tracep->declBus(c+17639,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+17640,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+17641,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_wdata", false,-1, 31,0);
        tracep->declBus(c+17642,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_rmode", false,-1, 1,0);
        tracep->declBus(c+17643,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_wmode", false,-1, 1,0);
        tracep->declBit(c+16512,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_wdsel", false,-1);
        tracep->declBit(c+16511,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_we", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_wclk", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper0_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_oper1_powerdn", false,-1);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_coef_powerdn", false,-1);
        tracep->declBus(c+17644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+17645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+17646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+17647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+19908,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_dataout", false,-1, 31,0);
        tracep->declBus(c+19840,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_dataout", false,-1, 31,0);
        tracep->declBus(c+17648,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_outsel", false,-1, 5,0);
        tracep->declBus(c+17649,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_outsel", false,-1, 5,0);
        tracep->declBit(c+16453,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_tc", false,-1);
        tracep->declBit(c+16465,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_tc", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_clk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_clk", false,-1);
        tracep->declBit(c+16452,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_clken", false,-1);
        tracep->declBit(c+16464,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_clken", false,-1);
        tracep->declBit(c+16454,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_osel", false,-1);
        tracep->declBit(c+16455,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_csel", false,-1);
        tracep->declBit(c+16466,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_osel", false,-1);
        tracep->declBit(c+16467,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_csel", false,-1);
        tracep->declBus(c+17650,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_mode", false,-1, 1,0);
        tracep->declBus(c+17651,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_mode", false,-1, 1,0);
        tracep->declBit(c+16458,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_sat", false,-1);
        tracep->declBit(c+16456,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_clr", false,-1);
        tracep->declBit(c+16457,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_rnd", false,-1);
        tracep->declBit(c+16470,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_sat", false,-1);
        tracep->declBit(c+16468,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_clr", false,-1);
        tracep->declBit(c+16469,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_rnd", false,-1);
        tracep->declBit(c+16459,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_reset", false,-1);
        tracep->declBit(c+16471,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_reset", false,-1);
        tracep->declBus(c+17652,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_addr_p0", false,-1, 19,0);
        tracep->declBus(c+17653,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_addr_p1", false,-1, 19,0);
        tracep->declBus(c+17654,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_addr_p2", false,-1, 19,0);
        tracep->declBus(c+17655,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_addr_p3", false,-1, 19,0);
        tracep->declBus(c+23397,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_rdata_p0", false,-1, 31,0);
        tracep->declBus(c+23398,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_rdata_p1", false,-1, 31,0);
        tracep->declBus(c+23399,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_rdata_p2", false,-1, 31,0);
        tracep->declBus(c+23400,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_rdata_p3", false,-1, 31,0);
        tracep->declBit(c+23229,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_valid_p0", false,-1);
        tracep->declBit(c+23228,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_valid_p1", false,-1);
        tracep->declBit(c+23227,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_valid_p2", false,-1);
        tracep->declBit(c+23226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_valid_p3", false,-1);
        tracep->declBit(c+23225,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_gnt_p0", false,-1);
        tracep->declBit(c+23224,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_gnt_p1", false,-1);
        tracep->declBit(c+23223,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_gnt_p2", false,-1);
        tracep->declBit(c+23222,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_gnt_p3", false,-1);
        tracep->declBit(c+24139,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_fmo_p0", false,-1);
        tracep->declBit(c+24138,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_fmo_p1", false,-1);
        tracep->declBit(c+24137,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_fmo_p2", false,-1);
        tracep->declBit(c+24136,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_fmo_p3", false,-1);
        tracep->declBus(c+17656,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wdata_p0", false,-1, 31,0);
        tracep->declBus(c+17657,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wdata_p1", false,-1, 31,0);
        tracep->declBus(c+17658,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wdata_p2", false,-1, 31,0);
        tracep->declBus(c+17659,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wdata_p3", false,-1, 31,0);
        tracep->declBus(c+17660,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_be_p0", false,-1, 3,0);
        tracep->declBus(c+17661,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_be_p1", false,-1, 3,0);
        tracep->declBus(c+17662,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_be_p2", false,-1, 3,0);
        tracep->declBus(c+17663,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_be_p3", false,-1, 3,0);
        tracep->declBit(c+16417,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wen_p0", false,-1);
        tracep->declBit(c+16416,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wen_p1", false,-1);
        tracep->declBit(c+16415,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wen_p2", false,-1);
        tracep->declBit(c+16414,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_wen_p3", false,-1);
        tracep->declBit(c+16413,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_req_p0", false,-1);
        tracep->declBit(c+16412,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_req_p1", false,-1);
        tracep->declBit(c+16411,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_req_p2", false,-1);
        tracep->declBit(c+16410,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_req_p3", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_clk_p0", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_clk_p1", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_clk_p2", false,-1);
        tracep->declBit(c+1329,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_clk_p3", false,-1);
        tracep->declBus(c+17664,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl apb_fsm", false,-1, 3,0);
        tracep->declBus(c+17665,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_control", false,-1, 31,0);
        tracep->declBus(c+17666,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_control", false,-1, 31,0);
        tracep->declBus(c+17667,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_control", false,-1, 31,0);
        tracep->declBus(c+17668,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_control", false,-1, 31,0);
        tracep->declBus(c+17669,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_ram_control", false,-1, 31,0);
        tracep->declBus(c+17670,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_ram_control", false,-1, 31,0);
        tracep->declBus(c+17605,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl i_events", false,-1, 15,0);
        tracep->declArray(c+17599,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl ifpga_out", false,-1, 79,0);
        tracep->declArray(c+17602,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl ifpga_oe", false,-1, 79,0);
        tracep->declBus(c+17671,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_result_p0", false,-1, 31,0);
        tracep->declBus(c+17672,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_result_p1", false,-1, 31,0);
        tracep->declBus(c+17673,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_result_p2", false,-1, 31,0);
        tracep->declBus(c+17674,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl tcdm_result_p3", false,-1, 31,0);
        tracep->declBus(c+24141,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl cnt5", false,-1, 2,0);
        tracep->declBus(c+24142,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl cnt4", false,-1, 2,0);
        tracep->declBus(c+24143,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl cnt3", false,-1, 2,0);
        tracep->declBus(c+24144,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl cnt2", false,-1, 2,0);
        tracep->declBus(c+24145,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl cnt1", false,-1, 2,0);
        tracep->declBus(c+17621,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_odata", false,-1, 31,0);
        tracep->declBus(c+17623,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_odata", false,-1, 31,0);
        tracep->declBus(c+17622,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m0_cdata", false,-1, 31,0);
        tracep->declBus(c+17624,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m0_m1_cdata", false,-1, 31,0);
        tracep->declBus(c+17644,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_odata", false,-1, 31,0);
        tracep->declBus(c+17646,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_odata", false,-1, 31,0);
        tracep->declBus(c+17645,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m0_cdata", false,-1, 31,0);
        tracep->declBus(c+17647,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl m1_m1_cdata", false,-1, 31,0);
        tracep->declBit(c+17675,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl saved_REQ", false,-1);
        tracep->declBus(c+17676,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl l_ADDR", false,-1, 3,0);
        tracep->declBit(c+17677,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl launch_p0", false,-1);
        tracep->declBit(c+17678,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl launch_p1", false,-1);
        tracep->declBit(c+17679,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl launch_p2", false,-1);
        tracep->declBit(c+17680,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl launch_p3", false,-1);
        tracep->declBus(c+17681,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p0_fsm", false,-1, 3,0);
        tracep->declBus(c+17682,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p1_fsm", false,-1, 3,0);
        tracep->declBus(c+17683,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p2_fsm", false,-1, 3,0);
        tracep->declBus(c+17684,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p3_fsm", false,-1, 3,0);
        tracep->declBus(c+17685,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p0_cnt", false,-1, 7,0);
        tracep->declBus(c+17686,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p1_cnt", false,-1, 7,0);
        tracep->declBus(c+17687,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p2_cnt", false,-1, 7,0);
        tracep->declBus(c+17688,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl p3_cnt", false,-1, 7,0);
        tracep->declBus(c+17689,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl delay", false,-1, 7,0);
        tracep->declBus(c+17690,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl last_control", false,-1, 31,0);
        tracep->declBus(c+24212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl IDLE", false,-1, 31,0);
        tracep->declBus(c+24265,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl ENABLE", false,-1, 31,0);
        tracep->declBus(c+24268,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl READ", false,-1, 31,0);
        tracep->declBus(c+24325,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl WRITE", false,-1, 31,0);
        tracep->declBus(c+24217,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl READ_WAIT", false,-1, 31,0);
        tracep->declBus(c+24608,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper Arnold2_Design A2 top1_rtl READ_DONE", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_clk", false,-1);
        tracep->declBit(c+16428,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_clken", false,-1);
        tracep->declBit(c+16429,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_tc", false,-1);
        tracep->declBit(c+16430,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_osel", false,-1);
        tracep->declBit(c+16431,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_csel", false,-1);
        tracep->declBit(c+16432,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_clr", false,-1);
        tracep->declBit(c+16433,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_rnd", false,-1);
        tracep->declBit(c+16434,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_sat", false,-1);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_reset", false,-1);
        tracep->declBus(c+16436,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_oper_in", false,-1, 31,0);
        tracep->declBus(c+16437,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_coef_in", false,-1, 31,0);
        tracep->declBus(c+16438,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_mode", false,-1, 1,0);
        tracep->declBus(c+16439,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_outsel", false,-1, 5,0);
        tracep->declBus(c+19841,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m0_dataout", false,-1, 31,0);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_clk", false,-1);
        tracep->declBit(c+16440,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_clken", false,-1);
        tracep->declBit(c+16441,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_tc", false,-1);
        tracep->declBit(c+16442,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_osel", false,-1);
        tracep->declBit(c+16443,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_csel", false,-1);
        tracep->declBit(c+16444,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_clr", false,-1);
        tracep->declBit(c+16445,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_rnd", false,-1);
        tracep->declBit(c+16446,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_sat", false,-1);
        tracep->declBit(c+16447,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_reset", false,-1);
        tracep->declBus(c+16448,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_oper_in", false,-1, 31,0);
        tracep->declBus(c+16449,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_coef_in", false,-1, 31,0);
        tracep->declBus(c+16450,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_mode", false,-1, 1,0);
        tracep->declBus(c+16451,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_outsel", false,-1, 5,0);
        tracep->declBus(c+19773,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 m1_dataout", false,-1, 31,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_wclk", false,-1);
        tracep->declBit(c+16476,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_we", false,-1);
        tracep->declBit(c+16477,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_wdsel", false,-1);
        tracep->declBus(c+16478,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_rmode", false,-1, 1,0);
        tracep->declBus(c+16479,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_wmode", false,-1, 1,0);
        tracep->declBus(c+20082,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_rdata", false,-1, 31,0);
        tracep->declBus(c+16480,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_wdata", false,-1, 31,0);
        tracep->declBus(c+16481,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_raddr", false,-1, 11,0);
        tracep->declBus(c+16482,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper0_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_wclk", false,-1);
        tracep->declBit(c+16483,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_we", false,-1);
        tracep->declBit(c+16484,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_wdsel", false,-1);
        tracep->declBus(c+16485,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_rmode", false,-1, 1,0);
        tracep->declBus(c+16486,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_wmode", false,-1, 1,0);
        tracep->declBus(c+20147,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_rdata", false,-1, 31,0);
        tracep->declBus(c+16487,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_wdata", false,-1, 31,0);
        tracep->declBus(c+16488,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_raddr", false,-1, 11,0);
        tracep->declBus(c+16489,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 oper1_waddr", false,-1, 11,0);
        tracep->declBit(c+24226,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_pwrdn", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_rclk", false,-1);
        tracep->declBit(c+1286,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_wclk", false,-1);
        tracep->declBit(c+16490,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_we", false,-1);
        tracep->declBit(c+16491,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_wdsel", false,-1);
        tracep->declBus(c+16492,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_rmode", false,-1, 1,0);
        tracep->declBus(c+16493,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_wmode", false,-1, 1,0);
        tracep->declBus(c+20212,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_rdata", false,-1, 31,0);
        tracep->declBus(c+16494,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_wdata", false,-1, 31,0);
        tracep->declBus(c+16495,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_raddr", false,-1, 11,0);
        tracep->declBus(c+16496,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 coef_waddr", false,-1, 11,0);
        tracep->declBit(c+16435,"core_v_mcu i_soc_domain soc_peripherals_i i_efpga_subsystem eFPGA_wrapper M0 U_MATH_BLOCK_0 reset", false,-1);
    }
}
