LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY CONTADOR5BITS IS 
	PORT(ENA,CLK, RST: IN STD_LOGIC;
			S: OUT STD_LOGIC_VECTOR(4 DOWNTO 0));
	
	END CONTADOR5BITS;
	
ARCHITECTURE RTL OF CONTADOR5BITS IS

	COMPONENT SUMAUNO5 IS 
	PORT(A: IN STD_LOGIC_VECTOR(4 dOWNTO 0);
			S: OUT STD_LOGIC_VECTOR(4 DOWNTO 0));
	
	END COMPONENT SUMAUNO5;
	
	SIGNAL D, Q: STD_LOGIC_VECTOR(4 DOWNTO 0);
	
	BEGIN
		
		I0: SUMAUNO5 PORT MAP(Q, D);
		S <= Q;
		
		PROCESS(CLK, RST)
			BEGIN
				IF(RST = '0') THEN
					Q <= "00000";
				ELSIF(CLK 'EVENT AND CLK = '1' AND ENA = '1') THEN
					Q <= D;
				END IF;
				
			END PROCESS
			
		END RTL;
	
	
	
	
	