// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_state_table (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        rxIbh2stateTable_upd_req_dout,
        rxIbh2stateTable_upd_req_num_data_valid,
        rxIbh2stateTable_upd_req_fifo_cap,
        rxIbh2stateTable_upd_req_empty_n,
        rxIbh2stateTable_upd_req_read,
        txIbh2stateTable_upd_req_dout,
        txIbh2stateTable_upd_req_num_data_valid,
        txIbh2stateTable_upd_req_fifo_cap,
        txIbh2stateTable_upd_req_empty_n,
        txIbh2stateTable_upd_req_read,
        qpi2stateTable_upd_req_dout,
        qpi2stateTable_upd_req_num_data_valid,
        qpi2stateTable_upd_req_fifo_cap,
        qpi2stateTable_upd_req_empty_n,
        qpi2stateTable_upd_req_read,
        stateTable2qpi_rsp_din,
        stateTable2qpi_rsp_num_data_valid,
        stateTable2qpi_rsp_fifo_cap,
        stateTable2qpi_rsp_full_n,
        stateTable2qpi_rsp_write,
        stateTable2txIbh_rsp_din,
        stateTable2txIbh_rsp_num_data_valid,
        stateTable2txIbh_rsp_fifo_cap,
        stateTable2txIbh_rsp_full_n,
        stateTable2txIbh_rsp_write,
        stateTable2rxIbh_rsp_din,
        stateTable2rxIbh_rsp_num_data_valid,
        stateTable2rxIbh_rsp_fifo_cap,
        stateTable2rxIbh_rsp_full_n,
        stateTable2rxIbh_rsp_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [44:0] rxIbh2stateTable_upd_req_dout;
input  [1:0] rxIbh2stateTable_upd_req_num_data_valid;
input  [1:0] rxIbh2stateTable_upd_req_fifo_cap;
input   rxIbh2stateTable_upd_req_empty_n;
output   rxIbh2stateTable_upd_req_read;
input  [40:0] txIbh2stateTable_upd_req_dout;
input  [1:0] txIbh2stateTable_upd_req_num_data_valid;
input  [1:0] txIbh2stateTable_upd_req_fifo_cap;
input   txIbh2stateTable_upd_req_empty_n;
output   txIbh2stateTable_upd_req_read;
input  [96:0] qpi2stateTable_upd_req_dout;
input  [1:0] qpi2stateTable_upd_req_num_data_valid;
input  [1:0] qpi2stateTable_upd_req_fifo_cap;
input   qpi2stateTable_upd_req_empty_n;
output   qpi2stateTable_upd_req_read;
output  [122:0] stateTable2qpi_rsp_din;
input  [1:0] stateTable2qpi_rsp_num_data_valid;
input  [1:0] stateTable2qpi_rsp_fifo_cap;
input   stateTable2qpi_rsp_full_n;
output   stateTable2qpi_rsp_write;
output  [122:0] stateTable2txIbh_rsp_din;
input  [1:0] stateTable2txIbh_rsp_num_data_valid;
input  [1:0] stateTable2txIbh_rsp_fifo_cap;
input   stateTable2txIbh_rsp_full_n;
output   stateTable2txIbh_rsp_write;
output  [74:0] stateTable2rxIbh_rsp_din;
input  [1:0] stateTable2rxIbh_rsp_num_data_valid;
input  [1:0] stateTable2rxIbh_rsp_fifo_cap;
input   stateTable2rxIbh_rsp_full_n;
output   stateTable2rxIbh_rsp_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxIbh2stateTable_upd_req_read;
reg txIbh2stateTable_upd_req_read;
reg qpi2stateTable_upd_req_read;
reg stateTable2qpi_rsp_write;
reg stateTable2txIbh_rsp_write;
reg[74:0] stateTable2rxIbh_rsp_din;
reg stateTable2rxIbh_rsp_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_110_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_632;
wire   [0:0] tmp_i_146_nbreadreq_fu_124_p3;
reg    ap_predicate_op55_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_632_pp0_iter1_reg;
reg   [0:0] tmp_i_146_reg_660;
wire   [0:0] tmp_14_i_nbreadreq_fu_138_p3;
reg    ap_predicate_op63_read_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_i_reg_632_pp0_iter2_reg;
reg   [0:0] tmp_i_146_reg_660_pp0_iter2_reg;
reg   [0:0] tmp_14_i_reg_678;
reg   [0:0] ifRequest_write_reg_682;
reg    ap_predicate_op138_write_state4;
reg   [0:0] txRequest_write_reg_674;
reg   [0:0] txRequest_write_reg_674_pp0_iter2_reg;
reg    ap_predicate_op147_write_state4;
reg    ap_block_state4_pp0_stage0_iter3;
reg   [0:0] tmp_i_reg_632_pp0_iter3_reg;
reg   [0:0] rxRequest_write_reg_645;
reg   [0:0] rxRequest_write_reg_645_pp0_iter3_reg;
reg   [0:0] rxRequest_isResponse_reg_641;
reg   [0:0] rxRequest_isResponse_reg_641_pp0_iter3_reg;
reg    ap_predicate_op156_write_state5;
reg    ap_predicate_op161_write_state5;
reg    ap_block_state5_pp0_stage0_iter4;
reg    ap_block_pp0_stage0_subdone;
reg   [8:0] state_table_req_old_unack_V_address1;
reg    state_table_req_old_unack_V_ce1;
reg    state_table_req_old_unack_V_we1;
reg   [23:0] state_table_req_old_unack_V_d1;
wire   [23:0] state_table_req_old_unack_V_q1;
reg   [8:0] state_table_resp_epsn_V_address1;
reg    state_table_resp_epsn_V_ce1;
reg    state_table_resp_epsn_V_we1;
reg   [23:0] state_table_resp_epsn_V_d1;
wire   [23:0] state_table_resp_epsn_V_q1;
reg   [8:0] state_table_retryCounter_V_address1;
reg    state_table_retryCounter_V_ce1;
reg    state_table_retryCounter_V_we1;
reg   [2:0] state_table_retryCounter_V_d1;
wire   [2:0] state_table_retryCounter_V_q1;
reg   [8:0] state_table_resp_old_outstanding_V_address1;
reg    state_table_resp_old_outstanding_V_ce1;
reg    state_table_resp_old_outstanding_V_we1;
wire   [23:0] state_table_resp_old_outstanding_V_d1;
wire   [23:0] state_table_resp_old_outstanding_V_q1;
reg   [8:0] state_table_req_next_psn_V_address1;
reg    state_table_req_next_psn_V_ce1;
reg    state_table_req_next_psn_V_we1;
reg   [23:0] state_table_req_next_psn_V_d1;
wire   [23:0] state_table_req_next_psn_V_q1;
reg   [8:0] state_table_req_old_valid_V_address1;
reg    state_table_req_old_valid_V_ce1;
reg    state_table_req_old_valid_V_we1;
wire   [23:0] state_table_req_old_valid_V_d1;
wire   [23:0] state_table_req_old_valid_V_q1;
reg    rxIbh2stateTable_upd_req_blk_n;
wire    ap_block_pp0_stage0;
reg    stateTable2rxIbh_rsp_blk_n;
reg    txIbh2stateTable_upd_req_blk_n;
reg    stateTable2txIbh_rsp_blk_n;
reg    qpi2stateTable_upd_req_blk_n;
reg    stateTable2qpi_rsp_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] rxRequest_qpn_V_fu_436_p1;
reg   [15:0] rxRequest_qpn_V_reg_636;
reg   [15:0] rxRequest_qpn_V_reg_636_pp0_iter1_reg;
reg   [0:0] rxRequest_isResponse_reg_641_pp0_iter1_reg;
reg   [0:0] rxRequest_isResponse_reg_641_pp0_iter2_reg;
reg   [0:0] rxRequest_write_reg_645_pp0_iter1_reg;
reg   [0:0] rxRequest_write_reg_645_pp0_iter2_reg;
reg   [23:0] rxRequest_epsn_V_reg_649;
reg   [23:0] rxRequest_epsn_V_reg_649_pp0_iter1_reg;
reg   [2:0] rxRequest_retryCounter_V_reg_655;
reg   [2:0] rxRequest_retryCounter_V_reg_655_pp0_iter1_reg;
wire   [8:0] txRequest_qpn_V_fu_476_p1;
reg   [8:0] txRequest_qpn_V_reg_664;
reg   [23:0] txRequest_psn_V_reg_669;
wire   [0:0] ifRequest_write_fu_514_p3;
reg   [23:0] entry_resp_epsn_V_reg_776;
reg   [23:0] entry_resp_old_outstanding_V_reg_782;
reg   [23:0] entry_req_next_psn_V_reg_787;
reg   [23:0] entry_req_old_unack_V_reg_792;
reg   [23:0] entry_req_old_valid_V_reg_797;
reg   [2:0] entry_retryCounter_V_reg_802;
wire   [63:0] zext_ln541_2_fu_535_p1;
wire   [8:0] state_table_resp_old_outstanding_V_addr_2_gep_fu_275_p3;
wire   [8:0] state_table_req_next_psn_V_addr_2_gep_fu_283_p3;
wire   [8:0] state_table_req_old_unack_V_addr_3_gep_fu_291_p3;
wire   [8:0] state_table_req_old_valid_V_addr_2_gep_fu_299_p3;
wire   [8:0] state_table_retryCounter_V_addr_3_gep_fu_307_p3;
wire   [63:0] zext_ln541_1_fu_550_p1;
wire   [63:0] zext_ln541_fu_559_p1;
wire   [8:0] state_table_resp_epsn_V_addr_1_gep_fu_412_p3;
wire   [8:0] state_table_retryCounter_V_addr_1_gep_fu_420_p3;
wire   [8:0] state_table_req_old_unack_V_addr_1_gep_fu_428_p3;
reg    ap_block_pp0_stage0_01001;
wire   [74:0] p_s_fu_605_p5;
wire   [74:0] zext_ln70_fu_627_p1;
wire   [15:0] ifRequest_qpn_V_fu_498_p1;
wire   [23:0] add_ln186_fu_614_p2;
wire   [71:0] tmp_7_i_fu_619_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_566;
reg    ap_condition_564;
reg    ap_condition_302;
reg    ap_condition_362;
reg    ap_condition_320;
reg    ap_condition_382;
reg    ap_condition_377;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_done_reg = 1'b0;
end

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_req_old_unack_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_req_old_unack_V_address1),
    .ce1(state_table_req_old_unack_V_ce1),
    .we1(state_table_req_old_unack_V_we1),
    .d1(state_table_req_old_unack_V_d1),
    .q1(state_table_req_old_unack_V_q1)
);

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_resp_epsn_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_resp_epsn_V_address1),
    .ce1(state_table_resp_epsn_V_ce1),
    .we1(state_table_resp_epsn_V_we1),
    .d1(state_table_resp_epsn_V_d1),
    .q1(state_table_resp_epsn_V_q1)
);

rocev2_top_state_table_state_table_retryCounter_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 3 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_retryCounter_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_retryCounter_V_address1),
    .ce1(state_table_retryCounter_V_ce1),
    .we1(state_table_retryCounter_V_we1),
    .d1(state_table_retryCounter_V_d1),
    .q1(state_table_retryCounter_V_q1)
);

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_resp_old_outstanding_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_resp_old_outstanding_V_address1),
    .ce1(state_table_resp_old_outstanding_V_ce1),
    .we1(state_table_resp_old_outstanding_V_we1),
    .d1(state_table_resp_old_outstanding_V_d1),
    .q1(state_table_resp_old_outstanding_V_q1)
);

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_req_next_psn_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_req_next_psn_V_address1),
    .ce1(state_table_req_next_psn_V_ce1),
    .we1(state_table_req_next_psn_V_we1),
    .d1(state_table_req_next_psn_V_d1),
    .q1(state_table_req_next_psn_V_q1)
);

rocev2_top_state_table_state_table_req_old_unack_V_RAM_2P_BRAM_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 500 ),
    .AddressWidth( 9 ))
state_table_req_old_valid_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address1(state_table_req_old_valid_V_address1),
    .ce1(state_table_req_old_valid_V_ce1),
    .we1(state_table_req_old_valid_V_we1),
    .d1(state_table_req_old_valid_V_d1),
    .q1(state_table_req_old_valid_V_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (rxRequest_write_reg_645_pp0_iter2_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_632_pp0_iter2_reg == 1'd1))) begin
        entry_req_next_psn_V_reg_787 <= state_table_req_next_psn_V_q1;
        entry_req_old_unack_V_reg_792 <= state_table_req_old_unack_V_q1;
        entry_req_old_valid_V_reg_797 <= state_table_req_old_valid_V_q1;
        entry_resp_epsn_V_reg_776 <= state_table_resp_epsn_V_q1;
        entry_resp_old_outstanding_V_reg_782 <= state_table_resp_old_outstanding_V_q1;
        entry_retryCounter_V_reg_802 <= state_table_retryCounter_V_q1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ifRequest_write_reg_682 <= qpi2stateTable_upd_req_dout[32'd96];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxRequest_epsn_V_reg_649 <= {{rxIbh2stateTable_upd_req_dout[39:16]}};
        rxRequest_isResponse_reg_641 <= rxIbh2stateTable_upd_req_dout[32'd43];
        rxRequest_qpn_V_reg_636 <= rxRequest_qpn_V_fu_436_p1;
        rxRequest_retryCounter_V_reg_655 <= {{rxIbh2stateTable_upd_req_dout[42:40]}};
        rxRequest_write_reg_645 <= rxIbh2stateTable_upd_req_dout[32'd44];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxRequest_epsn_V_reg_649_pp0_iter1_reg <= rxRequest_epsn_V_reg_649;
        rxRequest_isResponse_reg_641_pp0_iter1_reg <= rxRequest_isResponse_reg_641;
        rxRequest_qpn_V_reg_636_pp0_iter1_reg <= rxRequest_qpn_V_reg_636;
        rxRequest_retryCounter_V_reg_655_pp0_iter1_reg <= rxRequest_retryCounter_V_reg_655;
        rxRequest_write_reg_645_pp0_iter1_reg <= rxRequest_write_reg_645;
        tmp_i_reg_632 <= tmp_i_nbreadreq_fu_110_p3;
        tmp_i_reg_632_pp0_iter1_reg <= tmp_i_reg_632;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        rxRequest_isResponse_reg_641_pp0_iter2_reg <= rxRequest_isResponse_reg_641_pp0_iter1_reg;
        rxRequest_isResponse_reg_641_pp0_iter3_reg <= rxRequest_isResponse_reg_641_pp0_iter2_reg;
        rxRequest_write_reg_645_pp0_iter2_reg <= rxRequest_write_reg_645_pp0_iter1_reg;
        rxRequest_write_reg_645_pp0_iter3_reg <= rxRequest_write_reg_645_pp0_iter2_reg;
        tmp_i_146_reg_660_pp0_iter2_reg <= tmp_i_146_reg_660;
        tmp_i_reg_632_pp0_iter2_reg <= tmp_i_reg_632_pp0_iter1_reg;
        tmp_i_reg_632_pp0_iter3_reg <= tmp_i_reg_632_pp0_iter2_reg;
        txRequest_write_reg_674_pp0_iter2_reg <= txRequest_write_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_14_i_reg_678 <= tmp_14_i_nbreadreq_fu_138_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_632 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_i_146_reg_660 <= tmp_i_146_nbreadreq_fu_124_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_146_nbreadreq_fu_124_p3 == 1'd1) & (tmp_i_reg_632 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txRequest_psn_V_reg_669 <= {{txIbh2stateTable_upd_req_dout[39:16]}};
        txRequest_qpn_V_reg_664 <= txRequest_qpn_V_fu_476_p1;
        txRequest_write_reg_674 <= txIbh2stateTable_upd_req_dout[32'd40];
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        qpi2stateTable_upd_req_blk_n = qpi2stateTable_upd_req_empty_n;
    end else begin
        qpi2stateTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op63_read_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        qpi2stateTable_upd_req_read = 1'b1;
    end else begin
        qpi2stateTable_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        rxIbh2stateTable_upd_req_blk_n = rxIbh2stateTable_upd_req_empty_n;
    end else begin
        rxIbh2stateTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rxIbh2stateTable_upd_req_read = 1'b1;
    end else begin
        rxIbh2stateTable_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op138_write_state4 == 1'b1))) begin
        stateTable2qpi_rsp_blk_n = stateTable2qpi_rsp_full_n;
    end else begin
        stateTable2qpi_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op138_write_state4 == 1'b1))) begin
        stateTable2qpi_rsp_write = 1'b1;
    end else begin
        stateTable2qpi_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op161_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op156_write_state5 == 1'b1)))) begin
        stateTable2rxIbh_rsp_blk_n = stateTable2rxIbh_rsp_full_n;
    end else begin
        stateTable2rxIbh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_01001))) begin
        if ((ap_predicate_op161_write_state5 == 1'b1)) begin
            stateTable2rxIbh_rsp_din = zext_ln70_fu_627_p1;
        end else if ((ap_predicate_op156_write_state5 == 1'b1)) begin
            stateTable2rxIbh_rsp_din = p_s_fu_605_p5;
        end else begin
            stateTable2rxIbh_rsp_din = 'bx;
        end
    end else begin
        stateTable2rxIbh_rsp_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op161_write_state5 == 1'b1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op156_write_state5 == 1'b1)))) begin
        stateTable2rxIbh_rsp_write = 1'b1;
    end else begin
        stateTable2rxIbh_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_predicate_op147_write_state4 == 1'b1))) begin
        stateTable2txIbh_rsp_blk_n = stateTable2txIbh_rsp_full_n;
    end else begin
        stateTable2txIbh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op147_write_state4 == 1'b1))) begin
        stateTable2txIbh_rsp_write = 1'b1;
    end else begin
        stateTable2txIbh_rsp_write = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        state_table_req_next_psn_V_address1 = zext_ln541_fu_559_p1;
    end else if ((((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (txRequest_write_reg_674 == 1'd1)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_req_next_psn_V_address1 = zext_ln541_1_fu_550_p1;
    end else if (((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        state_table_req_next_psn_V_address1 = state_table_req_next_psn_V_addr_2_gep_fu_283_p3;
    end else if (((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        state_table_req_next_psn_V_address1 = zext_ln541_2_fu_535_p1;
    end else begin
        state_table_req_next_psn_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd1)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_req_next_psn_V_ce1 = 1'b1;
    end else begin
        state_table_req_next_psn_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_564)) begin
        if (((tmp_i_146_reg_660 == 1'd1) & (txRequest_write_reg_674 == 1'd1))) begin
            state_table_req_next_psn_V_d1 = txRequest_psn_V_reg_669;
        end else if ((1'b1 == ap_condition_566)) begin
            state_table_req_next_psn_V_d1 = {{qpi2stateTable_upd_req_dout[71:48]}};
        end else begin
            state_table_req_next_psn_V_d1 = 'bx;
        end
    end else begin
        state_table_req_next_psn_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd1)))) begin
        state_table_req_next_psn_V_we1 = 1'b1;
    end else begin
        state_table_req_next_psn_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_382)) begin
            state_table_req_old_unack_V_address1 = state_table_req_old_unack_V_addr_1_gep_fu_428_p3;
        end else if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0))) begin
            state_table_req_old_unack_V_address1 = zext_ln541_fu_559_p1;
        end else if ((1'b1 == ap_condition_320)) begin
            state_table_req_old_unack_V_address1 = zext_ln541_1_fu_550_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_req_old_unack_V_address1 = state_table_req_old_unack_V_addr_3_gep_fu_291_p3;
        end else if ((1'b1 == ap_condition_302)) begin
            state_table_req_old_unack_V_address1 = zext_ln541_2_fu_535_p1;
        end else begin
            state_table_req_old_unack_V_address1 = 'bx;
        end
    end else begin
        state_table_req_old_unack_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_req_old_unack_V_ce1 = 1'b1;
    end else begin
        state_table_req_old_unack_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_382)) begin
            state_table_req_old_unack_V_d1 = rxRequest_epsn_V_reg_649_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_req_old_unack_V_d1 = {{qpi2stateTable_upd_req_dout[71:48]}};
        end else begin
            state_table_req_old_unack_V_d1 = 'bx;
        end
    end else begin
        state_table_req_old_unack_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_table_req_old_unack_V_we1 = 1'b1;
    end else begin
        state_table_req_old_unack_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0))) begin
            state_table_req_old_valid_V_address1 = zext_ln541_fu_559_p1;
        end else if ((1'b1 == ap_condition_320)) begin
            state_table_req_old_valid_V_address1 = zext_ln541_1_fu_550_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_req_old_valid_V_address1 = state_table_req_old_valid_V_addr_2_gep_fu_299_p3;
        end else if ((1'b1 == ap_condition_302)) begin
            state_table_req_old_valid_V_address1 = zext_ln541_2_fu_535_p1;
        end else begin
            state_table_req_old_valid_V_address1 = 'bx;
        end
    end else begin
        state_table_req_old_valid_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_req_old_valid_V_ce1 = 1'b1;
    end else begin
        state_table_req_old_valid_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_table_req_old_valid_V_we1 = 1'b1;
    end else begin
        state_table_req_old_valid_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        state_table_resp_epsn_V_address1 = state_table_resp_epsn_V_addr_1_gep_fu_412_p3;
    end else if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        state_table_resp_epsn_V_address1 = zext_ln541_fu_559_p1;
    end else if (((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (txRequest_write_reg_674 == 1'd0))) begin
        state_table_resp_epsn_V_address1 = zext_ln541_1_fu_550_p1;
    end else if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        state_table_resp_epsn_V_address1 = zext_ln541_2_fu_535_p1;
    end else begin
        state_table_resp_epsn_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_resp_epsn_V_ce1 = 1'b1;
    end else begin
        state_table_resp_epsn_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_377)) begin
            state_table_resp_epsn_V_d1 = rxRequest_epsn_V_reg_649_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_resp_epsn_V_d1 = {{qpi2stateTable_upd_req_dout[95:72]}};
        end else begin
            state_table_resp_epsn_V_d1 = 'bx;
        end
    end else begin
        state_table_resp_epsn_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_table_resp_epsn_V_we1 = 1'b1;
    end else begin
        state_table_resp_epsn_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0))) begin
            state_table_resp_old_outstanding_V_address1 = zext_ln541_fu_559_p1;
        end else if ((1'b1 == ap_condition_320)) begin
            state_table_resp_old_outstanding_V_address1 = zext_ln541_1_fu_550_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_resp_old_outstanding_V_address1 = state_table_resp_old_outstanding_V_addr_2_gep_fu_275_p3;
        end else if ((1'b1 == ap_condition_302)) begin
            state_table_resp_old_outstanding_V_address1 = zext_ln541_2_fu_535_p1;
        end else begin
            state_table_resp_old_outstanding_V_address1 = 'bx;
        end
    end else begin
        state_table_resp_old_outstanding_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_resp_old_outstanding_V_ce1 = 1'b1;
    end else begin
        state_table_resp_old_outstanding_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        state_table_resp_old_outstanding_V_we1 = 1'b1;
    end else begin
        state_table_resp_old_outstanding_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_377)) begin
            state_table_retryCounter_V_address1 = state_table_retryCounter_V_addr_1_gep_fu_420_p3;
        end else if (((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0))) begin
            state_table_retryCounter_V_address1 = zext_ln541_fu_559_p1;
        end else if ((1'b1 == ap_condition_320)) begin
            state_table_retryCounter_V_address1 = zext_ln541_1_fu_550_p1;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_retryCounter_V_address1 = state_table_retryCounter_V_addr_3_gep_fu_307_p3;
        end else if ((1'b1 == ap_condition_302)) begin
            state_table_retryCounter_V_address1 = zext_ln541_2_fu_535_p1;
        end else begin
            state_table_retryCounter_V_address1 = 'bx;
        end
    end else begin
        state_table_retryCounter_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (txRequest_write_reg_674 == 1'd0)))) begin
        state_table_retryCounter_V_ce1 = 1'b1;
    end else begin
        state_table_retryCounter_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((1'b1 == ap_condition_377)) begin
            state_table_retryCounter_V_d1 = rxRequest_retryCounter_V_reg_655_pp0_iter1_reg;
        end else if ((1'b1 == ap_condition_362)) begin
            state_table_retryCounter_V_d1 = 3'd7;
        end else begin
            state_table_retryCounter_V_d1 = 'bx;
        end
    end else begin
        state_table_retryCounter_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        state_table_retryCounter_V_we1 = 1'b1;
    end else begin
        state_table_retryCounter_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op55_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        txIbh2stateTable_upd_req_blk_n = txIbh2stateTable_upd_req_empty_n;
    end else begin
        txIbh2stateTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op55_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        txIbh2stateTable_upd_req_read = 1'b1;
    end else begin
        txIbh2stateTable_upd_req_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_fu_614_p2 = ($signed(entry_req_next_psn_V_reg_787) + $signed(24'd16777215));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op63_read_state3 == 1'b1) & (qpi2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op55_read_state2 == 1'b1) & (txIbh2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (rxIbh2stateTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op161_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op156_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (stateTable2txIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op138_write_state4 == 1'b1) & (stateTable2qpi_rsp_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op63_read_state3 == 1'b1) & (qpi2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op55_read_state2 == 1'b1) & (txIbh2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (rxIbh2stateTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op161_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op156_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (stateTable2txIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op138_write_state4 == 1'b1) & (stateTable2qpi_rsp_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op63_read_state3 == 1'b1) & (qpi2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((ap_predicate_op55_read_state2 == 1'b1) & (txIbh2stateTable_upd_req_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (rxIbh2stateTable_upd_req_empty_n == 1'b0)))) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (((ap_predicate_op161_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op156_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)))) | ((ap_enable_reg_pp0_iter3 == 1'b1) & (((ap_predicate_op147_write_state4 == 1'b1) & (stateTable2txIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op138_write_state4 == 1'b1) & (stateTable2qpi_rsp_full_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_110_p3 == 1'd1) & (rxIbh2stateTable_upd_req_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op55_read_state2 == 1'b1) & (txIbh2stateTable_upd_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op63_read_state3 == 1'b1) & (qpi2stateTable_upd_req_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = (((ap_predicate_op147_write_state4 == 1'b1) & (stateTable2txIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op138_write_state4 == 1'b1) & (stateTable2qpi_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4 = (((ap_predicate_op161_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)) | ((ap_predicate_op156_write_state5 == 1'b1) & (stateTable2rxIbh_rsp_full_n == 1'b0)));
end

always @ (*) begin
    ap_condition_302 = ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd0));
end

always @ (*) begin
    ap_condition_320 = ((tmp_i_146_reg_660 == 1'd1) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (txRequest_write_reg_674 == 1'd0));
end

always @ (*) begin
    ap_condition_362 = ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_377 = ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_382 = ((tmp_i_reg_632_pp0_iter1_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter1_reg == 1'd1) & (rxRequest_isResponse_reg_641_pp0_iter1_reg == 1'd1));
end

always @ (*) begin
    ap_condition_564 = ((tmp_i_reg_632_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_566 = ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (ifRequest_write_fu_514_p3 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

always @ (*) begin
    ap_predicate_op138_write_state4 = ((ifRequest_write_reg_682 == 1'd0) & (tmp_14_i_reg_678 == 1'd1) & (tmp_i_146_reg_660_pp0_iter2_reg == 1'd0) & (tmp_i_reg_632_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op147_write_state4 = ((txRequest_write_reg_674_pp0_iter2_reg == 1'd0) & (tmp_i_146_reg_660_pp0_iter2_reg == 1'd1) & (tmp_i_reg_632_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op156_write_state5 = ((rxRequest_isResponse_reg_641_pp0_iter3_reg == 1'd0) & (rxRequest_write_reg_645_pp0_iter3_reg == 1'd0) & (tmp_i_reg_632_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op161_write_state5 = ((rxRequest_isResponse_reg_641_pp0_iter3_reg == 1'd1) & (rxRequest_write_reg_645_pp0_iter3_reg == 1'd0) & (tmp_i_reg_632_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op55_read_state2 = ((tmp_i_146_nbreadreq_fu_124_p3 == 1'd1) & (tmp_i_reg_632 == 1'd0));
end

always @ (*) begin
    ap_predicate_op63_read_state3 = ((tmp_14_i_nbreadreq_fu_138_p3 == 1'd1) & (tmp_i_146_reg_660 == 1'd0) & (tmp_i_reg_632_pp0_iter1_reg == 1'd0));
end

assign ifRequest_qpn_V_fu_498_p1 = qpi2stateTable_upd_req_dout[15:0];

assign ifRequest_write_fu_514_p3 = qpi2stateTable_upd_req_dout[32'd96];

assign p_s_fu_605_p5 = {{{{entry_retryCounter_V_reg_802}, {entry_resp_epsn_V_reg_776}}, {entry_resp_old_outstanding_V_reg_782}}, {entry_resp_epsn_V_reg_776}};

assign rxRequest_qpn_V_fu_436_p1 = rxIbh2stateTable_upd_req_dout[15:0];

assign stateTable2qpi_rsp_din = {{{{{{state_table_retryCounter_V_q1}, {state_table_req_old_valid_V_q1}}, {state_table_req_old_unack_V_q1}}, {state_table_req_next_psn_V_q1}}, {state_table_resp_old_outstanding_V_q1}}, {state_table_resp_epsn_V_q1}};

assign stateTable2txIbh_rsp_din = {{{{{{state_table_retryCounter_V_q1}, {state_table_req_old_valid_V_q1}}, {state_table_req_old_unack_V_q1}}, {state_table_req_next_psn_V_q1}}, {state_table_resp_old_outstanding_V_q1}}, {state_table_resp_epsn_V_q1}};

assign state_table_req_next_psn_V_addr_2_gep_fu_283_p3 = zext_ln541_2_fu_535_p1;

assign state_table_req_old_unack_V_addr_1_gep_fu_428_p3 = zext_ln541_fu_559_p1;

assign state_table_req_old_unack_V_addr_3_gep_fu_291_p3 = zext_ln541_2_fu_535_p1;

assign state_table_req_old_valid_V_addr_2_gep_fu_299_p3 = zext_ln541_2_fu_535_p1;

assign state_table_req_old_valid_V_d1 = {{qpi2stateTable_upd_req_dout[71:48]}};

assign state_table_resp_epsn_V_addr_1_gep_fu_412_p3 = zext_ln541_fu_559_p1;

assign state_table_resp_old_outstanding_V_addr_2_gep_fu_275_p3 = zext_ln541_2_fu_535_p1;

assign state_table_resp_old_outstanding_V_d1 = {{qpi2stateTable_upd_req_dout[95:72]}};

assign state_table_retryCounter_V_addr_1_gep_fu_420_p3 = zext_ln541_fu_559_p1;

assign state_table_retryCounter_V_addr_3_gep_fu_307_p3 = zext_ln541_2_fu_535_p1;

assign tmp_14_i_nbreadreq_fu_138_p3 = qpi2stateTable_upd_req_empty_n;

assign tmp_7_i_fu_619_p4 = {{{add_ln186_fu_614_p2}, {entry_req_old_valid_V_reg_797}}, {entry_req_old_unack_V_reg_792}};

assign tmp_i_146_nbreadreq_fu_124_p3 = txIbh2stateTable_upd_req_empty_n;

assign tmp_i_nbreadreq_fu_110_p3 = rxIbh2stateTable_upd_req_empty_n;

assign txRequest_qpn_V_fu_476_p1 = txIbh2stateTable_upd_req_dout[8:0];

assign zext_ln541_1_fu_550_p1 = txRequest_qpn_V_reg_664;

assign zext_ln541_2_fu_535_p1 = ifRequest_qpn_V_fu_498_p1;

assign zext_ln541_fu_559_p1 = rxRequest_qpn_V_reg_636_pp0_iter1_reg;

assign zext_ln70_fu_627_p1 = tmp_7_i_fu_619_p4;

endmodule //rocev2_top_state_table
