###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 11:15:18 2013
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin RegX_1/\Reg_reg[4] /CK 
Endpoint:   RegX_1/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11330
+ Phase Shift                 3.50000
= Required Time               3.38670
- Arrival Time                0.78980
= Slack Time                  2.59690
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.59690 | 
     | RegX_1/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.03420 | 0.40060 | 0.40060 |  2.99750 | 
     | U1371              | A ^ -> ZN v  | INV_X1   | 0.01680 | 0.03630 | 0.43690 |  3.03380 | 
     | U507               | B2 v -> ZN ^ | OAI22_X1 | 0.12290 | 0.15560 | 0.59250 |  3.18940 | 
     | RegX_1/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.13630 | 0.06240 | 0.65490 |  3.25180 | 
     | RegX_1/U10         | A v -> ZN ^  | OAI21_X1 | 0.23780 | 0.13480 | 0.78970 |  3.38660 | 
     | RegX_1/\Reg_reg[4] | D ^          | DFFR_X1  | 0.23780 | 0.00010 | 0.78980 |  3.38670 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.59690 | 
     | RegX_1/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.59690 | 
     +-------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin RegX_0/\Reg_reg[7] /CK 
Endpoint:   RegX_0/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_0/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11100
+ Phase Shift                 3.50000
= Required Time               3.38900
- Arrival Time                0.78820
= Slack Time                  2.60080
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60080 | 
     | RegX_0/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1  | 0.03360 | 0.39990 | 0.39990 |  3.00070 | 
     | U1265              | A ^ -> ZN v  | INV_X1   | 0.01660 | 0.03590 | 0.43580 |  3.03660 | 
     | U789               | B2 v -> ZN ^ | OAI22_X1 | 0.12470 | 0.15610 | 0.59190 |  3.19270 | 
     | RegX_0/U17         | A1 ^ -> ZN v | NAND2_X1 | 0.13850 | 0.06520 | 0.65710 |  3.25790 | 
     | RegX_0/U16         | A v -> ZN ^  | OAI21_X1 | 0.22640 | 0.13100 | 0.78810 |  3.38890 | 
     | RegX_0/\Reg_reg[7] | D ^          | DFFR_X1  | 0.22640 | 0.00010 | 0.78820 |  3.38900 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60080 | 
     | RegX_0/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60080 | 
     +-------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin RegX_2/\Reg_reg[3] /CK 
Endpoint:   RegX_2/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10890
+ Phase Shift                 3.50000
= Required Time               3.39110
- Arrival Time                0.78690
= Slack Time                  2.60420
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60420 | 
     | RegX_2/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06330 | 0.43060 | 0.43060 |  3.03480 | 
     | U216               | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06640 | 0.49700 |  3.10120 | 
     | U215               | A v -> ZN ^  | INV_X1   | 0.05920 | 0.11630 | 0.61330 |  3.21750 | 
     | RegX_2/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.13630 | 0.04790 | 0.66120 |  3.26540 | 
     | RegX_2/U8          | A v -> ZN ^  | OAI21_X1 | 0.21610 | 0.12570 | 0.78690 |  3.39110 | 
     | RegX_2/\Reg_reg[3] | D ^          | DFFR_X1  | 0.21610 | 0.00000 | 0.78690 |  3.39110 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60420 | 
     | RegX_2/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60420 | 
     +-------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin RegX_3/\Reg_reg[4] /CK 
Endpoint:   RegX_3/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11030
+ Phase Shift                 3.50000
= Required Time               3.38970
- Arrival Time                0.78500
= Slack Time                  2.60470
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60470 | 
     | RegX_3/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.05880 | 0.42620 | 0.42620 |  3.03090 | 
     | U147               | B2 ^ -> ZN v | AOI22_X1 | 0.21260 | 0.06480 | 0.49100 |  3.09570 | 
     | U146               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11640 | 0.60740 |  3.21210 | 
     | RegX_3/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.13740 | 0.04870 | 0.65610 |  3.26080 | 
     | RegX_3/U10         | A v -> ZN ^  | OAI21_X1 | 0.22280 | 0.12890 | 0.78500 |  3.38970 | 
     | RegX_3/\Reg_reg[4] | D ^          | DFFR_X1  | 0.22280 | 0.00000 | 0.78500 |  3.38970 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60470 | 
     | RegX_3/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60470 | 
     +-------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin RegX_2/\Reg_reg[5] /CK 
Endpoint:   RegX_2/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10950
+ Phase Shift                 3.50000
= Required Time               3.39050
- Arrival Time                0.78480
= Slack Time                  2.60570
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60570 | 
     | RegX_2/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.06290 | 0.43020 | 0.43020 |  3.03590 | 
     | U212               | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06630 | 0.49650 |  3.10220 | 
     | U211               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.61280 |  3.21850 | 
     | RegX_2/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.13410 | 0.04630 | 0.65910 |  3.26480 | 
     | RegX_2/U12         | A v -> ZN ^  | OAI21_X1 | 0.21880 | 0.12570 | 0.78480 |  3.39050 | 
     | RegX_2/\Reg_reg[5] | D ^          | DFFR_X1  | 0.21880 | 0.00000 | 0.78480 |  3.39050 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60570 | 
     | RegX_2/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60570 | 
     +-------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin RegX_3/\Reg_reg[7] /CK 
Endpoint:   RegX_3/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11050
+ Phase Shift                 3.50000
= Required Time               3.38950
- Arrival Time                0.78280
= Slack Time                  2.60670
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60670 | 
     | RegX_3/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1  | 0.05960 | 0.42690 | 0.42690 |  3.03360 | 
     | U141               | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06480 | 0.49170 |  3.09840 | 
     | U140               | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11650 | 0.60820 |  3.21490 | 
     | RegX_3/U17         | A1 ^ -> ZN v | NAND2_X1 | 0.13430 | 0.04650 | 0.65470 |  3.26140 | 
     | RegX_3/U16         | A v -> ZN ^  | OAI21_X1 | 0.22410 | 0.12810 | 0.78280 |  3.38950 | 
     | RegX_3/\Reg_reg[7] | D ^          | DFFR_X1  | 0.22410 | 0.00000 | 0.78280 |  3.38950 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60670 | 
     | RegX_3/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60670 | 
     +-------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin RegX_3/\Reg_reg[5] /CK 
Endpoint:   RegX_3/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.10920
+ Phase Shift                 3.50000
= Required Time               3.39080
- Arrival Time                0.78350
= Slack Time                  2.60730
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.60730 | 
     | RegX_3/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.05910 | 0.42640 | 0.42640 |  3.03370 | 
     | U145               | B2 ^ -> ZN v | AOI22_X1 | 0.21430 | 0.06620 | 0.49260 |  3.09990 | 
     | U144               | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11680 | 0.60940 |  3.21670 | 
     | RegX_3/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.13630 | 0.04790 | 0.65730 |  3.26460 | 
     | RegX_3/U12         | A v -> ZN ^  | OAI21_X1 | 0.21740 | 0.12620 | 0.78350 |  3.39080 | 
     | RegX_3/\Reg_reg[5] | D ^          | DFFR_X1  | 0.21740 | 0.00000 | 0.78350 |  3.39080 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.60730 | 
     | RegX_3/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.60730 | 
     +-------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin RegX_2/\Reg_reg[4] /CK 
Endpoint:   RegX_2/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_2/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07380
+ Phase Shift                 3.50000
= Required Time               3.42620
- Arrival Time                0.78980
= Slack Time                  2.63640
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.63640 | 
     | RegX_2/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.06020 | 0.42750 | 0.42750 |  3.06390 | 
     | U214               | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06520 | 0.49270 |  3.12910 | 
     | U213               | A v -> ZN ^  | INV_X1   | 0.06120 | 0.12080 | 0.61350 |  3.24990 | 
     | RegX_2/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.13580 | 0.04810 | 0.66160 |  3.29800 | 
     | RegX_2/U10         | A v -> ZN ^  | OAI21_X1 | 0.07770 | 0.12820 | 0.78980 |  3.42620 | 
     | RegX_2/\Reg_reg[4] | D ^          | DFFR_X1  | 0.07770 | 0.00000 | 0.78980 |  3.42620 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.63640 | 
     | RegX_2/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.63640 | 
     +-------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin RegX_3/\Reg_reg[6] /CK 
Endpoint:   RegX_3/\Reg_reg[6] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_3/\Reg_reg[6] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07250
+ Phase Shift                 3.50000
= Required Time               3.42750
- Arrival Time                0.78460
= Slack Time                  2.64290
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.64290 | 
     | RegX_3/\Reg_reg[6] | CK ^ -> Q ^  | DFFR_X1  | 0.05880 | 0.42620 | 0.42620 |  3.06910 | 
     | U143               | B2 ^ -> ZN v | AOI22_X1 | 0.21480 | 0.06630 | 0.49250 |  3.13540 | 
     | U142               | A v -> ZN ^  | INV_X1   | 0.06070 | 0.11930 | 0.61180 |  3.25470 | 
     | RegX_3/U15         | A1 ^ -> ZN v | NAND2_X1 | 0.13530 | 0.04750 | 0.65930 |  3.30220 | 
     | RegX_3/U14         | A v -> ZN ^  | OAI21_X1 | 0.07450 | 0.12530 | 0.78460 |  3.42750 | 
     | RegX_3/\Reg_reg[6] | D ^          | DFFR_X1  | 0.07450 | 0.00000 | 0.78460 |  3.42750 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.64290 | 
     | RegX_3/\Reg_reg[6] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.64290 | 
     +-------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin RegX_26/\Reg_reg[0] /CK 
Endpoint:   RegX_26/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07830
+ Phase Shift                 3.50000
= Required Time               3.42170
- Arrival Time                0.76870
= Slack Time                  2.65300
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.65300 | 
     | RegX_26/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06220 | 0.42950 | 0.42950 |  3.08250 | 
     | U366                | B2 ^ -> ZN v | AOI22_X1 | 0.21310 | 0.06650 | 0.49600 |  3.14900 | 
     | U365                | A v -> ZN ^  | INV_X1   | 0.06390 | 0.12650 | 0.62250 |  3.27550 | 
     | RegX_26/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07610 | 0.05130 | 0.67380 |  3.32680 | 
     | RegX_26/U2          | A v -> ZN ^  | OAI21_X1 | 0.08860 | 0.09490 | 0.76870 |  3.42170 | 
     | RegX_26/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08860 | 0.00000 | 0.76870 |  3.42170 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.65300 | 
     | RegX_26/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.65300 | 
     +--------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin RegX_27/\Reg_reg[0] /CK 
Endpoint:   RegX_27/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07950
+ Phase Shift                 3.50000
= Required Time               3.42050
- Arrival Time                0.76310
= Slack Time                  2.65740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.65740 | 
     | RegX_27/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06230 | 0.42960 | 0.42960 |  3.08700 | 
     | U333                | B2 ^ -> ZN v | AOI22_X1 | 0.21310 | 0.06660 | 0.49620 |  3.15360 | 
     | U332                | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11670 | 0.61290 |  3.27030 | 
     | RegX_27/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07840 | 0.05190 | 0.66480 |  3.32220 | 
     | RegX_27/U2          | A v -> ZN ^  | OAI21_X1 | 0.09130 | 0.09830 | 0.76310 |  3.42050 | 
     | RegX_27/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09130 | 0.00000 | 0.76310 |  3.42050 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.65740 | 
     | RegX_27/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.65740 | 
     +--------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin RegX_14/\Reg_reg[13] /CK 
Endpoint:   RegX_14/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07890
+ Phase Shift                 3.50000
= Required Time               3.42110
- Arrival Time                0.75850
= Slack Time                  2.66260
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.66260 | 
     | RegX_14/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1  | 0.06510 | 0.43230 | 0.43230 |  3.09490 | 
     | U675                 | B2 ^ -> ZN v | AOI22_X1 | 0.21400 | 0.06840 | 0.50070 |  3.16330 | 
     | U674                 | A v -> ZN ^  | INV_X1   | 0.06200 | 0.12240 | 0.62310 |  3.28570 | 
     | RegX_14/U29          | A1 ^ -> ZN v | NAND2_X1 | 0.05500 | 0.04980 | 0.67290 |  3.33550 | 
     | RegX_14/U28          | A v -> ZN ^  | OAI21_X1 | 0.08990 | 0.08550 | 0.75840 |  3.42100 | 
     | RegX_14/\Reg_reg[13] | D ^          | DFFR_X1  | 0.08990 | 0.00010 | 0.75850 |  3.42110 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.66260 | 
     | RegX_14/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66260 | 
     +---------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin RegX_27/\Reg_reg[1] /CK 
Endpoint:   RegX_27/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08000
+ Phase Shift                 3.50000
= Required Time               3.42000
- Arrival Time                0.75680
= Slack Time                  2.66320
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66320 | 
     | RegX_27/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.06450 | 0.43170 | 0.43170 |  3.09490 | 
     | U319                | B2 ^ -> ZN v | AOI22_X1 | 0.21340 | 0.06790 | 0.49960 |  3.16280 | 
     | U318                | A v -> ZN ^  | INV_X1   | 0.06240 | 0.12340 | 0.62300 |  3.28620 | 
     | RegX_27/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.05700 | 0.04760 | 0.67060 |  3.33380 | 
     | RegX_27/U4          | A v -> ZN ^  | OAI21_X1 | 0.09260 | 0.08620 | 0.75680 |  3.42000 | 
     | RegX_27/\Reg_reg[1] | D ^          | DFFR_X1  | 0.09260 | 0.00000 | 0.75680 |  3.42000 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66320 | 
     | RegX_27/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66320 | 
     +--------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin RegX_16/\Reg_reg[0] /CK 
Endpoint:   RegX_16/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07950
+ Phase Shift                 3.50000
= Required Time               3.42050
- Arrival Time                0.75650
= Slack Time                  2.66400
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66400 | 
     | RegX_16/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03330 | 0.39960 | 0.39960 |  3.06360 | 
     | U1706               | A ^ -> ZN v  | INV_X1   | 0.01710 | 0.03660 | 0.43620 |  3.10020 | 
     | U617                | B2 v -> ZN ^ | OAI22_X1 | 0.12400 | 0.15750 | 0.59370 |  3.25770 | 
     | RegX_16/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07550 | 0.06620 | 0.65990 |  3.32390 | 
     | RegX_16/U2          | A v -> ZN ^  | OAI21_X1 | 0.09150 | 0.09660 | 0.75650 |  3.42050 | 
     | RegX_16/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09150 | 0.00000 | 0.75650 |  3.42050 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66400 | 
     | RegX_16/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66400 | 
     +--------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin RegX_22/\Reg_reg[5] /CK 
Endpoint:   RegX_22/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07620
+ Phase Shift                 3.50000
= Required Time               3.42380
- Arrival Time                0.75940
= Slack Time                  2.66440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66440 | 
     | RegX_22/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.06900 | 0.43610 | 0.43610 |  3.10050 | 
     | U444                | B2 ^ -> ZN v | AOI22_X1 | 0.21480 | 0.07060 | 0.50670 |  3.17110 | 
     | U443                | A v -> ZN ^  | INV_X1   | 0.06330 | 0.12520 | 0.63190 |  3.29630 | 
     | RegX_22/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.05110 | 0.04790 | 0.67980 |  3.34420 | 
     | RegX_22/U12         | A v -> ZN ^  | OAI21_X1 | 0.08350 | 0.07960 | 0.75940 |  3.42380 | 
     | RegX_22/\Reg_reg[5] | D ^          | DFFR_X1  | 0.08350 | 0.00000 | 0.75940 |  3.42380 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66440 | 
     | RegX_22/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66440 | 
     +--------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin RegX_13/\Reg_reg[0] /CK 
Endpoint:   RegX_13/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07940
+ Phase Shift                 3.50000
= Required Time               3.42060
- Arrival Time                0.75590
= Slack Time                  2.66470
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66470 | 
     | RegX_13/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03230 | 0.39830 | 0.39830 |  3.06300 | 
     | U1785               | A ^ -> ZN v  | INV_X1   | 0.01750 | 0.03700 | 0.43530 |  3.10000 | 
     | U700                | B2 v -> ZN ^ | OAI22_X1 | 0.12400 | 0.15790 | 0.59320 |  3.25790 | 
     | RegX_13/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07230 | 0.06630 | 0.65950 |  3.32420 | 
     | RegX_13/U2          | A v -> ZN ^  | OAI21_X1 | 0.09110 | 0.09630 | 0.75580 |  3.42050 | 
     | RegX_13/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09110 | 0.00010 | 0.75590 |  3.42060 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66470 | 
     | RegX_13/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66470 | 
     +--------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin RegX_15/\Reg_reg[0] /CK 
Endpoint:   RegX_15/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_15/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07760
+ Phase Shift                 3.50000
= Required Time               3.42240
- Arrival Time                0.75740
= Slack Time                  2.66500
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66500 | 
     | RegX_15/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06440 | 0.43160 | 0.43160 |  3.09660 | 
     | U650                | B2 ^ -> ZN v | AOI22_X1 | 0.21200 | 0.06670 | 0.49830 |  3.16330 | 
     | U649                | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11650 | 0.61480 |  3.27980 | 
     | RegX_15/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07220 | 0.04930 | 0.66410 |  3.32910 | 
     | RegX_15/U2          | A v -> ZN ^  | OAI21_X1 | 0.08690 | 0.09330 | 0.75740 |  3.42240 | 
     | RegX_15/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08690 | 0.00000 | 0.75740 |  3.42240 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66500 | 
     | RegX_15/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66500 | 
     +--------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RegX_1/\Reg_reg[5] /CK 
Endpoint:   RegX_1/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_1/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.11000
+ Phase Shift                 3.50000
= Required Time               3.39000
- Arrival Time                0.72490
= Slack Time                  2.66510
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.66510 | 
     | RegX_1/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.03190 | 0.39770 | 0.39770 |  3.06280 | 
     | U1336              | A ^ -> ZN v  | INV_X1   | 0.01700 | 0.03610 | 0.43380 |  3.09890 | 
     | U506               | B2 v -> ZN ^ | OAI22_X1 | 0.12220 | 0.15520 | 0.58900 |  3.25410 | 
     | RegX_1/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.03720 | 0.06260 | 0.65160 |  3.31670 | 
     | RegX_1/U12         | A v -> ZN ^  | OAI21_X1 | 0.22120 | 0.07320 | 0.72480 |  3.38990 | 
     | RegX_1/\Reg_reg[5] | D ^          | DFFR_X1  | 0.22120 | 0.00010 | 0.72490 |  3.39000 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.66510 | 
     | RegX_1/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66510 | 
     +-------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RegX_27/\Reg_reg[13] /CK 
Endpoint:   RegX_27/\Reg_reg[13] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[13] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07850
+ Phase Shift                 3.50000
= Required Time               3.42150
- Arrival Time                0.75500
= Slack Time                  2.66650
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.66650 | 
     | RegX_27/\Reg_reg[13] | CK ^ -> Q ^  | DFFR_X1  | 0.06800 | 0.43520 | 0.43520 |  3.10170 | 
     | U325                 | B2 ^ -> ZN v | AOI22_X1 | 0.21440 | 0.07000 | 0.50520 |  3.17170 | 
     | U324                 | A v -> ZN ^  | INV_X1   | 0.05990 | 0.11770 | 0.62290 |  3.28940 | 
     | RegX_27/U29          | A1 ^ -> ZN v | NAND2_X1 | 0.05830 | 0.04780 | 0.67070 |  3.33720 | 
     | RegX_27/U28          | A v -> ZN ^  | OAI21_X1 | 0.08910 | 0.08430 | 0.75500 |  3.42150 | 
     | RegX_27/\Reg_reg[13] | D ^          | DFFR_X1  | 0.08910 | 0.00000 | 0.75500 |  3.42150 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.66650 | 
     | RegX_27/\Reg_reg[13] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66650 | 
     +---------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin RegX_11/\Reg_reg[0] /CK 
Endpoint:   RegX_11/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_11/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07780
+ Phase Shift                 3.50000
= Required Time               3.42220
- Arrival Time                0.75560
= Slack Time                  2.66660
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66660 | 
     | RegX_11/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.05970 | 0.42710 | 0.42710 |  3.09370 | 
     | U750                | B2 ^ -> ZN v | AOI22_X1 | 0.21250 | 0.06510 | 0.49220 |  3.15880 | 
     | U749                | A v -> ZN ^  | INV_X1   | 0.05950 | 0.11690 | 0.60910 |  3.27570 | 
     | RegX_11/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07210 | 0.05160 | 0.66070 |  3.32730 | 
     | RegX_11/U2          | A v -> ZN ^  | OAI21_X1 | 0.08730 | 0.09490 | 0.75560 |  3.42220 | 
     | RegX_11/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08730 | 0.00000 | 0.75560 |  3.42220 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66660 | 
     | RegX_11/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66660 | 
     +--------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegX_14/\Reg_reg[0] /CK 
Endpoint:   RegX_14/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07710
+ Phase Shift                 3.50000
= Required Time               3.42290
- Arrival Time                0.75570
= Slack Time                  2.66720
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66720 | 
     | RegX_14/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06270 | 0.43000 | 0.43000 |  3.09720 | 
     | U683                | B2 ^ -> ZN v | AOI22_X1 | 0.21290 | 0.06660 | 0.49660 |  3.16380 | 
     | U682                | A v -> ZN ^  | INV_X1   | 0.05970 | 0.11720 | 0.61380 |  3.28100 | 
     | RegX_14/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07230 | 0.04950 | 0.66330 |  3.33050 | 
     | RegX_14/U2          | A v -> ZN ^  | OAI21_X1 | 0.08550 | 0.09240 | 0.75570 |  3.42290 | 
     | RegX_14/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08550 | 0.00000 | 0.75570 |  3.42290 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66720 | 
     | RegX_14/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66720 | 
     +--------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegX_22/\Reg_reg[0] /CK 
Endpoint:   RegX_22/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.06850
+ Phase Shift                 3.50000
= Required Time               3.43150
- Arrival Time                0.76410
= Slack Time                  2.66740
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66740 | 
     | RegX_22/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06800 | 0.43520 | 0.43520 |  3.10260 | 
     | U466                | B2 ^ -> ZN v | AOI22_X1 | 0.21280 | 0.06870 | 0.50390 |  3.17130 | 
     | U465                | A v -> ZN ^  | INV_X1   | 0.06160 | 0.12150 | 0.62540 |  3.29280 | 
     | RegX_22/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.06620 | 0.05000 | 0.67540 |  3.34280 | 
     | RegX_22/U2          | A v -> ZN ^  | OAI21_X1 | 0.06490 | 0.08870 | 0.76410 |  3.43150 | 
     | RegX_22/\Reg_reg[0] | D ^          | DFFR_X1  | 0.06490 | 0.00000 | 0.76410 |  3.43150 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66740 | 
     | RegX_22/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66740 | 
     +--------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin RegX_25/\Reg_reg[0] /CK 
Endpoint:   RegX_25/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_25/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07800
+ Phase Shift                 3.50000
= Required Time               3.42200
- Arrival Time                0.75440
= Slack Time                  2.66760
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66760 | 
     | RegX_25/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03320 | 0.39940 | 0.39940 |  3.06700 | 
     | U1727               | A ^ -> ZN v  | INV_X1   | 0.01790 | 0.03800 | 0.43740 |  3.10500 | 
     | U383                | B2 v -> ZN ^ | OAI22_X1 | 0.12300 | 0.15640 | 0.59380 |  3.26140 | 
     | RegX_25/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07580 | 0.06640 | 0.66020 |  3.32780 | 
     | RegX_25/U2          | A v -> ZN ^  | OAI21_X1 | 0.08780 | 0.09420 | 0.75440 |  3.42200 | 
     | RegX_25/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08780 | 0.00000 | 0.75440 |  3.42200 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66760 | 
     | RegX_25/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66760 | 
     +--------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin RegX_23/\Reg_reg[0] /CK 
Endpoint:   RegX_23/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_23/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07700
+ Phase Shift                 3.50000
= Required Time               3.42300
- Arrival Time                0.75530
= Slack Time                  2.66770
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66770 | 
     | RegX_23/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.05950 | 0.42690 | 0.42690 |  3.09460 | 
     | U433                | B2 ^ -> ZN v | AOI22_X1 | 0.21460 | 0.06650 | 0.49340 |  3.16110 | 
     | U432                | A v -> ZN ^  | INV_X1   | 0.05990 | 0.11770 | 0.61110 |  3.27880 | 
     | RegX_23/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07150 | 0.05110 | 0.66220 |  3.32990 | 
     | RegX_23/U2          | A v -> ZN ^  | OAI21_X1 | 0.08530 | 0.09310 | 0.75530 |  3.42300 | 
     | RegX_23/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08530 | 0.00000 | 0.75530 |  3.42300 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66770 | 
     | RegX_23/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66770 | 
     +--------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin RegX_10/\Reg_reg[3] /CK 
Endpoint:   RegX_10/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_10/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07730
+ Phase Shift                 3.50000
= Required Time               3.42270
- Arrival Time                0.75450
= Slack Time                  2.66820
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66820 | 
     | RegX_10/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06770 | 0.43490 | 0.43490 |  3.10310 | 
     | U765                | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06830 | 0.50320 |  3.17140 | 
     | U764                | A v -> ZN ^  | INV_X1   | 0.06100 | 0.12030 | 0.62350 |  3.29170 | 
     | RegX_10/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.05310 | 0.04840 | 0.67190 |  3.34010 | 
     | RegX_10/U8          | A v -> ZN ^  | OAI21_X1 | 0.08600 | 0.08260 | 0.75450 |  3.42270 | 
     | RegX_10/\Reg_reg[3] | D ^          | DFFR_X1  | 0.08600 | 0.00000 | 0.75450 |  3.42270 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66820 | 
     | RegX_10/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66820 | 
     +--------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin RegX_12/\Reg_reg[0] /CK 
Endpoint:   RegX_12/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07910
+ Phase Shift                 3.50000
= Required Time               3.42090
- Arrival Time                0.75190
= Slack Time                  2.66900
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66900 | 
     | RegX_12/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03290 | 0.39910 | 0.39910 |  3.06810 | 
     | U1778               | A ^ -> ZN v  | INV_X1   | 0.01630 | 0.03500 | 0.43410 |  3.10310 | 
     | U717                | B2 v -> ZN ^ | OAI22_X1 | 0.12290 | 0.15540 | 0.58950 |  3.25850 | 
     | RegX_12/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07250 | 0.06640 | 0.65590 |  3.32490 | 
     | RegX_12/U2          | A v -> ZN ^  | OAI21_X1 | 0.09050 | 0.09590 | 0.75180 |  3.42080 | 
     | RegX_12/\Reg_reg[0] | D ^          | DFFR_X1  | 0.09050 | 0.00010 | 0.75190 |  3.42090 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66900 | 
     | RegX_12/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66900 | 
     +--------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin RegX_24/\Reg_reg[0] /CK 
Endpoint:   RegX_24/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_24/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07840
+ Phase Shift                 3.50000
= Required Time               3.42160
- Arrival Time                0.75230
= Slack Time                  2.66930
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66930 | 
     | RegX_24/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03190 | 0.39770 | 0.39770 |  3.06700 | 
     | U1725               | A ^ -> ZN v  | INV_X1   | 0.01680 | 0.03570 | 0.43340 |  3.10270 | 
     | U400                | B2 v -> ZN ^ | OAI22_X1 | 0.12310 | 0.15600 | 0.58940 |  3.25870 | 
     | RegX_24/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07670 | 0.06750 | 0.65690 |  3.32620 | 
     | RegX_24/U2          | A v -> ZN ^  | OAI21_X1 | 0.08880 | 0.09540 | 0.75230 |  3.42160 | 
     | RegX_24/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08880 | 0.00000 | 0.75230 |  3.42160 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66930 | 
     | RegX_24/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66930 | 
     +--------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin RegX_17/\Reg_reg[0] /CK 
Endpoint:   RegX_17/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07880
+ Phase Shift                 3.50000
= Required Time               3.42120
- Arrival Time                0.75160
= Slack Time                  2.66960
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66960 | 
     | RegX_17/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03330 | 0.39960 | 0.39960 |  3.06920 | 
     | U1708               | A ^ -> ZN v  | INV_X1   | 0.01620 | 0.03500 | 0.43460 |  3.10420 | 
     | U600                | B2 v -> ZN ^ | OAI22_X1 | 0.12310 | 0.15560 | 0.59020 |  3.25980 | 
     | RegX_17/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07550 | 0.06600 | 0.65620 |  3.32580 | 
     | RegX_17/U2          | A v -> ZN ^  | OAI21_X1 | 0.08980 | 0.09540 | 0.75160 |  3.42120 | 
     | RegX_17/\Reg_reg[0] | D ^          | DFFR_X1  | 0.08980 | 0.00000 | 0.75160 |  3.42120 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66960 | 
     | RegX_17/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66960 | 
     +--------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin RegX_27/\Reg_reg[7] /CK 
Endpoint:   RegX_27/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07900
+ Phase Shift                 3.50000
= Required Time               3.42100
- Arrival Time                0.75110
= Slack Time                  2.66990
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.66990 | 
     | RegX_27/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1  | 0.06250 | 0.42970 | 0.42970 |  3.09960 | 
     | U307                | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06610 | 0.49580 |  3.16570 | 
     | U306                | A v -> ZN ^  | INV_X1   | 0.06210 | 0.12260 | 0.61840 |  3.28830 | 
     | RegX_27/U17         | A1 ^ -> ZN v | NAND2_X1 | 0.05730 | 0.04790 | 0.66630 |  3.33620 | 
     | RegX_27/U16         | A v -> ZN ^  | OAI21_X1 | 0.09020 | 0.08480 | 0.75110 |  3.42100 | 
     | RegX_27/\Reg_reg[7] | D ^          | DFFR_X1  | 0.09020 | 0.00000 | 0.75110 |  3.42100 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.66990 | 
     | RegX_27/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.66990 | 
     +--------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin RegX_27/\Reg_reg[4] /CK 
Endpoint:   RegX_27/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07900
+ Phase Shift                 3.50000
= Required Time               3.42100
- Arrival Time                0.75080
= Slack Time                  2.67020
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67020 | 
     | RegX_27/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.06670 | 0.43390 | 0.43390 |  3.10410 | 
     | U313                | B2 ^ -> ZN v | AOI22_X1 | 0.21390 | 0.06890 | 0.50280 |  3.17300 | 
     | U312                | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11670 | 0.61950 |  3.28970 | 
     | RegX_27/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.05700 | 0.04680 | 0.66630 |  3.33650 | 
     | RegX_27/U10         | A v -> ZN ^  | OAI21_X1 | 0.09010 | 0.08450 | 0.75080 |  3.42100 | 
     | RegX_27/\Reg_reg[4] | D ^          | DFFR_X1  | 0.09010 | 0.00000 | 0.75080 |  3.42100 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67020 | 
     | RegX_27/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67020 | 
     +--------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin RegX_26/\Reg_reg[1] /CK 
Endpoint:   RegX_26/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07880
+ Phase Shift                 3.50000
= Required Time               3.42120
- Arrival Time                0.74980
= Slack Time                  2.67140
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67140 | 
     | RegX_26/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.06040 | 0.42770 | 0.42770 |  3.09910 | 
     | U352                | B2 ^ -> ZN v | AOI22_X1 | 0.21370 | 0.06630 | 0.49400 |  3.16540 | 
     | U351                | A v -> ZN ^  | INV_X1   | 0.06280 | 0.12420 | 0.61820 |  3.28960 | 
     | RegX_26/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.05680 | 0.04740 | 0.66560 |  3.33700 | 
     | RegX_26/U4          | A v -> ZN ^  | OAI21_X1 | 0.08980 | 0.08420 | 0.74980 |  3.42120 | 
     | RegX_26/\Reg_reg[1] | D ^          | DFFR_X1  | 0.08980 | 0.00000 | 0.74980 |  3.42120 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67140 | 
     | RegX_26/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67140 | 
     +--------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin RegX_17/\Reg_reg[10] /CK 
Endpoint:   RegX_17/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_17/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08050
+ Phase Shift                 3.50000
= Required Time               3.41950
- Arrival Time                0.74800
= Slack Time                  2.67150
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67150 | 
     | RegX_17/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1  | 0.03210 | 0.39800 | 0.39800 |  3.06950 | 
     | U1669                | A ^ -> ZN v  | INV_X1   | 0.01650 | 0.03520 | 0.43320 |  3.10470 | 
     | U599                 | B2 v -> ZN ^ | OAI22_X1 | 0.12440 | 0.15890 | 0.59210 |  3.26360 | 
     | RegX_17/U23          | A1 ^ -> ZN v | NAND2_X1 | 0.06040 | 0.06710 | 0.65920 |  3.33070 | 
     | RegX_17/U22          | A v -> ZN ^  | OAI21_X1 | 0.09380 | 0.08880 | 0.74800 |  3.41950 | 
     | RegX_17/\Reg_reg[10] | D ^          | DFFR_X1  | 0.09380 | 0.00000 | 0.74800 |  3.41950 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67150 | 
     | RegX_17/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67150 | 
     +---------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin RegX_27/\Reg_reg[3] /CK 
Endpoint:   RegX_27/\Reg_reg[3] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[3] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07940
+ Phase Shift                 3.50000
= Required Time               3.42060
- Arrival Time                0.74880
= Slack Time                  2.67180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67180 | 
     | RegX_27/\Reg_reg[3] | CK ^ -> Q ^  | DFFR_X1  | 0.06570 | 0.43300 | 0.43300 |  3.10480 | 
     | U315                | B2 ^ -> ZN v | AOI22_X1 | 0.21240 | 0.06750 | 0.50050 |  3.17230 | 
     | U314                | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11640 | 0.61690 |  3.28870 | 
     | RegX_27/U9          | A1 ^ -> ZN v | NAND2_X1 | 0.05700 | 0.04670 | 0.66360 |  3.33540 | 
     | RegX_27/U8          | A v -> ZN ^  | OAI21_X1 | 0.09120 | 0.08520 | 0.74880 |  3.42060 | 
     | RegX_27/\Reg_reg[3] | D ^          | DFFR_X1  | 0.09120 | 0.00000 | 0.74880 |  3.42060 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67180 | 
     | RegX_27/\Reg_reg[3] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67180 | 
     +--------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin RegX_9/\Reg_reg[0] /CK 
Endpoint:   RegX_9/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_9/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.06940
+ Phase Shift                 3.50000
= Required Time               3.43060
- Arrival Time                0.75880
= Slack Time                  2.67180
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.67180 | 
     | RegX_9/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03190 | 0.39770 | 0.39770 |  3.06950 | 
     | U1768              | A ^ -> ZN v  | INV_X1   | 0.01690 | 0.03590 | 0.43360 |  3.10540 | 
     | U17                | B2 v -> ZN ^ | OAI22_X1 | 0.10980 | 0.16070 | 0.59430 |  3.26610 | 
     | RegX_9/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.08020 | 0.06460 | 0.65890 |  3.33070 | 
     | RegX_9/U2          | A v -> ZN ^  | OAI21_X1 | 0.06700 | 0.09990 | 0.75880 |  3.43060 | 
     | RegX_9/\Reg_reg[0] | D ^          | DFFR_X1  | 0.06700 | 0.00000 | 0.75880 |  3.43060 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.67180 | 
     | RegX_9/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67180 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RegX_13/\Reg_reg[12] /CK 
Endpoint:   RegX_13/\Reg_reg[12] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_13/\Reg_reg[12] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08000
+ Phase Shift                 3.50000
= Required Time               3.42000
- Arrival Time                0.74780
= Slack Time                  2.67220
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67220 | 
     | RegX_13/\Reg_reg[12] | CK ^ -> Q ^  | DFFR_X1  | 0.03190 | 0.39770 | 0.39770 |  3.06990 | 
     | U1628                | A ^ -> ZN v  | INV_X1   | 0.01640 | 0.03490 | 0.43260 |  3.10480 | 
     | U697                 | B2 v -> ZN ^ | OAI22_X1 | 0.12540 | 0.15950 | 0.59210 |  3.26430 | 
     | RegX_13/U27          | A1 ^ -> ZN v | NAND2_X1 | 0.05630 | 0.06740 | 0.65950 |  3.33170 | 
     | RegX_13/U26          | A v -> ZN ^  | OAI21_X1 | 0.09260 | 0.08820 | 0.74770 |  3.41990 | 
     | RegX_13/\Reg_reg[12] | D ^          | DFFR_X1  | 0.09260 | 0.00010 | 0.74780 |  3.42000 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67220 | 
     | RegX_13/\Reg_reg[12] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67220 | 
     +---------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin RegX_15/\Reg_reg[4] /CK 
Endpoint:   RegX_15/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_15/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07840
+ Phase Shift                 3.50000
= Required Time               3.42160
- Arrival Time                0.74880
= Slack Time                  2.67280
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67280 | 
     | RegX_15/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.05780 | 0.42510 | 0.42510 |  3.09790 | 
     | U630                | B2 ^ -> ZN v | AOI22_X1 | 0.21220 | 0.06410 | 0.48920 |  3.16200 | 
     | U629                | A v -> ZN ^  | INV_X1   | 0.06210 | 0.12260 | 0.61180 |  3.28460 | 
     | RegX_15/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.05690 | 0.05150 | 0.66330 |  3.33610 | 
     | RegX_15/U10         | A v -> ZN ^  | OAI21_X1 | 0.08880 | 0.08550 | 0.74880 |  3.42160 | 
     | RegX_15/\Reg_reg[4] | D ^          | DFFR_X1  | 0.08880 | 0.00000 | 0.74880 |  3.42160 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67280 | 
     | RegX_15/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67280 | 
     +--------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegX_19/\Reg_reg[1] /CK 
Endpoint:   RegX_19/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_19/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08110
+ Phase Shift                 3.50000
= Required Time               3.41890
- Arrival Time                0.74600
= Slack Time                  2.67290
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67290 | 
     | RegX_19/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.05980 | 0.42710 | 0.42710 |  3.10000 | 
     | U536                | B2 ^ -> ZN v | AOI22_X1 | 0.21420 | 0.06630 | 0.49340 |  3.16630 | 
     | U535                | A v -> ZN ^  | INV_X1   | 0.05970 | 0.11730 | 0.61070 |  3.28360 | 
     | RegX_19/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.05720 | 0.04700 | 0.65770 |  3.33060 | 
     | RegX_19/U4          | A v -> ZN ^  | OAI21_X1 | 0.09530 | 0.08820 | 0.74590 |  3.41880 | 
     | RegX_19/\Reg_reg[1] | D ^          | DFFR_X1  | 0.09530 | 0.00010 | 0.74600 |  3.41890 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67290 | 
     | RegX_19/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67290 | 
     +--------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegX_27/\Reg_reg[10] /CK 
Endpoint:   RegX_27/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07850
+ Phase Shift                 3.50000
= Required Time               3.42150
- Arrival Time                0.74840
= Slack Time                  2.67310
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67310 | 
     | RegX_27/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1  | 0.06510 | 0.43230 | 0.43230 |  3.10540 | 
     | U331                 | B2 ^ -> ZN v | AOI22_X1 | 0.21200 | 0.06710 | 0.49940 |  3.17250 | 
     | U330                 | A v -> ZN ^  | INV_X1   | 0.05910 | 0.11610 | 0.61550 |  3.28860 | 
     | RegX_27/U23          | A1 ^ -> ZN v | NAND2_X1 | 0.05870 | 0.04820 | 0.66370 |  3.33680 | 
     | RegX_27/U22          | A v -> ZN ^  | OAI21_X1 | 0.08910 | 0.08470 | 0.74840 |  3.42150 | 
     | RegX_27/\Reg_reg[10] | D ^          | DFFR_X1  | 0.08910 | 0.00000 | 0.74840 |  3.42150 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67310 | 
     | RegX_27/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67310 | 
     +---------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegX_16/\Reg_reg[10] /CK 
Endpoint:   RegX_16/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08040
+ Phase Shift                 3.50000
= Required Time               3.41960
- Arrival Time                0.74640
= Slack Time                  2.67320
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67320 | 
     | RegX_16/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1  | 0.03330 | 0.39960 | 0.39960 |  3.07280 | 
     | U1668                | A ^ -> ZN v  | INV_X1   | 0.01660 | 0.03570 | 0.43530 |  3.10850 | 
     | U616                 | B2 v -> ZN ^ | OAI22_X1 | 0.12470 | 0.15940 | 0.59470 |  3.26790 | 
     | RegX_16/U23          | A1 ^ -> ZN v | NAND2_X1 | 0.05900 | 0.06390 | 0.65860 |  3.33180 | 
     | RegX_16/U22          | A v -> ZN ^  | OAI21_X1 | 0.09350 | 0.08770 | 0.74630 |  3.41950 | 
     | RegX_16/\Reg_reg[10] | D ^          | DFFR_X1  | 0.09350 | 0.00010 | 0.74640 |  3.41960 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67320 | 
     | RegX_16/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67320 | 
     +---------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegX_27/\Reg_reg[2] /CK 
Endpoint:   RegX_27/\Reg_reg[2] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_27/\Reg_reg[2] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08010
+ Phase Shift                 3.50000
= Required Time               3.41990
- Arrival Time                0.74640
= Slack Time                  2.67350
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67350 | 
     | RegX_27/\Reg_reg[2] | CK ^ -> Q ^  | DFFR_X1  | 0.06100 | 0.42830 | 0.42830 |  3.10180 | 
     | U317                | B2 ^ -> ZN v | AOI22_X1 | 0.21370 | 0.06650 | 0.49480 |  3.16830 | 
     | U316                | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11660 | 0.61140 |  3.28490 | 
     | RegX_27/U7          | A1 ^ -> ZN v | NAND2_X1 | 0.05800 | 0.04810 | 0.65950 |  3.33300 | 
     | RegX_27/U6          | A v -> ZN ^  | OAI21_X1 | 0.09280 | 0.08690 | 0.74640 |  3.41990 | 
     | RegX_27/\Reg_reg[2] | D ^          | DFFR_X1  | 0.09280 | 0.00000 | 0.74640 |  3.41990 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67350 | 
     | RegX_27/\Reg_reg[2] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67350 | 
     +--------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin RegX_21/\Reg_reg[4] /CK 
Endpoint:   RegX_21/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_21/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07720
+ Phase Shift                 3.50000
= Required Time               3.42280
- Arrival Time                0.74890
= Slack Time                  2.67390
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67390 | 
     | RegX_21/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.03320 | 0.39950 | 0.39950 |  3.07340 | 
     | U1358               | A ^ -> ZN v  | INV_X1   | 0.01680 | 0.03600 | 0.43550 |  3.10940 | 
     | U473                | B2 v -> ZN ^ | OAI22_X1 | 0.13000 | 0.16680 | 0.60230 |  3.27620 | 
     | RegX_21/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.05340 | 0.06410 | 0.66640 |  3.34030 | 
     | RegX_21/U10         | A v -> ZN ^  | OAI21_X1 | 0.08580 | 0.08250 | 0.74890 |  3.42280 | 
     | RegX_21/\Reg_reg[4] | D ^          | DFFR_X1  | 0.08580 | 0.00000 | 0.74890 |  3.42280 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67390 | 
     | RegX_21/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67390 | 
     +--------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin RegX_10/\Reg_reg[4] /CK 
Endpoint:   RegX_10/\Reg_reg[4] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_10/\Reg_reg[4] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.06850
+ Phase Shift                 3.50000
= Required Time               3.43150
- Arrival Time                0.75730
= Slack Time                  2.67420
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67420 | 
     | RegX_10/\Reg_reg[4] | CK ^ -> Q ^  | DFFR_X1  | 0.06100 | 0.42830 | 0.42830 |  3.10250 | 
     | U763                | B2 ^ -> ZN v | AOI22_X1 | 0.21380 | 0.06660 | 0.49490 |  3.16910 | 
     | U762                | A v -> ZN ^  | INV_X1   | 0.06420 | 0.12730 | 0.62220 |  3.29640 | 
     | RegX_10/U11         | A1 ^ -> ZN v | NAND2_X1 | 0.05630 | 0.05130 | 0.67350 |  3.34770 | 
     | RegX_10/U10         | A v -> ZN ^  | OAI21_X1 | 0.06500 | 0.08380 | 0.75730 |  3.43150 | 
     | RegX_10/\Reg_reg[4] | D ^          | DFFR_X1  | 0.06500 | 0.00000 | 0.75730 |  3.43150 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67420 | 
     | RegX_10/\Reg_reg[4] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67420 | 
     +--------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin RegX_18/\Reg_reg[0] /CK 
Endpoint:   RegX_18/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_18/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07070
+ Phase Shift                 3.50000
= Required Time               3.42930
- Arrival Time                0.75490
= Slack Time                  2.67440
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67440 | 
     | RegX_18/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.06310 | 0.43040 | 0.43040 |  3.10480 | 
     | U583                | B2 ^ -> ZN v | AOI22_X1 | 0.21240 | 0.06640 | 0.49680 |  3.17120 | 
     | U582                | A v -> ZN ^  | INV_X1   | 0.05960 | 0.11700 | 0.61380 |  3.28820 | 
     | RegX_18/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.06250 | 0.05090 | 0.66470 |  3.33910 | 
     | RegX_18/U2          | A v -> ZN ^  | OAI21_X1 | 0.07030 | 0.09010 | 0.75480 |  3.42920 | 
     | RegX_18/\Reg_reg[0] | D ^          | DFFR_X1  | 0.07030 | 0.00010 | 0.75490 |  3.42930 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67440 | 
     | RegX_18/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67440 | 
     +--------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RegX_4/\Reg_reg[0] /CK 
Endpoint:   RegX_4/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_4/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07040
+ Phase Shift                 3.50000
= Required Time               3.42960
- Arrival Time                0.75500
= Slack Time                  2.67460
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.67460 | 
     | RegX_4/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03260 | 0.39860 | 0.39860 |  3.07320 | 
     | U1754              | A ^ -> ZN v  | INV_X1   | 0.01620 | 0.03480 | 0.43340 |  3.10800 | 
     | U134               | B2 v -> ZN ^ | OAI22_X1 | 0.12390 | 0.15690 | 0.59030 |  3.26490 | 
     | RegX_4/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07960 | 0.06620 | 0.65650 |  3.33110 | 
     | RegX_4/U2          | A v -> ZN ^  | OAI21_X1 | 0.06940 | 0.09850 | 0.75500 |  3.42960 | 
     | RegX_4/\Reg_reg[0] | D ^          | DFFR_X1  | 0.06940 | 0.00000 | 0.75500 |  3.42960 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.67460 | 
     | RegX_4/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67460 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin RegX_12/\Reg_reg[5] /CK 
Endpoint:   RegX_12/\Reg_reg[5] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_12/\Reg_reg[5] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07850
+ Phase Shift                 3.50000
= Required Time               3.42150
- Arrival Time                0.74680
= Slack Time                  2.67470
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67470 | 
     | RegX_12/\Reg_reg[5] | CK ^ -> Q ^  | DFFR_X1  | 0.03330 | 0.39960 | 0.39960 |  3.07430 | 
     | U1347               | A ^ -> ZN v  | INV_X1   | 0.01650 | 0.03560 | 0.43520 |  3.10990 | 
     | U706                | B2 v -> ZN ^ | OAI22_X1 | 0.12690 | 0.16230 | 0.59750 |  3.27220 | 
     | RegX_12/U13         | A1 ^ -> ZN v | NAND2_X1 | 0.05570 | 0.06440 | 0.66190 |  3.33660 | 
     | RegX_12/U12         | A v -> ZN ^  | OAI21_X1 | 0.08910 | 0.08490 | 0.74680 |  3.42150 | 
     | RegX_12/\Reg_reg[5] | D ^          | DFFR_X1  | 0.08910 | 0.00000 | 0.74680 |  3.42150 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67470 | 
     | RegX_12/\Reg_reg[5] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67470 | 
     +--------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin RegX_14/\Reg_reg[14] /CK 
Endpoint:   RegX_14/\Reg_reg[14] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_14/\Reg_reg[14] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07800
+ Phase Shift                 3.50000
= Required Time               3.42200
- Arrival Time                0.74720
= Slack Time                  2.67480
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67480 | 
     | RegX_14/\Reg_reg[14] | CK ^ -> Q ^  | DFFR_X1  | 0.06650 | 0.43370 | 0.43370 |  3.10850 | 
     | U673                 | B2 ^ -> ZN v | AOI22_X1 | 0.21230 | 0.06780 | 0.50150 |  3.17630 | 
     | U672                 | A v -> ZN ^  | INV_X1   | 0.05930 | 0.11630 | 0.61780 |  3.29260 | 
     | RegX_14/U31          | A1 ^ -> ZN v | NAND2_X1 | 0.05330 | 0.04630 | 0.66410 |  3.33890 | 
     | RegX_14/U30          | A v -> ZN ^  | OAI21_X1 | 0.08790 | 0.08310 | 0.74720 |  3.42200 | 
     | RegX_14/\Reg_reg[14] | D ^          | DFFR_X1  | 0.08790 | 0.00000 | 0.74720 |  3.42200 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67480 | 
     | RegX_14/\Reg_reg[14] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67480 | 
     +---------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin RegX_5/\Reg_reg[0] /CK 
Endpoint:   RegX_5/\Reg_reg[0] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_5/\Reg_reg[0] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.06960
+ Phase Shift                 3.50000
= Required Time               3.43040
- Arrival Time                0.75520
= Slack Time                  2.67520
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |      Instance      |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |              |          |         |         |  Time   |   Time   | 
     |--------------------+--------------+----------+---------+---------+---------+----------| 
     |                    | clk ^        |          | 0.00000 |         | 0.00000 |  2.67520 | 
     | RegX_5/\Reg_reg[0] | CK ^ -> Q ^  | DFFR_X1  | 0.03200 | 0.39780 | 0.39780 |  3.07300 | 
     | U1758              | A ^ -> ZN v  | INV_X1   | 0.01630 | 0.03490 | 0.43270 |  3.10790 | 
     | U117               | B2 v -> ZN ^ | OAI22_X1 | 0.12490 | 0.15850 | 0.59120 |  3.26640 | 
     | RegX_5/U3          | A2 ^ -> ZN v | NAND2_X1 | 0.07980 | 0.06670 | 0.65790 |  3.33310 | 
     | RegX_5/U2          | A v -> ZN ^  | OAI21_X1 | 0.06750 | 0.09730 | 0.75520 |  3.43040 | 
     | RegX_5/\Reg_reg[0] | D ^          | DFFR_X1  | 0.06750 | 0.00000 | 0.75520 |  3.43040 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |      Instance      |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                    |       |         |         |         |  Time   |   Time   | 
     |--------------------+-------+---------+---------+---------+---------+----------| 
     |                    | clk ^ |         | 0.00000 |         | 0.00000 | -2.67520 | 
     | RegX_5/\Reg_reg[0] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67520 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegX_26/\Reg_reg[7] /CK 
Endpoint:   RegX_26/\Reg_reg[7] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_26/\Reg_reg[7] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.08030
+ Phase Shift                 3.50000
= Required Time               3.41970
- Arrival Time                0.74420
= Slack Time                  2.67550
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67550 | 
     | RegX_26/\Reg_reg[7] | CK ^ -> Q ^  | DFFR_X1  | 0.05800 | 0.42540 | 0.42540 |  3.10090 | 
     | U340                | B2 ^ -> ZN v | AOI22_X1 | 0.21190 | 0.06410 | 0.48950 |  3.16500 | 
     | U339                | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11670 | 0.60620 |  3.28170 | 
     | RegX_26/U17         | A1 ^ -> ZN v | NAND2_X1 | 0.05910 | 0.04980 | 0.65600 |  3.33150 | 
     | RegX_26/U16         | A v -> ZN ^  | OAI21_X1 | 0.09340 | 0.08810 | 0.74410 |  3.41960 | 
     | RegX_26/\Reg_reg[7] | D ^          | DFFR_X1  | 0.09340 | 0.00010 | 0.74420 |  3.41970 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67550 | 
     | RegX_26/\Reg_reg[7] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67550 | 
     +--------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin RegX_22/\Reg_reg[10] /CK 
Endpoint:   RegX_22/\Reg_reg[10] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_22/\Reg_reg[10] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07180
+ Phase Shift                 3.50000
= Required Time               3.42820
- Arrival Time                0.75270
= Slack Time                  2.67550
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |              |          |         |         |  Time   |   Time   | 
     |----------------------+--------------+----------+---------+---------+---------+----------| 
     |                      | clk ^        |          | 0.00000 |         | 0.00000 |  2.67550 | 
     | RegX_22/\Reg_reg[10] | CK ^ -> Q ^  | DFFR_X1  | 0.06850 | 0.43570 | 0.43570 |  3.11120 | 
     | U464                 | B2 ^ -> ZN v | AOI22_X1 | 0.21320 | 0.06920 | 0.50490 |  3.18040 | 
     | U463                 | A v -> ZN ^  | INV_X1   | 0.05940 | 0.11670 | 0.62160 |  3.29710 | 
     | RegX_22/U23          | A1 ^ -> ZN v | NAND2_X1 | 0.05110 | 0.04680 | 0.66840 |  3.34390 | 
     | RegX_22/U22          | A v -> ZN ^  | OAI21_X1 | 0.07290 | 0.08420 | 0.75260 |  3.42810 | 
     | RegX_22/\Reg_reg[10] | D ^          | DFFR_X1  | 0.07290 | 0.00010 | 0.75270 |  3.42820 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                      |       |         |         |         |  Time   |   Time   | 
     |----------------------+-------+---------+---------+---------+---------+----------| 
     |                      | clk ^ |         | 0.00000 |         | 0.00000 | -2.67550 | 
     | RegX_22/\Reg_reg[10] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67550 | 
     +---------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegX_16/\Reg_reg[1] /CK 
Endpoint:   RegX_16/\Reg_reg[1] /D (^) checked with  leading edge of 'CLK'
Beginpoint: RegX_16/\Reg_reg[1] /Q (^) triggered by  leading edge of 'CLK'
Path Groups:  {reg2reg} {flopOrLatch2flopOrLatch}
Other End Arrival Time        0.00000
- Setup                       0.07980
+ Phase Shift                 3.50000
= Required Time               3.42020
- Arrival Time                0.74440
= Slack Time                  2.67580
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |   Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |              |          |         |         |  Time   |   Time   | 
     |---------------------+--------------+----------+---------+---------+---------+----------| 
     |                     | clk ^        |          | 0.00000 |         | 0.00000 |  2.67580 | 
     | RegX_16/\Reg_reg[1] | CK ^ -> Q ^  | DFFR_X1  | 0.03300 | 0.39930 | 0.39930 |  3.07510 | 
     | U1458               | A ^ -> ZN v  | INV_X1   | 0.01740 | 0.03710 | 0.43640 |  3.11220 | 
     | U610                | B2 v -> ZN ^ | OAI22_X1 | 0.12640 | 0.16160 | 0.59800 |  3.27380 | 
     | RegX_16/U5          | A1 ^ -> ZN v | NAND2_X1 | 0.05680 | 0.06070 | 0.65870 |  3.33450 | 
     | RegX_16/U4          | A v -> ZN ^  | OAI21_X1 | 0.09200 | 0.08570 | 0.74440 |  3.42020 | 
     | RegX_16/\Reg_reg[1] | D ^          | DFFR_X1  | 0.09200 | 0.00000 | 0.74440 |  3.42020 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                    0.00000
     = Beginpoint Arrival Time          0.00000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |      Instance       |  Arc  |  Cell   |  Slew   |  Delay  | Arrival | Required | 
     |                     |       |         |         |         |  Time   |   Time   | 
     |---------------------+-------+---------+---------+---------+---------+----------| 
     |                     | clk ^ |         | 0.00000 |         | 0.00000 | -2.67580 | 
     | RegX_16/\Reg_reg[1] | CK ^  | DFFR_X1 | 0.00000 | 0.00000 | 0.00000 | -2.67580 | 
     +--------------------------------------------------------------------------------+ 

