// Seed: 3903478091
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input supply0 id_2
);
  if ("") assign id_0 = -1;
  else wire id_4;
  tri0 id_5;
  wand id_6;
  always_latch if ({1 ? -1'b0 : id_2, -1'd0, 1} && -1) if (id_6) id_5 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input tri id_3
);
  assign id_1 = (1);
  supply0 id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_0
  );
  assign id_5 = 1;
  wire id_7, id_8;
endmodule
