;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-40
	MOV 57, <-20
	DJN -1, @-20
	SUB #127, 106
	MOV -1, <-20
	SLT #28, @262
	SUB 72, @210
	SUB 72, @210
	SUB #127, 106
	MOV 57, <-20
	SUB @727, 100
	SUB #127, 106
	ADD 130, 9
	MOV -1, <-20
	MOV -1, <-20
	JMP -7, @-10
	SUB @727, 100
	SPL 0, <-2
	MOV 7, <-10
	SUB #127, 406
	SUB #127, 106
	MOV -7, <-10
	MOV 7, <-10
	SUB #127, 406
	MOV -1, <-20
	SLT #28, @262
	SUB -7, <-420
	SUB -7, <-420
	MOV -7, <-10
	ADD #278, <1
	SUB @0, @1
	SUB @127, 100
	SLT 201, <-901
	ADD #278, <1
	SUB @127, 100
	SUB @0, @1
	ADD 210, 60
	CMP -7, <-420
	SUB #127, 106
	MOV 57, <-20
	ADD 210, 60
	SUB #127, 106
	MOV -1, <-40
	CMP -7, <-420
	MOV 57, <-20
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-40
	MOV 57, <-20
