<root><simulation><result_generated_time />2023-05-17 19:58:52<layer><layer_spec />{'B': 1, 'K': 128, 'C': 512, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />51380224<total_data_size_element />{'W': 65536, 'I': 401408, 'O': 100352}<total_data_reuse />{'W': 784, 'I': 128.0, 'O': 512}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />hint-driven search<spatial_mapping_hint_list />[[{'Col': ['C_8', 'K_4']}, {'Row': ['OY_32']}]]<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [32, 1, 1], 'I': [448, 1, 1], 'O': [56, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OY', 28)]], [[('C', 16), ('K', 2)], []], [], []]<I />[[[('K', 2)], []], [[('C', 16)], [('OY', 28)]], [], []]<O />[[[('C', 16)], []], [[('K', 2)], [('OY', 28)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 4), ('C', 4), ('OX', 2), ('OX', 2)], [('C', 4), ('K', 16), ('OX', 7), ('C', 2)], []]<I />[[('K', 4), ('C', 4), ('OX', 2), ('OX', 2), ('C', 4), ('K', 16)], [('OX', 7), ('C', 2)], []]<O />[[('K', 4), ('C', 4), ('OX', 2), ('OX', 2), ('C', 4)], [('K', 16), ('OX', 7), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [28.0, 4, 7, 1], 'I': [2.0, 64.0, 1.0, 1.0], 'O': [16.0, 16, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [128, 524288, 524288], 'I': [512, 3211264, 3211264], 'O': [128, 802816, 802816], 'O_partial': [128, 802816, 0], 'O_final': [0, 0, 802816]}<actual_mem_utilization_individual />{'W': [0.25, 0.02, 0.0], 'I': [1.0, 0.1, 0.0], 'O': [0.25, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.25, 0.14, 0.0], 'I': [1.0, 0.14, 0.0], 'O': [0.25, 0.14, 0.0]}<effective_mem_size_bit />{'W': [128, 262144, 524288], 'I': [512, 1605632, 3211264], 'O': [128, 802816, 802816], 'O_partial': [128, 802816, 0], 'O_final': [0, 0, 802816]}<total_unit_count />{'W': [896, 32, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 56, 1, 1]}<unique_unit_count />{'W': [32, 32, 1, 1], 'I': [448, 448, 1, 1], 'O': [56, 56, 1, 1]}<duplicate_unit_count />{'W': [28.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[1835008, 458752], [458752, 65536], [65536, 0]]<I />[[6422528, 401408], [401408, 401408], [401408, 0]]<O />[[(3110912, 3211264), (200704, 100352)], [(100352, 200704), (100352, 0)], [(0, 100352), (0, 0)]]<O_partial />[[(3110912, 3211264), (200704, 100352)], [(100352, 200704), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (100352, 0)], [(0, 100352), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[229376, 57344], [7168, 1024], [256, 0]]<I />[[802816, 50176], [6272, 6272], [1568, 0]]<O />[[(388864, 401408), (25088, 12544)], [(1568, 3136), (1568, 0)], [(0, 392), (0, 0)]]<O_partial />[([388864, 401408], [25088, 12544]), ([1568, 3136], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 392], [0, 0])]</mem_access_count_word><mac_count><active />51380224<idle />7340032</mac_count></basic_info><energy><total_energy />112690513.0<mem_energy_breakdown><W />[98.0, 849.8, 341.0]<I />[288.1, 1243.0, 2088.3]<O />[290.0, 621.5, 522.1]</mem_energy_breakdown><MAC_energy><active_MAC />112317169.7<idle_MAC />367001.6<total />112684171.3</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7473<utilization_without_data_loading />0.8385<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.854<mac_utilize_temporal_without_data_loading />0.9583</mac_array_utilization><latency><latency_cycle_with_data_loading />67144<latency_cycle_without_data_loading />59840<ideal_computing_cycle />57344<data_loading><load_cycle_total />7304<load_cycle_individual />{'W': [8, 1024, 0], 'I': [448, 6272, 0]}<load_cycle_combined />{'W': 1024, 'I': 6272}</data_loading><mem_stalling><mem_stall_cycle_total />2496<mem_stall_cycle_individual />{'W': [[-57343], [-55490, -50120], [-57344, -57344]], 'I': [[-57343], [-3224, 2496], [-57344, -57344]], 'O': [[-57344], [-56896, -54208], [-55776, -56952]]}<mem_stall_cycle_shared />{'W': [[-57343], [-55490, 2496], [0, 0]], 'I': [[-57343], [-3224, 2496], [0, 0]], 'O': [[-57344], [-56896, -54208], [-55776, -56952]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [128, 524288, 524288], 'I': [512, 3211264, 3211264], 'O': [128, 802816, 802816], 'O_partial': [128, 802816, 0], 'O_final': [0, 0, 802816]}<data_size_each_level_total />{'W': [4096, 524288, 524288], 'I': [229376, 3211264, 3211264], 'O': [7168, 802816, 802816]}<loop_cycles_each_level />{'W': [64, 57344, 57344], 'I': [4096, 57344, 57344], 'O': [256, 57344, 57344]}<top_ir_loop_size />{'W': [4, 1, 1], 'I': [16, 1, 1], 'O': [4, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 2.0], [64.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 0.1], [56.0, 56.0], [56.0, 56.0]], 'O': [[8.0, 0.5], [28.0, 14.0], [14.0, 14.0]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [256.0, 9.1], [9.1, 9.1]], 'I': [[8.0, 2.0], [896.0, 56.0], [56.0, 56.0]], 'O': [[8.0, 2.0], [112.0, 28.0], [28.0, 14.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 2.0], [64.0, 9.1], [9.1, 0]], 'I': [[8.0, 2.0], [896.0, 56.0], [56.0, 0]], 'O': [[8.0, 0.5], [28.0, 14.0], [14.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 2.0], [1002.0, 93.1], [65.1, 14.0]], 'I': [[8.0, 2.0], [1002.0, 93.1], [65.1, 14.0]], 'O': [[8.0, 0.5], [1002.0, 93.1], [65.1, 14.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 57344], [64, 64, 896], [57344, 57344, 1]], 'I': [[1, 1, 57344], [256, 4096, 14], [57344, 57344, 1]], 'O': [[1, 1, 57344], [256, 256, 224], [57344, 57344, 1]]}<trans_time_real />{'W': [[0, 1, 57344], [[2, 64, 896], [8, 64, 896]], [[1024, 57344, 1], [256, 57344, 1]]], 'I': [[0, 1, 57344], [[8, 4096, 14], [448, 4096, 14]], [[6272, 57344, 1], [1568, 57344, 1]]], 'O': [[0, 1, 57344], [[2, 256, 224], [14, 256, 224]], [[1568, 57344, 1], [392, 57344, 1]]]}<single_stall_cycle />{'W': [[-1], [-62, -56], [-56320, -57088]], 'I': [[-1], [-248, 192], [-51072, -55776]], 'O': [[-1], [-254, -242], [-55776, -56952]]}<single_stall_count />{'W': [57343, 895, 0], 'I': [57343, 13, 0], 'O': [57344, 224, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [1568, 0]}, 1: {'W': [7160, 0], 'I': [3328, 0], 'O': [3136, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-57344, -57344], [-55776, -57344]], 1: [[-43720, -57344], [-54208, -55776]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>