\documentclass{article}
\usepackage{circuitikz}

\title{Verilog Practice Assignment (CS39001)}
\author{Group 6 - 22CS10030, 22CS30046}
\date{\today}

\begin{document}
\maketitle

\section{Half Adder}
\subsection{Truth Table}
\begin{table}[h!]
\centering
\begin{tabular}{|c c c c|} 
 \hline
 $A$ & $B$ & $S$ & $C$ \\ [0.5ex] 
 \hline
 0 & 0 & 0 & 0 \\ 
 0 & 1 & 1 & 0 \\
 1 & 0 & 1 & 0 \\
 1 & 1 & 0 & 1 \\ [1ex]
 \hline
\end{tabular}
\caption{Truth Table for Half Adder}
\label{table:1}
\end{table}

\subsection{Logic Diagram}

\begin{circuitikz}[scale=1.1]
\draw (0,0) node[xor port] (myxor1) {}
(0,2) node[and port] (myand1) {}
(-5,2.25) to[short,-*] (-3,2.25)
(-5,1.75) to[short,-*] (-4,1.75)
(-3,2.25)-|(myand1.in 1)
(-4,1.75)-|(myand1.in 2)
(-3,2.25)--(-3,0.25)-|(myxor1.in 1)
(-4,1.75)--(-4,-0.25)-|(myxor1.in 2)
;
\node [left] at (-5,2.25) {$A$};
\node [left] at (-5,1.75) {$B$};
\node [right] at (0,2) {$C (carry) $};
\node [right] at (0,0) {$S (sum) $};
\end{circuitikz}


\subsection{Verilog Code}

\underline{Behavioral Style}
\begin{verbatim}
module halfadder(s,c,a,b);
    input a,b;
    output s,c;
    assign s = a^b;
    assign c = a&b;
endmodule
\end{verbatim}
\underline{Structural Style}
\begin{verbatim}
module halfadder(s,c,a,b);
    input a,b;
    output s,c;
    xor g1(s,a,b);
    and g2(c,a,b);
endmodule
\end{verbatim}

\section{Full Adder}
\subsection{Truth Table}
\begin{table}[h!]
\centering
\begin{tabular}{|c c c c c|} 
 \hline
 $A$ & $B$ & $C_0$ & $S$ & $C$ \\ [0.5ex] 
 \hline
 0 & 0 & 0 & 0 & 0\\ 
 0 & 0 & 1 & 1 & 0\\
 0 & 1 & 0 & 1 & 0\\
 0 & 1 & 1 & 0 & 1\\
 1 & 0 & 0 & 1 & 0\\
 1 & 0 & 1 & 0 & 1\\
 1 & 1 & 0 & 0 & 1\\
 1 & 1 & 1 & 1 & 1\\ [1ex]
 \hline
\end{tabular}
\caption{Truth Table for Full Adder}
\label{table:2}
\end{table}

\subsection{Logic Diagram}

\begin{circuitikz}[scale=1.1]
\draw (0,8) node[xor port] (myxor1) {}
(2,7.5) node[xor port] (myxor2) {}
(2,5.5) node[and port] (myand1) {}
(2,3.5) node[and port] (myand2) {}
(4,4.5) node[or port] (myor1) {}
(-4,8.25) to[short,-*] (-3,8.25)-|(myxor1.in 1)
(-4,7.75) to[short,-*] (-2.5,7.75)-|(myxor1.in 2)
(-4,6.75) to[short,-*] (0,6.75)-|(myand1.in 1)
(0,6.75)-|(myxor2.in 2)
(0,8) to[short,-*] (0.25, 8)-|(myxor2.in 1)

(0.25,8)--(0.25,5.25)-|(myand1.in 2)
(-3,8.25)--(-3,3.25)-|(myand2.in 2)
(-2.5,7.75)--(-2.5, 3.75)-|(myand2.in 1)
(myand1.out)-|(myor1.in 1)
(myand2.out)-|(myor1.in 2)
;

\node [left] at (-4,8.25) {$A$};
\node [left] at (-4,7.75) {$B$};
\node [left] at (-4,6.75) {$C_0$};
\node [right] at (4,4.5) {$C (carry) $};
\node [right] at (2,7.5) {$S (sum) $};

\end{circuitikz}
\subsection{Verilog Code}

\underline{Behavioral Style}
\begin{verbatim}
module fulladder(s,c,a,b,c0);
    input a,b,c0;
    output s,c;
    assign s = a^b^c0;
    assign c = a&b | b&c0 | c0&a;
endmodule
\end{verbatim}
\underline{Structural Style}
\begin{verbatim}
module fulladder(s,c,a,b,c0);
    input a,b,c0;
    output s,c;
    wire t1,t2,t3;
    xor g1(t1,a,b);
    xor g2(s,c0,t1);
    and g3(t2,a,b);
    and g4(t3,t1,c0);
    or g5(c,t2,t3);
endmodule
\end{verbatim}
\end{document}