  **** HLS Build v2024.2 5238294
INFO: [HLS 200-2005] Using work_dir C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/PositFFT 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit.hpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit.hpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_lib.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_lib.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=C:\Users\Burak\Desktop\TAU\HLS\PositFFT\PositFFT\posit_cos_test.cpp' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(11)
INFO: [HLS 200-10] Adding test bench file 'C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/posit_cos_test.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=doubleSub' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(10)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(4)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.2%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xazu3teg-sfvc784-1Q-q' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xazu3teg-sfvc784-1Q-q'
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(9)
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from C:/Users/Burak/Desktop/TAU/HLS/PositFFT/PositFFT/hls_config.cfg(5)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../posit_lib.cpp in debug mode
   Generating csim.exe
In file included from ../../../../posit_lib.cpp:1:
In file included from ../../../../posit.hpp:1:
In file included from C:/Xilinx/Vitis/2024.2/include/ap_int.h:10:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_common.h:658:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/ap_private.h:68:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_half.h:26:
In file included from C:/Xilinx/Vitis/2024.2/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx/Vitis/2024.2/include/hls_fpo.h:140:
In file included from C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx/Vitis/2024.2/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx/Vitis/2024.2/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
../../../../posit_lib.cpp:714:33: warning: shifting a negative signed value is undefined [-Wshift-negative-value]
        sf_t sf_x,sf_y,sf_r,max =((2-N)<<ES);
                                  ~~~~~^
2 warnings generated.
-0.00314 rec: -0.00313999
111
0
------------------MUL-------------------
sf_r:-18
sf_r:-17
x_mantissa:40780288
y_mantissa:40780288
sf_x:-9
sf_y:-9
mInter:67108864
mantissa:19616409
SA:1
mul_part:24781106
regime:-18
exponent:0
mantissa:19616409
sign:0
isZero:0
------------------MUL ENDs-------------------
110
1
------------------MUL-------------------
sf_r:-26
sf_r:-26
x_mantissa:0
y_mantissa:0
sf_x:-18
sf_y:-18
mInter:67108864
mantissa:0
SA:0
mul_part:0
regime:-26
exponent:0
mantissa:0
sign:0
isZero:0
------------------MUL ENDs-------------------
pTest -0.00313999
y2 3.8147e-06
y4 1.49012e-08
term1 1
term2 1.90735e-06
t1minust2 0.999998
term3 1.98682e-08
result 0.999998
Cos: 111
0
------------------MUL-------------------
sf_r:-18
sf_r:-17
x_mantissa:40780288
y_mantissa:40780288
sf_x:-9
sf_y:-9
mInter:67108864
mantissa:19616409
SA:1
mul_part:24781106
regime:-18
exponent:0
mantissa:19616409
sign:0
isZero:0
------------------MUL ENDs-------------------
110
1
------------------MUL-------------------
sf_r:-26
sf_r:-26
x_mantissa:0
y_mantissa:0
sf_x:-18
sf_y:-18
mInter:67108864
mantissa:0
SA:0
mul_part:0
regime:-26
exponent:0
mantissa:0
sign:0
isZero:0
------------------MUL ENDs-------------------
0.999998
111
0
------------------MUL-------------------
sf_r:-18
sf_r:-17
x_mantissa:40780288
y_mantissa:40780288
sf_x:-9
sf_y:-9
mInter:67108864
mantissa:19616409
SA:1
mul_part:24781106
regime:-18
exponent:0
mantissa:19616409
sign:0
isZero:0
------------------MUL ENDs-------------------
x2: 3.8147e-06
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 1 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.715 seconds; peak allocated memory: 162.594 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 18s
