#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x61d5fd922650 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x61d5fd9227e0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x61d5fd935a00 .functor NOT 1, L_0x61d5fd95bea0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95bc00 .functor XOR 1, L_0x61d5fd95baa0, L_0x61d5fd95bb60, C4<0>, C4<0>;
L_0x61d5fd95bd90 .functor XOR 1, L_0x61d5fd95bc00, L_0x61d5fd95bcc0, C4<0>, C4<0>;
v0x61d5fd9580a0_0 .net *"_ivl_10", 0 0, L_0x61d5fd95bcc0;  1 drivers
v0x61d5fd9581a0_0 .net *"_ivl_12", 0 0, L_0x61d5fd95bd90;  1 drivers
v0x61d5fd958280_0 .net *"_ivl_2", 0 0, L_0x61d5fd959e70;  1 drivers
v0x61d5fd958340_0 .net *"_ivl_4", 0 0, L_0x61d5fd95baa0;  1 drivers
v0x61d5fd958420_0 .net *"_ivl_6", 0 0, L_0x61d5fd95bb60;  1 drivers
v0x61d5fd958550_0 .net *"_ivl_8", 0 0, L_0x61d5fd95bc00;  1 drivers
v0x61d5fd958630_0 .net "a", 0 0, v0x61d5fd955070_0;  1 drivers
v0x61d5fd9586d0_0 .net "b", 0 0, v0x61d5fd955110_0;  1 drivers
v0x61d5fd958770_0 .net "c", 0 0, v0x61d5fd9551b0_0;  1 drivers
v0x61d5fd958810_0 .var "clk", 0 0;
v0x61d5fd9588b0_0 .net "d", 0 0, v0x61d5fd9552f0_0;  1 drivers
v0x61d5fd958950_0 .net "q_dut", 0 0, L_0x61d5fd95b940;  1 drivers
v0x61d5fd9589f0_0 .net "q_ref", 0 0, L_0x61d5fd911b60;  1 drivers
v0x61d5fd958a90_0 .var/2u "stats1", 159 0;
v0x61d5fd958b30_0 .var/2u "strobe", 0 0;
v0x61d5fd958bd0_0 .net "tb_match", 0 0, L_0x61d5fd95bea0;  1 drivers
v0x61d5fd958c90_0 .net "tb_mismatch", 0 0, L_0x61d5fd935a00;  1 drivers
v0x61d5fd958d50_0 .net "wavedrom_enable", 0 0, v0x61d5fd9553e0_0;  1 drivers
v0x61d5fd958df0_0 .net "wavedrom_title", 511 0, v0x61d5fd955480_0;  1 drivers
L_0x61d5fd959e70 .concat [ 1 0 0 0], L_0x61d5fd911b60;
L_0x61d5fd95baa0 .concat [ 1 0 0 0], L_0x61d5fd911b60;
L_0x61d5fd95bb60 .concat [ 1 0 0 0], L_0x61d5fd95b940;
L_0x61d5fd95bcc0 .concat [ 1 0 0 0], L_0x61d5fd911b60;
L_0x61d5fd95bea0 .cmp/eeq 1, L_0x61d5fd959e70, L_0x61d5fd95bd90;
S_0x61d5fd927110 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x61d5fd9227e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x61d5fd911b60 .functor OR 1, v0x61d5fd9551b0_0, v0x61d5fd955110_0, C4<0>, C4<0>;
v0x61d5fd935ba0_0 .net "a", 0 0, v0x61d5fd955070_0;  alias, 1 drivers
v0x61d5fd935c40_0 .net "b", 0 0, v0x61d5fd955110_0;  alias, 1 drivers
v0x61d5fd911cc0_0 .net "c", 0 0, v0x61d5fd9551b0_0;  alias, 1 drivers
v0x61d5fd911d60_0 .net "d", 0 0, v0x61d5fd9552f0_0;  alias, 1 drivers
v0x61d5fd9546b0_0 .net "q", 0 0, L_0x61d5fd911b60;  alias, 1 drivers
S_0x61d5fd954860 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x61d5fd9227e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x61d5fd955070_0 .var "a", 0 0;
v0x61d5fd955110_0 .var "b", 0 0;
v0x61d5fd9551b0_0 .var "c", 0 0;
v0x61d5fd955250_0 .net "clk", 0 0, v0x61d5fd958810_0;  1 drivers
v0x61d5fd9552f0_0 .var "d", 0 0;
v0x61d5fd9553e0_0 .var "wavedrom_enable", 0 0;
v0x61d5fd955480_0 .var "wavedrom_title", 511 0;
E_0x61d5fd922100/0 .event negedge, v0x61d5fd955250_0;
E_0x61d5fd922100/1 .event posedge, v0x61d5fd955250_0;
E_0x61d5fd922100 .event/or E_0x61d5fd922100/0, E_0x61d5fd922100/1;
E_0x61d5fd922350 .event posedge, v0x61d5fd955250_0;
E_0x61d5fd90a820 .event negedge, v0x61d5fd955250_0;
S_0x61d5fd954b70 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x61d5fd954860;
 .timescale -12 -12;
v0x61d5fd954d70_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x61d5fd954e70 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x61d5fd954860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x61d5fd9555e0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x61d5fd9227e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x61d5fd927b40 .functor NOT 1, v0x61d5fd955070_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959050 .functor NOT 1, v0x61d5fd955110_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959110 .functor AND 1, L_0x61d5fd927b40, L_0x61d5fd959050, C4<1>, C4<1>;
L_0x61d5fd9591b0 .functor NOT 1, v0x61d5fd9551b0_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959250 .functor AND 1, L_0x61d5fd959110, L_0x61d5fd9591b0, C4<1>, C4<1>;
L_0x61d5fd959310 .functor AND 1, L_0x61d5fd959250, v0x61d5fd9552f0_0, C4<1>, C4<1>;
L_0x61d5fd9594a0 .functor NOT 1, v0x61d5fd955070_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959510 .functor NOT 1, v0x61d5fd955110_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd9595d0 .functor AND 1, L_0x61d5fd9594a0, L_0x61d5fd959510, C4<1>, C4<1>;
L_0x61d5fd959690 .functor AND 1, L_0x61d5fd9595d0, v0x61d5fd9551b0_0, C4<1>, C4<1>;
L_0x61d5fd9597b0 .functor NOT 1, v0x61d5fd9552f0_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959820 .functor AND 1, L_0x61d5fd959690, L_0x61d5fd9597b0, C4<1>, C4<1>;
L_0x61d5fd959950 .functor OR 1, L_0x61d5fd959310, L_0x61d5fd959820, C4<0>, C4<0>;
L_0x61d5fd959a60 .functor NOT 1, v0x61d5fd955070_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd9598e0 .functor NOT 1, v0x61d5fd955110_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd959b50 .functor AND 1, L_0x61d5fd959a60, L_0x61d5fd9598e0, C4<1>, C4<1>;
L_0x61d5fd959cf0 .functor AND 1, L_0x61d5fd959b50, v0x61d5fd9551b0_0, C4<1>, C4<1>;
L_0x61d5fd959db0 .functor AND 1, L_0x61d5fd959cf0, v0x61d5fd9552f0_0, C4<1>, C4<1>;
L_0x61d5fd959f10 .functor OR 1, L_0x61d5fd959950, L_0x61d5fd959db0, C4<0>, C4<0>;
L_0x61d5fd95a020 .functor NOT 1, v0x61d5fd955070_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95a140 .functor AND 1, L_0x61d5fd95a020, v0x61d5fd955110_0, C4<1>, C4<1>;
L_0x61d5fd95a310 .functor NOT 1, v0x61d5fd9551b0_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95a550 .functor AND 1, L_0x61d5fd95a140, L_0x61d5fd95a310, C4<1>, C4<1>;
L_0x61d5fd95a660 .functor AND 1, L_0x61d5fd95a550, v0x61d5fd9552f0_0, C4<1>, C4<1>;
L_0x61d5fd95a7f0 .functor OR 1, L_0x61d5fd959f10, L_0x61d5fd95a660, C4<0>, C4<0>;
L_0x61d5fd95a900 .functor NOT 1, v0x61d5fd955070_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95ab60 .functor AND 1, L_0x61d5fd95a900, v0x61d5fd955110_0, C4<1>, C4<1>;
L_0x61d5fd95ac20 .functor AND 1, L_0x61d5fd95ab60, v0x61d5fd9551b0_0, C4<1>, C4<1>;
L_0x61d5fd95add0 .functor AND 1, L_0x61d5fd95ac20, v0x61d5fd9552f0_0, C4<1>, C4<1>;
L_0x61d5fd95afa0 .functor OR 1, L_0x61d5fd95a7f0, L_0x61d5fd95add0, C4<0>, C4<0>;
L_0x61d5fd95b1b0 .functor NOT 1, v0x61d5fd955110_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95b220 .functor AND 1, v0x61d5fd955070_0, L_0x61d5fd95b1b0, C4<1>, C4<1>;
L_0x61d5fd95b3f0 .functor NOT 1, v0x61d5fd9551b0_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95b460 .functor AND 1, L_0x61d5fd95b220, L_0x61d5fd95b3f0, C4<1>, C4<1>;
L_0x61d5fd95b690 .functor NOT 1, v0x61d5fd9552f0_0, C4<0>, C4<0>, C4<0>;
L_0x61d5fd95b700 .functor AND 1, L_0x61d5fd95b460, L_0x61d5fd95b690, C4<1>, C4<1>;
L_0x61d5fd95b940 .functor OR 1, L_0x61d5fd95afa0, L_0x61d5fd95b700, C4<0>, C4<0>;
v0x61d5fd9557c0_0 .net *"_ivl_0", 0 0, L_0x61d5fd927b40;  1 drivers
v0x61d5fd9558a0_0 .net *"_ivl_10", 0 0, L_0x61d5fd959310;  1 drivers
v0x61d5fd955980_0 .net *"_ivl_12", 0 0, L_0x61d5fd9594a0;  1 drivers
v0x61d5fd955a70_0 .net *"_ivl_14", 0 0, L_0x61d5fd959510;  1 drivers
v0x61d5fd955b50_0 .net *"_ivl_16", 0 0, L_0x61d5fd9595d0;  1 drivers
v0x61d5fd955c80_0 .net *"_ivl_18", 0 0, L_0x61d5fd959690;  1 drivers
v0x61d5fd955d60_0 .net *"_ivl_2", 0 0, L_0x61d5fd959050;  1 drivers
v0x61d5fd955e40_0 .net *"_ivl_20", 0 0, L_0x61d5fd9597b0;  1 drivers
v0x61d5fd955f20_0 .net *"_ivl_22", 0 0, L_0x61d5fd959820;  1 drivers
v0x61d5fd956000_0 .net *"_ivl_24", 0 0, L_0x61d5fd959950;  1 drivers
v0x61d5fd9560e0_0 .net *"_ivl_26", 0 0, L_0x61d5fd959a60;  1 drivers
v0x61d5fd9561c0_0 .net *"_ivl_28", 0 0, L_0x61d5fd9598e0;  1 drivers
v0x61d5fd9562a0_0 .net *"_ivl_30", 0 0, L_0x61d5fd959b50;  1 drivers
v0x61d5fd956380_0 .net *"_ivl_32", 0 0, L_0x61d5fd959cf0;  1 drivers
v0x61d5fd956460_0 .net *"_ivl_34", 0 0, L_0x61d5fd959db0;  1 drivers
v0x61d5fd956540_0 .net *"_ivl_36", 0 0, L_0x61d5fd959f10;  1 drivers
v0x61d5fd956620_0 .net *"_ivl_38", 0 0, L_0x61d5fd95a020;  1 drivers
v0x61d5fd956700_0 .net *"_ivl_4", 0 0, L_0x61d5fd959110;  1 drivers
v0x61d5fd9567e0_0 .net *"_ivl_40", 0 0, L_0x61d5fd95a140;  1 drivers
v0x61d5fd9568c0_0 .net *"_ivl_42", 0 0, L_0x61d5fd95a310;  1 drivers
v0x61d5fd9569a0_0 .net *"_ivl_44", 0 0, L_0x61d5fd95a550;  1 drivers
v0x61d5fd956a80_0 .net *"_ivl_46", 0 0, L_0x61d5fd95a660;  1 drivers
v0x61d5fd956b60_0 .net *"_ivl_48", 0 0, L_0x61d5fd95a7f0;  1 drivers
v0x61d5fd956c40_0 .net *"_ivl_50", 0 0, L_0x61d5fd95a900;  1 drivers
v0x61d5fd956d20_0 .net *"_ivl_52", 0 0, L_0x61d5fd95ab60;  1 drivers
v0x61d5fd956e00_0 .net *"_ivl_54", 0 0, L_0x61d5fd95ac20;  1 drivers
v0x61d5fd956ee0_0 .net *"_ivl_56", 0 0, L_0x61d5fd95add0;  1 drivers
v0x61d5fd956fc0_0 .net *"_ivl_58", 0 0, L_0x61d5fd95afa0;  1 drivers
v0x61d5fd9570a0_0 .net *"_ivl_6", 0 0, L_0x61d5fd9591b0;  1 drivers
v0x61d5fd957180_0 .net *"_ivl_60", 0 0, L_0x61d5fd95b1b0;  1 drivers
v0x61d5fd957260_0 .net *"_ivl_62", 0 0, L_0x61d5fd95b220;  1 drivers
v0x61d5fd957340_0 .net *"_ivl_64", 0 0, L_0x61d5fd95b3f0;  1 drivers
v0x61d5fd957420_0 .net *"_ivl_66", 0 0, L_0x61d5fd95b460;  1 drivers
v0x61d5fd957710_0 .net *"_ivl_68", 0 0, L_0x61d5fd95b690;  1 drivers
v0x61d5fd9577f0_0 .net *"_ivl_70", 0 0, L_0x61d5fd95b700;  1 drivers
v0x61d5fd9578d0_0 .net *"_ivl_8", 0 0, L_0x61d5fd959250;  1 drivers
v0x61d5fd9579b0_0 .net "a", 0 0, v0x61d5fd955070_0;  alias, 1 drivers
v0x61d5fd957a50_0 .net "b", 0 0, v0x61d5fd955110_0;  alias, 1 drivers
v0x61d5fd957b40_0 .net "c", 0 0, v0x61d5fd9551b0_0;  alias, 1 drivers
v0x61d5fd957c30_0 .net "d", 0 0, v0x61d5fd9552f0_0;  alias, 1 drivers
v0x61d5fd957d20_0 .net "q", 0 0, L_0x61d5fd95b940;  alias, 1 drivers
S_0x61d5fd957e80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x61d5fd9227e0;
 .timescale -12 -12;
E_0x61d5fd921ea0 .event anyedge, v0x61d5fd958b30_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x61d5fd958b30_0;
    %nor/r;
    %assign/vec4 v0x61d5fd958b30_0, 0;
    %wait E_0x61d5fd921ea0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x61d5fd954860;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9552f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9551b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd955110_0, 0;
    %assign/vec4 v0x61d5fd955070_0, 0;
    %wait E_0x61d5fd90a820;
    %wait E_0x61d5fd922350;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9552f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9551b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd955110_0, 0;
    %assign/vec4 v0x61d5fd955070_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61d5fd922100;
    %load/vec4 v0x61d5fd955070_0;
    %load/vec4 v0x61d5fd955110_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61d5fd9551b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x61d5fd9552f0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9552f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9551b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd955110_0, 0;
    %assign/vec4 v0x61d5fd955070_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x61d5fd954e70;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x61d5fd922100;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9552f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd9551b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x61d5fd955110_0, 0;
    %assign/vec4 v0x61d5fd955070_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x61d5fd9227e0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61d5fd958810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x61d5fd958b30_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x61d5fd9227e0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x61d5fd958810_0;
    %inv;
    %store/vec4 v0x61d5fd958810_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x61d5fd9227e0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x61d5fd955250_0, v0x61d5fd958c90_0, v0x61d5fd958630_0, v0x61d5fd9586d0_0, v0x61d5fd958770_0, v0x61d5fd9588b0_0, v0x61d5fd9589f0_0, v0x61d5fd958950_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x61d5fd9227e0;
T_7 ;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x61d5fd9227e0;
T_8 ;
    %wait E_0x61d5fd922100;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61d5fd958a90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61d5fd958a90_0, 4, 32;
    %load/vec4 v0x61d5fd958bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61d5fd958a90_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x61d5fd958a90_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61d5fd958a90_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x61d5fd9589f0_0;
    %load/vec4 v0x61d5fd9589f0_0;
    %load/vec4 v0x61d5fd958950_0;
    %xor;
    %load/vec4 v0x61d5fd9589f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61d5fd958a90_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x61d5fd958a90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x61d5fd958a90_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/circuit4/iter0/response3/top_module.sv";
