{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1541107975131 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1541107975132 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 18:32:55 2018 " "Processing started: Thu Nov 01 18:32:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1541107975132 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1541107975132 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mux_4_1 -c mux_4_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mux_4_1 -c mux_4_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1541107975132 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1541107975481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/avalon_wrapper/common/packages/log_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/library/projeto/avalon_wrapper/common/packages/log_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 log_package " "Found design unit 1: log_package" {  } { { "../packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/common/packages/log_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541107975923 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 log_package-body " "Found design unit 2: log_package-body" {  } { { "../packages/log_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/common/packages/log_package.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541107975923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541107975923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/victorsantos/documents/fpga/library/projeto/avalon_wrapper/common/packages/data_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/victorsantos/documents/fpga/library/projeto/avalon_wrapper/common/packages/data_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_package " "Found design unit 1: data_package" {  } { { "../packages/data_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/common/packages/data_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541107975926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 data_package-body " "Found design unit 2: data_package-body" {  } { { "../packages/data_package.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/common/packages/data_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1541107975926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541107975926 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator mux_4_1.vhd(32) " "VHDL syntax error at mux_4_1.vhd(32) near text \"others\";  expecting \"(\", or an identifier (\"others\" is a reserved keyword), or  unary operator" {  } { { "mux_4_1.vhd" "" { Text "C:/Users/VictorSantos/Documents/FPGA/library/projeto/avalon_wrapper/common/mux_4_1/mux_4_1.vhd" 32 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1541107975929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4_1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file mux_4_1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1541107975930 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "556 " "Peak virtual memory: 556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1541107976068 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 01 18:32:56 2018 " "Processing ended: Thu Nov 01 18:32:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1541107976068 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1541107976068 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1541107976068 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541107976068 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus II Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1541107976686 ""}
