Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Jul  9 15:59:27 2023
| Host         : DESKTOP-SA1D2UB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file OLED_timer_synth_timing_summary_routed.rpt -pb OLED_timer_synth_timing_summary_routed.pb -rpx OLED_timer_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : OLED_timer_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     825         
TIMING-18  Warning           Missing input or output delay   27          
TIMING-20  Warning           Non-clocked latch               60          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1065)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2501)
5. checking no_input_delay (3)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1065)
---------------------------
 There are 825 register/latch pins with no clock driven by root clock pin: g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: react/FSM_sequential_s_state_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: react/FSM_sequential_s_state_reg_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: react/s_fail_state_reg_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: react/s_fail_state_reg_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2501)
---------------------------------------------------
 There are 2501 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.766        0.000                      0                  187        0.207        0.000                      0                  187        4.500        0.000                       0                   136  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.766        0.000                      0                  187        0.207        0.000                      0                  187        4.500        0.000                       0                   136  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.766ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.517ns (25.345%)  route 4.468ns (74.655%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.732     9.892    react/p_3_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  react/s_rand_reg[3]_i_3/O
                         net (fo=1, routed)           0.292    10.308    react/s_rand_reg[3]_i_3_n_1
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  react/s_rand_reg[3]_i_1/O
                         net (fo=4, routed)           0.633    11.065    react/s_rand_reg[3]_i_1_n_1
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y55         FDCE (Setup_fdce_C_CE)      -0.169    14.832    react/s_rand_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.517ns (25.345%)  route 4.468ns (74.655%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.732     9.892    react/p_3_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  react/s_rand_reg[3]_i_3/O
                         net (fo=1, routed)           0.292    10.308    react/s_rand_reg[3]_i_3_n_1
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  react/s_rand_reg[3]_i_1/O
                         net (fo=4, routed)           0.633    11.065    react/s_rand_reg[3]_i_1_n_1
    SLICE_X42Y55         FDPE                                         r  react/s_rand_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X42Y55         FDPE                                         r  react/s_rand_reg_reg[1]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y55         FDPE (Setup_fdpe_C_CE)      -0.169    14.832    react/s_rand_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.517ns (25.345%)  route 4.468ns (74.655%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.732     9.892    react/p_3_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  react/s_rand_reg[3]_i_3/O
                         net (fo=1, routed)           0.292    10.308    react/s_rand_reg[3]_i_3_n_1
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  react/s_rand_reg[3]_i_1/O
                         net (fo=4, routed)           0.633    11.065    react/s_rand_reg[3]_i_1_n_1
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[2]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y55         FDCE (Setup_fdce_C_CE)      -0.169    14.832    react/s_rand_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.985ns  (logic 1.517ns (25.345%)  route 4.468ns (74.655%))
  Logic Levels:           7  (LUT3=1 LUT6=6)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.732     9.892    react/p_3_in
    SLICE_X43Y55         LUT6 (Prop_lut6_I0_O)        0.124    10.016 r  react/s_rand_reg[3]_i_3/O
                         net (fo=1, routed)           0.292    10.308    react/s_rand_reg[3]_i_3_n_1
    SLICE_X43Y56         LUT6 (Prop_lut6_I4_O)        0.124    10.432 r  react/s_rand_reg[3]_i_1/O
                         net (fo=4, routed)           0.633    11.065    react/s_rand_reg[3]_i_1_n_1
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X42Y55         FDCE (Setup_fdce_C_CE)      -0.169    14.832    react/s_rand_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.832    
                         arrival time                         -11.065    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             4.209ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.742ns  (logic 1.517ns (26.418%)  route 4.225ns (73.581%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 f  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 f  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 f  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 f  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 f  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.811     9.971    react/p_3_in
    SLICE_X47Y57         LUT5 (Prop_lut5_I0_O)        0.124    10.095 f  react/s_seg2_reg[3]_i_6/O
                         net (fo=4, routed)           0.603    10.698    react/s_seg2_count1__2
    SLICE_X47Y58         LUT6 (Prop_lut6_I4_O)        0.124    10.822 r  react/s_seg2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.822    react/s_seg2_reg[1]_i_1_n_1
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[1]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y58         FDCE (Setup_fdce_C_D)        0.031    15.032    react/s_seg2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.822    
  -------------------------------------------------------------------
                         slack                                  4.209    

Slack (MET) :             4.280ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg2_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.673ns  (logic 1.517ns (26.741%)  route 4.156ns (73.259%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 f  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 f  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 f  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 f  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 f  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 f  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.811     9.971    react/p_3_in
    SLICE_X47Y57         LUT5 (Prop_lut5_I0_O)        0.124    10.095 f  react/s_seg2_reg[3]_i_6/O
                         net (fo=4, routed)           0.534    10.629    react/s_seg2_count1__2
    SLICE_X48Y57         LUT6 (Prop_lut6_I5_O)        0.124    10.753 r  react/s_seg2_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    10.753    react/s_seg2_reg[3]_i_2_n_1
    SLICE_X48Y57         FDCE                                         r  react/s_seg2_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.440    14.781    react/CLK
    SLICE_X48Y57         FDCE                                         r  react/s_seg2_reg_reg[3]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X48Y57         FDCE (Setup_fdce_C_D)        0.029    15.033    react/s_seg2_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                  4.280    

Slack (MET) :             4.343ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg3_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.609ns  (logic 1.720ns (30.666%)  route 3.889ns (69.334%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.811     9.971    react/p_3_in
    SLICE_X47Y57         LUT5 (Prop_lut5_I0_O)        0.119    10.090 r  react/s_seg3_reg[0]_i_3/O
                         net (fo=1, routed)           0.267    10.357    react/p_5_in
    SLICE_X47Y57         LUT6 (Prop_lut6_I5_O)        0.332    10.689 r  react/s_seg3_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.689    react/s_seg3_reg[0]_i_1_n_1
    SLICE_X47Y57         FDCE                                         r  react/s_seg3_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X47Y57         FDCE                                         r  react/s_seg3_reg_reg[0]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y57         FDCE (Setup_fdce_C_D)        0.031    15.032    react/s_seg3_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.343    

Slack (MET) :             4.361ns  (required time - arrival time)
  Source:                 debounce_btnL/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnL/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.632ns  (logic 2.339ns (41.529%)  route 3.293ns (58.471%))
  Logic Levels:           9  (CARRY4=5 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.554     5.075    debounce_btnL/CLK
    SLICE_X43Y53         FDCE                                         r  debounce_btnL/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  debounce_btnL/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=49, routed)          1.195     6.726    debounce_btnL/q_dec
    SLICE_X45Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.850 r  debounce_btnL/q_next1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.850    debounce_btnL/q_next1_carry_i_4_n_1
    SLICE_X45Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.382 r  debounce_btnL/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.382    debounce_btnL/q_next1_carry_n_1
    SLICE_X45Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  debounce_btnL/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.496    debounce_btnL/q_next1_carry__0_n_1
    SLICE_X45Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  debounce_btnL/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.610    debounce_btnL/q_next1_carry__1_n_1
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  debounce_btnL/q_next1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.724    debounce_btnL/q_next1_carry__2_n_1
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.058 r  debounce_btnL/q_next1_carry__3/O[1]
                         net (fo=1, routed)           0.818     8.876    debounce_btnL/q_next0[17]
    SLICE_X43Y55         LUT6 (Prop_lut6_I4_O)        0.303     9.179 f  debounce_btnL/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=1, routed)           0.811     9.990    debounce_btnL/FSM_sequential_state_reg[1]_i_4_n_1
    SLICE_X43Y53         LUT5 (Prop_lut5_I1_O)        0.124    10.114 f  debounce_btnL/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=2, routed)           0.469    10.583    debounce_btnL/q_zero__19
    SLICE_X43Y53         LUT4 (Prop_lut4_I0_O)        0.124    10.707 r  debounce_btnL/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.707    debounce_btnL/FSM_sequential_state_reg[0]_i_1_n_1
    SLICE_X43Y53         FDCE                                         r  debounce_btnL/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    debounce_btnL/CLK
    SLICE_X43Y53         FDCE                                         r  debounce_btnL/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.297    15.075    
                         clock uncertainty           -0.035    15.040    
    SLICE_X43Y53         FDCE (Setup_fdce_C_D)        0.029    15.069    debounce_btnL/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.069    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.361    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 debounce_btnR/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_btnR/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 2.225ns (39.562%)  route 3.399ns (60.438%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    debounce_btnR/CLK
    SLICE_X48Y52         FDCE                                         r  debounce_btnR/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDCE (Prop_fdce_C_Q)         0.456     5.536 r  debounce_btnR/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=64, routed)          1.156     6.692    debounce_btnR/q_dec
    SLICE_X47Y51         LUT2 (Prop_lut2_I1_O)        0.124     6.816 r  debounce_btnR/q_next1_carry_i_4__0/O
                         net (fo=1, routed)           0.000     6.816    debounce_btnR/q_next1_carry_i_4__0_n_1
    SLICE_X47Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.348 r  debounce_btnR/q_next1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.348    debounce_btnR/q_next1_carry_n_1
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.462 r  debounce_btnR/q_next1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.462    debounce_btnR/q_next1_carry__0_n_1
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.576 r  debounce_btnR/q_next1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.576    debounce_btnR/q_next1_carry__1_n_1
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.910 r  debounce_btnR/q_next1_carry__2/O[1]
                         net (fo=1, routed)           0.903     8.813    debounce_btnR/q_next1_carry__2_n_7
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.303     9.116 r  debounce_btnR/FSM_sequential_state_reg[1]_i_3__0/O
                         net (fo=1, routed)           0.856     9.972    debounce_btnR/FSM_sequential_state_reg[1]_i_3__0_n_1
    SLICE_X48Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.096 f  debounce_btnR/FSM_sequential_state_reg[1]_i_2__0/O
                         net (fo=2, routed)           0.484    10.580    debounce_btnR/q_zero__19
    SLICE_X48Y52         LUT4 (Prop_lut4_I0_O)        0.124    10.704 r  debounce_btnR/FSM_sequential_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.704    debounce_btnR/FSM_sequential_state_reg[0]_i_1__0_n_1
    SLICE_X48Y52         FDCE                                         r  debounce_btnR/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442    14.783    debounce_btnR/CLK
    SLICE_X48Y52         FDCE                                         r  debounce_btnR/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.297    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X48Y52         FDCE (Setup_fdce_C_D)        0.029    15.074    debounce_btnR/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -10.704    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.380ns  (required time - arrival time)
  Source:                 react/s_ms_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg3_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.622ns  (logic 1.517ns (26.984%)  route 4.105ns (73.016%))
  Logic Levels:           7  (LUT3=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.559     5.080    react/CLK
    SLICE_X52Y54         FDCE                                         r  react/s_ms_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDCE (Prop_fdce_C_Q)         0.478     5.558 r  react/s_ms_reg_reg[9]/Q
                         net (fo=3, routed)           0.635     6.193    react/s_ms_reg[9]
    SLICE_X51Y55         LUT3 (Prop_lut3_I2_O)        0.295     6.488 r  react/s_seg2_reg[3]_i_20/O
                         net (fo=2, routed)           1.157     7.645    react/s_seg2_reg[3]_i_20_n_1
    SLICE_X52Y55         LUT6 (Prop_lut6_I1_O)        0.124     7.769 r  react/s_seg2_reg[3]_i_15/O
                         net (fo=1, routed)           0.412     8.182    react/s_seg2_reg[3]_i_15_n_1
    SLICE_X51Y56         LUT6 (Prop_lut6_I1_O)        0.124     8.306 r  react/s_seg2_reg[3]_i_12/O
                         net (fo=1, routed)           0.343     8.649    react/s_seg2_reg[3]_i_12_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.773 r  react/s_seg2_reg[3]_i_8/O
                         net (fo=1, routed)           0.263     9.036    react/s_seg2_reg[3]_i_8_n_1
    SLICE_X51Y57         LUT6 (Prop_lut6_I2_O)        0.124     9.160 r  react/s_seg2_reg[3]_i_3/O
                         net (fo=8, routed)           0.724     9.884    react/p_3_in
    SLICE_X45Y57         LUT6 (Prop_lut6_I4_O)        0.124    10.008 r  react/s_seg3_reg[3]_i_3/O
                         net (fo=1, routed)           0.570    10.578    react/s_seg3_count[3]
    SLICE_X46Y57         LUT5 (Prop_lut5_I4_O)        0.124    10.702 r  react/s_seg3_reg[3]_i_2/O
                         net (fo=1, routed)           0.000    10.702    react/s_seg3_reg[3]_i_2_n_1
    SLICE_X46Y57         FDCE                                         r  react/s_seg3_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.437    14.778    react/CLK
    SLICE_X46Y57         FDCE                                         r  react/s_seg3_reg_reg[3]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X46Y57         FDCE (Setup_fdce_C_D)        0.081    15.082    react/s_seg3_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -10.702    
  -------------------------------------------------------------------
                         slack                                  4.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.205%)  route 0.128ns (40.795%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.563     1.446    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y46         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]/Q
                         net (fo=3, routed)           0.128     1.715    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[30]
    SLICE_X37Y45         LUT6 (Prop_lut6_I4_O)        0.045     1.760 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1/O
                         net (fo=1, routed)           0.000     1.760    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_i_1_n_1
    SLICE_X37Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.832     1.959    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X37Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                         clock pessimism             -0.497     1.462    
    SLICE_X37Y45         FDCE (Hold_fdce_C_D)         0.091     1.553    g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 react/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.189ns (46.769%)  route 0.215ns (53.231%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X43Y56         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=72, routed)          0.215     1.800    react/s_timer_state[0]
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.048     1.848 r  react/s_rand_reg[3]_i_2/O
                         net (fo=1, routed)           0.000     1.848    react/s_rand_reg[3]_i_2_n_1
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[3]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.131     1.591    react/s_rand_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 react/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.838%)  route 0.211ns (53.162%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X43Y56         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=72, routed)          0.211     1.796    react/s_timer_state[0]
    SLICE_X42Y55         LUT5 (Prop_lut5_I0_O)        0.045     1.841 r  react/s_rand_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.841    react/s_rand_reg[1]_i_1_n_1
    SLICE_X42Y55         FDPE                                         r  react/s_rand_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X42Y55         FDPE                                         r  react/s_rand_reg_reg[1]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y55         FDPE (Hold_fdpe_C_D)         0.120     1.580    react/s_rand_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 react/FSM_sequential_s_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_rand_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.371%)  route 0.215ns (53.629%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X43Y56         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/FSM_sequential_s_state_reg_reg[0]/Q
                         net (fo=72, routed)          0.215     1.800    react/s_timer_state[0]
    SLICE_X42Y55         LUT4 (Prop_lut4_I0_O)        0.045     1.845 r  react/s_rand_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.845    react/s_rand_reg[2]_i_1_n_1
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X42Y55         FDCE                                         r  react/s_rand_reg_reg[2]/C
                         clock pessimism             -0.498     1.460    
    SLICE_X42Y55         FDCE (Hold_fdce_C_D)         0.121     1.581    react/s_rand_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 react/s_seg2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg2_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/s_seg2_reg_reg[0]/Q
                         net (fo=10, routed)          0.184     1.769    react/s_hex2[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I3_O)        0.045     1.814 r  react/s_seg2_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.814    react/s_seg2_reg[1]_i_1_n_1
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[1]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X47Y58         FDCE (Hold_fdce_C_D)         0.092     1.536    react/s_seg2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 react/s_fail_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_fail_state_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.461%)  route 0.183ns (49.539%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.560     1.443    react/CLK
    SLICE_X43Y57         FDCE                                         r  react/s_fail_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y57         FDCE (Prop_fdce_C_Q)         0.141     1.584 r  react/s_fail_state_reg_reg[1]/Q
                         net (fo=18, routed)          0.183     1.767    react/s_timer_fail_state[1]
    SLICE_X43Y57         LUT6 (Prop_lut6_I5_O)        0.045     1.812 r  react/s_fail_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.812    react/s_fail_state_reg[1]_i_1_n_1
    SLICE_X43Y57         FDCE                                         r  react/s_fail_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    react/CLK
    SLICE_X43Y57         FDCE                                         r  react/s_fail_state_reg_reg[1]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.091     1.534    react/s_fail_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 react/s_seg2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg2_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.433%)  route 0.190ns (50.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/s_seg2_reg_reg[2]/Q
                         net (fo=12, routed)          0.190     1.775    react/s_hex2[2]
    SLICE_X47Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.820 r  react/s_seg2_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.820    react/s_seg2_reg[2]_i_1_n_1
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[2]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X47Y58         FDCE (Hold_fdce_C_D)         0.092     1.536    react/s_seg2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 react/s_seg0_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg0_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.209ns (51.519%)  route 0.197ns (48.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X46Y58         FDCE                                         r  react/s_seg0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  react/s_seg0_reg_reg[0]/Q
                         net (fo=9, routed)           0.197     1.805    react/s_hex0[0]
    SLICE_X46Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.850 r  react/s_seg0_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    react/s_seg0_reg[0]_i_1_n_1
    SLICE_X46Y58         FDCE                                         r  react/s_seg0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X46Y58         FDCE                                         r  react/s_seg0_reg_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X46Y58         FDCE (Hold_fdce_C_D)         0.121     1.565    react/s_seg0_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 react/s_ms_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.266%)  route 0.192ns (50.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.564     1.447    react/CLK
    SLICE_X51Y53         FDCE                                         r  react/s_ms_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y53         FDCE (Prop_fdce_C_Q)         0.141     1.588 f  react/s_ms_reg_reg[0]/Q
                         net (fo=4, routed)           0.192     1.780    react/s_ms_reg[0]
    SLICE_X51Y53         LUT4 (Prop_lut4_I1_O)        0.045     1.825 r  react/s_ms_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    react/s_ms_next[0]
    SLICE_X51Y53         FDCE                                         r  react/s_ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.834     1.962    react/CLK
    SLICE_X51Y53         FDCE                                         r  react/s_ms_reg_reg[0]/C
                         clock pessimism             -0.515     1.447    
    SLICE_X51Y53         FDCE (Hold_fdce_C_D)         0.091     1.538    react/s_ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 react/s_seg2_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react/s_seg2_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.882%)  route 0.195ns (51.118%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  react/s_seg2_reg_reg[0]/Q
                         net (fo=10, routed)          0.195     1.780    react/s_hex2[0]
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.825 r  react/s_seg2_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    react/s_seg2_reg[0]_i_1_n_1
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[0]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X47Y58         FDCE (Hold_fdce_C_D)         0.092     1.536    react/s_seg2_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y51   debounce_btnL/q_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   debounce_btnL/q_reg_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y53   debounce_btnL/q_reg_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y54   debounce_btnL/q_reg_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y54   debounce_btnL/q_reg_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y54   debounce_btnL/q_reg_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X44Y54   debounce_btnL/q_reg_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   debounce_btnL/q_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   debounce_btnL/q_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X43Y53   debounce_btnL/FSM_sequential_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   debounce_btnL/q_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y51   debounce_btnL/q_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X44Y53   debounce_btnL/q_reg_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2453 Endpoints
Min Delay          2453 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.012ns  (logic 1.565ns (13.031%)  route 10.447ns (86.969%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         9.604    11.045    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/btnC_IBUF
    SLICE_X31Y63         LUT5 (Prop_lut5_I4_O)        0.124    11.169 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_N_transmit_reg[2]_i_1/O
                         net (fo=4, routed)           0.843    12.012    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_0
    SLICE_X30Y63         FDRE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_DC_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[256]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[256]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[260]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[260]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[262]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[262]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[264]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[264]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[265]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[265]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[270]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[270]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[272]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[272]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[278]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.897ns  (logic 1.441ns (12.115%)  route 10.455ns (87.885%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.455    11.897    g_OLED_interface/btnC_IBUF
    SLICE_X34Y49         FDCE                                         f  g_OLED_interface/s_ASCII_reg[278]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/s_ASCII_reg[312]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.758ns  (logic 1.441ns (12.258%)  route 10.317ns (87.742%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)        10.317    11.758    g_OLED_interface/btnC_IBUF
    SLICE_X34Y48         FDCE                                         f  g_OLED_interface/s_ASCII_reg[312]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.247ns  (logic 0.191ns (77.295%)  route 0.056ns (22.705%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[5]/C
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[5]/Q
                         net (fo=1, routed)           0.056     0.202    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_1_[5]
    SLICE_X30Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.247 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000     0.247    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[6]_i_1__0_n_1
    SLICE_X30Y66         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[677]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[685]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.463%)  route 0.086ns (31.537%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y59         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[677]/C
    SLICE_X44Y59         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_reg[677]/Q
                         net (fo=1, routed)           0.086     0.227    g_OLED_interface/s_ASCII_reg_n_1_[677]
    SLICE_X45Y59         LUT3 (Prop_lut3_I0_O)        0.045     0.272 r  g_OLED_interface/s_ASCII[685]_i_1/O
                         net (fo=1, routed)           0.000     0.272    g_OLED_interface/s_ASCII[685]_i_1_n_1
    SLICE_X45Y59         FDCE                                         r  g_OLED_interface/s_ASCII_reg[685]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_col_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_col_reg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.186ns (65.401%)  route 0.098ns (34.599%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_col_reg_reg[3]/C
    SLICE_X32Y61         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/s_ASCII_col_reg_reg[3]/Q
                         net (fo=6, routed)           0.098     0.239    g_OLED_interface/A[3]
    SLICE_X33Y61         LUT6 (Prop_lut6_I4_O)        0.045     0.284 r  g_OLED_interface/s_ASCII_col_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.284    g_OLED_interface/s_ASCII_col_reg[4]_i_1_n_1
    SLICE_X33Y61         FDCE                                         r  g_OLED_interface/s_ASCII_col_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react_timer_ASCII/o_ASCII_reg[718]/G
                            (positive level-sensitive latch)
  Destination:            g_OLED_interface/s_ASCII_reg[718]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.207ns (72.099%)  route 0.080ns (27.901%))
  Logic Levels:           2  (LDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         LDCE                         0.000     0.000 r  react_timer_ASCII/o_ASCII_reg[718]/G
    SLICE_X43Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  react_timer_ASCII/o_ASCII_reg[718]/Q
                         net (fo=1, routed)           0.080     0.238    g_OLED_interface/Q[54]
    SLICE_X42Y59         LUT3 (Prop_lut3_I2_O)        0.049     0.287 r  g_OLED_interface/s_ASCII[718]_i_1/O
                         net (fo=1, routed)           0.000     0.287    g_OLED_interface/s_ASCII[718]_i_1_n_1
    SLICE_X42Y59         FDCE                                         r  g_OLED_interface/s_ASCII_reg[718]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[312]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[320]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[312]/C
    SLICE_X34Y48         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/s_ASCII_reg[312]/Q
                         net (fo=1, routed)           0.082     0.246    g_OLED_interface/s_ASCII_reg_n_1_[312]
    SLICE_X35Y48         LUT3 (Prop_lut3_I0_O)        0.045     0.291 r  g_OLED_interface/s_ASCII[320]_i_1/O
                         net (fo=1, routed)           0.000     0.291    g_OLED_interface/s_ASCII[320]_i_1_n_1
    SLICE_X35Y48         FDCE                                         r  g_OLED_interface/s_ASCII_reg[320]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.209ns (71.550%)  route 0.083ns (28.450%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y62         FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/C
    SLICE_X30Y62         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[22]/Q
                         net (fo=1, routed)           0.083     0.247    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg_n_1_[22]
    SLICE_X31Y62         LUT3 (Prop_lut3_I0_O)        0.045     0.292 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000     0.292    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg[14]_i_1_n_1
    SLICE_X31Y62         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/s_data_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[73]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[81]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.213ns (71.934%)  route 0.083ns (28.066%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[73]/C
    SLICE_X30Y52         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  g_OLED_interface/s_ASCII_reg[73]/Q
                         net (fo=1, routed)           0.083     0.247    g_OLED_interface/s_ASCII_reg_n_1_[73]
    SLICE_X31Y52         LUT2 (Prop_lut2_I1_O)        0.049     0.296 r  g_OLED_interface/s_ASCII[81]_i_1/O
                         net (fo=1, routed)           0.000     0.296    g_OLED_interface/s_ASCII[81]_i_1_n_1
    SLICE_X31Y52         FDCE                                         r  g_OLED_interface/s_ASCII_reg[81]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.191ns (63.166%)  route 0.111ns (36.834%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/C
    SLICE_X31Y66         FDCE (Prop_fdce_C_Q)         0.146     0.146 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[2]/Q
                         net (fo=1, routed)           0.111     0.257    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg_n_1_[2]
    SLICE_X31Y66         LUT5 (Prop_lut5_I2_O)        0.045     0.302 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.302    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg[3]_i_1__0_n_1
    SLICE_X31Y66         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/s_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.473%)  route 0.169ns (54.527%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y64         FDCE                         0.000     0.000 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/C
    SLICE_X31Y64         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI_Buffer/o_DC_reg/Q
                         net (fo=2, routed)           0.169     0.310    g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg_0
    SLICE_X29Y64         FDCE                                         r  g_OLED_interface/g_Nbit_MOSI_SPI_Buffer_Combined/g_Nbit_MOSI_SPI/o_DC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/s_ASCII_reg[293]/C
                            (rising edge-triggered cell FDCE)
  Destination:            g_OLED_interface/s_ASCII_reg[301]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.226ns (72.544%)  route 0.086ns (27.456%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y54         FDCE                         0.000     0.000 r  g_OLED_interface/s_ASCII_reg[293]/C
    SLICE_X37Y54         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  g_OLED_interface/s_ASCII_reg[293]/Q
                         net (fo=1, routed)           0.086     0.214    g_OLED_interface/s_ASCII_reg_n_1_[293]
    SLICE_X37Y54         LUT2 (Prop_lut2_I0_O)        0.098     0.312 r  g_OLED_interface/s_ASCII[301]_i_1/O
                         net (fo=1, routed)           0.000     0.312    g_OLED_interface/s_ASCII[301]_i_1_n_1
    SLICE_X37Y54         FDCE                                         r  g_OLED_interface/s_ASCII_reg[301]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.145ns  (logic 4.084ns (44.661%)  route 5.061ns (55.339%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         0.973     6.505    react/s_timer_state[1]
    SLICE_X35Y49         LUT2 (Prop_lut2_I0_O)        0.124     6.629 r  react/LED_OBUF[8]_inst_i_1/O
                         net (fo=2, routed)           4.087    10.716    LED_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.220 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.220    LED[8]
    V13                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.582ns  (logic 4.061ns (53.559%)  route 3.521ns (46.441%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X37Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.592     6.134    JA_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.230 r  JA_OBUF_BUFG[3]_inst/O
                         net (fo=827, routed)         2.929     9.160    JA_OBUF_BUFG[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    12.669 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.669    LED[3]
    V19                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            JA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.042ns (53.431%)  route 3.523ns (46.569%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.565     5.086    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X37Y45         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDCE (Prop_fdce_C_Q)         0.456     5.542 r  g_OLED_interface/SCLK_clock_divider/o_CLK_DIV_reg/Q
                         net (fo=2, routed)           0.592     6.134    JA_OBUF[3]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.230 r  JA_OBUF_BUFG[3]_inst/O
                         net (fo=827, routed)         2.931     9.161    JA_OBUF_BUFG[3]
    G2                   OBUF (Prop_obuf_I_O)         3.490    12.651 r  JA_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.651    JA[3]
    G2                                                                r  JA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg2_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[697]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.381ns  (logic 0.960ns (28.395%)  route 2.421ns (71.605%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.557     5.078    react/CLK
    SLICE_X48Y57         FDCE                                         r  react/s_seg2_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  react/s_seg2_reg_reg[3]/Q
                         net (fo=11, routed)          0.925     6.459    react/s_hex2[3]
    SLICE_X47Y58         LUT4 (Prop_lut4_I2_O)        0.150     6.609 r  react/o_ASCII_reg[697]_i_2/O
                         net (fo=1, routed)           0.961     7.570    react/react_timer_ASCII/g_bcd1_to_ASCII/o_ASCII__15[1]
    SLICE_X44Y57         LUT4 (Prop_lut4_I1_O)        0.354     7.924 r  react/o_ASCII_reg[697]_i_1/O
                         net (fo=1, routed)           0.535     8.459    react_timer_ASCII/s_ASCII_reg[741][42]
    SLICE_X41Y57         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[697]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[690]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.335ns  (logic 0.962ns (28.845%)  route 2.373ns (71.155%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.557     5.078    react/CLK
    SLICE_X48Y58         FDCE                                         r  react/s_seg1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.456     5.534 f  react/s_seg1_reg_reg[3]/Q
                         net (fo=10, routed)          1.468     7.002    react/s_hex1[3]
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.153     7.155 r  react/o_ASCII_reg[690]_i_2/O
                         net (fo=1, routed)           0.522     7.677    react/react_timer_ASCII/g_bcd2_to_ASCII/o_ASCII__15[2]
    SLICE_X46Y59         LUT4 (Prop_lut4_I1_O)        0.353     8.030 r  react/o_ASCII_reg[690]_i_1/O
                         net (fo=1, routed)           0.383     8.413    react_timer_ASCII/s_ASCII_reg[741][36]
    SLICE_X46Y59         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[690]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg1_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[689]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.290ns  (logic 0.704ns (21.396%)  route 2.586ns (78.604%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.558     5.079    react/CLK
    SLICE_X48Y56         FDCE                                         r  react/s_seg1_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y56         FDCE (Prop_fdce_C_Q)         0.456     5.535 r  react/s_seg1_reg_reg[1]/Q
                         net (fo=12, routed)          1.043     6.578    react/s_hex1[1]
    SLICE_X49Y58         LUT4 (Prop_lut4_I3_O)        0.124     6.702 r  react/o_ASCII_reg[689]_i_2/O
                         net (fo=1, routed)           1.022     7.725    react/react_timer_ASCII/g_bcd2_to_ASCII/o_ASCII__15[1]
    SLICE_X46Y60         LUT4 (Prop_lut4_I1_O)        0.124     7.849 r  react/o_ASCII_reg[689]_i_1/O
                         net (fo=1, routed)           0.521     8.369    react_timer_ASCII/s_ASCII_reg[741][35]
    SLICE_X46Y60         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[689]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg1_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[688]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.224ns  (logic 0.730ns (22.643%)  route 2.494ns (77.357%))
  Logic Levels:           2  (LUT4=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.557     5.078    react/CLK
    SLICE_X48Y58         FDCE                                         r  react/s_seg1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y58         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  react/s_seg1_reg_reg[3]/Q
                         net (fo=10, routed)          1.468     7.002    react/s_hex1[3]
    SLICE_X47Y59         LUT4 (Prop_lut4_I2_O)        0.124     7.126 r  react/o_ASCII_reg[688]_i_2/O
                         net (fo=1, routed)           0.643     7.769    react/react_timer_ASCII/g_bcd2_to_ASCII/o_ASCII__15[0]
    SLICE_X47Y59         LUT4 (Prop_lut4_I1_O)        0.150     7.919 r  react/o_ASCII_reg[688]_i_1/O
                         net (fo=1, routed)           0.382     8.302    react_timer_ASCII/s_ASCII_reg[741][34]
    SLICE_X47Y59         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[688]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[696]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.178ns  (logic 0.602ns (18.942%)  route 2.576ns (81.058%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         1.951     7.483    react/s_timer_state[1]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.146     7.629 r  react/o_ASCII_reg[696]_i_1/O
                         net (fo=1, routed)           0.625     8.254    react_timer_ASCII/s_ASCII_reg[741][41]
    SLICE_X46Y60         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[696]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[540]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.153ns  (logic 0.606ns (19.219%)  route 2.547ns (80.781%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.555     5.076    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.456     5.532 f  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         1.519     7.051    react/s_timer_state[1]
    SLICE_X46Y57         LUT1 (Prop_lut1_I0_O)        0.150     7.201 r  react/o_ASCII_reg[540]_i_1/O
                         net (fo=1, routed)           1.028     8.229    react_timer_ASCII/s_ASCII_reg[741][22]
    SLICE_X45Y52         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[540]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_fail_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[546]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.084ns  (logic 0.606ns (19.647%)  route 2.478ns (80.353%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.554     5.075    react/CLK
    SLICE_X44Y57         FDCE                                         r  react/s_fail_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.456     5.531 r  react/s_fail_state_reg_reg[0]/Q
                         net (fo=49, routed)          1.854     7.385    react/s_timer_fail_state[0]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.150     7.535 r  react/o_ASCII_reg[546]_i_1/O
                         net (fo=1, routed)           0.624     8.159    react_timer_ASCII/s_ASCII_reg[741][25]
    SLICE_X38Y50         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[546]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 react/s_seg3_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[716]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.628%)  route 0.136ns (39.372%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X46Y57         FDCE                                         r  react/s_seg3_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  react/s_seg3_reg_reg[3]/Q
                         net (fo=11, routed)          0.136     1.744    react/s_hex3[3]
    SLICE_X45Y58         LUT6 (Prop_lut6_I1_O)        0.045     1.789 r  react/o_ASCII_reg[716]_i_1/O
                         net (fo=1, routed)           0.000     1.789    react_timer_ASCII/s_ASCII_reg[741][52]
    SLICE_X45Y58         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[716]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg2_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[699]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.186ns (53.313%)  route 0.163ns (46.687%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.585 f  react/s_seg2_reg_reg[1]/Q
                         net (fo=13, routed)          0.163     1.748    react/s_hex2[1]
    SLICE_X45Y58         LUT6 (Prop_lut6_I2_O)        0.045     1.793 r  react/o_ASCII_reg[699]_i_1/O
                         net (fo=1, routed)           0.000     1.793    react_timer_ASCII/s_ASCII_reg[741][44]
    SLICE_X45Y58         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[699]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[413]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.141ns (37.010%)  route 0.240ns (62.990%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         0.240     1.826    react_timer_ASCII/s_ASCII_reg[741][18]
    SLICE_X37Y56         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[413]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[441]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.129%)  route 0.200ns (51.871%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         0.200     1.787    react/s_timer_state[1]
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.045     1.832 r  react/o_ASCII_reg[441]_i_1/O
                         net (fo=1, routed)           0.000     1.832    react_timer_ASCII/s_ASCII_reg[741][19]
    SLICE_X41Y51         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[441]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg2_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[702]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.393ns  (logic 0.186ns (47.286%)  route 0.207ns (52.714%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X47Y58         FDCE                                         r  react/s_seg2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/s_seg2_reg_reg[2]/Q
                         net (fo=12, routed)          0.207     1.793    react/s_hex2[2]
    SLICE_X45Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  react/o_ASCII_reg[702]_i_1/O
                         net (fo=1, routed)           0.000     1.838    react_timer_ASCII/s_ASCII_reg[741][47]
    SLICE_X45Y60         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[702]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_fail_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[701]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.410ns  (logic 0.186ns (45.382%)  route 0.224ns (54.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X44Y57         FDCE                                         r  react/s_fail_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y57         FDCE (Prop_fdce_C_Q)         0.141     1.585 r  react/s_fail_state_reg_reg[0]/Q
                         net (fo=49, routed)          0.224     1.809    react/s_timer_fail_state[0]
    SLICE_X45Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.854 r  react/o_ASCII_reg[701]_i_1/O
                         net (fo=1, routed)           0.000     1.854    react_timer_ASCII/s_ASCII_reg[741][46]
    SLICE_X45Y58         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[701]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/FSM_sequential_s_state_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[236]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.186ns (42.421%)  route 0.252ns (57.579%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.562     1.445    react/CLK
    SLICE_X43Y51         FDCE                                         r  react/FSM_sequential_s_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y51         FDCE (Prop_fdce_C_Q)         0.141     1.586 f  react/FSM_sequential_s_state_reg_reg[1]/Q
                         net (fo=117, routed)         0.252     1.839    react/s_timer_state[1]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.045     1.884 r  react/o_ASCII_reg[236]_i_1/O
                         net (fo=1, routed)           0.000     1.884    react_timer_ASCII/s_ASCII_reg[741][3]
    SLICE_X41Y51         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[236]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[715]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.491ns  (logic 0.209ns (42.562%)  route 0.282ns (57.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X46Y57         FDCE                                         r  react/s_seg3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  react/s_seg3_reg_reg[2]/Q
                         net (fo=12, routed)          0.282     1.890    react/s_hex3[2]
    SLICE_X43Y59         LUT6 (Prop_lut6_I2_O)        0.045     1.935 r  react/o_ASCII_reg[715]_i_1/O
                         net (fo=1, routed)           0.000     1.935    react_timer_ASCII/s_ASCII_reg[741][51]
    SLICE_X43Y59         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[715]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg3_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[718]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.494ns  (logic 0.209ns (42.304%)  route 0.285ns (57.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X46Y57         FDCE                                         r  react/s_seg3_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y57         FDCE (Prop_fdce_C_Q)         0.164     1.608 r  react/s_seg3_reg_reg[2]/Q
                         net (fo=12, routed)          0.285     1.893    react/s_hex3[2]
    SLICE_X43Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.938 r  react/o_ASCII_reg[718]_i_1/O
                         net (fo=1, routed)           0.000     1.938    react_timer_ASCII/s_ASCII_reg[741][54]
    SLICE_X43Y59         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[718]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 react/s_seg0_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            react_timer_ASCII/o_ASCII_reg[684]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.498ns  (logic 0.209ns (41.941%)  route 0.289ns (58.059%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.561     1.444    react/CLK
    SLICE_X46Y58         FDCE                                         r  react/s_seg0_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y58         FDCE (Prop_fdce_C_Q)         0.164     1.608 f  react/s_seg0_reg_reg[3]/Q
                         net (fo=10, routed)          0.173     1.782    react/s_hex0[3]
    SLICE_X46Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.827 r  react/o_ASCII_reg[684]_i_1/O
                         net (fo=1, routed)           0.116     1.943    react_timer_ASCII/s_ASCII_reg[741][31]
    SLICE_X46Y59         LDCE                                         r  react_timer_ASCII/o_ASCII_reg[684]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           213 Endpoints
Min Delay           213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce_btnR/FSM_sequential_state_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.451ns  (logic 1.441ns (15.250%)  route 8.010ns (84.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         8.010     9.451    debounce_btnR/btnC_IBUF
    SLICE_X48Y52         FDCE                                         f  debounce_btnR/FSM_sequential_state_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    debounce_btnR/CLK
    SLICE_X48Y52         FDCE                                         r  debounce_btnR/FSM_sequential_state_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            debounce_btnR/FSM_sequential_state_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.451ns  (logic 1.441ns (15.250%)  route 8.010ns (84.750%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         8.010     9.451    debounce_btnR/btnC_IBUF
    SLICE_X48Y52         FDCE                                         f  debounce_btnR/FSM_sequential_state_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    debounce_btnR/CLK
    SLICE_X48Y52         FDCE                                         r  debounce_btnR/FSM_sequential_state_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.262ns  (logic 1.441ns (15.562%)  route 7.820ns (84.438%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.820     9.262    react/btnC_IBUF
    SLICE_X52Y53         FDCE                                         f  react/s_ms_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X52Y53         FDCE                                         r  react/s_ms_reg_reg[8]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 1.441ns (15.754%)  route 7.707ns (84.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.707     9.149    react/btnC_IBUF
    SLICE_X51Y53         FDCE                                         f  react/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X51Y53         FDCE                                         r  react/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            react/s_ms_reg_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.149ns  (logic 1.441ns (15.754%)  route 7.707ns (84.246%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         7.707     9.149    react/btnC_IBUF
    SLICE_X51Y53         FDCE                                         f  react/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         1.442     4.783    react/CLK
    SLICE_X51Y53         FDCE                                         r  react/s_ms_reg_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.210ns (14.032%)  route 1.284ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.284     1.493    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.210ns (14.032%)  route 1.284ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.284     1.493    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.210ns (14.032%)  route 1.284ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.284     1.493    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.210ns (14.032%)  route 1.284ns (85.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.284     1.493    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.462%)  route 1.347ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.347     1.556    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.462%)  route 1.347ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.347     1.556    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[5]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.462%)  route 1.347ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.347     1.556    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.556ns  (logic 0.210ns (13.462%)  route 1.347ns (86.538%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.347     1.556    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y40         FDCE                                         f  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.831     1.958    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y40         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[7]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.583ns  (logic 0.320ns (20.183%)  route 1.264ns (79.817%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.264     1.473    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.518 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5/O
                         net (fo=1, routed)           0.000     1.518    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_5_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.583 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.583    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_7
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.587ns  (logic 0.325ns (20.447%)  route 1.263ns (79.553%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=990, routed)         1.263     1.472    g_OLED_interface/SCLK_clock_divider/btnC_IBUF
    SLICE_X36Y39         LUT6 (Prop_lut6_I0_O)        0.045     1.517 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.000     1.517    g_OLED_interface/SCLK_clock_divider/s_ms_reg[0]_i_6_n_1
    SLICE_X36Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.587 r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.587    g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]_i_1_n_8
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=135, routed)         0.830     1.957    g_OLED_interface/SCLK_clock_divider/CLK
    SLICE_X36Y39         FDCE                                         r  g_OLED_interface/SCLK_clock_divider/s_ms_reg_reg[0]/C





