{"id": "4Tnj6PcAAAAJ", "citedby": 6198, "citedby5y": 3512, "hindex": 26, "hindex5y": 22, "i10index": 38, "i10index5y": 30, "coauthors": [], "name": "Benjamin C. Lee", "affiliation": "Associate Professor, Electrical and Computer Engineering, Duke University", "interests": ["Computer Architecture"], "cites_per_year": {"2005": 29, "2006": 46, "2007": 60, "2008": 144, "2009": 131, "2010": 264, "2011": 352, "2012": 446, "2013": 529, "2014": 608, "2015": 719, "2016": 681, "2017": 637, "2018": 692, "2019": 614, "2020": 167}, "publications": [{"bib": {"title": "Architecting phase change memory as a scalable DRAM alternative", "year": "2009"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:u-x6o8ySG0sC", "citedby": "1412"}, {"bib": {"title": "Better I/O through byte-addressable, persistent memory", "year": "2009"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:-f6ydRqryjwC", "citedby": "851"}, {"bib": {"title": "Understanding sources of inefficiency in general-purpose chips", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:UeHWp8X0CEIC", "citedby": "531"}, {"bib": {"title": "Accurate and efficient regression modeling for microarchitectural performance and power prediction", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:u5HHmVD_uO8C", "citedby": "500"}, {"bib": {"title": "Phase-change technology and the future of main memory", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:zYLM7Y9cAGgC", "citedby": "391"}, {"bib": {"title": "Web search using mobile cores: Quantifying and mitigating the price of efficiency", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:Y0pCki6q_DkC", "citedby": "253"}, {"bib": {"title": "Towards energy-proportional datacenter memory with mobile DRAM", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:hC7cP41nSMkC", "citedby": "248"}, {"bib": {"title": "Methods of inference and learning for performance modeling of parallel applications", "year": "2007"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:2osOgNQ5qMEC", "citedby": "216"}, {"bib": {"title": "CMP design space exploration subject to physical constraints", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:d1gkVwhDpl0C", "citedby": "180"}, {"bib": {"title": "Performance optimizations and bounds for sparse matrix-vector multiply", "year": "2002"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:9yKSN-GCB0IC", "citedby": "159"}, {"bib": {"title": "Energy-performance tradeoffs in processor architecture and circuit design: A marginal cost analysis", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:WF5omc3nYNoC", "citedby": "156"}, {"bib": {"title": "Phase change memory architecture and the quest for scalability", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:8k81kl-MbHgC", "citedby": "125"}, {"bib": {"title": "Illustrative design space studies with microarchitectural regression models", "year": "2007"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:qjMakFHDy7sC", "citedby": "119"}, {"bib": {"title": "Navigating heterogeneous processors with market mechanisms", "year": "2013"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:_Qo2XoVZTnwC", "citedby": "102"}, {"bib": {"title": "Rethinking digital design: Why design must change", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:TQgYirikUcIC", "citedby": "87"}, {"bib": {"title": "REF: Resource Elasticity Fairness with Sharing Incentives for Multiprocessors", "year": "2014"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:TFP_iSt0sucC", "citedby": "86"}, {"bib": {"title": "CPR: Composable performance regression for scalable multiprocessor models", "year": "2008"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:eQOLeE2rZwMC", "citedby": "85"}, {"bib": {"title": "Rethinking DRAM power modes for energy proportionality", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:R3hNpaxXUhUC", "citedby": "69"}, {"bib": {"title": "Performance models for evaluation and automatic tuning of symmetric sparse matrix-vector multiply", "year": "2004"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:IjCSPb-OGe4C", "citedby": "69"}, {"bib": {"title": "Disintegrated control for energy-efficient and heterogeneous memory systems", "year": "2013"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:j3f4tGmQtD8C", "citedby": "62"}, {"bib": {"title": "Efficiency trends and limits from comprehensive microarchitectural adaptivity", "year": "2008"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:YsMSGLbcyi4C", "citedby": "61"}, {"bib": {"title": "The computational sprinting game", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:RYcK_YlVTxYC", "citedby": "50"}, {"bib": {"title": "Hardware and operating system support for persistent memory on a memory bus", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:YFjsv_pBGBYC", "citedby": "35"}, {"bib": {"title": "Hardware and Operating System Support for Persistent Memory On A Memory Bus", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:xtRiw3GOFMkC", "citedby": "35"}, {"bib": {"title": "Empirical performance models for 3T1D memories", "year": "2009"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:UebtZRa9Y70C", "citedby": "32"}, {"bib": {"title": "PoisonIvy: Safe speculation for secure memory", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:SeFeTyx0c_EC", "citedby": "29"}, {"bib": {"title": "Effects of pipeline complexity on SMT/CMP power-performance efficiency", "year": "2005"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:W7OEmFMy1HYC", "citedby": "28"}, {"bib": {"title": "Understanding sources of ineffciency in general-purpose chips", "year": "2011"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:bFI3QPDXJZMC", "citedby": "26"}, {"bib": {"title": "Inferred models for dynamic and sparse hardware-software spaces", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:RHpTSmoSYBkC", "citedby": "25"}, {"bib": {"title": "Hardware and operating system support for persistent memory on a memory bus", "year": "2013"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:b0M2c_1WBrUC", "citedby": "24"}, {"bib": {"title": "Roughness of microarchitectural design topologies and its implications for optimization", "year": "2008"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:LkGwnXOMwfcC", "citedby": "23"}, {"bib": {"title": "Statistically rigorous regression modeling for the microprocessor design space", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:ufrVoPGSRksC", "citedby": "19"}, {"bib": {"title": "Strategies for Anticipating Risk in Heterogeneous System Design", "year": "2014"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:bEWYMUwI8FkC", "citedby": "18"}, {"bib": {"title": "Applied inference: Case studies in microarchitectural design", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:KlAtU1dfN6UC", "citedby": "13"}, {"bib": {"title": "Cooper: Task Colocation with Cooperative Games"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:dfsIfKJdRG4C", "citedby": "13"}, {"bib": {"title": "Impact of thermal constraints on multi-core architectures", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:hqOjcs7Dif8C", "citedby": "12"}, {"bib": {"title": "Performance optimizations and bounds for sparse symmetric matrix-multiple vector multiply", "year": "2003"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:rO6llkc54NcC", "citedby": "12"}, {"bib": {"title": "Spatial Sampling and Regression Strategies", "year": "2007"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:0EnyYjriUFMC", "citedby": "11"}, {"bib": {"title": "Regression modeling strategies for microarchitectural performance and power prediction", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:roLk4NBRz8UC", "citedby": "11"}, {"bib": {"title": "Dynamic proportional sharing: A game-theoretic approach", "year": "2018"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:a0OBvERweLwC", "citedby": "10"}, {"bib": {"title": "Understanding the critical path in power state transition latencies", "year": "2013"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:4JMBOYKVnBMC", "citedby": "9"}, {"bib": {"title": "An architectural assessment of SPEC CPU benchmark relevance", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:Se3iqnhoufwC", "citedby": "9"}, {"bib": {"title": "Hound: Causal Learning for Datacenter-scale Straggler Diagnosis", "year": "2018"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:pyW8ca7W8N0C", "citedby": "7"}, {"bib": {"title": "Amdahl's Law in the datacenter era: A market for fair processor allocation", "year": "2018"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:cFHS6HbyZ2cC", "citedby": "7"}, {"bib": {"title": "Evaluating asymmetric multiprocessing for mobile applications", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:35N4QoGY0k4C", "citedby": "6"}, {"bib": {"title": "Understanding query complexity and its implications for energy-efficient web search", "year": "2013"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:e5wmG9Sq2KIC", "citedby": "4"}, {"bib": {"title": "Swing: Swarm Computing for Mobile Sensing", "year": "2018"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:EUQCXRtRnyEC", "citedby": "3"}, {"bib": {"title": "MAPS: Understanding metadata access patterns in secure memory", "year": "2018"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:f2IySw72cVMC", "citedby": "3"}, {"bib": {"title": "Datacenter Design and Management: A Computer Architect's Perspective", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:RGFaLdJalmkC", "citedby": "3"}, {"bib": {"title": "Modeling communication costs in blade servers", "year": "2015"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:JV2RwH3_ST0C", "citedby": "3"}, {"bib": {"title": "Design and test strategies for microarchitectural post-fabrication tuning", "year": "2009"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:Zph67rFs4hoC", "citedby": "3"}, {"bib": {"title": "Flattening the World Efficiently: Digital Sustainability for the 21 st Century", "year": "2007"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:ULOm3_A8WrAC", "citedby": "3"}, {"bib": {"title": "A framework for collaborative sensing and processing of mobile data streams: demo", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:HoB7MX3m0LUC", "citedby": "2"}, {"bib": {"title": "Decoupling loads for nano-instruction set computers", "year": "2016"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:2P1L_qKh6hAC", "citedby": "2"}, {"bib": {"title": "Regression strategies for parameter space exploration: A case study in semicoarsening multigrid and R", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:5nxA0vEk-isC", "citedby": "2"}, {"bib": {"title": "Quantifying latency and throughput compromises in CMP design", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:kNdYIx-mwKoC", "citedby": "2"}, {"bib": {"title": "Predicting Sensory Data and Extending Battery Life for Wearable Devices", "year": "2017"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:u_35RYKgDlwC", "citedby": "1"}, {"bib": {"title": "Applied statistical inference for system design and management", "year": "2015"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:blknAaTinKkC", "citedby": "1"}, {"bib": {"title": "Integrated inference for hardware-software efficiency: A case study in SpMV and Smart Memories", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:qUcmZB5y_30C", "citedby": "1"}, {"bib": {"title": "DynaSprint: Microarchitectural Sprints with Dynamic Utility and Thermal Management", "year": "2019"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:P5F9QuxV20EC", "citedby": "0"}, {"bib": {"title": "Distributed strategies for computational sprints", "year": "2019"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:CHSYGLWDkRkC", "citedby": "0"}, {"bib": {"title": "Hardware and operating system support for persistent memory on a memory bus", "year": "2015"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:isC4tDSrTZIC", "citedby": "0"}, {"bib": {"title": "Message from the program chair", "year": "2014"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:maZDTaKrznsC", "citedby": "0"}, {"bib": {"title": "Hardware and Operating System Support for Persistent Memory On A Memory Bus", "year": "2014"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:abG-DnoFyZgC", "citedby": "0"}, {"bib": {"title": "Processor Optimization for Energy E\ufb03ciency", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:nb7KW1ujOQ8C", "citedby": "0"}, {"bib": {"title": "Processor Optimization for Energy Efficiency", "year": "2012"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:70eg2SAEIzsC", "citedby": "0"}, {"bib": {"title": "Mega-servers vs Micro-blades for Data Centers", "year": "2010"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:D03iK_w7-QYC", "citedby": "0"}, {"bib": {"title": "Statistical inference for efficient microarchitectural analysis", "year": "2007"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:J_g5lzvAfSwC", "citedby": "0"}, {"bib": {"title": "Statistical inference for efficient microarchitectural and application analysis", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:qxL8FJ1GzNcC", "citedby": "0"}, {"bib": {"title": "Regression Modeling Strategies for Parameter Space Exploration", "year": "2006"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:GnPB-g6toBAC", "citedby": "0"}, {"bib": {"title": "Optimizations and bounds for sparse symmetric matrix-vector multiply", "year": "2004"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:QIV2ME_5wuYC", "citedby": "0"}, {"bib": {"title": "Automatic performance tuning of sparse matrix kernels", "year": "2003"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:7PzlFSSx8tAC", "citedby": "0"}, {"bib": {"title": "Prospector: Synthesizing Efficient Accelerators via Statistical Learning"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:KxtntwgDAa4C", "citedby": "0"}, {"bib": {"title": "Datacenter Simulation Methodologies: Spark"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:yD5IFk8b50cC", "citedby": "0"}, {"bib": {"title": "Performance Optimizations and Bounds for Sparse Matrix-Vector Multiply*\"'"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:ns9cj8rnVeAC", "citedby": "0"}, {"bib": {"title": "A survey of performance optimizations for Titanium immersed boundary simulation"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:4TOpqqG69KYC", "citedby": "0"}, {"bib": {"title": "Power Analysis of WEP Encryption"}, "source": "citations", "id_citations": "4Tnj6PcAAAAJ:_kc_bZDykSQC", "citedby": "0"}]}