
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mv_clang_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402940 <.init>:
  402940:	stp	x29, x30, [sp, #-16]!
  402944:	mov	x29, sp
  402948:	bl	403210 <__fxstatat@plt+0x60>
  40294c:	ldp	x29, x30, [sp], #16
  402950:	ret

Disassembly of section .plt:

0000000000402960 <mbrtowc@plt-0x20>:
  402960:	stp	x16, x30, [sp, #-16]!
  402964:	adrp	x16, 424000 <__fxstatat@plt+0x20e50>
  402968:	ldr	x17, [x16, #4088]
  40296c:	add	x16, x16, #0xff8
  402970:	br	x17
  402974:	nop
  402978:	nop
  40297c:	nop

0000000000402980 <mbrtowc@plt>:
  402980:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402984:	ldr	x17, [x16]
  402988:	add	x16, x16, #0x0
  40298c:	br	x17

0000000000402990 <memcpy@plt>:
  402990:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402994:	ldr	x17, [x16, #8]
  402998:	add	x16, x16, #0x8
  40299c:	br	x17

00000000004029a0 <memmove@plt>:
  4029a0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029a4:	ldr	x17, [x16, #16]
  4029a8:	add	x16, x16, #0x10
  4029ac:	br	x17

00000000004029b0 <_exit@plt>:
  4029b0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029b4:	ldr	x17, [x16, #24]
  4029b8:	add	x16, x16, #0x18
  4029bc:	br	x17

00000000004029c0 <strlen@plt>:
  4029c0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029c4:	ldr	x17, [x16, #32]
  4029c8:	add	x16, x16, #0x20
  4029cc:	br	x17

00000000004029d0 <fputs@plt>:
  4029d0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029d4:	ldr	x17, [x16, #40]
  4029d8:	add	x16, x16, #0x28
  4029dc:	br	x17

00000000004029e0 <acl_set_fd@plt>:
  4029e0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029e4:	ldr	x17, [x16, #48]
  4029e8:	add	x16, x16, #0x30
  4029ec:	br	x17

00000000004029f0 <exit@plt>:
  4029f0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4029f4:	ldr	x17, [x16, #56]
  4029f8:	add	x16, x16, #0x38
  4029fc:	br	x17

0000000000402a00 <error@plt>:
  402a00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a04:	ldr	x17, [x16, #64]
  402a08:	add	x16, x16, #0x40
  402a0c:	br	x17

0000000000402a10 <fchdir@plt>:
  402a10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a14:	ldr	x17, [x16, #72]
  402a18:	add	x16, x16, #0x48
  402a1c:	br	x17

0000000000402a20 <rpmatch@plt>:
  402a20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a24:	ldr	x17, [x16, #80]
  402a28:	add	x16, x16, #0x50
  402a2c:	br	x17

0000000000402a30 <acl_entries@plt>:
  402a30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a34:	ldr	x17, [x16, #88]
  402a38:	add	x16, x16, #0x58
  402a3c:	br	x17

0000000000402a40 <geteuid@plt>:
  402a40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a44:	ldr	x17, [x16, #96]
  402a48:	add	x16, x16, #0x60
  402a4c:	br	x17

0000000000402a50 <__xmknod@plt>:
  402a50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a54:	ldr	x17, [x16, #104]
  402a58:	add	x16, x16, #0x68
  402a5c:	br	x17

0000000000402a60 <linkat@plt>:
  402a60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a64:	ldr	x17, [x16, #112]
  402a68:	add	x16, x16, #0x70
  402a6c:	br	x17

0000000000402a70 <readlink@plt>:
  402a70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a74:	ldr	x17, [x16, #120]
  402a78:	add	x16, x16, #0x78
  402a7c:	br	x17

0000000000402a80 <ferror_unlocked@plt>:
  402a80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a84:	ldr	x17, [x16, #128]
  402a88:	add	x16, x16, #0x80
  402a8c:	br	x17

0000000000402a90 <getuid@plt>:
  402a90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402a94:	ldr	x17, [x16, #136]
  402a98:	add	x16, x16, #0x88
  402a9c:	br	x17

0000000000402aa0 <opendir@plt>:
  402aa0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402aa4:	ldr	x17, [x16, #144]
  402aa8:	add	x16, x16, #0x90
  402aac:	br	x17

0000000000402ab0 <__cxa_atexit@plt>:
  402ab0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ab4:	ldr	x17, [x16, #152]
  402ab8:	add	x16, x16, #0x98
  402abc:	br	x17

0000000000402ac0 <unlinkat@plt>:
  402ac0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ac4:	ldr	x17, [x16, #160]
  402ac8:	add	x16, x16, #0xa0
  402acc:	br	x17

0000000000402ad0 <clock_gettime@plt>:
  402ad0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ad4:	ldr	x17, [x16, #168]
  402ad8:	add	x16, x16, #0xa8
  402adc:	br	x17

0000000000402ae0 <qsort@plt>:
  402ae0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ae4:	ldr	x17, [x16, #176]
  402ae8:	add	x16, x16, #0xb0
  402aec:	br	x17

0000000000402af0 <setvbuf@plt>:
  402af0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402af4:	ldr	x17, [x16, #184]
  402af8:	add	x16, x16, #0xb8
  402afc:	br	x17

0000000000402b00 <pathconf@plt>:
  402b00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b04:	ldr	x17, [x16, #192]
  402b08:	add	x16, x16, #0xc0
  402b0c:	br	x17

0000000000402b10 <euidaccess@plt>:
  402b10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b14:	ldr	x17, [x16, #200]
  402b18:	add	x16, x16, #0xc8
  402b1c:	br	x17

0000000000402b20 <lseek@plt>:
  402b20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b24:	ldr	x17, [x16, #208]
  402b28:	add	x16, x16, #0xd0
  402b2c:	br	x17

0000000000402b30 <mkfifo@plt>:
  402b30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b34:	ldr	x17, [x16, #216]
  402b38:	add	x16, x16, #0xd8
  402b3c:	br	x17

0000000000402b40 <__fpending@plt>:
  402b40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b44:	ldr	x17, [x16, #224]
  402b48:	add	x16, x16, #0xe0
  402b4c:	br	x17

0000000000402b50 <stpcpy@plt>:
  402b50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b54:	ldr	x17, [x16, #232]
  402b58:	add	x16, x16, #0xe8
  402b5c:	br	x17

0000000000402b60 <fileno@plt>:
  402b60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b64:	ldr	x17, [x16, #240]
  402b68:	add	x16, x16, #0xf0
  402b6c:	br	x17

0000000000402b70 <putc_unlocked@plt>:
  402b70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b74:	ldr	x17, [x16, #248]
  402b78:	add	x16, x16, #0xf8
  402b7c:	br	x17

0000000000402b80 <acl_delete_def_file@plt>:
  402b80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b84:	ldr	x17, [x16, #256]
  402b88:	add	x16, x16, #0x100
  402b8c:	br	x17

0000000000402b90 <fclose@plt>:
  402b90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402b94:	ldr	x17, [x16, #264]
  402b98:	add	x16, x16, #0x108
  402b9c:	br	x17

0000000000402ba0 <getpid@plt>:
  402ba0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ba4:	ldr	x17, [x16, #272]
  402ba8:	add	x16, x16, #0x110
  402bac:	br	x17

0000000000402bb0 <nl_langinfo@plt>:
  402bb0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402bb4:	ldr	x17, [x16, #280]
  402bb8:	add	x16, x16, #0x118
  402bbc:	br	x17

0000000000402bc0 <fopen@plt>:
  402bc0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402bc4:	ldr	x17, [x16, #288]
  402bc8:	add	x16, x16, #0x120
  402bcc:	br	x17

0000000000402bd0 <malloc@plt>:
  402bd0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402bd4:	ldr	x17, [x16, #296]
  402bd8:	add	x16, x16, #0x128
  402bdc:	br	x17

0000000000402be0 <futimesat@plt>:
  402be0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402be4:	ldr	x17, [x16, #304]
  402be8:	add	x16, x16, #0x130
  402bec:	br	x17

0000000000402bf0 <chmod@plt>:
  402bf0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402bf4:	ldr	x17, [x16, #312]
  402bf8:	add	x16, x16, #0x138
  402bfc:	br	x17

0000000000402c00 <open@plt>:
  402c00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c04:	ldr	x17, [x16, #320]
  402c08:	add	x16, x16, #0x140
  402c0c:	br	x17

0000000000402c10 <__vasprintf_chk@plt>:
  402c10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c14:	ldr	x17, [x16, #328]
  402c18:	add	x16, x16, #0x148
  402c1c:	br	x17

0000000000402c20 <getppid@plt>:
  402c20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c24:	ldr	x17, [x16, #336]
  402c28:	add	x16, x16, #0x150
  402c2c:	br	x17

0000000000402c30 <futimens@plt>:
  402c30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c34:	ldr	x17, [x16, #344]
  402c38:	add	x16, x16, #0x158
  402c3c:	br	x17

0000000000402c40 <strncmp@plt>:
  402c40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c44:	ldr	x17, [x16, #352]
  402c48:	add	x16, x16, #0x160
  402c4c:	br	x17

0000000000402c50 <bindtextdomain@plt>:
  402c50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c54:	ldr	x17, [x16, #360]
  402c58:	add	x16, x16, #0x168
  402c5c:	br	x17

0000000000402c60 <__libc_start_main@plt>:
  402c60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c64:	ldr	x17, [x16, #368]
  402c68:	add	x16, x16, #0x170
  402c6c:	br	x17

0000000000402c70 <__printf_chk@plt>:
  402c70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c74:	ldr	x17, [x16, #376]
  402c78:	add	x16, x16, #0x178
  402c7c:	br	x17

0000000000402c80 <acl_get_tag_type@plt>:
  402c80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c84:	ldr	x17, [x16, #384]
  402c88:	add	x16, x16, #0x180
  402c8c:	br	x17

0000000000402c90 <fstatfs@plt>:
  402c90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402c94:	ldr	x17, [x16, #392]
  402c98:	add	x16, x16, #0x188
  402c9c:	br	x17

0000000000402ca0 <memset@plt>:
  402ca0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ca4:	ldr	x17, [x16, #400]
  402ca8:	add	x16, x16, #0x190
  402cac:	br	x17

0000000000402cb0 <fdopen@plt>:
  402cb0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402cb4:	ldr	x17, [x16, #408]
  402cb8:	add	x16, x16, #0x198
  402cbc:	br	x17

0000000000402cc0 <gettimeofday@plt>:
  402cc0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402cc4:	ldr	x17, [x16, #416]
  402cc8:	add	x16, x16, #0x1a0
  402ccc:	br	x17

0000000000402cd0 <fchmod@plt>:
  402cd0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402cd4:	ldr	x17, [x16, #424]
  402cd8:	add	x16, x16, #0x1a8
  402cdc:	br	x17

0000000000402ce0 <putchar_unlocked@plt>:
  402ce0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ce4:	ldr	x17, [x16, #432]
  402ce8:	add	x16, x16, #0x1b0
  402cec:	br	x17

0000000000402cf0 <calloc@plt>:
  402cf0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402cf4:	ldr	x17, [x16, #440]
  402cf8:	add	x16, x16, #0x1b8
  402cfc:	br	x17

0000000000402d00 <bcmp@plt>:
  402d00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d04:	ldr	x17, [x16, #448]
  402d08:	add	x16, x16, #0x1c0
  402d0c:	br	x17

0000000000402d10 <readdir@plt>:
  402d10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d14:	ldr	x17, [x16, #456]
  402d18:	add	x16, x16, #0x1c8
  402d1c:	br	x17

0000000000402d20 <realloc@plt>:
  402d20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d24:	ldr	x17, [x16, #464]
  402d28:	add	x16, x16, #0x1d0
  402d2c:	br	x17

0000000000402d30 <acl_set_file@plt>:
  402d30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d34:	ldr	x17, [x16, #472]
  402d38:	add	x16, x16, #0x1d8
  402d3c:	br	x17

0000000000402d40 <getpagesize@plt>:
  402d40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d44:	ldr	x17, [x16, #480]
  402d48:	add	x16, x16, #0x1e0
  402d4c:	br	x17

0000000000402d50 <acl_from_mode@plt>:
  402d50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d54:	ldr	x17, [x16, #488]
  402d58:	add	x16, x16, #0x1e8
  402d5c:	br	x17

0000000000402d60 <acl_get_fd@plt>:
  402d60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d64:	ldr	x17, [x16, #496]
  402d68:	add	x16, x16, #0x1f0
  402d6c:	br	x17

0000000000402d70 <closedir@plt>:
  402d70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d74:	ldr	x17, [x16, #504]
  402d78:	add	x16, x16, #0x1f8
  402d7c:	br	x17

0000000000402d80 <close@plt>:
  402d80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d84:	ldr	x17, [x16, #512]
  402d88:	add	x16, x16, #0x200
  402d8c:	br	x17

0000000000402d90 <strrchr@plt>:
  402d90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402d94:	ldr	x17, [x16, #520]
  402d98:	add	x16, x16, #0x208
  402d9c:	br	x17

0000000000402da0 <__gmon_start__@plt>:
  402da0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402da4:	ldr	x17, [x16, #528]
  402da8:	add	x16, x16, #0x210
  402dac:	br	x17

0000000000402db0 <fdopendir@plt>:
  402db0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402db4:	ldr	x17, [x16, #536]
  402db8:	add	x16, x16, #0x218
  402dbc:	br	x17

0000000000402dc0 <write@plt>:
  402dc0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402dc4:	ldr	x17, [x16, #544]
  402dc8:	add	x16, x16, #0x220
  402dcc:	br	x17

0000000000402dd0 <abort@plt>:
  402dd0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402dd4:	ldr	x17, [x16, #552]
  402dd8:	add	x16, x16, #0x228
  402ddc:	br	x17

0000000000402de0 <posix_fadvise@plt>:
  402de0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402de4:	ldr	x17, [x16, #560]
  402de8:	add	x16, x16, #0x230
  402dec:	br	x17

0000000000402df0 <mbsinit@plt>:
  402df0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402df4:	ldr	x17, [x16, #568]
  402df8:	add	x16, x16, #0x238
  402dfc:	br	x17

0000000000402e00 <fpathconf@plt>:
  402e00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e04:	ldr	x17, [x16, #576]
  402e08:	add	x16, x16, #0x240
  402e0c:	br	x17

0000000000402e10 <fread_unlocked@plt>:
  402e10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e14:	ldr	x17, [x16, #584]
  402e18:	add	x16, x16, #0x248
  402e1c:	br	x17

0000000000402e20 <canonicalize_file_name@plt>:
  402e20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e24:	ldr	x17, [x16, #592]
  402e28:	add	x16, x16, #0x250
  402e2c:	br	x17

0000000000402e30 <memcmp@plt>:
  402e30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e34:	ldr	x17, [x16, #600]
  402e38:	add	x16, x16, #0x258
  402e3c:	br	x17

0000000000402e40 <textdomain@plt>:
  402e40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e44:	ldr	x17, [x16, #608]
  402e48:	add	x16, x16, #0x260
  402e4c:	br	x17

0000000000402e50 <getopt_long@plt>:
  402e50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e54:	ldr	x17, [x16, #616]
  402e58:	add	x16, x16, #0x268
  402e5c:	br	x17

0000000000402e60 <__fprintf_chk@plt>:
  402e60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e64:	ldr	x17, [x16, #624]
  402e68:	add	x16, x16, #0x270
  402e6c:	br	x17

0000000000402e70 <strcmp@plt>:
  402e70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e74:	ldr	x17, [x16, #632]
  402e78:	add	x16, x16, #0x278
  402e7c:	br	x17

0000000000402e80 <__ctype_b_loc@plt>:
  402e80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e84:	ldr	x17, [x16, #640]
  402e88:	add	x16, x16, #0x280
  402e8c:	br	x17

0000000000402e90 <rewinddir@plt>:
  402e90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402e94:	ldr	x17, [x16, #648]
  402e98:	add	x16, x16, #0x288
  402e9c:	br	x17

0000000000402ea0 <rmdir@plt>:
  402ea0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ea4:	ldr	x17, [x16, #656]
  402ea8:	add	x16, x16, #0x290
  402eac:	br	x17

0000000000402eb0 <lchown@plt>:
  402eb0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402eb4:	ldr	x17, [x16, #664]
  402eb8:	add	x16, x16, #0x298
  402ebc:	br	x17

0000000000402ec0 <acl_get_file@plt>:
  402ec0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ec4:	ldr	x17, [x16, #672]
  402ec8:	add	x16, x16, #0x2a0
  402ecc:	br	x17

0000000000402ed0 <fseeko@plt>:
  402ed0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ed4:	ldr	x17, [x16, #680]
  402ed8:	add	x16, x16, #0x2a8
  402edc:	br	x17

0000000000402ee0 <getline@plt>:
  402ee0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ee4:	ldr	x17, [x16, #688]
  402ee8:	add	x16, x16, #0x2b0
  402eec:	br	x17

0000000000402ef0 <free@plt>:
  402ef0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ef4:	ldr	x17, [x16, #696]
  402ef8:	add	x16, x16, #0x2b8
  402efc:	br	x17

0000000000402f00 <renameat2@plt>:
  402f00:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f04:	ldr	x17, [x16, #704]
  402f08:	add	x16, x16, #0x2c0
  402f0c:	br	x17

0000000000402f10 <__ctype_get_mb_cur_max@plt>:
  402f10:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f14:	ldr	x17, [x16, #712]
  402f18:	add	x16, x16, #0x2c8
  402f1c:	br	x17

0000000000402f20 <getgid@plt>:
  402f20:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f24:	ldr	x17, [x16, #720]
  402f28:	add	x16, x16, #0x2d0
  402f2c:	br	x17

0000000000402f30 <attr_copy_fd@plt>:
  402f30:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f34:	ldr	x17, [x16, #728]
  402f38:	add	x16, x16, #0x2d8
  402f3c:	br	x17

0000000000402f40 <renameat@plt>:
  402f40:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f44:	ldr	x17, [x16, #736]
  402f48:	add	x16, x16, #0x2e0
  402f4c:	br	x17

0000000000402f50 <acl_get_entry@plt>:
  402f50:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f54:	ldr	x17, [x16, #744]
  402f58:	add	x16, x16, #0x2e8
  402f5c:	br	x17

0000000000402f60 <strspn@plt>:
  402f60:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f64:	ldr	x17, [x16, #752]
  402f68:	add	x16, x16, #0x2f0
  402f6c:	br	x17

0000000000402f70 <utimensat@plt>:
  402f70:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f74:	ldr	x17, [x16, #760]
  402f78:	add	x16, x16, #0x2f8
  402f7c:	br	x17

0000000000402f80 <rename@plt>:
  402f80:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f84:	ldr	x17, [x16, #768]
  402f88:	add	x16, x16, #0x300
  402f8c:	br	x17

0000000000402f90 <fcntl@plt>:
  402f90:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402f94:	ldr	x17, [x16, #776]
  402f98:	add	x16, x16, #0x308
  402f9c:	br	x17

0000000000402fa0 <attr_copy_file@plt>:
  402fa0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402fa4:	ldr	x17, [x16, #784]
  402fa8:	add	x16, x16, #0x310
  402fac:	br	x17

0000000000402fb0 <fflush@plt>:
  402fb0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402fb4:	ldr	x17, [x16, #792]
  402fb8:	add	x16, x16, #0x318
  402fbc:	br	x17

0000000000402fc0 <attr_copy_check_permissions@plt>:
  402fc0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402fc4:	ldr	x17, [x16, #800]
  402fc8:	add	x16, x16, #0x320
  402fcc:	br	x17

0000000000402fd0 <strcpy@plt>:
  402fd0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402fd4:	ldr	x17, [x16, #808]
  402fd8:	add	x16, x16, #0x328
  402fdc:	br	x17

0000000000402fe0 <dirfd@plt>:
  402fe0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402fe4:	ldr	x17, [x16, #816]
  402fe8:	add	x16, x16, #0x330
  402fec:	br	x17

0000000000402ff0 <__explicit_bzero_chk@plt>:
  402ff0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  402ff4:	ldr	x17, [x16, #824]
  402ff8:	add	x16, x16, #0x338
  402ffc:	br	x17

0000000000403000 <__lxstat@plt>:
  403000:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403004:	ldr	x17, [x16, #832]
  403008:	add	x16, x16, #0x340
  40300c:	br	x17

0000000000403010 <read@plt>:
  403010:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403014:	ldr	x17, [x16, #840]
  403018:	add	x16, x16, #0x348
  40301c:	br	x17

0000000000403020 <isatty@plt>:
  403020:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403024:	ldr	x17, [x16, #848]
  403028:	add	x16, x16, #0x350
  40302c:	br	x17

0000000000403030 <__mempcpy_chk@plt>:
  403030:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403034:	ldr	x17, [x16, #856]
  403038:	add	x16, x16, #0x358
  40303c:	br	x17

0000000000403040 <utimes@plt>:
  403040:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403044:	ldr	x17, [x16, #864]
  403048:	add	x16, x16, #0x360
  40304c:	br	x17

0000000000403050 <__fxstat@plt>:
  403050:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403054:	ldr	x17, [x16, #872]
  403058:	add	x16, x16, #0x368
  40305c:	br	x17

0000000000403060 <dcgettext@plt>:
  403060:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403064:	ldr	x17, [x16, #880]
  403068:	add	x16, x16, #0x370
  40306c:	br	x17

0000000000403070 <fputs_unlocked@plt>:
  403070:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403074:	ldr	x17, [x16, #888]
  403078:	add	x16, x16, #0x378
  40307c:	br	x17

0000000000403080 <__freading@plt>:
  403080:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403084:	ldr	x17, [x16, #896]
  403088:	add	x16, x16, #0x380
  40308c:	br	x17

0000000000403090 <ftruncate@plt>:
  403090:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403094:	ldr	x17, [x16, #904]
  403098:	add	x16, x16, #0x388
  40309c:	br	x17

00000000004030a0 <symlinkat@plt>:
  4030a0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030a4:	ldr	x17, [x16, #912]
  4030a8:	add	x16, x16, #0x390
  4030ac:	br	x17

00000000004030b0 <fallocate@plt>:
  4030b0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030b4:	ldr	x17, [x16, #920]
  4030b8:	add	x16, x16, #0x398
  4030bc:	br	x17

00000000004030c0 <iswprint@plt>:
  4030c0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030c4:	ldr	x17, [x16, #928]
  4030c8:	add	x16, x16, #0x3a0
  4030cc:	br	x17

00000000004030d0 <umask@plt>:
  4030d0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030d4:	ldr	x17, [x16, #936]
  4030d8:	add	x16, x16, #0x3a8
  4030dc:	br	x17

00000000004030e0 <faccessat@plt>:
  4030e0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030e4:	ldr	x17, [x16, #944]
  4030e8:	add	x16, x16, #0x3b0
  4030ec:	br	x17

00000000004030f0 <openat@plt>:
  4030f0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4030f4:	ldr	x17, [x16, #952]
  4030f8:	add	x16, x16, #0x3b8
  4030fc:	br	x17

0000000000403100 <__assert_fail@plt>:
  403100:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403104:	ldr	x17, [x16, #960]
  403108:	add	x16, x16, #0x3c0
  40310c:	br	x17

0000000000403110 <__errno_location@plt>:
  403110:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403114:	ldr	x17, [x16, #968]
  403118:	add	x16, x16, #0x3c8
  40311c:	br	x17

0000000000403120 <getenv@plt>:
  403120:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403124:	ldr	x17, [x16, #976]
  403128:	add	x16, x16, #0x3d0
  40312c:	br	x17

0000000000403130 <__xstat@plt>:
  403130:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403134:	ldr	x17, [x16, #984]
  403138:	add	x16, x16, #0x3d8
  40313c:	br	x17

0000000000403140 <unlink@plt>:
  403140:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403144:	ldr	x17, [x16, #992]
  403148:	add	x16, x16, #0x3e0
  40314c:	br	x17

0000000000403150 <fchown@plt>:
  403150:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403154:	ldr	x17, [x16, #1000]
  403158:	add	x16, x16, #0x3e8
  40315c:	br	x17

0000000000403160 <mkdir@plt>:
  403160:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403164:	ldr	x17, [x16, #1008]
  403168:	add	x16, x16, #0x3f0
  40316c:	br	x17

0000000000403170 <error_at_line@plt>:
  403170:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403174:	ldr	x17, [x16, #1016]
  403178:	add	x16, x16, #0x3f8
  40317c:	br	x17

0000000000403180 <ioctl@plt>:
  403180:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403184:	ldr	x17, [x16, #1024]
  403188:	add	x16, x16, #0x400
  40318c:	br	x17

0000000000403190 <setlocale@plt>:
  403190:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  403194:	ldr	x17, [x16, #1032]
  403198:	add	x16, x16, #0x408
  40319c:	br	x17

00000000004031a0 <acl_free@plt>:
  4031a0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4031a4:	ldr	x17, [x16, #1040]
  4031a8:	add	x16, x16, #0x410
  4031ac:	br	x17

00000000004031b0 <__fxstatat@plt>:
  4031b0:	adrp	x16, 425000 <__fxstatat@plt+0x21e50>
  4031b4:	ldr	x17, [x16, #1048]
  4031b8:	add	x16, x16, #0x418
  4031bc:	br	x17

Disassembly of section .text:

00000000004031c0 <.text>:
  4031c0:	mov	x29, #0x0                   	// #0
  4031c4:	mov	x30, #0x0                   	// #0
  4031c8:	mov	x5, x0
  4031cc:	ldr	x1, [sp]
  4031d0:	add	x2, sp, #0x8
  4031d4:	mov	x6, sp
  4031d8:	movz	x0, #0x0, lsl #48
  4031dc:	movk	x0, #0x0, lsl #32
  4031e0:	movk	x0, #0x40, lsl #16
  4031e4:	movk	x0, #0x3578
  4031e8:	movz	x3, #0x0, lsl #48
  4031ec:	movk	x3, #0x0, lsl #32
  4031f0:	movk	x3, #0x41, lsl #16
  4031f4:	movk	x3, #0x2308
  4031f8:	movz	x4, #0x0, lsl #48
  4031fc:	movk	x4, #0x0, lsl #32
  403200:	movk	x4, #0x41, lsl #16
  403204:	movk	x4, #0x2388
  403208:	bl	402c60 <__libc_start_main@plt>
  40320c:	bl	402dd0 <abort@plt>
  403210:	adrp	x0, 424000 <__fxstatat@plt+0x20e50>
  403214:	ldr	x0, [x0, #4064]
  403218:	cbz	x0, 403220 <__fxstatat@plt+0x70>
  40321c:	b	402da0 <__gmon_start__@plt>
  403220:	ret
  403224:	nop
  403228:	adrp	x0, 425000 <__fxstatat@plt+0x21e50>
  40322c:	add	x0, x0, #0x4a8
  403230:	adrp	x1, 425000 <__fxstatat@plt+0x21e50>
  403234:	add	x1, x1, #0x4a8
  403238:	cmp	x1, x0
  40323c:	b.eq	403254 <__fxstatat@plt+0xa4>  // b.none
  403240:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403244:	ldr	x1, [x1, #1080]
  403248:	cbz	x1, 403254 <__fxstatat@plt+0xa4>
  40324c:	mov	x16, x1
  403250:	br	x16
  403254:	ret
  403258:	adrp	x0, 425000 <__fxstatat@plt+0x21e50>
  40325c:	add	x0, x0, #0x4a8
  403260:	adrp	x1, 425000 <__fxstatat@plt+0x21e50>
  403264:	add	x1, x1, #0x4a8
  403268:	sub	x1, x1, x0
  40326c:	lsr	x2, x1, #63
  403270:	add	x1, x2, x1, asr #3
  403274:	cmp	xzr, x1, asr #1
  403278:	asr	x1, x1, #1
  40327c:	b.eq	403294 <__fxstatat@plt+0xe4>  // b.none
  403280:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  403284:	ldr	x2, [x2, #1088]
  403288:	cbz	x2, 403294 <__fxstatat@plt+0xe4>
  40328c:	mov	x16, x2
  403290:	br	x16
  403294:	ret
  403298:	stp	x29, x30, [sp, #-32]!
  40329c:	mov	x29, sp
  4032a0:	str	x19, [sp, #16]
  4032a4:	adrp	x19, 425000 <__fxstatat@plt+0x21e50>
  4032a8:	ldrb	w0, [x19, #1248]
  4032ac:	cbnz	w0, 4032bc <__fxstatat@plt+0x10c>
  4032b0:	bl	403228 <__fxstatat@plt+0x78>
  4032b4:	mov	w0, #0x1                   	// #1
  4032b8:	strb	w0, [x19, #1248]
  4032bc:	ldr	x19, [sp, #16]
  4032c0:	ldp	x29, x30, [sp], #32
  4032c4:	ret
  4032c8:	b	403258 <__fxstatat@plt+0xa8>
  4032cc:	sub	sp, sp, #0xa0
  4032d0:	stp	x20, x19, [sp, #144]
  4032d4:	mov	w19, w0
  4032d8:	stp	x29, x30, [sp, #112]
  4032dc:	stp	x22, x21, [sp, #128]
  4032e0:	add	x29, sp, #0x70
  4032e4:	cbnz	w0, 40353c <__fxstatat@plt+0x38c>
  4032e8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4032ec:	add	x1, x1, #0x6df
  4032f0:	mov	w2, #0x5                   	// #5
  4032f4:	mov	x0, xzr
  4032f8:	bl	403060 <dcgettext@plt>
  4032fc:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403300:	ldr	x2, [x8, #2376]
  403304:	mov	x1, x0
  403308:	mov	w0, #0x1                   	// #1
  40330c:	mov	x3, x2
  403310:	mov	x4, x2
  403314:	bl	402c70 <__printf_chk@plt>
  403318:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40331c:	add	x1, x1, #0x75e
  403320:	mov	w2, #0x5                   	// #5
  403324:	mov	x0, xzr
  403328:	bl	403060 <dcgettext@plt>
  40332c:	adrp	x22, 425000 <__fxstatat@plt+0x21e50>
  403330:	ldr	x1, [x22, #1224]
  403334:	bl	403070 <fputs_unlocked@plt>
  403338:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40333c:	add	x1, x1, #0xe1a
  403340:	mov	w2, #0x5                   	// #5
  403344:	mov	x0, xzr
  403348:	bl	403060 <dcgettext@plt>
  40334c:	ldr	x1, [x22, #1224]
  403350:	bl	403070 <fputs_unlocked@plt>
  403354:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403358:	add	x1, x1, #0x796
  40335c:	mov	w2, #0x5                   	// #5
  403360:	mov	x0, xzr
  403364:	bl	403060 <dcgettext@plt>
  403368:	ldr	x1, [x22, #1224]
  40336c:	bl	403070 <fputs_unlocked@plt>
  403370:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403374:	add	x1, x1, #0x938
  403378:	mov	w2, #0x5                   	// #5
  40337c:	mov	x0, xzr
  403380:	bl	403060 <dcgettext@plt>
  403384:	ldr	x1, [x22, #1224]
  403388:	bl	403070 <fputs_unlocked@plt>
  40338c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403390:	add	x1, x1, #0x9f0
  403394:	mov	w2, #0x5                   	// #5
  403398:	mov	x0, xzr
  40339c:	bl	403060 <dcgettext@plt>
  4033a0:	ldr	x1, [x22, #1224]
  4033a4:	bl	403070 <fputs_unlocked@plt>
  4033a8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4033ac:	add	x1, x1, #0xbff
  4033b0:	mov	w2, #0x5                   	// #5
  4033b4:	mov	x0, xzr
  4033b8:	bl	403060 <dcgettext@plt>
  4033bc:	ldr	x1, [x22, #1224]
  4033c0:	bl	403070 <fputs_unlocked@plt>
  4033c4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4033c8:	add	x1, x1, #0xc2c
  4033cc:	mov	w2, #0x5                   	// #5
  4033d0:	mov	x0, xzr
  4033d4:	bl	403060 <dcgettext@plt>
  4033d8:	ldr	x1, [x22, #1224]
  4033dc:	bl	403070 <fputs_unlocked@plt>
  4033e0:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4033e4:	add	x1, x1, #0xe65
  4033e8:	mov	w2, #0x5                   	// #5
  4033ec:	mov	x0, xzr
  4033f0:	bl	403060 <dcgettext@plt>
  4033f4:	ldr	x1, [x22, #1224]
  4033f8:	bl	403070 <fputs_unlocked@plt>
  4033fc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403400:	add	x1, x1, #0xf42
  403404:	mov	w2, #0x5                   	// #5
  403408:	mov	x0, xzr
  40340c:	bl	403060 <dcgettext@plt>
  403410:	ldr	x1, [x22, #1224]
  403414:	bl	403070 <fputs_unlocked@plt>
  403418:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  40341c:	add	x1, x1, #0x648
  403420:	mov	x0, sp
  403424:	mov	w2, #0x70                  	// #112
  403428:	mov	x21, sp
  40342c:	bl	402990 <memcpy@plt>
  403430:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403434:	adrp	x20, 412000 <__fxstatat@plt+0xee50>
  403438:	add	x1, x1, #0x20
  40343c:	add	x20, x20, #0xc62
  403440:	mov	x0, x20
  403444:	bl	402e70 <strcmp@plt>
  403448:	cbz	w0, 403454 <__fxstatat@plt+0x2a4>
  40344c:	ldr	x1, [x21, #16]!
  403450:	cbnz	x1, 403440 <__fxstatat@plt+0x290>
  403454:	ldr	x8, [x21, #8]
  403458:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40345c:	add	x1, x1, #0x7f
  403460:	mov	w2, #0x5                   	// #5
  403464:	cmp	x8, #0x0
  403468:	mov	x0, xzr
  40346c:	csel	x21, x20, x8, eq  // eq = none
  403470:	bl	403060 <dcgettext@plt>
  403474:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  403478:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  40347c:	mov	x1, x0
  403480:	add	x2, x2, #0xcdb
  403484:	add	x3, x3, #0x96
  403488:	mov	w0, #0x1                   	// #1
  40348c:	bl	402c70 <__printf_chk@plt>
  403490:	mov	w0, #0x5                   	// #5
  403494:	mov	x1, xzr
  403498:	bl	403190 <setlocale@plt>
  40349c:	cbz	x0, 4034d0 <__fxstatat@plt+0x320>
  4034a0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4034a4:	add	x1, x1, #0xbe
  4034a8:	mov	w2, #0x3                   	// #3
  4034ac:	bl	402c40 <strncmp@plt>
  4034b0:	cbz	w0, 4034d0 <__fxstatat@plt+0x320>
  4034b4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4034b8:	add	x1, x1, #0xc2
  4034bc:	mov	w2, #0x5                   	// #5
  4034c0:	mov	x0, xzr
  4034c4:	bl	403060 <dcgettext@plt>
  4034c8:	ldr	x1, [x22, #1224]
  4034cc:	bl	403070 <fputs_unlocked@plt>
  4034d0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4034d4:	add	x1, x1, #0x109
  4034d8:	mov	w2, #0x5                   	// #5
  4034dc:	mov	x0, xzr
  4034e0:	bl	403060 <dcgettext@plt>
  4034e4:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  4034e8:	mov	x1, x0
  4034ec:	add	x2, x2, #0x96
  4034f0:	mov	w0, #0x1                   	// #1
  4034f4:	mov	x3, x20
  4034f8:	bl	402c70 <__printf_chk@plt>
  4034fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403500:	add	x1, x1, #0x124
  403504:	mov	w2, #0x5                   	// #5
  403508:	mov	x0, xzr
  40350c:	bl	403060 <dcgettext@plt>
  403510:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  403514:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  403518:	add	x8, x8, #0x42c
  40351c:	add	x9, x9, #0x3c
  403520:	cmp	x21, x20
  403524:	mov	x1, x0
  403528:	csel	x3, x9, x8, eq  // eq = none
  40352c:	mov	w0, #0x1                   	// #1
  403530:	mov	x2, x21
  403534:	bl	402c70 <__printf_chk@plt>
  403538:	b	403570 <__fxstatat@plt+0x3c0>
  40353c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403540:	ldr	x20, [x8, #1200]
  403544:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403548:	add	x1, x1, #0x6b8
  40354c:	mov	w2, #0x5                   	// #5
  403550:	mov	x0, xzr
  403554:	bl	403060 <dcgettext@plt>
  403558:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40355c:	ldr	x3, [x8, #2376]
  403560:	mov	x2, x0
  403564:	mov	w1, #0x1                   	// #1
  403568:	mov	x0, x20
  40356c:	bl	402e60 <__fprintf_chk@plt>
  403570:	mov	w0, w19
  403574:	bl	4029f0 <exit@plt>
  403578:	sub	sp, sp, #0x150
  40357c:	stp	x29, x30, [sp, #240]
  403580:	stp	x28, x27, [sp, #256]
  403584:	stp	x26, x25, [sp, #272]
  403588:	stp	x24, x23, [sp, #288]
  40358c:	stp	x22, x21, [sp, #304]
  403590:	stp	x20, x19, [sp, #320]
  403594:	ldr	x8, [x1]
  403598:	mov	w23, w0
  40359c:	add	x29, sp, #0xf0
  4035a0:	mov	x22, x1
  4035a4:	mov	x0, x8
  4035a8:	bl	40b048 <__fxstatat@plt+0x7e98>
  4035ac:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  4035b0:	add	x1, x1, #0x42c
  4035b4:	mov	w0, #0x6                   	// #6
  4035b8:	bl	403190 <setlocale@plt>
  4035bc:	adrp	x19, 412000 <__fxstatat@plt+0xee50>
  4035c0:	add	x19, x19, #0xcdf
  4035c4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4035c8:	add	x1, x1, #0xc65
  4035cc:	mov	x0, x19
  4035d0:	bl	402c50 <bindtextdomain@plt>
  4035d4:	mov	x0, x19
  4035d8:	bl	402e40 <textdomain@plt>
  4035dc:	adrp	x0, 409000 <__fxstatat@plt+0x5e50>
  4035e0:	add	x0, x0, #0x820
  4035e4:	bl	412390 <__fxstatat@plt+0xf1e0>
  4035e8:	add	x0, sp, #0x18
  4035ec:	bl	407a7c <__fxstatat@plt+0x48cc>
  4035f0:	adrp	x8, 412000 <__fxstatat@plt+0xee50>
  4035f4:	adrp	x9, 412000 <__fxstatat@plt+0xee50>
  4035f8:	ldr	q0, [x8, #1104]
  4035fc:	ldr	q1, [x9, #1120]
  403600:	mov	w19, #0x1                   	// #1
  403604:	mov	w0, wzr
  403608:	str	wzr, [sp, #44]
  40360c:	strb	wzr, [sp, #68]
  403610:	str	w19, [sp, #80]
  403614:	strh	w19, [sp, #48]
  403618:	stur	q0, [sp, #52]
  40361c:	stur	q1, [sp, #28]
  403620:	bl	403020 <isatty@plt>
  403624:	cmp	w0, #0x0
  403628:	adrp	x24, 412000 <__fxstatat@plt+0xee50>
  40362c:	adrp	x25, 412000 <__fxstatat@plt+0xee50>
  403630:	adrp	x28, 412000 <__fxstatat@plt+0xee50>
  403634:	mov	w27, wzr
  403638:	mov	x21, xzr
  40363c:	mov	w20, wzr
  403640:	add	x24, x24, #0xc77
  403644:	add	x25, x25, #0x488
  403648:	adrp	x26, 425000 <__fxstatat@plt+0x21e50>
  40364c:	add	x28, x28, #0x470
  403650:	cset	w8, ne  // ne = any
  403654:	stp	xzr, xzr, [sp, #8]
  403658:	strb	wzr, [sp, #72]
  40365c:	sturh	wzr, [sp, #69]
  403660:	stp	xzr, xzr, [sp, #88]
  403664:	strb	w8, [sp, #71]
  403668:	mov	w0, w23
  40366c:	mov	x1, x22
  403670:	mov	x2, x24
  403674:	mov	x3, x25
  403678:	mov	x4, xzr
  40367c:	bl	402e50 <getopt_long@plt>
  403680:	cmp	w0, #0x68
  403684:	b.gt	4036b4 <__fxstatat@plt+0x504>
  403688:	cmp	w0, #0x59
  40368c:	b.gt	4036dc <__fxstatat@plt+0x52c>
  403690:	cmp	w0, #0x52
  403694:	b.le	403794 <__fxstatat@plt+0x5e4>
  403698:	cmp	w0, #0x53
  40369c:	b.ne	403730 <__fxstatat@plt+0x580>  // b.any
  4036a0:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4036a4:	ldr	x8, [x8, #1208]
  4036a8:	mov	w27, #0x1                   	// #1
  4036ac:	str	x8, [sp, #8]
  4036b0:	b	403668 <__fxstatat@plt+0x4b8>
  4036b4:	sub	w8, w0, #0x6e
  4036b8:	cmp	w8, #0x8
  4036bc:	b.hi	40370c <__fxstatat@plt+0x55c>  // b.pmore
  4036c0:	adr	x9, 4036d0 <__fxstatat@plt+0x520>
  4036c4:	ldrh	w10, [x28, x8, lsl #1]
  4036c8:	add	x9, x9, x10, lsl #2
  4036cc:	br	x9
  4036d0:	mov	w8, #0x2                   	// #2
  4036d4:	str	w8, [sp, #32]
  4036d8:	b	403668 <__fxstatat@plt+0x4b8>
  4036dc:	cmp	w0, #0x5a
  4036e0:	b.eq	403668 <__fxstatat@plt+0x4b8>  // b.none
  4036e4:	cmp	w0, #0x62
  4036e8:	b.ne	403748 <__fxstatat@plt+0x598>  // b.any
  4036ec:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4036f0:	ldr	x8, [x8, #1208]
  4036f4:	ldr	x9, [sp, #16]
  4036f8:	mov	w27, #0x1                   	// #1
  4036fc:	cmp	x8, #0x0
  403700:	csel	x9, x9, x8, eq  // eq = none
  403704:	str	x9, [sp, #16]
  403708:	b	403668 <__fxstatat@plt+0x4b8>
  40370c:	cmp	w0, #0x69
  403710:	b.ne	403720 <__fxstatat@plt+0x570>  // b.any
  403714:	mov	w8, #0x3                   	// #3
  403718:	str	w8, [sp, #32]
  40371c:	b	403668 <__fxstatat@plt+0x4b8>
  403720:	cmp	w0, #0x100
  403724:	b.ne	403b8c <__fxstatat@plt+0x9dc>  // b.any
  403728:	strb	w19, [x26, #1256]
  40372c:	b	403668 <__fxstatat@plt+0x4b8>
  403730:	cmp	w0, #0x54
  403734:	mov	w20, #0x1                   	// #1
  403738:	b.eq	403668 <__fxstatat@plt+0x4b8>  // b.none
  40373c:	b	403b8c <__fxstatat@plt+0x9dc>
  403740:	strb	w19, [sp, #70]
  403744:	b	403668 <__fxstatat@plt+0x4b8>
  403748:	cmp	w0, #0x66
  40374c:	b.ne	403b8c <__fxstatat@plt+0x9dc>  // b.any
  403750:	str	w19, [sp, #32]
  403754:	b	403668 <__fxstatat@plt+0x4b8>
  403758:	cbnz	x21, 403a58 <__fxstatat@plt+0x8a8>
  40375c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403760:	ldr	x0, [x8, #1208]
  403764:	add	x1, sp, #0x68
  403768:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  40376c:	cbnz	w0, 403a64 <__fxstatat@plt+0x8b4>
  403770:	ldr	w8, [sp, #120]
  403774:	and	w8, w8, #0xf000
  403778:	cmp	w8, #0x4, lsl #12
  40377c:	b.ne	403aa8 <__fxstatat@plt+0x8f8>  // b.any
  403780:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403784:	ldr	x21, [x8, #1208]
  403788:	b	403668 <__fxstatat@plt+0x4b8>
  40378c:	strb	w19, [sp, #69]
  403790:	b	403668 <__fxstatat@plt+0x4b8>
  403794:	cmn	w0, #0x1
  403798:	b.ne	4039f8 <__fxstatat@plt+0x848>  // b.any
  40379c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4037a0:	ldrsw	x8, [x8, #1216]
  4037a4:	sxtw	x9, w23
  4037a8:	cmp	x21, #0x0
  4037ac:	sub	x19, x9, x8
  4037b0:	cset	w9, eq  // eq = none
  4037b4:	cmp	w19, w9
  4037b8:	add	x23, x22, x8, lsl #3
  4037bc:	b.le	403ae4 <__fxstatat@plt+0x934>
  4037c0:	tbz	w20, #0, 4037d8 <__fxstatat@plt+0x628>
  4037c4:	cbnz	x21, 403b14 <__fxstatat@plt+0x964>
  4037c8:	cmp	w19, #0x3
  4037cc:	b.ge	403b38 <__fxstatat@plt+0x988>  // b.tcont
  4037d0:	mov	x21, xzr
  4037d4:	b	403894 <__fxstatat@plt+0x6e4>
  4037d8:	cbnz	x21, 403894 <__fxstatat@plt+0x6e4>
  4037dc:	cmp	w19, #0x1
  4037e0:	b.le	403b94 <__fxstatat@plt+0x9e4>
  4037e4:	cmp	w19, #0x2
  4037e8:	b.ne	403810 <__fxstatat@plt+0x660>  // b.any
  4037ec:	ldp	x1, x3, [x23]
  4037f0:	mov	w0, #0xffffff9c            	// #-100
  4037f4:	mov	w2, #0xffffff9c            	// #-100
  4037f8:	mov	w4, #0x1                   	// #1
  4037fc:	bl	40c7b8 <__fxstatat@plt+0x9608>
  403800:	cbz	w0, 40381c <__fxstatat@plt+0x66c>
  403804:	bl	403110 <__errno_location@plt>
  403808:	ldr	w8, [x0]
  40380c:	b	403820 <__fxstatat@plt+0x670>
  403810:	ldr	w8, [sp, #76]
  403814:	cbnz	w8, 403828 <__fxstatat@plt+0x678>
  403818:	b	403884 <__fxstatat@plt+0x6d4>
  40381c:	mov	w8, wzr
  403820:	str	w8, [sp, #76]
  403824:	cbz	w8, 403884 <__fxstatat@plt+0x6d4>
  403828:	sub	x20, x19, #0x1
  40382c:	ldr	x21, [x23, x20, lsl #3]
  403830:	add	x1, sp, #0x68
  403834:	mov	x0, x21
  403838:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  40383c:	cbz	w0, 403858 <__fxstatat@plt+0x6a8>
  403840:	bl	403110 <__errno_location@plt>
  403844:	ldr	w22, [x0]
  403848:	tst	w22, #0xfffffffd
  40384c:	b.ne	403bd4 <__fxstatat@plt+0xa24>  // b.any
  403850:	cbz	w22, 403860 <__fxstatat@plt+0x6b0>
  403854:	b	403884 <__fxstatat@plt+0x6d4>
  403858:	mov	w22, wzr
  40385c:	cbnz	w22, 403884 <__fxstatat@plt+0x6d4>
  403860:	ldr	w8, [sp, #120]
  403864:	and	w8, w8, #0xf000
  403868:	cmp	w8, #0x4, lsl #12
  40386c:	b.ne	403884 <__fxstatat@plt+0x6d4>  // b.any
  403870:	mov	w8, #0xffffffff            	// #-1
  403874:	str	w8, [sp, #76]
  403878:	ldr	x21, [x23, x20, lsl #3]
  40387c:	mov	w19, w20
  403880:	b	403894 <__fxstatat@plt+0x6e4>
  403884:	cmp	w19, #0x3
  403888:	b.ge	403bb4 <__fxstatat@plt+0xa04>  // b.tcont
  40388c:	mov	x21, xzr
  403890:	mov	w19, #0x2                   	// #2
  403894:	ldr	w8, [sp, #32]
  403898:	cmp	w8, #0x2
  40389c:	b.ne	4038b8 <__fxstatat@plt+0x708>  // b.any
  4038a0:	mov	w0, wzr
  4038a4:	strb	wzr, [sp, #69]
  4038a8:	tbz	w27, #0, 4038e0 <__fxstatat@plt+0x730>
  4038ac:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4038b0:	add	x1, x1, #0xdd5
  4038b4:	b	403af4 <__fxstatat@plt+0x944>
  4038b8:	tbz	w27, #0, 4038dc <__fxstatat@plt+0x72c>
  4038bc:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  4038c0:	add	x1, x1, #0xe0e
  4038c4:	mov	w2, #0x5                   	// #5
  4038c8:	mov	x0, xzr
  4038cc:	bl	403060 <dcgettext@plt>
  4038d0:	ldr	x1, [sp, #16]
  4038d4:	bl	409778 <__fxstatat@plt+0x65c8>
  4038d8:	b	4038e0 <__fxstatat@plt+0x730>
  4038dc:	mov	w0, wzr
  4038e0:	str	w0, [sp, #24]
  4038e4:	ldr	x0, [sp, #8]
  4038e8:	bl	40916c <__fxstatat@plt+0x5fbc>
  4038ec:	bl	408910 <__fxstatat@plt+0x5760>
  4038f0:	cbz	x21, 403908 <__fxstatat@plt+0x758>
  4038f4:	cmp	w19, #0x2
  4038f8:	b.lt	40393c <__fxstatat@plt+0x78c>  // b.tstop
  4038fc:	add	x0, sp, #0x18
  403900:	bl	404c40 <__fxstatat@plt+0x1a90>
  403904:	b	403944 <__fxstatat@plt+0x794>
  403908:	mov	w8, #0x1                   	// #1
  40390c:	ldrb	w9, [x26, #1256]
  403910:	strb	w8, [sp, #73]
  403914:	ldp	x19, x20, [x23]
  403918:	cmp	w9, #0x1
  40391c:	b.ne	403928 <__fxstatat@plt+0x778>  // b.any
  403920:	mov	x0, x19
  403924:	bl	409b68 <__fxstatat@plt+0x69b8>
  403928:	add	x2, sp, #0x18
  40392c:	mov	x0, x19
  403930:	mov	x1, x20
  403934:	bl	403c08 <__fxstatat@plt+0xa58>
  403938:	b	4039d0 <__fxstatat@plt+0x820>
  40393c:	cmp	w19, #0x1
  403940:	b.ne	4039cc <__fxstatat@plt+0x81c>  // b.any
  403944:	mov	w22, w19
  403948:	mov	w24, #0x1                   	// #1
  40394c:	cmp	x22, #0x1
  403950:	cset	w8, eq  // eq = none
  403954:	ldrb	w9, [x26, #1256]
  403958:	strb	w8, [sp, #73]
  40395c:	ldr	x19, [x23]
  403960:	cmp	w9, #0x1
  403964:	b.ne	403970 <__fxstatat@plt+0x7c0>  // b.any
  403968:	mov	x0, x19
  40396c:	bl	409b68 <__fxstatat@plt+0x69b8>
  403970:	mov	x0, x19
  403974:	bl	409adc <__fxstatat@plt+0x692c>
  403978:	mov	x1, x0
  40397c:	mov	x0, x21
  403980:	mov	x2, xzr
  403984:	bl	409f1c <__fxstatat@plt+0x6d6c>
  403988:	mov	x20, x0
  40398c:	bl	409b68 <__fxstatat@plt+0x69b8>
  403990:	add	x2, sp, #0x18
  403994:	mov	x0, x19
  403998:	mov	x1, x20
  40399c:	bl	403c08 <__fxstatat@plt+0xa58>
  4039a0:	mov	w19, w0
  4039a4:	mov	x0, x20
  4039a8:	bl	402ef0 <free@plt>
  4039ac:	and	w8, w19, w24
  4039b0:	subs	x22, x22, #0x1
  4039b4:	and	w24, w8, #0x1
  4039b8:	add	x23, x23, #0x8
  4039bc:	b.ne	40394c <__fxstatat@plt+0x79c>  // b.any
  4039c0:	cmp	w24, #0x0
  4039c4:	cset	w0, ne  // ne = any
  4039c8:	b	4039d0 <__fxstatat@plt+0x820>
  4039cc:	mov	w0, #0x1                   	// #1
  4039d0:	ldp	x20, x19, [sp, #320]
  4039d4:	ldp	x22, x21, [sp, #304]
  4039d8:	ldp	x24, x23, [sp, #288]
  4039dc:	ldp	x26, x25, [sp, #272]
  4039e0:	ldp	x28, x27, [sp, #256]
  4039e4:	ldp	x29, x30, [sp, #240]
  4039e8:	mvn	w8, w0
  4039ec:	and	w0, w8, #0x1
  4039f0:	add	sp, sp, #0x150
  4039f4:	ret
  4039f8:	cmn	w0, #0x3
  4039fc:	b.ne	403a48 <__fxstatat@plt+0x898>  // b.any
  403a00:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403a04:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  403a08:	ldr	x0, [x8, #1224]
  403a0c:	ldr	x3, [x9, #1080]
  403a10:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403a14:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  403a18:	adrp	x4, 412000 <__fxstatat@plt+0xee50>
  403a1c:	adrp	x5, 412000 <__fxstatat@plt+0xee50>
  403a20:	adrp	x6, 412000 <__fxstatat@plt+0xee50>
  403a24:	add	x1, x1, #0xc62
  403a28:	add	x2, x2, #0xcdb
  403a2c:	add	x4, x4, #0xce9
  403a30:	add	x5, x5, #0xcf5
  403a34:	add	x6, x6, #0xd05
  403a38:	mov	x7, xzr
  403a3c:	bl	40e1d4 <__fxstatat@plt+0xb024>
  403a40:	mov	w0, wzr
  403a44:	bl	4029f0 <exit@plt>
  403a48:	cmn	w0, #0x2
  403a4c:	b.ne	403b8c <__fxstatat@plt+0x9dc>  // b.any
  403a50:	mov	w0, wzr
  403a54:	bl	4032cc <__fxstatat@plt+0x11c>
  403a58:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403a5c:	add	x1, x1, #0xc84
  403a60:	b	403b1c <__fxstatat@plt+0x96c>
  403a64:	bl	403110 <__errno_location@plt>
  403a68:	ldr	w19, [x0]
  403a6c:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403a70:	add	x1, x1, #0xcaa
  403a74:	mov	w2, #0x5                   	// #5
  403a78:	mov	x0, xzr
  403a7c:	bl	403060 <dcgettext@plt>
  403a80:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403a84:	ldr	x1, [x8, #1208]
  403a88:	mov	x20, x0
  403a8c:	mov	w0, #0x4                   	// #4
  403a90:	bl	40c360 <__fxstatat@plt+0x91b0>
  403a94:	mov	x3, x0
  403a98:	mov	w0, #0x1                   	// #1
  403a9c:	mov	w1, w19
  403aa0:	mov	x2, x20
  403aa4:	bl	402a00 <error@plt>
  403aa8:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403aac:	add	x1, x1, #0xcbe
  403ab0:	mov	w2, #0x5                   	// #5
  403ab4:	mov	x0, xzr
  403ab8:	bl	403060 <dcgettext@plt>
  403abc:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  403ac0:	ldr	x1, [x8, #1208]
  403ac4:	mov	x19, x0
  403ac8:	mov	w0, #0x4                   	// #4
  403acc:	bl	40c360 <__fxstatat@plt+0x91b0>
  403ad0:	mov	x3, x0
  403ad4:	mov	w0, #0x1                   	// #1
  403ad8:	mov	w1, wzr
  403adc:	mov	x2, x19
  403ae0:	bl	402a00 <error@plt>
  403ae4:	cmp	w19, #0x0
  403ae8:	b.gt	403b54 <__fxstatat@plt+0x9a4>
  403aec:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403af0:	add	x1, x1, #0xd12
  403af4:	mov	w2, #0x5                   	// #5
  403af8:	mov	x0, xzr
  403afc:	bl	403060 <dcgettext@plt>
  403b00:	mov	x2, x0
  403b04:	mov	w0, wzr
  403b08:	mov	w1, wzr
  403b0c:	bl	402a00 <error@plt>
  403b10:	b	403b8c <__fxstatat@plt+0x9dc>
  403b14:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403b18:	add	x1, x1, #0xd51
  403b1c:	mov	w2, #0x5                   	// #5
  403b20:	mov	x0, xzr
  403b24:	bl	403060 <dcgettext@plt>
  403b28:	mov	x2, x0
  403b2c:	mov	w0, #0x1                   	// #1
  403b30:	mov	w1, wzr
  403b34:	bl	402a00 <error@plt>
  403b38:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403b3c:	add	x1, x1, #0xd97
  403b40:	mov	w2, #0x5                   	// #5
  403b44:	mov	x0, xzr
  403b48:	bl	403060 <dcgettext@plt>
  403b4c:	ldr	x1, [x23, #16]
  403b50:	b	403b6c <__fxstatat@plt+0x9bc>
  403b54:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403b58:	add	x1, x1, #0xd27
  403b5c:	mov	w2, #0x5                   	// #5
  403b60:	mov	x0, xzr
  403b64:	bl	403060 <dcgettext@plt>
  403b68:	ldr	x1, [x23]
  403b6c:	mov	x19, x0
  403b70:	mov	w0, #0x4                   	// #4
  403b74:	bl	40c360 <__fxstatat@plt+0x91b0>
  403b78:	mov	x3, x0
  403b7c:	mov	w0, wzr
  403b80:	mov	w1, wzr
  403b84:	mov	x2, x19
  403b88:	bl	402a00 <error@plt>
  403b8c:	mov	w0, #0x1                   	// #1
  403b90:	bl	4032cc <__fxstatat@plt+0x11c>
  403b94:	adrp	x0, 412000 <__fxstatat@plt+0xee50>
  403b98:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403b9c:	adrp	x3, 412000 <__fxstatat@plt+0xee50>
  403ba0:	add	x0, x0, #0xda8
  403ba4:	add	x1, x1, #0xdb5
  403ba8:	add	x3, x3, #0xdbe
  403bac:	mov	w2, #0x1c9                 	// #457
  403bb0:	bl	403100 <__assert_fail@plt>
  403bb4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403bb8:	add	x1, x1, #0xcbe
  403bbc:	mov	w2, #0x5                   	// #5
  403bc0:	mov	x0, xzr
  403bc4:	bl	403060 <dcgettext@plt>
  403bc8:	add	x8, x23, w19, sxtw #3
  403bcc:	ldur	x1, [x8, #-8]
  403bd0:	b	403ac4 <__fxstatat@plt+0x914>
  403bd4:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403bd8:	add	x1, x1, #0xcaa
  403bdc:	mov	w2, #0x5                   	// #5
  403be0:	mov	x0, xzr
  403be4:	bl	403060 <dcgettext@plt>
  403be8:	mov	x19, x0
  403bec:	mov	w0, #0x4                   	// #4
  403bf0:	mov	x1, x21
  403bf4:	bl	40c360 <__fxstatat@plt+0x91b0>
  403bf8:	mov	x3, x0
  403bfc:	mov	w0, #0x1                   	// #1
  403c00:	mov	w1, w22
  403c04:	b	403adc <__fxstatat@plt+0x92c>
  403c08:	sub	sp, sp, #0x60
  403c0c:	stp	x29, x30, [sp, #48]
  403c10:	stp	x20, x19, [sp, #80]
  403c14:	add	x29, sp, #0x30
  403c18:	mov	x19, x2
  403c1c:	add	x4, x29, #0x1c
  403c20:	add	x5, x29, #0x18
  403c24:	mov	w2, wzr
  403c28:	mov	x3, x19
  403c2c:	str	x21, [sp, #64]
  403c30:	mov	x20, x0
  403c34:	bl	404cc8 <__fxstatat@plt+0x1b18>
  403c38:	mov	w8, w0
  403c3c:	mov	w0, wzr
  403c40:	tbz	w8, #0, 403cd4 <__fxstatat@plt+0xb24>
  403c44:	ldrb	w8, [x29, #28]
  403c48:	eor	w21, w8, #0x1
  403c4c:	cbz	x20, 403ccc <__fxstatat@plt+0xb1c>
  403c50:	ldrb	w9, [x29, #24]
  403c54:	orr	w8, w9, w8
  403c58:	tst	w8, #0xff
  403c5c:	b.ne	403ccc <__fxstatat@plt+0xb1c>  // b.any
  403c60:	adrp	x0, 425000 <__fxstatat@plt+0x21e50>
  403c64:	mov	w8, #0x1                   	// #1
  403c68:	mov	w9, #0x100                 	// #256
  403c6c:	mov	w10, #0x5                   	// #5
  403c70:	add	x0, x0, #0x4f0
  403c74:	strb	wzr, [sp, #16]
  403c78:	sturh	wzr, [sp, #41]
  403c7c:	strb	w8, [sp, #26]
  403c80:	strh	w9, [sp, #24]
  403c84:	str	w10, [sp, #20]
  403c88:	strb	w8, [sp, #43]
  403c8c:	bl	40c97c <__fxstatat@plt+0x97cc>
  403c90:	str	x0, [sp, #32]
  403c94:	cbz	x0, 403ce8 <__fxstatat@plt+0xb38>
  403c98:	strb	wzr, [sp, #40]
  403c9c:	ldrb	w8, [x19, #46]
  403ca0:	mov	x0, sp
  403ca4:	add	x1, sp, #0x10
  403ca8:	stp	x20, xzr, [sp]
  403cac:	strb	w8, [sp, #42]
  403cb0:	bl	403d4c <__fxstatat@plt+0xb9c>
  403cb4:	sub	w8, w0, #0x2
  403cb8:	cmp	w8, #0x2
  403cbc:	b.cc	403ccc <__fxstatat@plt+0xb1c>  // b.lo, b.ul, b.last
  403cc0:	cmp	w0, #0x4
  403cc4:	b.ne	403d2c <__fxstatat@plt+0xb7c>  // b.any
  403cc8:	mov	w21, wzr
  403ccc:	tst	w21, #0xff
  403cd0:	cset	w0, ne  // ne = any
  403cd4:	ldp	x20, x19, [sp, #80]
  403cd8:	ldr	x21, [sp, #64]
  403cdc:	ldp	x29, x30, [sp, #48]
  403ce0:	add	sp, sp, #0x60
  403ce4:	ret
  403ce8:	bl	403110 <__errno_location@plt>
  403cec:	ldr	w19, [x0]
  403cf0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403cf4:	add	x1, x1, #0x224
  403cf8:	mov	w2, #0x5                   	// #5
  403cfc:	mov	x0, xzr
  403d00:	bl	403060 <dcgettext@plt>
  403d04:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  403d08:	mov	x20, x0
  403d0c:	add	x1, x1, #0xce
  403d10:	mov	w0, #0x4                   	// #4
  403d14:	bl	40c360 <__fxstatat@plt+0x91b0>
  403d18:	mov	x3, x0
  403d1c:	mov	w0, #0x1                   	// #1
  403d20:	mov	w1, w19
  403d24:	mov	x2, x20
  403d28:	bl	402a00 <error@plt>
  403d2c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  403d30:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  403d34:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  403d38:	add	x0, x0, #0x1c9
  403d3c:	add	x1, x1, #0xdb5
  403d40:	add	x3, x3, #0x1df
  403d44:	mov	w2, #0xef                  	// #239
  403d48:	bl	403100 <__assert_fail@plt>
  403d4c:	sub	sp, sp, #0xe0
  403d50:	stp	x29, x30, [sp, #128]
  403d54:	stp	x28, x27, [sp, #144]
  403d58:	stp	x26, x25, [sp, #160]
  403d5c:	stp	x24, x23, [sp, #176]
  403d60:	stp	x22, x21, [sp, #192]
  403d64:	stp	x20, x19, [sp, #208]
  403d68:	ldr	x8, [x0]
  403d6c:	add	x29, sp, #0x80
  403d70:	cbz	x8, 404374 <__fxstatat@plt+0x11c4>
  403d74:	ldrb	w8, [x1, #8]
  403d78:	mov	w9, #0x258                 	// #600
  403d7c:	mov	x20, x1
  403d80:	mov	x2, xzr
  403d84:	cmp	w8, #0x0
  403d88:	mov	w8, #0x218                 	// #536
  403d8c:	csel	w1, w8, w9, eq  // eq = none
  403d90:	bl	40e5b8 <__fxstatat@plt+0xb408>
  403d94:	mov	x19, x0
  403d98:	bl	40f2a8 <__fxstatat@plt+0xc0f8>
  403d9c:	cbz	x0, 40437c <__fxstatat@plt+0x11cc>
  403da0:	adrp	x21, 413000 <__fxstatat@plt+0xfe50>
  403da4:	adrp	x26, 413000 <__fxstatat@plt+0xfe50>
  403da8:	mov	x25, x0
  403dac:	mov	w23, #0x2                   	// #2
  403db0:	add	x21, x21, #0x244
  403db4:	add	x26, x26, #0x2d9
  403db8:	mov	w27, #0x1                   	// #1
  403dbc:	mov	w28, #0x27                  	// #39
  403dc0:	ldrh	w8, [x25, #108]
  403dc4:	sub	w9, w8, #0x1
  403dc8:	cmp	w9, #0xc
  403dcc:	b.hi	404414 <__fxstatat@plt+0x1264>  // b.pmore
  403dd0:	adr	x10, 403de0 <__fxstatat@plt+0xc30>
  403dd4:	ldrh	w11, [x21, x9, lsl #1]
  403dd8:	add	x10, x10, x11, lsl #2
  403ddc:	br	x10
  403de0:	orr	w24, w8, #0x2
  403de4:	cmp	w24, #0x6
  403de8:	cset	w2, eq  // eq = none
  403dec:	mov	w4, #0x3                   	// #3
  403df0:	mov	x0, x19
  403df4:	mov	x1, x25
  403df8:	mov	x3, x20
  403dfc:	mov	x5, xzr
  403e00:	bl	404544 <__fxstatat@plt+0x1394>
  403e04:	mov	w22, w0
  403e08:	cmp	w0, #0x2
  403e0c:	b.ne	403e2c <__fxstatat@plt+0xc7c>  // b.any
  403e10:	cmp	w24, #0x6
  403e14:	cset	w3, eq  // eq = none
  403e18:	mov	x0, x19
  403e1c:	mov	x1, x25
  403e20:	mov	x2, x20
  403e24:	bl	4048b0 <__fxstatat@plt+0x1700>
  403e28:	mov	w22, w0
  403e2c:	sub	w8, w22, #0x2
  403e30:	cmp	w8, #0x2
  403e34:	b.cs	403e4c <__fxstatat@plt+0xc9c>  // b.hs, b.nlast
  403e38:	cmp	w23, #0x2
  403e3c:	b.ne	403f90 <__fxstatat@plt+0xde0>  // b.any
  403e40:	cmp	w22, #0x3
  403e44:	b.eq	403f8c <__fxstatat@plt+0xddc>  // b.none
  403e48:	b	403f90 <__fxstatat@plt+0xde0>
  403e4c:	cmp	w22, #0x4
  403e50:	b.eq	403f8c <__fxstatat@plt+0xddc>  // b.none
  403e54:	b	404464 <__fxstatat@plt+0x12b4>
  403e58:	ldrb	w8, [x20, #9]
  403e5c:	cbz	w8, 403fe8 <__fxstatat@plt+0xe38>
  403e60:	ldr	x8, [x25, #88]
  403e64:	cbz	x8, 404014 <__fxstatat@plt+0xe64>
  403e68:	mov	x5, sp
  403e6c:	mov	w2, #0x1                   	// #1
  403e70:	mov	w4, #0x2                   	// #2
  403e74:	mov	x0, x19
  403e78:	mov	x1, x25
  403e7c:	mov	x3, x20
  403e80:	bl	404544 <__fxstatat@plt+0x1394>
  403e84:	mov	w22, w0
  403e88:	cmp	w0, #0x2
  403e8c:	b.ne	403ecc <__fxstatat@plt+0xd1c>  // b.any
  403e90:	ldr	w8, [sp]
  403e94:	cmp	w8, #0x4
  403e98:	b.ne	403ecc <__fxstatat@plt+0xd1c>  // b.any
  403e9c:	mov	w3, #0x1                   	// #1
  403ea0:	mov	x0, x19
  403ea4:	mov	x1, x25
  403ea8:	mov	x2, x20
  403eac:	bl	4048b0 <__fxstatat@plt+0x1700>
  403eb0:	mov	w22, w0
  403eb4:	mov	w2, #0x4                   	// #4
  403eb8:	mov	x0, x19
  403ebc:	mov	x1, x25
  403ec0:	bl	4104d4 <__fxstatat@plt+0xd324>
  403ec4:	mov	x0, x19
  403ec8:	bl	40f2a8 <__fxstatat@plt+0xc0f8>
  403ecc:	cmp	w22, #0x2
  403ed0:	b.eq	403e2c <__fxstatat@plt+0xc7c>  // b.none
  403ed4:	ldr	x8, [x25, #8]
  403ed8:	ldr	x9, [x8, #88]
  403edc:	tbnz	x9, #63, 4040d4 <__fxstatat@plt+0xf24>
  403ee0:	ldr	x9, [x8, #32]
  403ee4:	cbnz	x9, 4040d4 <__fxstatat@plt+0xf24>
  403ee8:	str	x27, [x8, #32]
  403eec:	ldr	x8, [x8, #8]
  403ef0:	b	403ed8 <__fxstatat@plt+0xd28>
  403ef4:	ldr	w22, [x25, #64]
  403ef8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403efc:	mov	w2, #0x5                   	// #5
  403f00:	mov	x0, xzr
  403f04:	add	x1, x1, #0x4e4
  403f08:	bl	403060 <dcgettext@plt>
  403f0c:	ldr	x2, [x25, #56]
  403f10:	mov	x23, x0
  403f14:	mov	w1, #0x3                   	// #3
  403f18:	mov	w0, wzr
  403f1c:	bl	40c524 <__fxstatat@plt+0x9374>
  403f20:	mov	x3, x0
  403f24:	mov	w0, wzr
  403f28:	mov	w1, w22
  403f2c:	mov	x2, x23
  403f30:	b	403f6c <__fxstatat@plt+0xdbc>
  403f34:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  403f38:	mov	w2, #0x5                   	// #5
  403f3c:	mov	x0, xzr
  403f40:	add	x1, x1, #0x42a
  403f44:	bl	403060 <dcgettext@plt>
  403f48:	ldr	x2, [x25, #56]
  403f4c:	mov	x22, x0
  403f50:	mov	w1, #0x3                   	// #3
  403f54:	mov	w0, wzr
  403f58:	bl	40c524 <__fxstatat@plt+0x9374>
  403f5c:	mov	x3, x0
  403f60:	mov	w0, wzr
  403f64:	mov	w1, wzr
  403f68:	mov	x2, x22
  403f6c:	bl	402a00 <error@plt>
  403f70:	mov	w2, #0x4                   	// #4
  403f74:	mov	w22, #0x4                   	// #4
  403f78:	mov	x0, x19
  403f7c:	mov	x1, x25
  403f80:	bl	4104d4 <__fxstatat@plt+0xd324>
  403f84:	mov	x0, x19
  403f88:	bl	40f2a8 <__fxstatat@plt+0xc0f8>
  403f8c:	mov	w23, w22
  403f90:	mov	x0, x19
  403f94:	bl	40f2a8 <__fxstatat@plt+0xc0f8>
  403f98:	mov	x25, x0
  403f9c:	cbnz	x0, 403dc0 <__fxstatat@plt+0xc10>
  403fa0:	b	404380 <__fxstatat@plt+0x11d0>
  403fa4:	ldrb	w9, [x20, #8]
  403fa8:	cbz	w9, 403de0 <__fxstatat@plt+0xc30>
  403fac:	ldr	x9, [x25, #88]
  403fb0:	cmp	x9, #0x1
  403fb4:	b.lt	403de0 <__fxstatat@plt+0xc30>  // b.tstop
  403fb8:	ldr	x9, [x25, #120]
  403fbc:	ldr	x10, [x19, #24]
  403fc0:	cmp	x9, x10
  403fc4:	b.eq	403de0 <__fxstatat@plt+0xc30>  // b.none
  403fc8:	ldr	x8, [x25, #8]
  403fcc:	ldr	x9, [x8, #88]
  403fd0:	tbnz	x9, #63, 4040f0 <__fxstatat@plt+0xf40>
  403fd4:	ldr	x9, [x8, #32]
  403fd8:	cbnz	x9, 4040f0 <__fxstatat@plt+0xf40>
  403fdc:	str	x27, [x8, #32]
  403fe0:	ldr	x8, [x8, #8]
  403fe4:	b	403fcc <__fxstatat@plt+0xe1c>
  403fe8:	ldrb	w8, [x20, #10]
  403fec:	cbz	w8, 40425c <__fxstatat@plt+0x10ac>
  403ff0:	ldr	w0, [x19, #44]
  403ff4:	ldr	x1, [x25, #48]
  403ff8:	bl	404484 <__fxstatat@plt+0x12d4>
  403ffc:	tbnz	w0, #0, 403e60 <__fxstatat@plt+0xcb0>
  404000:	ldrb	w8, [x20, #10]
  404004:	cmp	w8, #0x0
  404008:	mov	w8, #0x15                  	// #21
  40400c:	csel	w22, w8, w28, eq  // eq = none
  404010:	b	404260 <__fxstatat@plt+0x10b0>
  404014:	ldr	x22, [x25, #48]
  404018:	mov	x0, x22
  40401c:	bl	409adc <__fxstatat@plt+0x692c>
  404020:	ldrb	w8, [x0]
  404024:	cmp	w8, #0x2e
  404028:	b.ne	404130 <__fxstatat@plt+0xf80>  // b.any
  40402c:	ldrb	w8, [x0, #1]
  404030:	cmp	w8, #0x2e
  404034:	cinc	x8, x27, eq  // eq = none
  404038:	ldrb	w8, [x0, x8]
  40403c:	cmp	w8, #0x2f
  404040:	b.eq	404048 <__fxstatat@plt+0xe98>  // b.none
  404044:	cbnz	w8, 404130 <__fxstatat@plt+0xf80>
  404048:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40404c:	mov	w2, #0x5                   	// #5
  404050:	mov	x0, xzr
  404054:	add	x1, x1, #0x2ea
  404058:	bl	403060 <dcgettext@plt>
  40405c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  404060:	mov	x23, x0
  404064:	mov	w1, #0x4                   	// #4
  404068:	mov	w0, wzr
  40406c:	add	x2, x2, #0x31e
  404070:	mov	w22, #0x4                   	// #4
  404074:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404078:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40407c:	mov	x24, x0
  404080:	mov	w0, #0x1                   	// #1
  404084:	mov	w1, #0x4                   	// #4
  404088:	add	x2, x2, #0x31d
  40408c:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404090:	ldr	x2, [x25, #56]
  404094:	mov	x28, x26
  404098:	mov	x26, x0
  40409c:	mov	w0, #0x2                   	// #2
  4040a0:	mov	w1, #0x4                   	// #4
  4040a4:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4040a8:	mov	x5, x0
  4040ac:	mov	w0, wzr
  4040b0:	mov	w1, wzr
  4040b4:	mov	x2, x23
  4040b8:	mov	x3, x24
  4040bc:	mov	x4, x26
  4040c0:	mov	x26, x28
  4040c4:	mov	w28, #0x27                  	// #39
  4040c8:	bl	402a00 <error@plt>
  4040cc:	mov	w2, #0x4                   	// #4
  4040d0:	b	403f78 <__fxstatat@plt+0xdc8>
  4040d4:	mov	w2, #0x4                   	// #4
  4040d8:	mov	x0, x19
  4040dc:	mov	x1, x25
  4040e0:	bl	4104d4 <__fxstatat@plt+0xd324>
  4040e4:	mov	x0, x19
  4040e8:	bl	40f2a8 <__fxstatat@plt+0xc0f8>
  4040ec:	b	403e2c <__fxstatat@plt+0xc7c>
  4040f0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4040f4:	mov	w2, #0x5                   	// #5
  4040f8:	mov	x0, xzr
  4040fc:	add	x1, x1, #0x3d7
  404100:	bl	403060 <dcgettext@plt>
  404104:	ldr	x1, [x25, #56]
  404108:	mov	x23, x0
  40410c:	mov	w0, #0x4                   	// #4
  404110:	mov	w22, #0x4                   	// #4
  404114:	bl	40c360 <__fxstatat@plt+0x91b0>
  404118:	mov	x3, x0
  40411c:	mov	w0, wzr
  404120:	mov	w1, wzr
  404124:	mov	x2, x23
  404128:	bl	402a00 <error@plt>
  40412c:	b	403f8c <__fxstatat@plt+0xddc>
  404130:	ldr	x8, [x20, #16]
  404134:	cbz	x8, 4041c8 <__fxstatat@plt+0x1018>
  404138:	ldr	x9, [x25, #128]
  40413c:	ldr	x10, [x8]
  404140:	cmp	x9, x10
  404144:	b.ne	4041c8 <__fxstatat@plt+0x1018>  // b.any
  404148:	ldr	x9, [x25, #120]
  40414c:	ldr	x8, [x8, #8]
  404150:	cmp	x9, x8
  404154:	b.ne	4041c8 <__fxstatat@plt+0x1018>  // b.any
  404158:	ldr	x0, [x25, #56]
  40415c:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  404160:	add	x1, x1, #0xce
  404164:	bl	402e70 <strcmp@plt>
  404168:	mov	w2, #0x5                   	// #5
  40416c:	cbz	w0, 404318 <__fxstatat@plt+0x1168>
  404170:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404174:	mov	x0, xzr
  404178:	add	x1, x1, #0x34d
  40417c:	bl	403060 <dcgettext@plt>
  404180:	ldr	x2, [x25, #56]
  404184:	mov	x22, x0
  404188:	mov	w1, #0x4                   	// #4
  40418c:	mov	w0, wzr
  404190:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404194:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  404198:	mov	x23, x0
  40419c:	mov	w0, #0x1                   	// #1
  4041a0:	mov	w1, #0x4                   	// #4
  4041a4:	add	x2, x2, #0xce
  4041a8:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4041ac:	mov	x4, x0
  4041b0:	mov	w0, wzr
  4041b4:	mov	w1, wzr
  4041b8:	mov	x2, x22
  4041bc:	mov	x3, x23
  4041c0:	bl	402a00 <error@plt>
  4041c4:	b	40434c <__fxstatat@plt+0x119c>
  4041c8:	ldrb	w8, [x20, #24]
  4041cc:	cbz	w8, 403e68 <__fxstatat@plt+0xcb8>
  4041d0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4041d4:	mov	x0, x22
  4041d8:	add	x1, x1, #0x31d
  4041dc:	mov	x2, xzr
  4041e0:	bl	409f1c <__fxstatat@plt+0x6d6c>
  4041e4:	mov	x22, x0
  4041e8:	cbz	x0, 4041fc <__fxstatat@plt+0x104c>
  4041ec:	mov	x1, sp
  4041f0:	mov	x0, x22
  4041f4:	bl	4123c0 <__fxstatat@plt+0xf210>
  4041f8:	cbz	w0, 4042b4 <__fxstatat@plt+0x1104>
  4041fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404200:	mov	w2, #0x5                   	// #5
  404204:	mov	x0, xzr
  404208:	add	x1, x1, #0x3b8
  40420c:	bl	403060 <dcgettext@plt>
  404210:	mov	x23, x0
  404214:	mov	w1, #0x4                   	// #4
  404218:	mov	w0, wzr
  40421c:	mov	x2, x22
  404220:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404224:	ldr	x2, [x25, #48]
  404228:	mov	x24, x0
  40422c:	mov	w0, #0x1                   	// #1
  404230:	mov	w1, #0x4                   	// #4
  404234:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404238:	mov	x4, x0
  40423c:	mov	w0, wzr
  404240:	mov	w1, wzr
  404244:	mov	x2, x23
  404248:	mov	x3, x24
  40424c:	bl	402a00 <error@plt>
  404250:	mov	x0, x22
  404254:	bl	402ef0 <free@plt>
  404258:	b	403f70 <__fxstatat@plt+0xdc0>
  40425c:	mov	w22, #0x15                  	// #21
  404260:	mov	w2, #0x5                   	// #5
  404264:	mov	x0, xzr
  404268:	mov	x1, x26
  40426c:	bl	403060 <dcgettext@plt>
  404270:	ldr	x1, [x25, #56]
  404274:	mov	x23, x0
  404278:	mov	w0, #0x4                   	// #4
  40427c:	bl	40c360 <__fxstatat@plt+0x91b0>
  404280:	mov	x3, x0
  404284:	mov	w0, wzr
  404288:	mov	w1, w22
  40428c:	mov	x2, x23
  404290:	bl	402a00 <error@plt>
  404294:	ldr	x8, [x25, #8]
  404298:	ldr	x9, [x8, #88]
  40429c:	tbnz	x9, #63, 403f70 <__fxstatat@plt+0xdc0>
  4042a0:	ldr	x9, [x8, #32]
  4042a4:	cbnz	x9, 403f70 <__fxstatat@plt+0xdc0>
  4042a8:	str	x27, [x8, #32]
  4042ac:	ldr	x8, [x8, #8]
  4042b0:	b	404298 <__fxstatat@plt+0x10e8>
  4042b4:	mov	x0, x22
  4042b8:	bl	402ef0 <free@plt>
  4042bc:	ldr	x8, [x19, #24]
  4042c0:	ldr	x9, [sp]
  4042c4:	cmp	x8, x9
  4042c8:	b.eq	403e68 <__fxstatat@plt+0xcb8>  // b.none
  4042cc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4042d0:	mov	w2, #0x5                   	// #5
  4042d4:	mov	x0, xzr
  4042d8:	add	x1, x1, #0x3d7
  4042dc:	bl	403060 <dcgettext@plt>
  4042e0:	ldr	x1, [x25, #56]
  4042e4:	mov	x22, x0
  4042e8:	mov	w0, #0x4                   	// #4
  4042ec:	bl	40c360 <__fxstatat@plt+0x91b0>
  4042f0:	mov	x3, x0
  4042f4:	mov	w0, wzr
  4042f8:	mov	w1, wzr
  4042fc:	mov	x2, x22
  404300:	bl	402a00 <error@plt>
  404304:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404308:	mov	w2, #0x5                   	// #5
  40430c:	mov	x0, xzr
  404310:	add	x1, x1, #0x405
  404314:	b	40435c <__fxstatat@plt+0x11ac>
  404318:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40431c:	mov	x0, xzr
  404320:	add	x1, x1, #0x320
  404324:	bl	403060 <dcgettext@plt>
  404328:	ldr	x1, [x25, #56]
  40432c:	mov	x22, x0
  404330:	mov	w0, #0x4                   	// #4
  404334:	bl	40c360 <__fxstatat@plt+0x91b0>
  404338:	mov	x3, x0
  40433c:	mov	w0, wzr
  404340:	mov	w1, wzr
  404344:	mov	x2, x22
  404348:	bl	402a00 <error@plt>
  40434c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404350:	mov	w2, #0x5                   	// #5
  404354:	mov	x0, xzr
  404358:	add	x1, x1, #0x387
  40435c:	bl	403060 <dcgettext@plt>
  404360:	mov	x2, x0
  404364:	mov	w0, wzr
  404368:	mov	w1, wzr
  40436c:	bl	402a00 <error@plt>
  404370:	b	403f70 <__fxstatat@plt+0xdc0>
  404374:	mov	w23, #0x2                   	// #2
  404378:	b	4043f0 <__fxstatat@plt+0x1240>
  40437c:	mov	w23, #0x2                   	// #2
  404380:	bl	403110 <__errno_location@plt>
  404384:	ldr	w21, [x0]
  404388:	mov	x20, x0
  40438c:	cbz	w21, 4043b8 <__fxstatat@plt+0x1208>
  404390:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404394:	add	x1, x1, #0x25e
  404398:	mov	w2, #0x5                   	// #5
  40439c:	mov	x0, xzr
  4043a0:	bl	403060 <dcgettext@plt>
  4043a4:	mov	x2, x0
  4043a8:	mov	w0, wzr
  4043ac:	mov	w1, w21
  4043b0:	bl	402a00 <error@plt>
  4043b4:	mov	w23, #0x4                   	// #4
  4043b8:	mov	x0, x19
  4043bc:	bl	40f13c <__fxstatat@plt+0xbf8c>
  4043c0:	cbz	w0, 4043f0 <__fxstatat@plt+0x1240>
  4043c4:	ldr	w19, [x20]
  4043c8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4043cc:	add	x1, x1, #0x2c8
  4043d0:	mov	w2, #0x5                   	// #5
  4043d4:	mov	x0, xzr
  4043d8:	bl	403060 <dcgettext@plt>
  4043dc:	mov	x2, x0
  4043e0:	mov	w0, wzr
  4043e4:	mov	w1, w19
  4043e8:	bl	402a00 <error@plt>
  4043ec:	mov	w23, #0x4                   	// #4
  4043f0:	mov	w0, w23
  4043f4:	ldp	x20, x19, [sp, #208]
  4043f8:	ldp	x22, x21, [sp, #192]
  4043fc:	ldp	x24, x23, [sp, #176]
  404400:	ldp	x26, x25, [sp, #160]
  404404:	ldp	x28, x27, [sp, #144]
  404408:	ldp	x29, x30, [sp, #128]
  40440c:	add	sp, sp, #0xe0
  404410:	ret
  404414:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404418:	add	x1, x1, #0x4f9
  40441c:	mov	w2, #0x5                   	// #5
  404420:	mov	x0, xzr
  404424:	bl	403060 <dcgettext@plt>
  404428:	ldr	x2, [x25, #56]
  40442c:	ldrh	w19, [x25, #108]
  404430:	mov	x20, x0
  404434:	mov	w1, #0x3                   	// #3
  404438:	mov	w0, wzr
  40443c:	bl	40c524 <__fxstatat@plt+0x9374>
  404440:	adrp	x5, 413000 <__fxstatat@plt+0xfe50>
  404444:	mov	x4, x0
  404448:	add	x5, x5, #0x531
  40444c:	mov	w0, wzr
  404450:	mov	w1, wzr
  404454:	mov	x2, x20
  404458:	mov	w3, w19
  40445c:	bl	402a00 <error@plt>
  404460:	bl	402dd0 <abort@plt>
  404464:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  404468:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40446c:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  404470:	add	x0, x0, #0x26e
  404474:	add	x1, x1, #0x27f
  404478:	add	x3, x3, #0x28c
  40447c:	mov	w2, #0x261                 	// #609
  404480:	bl	403100 <__assert_fail@plt>
  404484:	stp	x29, x30, [sp, #-48]!
  404488:	mov	w2, #0xc900                	// #51456
  40448c:	str	x21, [sp, #16]
  404490:	stp	x20, x19, [sp, #32]
  404494:	mov	x29, sp
  404498:	bl	4030f0 <openat@plt>
  40449c:	tbnz	w0, #31, 404530 <__fxstatat@plt+0x1380>
  4044a0:	mov	w20, w0
  4044a4:	bl	402db0 <fdopendir@plt>
  4044a8:	cbz	x0, 40451c <__fxstatat@plt+0x136c>
  4044ac:	mov	x19, x0
  4044b0:	bl	403110 <__errno_location@plt>
  4044b4:	mov	x20, x0
  4044b8:	str	wzr, [x0]
  4044bc:	mov	x0, x19
  4044c0:	bl	402d10 <readdir@plt>
  4044c4:	cbz	x0, 404504 <__fxstatat@plt+0x1354>
  4044c8:	mov	w21, #0x1                   	// #1
  4044cc:	ldrb	w8, [x0, #19]
  4044d0:	cmp	w8, #0x2e
  4044d4:	b.ne	404528 <__fxstatat@plt+0x1378>  // b.any
  4044d8:	ldrb	w8, [x0, #20]
  4044dc:	cmp	w8, #0x2e
  4044e0:	cinc	x8, x21, eq  // eq = none
  4044e4:	add	x8, x0, x8
  4044e8:	ldrb	w8, [x8, #19]
  4044ec:	cmp	w8, #0x2f
  4044f0:	b.eq	4044f8 <__fxstatat@plt+0x1348>  // b.none
  4044f4:	cbnz	w8, 404528 <__fxstatat@plt+0x1378>
  4044f8:	mov	x0, x19
  4044fc:	bl	402d10 <readdir@plt>
  404500:	cbnz	x0, 4044cc <__fxstatat@plt+0x131c>
  404504:	ldr	w20, [x20]
  404508:	mov	x0, x19
  40450c:	bl	402d70 <closedir@plt>
  404510:	cmp	w20, #0x0
  404514:	cset	w0, eq  // eq = none
  404518:	b	404534 <__fxstatat@plt+0x1384>
  40451c:	mov	w0, w20
  404520:	bl	402d80 <close@plt>
  404524:	b	404530 <__fxstatat@plt+0x1380>
  404528:	mov	x0, x19
  40452c:	bl	402d70 <closedir@plt>
  404530:	mov	w0, wzr
  404534:	ldp	x20, x19, [sp, #32]
  404538:	ldr	x21, [sp, #16]
  40453c:	ldp	x29, x30, [sp], #48
  404540:	ret
  404544:	sub	sp, sp, #0xe0
  404548:	stp	x29, x30, [sp, #128]
  40454c:	stp	x28, x27, [sp, #144]
  404550:	stp	x26, x25, [sp, #160]
  404554:	stp	x24, x23, [sp, #176]
  404558:	stp	x22, x21, [sp, #192]
  40455c:	stp	x20, x19, [sp, #208]
  404560:	ldr	w19, [x0, #44]
  404564:	ldp	x20, x21, [x1, #48]
  404568:	mov	w22, w4
  40456c:	mov	x24, x3
  404570:	mov	x26, x1
  404574:	mov	w25, w2
  404578:	add	x29, sp, #0x80
  40457c:	cbz	x5, 4045bc <__fxstatat@plt+0x140c>
  404580:	mov	w8, #0x2                   	// #2
  404584:	tst	w25, #0x1
  404588:	mov	w9, #0x4                   	// #4
  40458c:	mov	w0, w19
  404590:	mov	x1, x20
  404594:	mov	x27, x5
  404598:	str	w8, [x5]
  40459c:	csel	w28, w9, wzr, ne  // ne = any
  4045a0:	bl	404484 <__fxstatat@plt+0x12d4>
  4045a4:	tst	w0, #0x1
  4045a8:	mov	w8, #0x3                   	// #3
  4045ac:	mov	w23, w0
  4045b0:	cinc	w8, w8, ne  // ne = any
  4045b4:	str	w8, [x27]
  4045b8:	b	4045cc <__fxstatat@plt+0x141c>
  4045bc:	tst	w25, #0x1
  4045c0:	mov	w8, #0x4                   	// #4
  4045c4:	mov	w23, wzr
  4045c8:	csel	w28, w8, wzr, ne  // ne = any
  4045cc:	mov	x8, #0xffffffffffffffff    	// #-1
  4045d0:	str	x8, [sp, #48]
  4045d4:	ldr	x8, [x26, #32]
  4045d8:	cbz	x8, 4045e4 <__fxstatat@plt+0x1434>
  4045dc:	mov	w19, #0x3                   	// #3
  4045e0:	b	40488c <__fxstatat@plt+0x16dc>
  4045e4:	ldr	w8, [x24, #4]
  4045e8:	cmp	w8, #0x5
  4045ec:	b.eq	404888 <__fxstatat@plt+0x16d8>  // b.none
  4045f0:	ldrb	w9, [x24]
  4045f4:	cbz	w9, 404600 <__fxstatat@plt+0x1450>
  4045f8:	mov	w26, wzr
  4045fc:	b	404624 <__fxstatat@plt+0x1474>
  404600:	cmp	w8, #0x3
  404604:	b.eq	404610 <__fxstatat@plt+0x1460>  // b.none
  404608:	ldrb	w9, [x24, #25]
  40460c:	cbz	w9, 4045f8 <__fxstatat@plt+0x1448>
  404610:	bl	40e2bc <__fxstatat@plt+0xb10c>
  404614:	tbz	w0, #0, 404638 <__fxstatat@plt+0x1488>
  404618:	bl	403110 <__errno_location@plt>
  40461c:	ldr	w26, [x0]
  404620:	ldr	w8, [x24, #4]
  404624:	cmp	w8, #0x3
  404628:	b.ne	404888 <__fxstatat@plt+0x16d8>  // b.any
  40462c:	mov	w27, wzr
  404630:	tbz	w27, #31, 40465c <__fxstatat@plt+0x14ac>
  404634:	b	404680 <__fxstatat@plt+0x14d0>
  404638:	mov	x2, sp
  40463c:	mov	w0, w19
  404640:	mov	x1, x20
  404644:	bl	404a90 <__fxstatat@plt+0x18e0>
  404648:	cbz	w0, 40471c <__fxstatat@plt+0x156c>
  40464c:	mov	w27, #0xffffffff            	// #-1
  404650:	bl	403110 <__errno_location@plt>
  404654:	ldr	w26, [x0]
  404658:	tbnz	w27, #31, 404680 <__fxstatat@plt+0x14d0>
  40465c:	tbnz	w25, #0, 404680 <__fxstatat@plt+0x14d0>
  404660:	mov	x2, sp
  404664:	mov	w0, w19
  404668:	mov	x1, x20
  40466c:	bl	404a90 <__fxstatat@plt+0x18e0>
  404670:	cbz	w0, 40468c <__fxstatat@plt+0x14dc>
  404674:	bl	403110 <__errno_location@plt>
  404678:	ldr	w26, [x0]
  40467c:	b	4046dc <__fxstatat@plt+0x152c>
  404680:	tbnz	w27, #31, 4046dc <__fxstatat@plt+0x152c>
  404684:	tbnz	w25, #0, 4046b8 <__fxstatat@plt+0x1508>
  404688:	b	404760 <__fxstatat@plt+0x15b0>
  40468c:	ldr	w8, [sp, #16]
  404690:	and	w8, w8, #0xf000
  404694:	cmp	w8, #0x4, lsl #12
  404698:	b.eq	4046b8 <__fxstatat@plt+0x1508>  // b.none
  40469c:	cmp	w8, #0xa, lsl #12
  4046a0:	b.ne	40475c <__fxstatat@plt+0x15ac>  // b.any
  4046a4:	ldr	w8, [x24, #4]
  4046a8:	cmp	w8, #0x3
  4046ac:	b.ne	404888 <__fxstatat@plt+0x16d8>  // b.any
  4046b0:	mov	w28, #0xa                   	// #10
  4046b4:	b	404760 <__fxstatat@plt+0x15b0>
  4046b8:	ldrb	w8, [x24, #9]
  4046bc:	cbnz	w8, 4046d4 <__fxstatat@plt+0x1524>
  4046c0:	ldrb	w8, [x24, #10]
  4046c4:	mov	w26, #0x15                  	// #21
  4046c8:	cbz	w8, 4046dc <__fxstatat@plt+0x152c>
  4046cc:	eor	w8, w23, #0x1
  4046d0:	tbnz	w8, #0, 4046dc <__fxstatat@plt+0x152c>
  4046d4:	mov	w28, #0x4                   	// #4
  4046d8:	b	404760 <__fxstatat@plt+0x15b0>
  4046dc:	mov	w0, #0x4                   	// #4
  4046e0:	mov	x1, x21
  4046e4:	mov	w19, #0x4                   	// #4
  4046e8:	bl	40c360 <__fxstatat@plt+0x91b0>
  4046ec:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4046f0:	mov	x20, x0
  4046f4:	add	x1, x1, #0x2d9
  4046f8:	mov	w2, #0x5                   	// #5
  4046fc:	mov	x0, xzr
  404700:	bl	403060 <dcgettext@plt>
  404704:	mov	x2, x0
  404708:	mov	w0, wzr
  40470c:	mov	w1, w26
  404710:	mov	x3, x20
  404714:	bl	402a00 <error@plt>
  404718:	b	40488c <__fxstatat@plt+0x16dc>
  40471c:	ldr	w8, [sp, #16]
  404720:	and	w8, w8, #0xf000
  404724:	cmp	w8, #0xa, lsl #12
  404728:	b.eq	404618 <__fxstatat@plt+0x1468>  // b.none
  40472c:	mov	w2, #0x2                   	// #2
  404730:	mov	w3, #0x200                 	// #512
  404734:	mov	w0, w19
  404738:	mov	x1, x20
  40473c:	bl	4030e0 <faccessat@plt>
  404740:	cbz	w0, 404618 <__fxstatat@plt+0x1468>
  404744:	bl	403110 <__errno_location@plt>
  404748:	ldr	w8, [x0]
  40474c:	cmp	w8, #0xd
  404750:	mov	w8, #0x1                   	// #1
  404754:	cneg	w27, w8, ne  // ne = any
  404758:	b	404654 <__fxstatat@plt+0x14a4>
  40475c:	mov	w28, wzr
  404760:	mov	w0, #0x4                   	// #4
  404764:	mov	x1, x21
  404768:	bl	40c360 <__fxstatat@plt+0x91b0>
  40476c:	cmp	w28, #0x4
  404770:	cset	w8, ne  // ne = any
  404774:	cmp	w22, #0x2
  404778:	cset	w9, ne  // ne = any
  40477c:	orr	w8, w9, w8
  404780:	orr	w8, w23, w8
  404784:	mov	x21, x0
  404788:	tbz	w8, #0, 4047d8 <__fxstatat@plt+0x1628>
  40478c:	mov	x2, sp
  404790:	mov	w0, w19
  404794:	mov	x1, x20
  404798:	bl	404a90 <__fxstatat@plt+0x18e0>
  40479c:	cbz	w0, 404824 <__fxstatat@plt+0x1674>
  4047a0:	bl	403110 <__errno_location@plt>
  4047a4:	ldr	w19, [x0]
  4047a8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4047ac:	add	x1, x1, #0x2d9
  4047b0:	mov	w2, #0x5                   	// #5
  4047b4:	mov	x0, xzr
  4047b8:	bl	403060 <dcgettext@plt>
  4047bc:	mov	x2, x0
  4047c0:	mov	w0, wzr
  4047c4:	mov	w1, w19
  4047c8:	mov	x3, x21
  4047cc:	bl	402a00 <error@plt>
  4047d0:	mov	w19, #0x4                   	// #4
  4047d4:	b	40488c <__fxstatat@plt+0x16dc>
  4047d8:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4047dc:	ldr	x19, [x8, #1200]
  4047e0:	adrp	x8, 413000 <__fxstatat@plt+0xfe50>
  4047e4:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  4047e8:	add	x8, x8, #0x547
  4047ec:	add	x9, x9, #0x577
  4047f0:	cmp	w27, #0x0
  4047f4:	csel	x1, x9, x8, eq  // eq = none
  4047f8:	mov	w2, #0x5                   	// #5
  4047fc:	mov	x0, xzr
  404800:	bl	403060 <dcgettext@plt>
  404804:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  404808:	ldr	x3, [x8, #2376]
  40480c:	mov	x2, x0
  404810:	mov	w1, #0x1                   	// #1
  404814:	mov	x0, x19
  404818:	mov	x4, x21
  40481c:	bl	402e60 <__fprintf_chk@plt>
  404820:	b	404880 <__fxstatat@plt+0x16d0>
  404824:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  404828:	ldr	x19, [x8, #1200]
  40482c:	adrp	x8, 413000 <__fxstatat@plt+0xfe50>
  404830:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  404834:	add	x8, x8, #0x597
  404838:	add	x9, x9, #0x5ba
  40483c:	cmp	w27, #0x0
  404840:	csel	x1, x9, x8, eq  // eq = none
  404844:	mov	w2, #0x5                   	// #5
  404848:	mov	x0, xzr
  40484c:	bl	403060 <dcgettext@plt>
  404850:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  404854:	ldr	x20, [x8, #2376]
  404858:	mov	x22, x0
  40485c:	mov	x0, sp
  404860:	bl	409d48 <__fxstatat@plt+0x6b98>
  404864:	mov	x4, x0
  404868:	mov	w1, #0x1                   	// #1
  40486c:	mov	x0, x19
  404870:	mov	x2, x22
  404874:	mov	x3, x20
  404878:	mov	x5, x21
  40487c:	bl	402e60 <__fprintf_chk@plt>
  404880:	bl	40e7f8 <__fxstatat@plt+0xb648>
  404884:	tbz	w0, #0, 4045dc <__fxstatat@plt+0x142c>
  404888:	mov	w19, #0x2                   	// #2
  40488c:	mov	w0, w19
  404890:	ldp	x20, x19, [sp, #208]
  404894:	ldp	x22, x21, [sp, #192]
  404898:	ldp	x24, x23, [sp, #176]
  40489c:	ldp	x26, x25, [sp, #160]
  4048a0:	ldp	x28, x27, [sp, #144]
  4048a4:	ldp	x29, x30, [sp, #128]
  4048a8:	add	sp, sp, #0xe0
  4048ac:	ret
  4048b0:	sub	sp, sp, #0xc0
  4048b4:	stp	x29, x30, [sp, #128]
  4048b8:	stp	x22, x21, [sp, #160]
  4048bc:	stp	x20, x19, [sp, #176]
  4048c0:	str	x23, [sp, #144]
  4048c4:	mov	x19, x1
  4048c8:	mov	x23, x0
  4048cc:	ldr	w0, [x0, #44]
  4048d0:	ldr	x1, [x1, #48]
  4048d4:	tst	w3, #0x1
  4048d8:	mov	w8, #0x200                 	// #512
  4048dc:	mov	x22, x2
  4048e0:	csel	w2, w8, wzr, ne  // ne = any
  4048e4:	add	x29, sp, #0x80
  4048e8:	mov	w20, w3
  4048ec:	bl	402ac0 <unlinkat@plt>
  4048f0:	cbz	w0, 404a24 <__fxstatat@plt+0x1874>
  4048f4:	bl	403110 <__errno_location@plt>
  4048f8:	ldr	w20, [x0]
  4048fc:	mov	x21, x0
  404900:	cmp	w20, #0x1e
  404904:	b.ne	404938 <__fxstatat@plt+0x1788>  // b.any
  404908:	ldr	w0, [x23, #44]
  40490c:	ldr	x1, [x19, #48]
  404910:	mov	x2, sp
  404914:	mov	w3, #0x100                 	// #256
  404918:	bl	4123d0 <__fxstatat@plt+0xf220>
  40491c:	cbz	w0, 40492c <__fxstatat@plt+0x177c>
  404920:	ldr	w8, [x21]
  404924:	cmp	w8, #0x2
  404928:	b.eq	404934 <__fxstatat@plt+0x1784>  // b.none
  40492c:	mov	w8, #0x1e                  	// #30
  404930:	str	w8, [x21]
  404934:	ldr	w20, [x21]
  404938:	ldrb	w8, [x22]
  40493c:	cbz	w8, 40496c <__fxstatat@plt+0x17bc>
  404940:	cmp	w20, #0x16
  404944:	mov	w22, #0x2                   	// #2
  404948:	b.hi	404964 <__fxstatat@plt+0x17b4>  // b.pmore
  40494c:	mov	w8, #0x1                   	// #1
  404950:	mov	w9, #0x4                   	// #4
  404954:	lsl	w8, w8, w20
  404958:	movk	w9, #0x50, lsl #16
  40495c:	tst	w8, w9
  404960:	b.ne	404a74 <__fxstatat@plt+0x18c4>  // b.any
  404964:	cmp	w20, #0x54
  404968:	b.eq	404a74 <__fxstatat@plt+0x18c4>  // b.none
  40496c:	ldrh	w8, [x19, #108]
  404970:	cmp	w8, #0x4
  404974:	b.ne	4049b8 <__fxstatat@plt+0x1808>  // b.any
  404978:	cmp	w20, #0x27
  40497c:	b.hi	4049b8 <__fxstatat@plt+0x1808>  // b.pmore
  404980:	mov	w8, w20
  404984:	mov	w9, #0x1                   	// #1
  404988:	lsl	x8, x9, x8
  40498c:	mov	x9, #0x320000              	// #3276800
  404990:	movk	x9, #0x80, lsl #32
  404994:	tst	x8, x9
  404998:	b.eq	4049b8 <__fxstatat@plt+0x1808>  // b.none
  40499c:	ldr	w8, [x19, #64]
  4049a0:	cmp	w8, #0xd
  4049a4:	b.eq	4049b0 <__fxstatat@plt+0x1800>  // b.none
  4049a8:	cmp	w8, #0x1
  4049ac:	b.ne	4049b8 <__fxstatat@plt+0x1808>  // b.any
  4049b0:	mov	w20, w8
  4049b4:	str	w8, [x21]
  4049b8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4049bc:	add	x1, x1, #0x2d9
  4049c0:	mov	w2, #0x5                   	// #5
  4049c4:	mov	x0, xzr
  4049c8:	bl	403060 <dcgettext@plt>
  4049cc:	ldr	x1, [x19, #56]
  4049d0:	mov	x21, x0
  4049d4:	mov	w0, #0x4                   	// #4
  4049d8:	mov	w22, #0x4                   	// #4
  4049dc:	bl	40c360 <__fxstatat@plt+0x91b0>
  4049e0:	mov	x3, x0
  4049e4:	mov	w0, wzr
  4049e8:	mov	w1, w20
  4049ec:	mov	x2, x21
  4049f0:	bl	402a00 <error@plt>
  4049f4:	ldr	x8, [x19, #8]
  4049f8:	ldr	x9, [x8, #88]
  4049fc:	tbnz	x9, #63, 404a74 <__fxstatat@plt+0x18c4>
  404a00:	mov	w9, #0x1                   	// #1
  404a04:	ldr	x10, [x8, #32]
  404a08:	cbnz	x10, 404a1c <__fxstatat@plt+0x186c>
  404a0c:	str	x9, [x8, #32]
  404a10:	ldr	x8, [x8, #8]
  404a14:	ldr	x10, [x8, #88]
  404a18:	tbz	x10, #63, 404a04 <__fxstatat@plt+0x1854>
  404a1c:	mov	w22, #0x4                   	// #4
  404a20:	b	404a74 <__fxstatat@plt+0x18c4>
  404a24:	ldrb	w8, [x22, #26]
  404a28:	cbz	w8, 404a70 <__fxstatat@plt+0x18c0>
  404a2c:	adrp	x8, 413000 <__fxstatat@plt+0xfe50>
  404a30:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  404a34:	add	x8, x8, #0x5e3
  404a38:	add	x9, x9, #0x5cd
  404a3c:	tst	w20, #0x1
  404a40:	csel	x1, x9, x8, ne  // ne = any
  404a44:	mov	w2, #0x5                   	// #5
  404a48:	mov	x0, xzr
  404a4c:	bl	403060 <dcgettext@plt>
  404a50:	ldr	x1, [x19, #56]
  404a54:	mov	x19, x0
  404a58:	mov	w0, #0x4                   	// #4
  404a5c:	bl	40c360 <__fxstatat@plt+0x91b0>
  404a60:	mov	x2, x0
  404a64:	mov	w0, #0x1                   	// #1
  404a68:	mov	x1, x19
  404a6c:	bl	402c70 <__printf_chk@plt>
  404a70:	mov	w22, #0x2                   	// #2
  404a74:	mov	w0, w22
  404a78:	ldp	x20, x19, [sp, #176]
  404a7c:	ldp	x22, x21, [sp, #160]
  404a80:	ldr	x23, [sp, #144]
  404a84:	ldp	x29, x30, [sp, #128]
  404a88:	add	sp, sp, #0xc0
  404a8c:	ret
  404a90:	stp	x29, x30, [sp, #-32]!
  404a94:	ldr	x8, [x2, #48]
  404a98:	str	x19, [sp, #16]
  404a9c:	mov	x19, x2
  404aa0:	mov	x29, sp
  404aa4:	cmn	x8, #0x1
  404aa8:	b.eq	404ab8 <__fxstatat@plt+0x1908>  // b.none
  404aac:	tbnz	x8, #63, 404ae8 <__fxstatat@plt+0x1938>
  404ab0:	mov	w0, wzr
  404ab4:	b	404af8 <__fxstatat@plt+0x1948>
  404ab8:	mov	w3, #0x100                 	// #256
  404abc:	mov	x2, x19
  404ac0:	bl	4123d0 <__fxstatat@plt+0xf220>
  404ac4:	cbz	w0, 404ae0 <__fxstatat@plt+0x1930>
  404ac8:	mov	x8, #0xfffffffffffffffe    	// #-2
  404acc:	str	x8, [x19, #48]
  404ad0:	bl	403110 <__errno_location@plt>
  404ad4:	ldrsw	x8, [x0]
  404ad8:	str	x8, [x19, #8]
  404adc:	b	404ae8 <__fxstatat@plt+0x1938>
  404ae0:	ldr	x8, [x19, #48]
  404ae4:	tbz	x8, #63, 404ab0 <__fxstatat@plt+0x1900>
  404ae8:	ldr	x19, [x19, #8]
  404aec:	bl	403110 <__errno_location@plt>
  404af0:	str	w19, [x0]
  404af4:	mov	w0, #0xffffffff            	// #-1
  404af8:	ldr	x19, [sp, #16]
  404afc:	ldp	x29, x30, [sp], #32
  404b00:	ret
  404b04:	stp	x29, x30, [sp, #-48]!
  404b08:	stp	x20, x19, [sp, #32]
  404b0c:	ldrb	w8, [x4, #37]
  404b10:	mov	x19, x4
  404b14:	str	x21, [sp, #16]
  404b18:	mov	x29, sp
  404b1c:	cbz	w8, 404b88 <__fxstatat@plt+0x19d8>
  404b20:	ldrb	w8, [x19, #35]
  404b24:	mov	x20, x0
  404b28:	cbz	w8, 404b34 <__fxstatat@plt+0x1984>
  404b2c:	ldrb	w8, [x19, #38]
  404b30:	cbz	w8, 404b98 <__fxstatat@plt+0x19e8>
  404b34:	bl	403110 <__errno_location@plt>
  404b38:	mov	w8, #0x5f                  	// #95
  404b3c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404b40:	str	w8, [x0]
  404b44:	add	x1, x1, #0x608
  404b48:	mov	w2, #0x5                   	// #5
  404b4c:	mov	x0, xzr
  404b50:	bl	403060 <dcgettext@plt>
  404b54:	mov	x21, x0
  404b58:	mov	w0, #0x4                   	// #4
  404b5c:	mov	x1, x20
  404b60:	bl	40c360 <__fxstatat@plt+0x91b0>
  404b64:	mov	x3, x0
  404b68:	mov	w1, #0x5f                  	// #95
  404b6c:	mov	w0, wzr
  404b70:	mov	x2, x21
  404b74:	bl	402a00 <error@plt>
  404b78:	ldrb	w8, [x19, #38]
  404b7c:	cmp	w8, #0x0
  404b80:	cset	w0, eq  // eq = none
  404b84:	b	404ba8 <__fxstatat@plt+0x19f8>
  404b88:	ldrb	w8, [x19, #33]
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	cbz	w8, 404ba8 <__fxstatat@plt+0x19f8>
  404b94:	tbz	w3, #0, 404ba8 <__fxstatat@plt+0x19f8>
  404b98:	bl	403110 <__errno_location@plt>
  404b9c:	mov	w8, #0x5f                  	// #95
  404ba0:	str	w8, [x0]
  404ba4:	mov	w0, #0x1                   	// #1
  404ba8:	ldp	x20, x19, [sp, #32]
  404bac:	ldr	x21, [sp, #16]
  404bb0:	ldp	x29, x30, [sp], #48
  404bb4:	ret
  404bb8:	stp	x29, x30, [sp, #-32]!
  404bbc:	stp	x20, x19, [sp, #16]
  404bc0:	ldrb	w8, [x3, #35]
  404bc4:	mov	x19, x0
  404bc8:	mov	x29, sp
  404bcc:	cbz	w8, 404bd8 <__fxstatat@plt+0x1a28>
  404bd0:	ldrb	w8, [x3, #38]
  404bd4:	cbz	w8, 404c24 <__fxstatat@plt+0x1a74>
  404bd8:	bl	403110 <__errno_location@plt>
  404bdc:	mov	w8, #0x5f                  	// #95
  404be0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404be4:	str	w8, [x0]
  404be8:	add	x1, x1, #0x62d
  404bec:	mov	w2, #0x5                   	// #5
  404bf0:	mov	x0, xzr
  404bf4:	bl	403060 <dcgettext@plt>
  404bf8:	mov	x20, x0
  404bfc:	mov	w1, #0x4                   	// #4
  404c00:	mov	w0, wzr
  404c04:	mov	x2, x19
  404c08:	bl	40c2c8 <__fxstatat@plt+0x9118>
  404c0c:	mov	x3, x0
  404c10:	mov	w1, #0x5f                  	// #95
  404c14:	mov	w0, wzr
  404c18:	mov	x2, x20
  404c1c:	bl	402a00 <error@plt>
  404c20:	b	404c30 <__fxstatat@plt+0x1a80>
  404c24:	bl	403110 <__errno_location@plt>
  404c28:	mov	w8, #0x5f                  	// #95
  404c2c:	str	w8, [x0]
  404c30:	ldp	x20, x19, [sp, #16]
  404c34:	mov	w0, wzr
  404c38:	ldp	x29, x30, [sp], #32
  404c3c:	ret
  404c40:	stp	x29, x30, [sp, #-32]!
  404c44:	adrp	x2, 40a000 <__fxstatat@plt+0x6e50>
  404c48:	adrp	x3, 40a000 <__fxstatat@plt+0x6e50>
  404c4c:	adrp	x4, 40a000 <__fxstatat@plt+0x6e50>
  404c50:	str	x19, [sp, #16]
  404c54:	mov	x19, x0
  404c58:	add	x2, x2, #0xee8
  404c5c:	add	x3, x3, #0xf30
  404c60:	add	x4, x4, #0xfb0
  404c64:	mov	w0, #0x3d                  	// #61
  404c68:	mov	x1, xzr
  404c6c:	mov	x29, sp
  404c70:	bl	40a530 <__fxstatat@plt+0x7380>
  404c74:	str	x0, [x19, #64]
  404c78:	ldr	x19, [sp, #16]
  404c7c:	ldp	x29, x30, [sp], #32
  404c80:	ret
  404c84:	stp	x29, x30, [sp, #-32]!
  404c88:	adrp	x2, 40a000 <__fxstatat@plt+0x6e50>
  404c8c:	adrp	x3, 40a000 <__fxstatat@plt+0x6e50>
  404c90:	adrp	x4, 40a000 <__fxstatat@plt+0x6e50>
  404c94:	str	x19, [sp, #16]
  404c98:	mov	x19, x0
  404c9c:	add	x2, x2, #0xf20
  404ca0:	add	x3, x3, #0xf30
  404ca4:	add	x4, x4, #0xfb0
  404ca8:	mov	w0, #0x3d                  	// #61
  404cac:	mov	x1, xzr
  404cb0:	mov	x29, sp
  404cb4:	bl	40a530 <__fxstatat@plt+0x7380>
  404cb8:	str	x0, [x19, #72]
  404cbc:	ldr	x19, [sp, #16]
  404cc0:	ldp	x29, x30, [sp], #32
  404cc4:	ret
  404cc8:	sub	sp, sp, #0x30
  404ccc:	stp	x29, x30, [sp, #32]
  404cd0:	add	x29, sp, #0x20
  404cd4:	mov	x8, x3
  404cd8:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  404cdc:	adrp	x10, 425000 <__fxstatat@plt+0x21e50>
  404ce0:	and	w2, w2, #0x1
  404ce4:	sub	x7, x29, #0x4
  404ce8:	stp	x4, x5, [sp]
  404cec:	mov	w6, #0x1                   	// #1
  404cf0:	mov	x3, xzr
  404cf4:	mov	x4, xzr
  404cf8:	mov	x5, x8
  404cfc:	str	x0, [x9, #1280]
  404d00:	str	x1, [x10, #1288]
  404d04:	sturb	wzr, [x29, #-4]
  404d08:	bl	404d1c <__fxstatat@plt+0x1b6c>
  404d0c:	ldp	x29, x30, [sp, #32]
  404d10:	and	w0, w0, #0x1
  404d14:	add	sp, sp, #0x30
  404d18:	ret
  404d1c:	stp	x29, x30, [sp, #-96]!
  404d20:	stp	x28, x27, [sp, #16]
  404d24:	stp	x26, x25, [sp, #32]
  404d28:	stp	x24, x23, [sp, #48]
  404d2c:	stp	x22, x21, [sp, #64]
  404d30:	stp	x20, x19, [sp, #80]
  404d34:	mov	x29, sp
  404d38:	sub	sp, sp, #0x340
  404d3c:	ldr	x28, [x29, #96]
  404d40:	mov	x19, sp
  404d44:	stp	x7, x4, [x19, #136]
  404d48:	str	x3, [x19, #128]
  404d4c:	strb	wzr, [x28]
  404d50:	mov	x24, x5
  404d54:	ldrb	w8, [x24, #24]!
  404d58:	ldr	x26, [x29, #104]
  404d5c:	mov	x21, x5
  404d60:	mov	x20, x1
  404d64:	ldr	w23, [x24, #28]
  404d68:	mov	x27, x0
  404d6c:	str	w6, [x19, #156]
  404d70:	cbz	w8, 404da0 <__fxstatat@plt+0x1bf0>
  404d74:	tbz	w23, #31, 404db0 <__fxstatat@plt+0x1c00>
  404d78:	mov	w0, #0xffffff9c            	// #-100
  404d7c:	mov	w2, #0xffffff9c            	// #-100
  404d80:	mov	w4, #0x1                   	// #1
  404d84:	mov	x1, x27
  404d88:	mov	x3, x20
  404d8c:	bl	40c7b8 <__fxstatat@plt+0x9608>
  404d90:	cbz	w0, 404da8 <__fxstatat@plt+0x1bf8>
  404d94:	bl	403110 <__errno_location@plt>
  404d98:	ldr	w23, [x0]
  404d9c:	b	404dac <__fxstatat@plt+0x1bfc>
  404da0:	and	w22, w2, #0x1
  404da4:	b	404dc0 <__fxstatat@plt+0x1c10>
  404da8:	mov	w23, wzr
  404dac:	ldr	w6, [x19, #156]
  404db0:	cmp	w23, #0x0
  404db4:	cset	w22, eq  // eq = none
  404db8:	cbz	x26, 404dc0 <__fxstatat@plt+0x1c10>
  404dbc:	strb	w22, [x26]
  404dc0:	cbz	w23, 404ddc <__fxstatat@plt+0x1c2c>
  404dc4:	cmp	w23, #0x11
  404dc8:	b.ne	404de4 <__fxstatat@plt+0x1c34>  // b.any
  404dcc:	ldr	w8, [x21, #8]
  404dd0:	cmp	w8, #0x2
  404dd4:	b.ne	404de4 <__fxstatat@plt+0x1c34>  // b.any
  404dd8:	b	404ea8 <__fxstatat@plt+0x1cf8>
  404ddc:	ldrb	w8, [x21, #49]
  404de0:	cbnz	w8, 404ea8 <__fxstatat@plt+0x1cf8>
  404de4:	ldr	w8, [x21, #4]
  404de8:	cmp	w23, #0x0
  404dec:	mov	x25, x27
  404df0:	csel	x27, x20, x27, eq  // eq = none
  404df4:	add	x1, x19, #0x120
  404df8:	mov	x0, x27
  404dfc:	cmp	w8, #0x2
  404e00:	mov	x9, x20
  404e04:	b.ne	404e78 <__fxstatat@plt+0x1cc8>  // b.any
  404e08:	bl	4123c0 <__fxstatat@plt+0xf210>
  404e0c:	cbz	w0, 404e80 <__fxstatat@plt+0x1cd0>
  404e10:	bl	403110 <__errno_location@plt>
  404e14:	ldr	w20, [x0]
  404e18:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404e1c:	add	x1, x1, #0x656
  404e20:	mov	w2, #0x5                   	// #5
  404e24:	mov	x0, xzr
  404e28:	bl	403060 <dcgettext@plt>
  404e2c:	mov	x21, x0
  404e30:	mov	w0, #0x4                   	// #4
  404e34:	mov	x1, x27
  404e38:	bl	40c360 <__fxstatat@plt+0x91b0>
  404e3c:	mov	x3, x0
  404e40:	mov	w0, wzr
  404e44:	mov	w1, w20
  404e48:	mov	x2, x21
  404e4c:	bl	402a00 <error@plt>
  404e50:	mov	w23, wzr
  404e54:	and	w0, w23, #0x1
  404e58:	mov	sp, x29
  404e5c:	ldp	x20, x19, [sp, #80]
  404e60:	ldp	x22, x21, [sp, #64]
  404e64:	ldp	x24, x23, [sp, #48]
  404e68:	ldp	x26, x25, [sp, #32]
  404e6c:	ldp	x28, x27, [sp, #16]
  404e70:	ldp	x29, x30, [sp], #96
  404e74:	ret
  404e78:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  404e7c:	cbnz	w0, 404e10 <__fxstatat@plt+0x1c60>
  404e80:	ldr	w8, [x19, #304]
  404e84:	mov	w9, w8
  404e88:	and	w8, w8, #0xf000
  404e8c:	cmp	w8, #0x4, lsl #12
  404e90:	b.ne	404f14 <__fxstatat@plt+0x1d64>  // b.any
  404e94:	ldrb	w8, [x21, #42]
  404e98:	ldr	w6, [x19, #156]
  404e9c:	mov	x27, x25
  404ea0:	mov	w25, w9
  404ea4:	cbz	w8, 404f28 <__fxstatat@plt+0x1d78>
  404ea8:	tbz	w6, #0, 404f88 <__fxstatat@plt+0x1dd8>
  404eac:	ldr	x0, [x21, #72]
  404eb0:	cbz	x0, 404f88 <__fxstatat@plt+0x1dd8>
  404eb4:	and	w8, w25, #0xf000
  404eb8:	cmp	w8, #0x4, lsl #12
  404ebc:	b.eq	404f78 <__fxstatat@plt+0x1dc8>  // b.none
  404ec0:	ldr	w8, [x21]
  404ec4:	cbnz	w8, 404f78 <__fxstatat@plt+0x1dc8>
  404ec8:	add	x2, x19, #0x120
  404ecc:	mov	x1, x27
  404ed0:	bl	409d0c <__fxstatat@plt+0x6b5c>
  404ed4:	tbz	w0, #0, 404f74 <__fxstatat@plt+0x1dc4>
  404ed8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  404edc:	add	x1, x1, #0x68d
  404ee0:	mov	w2, #0x5                   	// #5
  404ee4:	mov	x0, xzr
  404ee8:	bl	403060 <dcgettext@plt>
  404eec:	mov	x20, x0
  404ef0:	mov	w0, #0x4                   	// #4
  404ef4:	mov	x1, x27
  404ef8:	bl	40c360 <__fxstatat@plt+0x91b0>
  404efc:	mov	x3, x0
  404f00:	mov	w0, wzr
  404f04:	mov	w1, wzr
  404f08:	mov	x2, x20
  404f0c:	bl	402a00 <error@plt>
  404f10:	b	406650 <__fxstatat@plt+0x34a0>
  404f14:	ldr	w6, [x19, #156]
  404f18:	mov	x27, x25
  404f1c:	mov	w25, w9
  404f20:	tbnz	w6, #0, 404eac <__fxstatat@plt+0x1cfc>
  404f24:	b	404f88 <__fxstatat@plt+0x1dd8>
  404f28:	ldrb	w8, [x21, #25]
  404f2c:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  404f30:	adrp	x10, 413000 <__fxstatat@plt+0xfe50>
  404f34:	add	x9, x9, #0x677
  404f38:	add	x10, x10, #0x665
  404f3c:	cmp	w8, #0x0
  404f40:	csel	x1, x10, x9, eq  // eq = none
  404f44:	mov	w2, #0x5                   	// #5
  404f48:	mov	x0, xzr
  404f4c:	bl	403060 <dcgettext@plt>
  404f50:	mov	x20, x0
  404f54:	mov	w0, #0x4                   	// #4
  404f58:	mov	x1, x27
  404f5c:	bl	40c360 <__fxstatat@plt+0x91b0>
  404f60:	mov	x3, x0
  404f64:	mov	w0, wzr
  404f68:	mov	w1, wzr
  404f6c:	mov	x2, x20
  404f70:	b	404e4c <__fxstatat@plt+0x1c9c>
  404f74:	ldr	x0, [x21, #72]
  404f78:	add	x2, x19, #0x120
  404f7c:	mov	x1, x27
  404f80:	bl	409c88 <__fxstatat@plt+0x6ad8>
  404f84:	ldr	w6, [x19, #156]
  404f88:	ldr	w8, [x21, #4]
  404f8c:	cmp	w8, #0x4
  404f90:	b.ne	404f9c <__fxstatat@plt+0x1dec>  // b.any
  404f94:	mov	w8, #0x1                   	// #1
  404f98:	b	404fa8 <__fxstatat@plt+0x1df8>
  404f9c:	cmp	w8, #0x3
  404fa0:	cset	w8, eq  // eq = none
  404fa4:	and	w8, w8, w6
  404fa8:	str	w8, [x19, #108]
  404fac:	cbz	w22, 404fec <__fxstatat@plt+0x1e3c>
  404fb0:	mov	w8, #0x1                   	// #1
  404fb4:	mov	w10, wzr
  404fb8:	mov	x22, xzr
  404fbc:	str	w8, [x19, #120]
  404fc0:	tbz	w6, #0, 405344 <__fxstatat@plt+0x2194>
  404fc4:	ldr	x8, [x21, #64]
  404fc8:	cbz	x8, 405344 <__fxstatat@plt+0x2194>
  404fcc:	ldrb	w8, [x24]
  404fd0:	cbnz	w8, 405344 <__fxstatat@plt+0x2194>
  404fd4:	ldr	w8, [x21]
  404fd8:	cbnz	w8, 405344 <__fxstatat@plt+0x2194>
  404fdc:	str	x27, [x19, #88]
  404fe0:	tbz	w10, #0, 4052d8 <__fxstatat@plt+0x2128>
  404fe4:	add	x27, x19, #0xa0
  404fe8:	b	4052f0 <__fxstatat@plt+0x2140>
  404fec:	cmp	w23, #0x11
  404ff0:	b.ne	40500c <__fxstatat@plt+0x1e5c>  // b.any
  404ff4:	ldr	w8, [x21, #8]
  404ff8:	cmp	w8, #0x2
  404ffc:	b.ne	40500c <__fxstatat@plt+0x1e5c>  // b.any
  405000:	mov	w10, wzr
  405004:	str	wzr, [x19, #120]
  405008:	b	405140 <__fxstatat@plt+0x1f90>
  40500c:	mov	w8, w25
  405010:	str	x26, [x19, #112]
  405014:	mov	w26, w8
  405018:	and	w8, w8, #0xf000
  40501c:	mov	x25, x28
  405020:	cmp	w8, #0x8, lsl #12
  405024:	b.ne	405060 <__fxstatat@plt+0x1eb0>  // b.any
  405028:	ldrb	w8, [x24]
  40502c:	cbnz	w8, 405078 <__fxstatat@plt+0x1ec8>
  405030:	ldrb	w8, [x21, #44]
  405034:	cbnz	w8, 405078 <__fxstatat@plt+0x1ec8>
  405038:	ldrb	w8, [x21, #23]
  40503c:	cbnz	w8, 405078 <__fxstatat@plt+0x1ec8>
  405040:	ldr	w8, [x21]
  405044:	cbnz	w8, 405078 <__fxstatat@plt+0x1ec8>
  405048:	ldrb	w8, [x21, #21]
  40504c:	cbnz	w8, 405078 <__fxstatat@plt+0x1ec8>
  405050:	mov	x22, x27
  405054:	mov	w28, wzr
  405058:	mov	w3, wzr
  40505c:	b	405084 <__fxstatat@plt+0x1ed4>
  405060:	ldrb	w9, [x21, #20]
  405064:	cbz	w9, 405078 <__fxstatat@plt+0x1ec8>
  405068:	cmp	w8, #0x4, lsl #12
  40506c:	b.eq	405078 <__fxstatat@plt+0x1ec8>  // b.none
  405070:	cmp	w8, #0xa, lsl #12
  405074:	b.ne	405028 <__fxstatat@plt+0x1e78>  // b.any
  405078:	mov	x22, x27
  40507c:	mov	w3, #0x100                 	// #256
  405080:	mov	w28, #0x1                   	// #1
  405084:	add	x2, x19, #0xa0
  405088:	mov	w0, #0xffffff9c            	// #-100
  40508c:	mov	x1, x20
  405090:	bl	4123d0 <__fxstatat@plt+0xf220>
  405094:	cbz	w0, 4050c8 <__fxstatat@plt+0x1f18>
  405098:	bl	403110 <__errno_location@plt>
  40509c:	ldr	w27, [x0]
  4050a0:	cmp	w27, #0x2
  4050a4:	b.eq	405118 <__fxstatat@plt+0x1f68>  // b.none
  4050a8:	ldr	w6, [x19, #156]
  4050ac:	cmp	w27, #0x28
  4050b0:	b.ne	4050e4 <__fxstatat@plt+0x1f34>  // b.any
  4050b4:	ldrb	w8, [x21, #22]
  4050b8:	cbz	w8, 4050e4 <__fxstatat@plt+0x1f34>
  4050bc:	mov	x28, x25
  4050c0:	str	wzr, [x19, #120]
  4050c4:	b	405128 <__fxstatat@plt+0x1f78>
  4050c8:	ldr	w6, [x19, #156]
  4050cc:	str	wzr, [x19, #120]
  4050d0:	mov	x27, x22
  4050d4:	mov	w10, w28
  4050d8:	mov	x28, x25
  4050dc:	mov	w25, w26
  4050e0:	b	40513c <__fxstatat@plt+0x1f8c>
  4050e4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4050e8:	add	x1, x1, #0x656
  4050ec:	mov	w2, #0x5                   	// #5
  4050f0:	mov	x0, xzr
  4050f4:	bl	403060 <dcgettext@plt>
  4050f8:	mov	x21, x0
  4050fc:	mov	w0, #0x4                   	// #4
  405100:	mov	x1, x20
  405104:	bl	40c360 <__fxstatat@plt+0x91b0>
  405108:	mov	x3, x0
  40510c:	mov	w0, wzr
  405110:	mov	w1, w27
  405114:	b	404e48 <__fxstatat@plt+0x1c98>
  405118:	ldr	w6, [x19, #156]
  40511c:	mov	w8, #0x1                   	// #1
  405120:	str	w8, [x19, #120]
  405124:	mov	x28, x25
  405128:	cmp	w23, #0x11
  40512c:	mov	w10, wzr
  405130:	mov	x27, x22
  405134:	mov	w25, w26
  405138:	b.ne	405248 <__fxstatat@plt+0x2098>  // b.any
  40513c:	ldr	x26, [x19, #112]
  405140:	ldr	w8, [x21, #8]
  405144:	str	x27, [x19, #88]
  405148:	str	w10, [x19, #112]
  40514c:	cmp	w8, #0x2
  405150:	b.ne	40515c <__fxstatat@plt+0x1fac>  // b.any
  405154:	mov	w27, wzr
  405158:	b	406494 <__fxstatat@plt+0x32e4>
  40515c:	ldr	x8, [x19, #296]
  405160:	ldr	x9, [x19, #168]
  405164:	cmp	x8, x9
  405168:	b.ne	40518c <__fxstatat@plt+0x1fdc>  // b.any
  40516c:	ldr	x8, [x19, #288]
  405170:	ldr	x9, [x19, #160]
  405174:	cmp	x8, x9
  405178:	b.ne	40518c <__fxstatat@plt+0x1fdc>  // b.any
  40517c:	ldrb	w8, [x21, #23]
  405180:	mov	w27, #0x1                   	// #1
  405184:	cbnz	w8, 406494 <__fxstatat@plt+0x32e4>
  405188:	b	405190 <__fxstatat@plt+0x1fe0>
  40518c:	mov	w27, wzr
  405190:	ldr	w8, [x21, #4]
  405194:	cmp	w8, #0x2
  405198:	b.ne	4051d4 <__fxstatat@plt+0x2024>  // b.any
  40519c:	ldr	w8, [x19, #304]
  4051a0:	and	w9, w8, #0xf000
  4051a4:	cmp	w9, #0xa, lsl #12
  4051a8:	b.ne	405254 <__fxstatat@plt+0x20a4>  // b.any
  4051ac:	ldr	w9, [x19, #176]
  4051b0:	and	w9, w9, #0xf000
  4051b4:	cmp	w9, #0xa, lsl #12
  4051b8:	b.ne	405254 <__fxstatat@plt+0x20a4>  // b.any
  4051bc:	ldr	x0, [x19, #88]
  4051c0:	mov	x1, x20
  4051c4:	bl	40ca48 <__fxstatat@plt+0x9898>
  4051c8:	tbz	w0, #0, 405b64 <__fxstatat@plt+0x29b4>
  4051cc:	ldr	x22, [x19, #88]
  4051d0:	b	406438 <__fxstatat@plt+0x3288>
  4051d4:	cbz	w27, 406494 <__fxstatat@plt+0x32e4>
  4051d8:	sub	x1, x29, #0xa0
  4051dc:	mov	x0, x20
  4051e0:	bl	4123c0 <__fxstatat@plt+0xf210>
  4051e4:	cbnz	w0, 40648c <__fxstatat@plt+0x32dc>
  4051e8:	ldr	x0, [x19, #88]
  4051ec:	add	x1, x19, #0x220
  4051f0:	bl	4123c0 <__fxstatat@plt+0xf210>
  4051f4:	cbnz	w0, 40648c <__fxstatat@plt+0x32dc>
  4051f8:	ldp	x12, x9, [x29, #-160]
  4051fc:	ldr	x10, [x19, #552]
  405200:	ldr	x11, [x19, #544]
  405204:	ldr	w8, [x19, #560]
  405208:	cmp	x10, x9
  40520c:	cset	w10, eq  // eq = none
  405210:	cmp	x11, x12
  405214:	and	w9, w8, #0xf000
  405218:	cset	w11, eq  // eq = none
  40521c:	cmp	w9, #0xa, lsl #12
  405220:	and	w27, w10, w11
  405224:	b.ne	405ca0 <__fxstatat@plt+0x2af0>  // b.any
  405228:	ldur	w9, [x29, #-144]
  40522c:	and	w9, w9, #0xf000
  405230:	cmp	w9, #0xa, lsl #12
  405234:	b.ne	405ca0 <__fxstatat@plt+0x2af0>  // b.any
  405238:	ldrb	w9, [x21, #21]
  40523c:	ldr	w6, [x19, #156]
  405240:	cbnz	w9, 405154 <__fxstatat@plt+0x1fa4>
  405244:	b	405ca4 <__fxstatat@plt+0x2af4>
  405248:	ldr	x26, [x19, #112]
  40524c:	mov	x22, xzr
  405250:	b	404fc0 <__fxstatat@plt+0x1e10>
  405254:	add	x1, x19, #0x120
  405258:	add	x23, x19, #0xa0
  40525c:	ldr	w9, [x21]
  405260:	cbz	w9, 405280 <__fxstatat@plt+0x20d0>
  405264:	tbz	w27, #0, 405a54 <__fxstatat@plt+0x28a4>
  405268:	ldr	x22, [x19, #88]
  40526c:	mov	x1, x20
  405270:	mov	x0, x22
  405274:	bl	40ca48 <__fxstatat@plt+0x9898>
  405278:	tbnz	w0, #0, 406438 <__fxstatat@plt+0x3288>
  40527c:	b	40648c <__fxstatat@plt+0x32dc>
  405280:	ldrb	w9, [x24]
  405284:	cbnz	w9, 405290 <__fxstatat@plt+0x20e0>
  405288:	ldrb	w9, [x21, #21]
  40528c:	cbz	w9, 405b84 <__fxstatat@plt+0x29d4>
  405290:	ldr	w9, [x23, #16]
  405294:	and	w9, w9, #0xf000
  405298:	cmp	w9, #0xa, lsl #12
  40529c:	b.eq	405154 <__fxstatat@plt+0x1fa4>  // b.none
  4052a0:	cbz	w27, 405b84 <__fxstatat@plt+0x29d4>
  4052a4:	ldr	w9, [x23, #20]
  4052a8:	ldr	x22, [x19, #88]
  4052ac:	cmp	w9, #0x2
  4052b0:	b.cc	405b88 <__fxstatat@plt+0x29d8>  // b.lo, b.ul, b.last
  4052b4:	mov	x27, x1
  4052b8:	mov	x0, x22
  4052bc:	mov	x1, x20
  4052c0:	bl	40ca48 <__fxstatat@plt+0x9898>
  4052c4:	tbz	w0, #0, 406430 <__fxstatat@plt+0x3280>
  4052c8:	ldr	w8, [x27, #16]
  4052cc:	ldr	w6, [x19, #156]
  4052d0:	mov	x1, x27
  4052d4:	b	405b88 <__fxstatat@plt+0x29d8>
  4052d8:	sub	x1, x29, #0xa0
  4052dc:	mov	x0, x20
  4052e0:	sub	x27, x29, #0xa0
  4052e4:	bl	4123c0 <__fxstatat@plt+0xf210>
  4052e8:	ldr	w6, [x19, #156]
  4052ec:	cbnz	w0, 405340 <__fxstatat@plt+0x2190>
  4052f0:	ldr	w8, [x27, #16]
  4052f4:	and	w8, w8, #0xf000
  4052f8:	cmp	w8, #0xa, lsl #12
  4052fc:	b.ne	405340 <__fxstatat@plt+0x2190>  // b.any
  405300:	ldr	x0, [x21, #64]
  405304:	mov	x1, x20
  405308:	mov	x2, x27
  40530c:	bl	409d0c <__fxstatat@plt+0x6b5c>
  405310:	ldr	w6, [x19, #156]
  405314:	tbz	w0, #0, 405340 <__fxstatat@plt+0x2190>
  405318:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40531c:	add	x1, x1, #0x813
  405320:	mov	w2, #0x5                   	// #5
  405324:	mov	x0, xzr
  405328:	bl	403060 <dcgettext@plt>
  40532c:	ldr	x2, [x19, #88]
  405330:	mov	x21, x0
  405334:	mov	w1, #0x4                   	// #4
  405338:	mov	w0, wzr
  40533c:	b	40645c <__fxstatat@plt+0x32ac>
  405340:	ldr	x27, [x19, #88]
  405344:	ldrb	w8, [x21, #46]
  405348:	cbz	w8, 405374 <__fxstatat@plt+0x21c4>
  40534c:	and	w8, w25, #0xf000
  405350:	cmp	w8, #0x4, lsl #12
  405354:	b.eq	405374 <__fxstatat@plt+0x21c4>  // b.none
  405358:	ldrb	w8, [x24]
  40535c:	cbnz	w8, 405374 <__fxstatat@plt+0x21c4>
  405360:	mov	x0, x27
  405364:	mov	x1, x20
  405368:	mov	x2, x22
  40536c:	bl	407d8c <__fxstatat@plt+0x4bdc>
  405370:	ldr	w6, [x19, #156]
  405374:	str	x22, [x19, #112]
  405378:	cbz	w23, 4053a4 <__fxstatat@plt+0x21f4>
  40537c:	and	w22, w25, #0xf000
  405380:	cmp	w22, #0x4, lsl #12
  405384:	b.ne	4053ac <__fxstatat@plt+0x21fc>  // b.any
  405388:	ldrb	w8, [x21, #42]
  40538c:	cbz	w8, 4053ac <__fxstatat@plt+0x21fc>
  405390:	ldp	x2, x1, [x19, #288]
  405394:	tbz	w6, #0, 4053ec <__fxstatat@plt+0x223c>
  405398:	mov	x0, x20
  40539c:	bl	408884 <__fxstatat@plt+0x56d4>
  4053a0:	b	4053f8 <__fxstatat@plt+0x2248>
  4053a4:	str	xzr, [x19, #96]
  4053a8:	b	4055a4 <__fxstatat@plt+0x23f4>
  4053ac:	ldrb	w8, [x24]
  4053b0:	cbz	w8, 4053c8 <__fxstatat@plt+0x2218>
  4053b4:	ldr	w8, [x19, #308]
  4053b8:	cmp	w8, #0x1
  4053bc:	b.ne	4053c8 <__fxstatat@plt+0x2218>  // b.any
  4053c0:	ldp	x1, x0, [x19, #288]
  4053c4:	b	4053f4 <__fxstatat@plt+0x2244>
  4053c8:	ldrb	w8, [x21, #34]
  4053cc:	cbz	w8, 40559c <__fxstatat@plt+0x23ec>
  4053d0:	ldrb	w8, [x21, #23]
  4053d4:	cbnz	w8, 40559c <__fxstatat@plt+0x23ec>
  4053d8:	ldr	w8, [x19, #308]
  4053dc:	cmp	w8, #0x1
  4053e0:	b.ls	405580 <__fxstatat@plt+0x23d0>  // b.plast
  4053e4:	ldp	x2, x1, [x19, #288]
  4053e8:	b	405398 <__fxstatat@plt+0x21e8>
  4053ec:	mov	x0, x1
  4053f0:	mov	x1, x2
  4053f4:	bl	40884c <__fxstatat@plt+0x569c>
  4053f8:	mov	x1, x0
  4053fc:	cbz	x0, 40559c <__fxstatat@plt+0x23ec>
  405400:	cmp	w22, #0x4, lsl #12
  405404:	str	x1, [x19, #96]
  405408:	b.ne	405484 <__fxstatat@plt+0x22d4>  // b.any
  40540c:	mov	x0, x27
  405410:	mov	x22, x1
  405414:	bl	40ca48 <__fxstatat@plt+0x9898>
  405418:	tbz	w0, #0, 4054a8 <__fxstatat@plt+0x22f8>
  40541c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405420:	add	x1, x1, #0x844
  405424:	mov	w2, #0x5                   	// #5
  405428:	mov	x0, xzr
  40542c:	bl	403060 <dcgettext@plt>
  405430:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  405434:	ldr	x2, [x8, #1280]
  405438:	mov	x22, x0
  40543c:	mov	w1, #0x4                   	// #4
  405440:	mov	w0, wzr
  405444:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405448:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40544c:	ldr	x2, [x8, #1288]
  405450:	mov	x23, x0
  405454:	mov	w0, #0x1                   	// #1
  405458:	mov	w1, #0x4                   	// #4
  40545c:	mov	w24, #0x1                   	// #1
  405460:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405464:	mov	x4, x0
  405468:	mov	w0, wzr
  40546c:	mov	w1, wzr
  405470:	mov	x2, x22
  405474:	mov	x3, x23
  405478:	bl	402a00 <error@plt>
  40547c:	strb	w24, [x28]
  405480:	b	406530 <__fxstatat@plt+0x3380>
  405484:	ldrb	w3, [x21, #46]
  405488:	ldr	w4, [x19, #108]
  40548c:	mov	w2, #0x1                   	// #1
  405490:	mov	x0, x1
  405494:	mov	x1, x20
  405498:	mov	w23, #0x1                   	// #1
  40549c:	bl	407b48 <__fxstatat@plt+0x4998>
  4054a0:	tbnz	w0, #0, 404e54 <__fxstatat@plt+0x1ca4>
  4054a4:	b	406530 <__fxstatat@plt+0x3380>
  4054a8:	mov	x0, x20
  4054ac:	mov	x1, x22
  4054b0:	bl	40ca48 <__fxstatat@plt+0x9898>
  4054b4:	tbz	w0, #0, 40550c <__fxstatat@plt+0x235c>
  4054b8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4054bc:	add	x1, x1, #0x871
  4054c0:	mov	w2, #0x5                   	// #5
  4054c4:	mov	x0, xzr
  4054c8:	bl	403060 <dcgettext@plt>
  4054cc:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4054d0:	ldr	x1, [x8, #1280]
  4054d4:	mov	x20, x0
  4054d8:	mov	w0, #0x4                   	// #4
  4054dc:	bl	40c360 <__fxstatat@plt+0x91b0>
  4054e0:	mov	x3, x0
  4054e4:	mov	w0, wzr
  4054e8:	mov	w1, wzr
  4054ec:	mov	x2, x20
  4054f0:	bl	402a00 <error@plt>
  4054f4:	mov	w23, #0x1                   	// #1
  4054f8:	cbz	x26, 404e54 <__fxstatat@plt+0x1ca4>
  4054fc:	ldrb	w8, [x24]
  405500:	cbz	w8, 404e54 <__fxstatat@plt+0x1ca4>
  405504:	mov	w23, #0x1                   	// #1
  405508:	b	406604 <__fxstatat@plt+0x3454>
  40550c:	ldr	w9, [x21, #4]
  405510:	cmp	w9, #0x3
  405514:	cset	w8, eq  // eq = none
  405518:	cmp	w9, #0x4
  40551c:	b.eq	4055a0 <__fxstatat@plt+0x23f0>  // b.none
  405520:	ldr	w9, [x19, #156]
  405524:	and	w8, w8, w9
  405528:	tbnz	w8, #0, 4055a0 <__fxstatat@plt+0x23f0>
  40552c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405530:	add	x1, x1, #0x8a7
  405534:	mov	w2, #0x5                   	// #5
  405538:	mov	x0, xzr
  40553c:	bl	403060 <dcgettext@plt>
  405540:	mov	x22, x0
  405544:	mov	w1, #0x4                   	// #4
  405548:	mov	w0, wzr
  40554c:	mov	x2, x20
  405550:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405554:	ldr	x2, [x19, #96]
  405558:	mov	x23, x0
  40555c:	mov	w0, #0x1                   	// #1
  405560:	mov	w1, #0x4                   	// #4
  405564:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405568:	mov	x4, x0
  40556c:	mov	w0, wzr
  405570:	mov	w1, wzr
  405574:	mov	x2, x22
  405578:	mov	x3, x23
  40557c:	b	40593c <__fxstatat@plt+0x278c>
  405580:	ldr	w9, [x21, #4]
  405584:	cmp	w9, #0x3
  405588:	cset	w8, eq  // eq = none
  40558c:	cmp	w9, #0x4
  405590:	b.eq	4053e4 <__fxstatat@plt+0x2234>  // b.none
  405594:	and	w8, w8, w6
  405598:	cbnz	w8, 4053e4 <__fxstatat@plt+0x2234>
  40559c:	str	xzr, [x19, #96]
  4055a0:	ldr	x22, [x19, #112]
  4055a4:	ldrb	w8, [x24]
  4055a8:	cbz	w8, 405760 <__fxstatat@plt+0x25b0>
  4055ac:	cmp	w23, #0x11
  4055b0:	b.ne	4055cc <__fxstatat@plt+0x241c>  // b.any
  4055b4:	mov	x0, x27
  4055b8:	mov	x1, x20
  4055bc:	bl	402f80 <rename@plt>
  4055c0:	cbz	w0, 4055e0 <__fxstatat@plt+0x2430>
  4055c4:	bl	403110 <__errno_location@plt>
  4055c8:	ldr	w23, [x0]
  4055cc:	cmp	w23, #0x16
  4055d0:	b.eq	405664 <__fxstatat@plt+0x24b4>  // b.none
  4055d4:	cmp	w23, #0x12
  4055d8:	b.eq	4056cc <__fxstatat@plt+0x251c>  // b.none
  4055dc:	cbnz	w23, 4056e8 <__fxstatat@plt+0x2538>
  4055e0:	ldrb	w8, [x21, #46]
  4055e4:	cbz	w8, 405618 <__fxstatat@plt+0x2468>
  4055e8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4055ec:	add	x1, x1, #0x8d4
  4055f0:	mov	w2, #0x5                   	// #5
  4055f4:	mov	x0, xzr
  4055f8:	bl	403060 <dcgettext@plt>
  4055fc:	mov	x1, x0
  405600:	mov	w0, #0x1                   	// #1
  405604:	bl	402c70 <__printf_chk@plt>
  405608:	mov	x0, x27
  40560c:	mov	x1, x20
  405610:	mov	x2, x22
  405614:	bl	407d8c <__fxstatat@plt+0x4bdc>
  405618:	ldrb	w8, [x21, #33]
  40561c:	cbz	w8, 405634 <__fxstatat@plt+0x2484>
  405620:	mov	w2, #0x1                   	// #1
  405624:	mov	x0, x20
  405628:	mov	w1, wzr
  40562c:	mov	x3, x21
  405630:	bl	404bb8 <__fxstatat@plt+0x1a08>
  405634:	cbz	x26, 405640 <__fxstatat@plt+0x2490>
  405638:	mov	w8, #0x1                   	// #1
  40563c:	strb	w8, [x26]
  405640:	ldr	w8, [x19, #156]
  405644:	tbz	w8, #0, 406650 <__fxstatat@plt+0x34a0>
  405648:	ldrb	w8, [x21, #49]
  40564c:	cbnz	w8, 406650 <__fxstatat@plt+0x34a0>
  405650:	ldr	x0, [x21, #64]
  405654:	add	x2, x19, #0x120
  405658:	mov	x1, x20
  40565c:	bl	409c88 <__fxstatat@plt+0x6ad8>
  405660:	b	406650 <__fxstatat@plt+0x34a0>
  405664:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405668:	add	x1, x1, #0x8dd
  40566c:	mov	w2, #0x5                   	// #5
  405670:	mov	x0, xzr
  405674:	bl	403060 <dcgettext@plt>
  405678:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40567c:	ldr	x2, [x8, #1280]
  405680:	mov	x20, x0
  405684:	mov	w1, #0x4                   	// #4
  405688:	mov	w0, wzr
  40568c:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405690:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  405694:	ldr	x2, [x8, #1288]
  405698:	mov	x21, x0
  40569c:	mov	w0, #0x1                   	// #1
  4056a0:	mov	w1, #0x4                   	// #4
  4056a4:	mov	w23, #0x1                   	// #1
  4056a8:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4056ac:	mov	x4, x0
  4056b0:	mov	w0, wzr
  4056b4:	mov	w1, wzr
  4056b8:	mov	x2, x20
  4056bc:	mov	x3, x21
  4056c0:	bl	402a00 <error@plt>
  4056c4:	strb	w23, [x28]
  4056c8:	b	404e54 <__fxstatat@plt+0x1ca4>
  4056cc:	mov	x26, x22
  4056d0:	and	w22, w25, #0xf000
  4056d4:	mov	x0, x20
  4056d8:	cmp	w22, #0x4, lsl #12
  4056dc:	b.ne	4056f4 <__fxstatat@plt+0x2544>  // b.any
  4056e0:	bl	402ea0 <rmdir@plt>
  4056e4:	b	4056f8 <__fxstatat@plt+0x2548>
  4056e8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4056ec:	add	x1, x1, #0x90c
  4056f0:	b	405990 <__fxstatat@plt+0x27e0>
  4056f4:	bl	403140 <unlink@plt>
  4056f8:	cbz	w0, 40570c <__fxstatat@plt+0x255c>
  4056fc:	bl	403110 <__errno_location@plt>
  405700:	ldr	w23, [x0]
  405704:	cmp	w23, #0x2
  405708:	b.ne	405988 <__fxstatat@plt+0x27d8>  // b.any
  40570c:	cmp	w22, #0x4, lsl #12
  405710:	mov	w8, #0x1                   	// #1
  405714:	str	w8, [x19, #120]
  405718:	b.eq	405760 <__fxstatat@plt+0x25b0>  // b.none
  40571c:	ldrb	w8, [x21, #46]
  405720:	cbz	w8, 405760 <__fxstatat@plt+0x25b0>
  405724:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405728:	add	x1, x1, #0x95d
  40572c:	mov	w2, #0x5                   	// #5
  405730:	mov	x0, xzr
  405734:	mov	x22, x26
  405738:	bl	403060 <dcgettext@plt>
  40573c:	mov	x1, x0
  405740:	mov	w0, #0x1                   	// #1
  405744:	mov	w8, #0x1                   	// #1
  405748:	str	w8, [x19, #120]
  40574c:	bl	402c70 <__printf_chk@plt>
  405750:	mov	x0, x27
  405754:	mov	x1, x20
  405758:	mov	x2, x26
  40575c:	bl	407d8c <__fxstatat@plt+0x4bdc>
  405760:	ldrb	w8, [x21, #43]
  405764:	mov	w22, w25
  405768:	cbz	w8, 405770 <__fxstatat@plt+0x25c0>
  40576c:	ldr	w22, [x21, #16]
  405770:	ldrb	w8, [x21, #29]
  405774:	ldr	w3, [x19, #120]
  405778:	str	w25, [x19, #80]
  40577c:	and	w25, w25, #0xf000
  405780:	mov	w9, #0x12                  	// #18
  405784:	cmp	w25, #0x4, lsl #12
  405788:	csel	w9, w9, wzr, eq  // eq = none
  40578c:	cmp	w8, #0x0
  405790:	mov	w8, #0x3f                  	// #63
  405794:	mov	x0, x27
  405798:	mov	x1, x20
  40579c:	mov	x4, x21
  4057a0:	csel	w26, w9, w8, eq  // eq = none
  4057a4:	str	x27, [x19, #88]
  4057a8:	bl	404b04 <__fxstatat@plt+0x1954>
  4057ac:	mov	w23, wzr
  4057b0:	tbz	w0, #0, 404e54 <__fxstatat@plt+0x1ca4>
  4057b4:	cmp	w25, #0x4, lsl #12
  4057b8:	and	w23, w26, w22
  4057bc:	b.ne	405860 <__fxstatat@plt+0x26b0>  // b.any
  4057c0:	ldp	x9, x8, [x19, #288]
  4057c4:	ldr	x27, [x19, #88]
  4057c8:	ldr	x12, [x19, #144]
  4057cc:	cbz	x12, 4057f4 <__fxstatat@plt+0x2644>
  4057d0:	mov	x10, x12
  4057d4:	ldr	x11, [x10, #8]
  4057d8:	cmp	x11, x8
  4057dc:	b.ne	4057ec <__fxstatat@plt+0x263c>  // b.any
  4057e0:	ldr	x11, [x10, #16]
  4057e4:	cmp	x11, x9
  4057e8:	b.eq	405a90 <__fxstatat@plt+0x28e0>  // b.none
  4057ec:	ldr	x10, [x10]
  4057f0:	cbnz	x10, 4057d4 <__fxstatat@plt+0x2624>
  4057f4:	mov	x10, sp
  4057f8:	sub	x26, x10, #0x20
  4057fc:	mov	sp, x26
  405800:	stp	x12, x8, [x10, #-32]
  405804:	ldr	w8, [x19, #120]
  405808:	stur	x9, [x10, #-16]
  40580c:	cbnz	w8, 405944 <__fxstatat@plt+0x2794>
  405810:	ldr	w8, [x19, #176]
  405814:	and	w8, w8, #0xf000
  405818:	cmp	w8, #0x4, lsl #12
  40581c:	b.ne	405944 <__fxstatat@plt+0x2794>  // b.any
  405820:	ldrb	w9, [x21, #33]
  405824:	ldrb	w8, [x21, #37]
  405828:	cbnz	w9, 405834 <__fxstatat@plt+0x2684>
  40582c:	cbz	w8, 405854 <__fxstatat@plt+0x26a4>
  405830:	mov	w8, #0x1                   	// #1
  405834:	cmp	w8, #0x0
  405838:	cset	w1, ne  // ne = any
  40583c:	mov	x0, x20
  405840:	mov	w2, wzr
  405844:	mov	x3, x21
  405848:	bl	404bb8 <__fxstatat@plt+0x1a08>
  40584c:	ldrb	w8, [x21, #38]
  405850:	cbnz	w8, 406530 <__fxstatat@plt+0x3380>
  405854:	mov	w22, wzr
  405858:	mov	w23, wzr
  40585c:	b	406014 <__fxstatat@plt+0x2e64>
  405860:	ldrb	w8, [x21, #44]
  405864:	cbz	w8, 40596c <__fxstatat@plt+0x27bc>
  405868:	ldr	x26, [x19, #88]
  40586c:	mov	w22, w23
  405870:	ldrb	w8, [x26]
  405874:	cmp	w8, #0x2f
  405878:	b.eq	4058c8 <__fxstatat@plt+0x2718>  // b.none
  40587c:	mov	x0, x20
  405880:	bl	4099fc <__fxstatat@plt+0x684c>
  405884:	mov	x23, x0
  405888:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  40588c:	add	x0, x0, #0x31e
  405890:	mov	x1, x23
  405894:	bl	402e70 <strcmp@plt>
  405898:	cbz	w0, 4058c0 <__fxstatat@plt+0x2710>
  40589c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  4058a0:	add	x0, x0, #0x31e
  4058a4:	sub	x1, x29, #0xa0
  4058a8:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  4058ac:	cbnz	w0, 4058c0 <__fxstatat@plt+0x2710>
  4058b0:	add	x1, x19, #0x220
  4058b4:	mov	x0, x23
  4058b8:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  4058bc:	cbz	w0, 405d9c <__fxstatat@plt+0x2bec>
  4058c0:	mov	x0, x23
  4058c4:	bl	402ef0 <free@plt>
  4058c8:	ldrb	w3, [x21, #22]
  4058cc:	mov	w1, #0xffffff9c            	// #-100
  4058d0:	mov	w4, #0xffffffff            	// #-1
  4058d4:	mov	x0, x26
  4058d8:	mov	x2, x20
  4058dc:	bl	408e54 <__fxstatat@plt+0x5ca4>
  4058e0:	cmp	w0, #0x1
  4058e4:	b.lt	405a34 <__fxstatat@plt+0x2884>  // b.tstop
  4058e8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4058ec:	mov	w23, w0
  4058f0:	add	x1, x1, #0xa14
  4058f4:	mov	w2, #0x5                   	// #5
  4058f8:	mov	x0, xzr
  4058fc:	bl	403060 <dcgettext@plt>
  405900:	mov	x24, x0
  405904:	mov	w1, #0x4                   	// #4
  405908:	mov	w0, wzr
  40590c:	mov	x2, x20
  405910:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405914:	mov	x25, x0
  405918:	mov	w0, #0x1                   	// #1
  40591c:	mov	w1, #0x4                   	// #4
  405920:	mov	x2, x26
  405924:	bl	40c2c8 <__fxstatat@plt+0x9118>
  405928:	mov	x4, x0
  40592c:	mov	w0, wzr
  405930:	mov	w1, w23
  405934:	mov	x2, x24
  405938:	mov	x3, x25
  40593c:	bl	402a00 <error@plt>
  405940:	b	406530 <__fxstatat@plt+0x3380>
  405944:	and	w8, w22, #0xfff
  405948:	bic	w1, w8, w23
  40594c:	mov	x0, x20
  405950:	bl	403160 <mkdir@plt>
  405954:	cbz	w0, 4059e8 <__fxstatat@plt+0x2838>
  405958:	bl	403110 <__errno_location@plt>
  40595c:	ldr	w22, [x0]
  405960:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405964:	add	x1, x1, #0x989
  405968:	b	405a08 <__fxstatat@plt+0x2858>
  40596c:	ldrb	w8, [x21, #23]
  405970:	ldr	x27, [x19, #88]
  405974:	cbz	w8, 405acc <__fxstatat@plt+0x291c>
  405978:	ldrb	w8, [x21, #22]
  40597c:	cbz	w8, 405c60 <__fxstatat@plt+0x2ab0>
  405980:	mov	w2, #0x1                   	// #1
  405984:	b	405c6c <__fxstatat@plt+0x2abc>
  405988:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40598c:	add	x1, x1, #0x921
  405990:	mov	w2, #0x5                   	// #5
  405994:	mov	x0, xzr
  405998:	bl	403060 <dcgettext@plt>
  40599c:	mov	x21, x0
  4059a0:	mov	w1, #0x4                   	// #4
  4059a4:	mov	w0, wzr
  4059a8:	mov	x2, x27
  4059ac:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4059b0:	mov	x22, x0
  4059b4:	mov	w0, #0x1                   	// #1
  4059b8:	mov	w1, #0x4                   	// #4
  4059bc:	mov	x2, x20
  4059c0:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4059c4:	mov	x4, x0
  4059c8:	mov	w0, wzr
  4059cc:	mov	w1, w23
  4059d0:	mov	x2, x21
  4059d4:	mov	x3, x22
  4059d8:	bl	402a00 <error@plt>
  4059dc:	ldp	x1, x0, [x19, #288]
  4059e0:	bl	4087d0 <__fxstatat@plt+0x5620>
  4059e4:	b	404e50 <__fxstatat@plt+0x1ca0>
  4059e8:	add	x1, x19, #0xa0
  4059ec:	mov	x0, x20
  4059f0:	bl	4123c0 <__fxstatat@plt+0xf210>
  4059f4:	cbz	w0, 405c48 <__fxstatat@plt+0x2a98>
  4059f8:	bl	403110 <__errno_location@plt>
  4059fc:	ldr	w22, [x0]
  405a00:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405a04:	add	x1, x1, #0x656
  405a08:	mov	w2, #0x5                   	// #5
  405a0c:	mov	x0, xzr
  405a10:	bl	403060 <dcgettext@plt>
  405a14:	mov	x23, x0
  405a18:	mov	w0, #0x4                   	// #4
  405a1c:	mov	x1, x20
  405a20:	bl	40c360 <__fxstatat@plt+0x91b0>
  405a24:	mov	x3, x0
  405a28:	mov	w0, wzr
  405a2c:	mov	w1, w22
  405a30:	b	405ac0 <__fxstatat@plt+0x2910>
  405a34:	str	w25, [x19, #72]
  405a38:	mov	w25, wzr
  405a3c:	mov	w27, wzr
  405a40:	mov	w28, #0x1                   	// #1
  405a44:	ldr	w10, [x19, #156]
  405a48:	mov	w26, #0x1                   	// #1
  405a4c:	mov	w23, w22
  405a50:	b	4061e4 <__fxstatat@plt+0x3034>
  405a54:	ldrb	w9, [x24]
  405a58:	cbnz	w9, 405154 <__fxstatat@plt+0x1fa4>
  405a5c:	and	w8, w8, #0xf000
  405a60:	cmp	w8, #0xa, lsl #12
  405a64:	mov	w27, wzr
  405a68:	b.ne	406494 <__fxstatat@plt+0x32e4>  // b.any
  405a6c:	ldr	w8, [x21, #4]
  405a70:	cmp	w8, #0x2
  405a74:	b.eq	406494 <__fxstatat@plt+0x32e4>  // b.none
  405a78:	ldr	w8, [x23, #16]
  405a7c:	ldr	x22, [x19, #88]
  405a80:	and	w8, w8, #0xf000
  405a84:	cmp	w8, #0xa, lsl #12
  405a88:	b.eq	405154 <__fxstatat@plt+0x1fa4>  // b.none
  405a8c:	b	406438 <__fxstatat@plt+0x3288>
  405a90:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405a94:	add	x1, x1, #0x965
  405a98:	mov	w2, #0x5                   	// #5
  405a9c:	mov	x0, xzr
  405aa0:	bl	403060 <dcgettext@plt>
  405aa4:	mov	x23, x0
  405aa8:	mov	w0, #0x4                   	// #4
  405aac:	mov	x1, x27
  405ab0:	bl	40c360 <__fxstatat@plt+0x91b0>
  405ab4:	mov	x3, x0
  405ab8:	mov	w0, wzr
  405abc:	mov	w1, wzr
  405ac0:	mov	x2, x23
  405ac4:	bl	402a00 <error@plt>
  405ac8:	b	406530 <__fxstatat@plt+0x3380>
  405acc:	cmp	w25, #0x8, lsl #12
  405ad0:	b.eq	405ae4 <__fxstatat@plt+0x2934>  // b.none
  405ad4:	cmp	w25, #0xa, lsl #12
  405ad8:	b.eq	405d18 <__fxstatat@plt+0x2b68>  // b.none
  405adc:	ldrb	w8, [x21, #20]
  405ae0:	cbz	w8, 405d18 <__fxstatat@plt+0x2b68>
  405ae4:	ldr	w8, [x21, #4]
  405ae8:	ldr	w9, [x19, #304]
  405aec:	ldrb	w26, [x21, #35]
  405af0:	mov	x0, x27
  405af4:	cmp	w8, #0x2
  405af8:	cset	w8, eq  // eq = none
  405afc:	lsl	w1, w8, #15
  405b00:	str	w25, [x19, #72]
  405b04:	str	w9, [x19, #136]
  405b08:	bl	409be4 <__fxstatat@plt+0x6a34>
  405b0c:	tbnz	w0, #31, 405cd8 <__fxstatat@plt+0x2b28>
  405b10:	add	x1, x19, #0x220
  405b14:	mov	w25, w0
  405b18:	str	w23, [x19, #108]
  405b1c:	bl	4123b0 <__fxstatat@plt+0xf200>
  405b20:	cbz	w0, 405e08 <__fxstatat@plt+0x2c58>
  405b24:	bl	403110 <__errno_location@plt>
  405b28:	ldr	w23, [x0]
  405b2c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405b30:	add	x1, x1, #0xc11
  405b34:	mov	w2, #0x5                   	// #5
  405b38:	mov	x0, xzr
  405b3c:	bl	403060 <dcgettext@plt>
  405b40:	mov	x26, x0
  405b44:	mov	w0, #0x4                   	// #4
  405b48:	mov	x1, x27
  405b4c:	bl	40c360 <__fxstatat@plt+0x91b0>
  405b50:	mov	x3, x0
  405b54:	mov	w0, wzr
  405b58:	mov	w1, w23
  405b5c:	mov	x2, x26
  405b60:	b	405ec4 <__fxstatat@plt+0x2d14>
  405b64:	ldr	w8, [x21]
  405b68:	cbnz	w8, 40648c <__fxstatat@plt+0x32dc>
  405b6c:	tbz	w27, #0, 40648c <__fxstatat@plt+0x32dc>
  405b70:	ldrb	w8, [x24]
  405b74:	ldr	x22, [x19, #88]
  405b78:	cbnz	w8, 406438 <__fxstatat@plt+0x3288>
  405b7c:	mov	w27, #0x1                   	// #1
  405b80:	b	406490 <__fxstatat@plt+0x32e0>
  405b84:	ldr	x22, [x19, #88]
  405b88:	and	w8, w8, #0xf000
  405b8c:	cmp	w8, #0xa, lsl #12
  405b90:	b.eq	405ba4 <__fxstatat@plt+0x29f4>  // b.none
  405b94:	ldr	w8, [x23, #16]
  405b98:	and	w8, w8, #0xf000
  405b9c:	cmp	w8, #0xa, lsl #12
  405ba0:	b.ne	405d6c <__fxstatat@plt+0x2bbc>  // b.any
  405ba4:	ldrb	w8, [x24]
  405ba8:	cbz	w8, 405c00 <__fxstatat@plt+0x2a50>
  405bac:	ldr	w8, [x19, #304]
  405bb0:	and	w8, w8, #0xf000
  405bb4:	cmp	w8, #0xa, lsl #12
  405bb8:	b.ne	405c00 <__fxstatat@plt+0x2a50>  // b.any
  405bbc:	ldr	w8, [x23, #20]
  405bc0:	cmp	w8, #0x2
  405bc4:	b.cc	405c00 <__fxstatat@plt+0x2a50>  // b.lo, b.ul, b.last
  405bc8:	mov	x0, x22
  405bcc:	mov	x27, x1
  405bd0:	bl	402e20 <canonicalize_file_name@plt>
  405bd4:	ldr	w6, [x19, #156]
  405bd8:	mov	x1, x27
  405bdc:	cbz	x0, 405c00 <__fxstatat@plt+0x2a50>
  405be0:	mov	x1, x20
  405be4:	mov	x27, x0
  405be8:	bl	40ca48 <__fxstatat@plt+0x9898>
  405bec:	mov	w23, w0
  405bf0:	mov	x0, x27
  405bf4:	bl	402ef0 <free@plt>
  405bf8:	tbz	w23, #0, 40648c <__fxstatat@plt+0x32dc>
  405bfc:	b	406438 <__fxstatat@plt+0x3288>
  405c00:	ldrb	w8, [x21, #44]
  405c04:	cbz	w8, 405c18 <__fxstatat@plt+0x2a68>
  405c08:	ldr	w8, [x23, #16]
  405c0c:	and	w8, w8, #0xf000
  405c10:	cmp	w8, #0xa, lsl #12
  405c14:	b.eq	405154 <__fxstatat@plt+0x1fa4>  // b.none
  405c18:	ldr	w8, [x21, #4]
  405c1c:	cmp	w8, #0x2
  405c20:	b.ne	406438 <__fxstatat@plt+0x3288>  // b.any
  405c24:	ldr	w8, [x1, #16]
  405c28:	and	w8, w8, #0xf000
  405c2c:	cmp	w8, #0xa, lsl #12
  405c30:	b.ne	405fd4 <__fxstatat@plt+0x2e24>  // b.any
  405c34:	add	x1, x19, #0x220
  405c38:	mov	x0, x22
  405c3c:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  405c40:	cbnz	w0, 40648c <__fxstatat@plt+0x32dc>
  405c44:	b	405fe0 <__fxstatat@plt+0x2e30>
  405c48:	ldr	w9, [x19, #176]
  405c4c:	mvn	w8, w9
  405c50:	tst	w8, #0x1c0
  405c54:	b.ne	405cb0 <__fxstatat@plt+0x2b00>  // b.any
  405c58:	mov	w22, wzr
  405c5c:	b	405f54 <__fxstatat@plt+0x2da4>
  405c60:	ldr	w8, [x21, #8]
  405c64:	cmp	w8, #0x3
  405c68:	cset	w2, eq  // eq = none
  405c6c:	ldr	w4, [x19, #108]
  405c70:	mov	x0, x27
  405c74:	mov	x1, x20
  405c78:	mov	w3, wzr
  405c7c:	bl	407b48 <__fxstatat@plt+0x4998>
  405c80:	tbz	w0, #0, 406530 <__fxstatat@plt+0x3380>
  405c84:	ldr	w10, [x19, #156]
  405c88:	str	w25, [x19, #72]
  405c8c:	mov	w28, wzr
  405c90:	mov	w25, wzr
  405c94:	mov	w27, wzr
  405c98:	mov	w26, #0x1                   	// #1
  405c9c:	b	4061e4 <__fxstatat@plt+0x3034>
  405ca0:	ldr	w6, [x19, #156]
  405ca4:	add	x1, x19, #0x220
  405ca8:	sub	x23, x29, #0xa0
  405cac:	b	40525c <__fxstatat@plt+0x20ac>
  405cb0:	orr	w1, w9, #0x1c0
  405cb4:	mov	x0, x20
  405cb8:	mov	w22, w9
  405cbc:	bl	402bf0 <chmod@plt>
  405cc0:	cbz	w0, 405f4c <__fxstatat@plt+0x2d9c>
  405cc4:	bl	403110 <__errno_location@plt>
  405cc8:	ldr	w22, [x0]
  405ccc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405cd0:	add	x1, x1, #0x9a4
  405cd4:	b	405a08 <__fxstatat@plt+0x2858>
  405cd8:	bl	403110 <__errno_location@plt>
  405cdc:	ldr	w23, [x0]
  405ce0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405ce4:	add	x1, x1, #0xbf6
  405ce8:	mov	w2, #0x5                   	// #5
  405cec:	mov	x0, xzr
  405cf0:	bl	403060 <dcgettext@plt>
  405cf4:	mov	x24, x0
  405cf8:	mov	w0, #0x4                   	// #4
  405cfc:	mov	x1, x27
  405d00:	bl	40c360 <__fxstatat@plt+0x91b0>
  405d04:	mov	x3, x0
  405d08:	mov	w0, wzr
  405d0c:	mov	w1, w23
  405d10:	mov	x2, x24
  405d14:	b	405ac4 <__fxstatat@plt+0x2914>
  405d18:	sub	w8, w25, #0x1, lsl #12
  405d1c:	lsr	w8, w8, #12
  405d20:	cmp	w8, #0xb
  405d24:	b.hi	406bec <__fxstatat@plt+0x3a3c>  // b.pmore
  405d28:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  405d2c:	add	x9, x9, #0x5f0
  405d30:	adr	x10, 405d40 <__fxstatat@plt+0x2b90>
  405d34:	ldrh	w11, [x9, x8, lsl #1]
  405d38:	add	x10, x10, x11, lsl #2
  405d3c:	br	x10
  405d40:	ldr	w8, [x19, #80]
  405d44:	ldr	x2, [x19, #320]
  405d48:	mov	x0, x20
  405d4c:	bic	w1, w8, w23
  405d50:	bl	410868 <__fxstatat@plt+0xd6b8>
  405d54:	cbz	w0, 405c84 <__fxstatat@plt+0x2ad4>
  405d58:	bl	403110 <__errno_location@plt>
  405d5c:	ldr	w22, [x0]
  405d60:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405d64:	add	x1, x1, #0xa4f
  405d68:	b	405a08 <__fxstatat@plt+0x2858>
  405d6c:	ldr	x8, [x1, #8]
  405d70:	ldr	x9, [x23, #8]
  405d74:	cmp	x8, x9
  405d78:	b.ne	405154 <__fxstatat@plt+0x1fa4>  // b.any
  405d7c:	ldr	x8, [x1]
  405d80:	ldr	x9, [x23]
  405d84:	cmp	x8, x9
  405d88:	b.ne	405154 <__fxstatat@plt+0x1fa4>  // b.any
  405d8c:	ldrb	w8, [x21, #23]
  405d90:	cbz	w8, 405ba4 <__fxstatat@plt+0x29f4>
  405d94:	mov	w27, #0x1                   	// #1
  405d98:	b	406494 <__fxstatat@plt+0x32e4>
  405d9c:	ldp	x8, x26, [x29, #-160]
  405da0:	ldr	x27, [x19, #552]
  405da4:	ldr	x28, [x19, #544]
  405da8:	mov	x0, x23
  405dac:	str	x8, [x19, #144]
  405db0:	bl	402ef0 <free@plt>
  405db4:	cmp	x26, x27
  405db8:	ldr	x26, [x19, #88]
  405dbc:	b.ne	405dcc <__fxstatat@plt+0x2c1c>  // b.any
  405dc0:	ldr	x8, [x19, #144]
  405dc4:	cmp	x8, x28
  405dc8:	b.eq	4058c8 <__fxstatat@plt+0x2718>  // b.none
  405dcc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405dd0:	add	x1, x1, #0x9d5
  405dd4:	mov	w2, #0x5                   	// #5
  405dd8:	mov	x0, xzr
  405ddc:	bl	403060 <dcgettext@plt>
  405de0:	mov	x22, x0
  405de4:	mov	w1, #0x3                   	// #3
  405de8:	mov	w0, wzr
  405dec:	mov	x2, x20
  405df0:	bl	40c524 <__fxstatat@plt+0x9374>
  405df4:	mov	x3, x0
  405df8:	mov	w0, wzr
  405dfc:	mov	w1, wzr
  405e00:	mov	x2, x22
  405e04:	b	405ac4 <__fxstatat@plt+0x2914>
  405e08:	ldr	x8, [x19, #296]
  405e0c:	ldr	x9, [x19, #552]
  405e10:	cmp	x8, x9
  405e14:	b.ne	405e90 <__fxstatat@plt+0x2ce0>  // b.any
  405e18:	ldr	x8, [x19, #288]
  405e1c:	ldr	x9, [x19, #544]
  405e20:	cmp	x8, x9
  405e24:	b.ne	405e90 <__fxstatat@plt+0x2ce0>  // b.any
  405e28:	and	w8, w22, #0x1ff
  405e2c:	str	w8, [x19, #64]
  405e30:	ldr	w8, [x19, #108]
  405e34:	str	w8, [x19, #128]
  405e38:	ldr	w8, [x19, #120]
  405e3c:	cbnz	w8, 40707c <__fxstatat@plt+0x3ecc>
  405e40:	ldrb	w8, [x21, #35]
  405e44:	mov	x0, x20
  405e48:	str	x24, [x19, #40]
  405e4c:	str	x20, [x19, #144]
  405e50:	cmp	w8, #0x0
  405e54:	mov	w8, #0x201                 	// #513
  405e58:	csinc	w1, w8, wzr, ne  // ne = any
  405e5c:	bl	409be4 <__fxstatat@plt+0x6a34>
  405e60:	mov	w20, w0
  405e64:	bl	403110 <__errno_location@plt>
  405e68:	ldrb	w8, [x21, #33]
  405e6c:	ldr	w23, [x0]
  405e70:	mov	x27, x0
  405e74:	str	x21, [x19, #56]
  405e78:	str	w20, [x19, #52]
  405e7c:	cbz	w8, 406e10 <__fxstatat@plt+0x3c60>
  405e80:	tbnz	w20, #31, 406e88 <__fxstatat@plt+0x3cd8>
  405e84:	ldr	x8, [x19, #56]
  405e88:	ldrb	w8, [x8, #37]
  405e8c:	b	406e24 <__fxstatat@plt+0x3c74>
  405e90:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405e94:	add	x1, x1, #0xc21
  405e98:	mov	w2, #0x5                   	// #5
  405e9c:	mov	x0, xzr
  405ea0:	bl	403060 <dcgettext@plt>
  405ea4:	mov	x23, x0
  405ea8:	mov	w0, #0x4                   	// #4
  405eac:	mov	x1, x27
  405eb0:	bl	40c360 <__fxstatat@plt+0x91b0>
  405eb4:	mov	x3, x0
  405eb8:	mov	w0, wzr
  405ebc:	mov	w1, wzr
  405ec0:	mov	x2, x23
  405ec4:	bl	402a00 <error@plt>
  405ec8:	mov	w22, wzr
  405ecc:	mov	x27, xzr
  405ed0:	mov	w0, w25
  405ed4:	bl	402d80 <close@plt>
  405ed8:	tbnz	w0, #31, 405f00 <__fxstatat@plt+0x2d50>
  405edc:	mov	x0, x27
  405ee0:	bl	402ef0 <free@plt>
  405ee4:	tbz	w22, #0, 406530 <__fxstatat@plt+0x3380>
  405ee8:	ldr	w10, [x19, #156]
  405eec:	ldr	w23, [x19, #108]
  405ef0:	mov	w28, wzr
  405ef4:	mov	w27, wzr
  405ef8:	mov	w25, #0x1                   	// #1
  405efc:	b	405c98 <__fxstatat@plt+0x2ae8>
  405f00:	bl	403110 <__errno_location@plt>
  405f04:	ldr	w23, [x0]
  405f08:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405f0c:	add	x1, x1, #0xcce
  405f10:	mov	w2, #0x5                   	// #5
  405f14:	mov	x0, xzr
  405f18:	bl	403060 <dcgettext@plt>
  405f1c:	ldr	x1, [x19, #88]
  405f20:	mov	x24, x0
  405f24:	mov	w0, #0x4                   	// #4
  405f28:	bl	40c360 <__fxstatat@plt+0x91b0>
  405f2c:	mov	x3, x0
  405f30:	mov	w0, wzr
  405f34:	mov	w1, w23
  405f38:	mov	x2, x24
  405f3c:	bl	402a00 <error@plt>
  405f40:	mov	x0, x27
  405f44:	bl	402ef0 <free@plt>
  405f48:	b	406530 <__fxstatat@plt+0x3380>
  405f4c:	mov	w9, w22
  405f50:	mov	w22, #0x1                   	// #1
  405f54:	ldr	x8, [x19, #136]
  405f58:	str	w9, [x19, #52]
  405f5c:	ldrb	w8, [x8]
  405f60:	cbnz	w8, 405f7c <__fxstatat@plt+0x2dcc>
  405f64:	ldp	x2, x1, [x19, #160]
  405f68:	mov	x0, x20
  405f6c:	bl	408884 <__fxstatat@plt+0x56d4>
  405f70:	ldr	x9, [x19, #136]
  405f74:	mov	w8, #0x1                   	// #1
  405f78:	strb	w8, [x9]
  405f7c:	ldrb	w8, [x21, #46]
  405f80:	cbz	w8, 406014 <__fxstatat@plt+0x2e64>
  405f84:	ldrb	w8, [x24]
  405f88:	cbz	w8, 406004 <__fxstatat@plt+0x2e54>
  405f8c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  405f90:	add	x1, x1, #0x9bf
  405f94:	mov	w2, #0x5                   	// #5
  405f98:	mov	x0, xzr
  405f9c:	bl	403060 <dcgettext@plt>
  405fa0:	str	w22, [x19, #64]
  405fa4:	mov	w22, w25
  405fa8:	mov	x25, x0
  405fac:	mov	w0, #0x4                   	// #4
  405fb0:	mov	x1, x20
  405fb4:	bl	40c360 <__fxstatat@plt+0x91b0>
  405fb8:	mov	x1, x25
  405fbc:	mov	w25, w22
  405fc0:	ldr	w22, [x19, #64]
  405fc4:	mov	x2, x0
  405fc8:	mov	w0, #0x1                   	// #1
  405fcc:	bl	402c70 <__printf_chk@plt>
  405fd0:	b	406014 <__fxstatat@plt+0x2e64>
  405fd4:	add	x0, x19, #0x220
  405fd8:	mov	w2, #0x80                  	// #128
  405fdc:	bl	402990 <memcpy@plt>
  405fe0:	ldr	w8, [x23, #16]
  405fe4:	and	w8, w8, #0xf000
  405fe8:	cmp	w8, #0xa, lsl #12
  405fec:	b.ne	406b54 <__fxstatat@plt+0x39a4>  // b.any
  405ff0:	sub	x1, x29, #0xa0
  405ff4:	mov	x0, x20
  405ff8:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  405ffc:	cbnz	w0, 40648c <__fxstatat@plt+0x32dc>
  406000:	b	406b64 <__fxstatat@plt+0x39b4>
  406004:	mov	x0, x27
  406008:	mov	x1, x20
  40600c:	mov	x2, xzr
  406010:	bl	407d8c <__fxstatat@plt+0x4bdc>
  406014:	ldr	x8, [x19, #128]
  406018:	str	w25, [x19, #72]
  40601c:	cbz	x8, 40603c <__fxstatat@plt+0x2e8c>
  406020:	ldrb	w8, [x21, #28]
  406024:	cbz	w8, 40603c <__fxstatat@plt+0x2e8c>
  406028:	ldr	x8, [x19, #128]
  40602c:	ldr	x9, [x19, #288]
  406030:	ldr	x8, [x8]
  406034:	cmp	x8, x9
  406038:	b.ne	40619c <__fxstatat@plt+0x2fec>  // b.any
  40603c:	sub	x0, x29, #0xa0
  406040:	mov	w2, #0x50                  	// #80
  406044:	mov	x1, x21
  406048:	bl	402990 <memcpy@plt>
  40604c:	mov	w1, #0x2                   	// #2
  406050:	mov	x0, x27
  406054:	bl	40ce90 <__fxstatat@plt+0x9ce0>
  406058:	str	w23, [x19, #108]
  40605c:	cbz	x0, 406154 <__fxstatat@plt+0x2fa4>
  406060:	ldr	w8, [x21, #4]
  406064:	cmp	w8, #0x3
  406068:	b.ne	406074 <__fxstatat@plt+0x2ec4>  // b.any
  40606c:	mov	w8, #0x2                   	// #2
  406070:	stur	w8, [x29, #-156]
  406074:	ldrb	w8, [x0]
  406078:	str	x20, [x19, #144]
  40607c:	str	w22, [x19, #64]
  406080:	str	x0, [x19, #56]
  406084:	cbz	w8, 4061a8 <__fxstatat@plt+0x2ff8>
  406088:	str	x26, [x19, #128]
  40608c:	mov	w20, wzr
  406090:	mov	w22, #0x1                   	// #1
  406094:	mov	x26, x0
  406098:	mov	x0, x27
  40609c:	mov	x1, x26
  4060a0:	mov	x2, xzr
  4060a4:	bl	409f1c <__fxstatat@plt+0x6d6c>
  4060a8:	mov	x27, x0
  4060ac:	ldr	x0, [x19, #144]
  4060b0:	mov	x1, x26
  4060b4:	mov	x2, xzr
  4060b8:	bl	409f1c <__fxstatat@plt+0x6d6c>
  4060bc:	ldr	x8, [x19, #136]
  4060c0:	mov	x25, x0
  4060c4:	add	x3, x19, #0x120
  4060c8:	sub	x5, x29, #0xa0
  4060cc:	ldrb	w8, [x8]
  4060d0:	add	x7, x19, #0x1a0
  4060d4:	strb	w8, [x19, #416]
  4060d8:	add	x8, x19, #0x220
  4060dc:	stp	x8, xzr, [sp, #-16]!
  4060e0:	ldr	w2, [x19, #120]
  4060e4:	ldr	x4, [x19, #128]
  4060e8:	mov	x0, x27
  4060ec:	mov	x1, x25
  4060f0:	mov	w6, wzr
  4060f4:	bl	404d1c <__fxstatat@plt+0x1b6c>
  4060f8:	add	sp, sp, #0x10
  4060fc:	ldrb	w23, [x19, #544]
  406100:	ldrb	w8, [x28]
  406104:	and	w22, w22, w0
  406108:	mov	x0, x25
  40610c:	orr	w8, w8, w23
  406110:	strb	w8, [x28]
  406114:	bl	402ef0 <free@plt>
  406118:	mov	x0, x27
  40611c:	bl	402ef0 <free@plt>
  406120:	cbnz	w23, 4061b0 <__fxstatat@plt+0x3000>
  406124:	ldrb	w8, [x19, #416]
  406128:	and	w9, w20, #0x1
  40612c:	mov	x0, x26
  406130:	orr	w8, w8, w9
  406134:	cmp	w8, #0x0
  406138:	cset	w20, ne  // ne = any
  40613c:	bl	4029c0 <strlen@plt>
  406140:	add	x26, x0, x26
  406144:	ldrb	w8, [x26, #1]!
  406148:	ldr	x27, [x19, #88]
  40614c:	cbnz	w8, 406098 <__fxstatat@plt+0x2ee8>
  406150:	b	4061b0 <__fxstatat@plt+0x3000>
  406154:	bl	403110 <__errno_location@plt>
  406158:	ldr	w23, [x0]
  40615c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406160:	add	x1, x1, #0xbe5
  406164:	mov	w2, #0x5                   	// #5
  406168:	mov	x0, xzr
  40616c:	bl	403060 <dcgettext@plt>
  406170:	mov	x25, x0
  406174:	mov	w0, #0x4                   	// #4
  406178:	mov	x1, x27
  40617c:	bl	40c360 <__fxstatat@plt+0x91b0>
  406180:	mov	x3, x0
  406184:	mov	w0, wzr
  406188:	mov	w1, w23
  40618c:	mov	x2, x25
  406190:	bl	402a00 <error@plt>
  406194:	mov	w26, wzr
  406198:	b	4061cc <__fxstatat@plt+0x301c>
  40619c:	ldr	w10, [x19, #156]
  4061a0:	mov	w26, #0x1                   	// #1
  4061a4:	b	4061d4 <__fxstatat@plt+0x3024>
  4061a8:	mov	w20, wzr
  4061ac:	mov	w22, #0x1                   	// #1
  4061b0:	ldr	x0, [x19, #56]
  4061b4:	bl	402ef0 <free@plt>
  4061b8:	and	w8, w20, #0x1
  4061bc:	ldp	x9, x20, [x19, #136]
  4061c0:	mov	w26, w22
  4061c4:	ldr	w22, [x19, #64]
  4061c8:	strb	w8, [x9]
  4061cc:	ldr	w10, [x19, #156]
  4061d0:	ldr	w23, [x19, #108]
  4061d4:	cmp	w22, #0x0
  4061d8:	mov	w28, wzr
  4061dc:	mov	w25, wzr
  4061e0:	cset	w27, ne  // ne = any
  4061e4:	ldr	w8, [x19, #120]
  4061e8:	ldr	w9, [x19, #72]
  4061ec:	tst	w8, #0xff
  4061f0:	b.eq	406288 <__fxstatat@plt+0x30d8>  // b.none
  4061f4:	mov	w22, w9
  4061f8:	tbz	w10, #0, 406224 <__fxstatat@plt+0x3074>
  4061fc:	ldr	x8, [x21, #64]
  406200:	cbz	x8, 406224 <__fxstatat@plt+0x3074>
  406204:	sub	x1, x29, #0xa0
  406208:	mov	x0, x20
  40620c:	bl	4123c0 <__fxstatat@plt+0xf210>
  406210:	cbnz	w0, 406224 <__fxstatat@plt+0x3074>
  406214:	ldr	x0, [x21, #64]
  406218:	sub	x2, x29, #0xa0
  40621c:	mov	x1, x20
  406220:	bl	409c88 <__fxstatat@plt+0x6ad8>
  406224:	ldrb	w8, [x21, #23]
  406228:	cmp	w22, #0x4, lsl #12
  40622c:	cset	w9, ne  // ne = any
  406230:	cmp	w8, #0x0
  406234:	cset	w8, ne  // ne = any
  406238:	and	w8, w9, w8
  40623c:	orr	w8, w25, w8
  406240:	tbnz	w8, #0, 406428 <__fxstatat@plt+0x3278>
  406244:	ldrb	w8, [x21, #31]
  406248:	ldr	w22, [x19, #80]
  40624c:	cbz	w8, 40633c <__fxstatat@plt+0x318c>
  406250:	add	x8, x19, #0x120
  406254:	ldur	q0, [x8, #72]
  406258:	ldur	q1, [x8, #88]
  40625c:	sub	x1, x29, #0xa0
  406260:	mov	x0, x20
  406264:	stp	q0, q1, [x29, #-160]
  406268:	cbz	w28, 4062e0 <__fxstatat@plt+0x3130>
  40626c:	bl	40dba0 <__fxstatat@plt+0xa9f0>
  406270:	cbz	w0, 40633c <__fxstatat@plt+0x318c>
  406274:	bl	403110 <__errno_location@plt>
  406278:	ldr	w8, [x0]
  40627c:	cmp	w8, #0x26
  406280:	b.ne	4062ec <__fxstatat@plt+0x313c>  // b.any
  406284:	b	40633c <__fxstatat@plt+0x318c>
  406288:	cmp	w9, #0x4, lsl #12
  40628c:	b.eq	4061f4 <__fxstatat@plt+0x3044>  // b.none
  406290:	ldrb	w8, [x21, #20]
  406294:	cbnz	w8, 4061f4 <__fxstatat@plt+0x3044>
  406298:	mov	w22, w9
  40629c:	ldrb	w9, [x21, #33]
  4062a0:	ldrb	w8, [x21, #37]
  4062a4:	cbnz	w9, 4062b4 <__fxstatat@plt+0x3104>
  4062a8:	mov	w9, w22
  4062ac:	cbz	w8, 4061f4 <__fxstatat@plt+0x3044>
  4062b0:	mov	w8, #0x1                   	// #1
  4062b4:	cmp	w8, #0x0
  4062b8:	cset	w1, ne  // ne = any
  4062bc:	mov	x0, x20
  4062c0:	mov	w2, wzr
  4062c4:	mov	x3, x21
  4062c8:	bl	404bb8 <__fxstatat@plt+0x1a08>
  4062cc:	ldrb	w8, [x21, #38]
  4062d0:	ldr	w10, [x19, #156]
  4062d4:	mov	w9, w22
  4062d8:	cbnz	w8, 406530 <__fxstatat@plt+0x3380>
  4062dc:	b	4061f4 <__fxstatat@plt+0x3044>
  4062e0:	bl	40db8c <__fxstatat@plt+0xa9dc>
  4062e4:	cbz	w0, 40633c <__fxstatat@plt+0x318c>
  4062e8:	bl	403110 <__errno_location@plt>
  4062ec:	mov	w22, w26
  4062f0:	ldr	w26, [x0]
  4062f4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4062f8:	add	x1, x1, #0xae6
  4062fc:	mov	w2, #0x5                   	// #5
  406300:	mov	x0, xzr
  406304:	bl	403060 <dcgettext@plt>
  406308:	mov	x25, x0
  40630c:	mov	w0, #0x4                   	// #4
  406310:	mov	x1, x20
  406314:	bl	40c360 <__fxstatat@plt+0x91b0>
  406318:	mov	w1, w26
  40631c:	mov	w26, w22
  406320:	ldr	w22, [x19, #80]
  406324:	mov	x3, x0
  406328:	mov	w0, wzr
  40632c:	mov	x2, x25
  406330:	bl	402a00 <error@plt>
  406334:	ldrb	w8, [x21, #36]
  406338:	cbnz	w8, 404e50 <__fxstatat@plt+0x1ca0>
  40633c:	tbnz	w28, #0, 4063a8 <__fxstatat@plt+0x31f8>
  406340:	ldrb	w8, [x21, #29]
  406344:	cbz	w8, 4063a8 <__fxstatat@plt+0x31f8>
  406348:	ldr	w8, [x19, #120]
  40634c:	tst	w8, #0xff
  406350:	b.ne	406374 <__fxstatat@plt+0x31c4>  // b.any
  406354:	ldr	w8, [x19, #312]
  406358:	ldr	w9, [x19, #184]
  40635c:	cmp	w8, w9
  406360:	b.ne	406374 <__fxstatat@plt+0x31c4>  // b.any
  406364:	ldr	w8, [x19, #316]
  406368:	ldr	w9, [x19, #188]
  40636c:	cmp	w8, w9
  406370:	b.eq	4063a8 <__fxstatat@plt+0x31f8>  // b.none
  406374:	ldr	w8, [x19, #120]
  406378:	add	x3, x19, #0x120
  40637c:	add	x5, x19, #0xa0
  406380:	mov	w2, #0xffffffff            	// #-1
  406384:	tst	w8, #0xff
  406388:	cset	w4, ne  // ne = any
  40638c:	mov	x0, x21
  406390:	mov	x1, x20
  406394:	bl	407e64 <__fxstatat@plt+0x4cb4>
  406398:	cmn	w0, #0x1
  40639c:	b.eq	404e50 <__fxstatat@plt+0x1ca0>  // b.none
  4063a0:	cbnz	w0, 4063a8 <__fxstatat@plt+0x31f8>
  4063a4:	and	w22, w22, #0xfffff1ff
  4063a8:	ldrb	w8, [x21, #39]
  4063ac:	cbz	w8, 4063cc <__fxstatat@plt+0x321c>
  4063b0:	ldr	x0, [x19, #88]
  4063b4:	mov	w1, #0xffffffff            	// #-1
  4063b8:	mov	w3, #0xffffffff            	// #-1
  4063bc:	mov	x2, x20
  4063c0:	mov	x4, x21
  4063c4:	bl	408048 <__fxstatat@plt+0x4e98>
  4063c8:	tbz	w0, #0, 4063d4 <__fxstatat@plt+0x3224>
  4063cc:	tbnz	w28, #0, 406428 <__fxstatat@plt+0x3278>
  4063d0:	b	4063f4 <__fxstatat@plt+0x3244>
  4063d4:	ldrb	w8, [x21, #40]
  4063d8:	cmp	w8, #0x0
  4063dc:	cset	w8, ne  // ne = any
  4063e0:	orr	w9, w28, w8
  4063e4:	cset	w8, eq  // eq = none
  4063e8:	tbz	w9, #0, 4063f4 <__fxstatat@plt+0x3244>
  4063ec:	and	w23, w26, w8
  4063f0:	b	404e54 <__fxstatat@plt+0x1ca4>
  4063f4:	ldrb	w8, [x21, #30]
  4063f8:	cbnz	w8, 406404 <__fxstatat@plt+0x3254>
  4063fc:	ldrb	w8, [x24]
  406400:	cbz	w8, 406b44 <__fxstatat@plt+0x3994>
  406404:	ldr	x0, [x19, #88]
  406408:	mov	w1, #0xffffffff            	// #-1
  40640c:	mov	w3, #0xffffffff            	// #-1
  406410:	mov	x2, x20
  406414:	mov	w4, w22
  406418:	bl	408f80 <__fxstatat@plt+0x5dd0>
  40641c:	cbz	w0, 406428 <__fxstatat@plt+0x3278>
  406420:	ldrb	w8, [x21, #36]
  406424:	cbnz	w8, 404e50 <__fxstatat@plt+0x1ca0>
  406428:	mov	w23, w26
  40642c:	b	404e54 <__fxstatat@plt+0x1ca4>
  406430:	ldrb	w8, [x24]
  406434:	cbz	w8, 40648c <__fxstatat@plt+0x32dc>
  406438:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40643c:	add	x1, x1, #0x6be
  406440:	mov	w2, #0x5                   	// #5
  406444:	mov	x0, xzr
  406448:	bl	403060 <dcgettext@plt>
  40644c:	mov	x21, x0
  406450:	mov	w1, #0x4                   	// #4
  406454:	mov	w0, wzr
  406458:	mov	x2, x22
  40645c:	bl	40c2c8 <__fxstatat@plt+0x9118>
  406460:	mov	x22, x0
  406464:	mov	w0, #0x1                   	// #1
  406468:	mov	w1, #0x4                   	// #4
  40646c:	mov	x2, x20
  406470:	bl	40c2c8 <__fxstatat@plt+0x9118>
  406474:	mov	x4, x0
  406478:	mov	w0, wzr
  40647c:	mov	w1, wzr
  406480:	mov	x2, x21
  406484:	mov	x3, x22
  406488:	b	4069b4 <__fxstatat@plt+0x3804>
  40648c:	mov	w27, wzr
  406490:	ldr	w6, [x19, #156]
  406494:	and	w22, w25, #0xf000
  406498:	cmp	w22, #0x4, lsl #12
  40649c:	b.eq	4065a4 <__fxstatat@plt+0x33f4>  // b.none
  4064a0:	ldrb	w8, [x21, #45]
  4064a4:	cbz	w8, 4065a4 <__fxstatat@plt+0x33f4>
  4064a8:	ldrb	w8, [x21, #31]
  4064ac:	cbz	w8, 4064d4 <__fxstatat@plt+0x3324>
  4064b0:	ldrb	w8, [x24]
  4064b4:	ldr	x9, [x19, #160]
  4064b8:	ldr	x10, [x19, #288]
  4064bc:	cmp	w8, #0x0
  4064c0:	cset	w8, eq  // eq = none
  4064c4:	cmp	x9, x10
  4064c8:	cset	w9, ne  // ne = any
  4064cc:	orr	w3, w8, w9
  4064d0:	b	4064d8 <__fxstatat@plt+0x3328>
  4064d4:	mov	w3, wzr
  4064d8:	add	x1, x19, #0xa0
  4064dc:	add	x2, x19, #0x120
  4064e0:	mov	x0, x20
  4064e4:	bl	40d1c8 <__fxstatat@plt+0xa018>
  4064e8:	ldr	w6, [x19, #156]
  4064ec:	tbnz	w0, #31, 4065a4 <__fxstatat@plt+0x33f4>
  4064f0:	cbz	x26, 4064fc <__fxstatat@plt+0x334c>
  4064f4:	mov	w8, #0x1                   	// #1
  4064f8:	strb	w8, [x26]
  4064fc:	ldp	x2, x1, [x19, #288]
  406500:	mov	x0, x20
  406504:	bl	408884 <__fxstatat@plt+0x56d4>
  406508:	cbz	x0, 406650 <__fxstatat@plt+0x34a0>
  40650c:	ldrb	w3, [x21, #46]
  406510:	ldr	w4, [x19, #108]
  406514:	mov	w2, #0x1                   	// #1
  406518:	mov	x1, x20
  40651c:	mov	w23, #0x1                   	// #1
  406520:	str	x0, [x19, #96]
  406524:	bl	407b48 <__fxstatat@plt+0x4998>
  406528:	tbnz	w0, #0, 404e54 <__fxstatat@plt+0x1ca4>
  40652c:	str	xzr, [x19, #112]
  406530:	ldrb	w8, [x21, #37]
  406534:	cbz	w8, 40653c <__fxstatat@plt+0x338c>
  406538:	bl	407e2c <__fxstatat@plt+0x4c7c>
  40653c:	ldr	x22, [x19, #112]
  406540:	ldr	x8, [x19, #96]
  406544:	cbnz	x8, 406550 <__fxstatat@plt+0x33a0>
  406548:	ldp	x1, x0, [x19, #288]
  40654c:	bl	4087d0 <__fxstatat@plt+0x5620>
  406550:	cbz	x22, 404e50 <__fxstatat@plt+0x1ca0>
  406554:	mov	x0, x22
  406558:	mov	x1, x20
  40655c:	bl	402f80 <rename@plt>
  406560:	cbz	w0, 406658 <__fxstatat@plt+0x34a8>
  406564:	bl	403110 <__errno_location@plt>
  406568:	ldr	w21, [x0]
  40656c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406570:	add	x1, x1, #0xb1c
  406574:	mov	w2, #0x5                   	// #5
  406578:	mov	x0, xzr
  40657c:	bl	403060 <dcgettext@plt>
  406580:	mov	x22, x0
  406584:	mov	w0, #0x4                   	// #4
  406588:	mov	x1, x20
  40658c:	bl	40c360 <__fxstatat@plt+0x91b0>
  406590:	mov	x3, x0
  406594:	mov	w0, wzr
  406598:	mov	w1, w21
  40659c:	mov	x2, x22
  4065a0:	b	404e4c <__fxstatat@plt+0x1c9c>
  4065a4:	ldrb	w8, [x24]
  4065a8:	cbz	w8, 40660c <__fxstatat@plt+0x345c>
  4065ac:	ldr	w8, [x21, #8]
  4065b0:	cmp	w8, #0x2
  4065b4:	b.eq	4065fc <__fxstatat@plt+0x344c>  // b.none
  4065b8:	cmp	w8, #0x3
  4065bc:	b.eq	4065e4 <__fxstatat@plt+0x3434>  // b.none
  4065c0:	cmp	w8, #0x4
  4065c4:	b.ne	40664c <__fxstatat@plt+0x349c>  // b.any
  4065c8:	ldrb	w8, [x21, #47]
  4065cc:	cbz	w8, 40664c <__fxstatat@plt+0x349c>
  4065d0:	ldr	w1, [x19, #176]
  4065d4:	mov	x0, x20
  4065d8:	bl	408114 <__fxstatat@plt+0x4f64>
  4065dc:	ldr	w6, [x19, #156]
  4065e0:	tbnz	w0, #0, 40664c <__fxstatat@plt+0x349c>
  4065e4:	add	x2, x19, #0xa0
  4065e8:	mov	x0, x21
  4065ec:	mov	x1, x20
  4065f0:	bl	407c4c <__fxstatat@plt+0x4a9c>
  4065f4:	ldr	w6, [x19, #156]
  4065f8:	tbnz	w0, #0, 40664c <__fxstatat@plt+0x349c>
  4065fc:	mov	w23, #0x1                   	// #1
  406600:	cbz	x26, 404e54 <__fxstatat@plt+0x1ca4>
  406604:	strb	w23, [x26]
  406608:	b	404e54 <__fxstatat@plt+0x1ca4>
  40660c:	cmp	w22, #0x4, lsl #12
  406610:	b.eq	40664c <__fxstatat@plt+0x349c>  // b.none
  406614:	ldr	w8, [x21, #8]
  406618:	cmp	w8, #0x2
  40661c:	b.eq	406650 <__fxstatat@plt+0x34a0>  // b.none
  406620:	cmp	w8, #0x3
  406624:	b.ne	40664c <__fxstatat@plt+0x349c>  // b.any
  406628:	add	x2, x19, #0xa0
  40662c:	mov	x0, x21
  406630:	mov	x1, x20
  406634:	bl	407c4c <__fxstatat@plt+0x4a9c>
  406638:	mov	w23, #0x1                   	// #1
  40663c:	cbnz	w27, 404e54 <__fxstatat@plt+0x1ca4>
  406640:	ldr	w6, [x19, #156]
  406644:	tbnz	w0, #0, 4066b4 <__fxstatat@plt+0x3504>
  406648:	b	404e54 <__fxstatat@plt+0x1ca4>
  40664c:	cbz	w27, 4066b4 <__fxstatat@plt+0x3504>
  406650:	mov	w23, #0x1                   	// #1
  406654:	b	404e54 <__fxstatat@plt+0x1ca4>
  406658:	ldrb	w8, [x21, #46]
  40665c:	cbz	w8, 404e50 <__fxstatat@plt+0x1ca0>
  406660:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406664:	add	x1, x1, #0xb30
  406668:	mov	w2, #0x5                   	// #5
  40666c:	mov	x0, xzr
  406670:	bl	403060 <dcgettext@plt>
  406674:	mov	x21, x0
  406678:	mov	w1, #0x4                   	// #4
  40667c:	mov	w0, wzr
  406680:	mov	x2, x22
  406684:	bl	40c2c8 <__fxstatat@plt+0x9118>
  406688:	mov	x22, x0
  40668c:	mov	w0, #0x1                   	// #1
  406690:	mov	w1, #0x4                   	// #4
  406694:	mov	x2, x20
  406698:	bl	40c2c8 <__fxstatat@plt+0x9118>
  40669c:	mov	x3, x0
  4066a0:	mov	w0, #0x1                   	// #1
  4066a4:	mov	x1, x21
  4066a8:	mov	x2, x22
  4066ac:	bl	402c70 <__printf_chk@plt>
  4066b0:	b	404e50 <__fxstatat@plt+0x1ca0>
  4066b4:	ldr	w8, [x19, #176]
  4066b8:	ldr	x27, [x19, #88]
  4066bc:	and	w8, w8, #0xf000
  4066c0:	cmp	w8, #0x4, lsl #12
  4066c4:	b.eq	406714 <__fxstatat@plt+0x3564>  // b.none
  4066c8:	cmp	w22, #0x4, lsl #12
  4066cc:	b.ne	4066e0 <__fxstatat@plt+0x3530>  // b.any
  4066d0:	ldrb	w8, [x24]
  4066d4:	cbz	w8, 406964 <__fxstatat@plt+0x37b4>
  4066d8:	ldr	w8, [x21]
  4066dc:	cbz	w8, 406964 <__fxstatat@plt+0x37b4>
  4066e0:	tbz	w6, #0, 406714 <__fxstatat@plt+0x3564>
  4066e4:	ldr	w8, [x21]
  4066e8:	cmp	w8, #0x3
  4066ec:	b.eq	406714 <__fxstatat@plt+0x3564>  // b.none
  4066f0:	ldr	x0, [x21, #64]
  4066f4:	add	x2, x19, #0xa0
  4066f8:	mov	x1, x20
  4066fc:	bl	409d0c <__fxstatat@plt+0x6b5c>
  406700:	ldr	w6, [x19, #156]
  406704:	tbz	w0, #0, 406714 <__fxstatat@plt+0x3564>
  406708:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40670c:	add	x1, x1, #0x70e
  406710:	b	40696c <__fxstatat@plt+0x37bc>
  406714:	cmp	w22, #0x4, lsl #12
  406718:	b.eq	40673c <__fxstatat@plt+0x358c>  // b.none
  40671c:	ldr	w8, [x19, #176]
  406720:	and	w8, w8, #0xf000
  406724:	cmp	w8, #0x4, lsl #12
  406728:	b.ne	40673c <__fxstatat@plt+0x358c>  // b.any
  40672c:	ldrb	w8, [x24]
  406730:	cbz	w8, 4069bc <__fxstatat@plt+0x380c>
  406734:	ldr	w8, [x21]
  406738:	cbz	w8, 4069bc <__fxstatat@plt+0x380c>
  40673c:	ldrb	w23, [x24]
  406740:	cbz	w23, 40676c <__fxstatat@plt+0x35bc>
  406744:	ldr	w8, [x19, #304]
  406748:	and	w8, w8, #0xf000
  40674c:	cmp	w8, #0x4, lsl #12
  406750:	b.ne	40676c <__fxstatat@plt+0x35bc>  // b.any
  406754:	ldr	w8, [x19, #176]
  406758:	and	w8, w8, #0xf000
  40675c:	cmp	w8, #0x4, lsl #12
  406760:	b.eq	40676c <__fxstatat@plt+0x35bc>  // b.none
  406764:	ldr	w8, [x21]
  406768:	cbz	w8, 406a9c <__fxstatat@plt+0x38ec>
  40676c:	mov	x22, x27
  406770:	ldr	w27, [x21]
  406774:	cbz	w27, 4067c4 <__fxstatat@plt+0x3614>
  406778:	mov	x0, x22
  40677c:	bl	409adc <__fxstatat@plt+0x692c>
  406780:	ldrb	w8, [x0]
  406784:	ldr	w6, [x19, #156]
  406788:	cmp	w8, #0x2e
  40678c:	b.ne	4067b0 <__fxstatat@plt+0x3600>  // b.any
  406790:	ldrb	w8, [x0, #1]
  406794:	cmp	w8, #0x2e
  406798:	mov	w8, #0x1                   	// #1
  40679c:	cinc	x8, x8, eq  // eq = none
  4067a0:	ldrb	w8, [x0, x8]
  4067a4:	cbz	w8, 4067c4 <__fxstatat@plt+0x3614>
  4067a8:	cmp	w8, #0x2f
  4067ac:	b.eq	4067c4 <__fxstatat@plt+0x3614>  // b.none
  4067b0:	cbnz	w23, 4067e8 <__fxstatat@plt+0x3638>
  4067b4:	ldr	w8, [x19, #176]
  4067b8:	and	w8, w8, #0xf000
  4067bc:	cmp	w8, #0x4, lsl #12
  4067c0:	b.ne	4067e8 <__fxstatat@plt+0x3638>  // b.any
  4067c4:	ldr	w8, [x19, #176]
  4067c8:	and	w8, w8, #0xf000
  4067cc:	cmp	w8, #0x4, lsl #12
  4067d0:	b.ne	40694c <__fxstatat@plt+0x379c>  // b.any
  4067d4:	mov	x8, xzr
  4067d8:	mov	w23, #0x11                  	// #17
  4067dc:	mov	x27, x22
  4067e0:	mov	x22, xzr
  4067e4:	b	406a94 <__fxstatat@plt+0x38e4>
  4067e8:	cmp	w27, #0x3
  4067ec:	mov	x27, x22
  4067f0:	b.eq	406900 <__fxstatat@plt+0x3750>  // b.none
  4067f4:	mov	x23, x0
  4067f8:	bl	4029c0 <strlen@plt>
  4067fc:	str	x0, [x19, #120]
  406800:	mov	x0, x20
  406804:	bl	409adc <__fxstatat@plt+0x692c>
  406808:	str	x0, [x19, #80]
  40680c:	bl	4029c0 <strlen@plt>
  406810:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  406814:	ldr	x8, [x8, #2344]
  406818:	mov	x22, x0
  40681c:	mov	x0, x8
  406820:	str	x8, [x19, #72]
  406824:	bl	4029c0 <strlen@plt>
  406828:	ldr	x10, [x19, #120]
  40682c:	add	x8, x0, x22
  406830:	str	x0, [x19, #64]
  406834:	str	x22, [x19, #96]
  406838:	cmp	x10, x8
  40683c:	b.ne	406900 <__fxstatat@plt+0x3750>  // b.any
  406840:	ldr	x1, [x19, #80]
  406844:	ldr	x2, [x19, #96]
  406848:	mov	x0, x23
  40684c:	bl	402d00 <bcmp@plt>
  406850:	cbnz	w0, 406900 <__fxstatat@plt+0x3750>
  406854:	ldr	x8, [x19, #96]
  406858:	ldr	x1, [x19, #72]
  40685c:	add	x0, x23, x8
  406860:	bl	402e70 <strcmp@plt>
  406864:	cbnz	w0, 406900 <__fxstatat@plt+0x3750>
  406868:	mov	x0, x20
  40686c:	bl	4029c0 <strlen@plt>
  406870:	ldr	x8, [x19, #64]
  406874:	mov	x22, x0
  406878:	add	x8, x8, x0
  40687c:	add	x0, x8, #0x1
  406880:	bl	40e338 <__fxstatat@plt+0xb188>
  406884:	mov	x3, #0xffffffffffffffff    	// #-1
  406888:	mov	x1, x20
  40688c:	mov	x2, x22
  406890:	mov	x23, x0
  406894:	bl	403030 <__mempcpy_chk@plt>
  406898:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40689c:	ldr	x1, [x8, #2344]
  4068a0:	bl	402fd0 <strcpy@plt>
  4068a4:	sub	x1, x29, #0xa0
  4068a8:	mov	x0, x23
  4068ac:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  4068b0:	mov	w22, w0
  4068b4:	mov	x0, x23
  4068b8:	bl	402ef0 <free@plt>
  4068bc:	cbnz	w22, 406900 <__fxstatat@plt+0x3750>
  4068c0:	ldr	x8, [x19, #296]
  4068c4:	ldur	x9, [x29, #-152]
  4068c8:	cmp	x8, x9
  4068cc:	b.ne	406900 <__fxstatat@plt+0x3750>  // b.any
  4068d0:	ldr	x8, [x19, #288]
  4068d4:	ldur	x9, [x29, #-160]
  4068d8:	cmp	x8, x9
  4068dc:	b.ne	406900 <__fxstatat@plt+0x3750>  // b.any
  4068e0:	ldrb	w8, [x24]
  4068e4:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  4068e8:	adrp	x10, 413000 <__fxstatat@plt+0xfe50>
  4068ec:	add	x9, x9, #0x79d
  4068f0:	add	x10, x10, #0x7cf
  4068f4:	cmp	w8, #0x0
  4068f8:	csel	x1, x10, x9, eq  // eq = none
  4068fc:	b	40696c <__fxstatat@plt+0x37bc>
  406900:	ldr	w2, [x21]
  406904:	mov	w0, #0xffffff9c            	// #-100
  406908:	mov	x1, x20
  40690c:	bl	4096fc <__fxstatat@plt+0x654c>
  406910:	cbz	x0, 4069f0 <__fxstatat@plt+0x3840>
  406914:	mov	x23, x0
  406918:	bl	4029c0 <strlen@plt>
  40691c:	add	x9, x0, #0x10
  406920:	mov	x8, sp
  406924:	and	x9, x9, #0xfffffffffffffff0
  406928:	sub	x22, x8, x9
  40692c:	add	x2, x0, #0x1
  406930:	mov	sp, x22
  406934:	mov	x0, x22
  406938:	mov	x1, x23
  40693c:	bl	402990 <memcpy@plt>
  406940:	mov	x0, x23
  406944:	bl	402ef0 <free@plt>
  406948:	b	406a84 <__fxstatat@plt+0x38d4>
  40694c:	ldr	w10, [x19, #112]
  406950:	mov	x27, x22
  406954:	cbz	w23, 406a0c <__fxstatat@plt+0x385c>
  406958:	mov	x22, xzr
  40695c:	mov	w23, #0x11                  	// #17
  406960:	b	404fc0 <__fxstatat@plt+0x1e10>
  406964:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406968:	add	x1, x1, #0x6da
  40696c:	mov	w2, #0x5                   	// #5
  406970:	mov	x0, xzr
  406974:	bl	403060 <dcgettext@plt>
  406978:	mov	x21, x0
  40697c:	mov	w1, #0x4                   	// #4
  406980:	mov	w0, wzr
  406984:	mov	x2, x20
  406988:	bl	40c2c8 <__fxstatat@plt+0x9118>
  40698c:	mov	x20, x0
  406990:	mov	w0, #0x1                   	// #1
  406994:	mov	w1, #0x4                   	// #4
  406998:	mov	x2, x27
  40699c:	bl	40c2c8 <__fxstatat@plt+0x9118>
  4069a0:	mov	x4, x0
  4069a4:	mov	w0, wzr
  4069a8:	mov	w1, wzr
  4069ac:	mov	x2, x21
  4069b0:	mov	x3, x20
  4069b4:	bl	402a00 <error@plt>
  4069b8:	b	404e50 <__fxstatat@plt+0x1ca0>
  4069bc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4069c0:	add	x1, x1, #0x739
  4069c4:	mov	w2, #0x5                   	// #5
  4069c8:	mov	x0, xzr
  4069cc:	bl	403060 <dcgettext@plt>
  4069d0:	mov	x21, x0
  4069d4:	mov	w0, #0x4                   	// #4
  4069d8:	mov	x1, x20
  4069dc:	bl	40c360 <__fxstatat@plt+0x91b0>
  4069e0:	mov	x3, x0
  4069e4:	mov	w0, wzr
  4069e8:	mov	w1, wzr
  4069ec:	b	404e48 <__fxstatat@plt+0x1c98>
  4069f0:	bl	403110 <__errno_location@plt>
  4069f4:	ldr	w23, [x0]
  4069f8:	cmp	w23, #0x2
  4069fc:	b.eq	406a80 <__fxstatat@plt+0x38d0>  // b.none
  406a00:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406a04:	add	x1, x1, #0x802
  406a08:	b	406b18 <__fxstatat@plt+0x3968>
  406a0c:	ldrb	w8, [x21, #21]
  406a10:	cbz	w8, 406adc <__fxstatat@plt+0x392c>
  406a14:	mov	x0, x20
  406a18:	bl	403140 <unlink@plt>
  406a1c:	cbz	w0, 406a30 <__fxstatat@plt+0x3880>
  406a20:	bl	403110 <__errno_location@plt>
  406a24:	ldr	w23, [x0]
  406a28:	cmp	w23, #0x2
  406a2c:	b.ne	406b10 <__fxstatat@plt+0x3960>  // b.any
  406a30:	ldrb	w8, [x21, #46]
  406a34:	cbz	w8, 406a80 <__fxstatat@plt+0x38d0>
  406a38:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406a3c:	add	x1, x1, #0x5e3
  406a40:	mov	w2, #0x5                   	// #5
  406a44:	mov	x0, xzr
  406a48:	bl	403060 <dcgettext@plt>
  406a4c:	mov	x23, x0
  406a50:	mov	w0, #0x4                   	// #4
  406a54:	mov	x1, x20
  406a58:	bl	40c360 <__fxstatat@plt+0x91b0>
  406a5c:	mov	x2, x0
  406a60:	mov	w0, #0x1                   	// #1
  406a64:	mov	w8, #0x1                   	// #1
  406a68:	mov	x1, x23
  406a6c:	str	w8, [x19, #120]
  406a70:	bl	402c70 <__printf_chk@plt>
  406a74:	mov	x22, xzr
  406a78:	mov	w23, #0x11                  	// #17
  406a7c:	b	406a90 <__fxstatat@plt+0x38e0>
  406a80:	mov	x22, xzr
  406a84:	mov	w8, #0x1                   	// #1
  406a88:	mov	w23, #0x11                  	// #17
  406a8c:	str	w8, [x19, #120]
  406a90:	ldr	w6, [x19, #156]
  406a94:	ldr	w10, [x19, #112]
  406a98:	b	404fc0 <__fxstatat@plt+0x1e10>
  406a9c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406aa0:	add	x1, x1, #0x76a
  406aa4:	mov	w2, #0x5                   	// #5
  406aa8:	mov	x0, xzr
  406aac:	bl	403060 <dcgettext@plt>
  406ab0:	mov	x21, x0
  406ab4:	mov	w1, #0x3                   	// #3
  406ab8:	mov	w0, wzr
  406abc:	mov	x2, x27
  406ac0:	bl	40c524 <__fxstatat@plt+0x9374>
  406ac4:	mov	x22, x0
  406ac8:	mov	w1, #0x3                   	// #3
  406acc:	mov	w0, wzr
  406ad0:	mov	x2, x20
  406ad4:	bl	40c524 <__fxstatat@plt+0x9374>
  406ad8:	b	406474 <__fxstatat@plt+0x32c4>
  406adc:	ldrb	w8, [x21, #34]
  406ae0:	cbz	w8, 406af0 <__fxstatat@plt+0x3940>
  406ae4:	ldr	w8, [x19, #180]
  406ae8:	cmp	w8, #0x1
  406aec:	b.hi	406a14 <__fxstatat@plt+0x3864>  // b.pmore
  406af0:	ldr	w8, [x21, #4]
  406af4:	cmp	w8, #0x2
  406af8:	b.ne	406958 <__fxstatat@plt+0x37a8>  // b.any
  406afc:	ldr	w8, [x19, #304]
  406b00:	and	w8, w8, #0xf000
  406b04:	cmp	w8, #0x8, lsl #12
  406b08:	b.eq	406958 <__fxstatat@plt+0x37a8>  // b.none
  406b0c:	b	406a14 <__fxstatat@plt+0x3864>
  406b10:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406b14:	add	x1, x1, #0x2d9
  406b18:	mov	w2, #0x5                   	// #5
  406b1c:	mov	x0, xzr
  406b20:	bl	403060 <dcgettext@plt>
  406b24:	mov	x21, x0
  406b28:	mov	w0, #0x4                   	// #4
  406b2c:	mov	x1, x20
  406b30:	bl	40c360 <__fxstatat@plt+0x91b0>
  406b34:	mov	x3, x0
  406b38:	mov	w0, wzr
  406b3c:	mov	w1, w23
  406b40:	b	404e48 <__fxstatat@plt+0x1c98>
  406b44:	ldrb	w8, [x21, #43]
  406b48:	cbz	w8, 406cd0 <__fxstatat@plt+0x3b20>
  406b4c:	ldr	w2, [x21, #16]
  406b50:	b	406d04 <__fxstatat@plt+0x3b54>
  406b54:	sub	x0, x29, #0xa0
  406b58:	mov	w2, #0x80                  	// #128
  406b5c:	mov	x1, x23
  406b60:	bl	402990 <memcpy@plt>
  406b64:	ldr	x8, [x19, #552]
  406b68:	ldur	x9, [x29, #-152]
  406b6c:	ldr	w6, [x19, #156]
  406b70:	cmp	x8, x9
  406b74:	b.ne	405154 <__fxstatat@plt+0x1fa4>  // b.any
  406b78:	ldr	x8, [x19, #544]
  406b7c:	ldur	x9, [x29, #-160]
  406b80:	cmp	x8, x9
  406b84:	b.ne	405154 <__fxstatat@plt+0x1fa4>  // b.any
  406b88:	ldrb	w8, [x21, #23]
  406b8c:	cbz	w8, 406438 <__fxstatat@plt+0x3288>
  406b90:	ldr	w8, [x23, #16]
  406b94:	and	w8, w8, #0xf000
  406b98:	cmp	w8, #0xa, lsl #12
  406b9c:	cset	w27, ne  // ne = any
  406ba0:	b	406494 <__fxstatat@plt+0x32e4>
  406ba4:	ldr	w8, [x19, #80]
  406ba8:	mov	w22, w23
  406bac:	mov	x0, x20
  406bb0:	mov	x2, xzr
  406bb4:	bic	w23, w8, w23
  406bb8:	mov	w1, w23
  406bbc:	str	w25, [x19, #72]
  406bc0:	bl	410868 <__fxstatat@plt+0xd6b8>
  406bc4:	cbz	w0, 406d18 <__fxstatat@plt+0x3b68>
  406bc8:	and	w1, w23, #0xffffefff
  406bcc:	mov	x0, x20
  406bd0:	bl	402b30 <mkfifo@plt>
  406bd4:	cbz	w0, 406d18 <__fxstatat@plt+0x3b68>
  406bd8:	bl	403110 <__errno_location@plt>
  406bdc:	ldr	w22, [x0]
  406be0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406be4:	add	x1, x1, #0xa39
  406be8:	b	405a08 <__fxstatat@plt+0x2858>
  406bec:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406bf0:	add	x1, x1, #0xacd
  406bf4:	b	405a98 <__fxstatat@plt+0x28e8>
  406bf8:	ldr	x1, [x19, #336]
  406bfc:	mov	x0, x27
  406c00:	str	w25, [x19, #72]
  406c04:	mov	w22, w23
  406c08:	bl	409098 <__fxstatat@plt+0x5ee8>
  406c0c:	cbz	x0, 406d50 <__fxstatat@plt+0x3ba0>
  406c10:	ldrb	w3, [x21, #22]
  406c14:	mov	w1, #0xffffff9c            	// #-100
  406c18:	mov	w4, #0xffffffff            	// #-1
  406c1c:	mov	x2, x20
  406c20:	mov	x25, x0
  406c24:	bl	408e54 <__fxstatat@plt+0x5ca4>
  406c28:	cmp	w0, #0x1
  406c2c:	b.lt	406d64 <__fxstatat@plt+0x3bb4>  // b.tstop
  406c30:	ldr	w8, [x19, #120]
  406c34:	mov	w23, w0
  406c38:	cbnz	w8, 406c94 <__fxstatat@plt+0x3ae4>
  406c3c:	ldrb	w8, [x21, #45]
  406c40:	cbz	w8, 406c94 <__fxstatat@plt+0x3ae4>
  406c44:	ldr	w8, [x19, #176]
  406c48:	and	w8, w8, #0xf000
  406c4c:	cmp	w8, #0xa, lsl #12
  406c50:	b.ne	406c94 <__fxstatat@plt+0x3ae4>  // b.any
  406c54:	ldr	x26, [x19, #208]
  406c58:	mov	x0, x25
  406c5c:	bl	4029c0 <strlen@plt>
  406c60:	cmp	x26, x0
  406c64:	b.ne	406c94 <__fxstatat@plt+0x3ae4>  // b.any
  406c68:	mov	x0, x20
  406c6c:	mov	x1, x26
  406c70:	bl	409098 <__fxstatat@plt+0x5ee8>
  406c74:	cbz	x0, 406c94 <__fxstatat@plt+0x3ae4>
  406c78:	mov	x1, x25
  406c7c:	mov	x26, x0
  406c80:	bl	402e70 <strcmp@plt>
  406c84:	mov	w27, w0
  406c88:	mov	x0, x26
  406c8c:	bl	402ef0 <free@plt>
  406c90:	cbz	w27, 406d64 <__fxstatat@plt+0x3bb4>
  406c94:	mov	x0, x25
  406c98:	bl	402ef0 <free@plt>
  406c9c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406ca0:	add	x1, x1, #0xa8a
  406ca4:	mov	w2, #0x5                   	// #5
  406ca8:	mov	x0, xzr
  406cac:	bl	403060 <dcgettext@plt>
  406cb0:	mov	x22, x0
  406cb4:	mov	w0, #0x4                   	// #4
  406cb8:	mov	x1, x20
  406cbc:	bl	40c360 <__fxstatat@plt+0x91b0>
  406cc0:	mov	x3, x0
  406cc4:	mov	w0, wzr
  406cc8:	mov	w1, w23
  406ccc:	b	405e00 <__fxstatat@plt+0x2c50>
  406cd0:	ldr	w8, [x19, #120]
  406cd4:	tst	w8, #0xff
  406cd8:	b.eq	406d28 <__fxstatat@plt+0x3b78>  // b.none
  406cdc:	ldrb	w8, [x21, #32]
  406ce0:	cbz	w8, 406d28 <__fxstatat@plt+0x3b78>
  406ce4:	and	w8, w22, #0x7000
  406ce8:	orr	w8, w8, #0x8000
  406cec:	mov	w9, #0x1b6                 	// #438
  406cf0:	cmp	w8, #0xc, lsl #12
  406cf4:	mov	w8, #0x1ff                 	// #511
  406cf8:	csel	w21, w8, w9, eq  // eq = none
  406cfc:	bl	407b0c <__fxstatat@plt+0x495c>
  406d00:	bic	w2, w21, w0
  406d04:	mov	w1, #0xffffffff            	// #-1
  406d08:	mov	x0, x20
  406d0c:	bl	409028 <__fxstatat@plt+0x5e78>
  406d10:	cbnz	w0, 404e50 <__fxstatat@plt+0x1ca0>
  406d14:	b	406428 <__fxstatat@plt+0x3278>
  406d18:	mov	w28, wzr
  406d1c:	mov	w25, wzr
  406d20:	mov	w27, wzr
  406d24:	b	405a44 <__fxstatat@plt+0x2894>
  406d28:	mov	w22, w23
  406d2c:	cbz	w23, 406d48 <__fxstatat@plt+0x3b98>
  406d30:	bl	407b0c <__fxstatat@plt+0x495c>
  406d34:	bics	wzr, w22, w0
  406d38:	cset	w8, eq  // eq = none
  406d3c:	orr	w8, w27, w8
  406d40:	bic	w22, w22, w0
  406d44:	tbz	w8, #0, 406e50 <__fxstatat@plt+0x3ca0>
  406d48:	cbz	w27, 406428 <__fxstatat@plt+0x3278>
  406d4c:	b	406f1c <__fxstatat@plt+0x3d6c>
  406d50:	bl	403110 <__errno_location@plt>
  406d54:	ldr	w23, [x0]
  406d58:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406d5c:	add	x1, x1, #0xa6d
  406d60:	b	405ce8 <__fxstatat@plt+0x2b38>
  406d64:	mov	x0, x25
  406d68:	bl	402ef0 <free@plt>
  406d6c:	ldrb	w8, [x21, #37]
  406d70:	mov	x26, x21
  406d74:	cbz	w8, 406d7c <__fxstatat@plt+0x3bcc>
  406d78:	bl	407e2c <__fxstatat@plt+0x4c7c>
  406d7c:	ldrb	w8, [x26, #29]
  406d80:	cbz	w8, 406df0 <__fxstatat@plt+0x3c40>
  406d84:	ldr	w1, [x19, #312]
  406d88:	ldr	w2, [x19, #316]
  406d8c:	mov	x0, x20
  406d90:	bl	402eb0 <lchown@plt>
  406d94:	cbz	w0, 406df0 <__fxstatat@plt+0x3c40>
  406d98:	bl	403110 <__errno_location@plt>
  406d9c:	ldr	w23, [x0]
  406da0:	cmp	w23, #0x16
  406da4:	b.eq	406db0 <__fxstatat@plt+0x3c00>  // b.none
  406da8:	cmp	w23, #0x1
  406dac:	b.ne	406db8 <__fxstatat@plt+0x3c08>  // b.any
  406db0:	ldrb	w8, [x26, #26]
  406db4:	cbz	w8, 406df0 <__fxstatat@plt+0x3c40>
  406db8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406dbc:	add	x1, x1, #0xaa9
  406dc0:	mov	w2, #0x5                   	// #5
  406dc4:	mov	x0, xzr
  406dc8:	bl	403060 <dcgettext@plt>
  406dcc:	mov	x2, x0
  406dd0:	mov	w0, wzr
  406dd4:	mov	w1, w23
  406dd8:	mov	x3, x20
  406ddc:	bl	402a00 <error@plt>
  406de0:	ldrb	w8, [x26, #36]
  406de4:	cbz	w8, 406df0 <__fxstatat@plt+0x3c40>
  406de8:	mov	x21, x26
  406dec:	b	406530 <__fxstatat@plt+0x3380>
  406df0:	ldr	w10, [x19, #156]
  406df4:	mov	w25, wzr
  406df8:	mov	w27, wzr
  406dfc:	mov	w28, #0x1                   	// #1
  406e00:	mov	w23, w22
  406e04:	mov	x21, x26
  406e08:	mov	w26, #0x1                   	// #1
  406e0c:	b	4061e4 <__fxstatat@plt+0x3034>
  406e10:	tbnz	w20, #31, 406e80 <__fxstatat@plt+0x3cd0>
  406e14:	ldr	x8, [x19, #56]
  406e18:	ldrb	w8, [x8, #37]
  406e1c:	cbz	w8, 406e80 <__fxstatat@plt+0x3cd0>
  406e20:	mov	w8, #0x1                   	// #1
  406e24:	ldr	x20, [x19, #56]
  406e28:	ldr	x0, [x19, #144]
  406e2c:	cmp	w8, #0x0
  406e30:	cset	w1, ne  // ne = any
  406e34:	mov	w2, wzr
  406e38:	mov	x3, x20
  406e3c:	bl	404bb8 <__fxstatat@plt+0x1a08>
  406e40:	ldrb	w8, [x20, #38]
  406e44:	cbz	w8, 406ef0 <__fxstatat@plt+0x3d40>
  406e48:	str	wzr, [x19, #120]
  406e4c:	b	407008 <__fxstatat@plt+0x3e58>
  406e50:	ldr	w8, [x19, #120]
  406e54:	tst	w8, #0xff
  406e58:	b.eq	406f0c <__fxstatat@plt+0x3d5c>  // b.none
  406e5c:	add	x1, x19, #0xa0
  406e60:	mov	x0, x20
  406e64:	bl	4123c0 <__fxstatat@plt+0xf210>
  406e68:	cbz	w0, 406f0c <__fxstatat@plt+0x3d5c>
  406e6c:	bl	403110 <__errno_location@plt>
  406e70:	ldr	w21, [x0]
  406e74:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406e78:	add	x1, x1, #0x656
  406e7c:	b	406574 <__fxstatat@plt+0x33c4>
  406e80:	ldr	w8, [x19, #52]
  406e84:	tbz	w8, #31, 406ef0 <__fxstatat@plt+0x3d40>
  406e88:	ldr	x8, [x19, #56]
  406e8c:	ldrb	w8, [x8, #22]
  406e90:	cbz	w8, 406ef0 <__fxstatat@plt+0x3d40>
  406e94:	ldr	x0, [x19, #144]
  406e98:	bl	403140 <unlink@plt>
  406e9c:	cbz	w0, 406f80 <__fxstatat@plt+0x3dd0>
  406ea0:	ldr	w23, [x27]
  406ea4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406ea8:	add	x1, x1, #0x2d9
  406eac:	mov	w2, #0x5                   	// #5
  406eb0:	mov	x0, xzr
  406eb4:	bl	403060 <dcgettext@plt>
  406eb8:	ldr	x20, [x19, #144]
  406ebc:	mov	x26, x0
  406ec0:	mov	w0, #0x4                   	// #4
  406ec4:	mov	x1, x20
  406ec8:	bl	40c360 <__fxstatat@plt+0x91b0>
  406ecc:	mov	x3, x0
  406ed0:	mov	w0, wzr
  406ed4:	mov	w1, w23
  406ed8:	mov	x2, x26
  406edc:	bl	402a00 <error@plt>
  406ee0:	str	wzr, [x19, #120]
  406ee4:	mov	w22, wzr
  406ee8:	mov	x27, xzr
  406eec:	b	407070 <__fxstatat@plt+0x3ec0>
  406ef0:	ldr	x20, [x19, #144]
  406ef4:	ldr	w22, [x19, #52]
  406ef8:	ldr	x24, [x19, #40]
  406efc:	ldr	x21, [x19, #56]
  406f00:	str	wzr, [x19, #120]
  406f04:	str	wzr, [x19, #128]
  406f08:	b	40714c <__fxstatat@plt+0x3f9c>
  406f0c:	ldr	w8, [x19, #176]
  406f10:	bics	wzr, w22, w8
  406f14:	str	w8, [x19, #52]
  406f18:	b.eq	406428 <__fxstatat@plt+0x3278>  // b.none
  406f1c:	ldr	w8, [x19, #52]
  406f20:	mov	x0, x20
  406f24:	orr	w1, w22, w8
  406f28:	bl	402bf0 <chmod@plt>
  406f2c:	cbz	w0, 406428 <__fxstatat@plt+0x3278>
  406f30:	bl	403110 <__errno_location@plt>
  406f34:	ldr	w22, [x0]
  406f38:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406f3c:	add	x1, x1, #0xafe
  406f40:	mov	w2, #0x5                   	// #5
  406f44:	mov	x0, xzr
  406f48:	bl	403060 <dcgettext@plt>
  406f4c:	mov	x24, x0
  406f50:	mov	w0, #0x4                   	// #4
  406f54:	mov	x1, x20
  406f58:	bl	40c360 <__fxstatat@plt+0x91b0>
  406f5c:	mov	x3, x0
  406f60:	mov	w0, wzr
  406f64:	mov	w1, w22
  406f68:	mov	x2, x24
  406f6c:	bl	402a00 <error@plt>
  406f70:	ldrb	w8, [x21, #36]
  406f74:	mov	w23, wzr
  406f78:	cbnz	w8, 404e54 <__fxstatat@plt+0x1ca4>
  406f7c:	b	406428 <__fxstatat@plt+0x3278>
  406f80:	ldr	x8, [x19, #56]
  406f84:	ldrb	w8, [x8, #46]
  406f88:	cbz	w8, 406fc0 <__fxstatat@plt+0x3e10>
  406f8c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  406f90:	add	x1, x1, #0x5e3
  406f94:	mov	w2, #0x5                   	// #5
  406f98:	mov	x0, xzr
  406f9c:	bl	403060 <dcgettext@plt>
  406fa0:	ldr	x1, [x19, #144]
  406fa4:	mov	x23, x0
  406fa8:	mov	w0, #0x4                   	// #4
  406fac:	bl	40c360 <__fxstatat@plt+0x91b0>
  406fb0:	mov	x2, x0
  406fb4:	mov	w0, #0x1                   	// #1
  406fb8:	mov	x1, x23
  406fbc:	bl	402c70 <__printf_chk@plt>
  406fc0:	ldr	x21, [x19, #56]
  406fc4:	ldr	w9, [x19, #108]
  406fc8:	ldr	x20, [x19, #144]
  406fcc:	ldr	x24, [x19, #40]
  406fd0:	ldrb	w8, [x21, #33]
  406fd4:	str	w9, [x19, #128]
  406fd8:	cbz	w8, 40707c <__fxstatat@plt+0x3ecc>
  406fdc:	ldr	x0, [x19, #88]
  406fe0:	mov	w3, #0x1                   	// #1
  406fe4:	mov	w8, #0x1                   	// #1
  406fe8:	mov	x1, x20
  406fec:	mov	x4, x21
  406ff0:	str	w8, [x19, #120]
  406ff4:	bl	404b04 <__fxstatat@plt+0x1954>
  406ff8:	ldr	w8, [x19, #108]
  406ffc:	str	w8, [x19, #128]
  407000:	tbz	w0, #0, 405ec8 <__fxstatat@plt+0x2d18>
  407004:	b	40707c <__fxstatat@plt+0x3ecc>
  407008:	mov	w26, wzr
  40700c:	mov	x27, xzr
  407010:	ldr	w0, [x19, #52]
  407014:	bl	402d80 <close@plt>
  407018:	tbnz	w0, #31, 407028 <__fxstatat@plt+0x3e78>
  40701c:	ldr	x20, [x19, #144]
  407020:	and	w22, w26, #0x1
  407024:	b	407070 <__fxstatat@plt+0x3ec0>
  407028:	bl	403110 <__errno_location@plt>
  40702c:	ldr	w23, [x0]
  407030:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407034:	add	x1, x1, #0xcce
  407038:	mov	w2, #0x5                   	// #5
  40703c:	mov	x0, xzr
  407040:	bl	403060 <dcgettext@plt>
  407044:	ldr	x20, [x19, #144]
  407048:	mov	x26, x0
  40704c:	mov	w0, #0x4                   	// #4
  407050:	mov	x1, x20
  407054:	bl	40c360 <__fxstatat@plt+0x91b0>
  407058:	mov	x3, x0
  40705c:	mov	w0, wzr
  407060:	mov	w1, w23
  407064:	mov	x2, x26
  407068:	bl	402a00 <error@plt>
  40706c:	mov	w22, wzr
  407070:	ldr	x24, [x19, #40]
  407074:	ldr	x21, [x19, #56]
  407078:	b	405ed0 <__fxstatat@plt+0x2d20>
  40707c:	ldr	w8, [x19, #64]
  407080:	ldr	w9, [x19, #128]
  407084:	mov	w1, #0xc1                  	// #193
  407088:	mov	x0, x20
  40708c:	bic	w27, w8, w9
  407090:	mov	w2, w27
  407094:	bl	409be4 <__fxstatat@plt+0x6a34>
  407098:	mov	w22, w0
  40709c:	bl	403110 <__errno_location@plt>
  4070a0:	ldr	w23, [x0]
  4070a4:	tbz	w22, #31, 407104 <__fxstatat@plt+0x3f54>
  4070a8:	cmp	w23, #0x11
  4070ac:	b.ne	407104 <__fxstatat@plt+0x3f54>  // b.any
  4070b0:	ldrb	w8, [x24]
  4070b4:	cbnz	w8, 407100 <__fxstatat@plt+0x3f50>
  4070b8:	mov	x28, x0
  4070bc:	add	x1, x19, #0x1a0
  4070c0:	mov	x0, x20
  4070c4:	bl	4123c0 <__fxstatat@plt+0xf210>
  4070c8:	cbnz	w0, 407100 <__fxstatat@plt+0x3f50>
  4070cc:	ldr	w8, [x19, #432]
  4070d0:	and	w8, w8, #0xf000
  4070d4:	cmp	w8, #0xa, lsl #12
  4070d8:	b.ne	407100 <__fxstatat@plt+0x3f50>  // b.any
  4070dc:	ldrb	w8, [x21, #48]
  4070e0:	cbz	w8, 4076a8 <__fxstatat@plt+0x44f8>
  4070e4:	mov	w1, #0x41                  	// #65
  4070e8:	mov	x0, x20
  4070ec:	mov	w2, w27
  4070f0:	bl	409be4 <__fxstatat@plt+0x6a34>
  4070f4:	ldr	w23, [x28]
  4070f8:	mov	w22, w0
  4070fc:	b	407104 <__fxstatat@plt+0x3f54>
  407100:	mov	w23, #0x11                  	// #17
  407104:	cmp	w23, #0x15
  407108:	mov	w8, #0x1                   	// #1
  40710c:	str	w8, [x19, #120]
  407110:	b.ne	40714c <__fxstatat@plt+0x3f9c>  // b.any
  407114:	tbz	w22, #31, 40714c <__fxstatat@plt+0x3f9c>
  407118:	ldrb	w8, [x20]
  40711c:	cbnz	w8, 407128 <__fxstatat@plt+0x3f78>
  407120:	mov	w23, #0x15                  	// #21
  407124:	b	407144 <__fxstatat@plt+0x3f94>
  407128:	mov	x0, x20
  40712c:	bl	4029c0 <strlen@plt>
  407130:	add	x8, x0, x20
  407134:	ldurb	w8, [x8, #-1]
  407138:	mov	w9, #0x14                  	// #20
  40713c:	cmp	w8, #0x2f
  407140:	cinc	w23, w9, ne  // ne = any
  407144:	mov	w8, #0x1                   	// #1
  407148:	str	w8, [x19, #120]
  40714c:	tbz	w22, #31, 407190 <__fxstatat@plt+0x3fe0>
  407150:	ldr	w8, [x19, #120]
  407154:	tst	w8, #0xff
  407158:	b.ne	40716c <__fxstatat@plt+0x3fbc>  // b.any
  40715c:	cmp	w23, #0x2
  407160:	b.ne	40716c <__fxstatat@plt+0x3fbc>  // b.any
  407164:	ldrb	w8, [x24]
  407168:	cbz	w8, 40707c <__fxstatat@plt+0x3ecc>
  40716c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407170:	add	x1, x1, #0xc81
  407174:	mov	w2, #0x5                   	// #5
  407178:	mov	x0, xzr
  40717c:	bl	403060 <dcgettext@plt>
  407180:	mov	x26, x0
  407184:	mov	w0, #0x4                   	// #4
  407188:	mov	x1, x20
  40718c:	b	405b4c <__fxstatat@plt+0x299c>
  407190:	sub	x1, x29, #0xa0
  407194:	mov	w0, w22
  407198:	str	x21, [x19, #56]
  40719c:	str	x24, [x19, #40]
  4071a0:	str	x20, [x19, #144]
  4071a4:	str	w22, [x19, #52]
  4071a8:	bl	4123b0 <__fxstatat@plt+0xf200>
  4071ac:	cbz	w0, 4071f4 <__fxstatat@plt+0x4044>
  4071b0:	bl	403110 <__errno_location@plt>
  4071b4:	ldr	w23, [x0]
  4071b8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4071bc:	add	x1, x1, #0xc11
  4071c0:	mov	w2, #0x5                   	// #5
  4071c4:	mov	x0, xzr
  4071c8:	bl	403060 <dcgettext@plt>
  4071cc:	ldr	x1, [x19, #144]
  4071d0:	mov	x27, x0
  4071d4:	mov	w0, #0x4                   	// #4
  4071d8:	bl	40c360 <__fxstatat@plt+0x91b0>
  4071dc:	mov	x3, x0
  4071e0:	mov	w0, wzr
  4071e4:	mov	w1, w23
  4071e8:	mov	x2, x27
  4071ec:	bl	402a00 <error@plt>
  4071f0:	b	407008 <__fxstatat@plt+0x3e58>
  4071f4:	cbz	w26, 40728c <__fxstatat@plt+0x40dc>
  4071f8:	ldr	x8, [x19, #56]
  4071fc:	ldr	w8, [x8, #56]
  407200:	cbz	w8, 4073a8 <__fxstatat@plt+0x41f8>
  407204:	ldr	w0, [x19, #52]
  407208:	mov	w1, #0x9409                	// #37897
  40720c:	movk	w1, #0x4004, lsl #16
  407210:	mov	w2, w25
  407214:	bl	403180 <ioctl@plt>
  407218:	cbz	w0, 40728c <__fxstatat@plt+0x40dc>
  40721c:	ldr	x8, [x19, #56]
  407220:	ldr	w8, [x8, #56]
  407224:	cmp	w8, #0x2
  407228:	b.ne	4073a8 <__fxstatat@plt+0x41f8>  // b.any
  40722c:	bl	403110 <__errno_location@plt>
  407230:	ldr	w23, [x0]
  407234:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407238:	add	x1, x1, #0xc9f
  40723c:	mov	w2, #0x5                   	// #5
  407240:	mov	x0, xzr
  407244:	bl	403060 <dcgettext@plt>
  407248:	ldr	x2, [x19, #144]
  40724c:	mov	x27, x0
  407250:	mov	w1, #0x4                   	// #4
  407254:	mov	w0, wzr
  407258:	bl	40c2c8 <__fxstatat@plt+0x9118>
  40725c:	ldr	x2, [x19, #88]
  407260:	mov	x28, x0
  407264:	mov	w0, #0x1                   	// #1
  407268:	mov	w1, #0x4                   	// #4
  40726c:	bl	40c2c8 <__fxstatat@plt+0x9118>
  407270:	mov	x4, x0
  407274:	mov	w0, wzr
  407278:	mov	w1, w23
  40727c:	mov	x2, x27
  407280:	mov	x3, x28
  407284:	bl	402a00 <error@plt>
  407288:	b	407008 <__fxstatat@plt+0x3e58>
  40728c:	mov	x27, xzr
  407290:	ldr	x8, [x19, #56]
  407294:	ldrb	w8, [x8, #31]
  407298:	cbz	w8, 40730c <__fxstatat@plt+0x415c>
  40729c:	add	x8, x19, #0x120
  4072a0:	ldur	q0, [x8, #72]
  4072a4:	ldur	q1, [x8, #88]
  4072a8:	ldr	w0, [x19, #52]
  4072ac:	ldr	x1, [x19, #144]
  4072b0:	add	x2, x19, #0x1a0
  4072b4:	stp	q0, q1, [x19, #416]
  4072b8:	bl	40d6ac <__fxstatat@plt+0xa4fc>
  4072bc:	cbz	w0, 40730c <__fxstatat@plt+0x415c>
  4072c0:	bl	403110 <__errno_location@plt>
  4072c4:	ldr	w23, [x0]
  4072c8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4072cc:	add	x1, x1, #0xae6
  4072d0:	mov	w2, #0x5                   	// #5
  4072d4:	mov	x0, xzr
  4072d8:	bl	403060 <dcgettext@plt>
  4072dc:	ldr	x1, [x19, #144]
  4072e0:	mov	x28, x0
  4072e4:	mov	w0, #0x4                   	// #4
  4072e8:	bl	40c360 <__fxstatat@plt+0x91b0>
  4072ec:	mov	x3, x0
  4072f0:	mov	w0, wzr
  4072f4:	mov	w1, w23
  4072f8:	mov	x2, x28
  4072fc:	bl	402a00 <error@plt>
  407300:	ldr	x8, [x19, #56]
  407304:	ldrb	w8, [x8, #36]
  407308:	cbnz	w8, 4079d8 <__fxstatat@plt+0x4828>
  40730c:	ldr	x8, [x19, #56]
  407310:	ldrb	w8, [x8, #29]
  407314:	cbz	w8, 407374 <__fxstatat@plt+0x41c4>
  407318:	ldr	w8, [x19, #312]
  40731c:	ldur	w9, [x29, #-136]
  407320:	cmp	w8, w9
  407324:	b.ne	407338 <__fxstatat@plt+0x4188>  // b.any
  407328:	ldr	w8, [x19, #316]
  40732c:	ldur	w9, [x29, #-132]
  407330:	cmp	w8, w9
  407334:	b.eq	407374 <__fxstatat@plt+0x41c4>  // b.none
  407338:	ldr	w8, [x19, #120]
  40733c:	ldr	x0, [x19, #56]
  407340:	ldr	x1, [x19, #144]
  407344:	ldr	w2, [x19, #52]
  407348:	tst	w8, #0xff
  40734c:	cset	w4, ne  // ne = any
  407350:	add	x3, x19, #0x120
  407354:	sub	x5, x29, #0xa0
  407358:	bl	407e64 <__fxstatat@plt+0x4cb4>
  40735c:	cmn	w0, #0x1
  407360:	b.eq	4079d8 <__fxstatat@plt+0x4828>  // b.none
  407364:	cbnz	w0, 407374 <__fxstatat@plt+0x41c4>
  407368:	ldr	w8, [x19, #136]
  40736c:	and	w8, w8, #0xfffff1ff
  407370:	str	w8, [x19, #136]
  407374:	ldr	x8, [x19, #56]
  407378:	ldrb	w8, [x8, #39]
  40737c:	cbz	w8, 4076a0 <__fxstatat@plt+0x44f0>
  407380:	ldurb	w8, [x29, #-144]
  407384:	tbnz	w8, #7, 407698 <__fxstatat@plt+0x44e8>
  407388:	bl	402a40 <geteuid@plt>
  40738c:	cbz	w0, 407698 <__fxstatat@plt+0x44e8>
  407390:	ldr	w8, [x19, #52]
  407394:	tbnz	w8, #31, 407724 <__fxstatat@plt+0x4574>
  407398:	ldr	w0, [x19, #52]
  40739c:	mov	w1, #0x180                 	// #384
  4073a0:	bl	402cd0 <fchmod@plt>
  4073a4:	b	407730 <__fxstatat@plt+0x4580>
  4073a8:	bl	402d40 <getpagesize@plt>
  4073ac:	ldur	w8, [x29, #-104]
  4073b0:	mov	w9, #0x20000               	// #131072
  4073b4:	mov	w23, w0
  4073b8:	mov	w3, #0x2                   	// #2
  4073bc:	cmp	w8, #0x20, lsl #12
  4073c0:	csel	w24, w8, w9, gt
  4073c4:	cmp	w8, #0x0
  4073c8:	mov	w9, #0x200                 	// #512
  4073cc:	mov	w0, w25
  4073d0:	mov	x1, xzr
  4073d4:	mov	x2, xzr
  4073d8:	csel	w22, w8, w9, gt
  4073dc:	bl	409bac <__fxstatat@plt+0x69fc>
  4073e0:	ldr	w8, [x19, #560]
  4073e4:	and	w27, w8, #0xf000
  4073e8:	cmp	w27, #0x8, lsl #12
  4073ec:	b.ne	407410 <__fxstatat@plt+0x4260>  // b.any
  4073f0:	ldr	x8, [x19, #592]
  4073f4:	ldr	x9, [x19, #608]
  4073f8:	add	x10, x8, #0x1ff
  4073fc:	cmp	x8, #0x0
  407400:	csel	x8, x10, x8, lt  // lt = tstop
  407404:	cmp	x9, x8, asr #9
  407408:	cset	w26, lt  // lt = tstop
  40740c:	b	407414 <__fxstatat@plt+0x4264>
  407410:	mov	w26, wzr
  407414:	ldur	w8, [x29, #-144]
  407418:	sxtw	x28, w23
  40741c:	and	w8, w8, #0xf000
  407420:	cmp	w8, #0x8, lsl #12
  407424:	b.ne	407450 <__fxstatat@plt+0x42a0>  // b.any
  407428:	ldr	x8, [x19, #56]
  40742c:	ldr	w9, [x8, #12]
  407430:	cmp	w9, #0x2
  407434:	cset	w8, eq  // eq = none
  407438:	cmp	w9, #0x3
  40743c:	mov	w9, #0x1                   	// #1
  407440:	str	w9, [x19, #12]
  407444:	b.eq	4074a8 <__fxstatat@plt+0x42f8>  // b.none
  407448:	and	w8, w26, w8
  40744c:	tbnz	w8, #0, 4074a8 <__fxstatat@plt+0x42f8>
  407450:	ldr	w8, [x19, #600]
  407454:	mov	x9, #0x7fffffffffffffff    	// #9223372036854775807
  407458:	sub	x23, x9, x28
  40745c:	mov	w9, #0x20000               	// #131072
  407460:	cmp	w8, #0x20, lsl #12
  407464:	csel	w0, w8, w9, gt
  407468:	mov	x1, x24
  40746c:	mov	x2, x23
  407470:	bl	4097b0 <__fxstatat@plt+0x6600>
  407474:	ldr	x8, [x19, #592]
  407478:	mov	w9, #0x8000                	// #32768
  40747c:	str	wzr, [x19, #12]
  407480:	cmp	x8, x24
  407484:	ccmp	w27, w9, #0x0, cc  // cc = lo, ul, last
  407488:	csinc	x8, x24, x8, ne  // ne = any
  40748c:	add	x8, x0, x8
  407490:	sub	x8, x8, #0x1
  407494:	udiv	x8, x8, x0
  407498:	mul	x8, x8, x0
  40749c:	sub	x9, x8, #0x1
  4074a0:	cmp	x9, x23
  4074a4:	csel	x24, x8, x0, cc  // cc = lo, ul, last
  4074a8:	sxtw	x8, w22
  4074ac:	add	x0, x24, x28
  4074b0:	str	x8, [x19]
  4074b4:	bl	40e338 <__fxstatat@plt+0xb188>
  4074b8:	add	x8, x0, x28
  4074bc:	sub	x8, x8, #0x1
  4074c0:	udiv	x8, x8, x28
  4074c4:	mov	x27, x0
  4074c8:	mul	x8, x8, x28
  4074cc:	str	x8, [x19, #32]
  4074d0:	cbz	w26, 407924 <__fxstatat@plt+0x4774>
  4074d4:	mov	w8, #0x1                   	// #1
  4074d8:	ldr	x21, [x19, #592]
  4074dc:	str	w8, [x19, #28]
  4074e0:	ldr	w8, [x19, #12]
  4074e4:	cbz	w8, 4074f4 <__fxstatat@plt+0x4344>
  4074e8:	ldr	x8, [x19, #56]
  4074ec:	ldr	w8, [x8, #12]
  4074f0:	str	w8, [x19, #28]
  4074f4:	add	x1, x19, #0x1a0
  4074f8:	mov	w0, w25
  4074fc:	bl	40899c <__fxstatat@plt+0x57ec>
  407500:	ldr	w8, [x19, #28]
  407504:	mov	x26, xzr
  407508:	mov	x23, xzr
  40750c:	mov	x20, xzr
  407510:	cmp	w8, #0x3
  407514:	ldr	x8, [x19]
  407518:	mov	w22, #0x1                   	// #1
  40751c:	csel	w8, w8, wzr, eq  // eq = none
  407520:	sxtw	x8, w8
  407524:	str	x8, [x19, #16]
  407528:	add	x0, x19, #0x1a0
  40752c:	bl	4089bc <__fxstatat@plt+0x580c>
  407530:	tbz	w0, #0, 407884 <__fxstatat@plt+0x46d4>
  407534:	ldr	x8, [x19, #440]
  407538:	cbz	x8, 40767c <__fxstatat@plt+0x44cc>
  40753c:	mov	x10, xzr
  407540:	mov	w22, #0x1                   	// #1
  407544:	ldr	x8, [x19, #456]
  407548:	mov	w9, #0x18                  	// #24
  40754c:	mov	x11, x20
  407550:	mov	x14, x21
  407554:	madd	x8, x10, x9, x8
  407558:	ldp	x9, x8, [x8]
  40755c:	mov	x10, x26
  407560:	add	x12, x8, x9
  407564:	cmp	x9, x21
  407568:	csel	x13, x21, x9, gt
  40756c:	cmp	x12, x21
  407570:	sub	x12, x21, x13
  407574:	csel	x9, x13, x9, gt
  407578:	csel	x26, x12, x8, gt
  40757c:	sub	x8, x9, x11
  407580:	mov	x20, x9
  407584:	subs	x23, x8, x10
  407588:	b.eq	4075bc <__fxstatat@plt+0x440c>  // b.none
  40758c:	mov	w0, w25
  407590:	mov	x1, x20
  407594:	mov	w2, wzr
  407598:	bl	402b20 <lseek@plt>
  40759c:	tbnz	x0, #63, 4076f4 <__fxstatat@plt+0x4544>
  4075a0:	ldr	w8, [x19, #28]
  4075a4:	cmp	w8, #0x1
  4075a8:	b.ne	4075c4 <__fxstatat@plt+0x4414>  // b.any
  4075ac:	ldr	w0, [x19, #52]
  4075b0:	mov	x1, x23
  4075b4:	bl	408544 <__fxstatat@plt+0x5394>
  4075b8:	tbz	w0, #0, 4077f4 <__fxstatat@plt+0x4644>
  4075bc:	mov	w28, wzr
  4075c0:	b	4075e8 <__fxstatat@plt+0x4438>
  4075c4:	ldr	w8, [x19, #28]
  4075c8:	ldr	w0, [x19, #52]
  4075cc:	ldr	x1, [x19, #144]
  4075d0:	mov	x3, x23
  4075d4:	cmp	w8, #0x3
  4075d8:	cset	w2, eq  // eq = none
  4075dc:	bl	40848c <__fxstatat@plt+0x52dc>
  4075e0:	tbz	w0, #0, 407838 <__fxstatat@plt+0x4688>
  4075e4:	mov	w28, #0x1                   	// #1
  4075e8:	sub	sp, sp, #0x20
  4075ec:	ldr	w1, [x19, #52]
  4075f0:	ldr	x2, [x19, #32]
  4075f4:	ldr	x4, [x19, #16]
  4075f8:	ldr	x6, [x19, #88]
  4075fc:	ldr	x7, [x19, #144]
  407600:	sub	x8, x29, #0x1c
  407604:	str	x8, [sp, #16]
  407608:	sub	x8, x29, #0x18
  40760c:	mov	w5, #0x1                   	// #1
  407610:	mov	w0, w25
  407614:	mov	x3, x24
  407618:	stp	x26, x8, [sp]
  40761c:	bl	408160 <__fxstatat@plt+0x4fb0>
  407620:	add	sp, sp, #0x20
  407624:	tbz	w0, #0, 407838 <__fxstatat@plt+0x4688>
  407628:	ldur	x8, [x29, #-24]
  40762c:	ldurb	w9, [x29, #-28]
  407630:	add	x23, x8, x20
  407634:	cmp	x23, x21
  407638:	b.eq	407664 <__fxstatat@plt+0x44b4>  // b.none
  40763c:	ldr	x10, [x19, #440]
  407640:	add	w11, w22, #0x1
  407644:	cmp	x10, w22, uxtw
  407648:	mov	w10, w22
  40764c:	mov	w22, w11
  407650:	b.hi	407544 <__fxstatat@plt+0x4394>  // b.pmore
  407654:	cmp	x8, #0x0
  407658:	csel	w8, w28, w9, eq  // eq = none
  40765c:	and	w22, w8, #0x1
  407660:	b	40767c <__fxstatat@plt+0x44cc>
  407664:	cmp	x8, #0x0
  407668:	csel	w8, w28, w9, eq  // eq = none
  40766c:	mov	w9, #0x1                   	// #1
  407670:	strb	w9, [x19, #449]
  407674:	and	w22, w8, #0x1
  407678:	mov	x23, x21
  40767c:	ldr	x0, [x19, #456]
  407680:	bl	402ef0 <free@plt>
  407684:	ldrb	w8, [x19, #449]
  407688:	str	xzr, [x19, #456]
  40768c:	str	xzr, [x19, #440]
  407690:	cbz	w8, 407528 <__fxstatat@plt+0x4378>
  407694:	b	40788c <__fxstatat@plt+0x46dc>
  407698:	mov	w22, wzr
  40769c:	b	407738 <__fxstatat@plt+0x4588>
  4076a0:	mov	w26, #0x1                   	// #1
  4076a4:	b	407794 <__fxstatat@plt+0x45e4>
  4076a8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4076ac:	add	x1, x1, #0xc59
  4076b0:	mov	w2, #0x5                   	// #5
  4076b4:	mov	x0, xzr
  4076b8:	bl	403060 <dcgettext@plt>
  4076bc:	mov	x23, x0
  4076c0:	mov	w0, #0x4                   	// #4
  4076c4:	mov	x1, x20
  4076c8:	bl	40c360 <__fxstatat@plt+0x91b0>
  4076cc:	mov	x3, x0
  4076d0:	mov	w0, wzr
  4076d4:	mov	w1, wzr
  4076d8:	mov	x2, x23
  4076dc:	bl	402a00 <error@plt>
  4076e0:	mov	w8, #0x1                   	// #1
  4076e4:	mov	w22, wzr
  4076e8:	mov	x27, xzr
  4076ec:	str	w8, [x19, #120]
  4076f0:	b	405ed0 <__fxstatat@plt+0x2d20>
  4076f4:	bl	403110 <__errno_location@plt>
  4076f8:	ldr	w23, [x0]
  4076fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407700:	add	x1, x1, #0xd00
  407704:	mov	w2, #0x5                   	// #5
  407708:	mov	x0, xzr
  40770c:	bl	403060 <dcgettext@plt>
  407710:	ldr	x1, [x19, #88]
  407714:	mov	x28, x0
  407718:	mov	w0, #0x4                   	// #4
  40771c:	bl	40c360 <__fxstatat@plt+0x91b0>
  407720:	b	407824 <__fxstatat@plt+0x4674>
  407724:	ldr	x0, [x19, #144]
  407728:	mov	w1, #0x180                 	// #384
  40772c:	bl	402bf0 <chmod@plt>
  407730:	cmp	w0, #0x0
  407734:	cset	w22, eq  // eq = none
  407738:	ldr	x0, [x19, #88]
  40773c:	ldr	x2, [x19, #144]
  407740:	ldr	w3, [x19, #52]
  407744:	ldr	x4, [x19, #56]
  407748:	mov	w1, w25
  40774c:	bl	408048 <__fxstatat@plt+0x4e98>
  407750:	tbz	w0, #0, 40775c <__fxstatat@plt+0x45ac>
  407754:	mov	w26, #0x1                   	// #1
  407758:	b	407768 <__fxstatat@plt+0x45b8>
  40775c:	ldr	x8, [x19, #56]
  407760:	ldrb	w8, [x8, #40]
  407764:	eor	w26, w8, #0x1
  407768:	cbz	w22, 407794 <__fxstatat@plt+0x45e4>
  40776c:	ldr	w8, [x19, #64]
  407770:	ldr	w9, [x19, #128]
  407774:	bic	w1, w8, w9
  407778:	ldr	w8, [x19, #52]
  40777c:	tbnz	w8, #31, 40778c <__fxstatat@plt+0x45dc>
  407780:	ldr	w0, [x19, #52]
  407784:	bl	402cd0 <fchmod@plt>
  407788:	b	407794 <__fxstatat@plt+0x45e4>
  40778c:	ldr	x0, [x19, #144]
  407790:	bl	402bf0 <chmod@plt>
  407794:	ldr	x8, [x19, #56]
  407798:	ldrb	w8, [x8, #30]
  40779c:	cbnz	w8, 4077ac <__fxstatat@plt+0x45fc>
  4077a0:	ldr	x8, [x19, #40]
  4077a4:	ldrb	w8, [x8]
  4077a8:	cbz	w8, 4077dc <__fxstatat@plt+0x462c>
  4077ac:	ldr	x0, [x19, #88]
  4077b0:	ldr	x2, [x19, #144]
  4077b4:	ldr	w3, [x19, #52]
  4077b8:	ldr	w4, [x19, #136]
  4077bc:	mov	w1, w25
  4077c0:	bl	408f80 <__fxstatat@plt+0x5dd0>
  4077c4:	cbz	w0, 407010 <__fxstatat@plt+0x3e60>
  4077c8:	ldr	x8, [x19, #56]
  4077cc:	ldrb	w8, [x8, #36]
  4077d0:	cmp	w8, #0x0
  4077d4:	csel	w26, w26, wzr, eq  // eq = none
  4077d8:	b	407010 <__fxstatat@plt+0x3e60>
  4077dc:	ldr	x8, [x19, #56]
  4077e0:	ldrb	w8, [x8, #43]
  4077e4:	cbz	w8, 40784c <__fxstatat@plt+0x469c>
  4077e8:	ldr	x8, [x19, #56]
  4077ec:	ldr	w2, [x8, #16]
  4077f0:	b	407870 <__fxstatat@plt+0x46c0>
  4077f4:	bl	403110 <__errno_location@plt>
  4077f8:	ldr	w23, [x0]
  4077fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407800:	add	x1, x1, #0xd10
  407804:	mov	w2, #0x5                   	// #5
  407808:	mov	x0, xzr
  40780c:	bl	403060 <dcgettext@plt>
  407810:	ldr	x2, [x19, #144]
  407814:	mov	x28, x0
  407818:	mov	w1, #0x3                   	// #3
  40781c:	mov	w0, wzr
  407820:	bl	40c524 <__fxstatat@plt+0x9374>
  407824:	mov	x3, x0
  407828:	mov	w0, wzr
  40782c:	mov	w1, w23
  407830:	mov	x2, x28
  407834:	bl	402a00 <error@plt>
  407838:	ldr	x0, [x19, #456]
  40783c:	bl	402ef0 <free@plt>
  407840:	str	xzr, [x19, #456]
  407844:	str	xzr, [x19, #440]
  407848:	b	4079d8 <__fxstatat@plt+0x4828>
  40784c:	ldr	w8, [x19, #120]
  407850:	tst	w8, #0xff
  407854:	b.eq	4078d0 <__fxstatat@plt+0x4720>  // b.none
  407858:	ldr	x8, [x19, #56]
  40785c:	ldrb	w8, [x8, #32]
  407860:	cbz	w8, 4078d0 <__fxstatat@plt+0x4720>
  407864:	bl	407b0c <__fxstatat@plt+0x495c>
  407868:	mov	w8, #0x1b6                 	// #438
  40786c:	bic	w2, w8, w0
  407870:	ldr	x0, [x19, #144]
  407874:	ldr	w1, [x19, #52]
  407878:	bl	409028 <__fxstatat@plt+0x5e78>
  40787c:	cmp	w0, #0x0
  407880:	b	4077d4 <__fxstatat@plt+0x4624>
  407884:	ldrb	w8, [x19, #449]
  407888:	cbz	w8, 40791c <__fxstatat@plt+0x476c>
  40788c:	subs	x1, x21, x23
  407890:	b.gt	407900 <__fxstatat@plt+0x4750>
  407894:	tbnz	w22, #0, 407900 <__fxstatat@plt+0x4750>
  407898:	ldr	w8, [x19, #28]
  40789c:	cmp	w8, #0x3
  4078a0:	b.ne	407290 <__fxstatat@plt+0x40e0>  // b.any
  4078a4:	subs	x2, x21, x23
  4078a8:	b.le	407290 <__fxstatat@plt+0x40e0>
  4078ac:	ldr	w0, [x19, #52]
  4078b0:	mov	x1, x23
  4078b4:	bl	40860c <__fxstatat@plt+0x545c>
  4078b8:	tbz	w0, #31, 407290 <__fxstatat@plt+0x40e0>
  4078bc:	bl	403110 <__errno_location@plt>
  4078c0:	ldr	w23, [x0]
  4078c4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4078c8:	add	x1, x1, #0xd21
  4078cc:	b	4079a8 <__fxstatat@plt+0x47f8>
  4078d0:	ldr	w8, [x19, #128]
  4078d4:	cbz	w8, 407010 <__fxstatat@plt+0x3e60>
  4078d8:	bl	407b0c <__fxstatat@plt+0x495c>
  4078dc:	ldr	w8, [x19, #128]
  4078e0:	bics	wzr, w8, w0
  4078e4:	b.eq	407010 <__fxstatat@plt+0x3e60>  // b.none
  4078e8:	ldr	w8, [x19, #52]
  4078ec:	tbnz	w8, #31, 407a28 <__fxstatat@plt+0x4878>
  4078f0:	ldr	w0, [x19, #52]
  4078f4:	ldr	w1, [x19, #64]
  4078f8:	bl	402cd0 <fchmod@plt>
  4078fc:	b	407a34 <__fxstatat@plt+0x4884>
  407900:	ldr	w8, [x19, #28]
  407904:	cmp	w8, #0x1
  407908:	b.ne	4079e0 <__fxstatat@plt+0x4830>  // b.any
  40790c:	ldr	w0, [x19, #52]
  407910:	bl	408544 <__fxstatat@plt+0x5394>
  407914:	tbnz	w0, #0, 407290 <__fxstatat@plt+0x40e0>
  407918:	b	407998 <__fxstatat@plt+0x47e8>
  40791c:	ldrb	w8, [x19, #448]
  407920:	cbz	w8, 4079f4 <__fxstatat@plt+0x4844>
  407924:	ldr	x8, [x19, #56]
  407928:	ldr	w9, [x19, #12]
  40792c:	ldr	w8, [x8, #12]
  407930:	cmp	w9, #0x0
  407934:	ldr	x9, [x19]
  407938:	csel	x4, x9, xzr, ne  // ne = any
  40793c:	cmp	w8, #0x3
  407940:	cset	w5, eq  // eq = none
  407944:	sub	sp, sp, #0x20
  407948:	ldr	w1, [x19, #52]
  40794c:	ldr	x2, [x19, #32]
  407950:	ldr	x6, [x19, #88]
  407954:	ldr	x7, [x19, #144]
  407958:	sub	x8, x29, #0x18
  40795c:	add	x9, x19, #0x1a0
  407960:	mov	x10, #0xffffffffffffffff    	// #-1
  407964:	mov	w0, w25
  407968:	mov	x3, x24
  40796c:	stp	x9, x8, [sp, #8]
  407970:	str	x10, [sp]
  407974:	bl	408160 <__fxstatat@plt+0x4fb0>
  407978:	add	sp, sp, #0x20
  40797c:	tbz	w0, #0, 4079d8 <__fxstatat@plt+0x4828>
  407980:	ldurb	w8, [x29, #-24]
  407984:	cbz	w8, 407290 <__fxstatat@plt+0x40e0>
  407988:	ldr	x1, [x19, #416]
  40798c:	ldr	w0, [x19, #52]
  407990:	bl	403090 <ftruncate@plt>
  407994:	tbz	w0, #31, 407290 <__fxstatat@plt+0x40e0>
  407998:	bl	403110 <__errno_location@plt>
  40799c:	ldr	w23, [x0]
  4079a0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4079a4:	add	x1, x1, #0xcba
  4079a8:	mov	w2, #0x5                   	// #5
  4079ac:	mov	x0, xzr
  4079b0:	bl	403060 <dcgettext@plt>
  4079b4:	ldr	x1, [x19, #144]
  4079b8:	mov	x28, x0
  4079bc:	mov	w0, #0x4                   	// #4
  4079c0:	bl	40c360 <__fxstatat@plt+0x91b0>
  4079c4:	mov	x3, x0
  4079c8:	mov	w0, wzr
  4079cc:	mov	w1, w23
  4079d0:	mov	x2, x28
  4079d4:	bl	402a00 <error@plt>
  4079d8:	mov	w26, wzr
  4079dc:	b	407010 <__fxstatat@plt+0x3e60>
  4079e0:	ldr	w0, [x19, #52]
  4079e4:	mov	x1, x21
  4079e8:	bl	403090 <ftruncate@plt>
  4079ec:	cbnz	w0, 407998 <__fxstatat@plt+0x47e8>
  4079f0:	b	407898 <__fxstatat@plt+0x46e8>
  4079f4:	bl	403110 <__errno_location@plt>
  4079f8:	ldr	w23, [x0]
  4079fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407a00:	add	x1, x1, #0xce1
  407a04:	mov	w2, #0x5                   	// #5
  407a08:	mov	x0, xzr
  407a0c:	bl	403060 <dcgettext@plt>
  407a10:	ldr	x2, [x19, #88]
  407a14:	mov	x28, x0
  407a18:	mov	w1, #0x3                   	// #3
  407a1c:	mov	w0, wzr
  407a20:	bl	40c524 <__fxstatat@plt+0x9374>
  407a24:	b	4079c4 <__fxstatat@plt+0x4814>
  407a28:	ldr	x0, [x19, #144]
  407a2c:	ldr	w1, [x19, #64]
  407a30:	bl	402bf0 <chmod@plt>
  407a34:	cbz	w0, 407010 <__fxstatat@plt+0x3e60>
  407a38:	bl	403110 <__errno_location@plt>
  407a3c:	ldr	w23, [x0]
  407a40:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407a44:	add	x1, x1, #0xafe
  407a48:	mov	w2, #0x5                   	// #5
  407a4c:	mov	x0, xzr
  407a50:	bl	403060 <dcgettext@plt>
  407a54:	ldr	x1, [x19, #144]
  407a58:	mov	x28, x0
  407a5c:	mov	w0, #0x4                   	// #4
  407a60:	bl	40c360 <__fxstatat@plt+0x91b0>
  407a64:	mov	x3, x0
  407a68:	mov	w0, wzr
  407a6c:	mov	w1, w23
  407a70:	mov	x2, x28
  407a74:	bl	402a00 <error@plt>
  407a78:	b	4077c8 <__fxstatat@plt+0x4618>
  407a7c:	stp	x29, x30, [sp, #-32]!
  407a80:	movi	v0.2d, #0x0
  407a84:	str	x19, [sp, #16]
  407a88:	mov	x29, sp
  407a8c:	mov	x19, x0
  407a90:	stp	q0, q0, [x0, #48]
  407a94:	stp	q0, q0, [x0, #16]
  407a98:	str	q0, [x0]
  407a9c:	bl	402a40 <geteuid@plt>
  407aa0:	cmp	w0, #0x0
  407aa4:	mov	w8, #0xffffffff            	// #-1
  407aa8:	cset	w9, eq  // eq = none
  407aac:	strb	w9, [x19, #27]
  407ab0:	strb	w9, [x19, #26]
  407ab4:	str	w8, [x19, #52]
  407ab8:	ldr	x19, [sp, #16]
  407abc:	ldp	x29, x30, [sp], #32
  407ac0:	ret
  407ac4:	stp	x29, x30, [sp, #-32]!
  407ac8:	str	x19, [sp, #16]
  407acc:	mov	x29, sp
  407ad0:	mov	x19, x0
  407ad4:	bl	403110 <__errno_location@plt>
  407ad8:	ldr	w8, [x0]
  407adc:	cmp	w8, #0x16
  407ae0:	b.eq	407aec <__fxstatat@plt+0x493c>  // b.none
  407ae4:	cmp	w8, #0x1
  407ae8:	b.ne	407afc <__fxstatat@plt+0x494c>  // b.any
  407aec:	ldrb	w8, [x19, #26]
  407af0:	cmp	w8, #0x0
  407af4:	cset	w0, eq  // eq = none
  407af8:	b	407b00 <__fxstatat@plt+0x4950>
  407afc:	mov	w0, wzr
  407b00:	ldr	x19, [sp, #16]
  407b04:	ldp	x29, x30, [sp], #32
  407b08:	ret
  407b0c:	stp	x29, x30, [sp, #-32]!
  407b10:	str	x19, [sp, #16]
  407b14:	adrp	x19, 425000 <__fxstatat@plt+0x21e50>
  407b18:	ldr	w0, [x19, #1072]
  407b1c:	mov	x29, sp
  407b20:	cmn	w0, #0x1
  407b24:	b.ne	407b3c <__fxstatat@plt+0x498c>  // b.any
  407b28:	mov	w0, wzr
  407b2c:	bl	4030d0 <umask@plt>
  407b30:	str	w0, [x19, #1072]
  407b34:	bl	4030d0 <umask@plt>
  407b38:	ldr	w0, [x19, #1072]
  407b3c:	ldr	x19, [sp, #16]
  407b40:	ldp	x29, x30, [sp], #32
  407b44:	ret
  407b48:	stp	x29, x30, [sp, #-48]!
  407b4c:	stp	x20, x19, [sp, #32]
  407b50:	mov	x19, x1
  407b54:	mov	x20, x0
  407b58:	tst	w4, #0x1
  407b5c:	mov	w8, #0x400                 	// #1024
  407b60:	stp	x22, x21, [sp, #16]
  407b64:	mov	w22, w3
  407b68:	csel	w4, w8, wzr, ne  // ne = any
  407b6c:	and	w5, w2, #0x1
  407b70:	mov	w0, #0xffffff9c            	// #-100
  407b74:	mov	w2, #0xffffff9c            	// #-100
  407b78:	mov	w6, #0xffffffff            	// #-1
  407b7c:	mov	x1, x20
  407b80:	mov	x3, x19
  407b84:	mov	x29, sp
  407b88:	bl	408c90 <__fxstatat@plt+0x5ae0>
  407b8c:	mov	w21, w0
  407b90:	cmp	w0, #0x1
  407b94:	b.lt	407bf4 <__fxstatat@plt+0x4a44>  // b.tstop
  407b98:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407b9c:	add	x1, x1, #0xb45
  407ba0:	mov	w2, #0x5                   	// #5
  407ba4:	mov	x0, xzr
  407ba8:	bl	403060 <dcgettext@plt>
  407bac:	mov	x22, x0
  407bb0:	mov	w1, #0x4                   	// #4
  407bb4:	mov	w0, wzr
  407bb8:	mov	x2, x19
  407bbc:	bl	40c2c8 <__fxstatat@plt+0x9118>
  407bc0:	mov	x19, x0
  407bc4:	mov	w0, #0x1                   	// #1
  407bc8:	mov	w1, #0x4                   	// #4
  407bcc:	mov	x2, x20
  407bd0:	bl	40c2c8 <__fxstatat@plt+0x9118>
  407bd4:	mov	x4, x0
  407bd8:	mov	w0, wzr
  407bdc:	mov	w1, w21
  407be0:	mov	x2, x22
  407be4:	mov	x3, x19
  407be8:	bl	402a00 <error@plt>
  407bec:	mov	w20, wzr
  407bf0:	b	407c38 <__fxstatat@plt+0x4a88>
  407bf4:	mov	w20, #0x1                   	// #1
  407bf8:	cbz	w21, 407c38 <__fxstatat@plt+0x4a88>
  407bfc:	tbz	w22, #0, 407c38 <__fxstatat@plt+0x4a88>
  407c00:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407c04:	add	x1, x1, #0x5e3
  407c08:	mov	w2, #0x5                   	// #5
  407c0c:	mov	x0, xzr
  407c10:	bl	403060 <dcgettext@plt>
  407c14:	mov	x21, x0
  407c18:	mov	w0, #0x4                   	// #4
  407c1c:	mov	x1, x19
  407c20:	bl	40c360 <__fxstatat@plt+0x91b0>
  407c24:	mov	x2, x0
  407c28:	mov	w0, #0x1                   	// #1
  407c2c:	mov	x1, x21
  407c30:	mov	w20, #0x1                   	// #1
  407c34:	bl	402c70 <__printf_chk@plt>
  407c38:	mov	w0, w20
  407c3c:	ldp	x20, x19, [sp, #32]
  407c40:	ldp	x22, x21, [sp, #16]
  407c44:	ldp	x29, x30, [sp], #48
  407c48:	ret
  407c4c:	sub	sp, sp, #0x50
  407c50:	stp	x29, x30, [sp, #16]
  407c54:	stp	x24, x23, [sp, #32]
  407c58:	stp	x22, x21, [sp, #48]
  407c5c:	stp	x20, x19, [sp, #64]
  407c60:	mov	x19, x1
  407c64:	ldr	w1, [x2, #16]
  407c68:	mov	x22, x0
  407c6c:	mov	x0, x19
  407c70:	add	x29, sp, #0x10
  407c74:	mov	x20, x2
  407c78:	bl	408114 <__fxstatat@plt+0x4f64>
  407c7c:	tbz	w0, #0, 407cd0 <__fxstatat@plt+0x4b20>
  407c80:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  407c84:	ldr	x20, [x8, #1200]
  407c88:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407c8c:	add	x1, x1, #0xbc4
  407c90:	mov	w2, #0x5                   	// #5
  407c94:	mov	x0, xzr
  407c98:	bl	403060 <dcgettext@plt>
  407c9c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  407ca0:	ldr	x21, [x8, #2376]
  407ca4:	mov	x22, x0
  407ca8:	mov	w0, #0x4                   	// #4
  407cac:	mov	x1, x19
  407cb0:	bl	40c360 <__fxstatat@plt+0x91b0>
  407cb4:	mov	x4, x0
  407cb8:	mov	w1, #0x1                   	// #1
  407cbc:	mov	x0, x20
  407cc0:	mov	x2, x22
  407cc4:	mov	x3, x21
  407cc8:	bl	402e60 <__fprintf_chk@plt>
  407ccc:	b	407d6c <__fxstatat@plt+0x4bbc>
  407cd0:	ldr	w0, [x20, #16]
  407cd4:	add	x1, sp, #0x4
  407cd8:	add	x24, sp, #0x4
  407cdc:	bl	409df0 <__fxstatat@plt+0x6c40>
  407ce0:	strb	wzr, [sp, #14]
  407ce4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  407ce8:	ldrb	w9, [x22, #24]
  407cec:	ldr	x21, [x8, #1200]
  407cf0:	cbz	w9, 407d00 <__fxstatat@plt+0x4b50>
  407cf4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407cf8:	add	x1, x1, #0xb66
  407cfc:	b	407d24 <__fxstatat@plt+0x4b74>
  407d00:	ldrb	w8, [x22, #21]
  407d04:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407d08:	add	x1, x1, #0xb66
  407d0c:	cbnz	w8, 407d24 <__fxstatat@plt+0x4b74>
  407d10:	ldrb	w8, [x22, #22]
  407d14:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  407d18:	add	x9, x9, #0xb93
  407d1c:	cmp	w8, #0x0
  407d20:	csel	x1, x9, x1, eq  // eq = none
  407d24:	mov	w2, #0x5                   	// #5
  407d28:	mov	x0, xzr
  407d2c:	bl	403060 <dcgettext@plt>
  407d30:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  407d34:	ldr	x22, [x8, #2376]
  407d38:	mov	x23, x0
  407d3c:	mov	w0, #0x4                   	// #4
  407d40:	mov	x1, x19
  407d44:	bl	40c360 <__fxstatat@plt+0x91b0>
  407d48:	ldr	w8, [x20, #16]
  407d4c:	mov	x4, x0
  407d50:	orr	x6, x24, #0x1
  407d54:	mov	w1, #0x1                   	// #1
  407d58:	and	x5, x8, #0xfff
  407d5c:	mov	x0, x21
  407d60:	mov	x2, x23
  407d64:	mov	x3, x22
  407d68:	bl	402e60 <__fprintf_chk@plt>
  407d6c:	bl	40e7f8 <__fxstatat@plt+0xb648>
  407d70:	ldp	x20, x19, [sp, #64]
  407d74:	ldp	x22, x21, [sp, #48]
  407d78:	ldp	x24, x23, [sp, #32]
  407d7c:	ldp	x29, x30, [sp, #16]
  407d80:	and	w0, w0, #0x1
  407d84:	add	sp, sp, #0x50
  407d88:	ret
  407d8c:	stp	x29, x30, [sp, #-48]!
  407d90:	stp	x20, x19, [sp, #32]
  407d94:	mov	x19, x2
  407d98:	mov	x20, x1
  407d9c:	mov	x2, x0
  407da0:	mov	w1, #0x4                   	// #4
  407da4:	mov	w0, wzr
  407da8:	str	x21, [sp, #16]
  407dac:	mov	x29, sp
  407db0:	bl	40c2c8 <__fxstatat@plt+0x9118>
  407db4:	mov	x21, x0
  407db8:	mov	w0, #0x1                   	// #1
  407dbc:	mov	w1, #0x4                   	// #4
  407dc0:	mov	x2, x20
  407dc4:	bl	40c2c8 <__fxstatat@plt+0x9118>
  407dc8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407dcc:	mov	x3, x0
  407dd0:	add	x1, x1, #0x794
  407dd4:	mov	w0, #0x1                   	// #1
  407dd8:	mov	x2, x21
  407ddc:	bl	402c70 <__printf_chk@plt>
  407de0:	cbz	x19, 407e18 <__fxstatat@plt+0x4c68>
  407de4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407de8:	add	x1, x1, #0xbd7
  407dec:	mov	w2, #0x5                   	// #5
  407df0:	mov	x0, xzr
  407df4:	bl	403060 <dcgettext@plt>
  407df8:	mov	x20, x0
  407dfc:	mov	w0, #0x4                   	// #4
  407e00:	mov	x1, x19
  407e04:	bl	40c360 <__fxstatat@plt+0x91b0>
  407e08:	mov	x2, x0
  407e0c:	mov	w0, #0x1                   	// #1
  407e10:	mov	x1, x20
  407e14:	bl	402c70 <__printf_chk@plt>
  407e18:	ldp	x20, x19, [sp, #32]
  407e1c:	ldr	x21, [sp, #16]
  407e20:	mov	w0, #0xa                   	// #10
  407e24:	ldp	x29, x30, [sp], #48
  407e28:	b	402ce0 <putchar_unlocked@plt>
  407e2c:	stp	x29, x30, [sp, #-16]!
  407e30:	mov	x29, sp
  407e34:	bl	403110 <__errno_location@plt>
  407e38:	mov	w8, #0x5f                  	// #95
  407e3c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407e40:	str	w8, [x0]
  407e44:	add	x1, x1, #0xd6d
  407e48:	mov	w2, #0x5                   	// #5
  407e4c:	mov	x0, xzr
  407e50:	bl	403060 <dcgettext@plt>
  407e54:	mov	x2, x0
  407e58:	mov	w0, #0x1                   	// #1
  407e5c:	mov	w1, #0x5f                  	// #95
  407e60:	bl	402a00 <error@plt>
  407e64:	stp	x29, x30, [sp, #-64]!
  407e68:	stp	x24, x23, [sp, #16]
  407e6c:	stp	x22, x21, [sp, #32]
  407e70:	stp	x20, x19, [sp, #48]
  407e74:	ldp	w22, w21, [x3, #24]
  407e78:	mov	w23, w2
  407e7c:	mov	x20, x1
  407e80:	mov	x19, x0
  407e84:	mov	x29, sp
  407e88:	tbnz	w4, #0, 407f34 <__fxstatat@plt+0x4d84>
  407e8c:	ldrb	w8, [x19, #30]
  407e90:	cbnz	w8, 407e9c <__fxstatat@plt+0x4cec>
  407e94:	ldrb	w8, [x19, #24]
  407e98:	cbz	w8, 407f24 <__fxstatat@plt+0x4d74>
  407e9c:	add	x8, x3, #0x10
  407ea0:	ldr	w9, [x5, #16]
  407ea4:	ldr	w8, [x8]
  407ea8:	mov	x0, x20
  407eac:	mov	w1, w23
  407eb0:	and	w8, w9, w8
  407eb4:	and	w2, w8, #0x1c0
  407eb8:	bl	40b14c <__fxstatat@plt+0x7f9c>
  407ebc:	cbz	w0, 407f34 <__fxstatat@plt+0x4d84>
  407ec0:	bl	403110 <__errno_location@plt>
  407ec4:	ldr	w21, [x0]
  407ec8:	cmp	w21, #0x16
  407ecc:	b.eq	407ed8 <__fxstatat@plt+0x4d28>  // b.none
  407ed0:	cmp	w21, #0x1
  407ed4:	b.ne	407ee0 <__fxstatat@plt+0x4d30>  // b.any
  407ed8:	ldrb	w8, [x19, #27]
  407edc:	cbz	w8, 407f18 <__fxstatat@plt+0x4d68>
  407ee0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407ee4:	add	x1, x1, #0xda1
  407ee8:	mov	w2, #0x5                   	// #5
  407eec:	mov	x0, xzr
  407ef0:	bl	403060 <dcgettext@plt>
  407ef4:	mov	x22, x0
  407ef8:	mov	w0, #0x4                   	// #4
  407efc:	mov	x1, x20
  407f00:	bl	40c360 <__fxstatat@plt+0x91b0>
  407f04:	mov	x3, x0
  407f08:	mov	w0, wzr
  407f0c:	mov	w1, w21
  407f10:	mov	x2, x22
  407f14:	bl	402a00 <error@plt>
  407f18:	ldrb	w8, [x19, #36]
  407f1c:	neg	w0, w8
  407f20:	b	408034 <__fxstatat@plt+0x4e84>
  407f24:	ldrb	w8, [x19, #43]
  407f28:	cbz	w8, 407f34 <__fxstatat@plt+0x4d84>
  407f2c:	add	x8, x19, #0x10
  407f30:	b	407ea0 <__fxstatat@plt+0x4cf0>
  407f34:	cmn	w23, #0x1
  407f38:	b.eq	407f84 <__fxstatat@plt+0x4dd4>  // b.none
  407f3c:	mov	w0, w23
  407f40:	mov	w1, w22
  407f44:	mov	w2, w21
  407f48:	bl	403150 <fchown@plt>
  407f4c:	cbz	w0, 408028 <__fxstatat@plt+0x4e78>
  407f50:	bl	403110 <__errno_location@plt>
  407f54:	ldr	w22, [x0]
  407f58:	mov	x24, x0
  407f5c:	cmp	w22, #0x16
  407f60:	b.eq	407f6c <__fxstatat@plt+0x4dbc>  // b.none
  407f64:	cmp	w22, #0x1
  407f68:	b.ne	407fc8 <__fxstatat@plt+0x4e18>  // b.any
  407f6c:	mov	w1, #0xffffffff            	// #-1
  407f70:	mov	w0, w23
  407f74:	mov	w2, w21
  407f78:	bl	403150 <fchown@plt>
  407f7c:	str	w22, [x24]
  407f80:	b	407fc8 <__fxstatat@plt+0x4e18>
  407f84:	mov	x0, x20
  407f88:	mov	w1, w22
  407f8c:	mov	w2, w21
  407f90:	bl	402eb0 <lchown@plt>
  407f94:	cbz	w0, 408028 <__fxstatat@plt+0x4e78>
  407f98:	bl	403110 <__errno_location@plt>
  407f9c:	ldr	w22, [x0]
  407fa0:	mov	x23, x0
  407fa4:	cmp	w22, #0x16
  407fa8:	b.eq	407fb4 <__fxstatat@plt+0x4e04>  // b.none
  407fac:	cmp	w22, #0x1
  407fb0:	b.ne	407fc8 <__fxstatat@plt+0x4e18>  // b.any
  407fb4:	mov	w1, #0xffffffff            	// #-1
  407fb8:	mov	x0, x20
  407fbc:	mov	w2, w21
  407fc0:	bl	402eb0 <lchown@plt>
  407fc4:	str	w22, [x23]
  407fc8:	cmp	w22, #0x16
  407fcc:	b.eq	407fd8 <__fxstatat@plt+0x4e28>  // b.none
  407fd0:	cmp	w22, #0x1
  407fd4:	b.ne	407fe0 <__fxstatat@plt+0x4e30>  // b.any
  407fd8:	ldrb	w8, [x19, #26]
  407fdc:	cbz	w8, 408030 <__fxstatat@plt+0x4e80>
  407fe0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  407fe4:	add	x1, x1, #0xaa9
  407fe8:	mov	w2, #0x5                   	// #5
  407fec:	mov	x0, xzr
  407ff0:	bl	403060 <dcgettext@plt>
  407ff4:	mov	x21, x0
  407ff8:	mov	w0, #0x4                   	// #4
  407ffc:	mov	x1, x20
  408000:	bl	40c360 <__fxstatat@plt+0x91b0>
  408004:	mov	x3, x0
  408008:	mov	w0, wzr
  40800c:	mov	w1, w22
  408010:	mov	x2, x21
  408014:	bl	402a00 <error@plt>
  408018:	ldrb	w8, [x19, #36]
  40801c:	cbz	w8, 408030 <__fxstatat@plt+0x4e80>
  408020:	mov	w0, #0xffffffff            	// #-1
  408024:	b	408034 <__fxstatat@plt+0x4e84>
  408028:	mov	w0, #0x1                   	// #1
  40802c:	b	408034 <__fxstatat@plt+0x4e84>
  408030:	mov	w0, wzr
  408034:	ldp	x20, x19, [sp, #48]
  408038:	ldp	x22, x21, [sp, #32]
  40803c:	ldp	x24, x23, [sp, #16]
  408040:	ldp	x29, x30, [sp], #64
  408044:	ret
  408048:	sub	sp, sp, #0x30
  40804c:	stp	x29, x30, [sp, #32]
  408050:	ldrb	w8, [x4, #35]
  408054:	add	x29, sp, #0x20
  408058:	cbz	w8, 408064 <__fxstatat@plt+0x4eb4>
  40805c:	ldrb	w8, [x4, #40]
  408060:	cbz	w8, 408070 <__fxstatat@plt+0x4ec0>
  408064:	mov	w9, wzr
  408068:	mov	w10, #0x1                   	// #1
  40806c:	b	408080 <__fxstatat@plt+0x4ed0>
  408070:	ldrb	w8, [x4, #41]
  408074:	mov	w10, wzr
  408078:	cmp	w8, #0x0
  40807c:	cset	w9, eq  // eq = none
  408080:	ldrb	w11, [x4, #37]
  408084:	adrp	x8, 408000 <__fxstatat@plt+0x4e50>
  408088:	add	x8, x8, #0x788
  40808c:	cbnz	w11, 40809c <__fxstatat@plt+0x4eec>
  408090:	ldrb	w11, [x4, #33]
  408094:	cmp	w11, #0x0
  408098:	csel	x8, xzr, x8, eq  // eq = none
  40809c:	adrp	x11, 408000 <__fxstatat@plt+0x4e50>
  4080a0:	adrp	x12, 408000 <__fxstatat@plt+0x4e50>
  4080a4:	add	x11, x11, #0x6e4
  4080a8:	add	x12, x12, #0x65c
  4080ac:	cmp	w10, #0x0
  4080b0:	orr	w9, w10, w9
  4080b4:	adrp	x13, 408000 <__fxstatat@plt+0x4e50>
  4080b8:	adrp	x14, 408000 <__fxstatat@plt+0x4e50>
  4080bc:	add	x10, sp, #0x8
  4080c0:	csel	x11, x12, x11, ne  // ne = any
  4080c4:	cmp	w9, #0x0
  4080c8:	add	x13, x13, #0x77c
  4080cc:	add	x14, x14, #0x784
  4080d0:	orr	w15, w3, w1
  4080d4:	csel	x5, x10, xzr, ne  // ne = any
  4080d8:	stp	x13, x14, [sp, #16]
  4080dc:	str	x11, [sp, #8]
  4080e0:	tbnz	w15, #31, 4080f0 <__fxstatat@plt+0x4f40>
  4080e4:	mov	x4, x8
  4080e8:	bl	402f30 <attr_copy_fd@plt>
  4080ec:	b	408100 <__fxstatat@plt+0x4f50>
  4080f0:	mov	x1, x2
  4080f4:	mov	x2, x8
  4080f8:	mov	x3, x5
  4080fc:	bl	402fa0 <attr_copy_file@plt>
  408100:	ldp	x29, x30, [sp, #32]
  408104:	cmp	w0, #0x0
  408108:	cset	w0, eq  // eq = none
  40810c:	add	sp, sp, #0x30
  408110:	ret
  408114:	stp	x29, x30, [sp, #-32]!
  408118:	and	w8, w1, #0xf000
  40811c:	cmp	w8, #0xa, lsl #12
  408120:	str	x19, [sp, #16]
  408124:	mov	x29, sp
  408128:	b.eq	408138 <__fxstatat@plt+0x4f88>  // b.none
  40812c:	mov	x19, x0
  408130:	bl	40e2bc <__fxstatat@plt+0xb10c>
  408134:	tbz	w0, #0, 408140 <__fxstatat@plt+0x4f90>
  408138:	mov	w0, #0x1                   	// #1
  40813c:	b	408154 <__fxstatat@plt+0x4fa4>
  408140:	mov	w1, #0x2                   	// #2
  408144:	mov	x0, x19
  408148:	bl	402b10 <euidaccess@plt>
  40814c:	cmp	w0, #0x0
  408150:	cset	w0, eq  // eq = none
  408154:	ldr	x19, [sp, #16]
  408158:	ldp	x29, x30, [sp], #32
  40815c:	ret
  408160:	sub	sp, sp, #0xc0
  408164:	stp	x29, x30, [sp, #96]
  408168:	add	x29, sp, #0x60
  40816c:	stp	x28, x27, [sp, #112]
  408170:	stp	x26, x25, [sp, #128]
  408174:	ldp	x26, x8, [x29, #104]
  408178:	ldr	x27, [x29, #96]
  40817c:	stp	x24, x23, [sp, #144]
  408180:	stp	x22, x21, [sp, #160]
  408184:	stp	x20, x19, [sp, #176]
  408188:	stur	x7, [x29, #-24]
  40818c:	stur	w5, [x29, #-28]
  408190:	stur	w1, [x29, #-12]
  408194:	str	x8, [sp, #40]
  408198:	strb	wzr, [x8]
  40819c:	str	xzr, [x26]
  4081a0:	cbz	x27, 4083b4 <__fxstatat@plt+0x5204>
  4081a4:	cmp	x4, #0x0
  4081a8:	mov	x22, x4
  4081ac:	mov	x21, x3
  4081b0:	mov	x23, x2
  4081b4:	mov	w25, w0
  4081b8:	mov	w24, wzr
  4081bc:	mov	x19, xzr
  4081c0:	csel	x8, x4, x3, ne  // ne = any
  4081c4:	str	x6, [sp]
  4081c8:	stur	x8, [x29, #-40]
  4081cc:	stp	x2, x3, [sp, #24]
  4081d0:	str	w0, [sp, #20]
  4081d4:	str	x26, [sp, #8]
  4081d8:	cmp	x27, x21
  4081dc:	csel	x2, x27, x21, cc  // cc = lo, ul, last
  4081e0:	mov	w0, w25
  4081e4:	mov	x1, x23
  4081e8:	bl	403010 <read@plt>
  4081ec:	tbnz	x0, #63, 408360 <__fxstatat@plt+0x51b0>
  4081f0:	mov	x28, x0
  4081f4:	cbz	x0, 408394 <__fxstatat@plt+0x51e4>
  4081f8:	ldr	x8, [x26]
  4081fc:	sub	x27, x27, x28
  408200:	str	x27, [sp, #48]
  408204:	ldur	x27, [x29, #-40]
  408208:	add	x8, x8, x28
  40820c:	mov	x25, x23
  408210:	str	x8, [x26]
  408214:	stur	x23, [x29, #-8]
  408218:	cmp	x27, x28
  40821c:	mov	w26, w24
  408220:	csel	x21, x27, x28, cc  // cc = lo, ul, last
  408224:	cbz	x22, 408280 <__fxstatat@plt+0x50d0>
  408228:	mov	w24, w26
  40822c:	cbz	x21, 408280 <__fxstatat@plt+0x50d0>
  408230:	add	x8, x21, #0xf
  408234:	and	x9, x8, #0xf
  408238:	orr	x8, x8, #0xfffffffffffffff0
  40823c:	add	x9, x9, x25
  408240:	eor	x8, x8, #0xf
  408244:	add	x1, x9, #0x1
  408248:	add	x2, x8, x21
  40824c:	sub	x8, x21, #0x1
  408250:	mov	x9, x25
  408254:	ldrb	w10, [x9]
  408258:	cbnz	w10, 408350 <__fxstatat@plt+0x51a0>
  40825c:	cbz	x8, 408358 <__fxstatat@plt+0x51a8>
  408260:	add	x9, x9, #0x1
  408264:	and	x10, x8, #0xf
  408268:	sub	x8, x8, #0x1
  40826c:	cbnz	x10, 408254 <__fxstatat@plt+0x50a4>
  408270:	mov	x0, x25
  408274:	bl	402d00 <bcmp@plt>
  408278:	cmp	w0, #0x0
  40827c:	cset	w24, eq  // eq = none
  408280:	cmp	x21, #0x0
  408284:	cset	w9, ne  // ne = any
  408288:	cmp	x27, x28
  40828c:	cset	w10, cc  // cc = lo, ul, last
  408290:	cmp	x19, #0x0
  408294:	eor	w8, w26, w24
  408298:	cset	w11, ne  // ne = any
  40829c:	and	w27, w11, w8
  4082a0:	orr	w8, w10, w24
  4082a4:	and	w23, w9, w8
  4082a8:	tbnz	w27, #0, 4082c8 <__fxstatat@plt+0x5118>
  4082ac:	cbz	w23, 4082c8 <__fxstatat@plt+0x5118>
  4082b0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  4082b4:	sub	x8, x8, x21
  4082b8:	cmp	x19, x8
  4082bc:	b.hi	4083bc <__fxstatat@plt+0x520c>  // b.pmore
  4082c0:	add	x19, x21, x19
  4082c4:	b	40833c <__fxstatat@plt+0x518c>
  4082c8:	cmp	w27, #0x0
  4082cc:	mov	x20, x22
  4082d0:	csel	x22, xzr, x21, ne  // ne = any
  4082d4:	add	x19, x22, x19
  4082d8:	tbz	w26, #0, 4082fc <__fxstatat@plt+0x514c>
  4082dc:	ldur	w8, [x29, #-28]
  4082e0:	ldur	w0, [x29, #-12]
  4082e4:	ldur	x1, [x29, #-24]
  4082e8:	mov	x3, x19
  4082ec:	and	w2, w8, #0x1
  4082f0:	bl	40848c <__fxstatat@plt+0x52dc>
  4082f4:	tbnz	w0, #0, 408314 <__fxstatat@plt+0x5164>
  4082f8:	b	408434 <__fxstatat@plt+0x5284>
  4082fc:	ldur	w0, [x29, #-12]
  408300:	ldur	x1, [x29, #-8]
  408304:	mov	x2, x19
  408308:	bl	40a034 <__fxstatat@plt+0x6e84>
  40830c:	cmp	x0, x19
  408310:	b.ne	4083f4 <__fxstatat@plt+0x5244>  // b.any
  408314:	tbz	w23, #0, 408320 <__fxstatat@plt+0x5170>
  408318:	mov	x19, x21
  40831c:	b	408334 <__fxstatat@plt+0x5184>
  408320:	cmp	x21, #0x0
  408324:	csel	x28, x28, xzr, ne  // ne = any
  408328:	cmp	w27, #0x0
  40832c:	csel	x19, x21, xzr, ne  // ne = any
  408330:	mov	x21, x22
  408334:	stur	x25, [x29, #-8]
  408338:	mov	x22, x20
  40833c:	subs	x28, x28, x21
  408340:	add	x25, x25, x21
  408344:	mov	x27, x21
  408348:	b.ne	408218 <__fxstatat@plt+0x5068>  // b.any
  40834c:	b	408374 <__fxstatat@plt+0x51c4>
  408350:	mov	w24, wzr
  408354:	b	408280 <__fxstatat@plt+0x50d0>
  408358:	mov	w24, #0x1                   	// #1
  40835c:	b	408280 <__fxstatat@plt+0x50d0>
  408360:	bl	403110 <__errno_location@plt>
  408364:	ldr	w20, [x0]
  408368:	cmp	w20, #0x4
  40836c:	b.eq	408390 <__fxstatat@plt+0x51e0>  // b.none
  408370:	b	408458 <__fxstatat@plt+0x52a8>
  408374:	ldp	x21, x9, [sp, #32]
  408378:	ldr	x23, [sp, #24]
  40837c:	ldr	w25, [sp, #20]
  408380:	ldr	x26, [sp, #8]
  408384:	ldr	x27, [sp, #48]
  408388:	and	w8, w24, #0x1
  40838c:	strb	w8, [x9]
  408390:	cbnz	x27, 4081d8 <__fxstatat@plt+0x5028>
  408394:	tbz	w24, #0, 4083b4 <__fxstatat@plt+0x5204>
  408398:	ldur	w8, [x29, #-28]
  40839c:	ldur	w0, [x29, #-12]
  4083a0:	ldur	x1, [x29, #-24]
  4083a4:	mov	x3, x19
  4083a8:	and	w2, w8, #0x1
  4083ac:	bl	40848c <__fxstatat@plt+0x52dc>
  4083b0:	tbz	w0, #0, 408434 <__fxstatat@plt+0x5284>
  4083b4:	mov	w0, #0x1                   	// #1
  4083b8:	b	408438 <__fxstatat@plt+0x5288>
  4083bc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4083c0:	add	x1, x1, #0xd59
  4083c4:	mov	w2, #0x5                   	// #5
  4083c8:	mov	x0, xzr
  4083cc:	bl	403060 <dcgettext@plt>
  4083d0:	ldr	x1, [sp]
  4083d4:	mov	x19, x0
  4083d8:	mov	w0, #0x4                   	// #4
  4083dc:	bl	40c360 <__fxstatat@plt+0x91b0>
  4083e0:	mov	x3, x0
  4083e4:	mov	w0, wzr
  4083e8:	mov	w1, wzr
  4083ec:	mov	x2, x19
  4083f0:	b	408430 <__fxstatat@plt+0x5280>
  4083f4:	bl	403110 <__errno_location@plt>
  4083f8:	ldr	w20, [x0]
  4083fc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408400:	add	x1, x1, #0xd48
  408404:	mov	w2, #0x5                   	// #5
  408408:	mov	x0, xzr
  40840c:	bl	403060 <dcgettext@plt>
  408410:	ldur	x1, [x29, #-24]
  408414:	mov	x21, x0
  408418:	mov	w0, #0x4                   	// #4
  40841c:	bl	40c360 <__fxstatat@plt+0x91b0>
  408420:	mov	x3, x0
  408424:	mov	w0, wzr
  408428:	mov	w1, w20
  40842c:	mov	x2, x21
  408430:	bl	402a00 <error@plt>
  408434:	mov	w0, wzr
  408438:	ldp	x20, x19, [sp, #176]
  40843c:	ldp	x22, x21, [sp, #160]
  408440:	ldp	x24, x23, [sp, #144]
  408444:	ldp	x26, x25, [sp, #128]
  408448:	ldp	x28, x27, [sp, #112]
  40844c:	ldp	x29, x30, [sp, #96]
  408450:	add	sp, sp, #0xc0
  408454:	ret
  408458:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40845c:	add	x1, x1, #0xd37
  408460:	mov	w2, #0x5                   	// #5
  408464:	mov	x0, xzr
  408468:	bl	403060 <dcgettext@plt>
  40846c:	ldr	x1, [sp]
  408470:	mov	x19, x0
  408474:	mov	w0, #0x4                   	// #4
  408478:	bl	40c360 <__fxstatat@plt+0x91b0>
  40847c:	mov	x3, x0
  408480:	mov	w0, wzr
  408484:	mov	w1, w20
  408488:	b	4083ec <__fxstatat@plt+0x523c>
  40848c:	stp	x29, x30, [sp, #-48]!
  408490:	stp	x22, x21, [sp, #16]
  408494:	stp	x20, x19, [sp, #32]
  408498:	mov	w22, w2
  40849c:	mov	x19, x1
  4084a0:	mov	w2, #0x1                   	// #1
  4084a4:	mov	x1, x3
  4084a8:	mov	x29, sp
  4084ac:	mov	x20, x3
  4084b0:	mov	w21, w0
  4084b4:	bl	402b20 <lseek@plt>
  4084b8:	tbnz	x0, #63, 4084dc <__fxstatat@plt+0x532c>
  4084bc:	tbz	w22, #0, 4084d4 <__fxstatat@plt+0x5324>
  4084c0:	sub	x1, x0, x20
  4084c4:	mov	w0, w21
  4084c8:	mov	x2, x20
  4084cc:	bl	40860c <__fxstatat@plt+0x545c>
  4084d0:	tbnz	w0, #31, 4084f0 <__fxstatat@plt+0x5340>
  4084d4:	mov	w0, #0x1                   	// #1
  4084d8:	b	408534 <__fxstatat@plt+0x5384>
  4084dc:	bl	403110 <__errno_location@plt>
  4084e0:	ldr	w20, [x0]
  4084e4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4084e8:	add	x1, x1, #0xd00
  4084ec:	b	408500 <__fxstatat@plt+0x5350>
  4084f0:	bl	403110 <__errno_location@plt>
  4084f4:	ldr	w20, [x0]
  4084f8:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4084fc:	add	x1, x1, #0xd21
  408500:	mov	w2, #0x5                   	// #5
  408504:	mov	x0, xzr
  408508:	bl	403060 <dcgettext@plt>
  40850c:	mov	x21, x0
  408510:	mov	w0, #0x4                   	// #4
  408514:	mov	x1, x19
  408518:	bl	40c360 <__fxstatat@plt+0x91b0>
  40851c:	mov	x3, x0
  408520:	mov	w0, wzr
  408524:	mov	w1, w20
  408528:	mov	x2, x21
  40852c:	bl	402a00 <error@plt>
  408530:	mov	w0, wzr
  408534:	ldp	x20, x19, [sp, #32]
  408538:	ldp	x22, x21, [sp, #16]
  40853c:	ldp	x29, x30, [sp], #48
  408540:	ret
  408544:	stp	x29, x30, [sp, #-80]!
  408548:	stp	x22, x21, [sp, #48]
  40854c:	adrp	x22, 425000 <__fxstatat@plt+0x21e50>
  408550:	ldr	x8, [x22, #1296]
  408554:	stp	x24, x23, [sp, #32]
  408558:	stp	x20, x19, [sp, #64]
  40855c:	mov	x19, x1
  408560:	mov	w20, w0
  408564:	adrp	x23, 425000 <__fxstatat@plt+0x21e50>
  408568:	str	x25, [sp, #16]
  40856c:	mov	x29, sp
  408570:	cbnz	x8, 4085ac <__fxstatat@plt+0x53fc>
  408574:	ldrb	w8, [x23, #1304]
  408578:	mov	w9, #0x20000               	// #131072
  40857c:	mov	w1, #0x1                   	// #1
  408580:	mov	w21, #0x1                   	// #1
  408584:	cmp	w8, #0x0
  408588:	mov	w8, #0x400                 	// #1024
  40858c:	csel	x0, x8, x9, ne  // ne = any
  408590:	bl	40e874 <__fxstatat@plt+0xb6c4>
  408594:	str	x0, [x22, #1296]
  408598:	cbnz	x0, 4085ac <__fxstatat@plt+0x53fc>
  40859c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4085a0:	add	x8, x8, #0x519
  4085a4:	str	x8, [x22, #1296]
  4085a8:	strb	w21, [x23, #1304]
  4085ac:	mov	w24, #0x20000               	// #131072
  4085b0:	mov	w25, #0x400                 	// #1024
  4085b4:	cbz	x19, 4085f0 <__fxstatat@plt+0x5440>
  4085b8:	ldrb	w8, [x23, #1304]
  4085bc:	ldr	x1, [x22, #1296]
  4085c0:	mov	w0, w20
  4085c4:	cmp	w8, #0x0
  4085c8:	csel	x8, x25, x24, ne  // ne = any
  4085cc:	cmp	x8, x19
  4085d0:	csel	x21, x8, x19, cc  // cc = lo, ul, last
  4085d4:	mov	x2, x21
  4085d8:	bl	40a034 <__fxstatat@plt+0x6e84>
  4085dc:	cmp	x0, x21
  4085e0:	sub	x19, x19, x21
  4085e4:	b.eq	4085b4 <__fxstatat@plt+0x5404>  // b.none
  4085e8:	mov	w0, wzr
  4085ec:	b	4085f4 <__fxstatat@plt+0x5444>
  4085f0:	mov	w0, #0x1                   	// #1
  4085f4:	ldp	x20, x19, [sp, #64]
  4085f8:	ldp	x22, x21, [sp, #48]
  4085fc:	ldp	x24, x23, [sp, #32]
  408600:	ldr	x25, [sp, #16]
  408604:	ldp	x29, x30, [sp], #80
  408608:	ret
  40860c:	stp	x29, x30, [sp, #-32]!
  408610:	mov	x3, x2
  408614:	mov	x2, x1
  408618:	mov	w1, #0x3                   	// #3
  40861c:	str	x19, [sp, #16]
  408620:	mov	x29, sp
  408624:	bl	4030b0 <fallocate@plt>
  408628:	mov	w19, w0
  40862c:	tbz	w0, #31, 40864c <__fxstatat@plt+0x549c>
  408630:	bl	403110 <__errno_location@plt>
  408634:	ldr	w8, [x0]
  408638:	cmp	w8, #0x5f
  40863c:	b.eq	408648 <__fxstatat@plt+0x5498>  // b.none
  408640:	cmp	w8, #0x26
  408644:	b.ne	40864c <__fxstatat@plt+0x549c>  // b.any
  408648:	mov	w19, wzr
  40864c:	mov	w0, w19
  408650:	ldr	x19, [sp, #16]
  408654:	ldp	x29, x30, [sp], #32
  408658:	ret
  40865c:	sub	sp, sp, #0x110
  408660:	stp	x29, x30, [sp, #240]
  408664:	add	x29, sp, #0xf0
  408668:	stp	x28, x19, [sp, #256]
  40866c:	mov	x19, x1
  408670:	stp	x2, x3, [x29, #-112]
  408674:	stp	x4, x5, [x29, #-96]
  408678:	stp	x6, x7, [x29, #-80]
  40867c:	stp	q1, q2, [sp, #16]
  408680:	stp	q3, q4, [sp, #48]
  408684:	str	q0, [sp]
  408688:	stp	q5, q6, [sp, #80]
  40868c:	str	q7, [sp, #112]
  408690:	bl	403110 <__errno_location@plt>
  408694:	mov	x8, #0xffffffffffffffd0    	// #-48
  408698:	mov	x9, sp
  40869c:	movk	x8, #0xff80, lsl #32
  4086a0:	sub	x10, x29, #0x70
  4086a4:	add	x9, x9, #0x80
  4086a8:	ldr	w1, [x0]
  4086ac:	stp	x9, x8, [x29, #-16]
  4086b0:	add	x8, x29, #0x20
  4086b4:	add	x9, x10, #0x30
  4086b8:	stp	x8, x9, [x29, #-32]
  4086bc:	ldp	q0, q1, [x29, #-32]
  4086c0:	sub	x3, x29, #0x40
  4086c4:	mov	w0, wzr
  4086c8:	mov	x2, x19
  4086cc:	stp	q0, q1, [x29, #-64]
  4086d0:	bl	40dd50 <__fxstatat@plt+0xaba0>
  4086d4:	ldp	x28, x19, [sp, #256]
  4086d8:	ldp	x29, x30, [sp, #240]
  4086dc:	add	sp, sp, #0x110
  4086e0:	ret
  4086e4:	sub	sp, sp, #0x110
  4086e8:	stp	x29, x30, [sp, #240]
  4086ec:	add	x29, sp, #0xf0
  4086f0:	stp	x28, x19, [sp, #256]
  4086f4:	mov	x19, x1
  4086f8:	stp	x2, x3, [x29, #-112]
  4086fc:	stp	x4, x5, [x29, #-96]
  408700:	stp	x6, x7, [x29, #-80]
  408704:	stp	q1, q2, [sp, #16]
  408708:	stp	q3, q4, [sp, #48]
  40870c:	str	q0, [sp]
  408710:	stp	q5, q6, [sp, #80]
  408714:	str	q7, [sp, #112]
  408718:	bl	403110 <__errno_location@plt>
  40871c:	ldr	w1, [x0]
  408720:	cmp	w1, #0x3d
  408724:	b.eq	40876c <__fxstatat@plt+0x55bc>  // b.none
  408728:	cmp	w1, #0x5f
  40872c:	b.eq	40876c <__fxstatat@plt+0x55bc>  // b.none
  408730:	mov	x8, #0xffffffffffffffd0    	// #-48
  408734:	mov	x10, sp
  408738:	sub	x11, x29, #0x70
  40873c:	movk	x8, #0xff80, lsl #32
  408740:	add	x9, x29, #0x20
  408744:	add	x10, x10, #0x80
  408748:	add	x11, x11, #0x30
  40874c:	stp	x10, x8, [x29, #-16]
  408750:	stp	x9, x11, [x29, #-32]
  408754:	ldp	q0, q1, [x29, #-32]
  408758:	sub	x3, x29, #0x40
  40875c:	mov	w0, wzr
  408760:	mov	x2, x19
  408764:	stp	q0, q1, [x29, #-64]
  408768:	bl	40dd50 <__fxstatat@plt+0xaba0>
  40876c:	ldp	x28, x19, [sp, #256]
  408770:	ldp	x29, x30, [sp, #240]
  408774:	add	sp, sp, #0x110
  408778:	ret
  40877c:	mov	w0, #0x4                   	// #4
  408780:	b	40c360 <__fxstatat@plt+0x91b0>
  408784:	ret
  408788:	stp	x29, x30, [sp, #-32]!
  40878c:	stp	x20, x19, [sp, #16]
  408790:	mov	x19, x1
  408794:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408798:	add	x1, x1, #0xdbd
  40879c:	mov	w2, #0x10                  	// #16
  4087a0:	mov	x29, sp
  4087a4:	mov	x20, x0
  4087a8:	bl	402c40 <strncmp@plt>
  4087ac:	cbz	w0, 4087c4 <__fxstatat@plt+0x5614>
  4087b0:	mov	x0, x20
  4087b4:	mov	x1, x19
  4087b8:	bl	402fc0 <attr_copy_check_permissions@plt>
  4087bc:	cmp	w0, #0x0
  4087c0:	cset	w0, ne  // ne = any
  4087c4:	ldp	x20, x19, [sp, #16]
  4087c8:	ldp	x29, x30, [sp], #32
  4087cc:	ret
  4087d0:	sub	sp, sp, #0x40
  4087d4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4087d8:	ldr	x8, [x8, #2336]
  4087dc:	stp	x0, x1, [sp, #8]
  4087e0:	add	x1, sp, #0x8
  4087e4:	stp	x29, x30, [sp, #32]
  4087e8:	mov	x0, x8
  4087ec:	str	x19, [sp, #48]
  4087f0:	add	x29, sp, #0x20
  4087f4:	str	xzr, [sp, #24]
  4087f8:	bl	40ae00 <__fxstatat@plt+0x7c50>
  4087fc:	cbz	x0, 408814 <__fxstatat@plt+0x5664>
  408800:	mov	x19, x0
  408804:	ldr	x0, [x0, #16]
  408808:	bl	402ef0 <free@plt>
  40880c:	mov	x0, x19
  408810:	bl	402ef0 <free@plt>
  408814:	ldr	x19, [sp, #48]
  408818:	ldp	x29, x30, [sp, #32]
  40881c:	add	sp, sp, #0x40
  408820:	ret
  408824:	stp	x29, x30, [sp, #-32]!
  408828:	str	x19, [sp, #16]
  40882c:	mov	x19, x0
  408830:	ldr	x0, [x0, #16]
  408834:	mov	x29, sp
  408838:	bl	402ef0 <free@plt>
  40883c:	mov	x0, x19
  408840:	ldr	x19, [sp, #16]
  408844:	ldp	x29, x30, [sp], #32
  408848:	b	402ef0 <free@plt>
  40884c:	sub	sp, sp, #0x30
  408850:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  408854:	ldr	x8, [x8, #2336]
  408858:	stp	x0, x1, [sp, #8]
  40885c:	add	x1, sp, #0x8
  408860:	stp	x29, x30, [sp, #32]
  408864:	mov	x0, x8
  408868:	add	x29, sp, #0x20
  40886c:	bl	40a260 <__fxstatat@plt+0x70b0>
  408870:	cbz	x0, 408878 <__fxstatat@plt+0x56c8>
  408874:	ldr	x0, [x0, #16]
  408878:	ldp	x29, x30, [sp, #32]
  40887c:	add	sp, sp, #0x30
  408880:	ret
  408884:	stp	x29, x30, [sp, #-48]!
  408888:	stp	x22, x21, [sp, #16]
  40888c:	mov	x22, x0
  408890:	mov	w0, #0x18                  	// #24
  408894:	stp	x20, x19, [sp, #32]
  408898:	mov	x29, sp
  40889c:	mov	x20, x2
  4088a0:	mov	x21, x1
  4088a4:	bl	40e338 <__fxstatat@plt+0xb188>
  4088a8:	mov	x19, x0
  4088ac:	mov	x0, x22
  4088b0:	bl	40e52c <__fxstatat@plt+0xb37c>
  4088b4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4088b8:	ldr	x8, [x8, #2336]
  4088bc:	stp	x20, x0, [x19, #8]
  4088c0:	mov	x1, x19
  4088c4:	str	x21, [x19]
  4088c8:	mov	x0, x8
  4088cc:	bl	40adc8 <__fxstatat@plt+0x7c18>
  4088d0:	cbz	x0, 40890c <__fxstatat@plt+0x575c>
  4088d4:	mov	x20, x0
  4088d8:	cmp	x0, x19
  4088dc:	b.eq	4088f8 <__fxstatat@plt+0x5748>  // b.none
  4088e0:	ldr	x0, [x19, #16]
  4088e4:	bl	402ef0 <free@plt>
  4088e8:	mov	x0, x19
  4088ec:	bl	402ef0 <free@plt>
  4088f0:	ldr	x0, [x20, #16]
  4088f4:	b	4088fc <__fxstatat@plt+0x574c>
  4088f8:	mov	x0, xzr
  4088fc:	ldp	x20, x19, [sp, #32]
  408900:	ldp	x22, x21, [sp, #16]
  408904:	ldp	x29, x30, [sp], #48
  408908:	ret
  40890c:	bl	40e574 <__fxstatat@plt+0xb3c4>
  408910:	stp	x29, x30, [sp, #-16]!
  408914:	adrp	x2, 408000 <__fxstatat@plt+0x4e50>
  408918:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  40891c:	adrp	x4, 408000 <__fxstatat@plt+0x4e50>
  408920:	add	x2, x2, #0x954
  408924:	add	x3, x3, #0x964
  408928:	add	x4, x4, #0x824
  40892c:	mov	w0, #0x67                  	// #103
  408930:	mov	x1, xzr
  408934:	mov	x29, sp
  408938:	bl	40a530 <__fxstatat@plt+0x7380>
  40893c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  408940:	str	x0, [x8, #2336]
  408944:	cbz	x0, 408950 <__fxstatat@plt+0x57a0>
  408948:	ldp	x29, x30, [sp], #16
  40894c:	ret
  408950:	bl	40e574 <__fxstatat@plt+0xb3c4>
  408954:	ldr	x8, [x0]
  408958:	udiv	x9, x8, x1
  40895c:	msub	x0, x9, x1, x8
  408960:	ret
  408964:	ldr	x8, [x0]
  408968:	ldr	x9, [x1]
  40896c:	cmp	x8, x9
  408970:	b.ne	408988 <__fxstatat@plt+0x57d8>  // b.any
  408974:	ldr	x8, [x0, #8]
  408978:	ldr	x9, [x1, #8]
  40897c:	cmp	x8, x9
  408980:	cset	w0, eq  // eq = none
  408984:	ret
  408988:	mov	w0, wzr
  40898c:	ret
  408990:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  408994:	ldr	x0, [x8, #2336]
  408998:	b	40a7f8 <__fxstatat@plt+0x7648>
  40899c:	mov	w8, #0x1                   	// #1
  4089a0:	str	w0, [x1]
  4089a4:	str	xzr, [x1, #24]
  4089a8:	str	xzr, [x1, #40]
  4089ac:	str	xzr, [x1, #8]
  4089b0:	strh	wzr, [x1, #32]
  4089b4:	str	w8, [x1, #16]
  4089b8:	ret
  4089bc:	stp	x29, x30, [sp, #-96]!
  4089c0:	stp	x28, x27, [sp, #16]
  4089c4:	stp	x26, x25, [sp, #32]
  4089c8:	stp	x24, x23, [sp, #48]
  4089cc:	stp	x22, x21, [sp, #64]
  4089d0:	stp	x20, x19, [sp, #80]
  4089d4:	mov	x29, sp
  4089d8:	sub	sp, sp, #0x1, lsl #12
  4089dc:	sub	sp, sp, #0x10
  4089e0:	ldr	x23, [x0, #40]
  4089e4:	mov	x19, x0
  4089e8:	add	x0, sp, #0x8
  4089ec:	mov	w2, #0x1000                	// #4096
  4089f0:	mov	w1, wzr
  4089f4:	add	x20, sp, #0x8
  4089f8:	bl	402ca0 <memset@plt>
  4089fc:	ldr	x8, [x19, #8]
  408a00:	mov	w21, #0x48                  	// #72
  408a04:	mov	w1, #0x660b                	// #26123
  408a08:	add	x2, sp, #0x8
  408a0c:	str	x8, [sp, #8]
  408a10:	ldr	w9, [x19, #16]
  408a14:	mvn	x8, x8
  408a18:	str	w21, [sp, #32]
  408a1c:	str	x8, [sp, #16]
  408a20:	str	w9, [sp, #24]
  408a24:	ldr	w0, [x19]
  408a28:	movk	w1, #0xc020, lsl #16
  408a2c:	bl	403180 <ioctl@plt>
  408a30:	tbnz	w0, #31, 408be4 <__fxstatat@plt+0x5a34>
  408a34:	mov	x24, #0x5555555555555555    	// #6148914691236517205
  408a38:	movk	x24, #0x5556
  408a3c:	mov	w22, wzr
  408a40:	movk	x24, #0x555, lsl #48
  408a44:	mov	w25, #0x18                  	// #24
  408a48:	mov	w27, #0x38                  	// #56
  408a4c:	mov	x28, #0x7fffffffffffffff    	// #9223372036854775807
  408a50:	ldr	w8, [sp, #28]
  408a54:	cbz	w8, 408c04 <__fxstatat@plt+0x5a54>
  408a58:	ldr	x9, [x19, #24]
  408a5c:	mvn	x10, x8
  408a60:	cmp	x9, x10
  408a64:	b.hi	408c6c <__fxstatat@plt+0x5abc>  // b.pmore
  408a68:	add	x8, x9, x8
  408a6c:	cmp	x8, x24
  408a70:	str	x8, [x19, #24]
  408a74:	b.cs	408c8c <__fxstatat@plt+0x5adc>  // b.hs, b.nlast
  408a78:	ldr	x0, [x19, #40]
  408a7c:	add	x8, x8, x8, lsl #1
  408a80:	lsl	x1, x8, #3
  408a84:	sub	x23, x23, x0
  408a88:	bl	40e388 <__fxstatat@plt+0xb1d8>
  408a8c:	str	x0, [x19, #40]
  408a90:	ldr	w8, [sp, #28]
  408a94:	add	x23, x0, x23
  408a98:	cbz	w8, 408b54 <__fxstatat@plt+0x59a4>
  408a9c:	mov	w9, wzr
  408aa0:	umaddl	x12, w9, w27, x20
  408aa4:	ldr	x11, [x12, #32]!
  408aa8:	mov	x13, x12
  408aac:	ldr	x10, [x13, #16]!
  408ab0:	sub	x14, x28, x10
  408ab4:	cmp	x11, x14
  408ab8:	b.hi	408c4c <__fxstatat@plt+0x5a9c>  // b.pmore
  408abc:	mov	w14, w9
  408ac0:	cbz	w22, 408afc <__fxstatat@plt+0x594c>
  408ac4:	madd	x14, x14, x27, x20
  408ac8:	ldr	w14, [x14, #72]
  408acc:	ldr	w15, [x23, #16]
  408ad0:	ldp	x17, x16, [x23]
  408ad4:	and	w18, w14, #0xfffffffe
  408ad8:	cmp	w15, w18
  408adc:	add	x15, x16, x17
  408ae0:	b.ne	408b14 <__fxstatat@plt+0x5964>  // b.any
  408ae4:	cmp	x15, x11
  408ae8:	b.ne	408b14 <__fxstatat@plt+0x5964>  // b.any
  408aec:	add	x10, x16, x10
  408af0:	str	x10, [x23, #8]
  408af4:	str	w14, [x23, #16]
  408af8:	b	408b48 <__fxstatat@plt+0x5998>
  408afc:	ldr	x15, [x19, #8]
  408b00:	cmp	x15, x11
  408b04:	b.hi	408b1c <__fxstatat@plt+0x596c>  // b.pmore
  408b08:	madd	x12, x14, x27, x20
  408b0c:	ldr	w14, [x12, #72]
  408b10:	b	408b38 <__fxstatat@plt+0x5988>
  408b14:	cmp	x15, x11
  408b18:	b.ls	408b38 <__fxstatat@plt+0x5988>  // b.plast
  408b1c:	sub	x11, x15, x11
  408b20:	subs	x10, x10, x11
  408b24:	b.hi	408be4 <__fxstatat@plt+0x5a34>  // b.pmore
  408b28:	sub	w9, w9, #0x1
  408b2c:	str	x15, [x12]
  408b30:	str	x10, [x13]
  408b34:	b	408b48 <__fxstatat@plt+0x5998>
  408b38:	umaddl	x23, w22, w25, x0
  408b3c:	stp	x11, x10, [x23]
  408b40:	str	w14, [x23, #16]
  408b44:	add	w22, w22, #0x1
  408b48:	add	w9, w9, #0x1
  408b4c:	cmp	w9, w8
  408b50:	b.cc	408aa0 <__fxstatat@plt+0x58f0>  // b.lo, b.ul, b.last
  408b54:	ldrb	w8, [x23, #16]
  408b58:	tbz	w8, #0, 408b64 <__fxstatat@plt+0x59b4>
  408b5c:	mov	w8, #0x1                   	// #1
  408b60:	strb	w8, [x19, #33]
  408b64:	ldrb	w8, [x19, #33]
  408b68:	cmp	w22, #0x49
  408b6c:	b.cc	408b88 <__fxstatat@plt+0x59d8>  // b.lo, b.ul, b.last
  408b70:	cbnz	w8, 408c1c <__fxstatat@plt+0x5a6c>
  408b74:	sub	w22, w22, #0x1
  408b78:	umaddl	x8, w22, w25, x0
  408b7c:	sub	x23, x8, #0x18
  408b80:	str	x22, [x19, #24]
  408b84:	b	408b94 <__fxstatat@plt+0x59e4>
  408b88:	mov	w9, w22
  408b8c:	str	x9, [x19, #24]
  408b90:	cbnz	w8, 408c24 <__fxstatat@plt+0x5a74>
  408b94:	ldp	x8, x9, [x23]
  408b98:	cmp	w22, #0x47
  408b9c:	add	x26, x9, x8
  408ba0:	str	x26, [x19, #8]
  408ba4:	b.hi	408c24 <__fxstatat@plt+0x5a74>  // b.pmore
  408ba8:	add	x0, sp, #0x8
  408bac:	mov	w2, #0x1000                	// #4096
  408bb0:	mov	w1, wzr
  408bb4:	bl	402ca0 <memset@plt>
  408bb8:	ldr	w8, [x19, #16]
  408bbc:	mvn	x9, x26
  408bc0:	str	w21, [sp, #32]
  408bc4:	stp	x26, x9, [sp, #8]
  408bc8:	str	w8, [sp, #24]
  408bcc:	ldr	w0, [x19]
  408bd0:	mov	w1, #0x660b                	// #26123
  408bd4:	add	x2, sp, #0x8
  408bd8:	movk	w1, #0xc020, lsl #16
  408bdc:	bl	403180 <ioctl@plt>
  408be0:	tbz	w0, #31, 408a50 <__fxstatat@plt+0x58a0>
  408be4:	ldr	x8, [x19, #8]
  408be8:	cbz	x8, 408bf4 <__fxstatat@plt+0x5a44>
  408bec:	mov	w0, wzr
  408bf0:	b	408c28 <__fxstatat@plt+0x5a78>
  408bf4:	mov	w8, #0x1                   	// #1
  408bf8:	mov	w0, wzr
  408bfc:	strb	w8, [x19, #32]
  408c00:	b	408c28 <__fxstatat@plt+0x5a78>
  408c04:	ldr	x8, [x19, #8]
  408c08:	mov	w9, #0x1                   	// #1
  408c0c:	strb	w9, [x19, #33]
  408c10:	cmp	x8, #0x0
  408c14:	cset	w0, ne  // ne = any
  408c18:	b	408c28 <__fxstatat@plt+0x5a78>
  408c1c:	mov	w8, w22
  408c20:	str	x8, [x19, #24]
  408c24:	mov	w0, #0x1                   	// #1
  408c28:	add	sp, sp, #0x1, lsl #12
  408c2c:	add	sp, sp, #0x10
  408c30:	ldp	x20, x19, [sp, #80]
  408c34:	ldp	x22, x21, [sp, #64]
  408c38:	ldp	x24, x23, [sp, #48]
  408c3c:	ldp	x26, x25, [sp, #32]
  408c40:	ldp	x28, x27, [sp, #16]
  408c44:	ldp	x29, x30, [sp], #96
  408c48:	ret
  408c4c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408c50:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408c54:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408c58:	add	x0, x0, #0xe44
  408c5c:	add	x1, x1, #0xe05
  408c60:	add	x3, x3, #0xe17
  408c64:	mov	w2, #0x8d                  	// #141
  408c68:	bl	403100 <__assert_fail@plt>
  408c6c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  408c70:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408c74:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  408c78:	add	x0, x0, #0xdce
  408c7c:	add	x1, x1, #0xe05
  408c80:	add	x3, x3, #0xe17
  408c84:	mov	w2, #0x7e                  	// #126
  408c88:	bl	403100 <__assert_fail@plt>
  408c8c:	bl	40e574 <__fxstatat@plt+0xb3c4>
  408c90:	sub	sp, sp, #0x170
  408c94:	stp	x28, x25, [sp, #304]
  408c98:	stp	x24, x23, [sp, #320]
  408c9c:	stp	x22, x21, [sp, #336]
  408ca0:	stp	x20, x19, [sp, #352]
  408ca4:	mov	w22, w6
  408ca8:	mov	w20, w5
  408cac:	mov	w23, w4
  408cb0:	mov	x21, x3
  408cb4:	mov	w19, w2
  408cb8:	mov	x24, x1
  408cbc:	mov	w25, w0
  408cc0:	stp	x29, x30, [sp, #288]
  408cc4:	add	x29, sp, #0x120
  408cc8:	tbz	w6, #31, 408cf0 <__fxstatat@plt+0x5b40>
  408ccc:	mov	w0, w25
  408cd0:	mov	x1, x24
  408cd4:	mov	w2, w19
  408cd8:	mov	x3, x21
  408cdc:	mov	w4, w23
  408ce0:	bl	402a60 <linkat@plt>
  408ce4:	cbz	w0, 408d50 <__fxstatat@plt+0x5ba0>
  408ce8:	bl	403110 <__errno_location@plt>
  408cec:	ldr	w22, [x0]
  408cf0:	cmp	w22, #0x11
  408cf4:	b.ne	408da4 <__fxstatat@plt+0x5bf4>  // b.any
  408cf8:	tbz	w20, #0, 408da4 <__fxstatat@plt+0x5bf4>
  408cfc:	add	x1, sp, #0x20
  408d00:	mov	x0, x21
  408d04:	bl	408dc4 <__fxstatat@plt+0x5c14>
  408d08:	cbz	x0, 408d44 <__fxstatat@plt+0x5b94>
  408d0c:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  408d10:	add	x3, x3, #0xe38
  408d14:	add	x2, sp, #0x8
  408d18:	mov	w4, #0x6                   	// #6
  408d1c:	mov	w1, wzr
  408d20:	mov	x20, x0
  408d24:	str	w25, [sp, #8]
  408d28:	str	x24, [sp, #16]
  408d2c:	stp	w19, w23, [sp, #24]
  408d30:	bl	40cf24 <__fxstatat@plt+0x9d74>
  408d34:	cbz	w0, 408d58 <__fxstatat@plt+0x5ba8>
  408d38:	bl	403110 <__errno_location@plt>
  408d3c:	ldr	w22, [x0]
  408d40:	b	408d90 <__fxstatat@plt+0x5be0>
  408d44:	bl	403110 <__errno_location@plt>
  408d48:	ldr	w22, [x0]
  408d4c:	b	408da4 <__fxstatat@plt+0x5bf4>
  408d50:	mov	w22, wzr
  408d54:	b	408da4 <__fxstatat@plt+0x5bf4>
  408d58:	mov	w0, w19
  408d5c:	mov	x1, x20
  408d60:	mov	w2, w19
  408d64:	mov	x3, x21
  408d68:	bl	402f40 <renameat@plt>
  408d6c:	cbz	w0, 408d7c <__fxstatat@plt+0x5bcc>
  408d70:	bl	403110 <__errno_location@plt>
  408d74:	ldr	w22, [x0]
  408d78:	b	408d80 <__fxstatat@plt+0x5bd0>
  408d7c:	mov	w22, #0xffffffff            	// #-1
  408d80:	mov	w0, w19
  408d84:	mov	x1, x20
  408d88:	mov	w2, wzr
  408d8c:	bl	402ac0 <unlinkat@plt>
  408d90:	add	x8, sp, #0x20
  408d94:	cmp	x20, x8
  408d98:	b.eq	408da4 <__fxstatat@plt+0x5bf4>  // b.none
  408d9c:	mov	x0, x20
  408da0:	bl	402ef0 <free@plt>
  408da4:	mov	w0, w22
  408da8:	ldp	x20, x19, [sp, #352]
  408dac:	ldp	x22, x21, [sp, #336]
  408db0:	ldp	x24, x23, [sp, #320]
  408db4:	ldp	x28, x25, [sp, #304]
  408db8:	ldp	x29, x30, [sp, #288]
  408dbc:	add	sp, sp, #0x170
  408dc0:	ret
  408dc4:	stp	x29, x30, [sp, #-48]!
  408dc8:	str	x21, [sp, #16]
  408dcc:	stp	x20, x19, [sp, #32]
  408dd0:	mov	x29, sp
  408dd4:	mov	x19, x1
  408dd8:	mov	x20, x0
  408ddc:	bl	409adc <__fxstatat@plt+0x692c>
  408de0:	sub	x21, x0, x20
  408de4:	add	x0, x21, #0x9
  408de8:	cmp	x0, #0x101
  408dec:	b.cc	408dfc <__fxstatat@plt+0x5c4c>  // b.lo, b.ul, b.last
  408df0:	bl	402bd0 <malloc@plt>
  408df4:	mov	x19, x0
  408df8:	cbz	x0, 408e24 <__fxstatat@plt+0x5c74>
  408dfc:	mov	x3, #0xffffffffffffffff    	// #-1
  408e00:	mov	x0, x19
  408e04:	mov	x1, x20
  408e08:	mov	x2, x21
  408e0c:	bl	403030 <__mempcpy_chk@plt>
  408e10:	adrp	x8, 413000 <__fxstatat@plt+0xfe50>
  408e14:	add	x8, x8, #0xe84
  408e18:	ldr	x8, [x8]
  408e1c:	strb	wzr, [x0, #8]
  408e20:	str	x8, [x0]
  408e24:	mov	x0, x19
  408e28:	ldp	x20, x19, [sp, #32]
  408e2c:	ldr	x21, [sp, #16]
  408e30:	ldp	x29, x30, [sp], #48
  408e34:	ret
  408e38:	ldr	w8, [x1]
  408e3c:	ldr	x9, [x1, #8]
  408e40:	ldp	w2, w4, [x1, #16]
  408e44:	mov	x3, x0
  408e48:	mov	w0, w8
  408e4c:	mov	x1, x9
  408e50:	b	402a60 <linkat@plt>
  408e54:	sub	sp, sp, #0x150
  408e58:	stp	x28, x23, [sp, #288]
  408e5c:	stp	x22, x21, [sp, #304]
  408e60:	stp	x20, x19, [sp, #320]
  408e64:	mov	w22, w4
  408e68:	mov	w20, w3
  408e6c:	mov	x21, x2
  408e70:	mov	w19, w1
  408e74:	mov	x23, x0
  408e78:	stp	x29, x30, [sp, #272]
  408e7c:	add	x29, sp, #0x110
  408e80:	tbz	w4, #31, 408ea0 <__fxstatat@plt+0x5cf0>
  408e84:	mov	x0, x23
  408e88:	mov	w1, w19
  408e8c:	mov	x2, x21
  408e90:	bl	4030a0 <symlinkat@plt>
  408e94:	cbz	w0, 408efc <__fxstatat@plt+0x5d4c>
  408e98:	bl	403110 <__errno_location@plt>
  408e9c:	ldr	w22, [x0]
  408ea0:	cmp	w22, #0x11
  408ea4:	b.ne	408f50 <__fxstatat@plt+0x5da0>  // b.any
  408ea8:	tbz	w20, #0, 408f50 <__fxstatat@plt+0x5da0>
  408eac:	add	x1, sp, #0x10
  408eb0:	mov	x0, x21
  408eb4:	bl	408dc4 <__fxstatat@plt+0x5c14>
  408eb8:	cbz	x0, 408ef0 <__fxstatat@plt+0x5d40>
  408ebc:	adrp	x3, 408000 <__fxstatat@plt+0x4e50>
  408ec0:	add	x3, x3, #0xf6c
  408ec4:	mov	x2, sp
  408ec8:	mov	w4, #0x6                   	// #6
  408ecc:	mov	w1, wzr
  408ed0:	mov	x20, x0
  408ed4:	str	x23, [sp]
  408ed8:	str	w19, [sp, #8]
  408edc:	bl	40cf24 <__fxstatat@plt+0x9d74>
  408ee0:	cbz	w0, 408f04 <__fxstatat@plt+0x5d54>
  408ee4:	bl	403110 <__errno_location@plt>
  408ee8:	ldr	w22, [x0]
  408eec:	b	408f3c <__fxstatat@plt+0x5d8c>
  408ef0:	bl	403110 <__errno_location@plt>
  408ef4:	ldr	w22, [x0]
  408ef8:	b	408f50 <__fxstatat@plt+0x5da0>
  408efc:	mov	w22, wzr
  408f00:	b	408f50 <__fxstatat@plt+0x5da0>
  408f04:	mov	w0, w19
  408f08:	mov	x1, x20
  408f0c:	mov	w2, w19
  408f10:	mov	x3, x21
  408f14:	bl	402f40 <renameat@plt>
  408f18:	cbz	w0, 408f38 <__fxstatat@plt+0x5d88>
  408f1c:	bl	403110 <__errno_location@plt>
  408f20:	ldr	w22, [x0]
  408f24:	mov	w0, w19
  408f28:	mov	x1, x20
  408f2c:	mov	w2, wzr
  408f30:	bl	402ac0 <unlinkat@plt>
  408f34:	b	408f3c <__fxstatat@plt+0x5d8c>
  408f38:	mov	w22, #0xffffffff            	// #-1
  408f3c:	add	x8, sp, #0x10
  408f40:	cmp	x20, x8
  408f44:	b.eq	408f50 <__fxstatat@plt+0x5da0>  // b.none
  408f48:	mov	x0, x20
  408f4c:	bl	402ef0 <free@plt>
  408f50:	mov	w0, w22
  408f54:	ldp	x20, x19, [sp, #320]
  408f58:	ldp	x22, x21, [sp, #304]
  408f5c:	ldp	x28, x23, [sp, #288]
  408f60:	ldp	x29, x30, [sp, #272]
  408f64:	add	sp, sp, #0x150
  408f68:	ret
  408f6c:	ldr	x8, [x1]
  408f70:	ldr	w1, [x1, #8]
  408f74:	mov	x2, x0
  408f78:	mov	x0, x8
  408f7c:	b	4030a0 <symlinkat@plt>
  408f80:	stp	x29, x30, [sp, #-48]!
  408f84:	stp	x22, x21, [sp, #16]
  408f88:	stp	x20, x19, [sp, #32]
  408f8c:	mov	x29, sp
  408f90:	mov	x20, x2
  408f94:	mov	x21, x0
  408f98:	bl	40b0ec <__fxstatat@plt+0x7f3c>
  408f9c:	mov	w19, w0
  408fa0:	cmn	w0, #0x1
  408fa4:	b.eq	408fd8 <__fxstatat@plt+0x5e28>  // b.none
  408fa8:	cmn	w19, #0x2
  408fac:	b.ne	409014 <__fxstatat@plt+0x5e64>  // b.any
  408fb0:	bl	403110 <__errno_location@plt>
  408fb4:	ldr	w20, [x0]
  408fb8:	mov	x0, x21
  408fbc:	bl	40c668 <__fxstatat@plt+0x94b8>
  408fc0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  408fc4:	mov	x3, x0
  408fc8:	add	x2, x2, #0x909
  408fcc:	mov	w0, wzr
  408fd0:	mov	w1, w20
  408fd4:	b	409010 <__fxstatat@plt+0x5e60>
  408fd8:	bl	403110 <__errno_location@plt>
  408fdc:	ldr	w21, [x0]
  408fe0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  408fe4:	add	x1, x1, #0xafe
  408fe8:	mov	w2, #0x5                   	// #5
  408fec:	mov	x0, xzr
  408ff0:	bl	403060 <dcgettext@plt>
  408ff4:	mov	x22, x0
  408ff8:	mov	x0, x20
  408ffc:	bl	40c668 <__fxstatat@plt+0x94b8>
  409000:	mov	x3, x0
  409004:	mov	w0, wzr
  409008:	mov	w1, w21
  40900c:	mov	x2, x22
  409010:	bl	402a00 <error@plt>
  409014:	mov	w0, w19
  409018:	ldp	x20, x19, [sp, #32]
  40901c:	ldp	x22, x21, [sp, #16]
  409020:	ldp	x29, x30, [sp], #48
  409024:	ret
  409028:	stp	x29, x30, [sp, #-48]!
  40902c:	stp	x22, x21, [sp, #16]
  409030:	stp	x20, x19, [sp, #32]
  409034:	mov	x29, sp
  409038:	mov	x20, x0
  40903c:	bl	40b14c <__fxstatat@plt+0x7f9c>
  409040:	mov	w19, w0
  409044:	cbz	w0, 409084 <__fxstatat@plt+0x5ed4>
  409048:	bl	403110 <__errno_location@plt>
  40904c:	ldr	w21, [x0]
  409050:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409054:	add	x1, x1, #0x9a4
  409058:	mov	w2, #0x5                   	// #5
  40905c:	mov	x0, xzr
  409060:	bl	403060 <dcgettext@plt>
  409064:	mov	x22, x0
  409068:	mov	x0, x20
  40906c:	bl	40c668 <__fxstatat@plt+0x94b8>
  409070:	mov	x3, x0
  409074:	mov	w0, wzr
  409078:	mov	w1, w21
  40907c:	mov	x2, x22
  409080:	bl	402a00 <error@plt>
  409084:	mov	w0, w19
  409088:	ldp	x20, x19, [sp, #32]
  40908c:	ldp	x22, x21, [sp, #16]
  409090:	ldp	x29, x30, [sp], #48
  409094:	ret
  409098:	stp	x29, x30, [sp, #-64]!
  40909c:	cmp	x1, #0x401
  4090a0:	mov	w8, #0x401                 	// #1025
  4090a4:	stp	x20, x19, [sp, #48]
  4090a8:	mov	x19, x0
  4090ac:	csinc	x20, x8, x1, cs  // cs = hs, nlast
  4090b0:	stp	x24, x23, [sp, #16]
  4090b4:	stp	x22, x21, [sp, #32]
  4090b8:	mov	x29, sp
  4090bc:	mov	x0, x20
  4090c0:	bl	402bd0 <malloc@plt>
  4090c4:	mov	x21, x0
  4090c8:	cbz	x0, 409154 <__fxstatat@plt+0x5fa4>
  4090cc:	mov	x0, x19
  4090d0:	mov	x1, x21
  4090d4:	mov	x2, x20
  4090d8:	bl	402a70 <readlink@plt>
  4090dc:	mov	x22, x0
  4090e0:	tbz	x0, #63, 4090f4 <__fxstatat@plt+0x5f44>
  4090e4:	bl	403110 <__errno_location@plt>
  4090e8:	ldr	w24, [x0]
  4090ec:	cmp	w24, #0x22
  4090f0:	b.ne	409140 <__fxstatat@plt+0x5f90>  // b.any
  4090f4:	cmp	x22, x20
  4090f8:	b.cc	409138 <__fxstatat@plt+0x5f88>  // b.lo, b.ul, b.last
  4090fc:	mov	x0, x21
  409100:	bl	402ef0 <free@plt>
  409104:	lsr	x8, x20, #62
  409108:	cbnz	x8, 409114 <__fxstatat@plt+0x5f64>
  40910c:	lsl	x20, x20, #1
  409110:	b	4090bc <__fxstatat@plt+0x5f0c>
  409114:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  409118:	cmp	x20, x8
  40911c:	mov	x20, #0x7fffffffffffffff    	// #9223372036854775807
  409120:	b.cc	4090bc <__fxstatat@plt+0x5f0c>  // b.lo, b.ul, b.last
  409124:	bl	403110 <__errno_location@plt>
  409128:	mov	x21, xzr
  40912c:	mov	w8, #0xc                   	// #12
  409130:	str	w8, [x0]
  409134:	b	409154 <__fxstatat@plt+0x5fa4>
  409138:	strb	wzr, [x21, x22]
  40913c:	b	409154 <__fxstatat@plt+0x5fa4>
  409140:	mov	x23, x0
  409144:	mov	x0, x21
  409148:	bl	402ef0 <free@plt>
  40914c:	mov	x21, xzr
  409150:	str	w24, [x23]
  409154:	mov	x0, x21
  409158:	ldp	x20, x19, [sp, #48]
  40915c:	ldp	x22, x21, [sp, #32]
  409160:	ldp	x24, x23, [sp, #16]
  409164:	ldp	x29, x30, [sp], #64
  409168:	ret
  40916c:	stp	x29, x30, [sp, #-32]!
  409170:	stp	x20, x19, [sp, #16]
  409174:	mov	x19, x0
  409178:	mov	x29, sp
  40917c:	cbnz	x0, 409194 <__fxstatat@plt+0x5fe4>
  409180:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  409184:	add	x0, x0, #0xe92
  409188:	bl	403120 <getenv@plt>
  40918c:	mov	x19, x0
  409190:	cbz	x0, 4091b8 <__fxstatat@plt+0x6008>
  409194:	ldrb	w8, [x19]
  409198:	adrp	x20, 413000 <__fxstatat@plt+0xfe50>
  40919c:	add	x20, x20, #0xeaa
  4091a0:	cbz	w8, 4091c0 <__fxstatat@plt+0x6010>
  4091a4:	mov	x0, x19
  4091a8:	bl	409adc <__fxstatat@plt+0x692c>
  4091ac:	cmp	x19, x0
  4091b0:	csel	x20, x19, x20, eq  // eq = none
  4091b4:	b	4091c0 <__fxstatat@plt+0x6010>
  4091b8:	adrp	x20, 413000 <__fxstatat@plt+0xfe50>
  4091bc:	add	x20, x20, #0xeaa
  4091c0:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4091c4:	str	x20, [x8, #2344]
  4091c8:	ldp	x20, x19, [sp, #16]
  4091cc:	ldp	x29, x30, [sp], #32
  4091d0:	ret
  4091d4:	sub	sp, sp, #0xe0
  4091d8:	str	w0, [sp, #28]
  4091dc:	mov	x0, x1
  4091e0:	stp	x29, x30, [sp, #128]
  4091e4:	stp	x28, x27, [sp, #144]
  4091e8:	stp	x26, x25, [sp, #160]
  4091ec:	stp	x24, x23, [sp, #176]
  4091f0:	stp	x22, x21, [sp, #192]
  4091f4:	stp	x20, x19, [sp, #208]
  4091f8:	add	x29, sp, #0x80
  4091fc:	mov	w23, w3
  409200:	mov	w21, w2
  409204:	mov	x26, x1
  409208:	bl	409adc <__fxstatat@plt+0x692c>
  40920c:	sub	x25, x0, x26
  409210:	bl	4029c0 <strlen@plt>
  409214:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409218:	ldr	x8, [x8, #2344]
  40921c:	add	x28, x25, x0
  409220:	cbnz	x8, 409234 <__fxstatat@plt+0x6084>
  409224:	mov	x0, xzr
  409228:	bl	40916c <__fxstatat@plt+0x5fbc>
  40922c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409230:	ldr	x8, [x8, #2344]
  409234:	mov	x0, x8
  409238:	bl	4029c0 <strlen@plt>
  40923c:	add	x9, x0, #0x1
  409240:	mov	w8, #0x9                   	// #9
  409244:	cmp	x9, #0x9
  409248:	stur	x9, [x29, #-48]
  40924c:	csinc	x8, x8, x0, ls  // ls = plast
  409250:	add	x9, x28, #0x1
  409254:	add	x0, x9, x8
  409258:	stur	x9, [x29, #-24]
  40925c:	str	x0, [sp, #56]
  409260:	bl	402bd0 <malloc@plt>
  409264:	mov	x22, x0
  409268:	cbz	x0, 4096d8 <__fxstatat@plt+0x6528>
  40926c:	mov	x27, xzr
  409270:	mov	w8, #0xffffffff            	// #-1
  409274:	add	x9, x28, #0x4
  409278:	stp	x9, xzr, [sp, #8]
  40927c:	stur	w8, [x29, #-12]
  409280:	str	w23, [sp, #52]
  409284:	str	x26, [sp, #32]
  409288:	stur	x28, [x29, #-40]
  40928c:	ldur	x2, [x29, #-24]
  409290:	mov	x0, x22
  409294:	mov	x1, x26
  409298:	bl	402990 <memcpy@plt>
  40929c:	cmp	w21, #0x1
  4092a0:	b.ne	4092bc <__fxstatat@plt+0x610c>  // b.any
  4092a4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4092a8:	ldr	x1, [x8, #2344]
  4092ac:	ldur	x2, [x29, #-48]
  4092b0:	add	x0, x22, x28
  4092b4:	bl	402990 <memcpy@plt>
  4092b8:	b	409648 <__fxstatat@plt+0x6498>
  4092bc:	add	x19, x22, x25
  4092c0:	mov	x0, x19
  4092c4:	bl	409b24 <__fxstatat@plt+0x6974>
  4092c8:	mov	x28, x0
  4092cc:	cbz	x27, 4092e4 <__fxstatat@plt+0x6134>
  4092d0:	mov	x0, x27
  4092d4:	bl	402e90 <rewinddir@plt>
  4092d8:	mov	w8, #0x2                   	// #2
  4092dc:	stur	w8, [x29, #-28]
  4092e0:	b	409350 <__fxstatat@plt+0x61a0>
  4092e4:	ldrh	w8, [x19]
  4092e8:	ldr	w0, [sp, #28]
  4092ec:	mov	w9, #0x2e                  	// #46
  4092f0:	sub	x3, x29, #0xc
  4092f4:	mov	x1, x22
  4092f8:	mov	w2, wzr
  4092fc:	strh	w9, [x19]
  409300:	sturh	w8, [x29, #-8]
  409304:	bl	40afd8 <__fxstatat@plt+0x7e28>
  409308:	mov	x27, x0
  40930c:	cbz	x0, 409318 <__fxstatat@plt+0x6168>
  409310:	mov	w10, #0x2                   	// #2
  409314:	b	40932c <__fxstatat@plt+0x617c>
  409318:	bl	403110 <__errno_location@plt>
  40931c:	ldr	w8, [x0]
  409320:	cmp	w8, #0xc
  409324:	mov	w8, #0x2                   	// #2
  409328:	cinc	w10, w8, eq  // eq = none
  40932c:	ldurh	w8, [x29, #-8]
  409330:	add	x9, x19, x28
  409334:	strh	w8, [x19]
  409338:	mov	w8, #0x7e2e                	// #32302
  40933c:	movk	w8, #0x7e31, lsl #16
  409340:	strb	wzr, [x9, #4]
  409344:	str	w8, [x9]
  409348:	cbz	x27, 409514 <__fxstatat@plt+0x6364>
  40934c:	stur	w10, [x29, #-28]
  409350:	mov	x0, x27
  409354:	bl	402d10 <readdir@plt>
  409358:	cbz	x0, 409510 <__fxstatat@plt+0x6360>
  40935c:	ldr	x8, [sp, #56]
  409360:	mov	x24, x0
  409364:	stur	w21, [x29, #-60]
  409368:	add	x26, x28, #0x4
  40936c:	add	x21, x28, #0x2
  409370:	str	x8, [sp, #40]
  409374:	mov	w8, #0x1                   	// #1
  409378:	stur	x8, [x29, #-56]
  40937c:	add	x19, x24, #0x13
  409380:	mov	x0, x19
  409384:	bl	4029c0 <strlen@plt>
  409388:	cmp	x0, x26
  40938c:	b.cc	4094f4 <__fxstatat@plt+0x6344>  // b.lo, b.ul, b.last
  409390:	add	x0, x22, x25
  409394:	mov	x1, x19
  409398:	mov	x2, x21
  40939c:	bl	402d00 <bcmp@plt>
  4093a0:	cbnz	w0, 4094f4 <__fxstatat@plt+0x6344>
  4093a4:	add	x19, x24, x28
  4093a8:	ldrb	w9, [x19, #21]!
  4093ac:	sub	w8, w9, #0x31
  4093b0:	cmp	w8, #0x8
  4093b4:	b.hi	4094f4 <__fxstatat@plt+0x6344>  // b.pmore
  4093b8:	sub	x8, x19, #0x2
  4093bc:	ldrb	w8, [x8, #3]
  4093c0:	cmp	w9, #0x39
  4093c4:	cset	w23, eq  // eq = none
  4093c8:	sub	w9, w8, #0x30
  4093cc:	cmp	w9, #0x9
  4093d0:	b.hi	409408 <__fxstatat@plt+0x6258>  // b.pmore
  4093d4:	add	x9, x24, x28
  4093d8:	mov	w10, #0x17                  	// #23
  4093dc:	and	w11, w8, #0xff
  4093e0:	ldrb	w8, [x9, x10]
  4093e4:	cmp	w11, #0x39
  4093e8:	cset	w11, eq  // eq = none
  4093ec:	and	w23, w11, w23
  4093f0:	sub	w11, w8, #0x30
  4093f4:	cmp	w11, #0xa
  4093f8:	add	x10, x10, #0x1
  4093fc:	b.cc	4093dc <__fxstatat@plt+0x622c>  // b.lo, b.ul, b.last
  409400:	sub	x20, x10, #0x16
  409404:	b	40940c <__fxstatat@plt+0x625c>
  409408:	mov	w20, #0x1                   	// #1
  40940c:	cmp	w8, #0x7e
  409410:	b.ne	4094f4 <__fxstatat@plt+0x6344>  // b.any
  409414:	add	x8, x20, x19
  409418:	ldrb	w8, [x8, #1]
  40941c:	cbnz	w8, 4094f4 <__fxstatat@plt+0x6344>
  409420:	ldur	x8, [x29, #-56]
  409424:	cmp	x8, x20
  409428:	b.cs	4094d0 <__fxstatat@plt+0x6320>  // b.hs, b.nlast
  40942c:	ldr	x8, [sp, #8]
  409430:	add	x9, x20, x23
  409434:	stur	x9, [x29, #-56]
  409438:	add	x8, x8, x9
  40943c:	ldr	x9, [sp, #40]
  409440:	cmp	x9, x8
  409444:	b.cs	40946c <__fxstatat@plt+0x62bc>  // b.hs, b.nlast
  409448:	lsr	x9, x8, #62
  40944c:	cmp	x9, #0x0
  409450:	cset	w9, eq  // eq = none
  409454:	lsl	x1, x8, x9
  409458:	mov	x0, x22
  40945c:	str	x1, [sp, #40]
  409460:	bl	402d20 <realloc@plt>
  409464:	cbz	x0, 4096c0 <__fxstatat@plt+0x6510>
  409468:	mov	x22, x0
  40946c:	ldur	x9, [x29, #-40]
  409470:	mov	w10, #0x7e2e                	// #32302
  409474:	add	x2, x20, #0x2
  409478:	mov	x1, x19
  40947c:	add	x8, x22, x9
  409480:	strh	w10, [x22, x9]
  409484:	mov	w9, #0x30                  	// #48
  409488:	strb	w9, [x8, #2]!
  40948c:	add	x24, x8, x23
  409490:	mov	x0, x24
  409494:	bl	402990 <memcpy@plt>
  409498:	add	x8, x24, x20
  40949c:	ldrb	w9, [x8, #-1]!
  4094a0:	cmp	w9, #0x39
  4094a4:	b.ne	4094bc <__fxstatat@plt+0x630c>  // b.any
  4094a8:	mov	w10, #0x30                  	// #48
  4094ac:	strb	w10, [x8]
  4094b0:	ldrb	w9, [x8, #-1]!
  4094b4:	cmp	w9, #0x39
  4094b8:	b.eq	4094ac <__fxstatat@plt+0x62fc>  // b.none
  4094bc:	add	w9, w9, #0x1
  4094c0:	strb	w9, [x8]
  4094c4:	mov	w8, w23
  4094c8:	stur	w23, [x29, #-28]
  4094cc:	b	4094f4 <__fxstatat@plt+0x6344>
  4094d0:	b.ne	4094f4 <__fxstatat@plt+0x6344>  // b.any
  4094d4:	ldur	x8, [x29, #-40]
  4094d8:	ldur	x2, [x29, #-56]
  4094dc:	mov	x1, x19
  4094e0:	add	x8, x22, x8
  4094e4:	add	x0, x8, #0x2
  4094e8:	bl	402e30 <memcmp@plt>
  4094ec:	cmp	w0, #0x0
  4094f0:	b.le	40942c <__fxstatat@plt+0x627c>
  4094f4:	mov	x0, x27
  4094f8:	bl	402d10 <readdir@plt>
  4094fc:	mov	x24, x0
  409500:	cbnz	x0, 40937c <__fxstatat@plt+0x61cc>
  409504:	ldr	w23, [sp, #52]
  409508:	ldr	x26, [sp, #32]
  40950c:	ldur	w21, [x29, #-60]
  409510:	ldur	w10, [x29, #-28]
  409514:	ldur	x28, [x29, #-40]
  409518:	cmp	w10, #0x1
  40951c:	b.eq	409554 <__fxstatat@plt+0x63a4>  // b.none
  409520:	cmp	w10, #0x2
  409524:	b.eq	409534 <__fxstatat@plt+0x6384>  // b.none
  409528:	cmp	w10, #0x3
  40952c:	b.ne	409648 <__fxstatat@plt+0x6498>  // b.any
  409530:	b	4096c0 <__fxstatat@plt+0x6510>
  409534:	cmp	w21, #0x2
  409538:	b.ne	409554 <__fxstatat@plt+0x63a4>  // b.any
  40953c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409540:	ldr	x1, [x8, #2344]
  409544:	ldur	x2, [x29, #-48]
  409548:	add	x0, x22, x28
  40954c:	bl	402990 <memcpy@plt>
  409550:	mov	w21, #0x1                   	// #1
  409554:	ldur	w24, [x29, #-12]
  409558:	mov	x0, x22
  40955c:	mov	w20, w21
  409560:	bl	409adc <__fxstatat@plt+0x692c>
  409564:	mov	x19, x0
  409568:	bl	409b24 <__fxstatat@plt+0x6974>
  40956c:	mov	x21, x0
  409570:	cmp	x0, #0xf
  409574:	b.cc	4095c0 <__fxstatat@plt+0x6410>  // b.lo, b.ul, b.last
  409578:	ldr	x9, [sp, #16]
  40957c:	mov	x8, x9
  409580:	cbnz	x9, 409620 <__fxstatat@plt+0x6470>
  409584:	tbnz	w24, #31, 4095c8 <__fxstatat@plt+0x6418>
  409588:	bl	403110 <__errno_location@plt>
  40958c:	mov	x23, x26
  409590:	mov	x26, x0
  409594:	str	wzr, [x0]
  409598:	mov	w1, #0x3                   	// #3
  40959c:	mov	w0, w24
  4095a0:	bl	402e00 <fpathconf@plt>
  4095a4:	ldr	w8, [x26]
  4095a8:	mov	x26, x23
  4095ac:	ldr	w23, [sp, #52]
  4095b0:	cmp	w8, #0x0
  4095b4:	cset	w8, eq  // eq = none
  4095b8:	sub	x8, x0, x8
  4095bc:	b	409608 <__fxstatat@plt+0x6458>
  4095c0:	mov	w8, #0xff                  	// #255
  4095c4:	b	409620 <__fxstatat@plt+0x6470>
  4095c8:	ldrh	w8, [x19]
  4095cc:	sturh	w8, [x29, #-4]
  4095d0:	mov	w8, #0x2e                  	// #46
  4095d4:	strh	w8, [x19]
  4095d8:	bl	403110 <__errno_location@plt>
  4095dc:	mov	x24, x0
  4095e0:	str	wzr, [x0]
  4095e4:	mov	w1, #0x3                   	// #3
  4095e8:	mov	x0, x22
  4095ec:	bl	402b00 <pathconf@plt>
  4095f0:	ldr	w8, [x24]
  4095f4:	ldurh	w9, [x29, #-4]
  4095f8:	cmp	w8, #0x0
  4095fc:	cset	w8, eq  // eq = none
  409600:	sub	x8, x0, x8
  409604:	strh	w9, [x19]
  409608:	cmn	x8, #0x1
  40960c:	mov	w9, #0xe                   	// #14
  409610:	csinv	x9, x9, xzr, ne  // ne = any
  409614:	cmp	x8, #0x0
  409618:	csel	x8, x8, x9, ge  // ge = tcont
  40961c:	str	x8, [sp, #16]
  409620:	cmp	x8, x21
  409624:	b.cs	409644 <__fxstatat@plt+0x6494>  // b.hs, b.nlast
  409628:	add	x9, x22, x28
  40962c:	sub	x9, x9, x19
  409630:	sub	x10, x8, #0x1
  409634:	cmp	x8, x9
  409638:	csel	x8, x9, x10, hi  // hi = pmore
  40963c:	mov	w9, #0x7e                  	// #126
  409640:	strh	w9, [x19, x8]
  409644:	mov	w21, w20
  409648:	tbz	w23, #0, 4096b0 <__fxstatat@plt+0x6500>
  40964c:	ldur	w2, [x29, #-12]
  409650:	tbz	w2, #31, 409660 <__fxstatat@plt+0x64b0>
  409654:	mov	x25, xzr
  409658:	mov	w2, #0xffffff9c            	// #-100
  40965c:	stur	w2, [x29, #-12]
  409660:	cmp	w21, #0x1
  409664:	cset	w4, ne  // ne = any
  409668:	add	x3, x22, x25
  40966c:	mov	w0, #0xffffff9c            	// #-100
  409670:	mov	x1, x26
  409674:	bl	40c7b8 <__fxstatat@plt+0x9608>
  409678:	cbz	w0, 4096b0 <__fxstatat@plt+0x6500>
  40967c:	bl	403110 <__errno_location@plt>
  409680:	ldr	w20, [x0]
  409684:	cmp	w20, #0x11
  409688:	b.eq	40928c <__fxstatat@plt+0x60dc>  // b.none
  40968c:	mov	x19, x0
  409690:	cbz	x27, 40969c <__fxstatat@plt+0x64ec>
  409694:	mov	x0, x27
  409698:	bl	402d70 <closedir@plt>
  40969c:	mov	x0, x22
  4096a0:	bl	402ef0 <free@plt>
  4096a4:	mov	x22, xzr
  4096a8:	str	w20, [x19]
  4096ac:	b	4096d8 <__fxstatat@plt+0x6528>
  4096b0:	cbz	x27, 4096d8 <__fxstatat@plt+0x6528>
  4096b4:	mov	x0, x27
  4096b8:	bl	402d70 <closedir@plt>
  4096bc:	b	4096d8 <__fxstatat@plt+0x6528>
  4096c0:	mov	x0, x22
  4096c4:	bl	402ef0 <free@plt>
  4096c8:	bl	403110 <__errno_location@plt>
  4096cc:	mov	w8, #0xc                   	// #12
  4096d0:	mov	x22, xzr
  4096d4:	str	w8, [x0]
  4096d8:	mov	x0, x22
  4096dc:	ldp	x20, x19, [sp, #208]
  4096e0:	ldp	x22, x21, [sp, #192]
  4096e4:	ldp	x24, x23, [sp, #176]
  4096e8:	ldp	x26, x25, [sp, #160]
  4096ec:	ldp	x28, x27, [sp, #144]
  4096f0:	ldp	x29, x30, [sp, #128]
  4096f4:	add	sp, sp, #0xe0
  4096f8:	ret
  4096fc:	mov	w3, #0x1                   	// #1
  409700:	b	4091d4 <__fxstatat@plt+0x6024>
  409704:	stp	x29, x30, [sp, #-16]!
  409708:	mov	w3, wzr
  40970c:	mov	x29, sp
  409710:	bl	4091d4 <__fxstatat@plt+0x6024>
  409714:	cbz	x0, 409720 <__fxstatat@plt+0x6570>
  409718:	ldp	x29, x30, [sp], #16
  40971c:	ret
  409720:	bl	40e574 <__fxstatat@plt+0xb3c4>
  409724:	stp	x29, x30, [sp, #-32]!
  409728:	str	x19, [sp, #16]
  40972c:	mov	x29, sp
  409730:	cbz	x1, 409768 <__fxstatat@plt+0x65b8>
  409734:	ldrb	w8, [x1]
  409738:	cbz	w8, 409768 <__fxstatat@plt+0x65b8>
  40973c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409740:	ldr	x5, [x8, #1184]
  409744:	adrp	x19, 413000 <__fxstatat@plt+0xfe50>
  409748:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40974c:	add	x19, x19, #0xeb0
  409750:	add	x2, x2, #0xed0
  409754:	mov	w4, #0x4                   	// #4
  409758:	mov	x3, x19
  40975c:	bl	410f2c <__fxstatat@plt+0xdd7c>
  409760:	ldr	w0, [x19, x0, lsl #2]
  409764:	b	40976c <__fxstatat@plt+0x65bc>
  409768:	mov	w0, #0x2                   	// #2
  40976c:	ldr	x19, [sp, #16]
  409770:	ldp	x29, x30, [sp], #32
  409774:	ret
  409778:	stp	x29, x30, [sp, #-16]!
  40977c:	mov	x29, sp
  409780:	cbz	x1, 40978c <__fxstatat@plt+0x65dc>
  409784:	ldrb	w8, [x1]
  409788:	cbnz	w8, 4097a8 <__fxstatat@plt+0x65f8>
  40978c:	adrp	x0, 413000 <__fxstatat@plt+0xfe50>
  409790:	add	x0, x0, #0xf19
  409794:	bl	403120 <getenv@plt>
  409798:	adrp	x8, 413000 <__fxstatat@plt+0xfe50>
  40979c:	add	x8, x8, #0xf18
  4097a0:	mov	x1, x0
  4097a4:	mov	x0, x8
  4097a8:	ldp	x29, x30, [sp], #16
  4097ac:	b	409724 <__fxstatat@plt+0x6574>
  4097b0:	cbz	x0, 4097f8 <__fxstatat@plt+0x6648>
  4097b4:	cbz	x1, 409804 <__fxstatat@plt+0x6654>
  4097b8:	mov	x9, x0
  4097bc:	mov	x10, x1
  4097c0:	mov	x8, x10
  4097c4:	udiv	x10, x9, x10
  4097c8:	msub	x10, x10, x8, x9
  4097cc:	mov	x9, x8
  4097d0:	cbnz	x10, 4097c0 <__fxstatat@plt+0x6610>
  4097d4:	udiv	x8, x0, x8
  4097d8:	umulh	x9, x1, x8
  4097dc:	mul	x8, x1, x8
  4097e0:	cmp	xzr, x9
  4097e4:	cset	w9, ne  // ne = any
  4097e8:	cmp	x8, x2
  4097ec:	b.hi	409804 <__fxstatat@plt+0x6654>  // b.pmore
  4097f0:	cbnz	w9, 409804 <__fxstatat@plt+0x6654>
  4097f4:	b	40980c <__fxstatat@plt+0x665c>
  4097f8:	cmp	x1, #0x0
  4097fc:	mov	w8, #0x2000                	// #8192
  409800:	csel	x0, x1, x8, ne  // ne = any
  409804:	cmp	x0, x2
  409808:	csel	x8, x2, x0, hi  // hi = pmore
  40980c:	mov	x0, x8
  409810:	ret
  409814:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409818:	str	x0, [x8, #2352]
  40981c:	ret
  409820:	stp	x29, x30, [sp, #-48]!
  409824:	stp	x20, x19, [sp, #32]
  409828:	adrp	x20, 425000 <__fxstatat@plt+0x21e50>
  40982c:	ldr	x19, [x20, #1232]
  409830:	str	x21, [sp, #16]
  409834:	mov	x29, sp
  409838:	mov	x0, x19
  40983c:	bl	40e908 <__fxstatat@plt+0xb758>
  409840:	cbz	x0, 409858 <__fxstatat@plt+0x66a8>
  409844:	mov	w2, #0x1                   	// #1
  409848:	mov	x0, x19
  40984c:	mov	x1, xzr
  409850:	bl	40e948 <__fxstatat@plt+0xb798>
  409854:	cbz	w0, 409860 <__fxstatat@plt+0x66b0>
  409858:	mov	w19, wzr
  40985c:	b	409870 <__fxstatat@plt+0x66c0>
  409860:	ldr	x0, [x20, #1232]
  409864:	bl	40e8c0 <__fxstatat@plt+0xb710>
  409868:	cmp	w0, #0x0
  40986c:	cset	w19, ne  // ne = any
  409870:	ldr	x0, [x20, #1232]
  409874:	bl	411030 <__fxstatat@plt+0xde80>
  409878:	tbnz	w19, #0, 409890 <__fxstatat@plt+0x66e0>
  40987c:	cbnz	w0, 409890 <__fxstatat@plt+0x66e0>
  409880:	ldp	x20, x19, [sp, #32]
  409884:	ldr	x21, [sp, #16]
  409888:	ldp	x29, x30, [sp], #48
  40988c:	b	409928 <__fxstatat@plt+0x6778>
  409890:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409894:	add	x1, x1, #0xf55
  409898:	mov	w2, #0x5                   	// #5
  40989c:	mov	x0, xzr
  4098a0:	bl	403060 <dcgettext@plt>
  4098a4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4098a8:	ldr	x21, [x8, #2352]
  4098ac:	mov	x19, x0
  4098b0:	bl	403110 <__errno_location@plt>
  4098b4:	ldr	w20, [x0]
  4098b8:	cbnz	x21, 4098d8 <__fxstatat@plt+0x6728>
  4098bc:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  4098c0:	add	x2, x2, #0x909
  4098c4:	mov	w0, wzr
  4098c8:	mov	w1, w20
  4098cc:	mov	x3, x19
  4098d0:	bl	402a00 <error@plt>
  4098d4:	b	4098fc <__fxstatat@plt+0x674c>
  4098d8:	mov	x0, x21
  4098dc:	bl	40c474 <__fxstatat@plt+0x92c4>
  4098e0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  4098e4:	mov	x3, x0
  4098e8:	add	x2, x2, #0xf68
  4098ec:	mov	w0, wzr
  4098f0:	mov	w1, w20
  4098f4:	mov	x4, x19
  4098f8:	bl	402a00 <error@plt>
  4098fc:	bl	409928 <__fxstatat@plt+0x6778>
  409900:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409904:	ldr	w0, [x8, #1088]
  409908:	bl	4029b0 <_exit@plt>
  40990c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409910:	str	x0, [x8, #2360]
  409914:	ret
  409918:	and	w8, w0, #0x1
  40991c:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  409920:	strb	w8, [x9, #2368]
  409924:	ret
  409928:	stp	x29, x30, [sp, #-48]!
  40992c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409930:	ldr	x0, [x8, #1224]
  409934:	str	x21, [sp, #16]
  409938:	stp	x20, x19, [sp, #32]
  40993c:	mov	x29, sp
  409940:	bl	411030 <__fxstatat@plt+0xde80>
  409944:	cbz	w0, 409964 <__fxstatat@plt+0x67b4>
  409948:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40994c:	ldrb	w8, [x8, #2368]
  409950:	cbz	w8, 409984 <__fxstatat@plt+0x67d4>
  409954:	bl	403110 <__errno_location@plt>
  409958:	ldr	w8, [x0]
  40995c:	cmp	w8, #0x20
  409960:	b.ne	409984 <__fxstatat@plt+0x67d4>  // b.any
  409964:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  409968:	ldr	x0, [x8, #1200]
  40996c:	bl	411030 <__fxstatat@plt+0xde80>
  409970:	cbnz	w0, 4099f0 <__fxstatat@plt+0x6840>
  409974:	ldp	x20, x19, [sp, #32]
  409978:	ldr	x21, [sp, #16]
  40997c:	ldp	x29, x30, [sp], #48
  409980:	ret
  409984:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409988:	add	x1, x1, #0xf6f
  40998c:	mov	w2, #0x5                   	// #5
  409990:	mov	x0, xzr
  409994:	bl	403060 <dcgettext@plt>
  409998:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40999c:	ldr	x21, [x8, #2360]
  4099a0:	mov	x19, x0
  4099a4:	bl	403110 <__errno_location@plt>
  4099a8:	ldr	w20, [x0]
  4099ac:	cbnz	x21, 4099cc <__fxstatat@plt+0x681c>
  4099b0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  4099b4:	add	x2, x2, #0x909
  4099b8:	mov	w0, wzr
  4099bc:	mov	w1, w20
  4099c0:	mov	x3, x19
  4099c4:	bl	402a00 <error@plt>
  4099c8:	b	4099f0 <__fxstatat@plt+0x6840>
  4099cc:	mov	x0, x21
  4099d0:	bl	40c474 <__fxstatat@plt+0x92c4>
  4099d4:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  4099d8:	mov	x3, x0
  4099dc:	add	x2, x2, #0xf68
  4099e0:	mov	w0, wzr
  4099e4:	mov	w1, w20
  4099e8:	mov	x4, x19
  4099ec:	bl	402a00 <error@plt>
  4099f0:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  4099f4:	ldr	w0, [x8, #1088]
  4099f8:	bl	4029b0 <_exit@plt>
  4099fc:	stp	x29, x30, [sp, #-16]!
  409a00:	mov	x29, sp
  409a04:	bl	409a70 <__fxstatat@plt+0x68c0>
  409a08:	cbz	x0, 409a14 <__fxstatat@plt+0x6864>
  409a0c:	ldp	x29, x30, [sp], #16
  409a10:	ret
  409a14:	bl	40e574 <__fxstatat@plt+0xb3c4>
  409a18:	stp	x29, x30, [sp, #-48]!
  409a1c:	str	x21, [sp, #16]
  409a20:	stp	x20, x19, [sp, #32]
  409a24:	mov	x20, x0
  409a28:	ldrb	w8, [x20], #-1
  409a2c:	mov	x29, sp
  409a30:	mov	x19, x0
  409a34:	cmp	w8, #0x2f
  409a38:	cset	w21, eq  // eq = none
  409a3c:	bl	409adc <__fxstatat@plt+0x692c>
  409a40:	sub	x8, x0, x19
  409a44:	mov	x0, x8
  409a48:	cmp	x8, x21
  409a4c:	b.ls	409a60 <__fxstatat@plt+0x68b0>  // b.plast
  409a50:	ldrb	w8, [x20, x0]
  409a54:	cmp	w8, #0x2f
  409a58:	sub	x8, x0, #0x1
  409a5c:	b.eq	409a44 <__fxstatat@plt+0x6894>  // b.none
  409a60:	ldp	x20, x19, [sp, #32]
  409a64:	ldr	x21, [sp, #16]
  409a68:	ldp	x29, x30, [sp], #48
  409a6c:	ret
  409a70:	stp	x29, x30, [sp, #-48]!
  409a74:	str	x21, [sp, #16]
  409a78:	stp	x20, x19, [sp, #32]
  409a7c:	mov	x29, sp
  409a80:	mov	x21, x0
  409a84:	bl	409a18 <__fxstatat@plt+0x6868>
  409a88:	cmp	x0, #0x0
  409a8c:	cinc	x8, x0, eq  // eq = none
  409a90:	mov	x19, x0
  409a94:	add	x0, x8, #0x1
  409a98:	bl	402bd0 <malloc@plt>
  409a9c:	mov	x20, x0
  409aa0:	cbz	x0, 409ac8 <__fxstatat@plt+0x6918>
  409aa4:	mov	x0, x20
  409aa8:	mov	x1, x21
  409aac:	mov	x2, x19
  409ab0:	bl	402990 <memcpy@plt>
  409ab4:	cbnz	x19, 409ac4 <__fxstatat@plt+0x6914>
  409ab8:	mov	w8, #0x2e                  	// #46
  409abc:	mov	w19, #0x1                   	// #1
  409ac0:	strb	w8, [x20]
  409ac4:	strb	wzr, [x20, x19]
  409ac8:	mov	x0, x20
  409acc:	ldp	x20, x19, [sp, #32]
  409ad0:	ldr	x21, [sp, #16]
  409ad4:	ldp	x29, x30, [sp], #48
  409ad8:	ret
  409adc:	sub	x0, x0, #0x1
  409ae0:	ldrb	w10, [x0, #1]!
  409ae4:	cmp	w10, #0x2f
  409ae8:	b.eq	409ae0 <__fxstatat@plt+0x6930>  // b.none
  409aec:	mov	w8, wzr
  409af0:	mov	x9, x0
  409af4:	and	w10, w10, #0xff
  409af8:	cmp	w10, #0x2f
  409afc:	b.eq	409b14 <__fxstatat@plt+0x6964>  // b.none
  409b00:	cbz	w10, 409b20 <__fxstatat@plt+0x6970>
  409b04:	tst	w8, #0x1
  409b08:	mov	w8, wzr
  409b0c:	csel	x0, x9, x0, ne  // ne = any
  409b10:	b	409b18 <__fxstatat@plt+0x6968>
  409b14:	mov	w8, #0x1                   	// #1
  409b18:	ldrb	w10, [x9, #1]!
  409b1c:	b	409af4 <__fxstatat@plt+0x6944>
  409b20:	ret
  409b24:	stp	x29, x30, [sp, #-32]!
  409b28:	str	x19, [sp, #16]
  409b2c:	mov	x29, sp
  409b30:	mov	x19, x0
  409b34:	bl	4029c0 <strlen@plt>
  409b38:	mov	x8, x0
  409b3c:	sub	x9, x19, #0x1
  409b40:	mov	x0, x8
  409b44:	cmp	x8, #0x2
  409b48:	b.cc	409b5c <__fxstatat@plt+0x69ac>  // b.lo, b.ul, b.last
  409b4c:	ldrb	w8, [x9, x0]
  409b50:	cmp	w8, #0x2f
  409b54:	sub	x8, x0, #0x1
  409b58:	b.eq	409b40 <__fxstatat@plt+0x6990>  // b.none
  409b5c:	ldr	x19, [sp, #16]
  409b60:	ldp	x29, x30, [sp], #32
  409b64:	ret
  409b68:	stp	x29, x30, [sp, #-32]!
  409b6c:	str	x19, [sp, #16]
  409b70:	mov	x29, sp
  409b74:	mov	x19, x0
  409b78:	bl	409adc <__fxstatat@plt+0x692c>
  409b7c:	ldrb	w8, [x0]
  409b80:	cmp	w8, #0x0
  409b84:	csel	x19, x19, x0, eq  // eq = none
  409b88:	mov	x0, x19
  409b8c:	bl	409b24 <__fxstatat@plt+0x6974>
  409b90:	ldrb	w8, [x19, x0]
  409b94:	strb	wzr, [x19, x0]
  409b98:	ldr	x19, [sp, #16]
  409b9c:	cmp	w8, #0x0
  409ba0:	cset	w0, ne  // ne = any
  409ba4:	ldp	x29, x30, [sp], #32
  409ba8:	ret
  409bac:	b	402de0 <posix_fadvise@plt>
  409bb0:	cbz	x0, 409be0 <__fxstatat@plt+0x6a30>
  409bb4:	stp	x29, x30, [sp, #-32]!
  409bb8:	str	x19, [sp, #16]
  409bbc:	mov	x29, sp
  409bc0:	mov	w19, w1
  409bc4:	bl	402b60 <fileno@plt>
  409bc8:	mov	w3, w19
  409bcc:	ldr	x19, [sp, #16]
  409bd0:	mov	x1, xzr
  409bd4:	mov	x2, xzr
  409bd8:	ldp	x29, x30, [sp], #32
  409bdc:	b	402de0 <posix_fadvise@plt>
  409be0:	ret
  409be4:	sub	sp, sp, #0xe0
  409be8:	stp	x29, x30, [sp, #208]
  409bec:	add	x29, sp, #0xd0
  409bf0:	stp	x2, x3, [x29, #-80]
  409bf4:	stp	x4, x5, [x29, #-64]
  409bf8:	stp	x6, x7, [x29, #-48]
  409bfc:	stp	q1, q2, [sp, #16]
  409c00:	stp	q3, q4, [sp, #48]
  409c04:	str	q0, [sp]
  409c08:	stp	q5, q6, [sp, #80]
  409c0c:	str	q7, [sp, #112]
  409c10:	tbnz	w1, #6, 409c1c <__fxstatat@plt+0x6a6c>
  409c14:	mov	w2, wzr
  409c18:	b	409c74 <__fxstatat@plt+0x6ac4>
  409c1c:	mov	x9, #0xffffffffffffffd0    	// #-48
  409c20:	mov	x11, sp
  409c24:	sub	x12, x29, #0x50
  409c28:	movk	x9, #0xff80, lsl #32
  409c2c:	add	x10, x29, #0x10
  409c30:	mov	x8, #0xffffffffffffffd0    	// #-48
  409c34:	add	x11, x11, #0x80
  409c38:	add	x12, x12, #0x30
  409c3c:	stp	x11, x9, [x29, #-16]
  409c40:	stp	x10, x12, [x29, #-32]
  409c44:	tbz	w8, #31, 409c64 <__fxstatat@plt+0x6ab4>
  409c48:	add	w9, w8, #0x8
  409c4c:	cmn	w8, #0x8
  409c50:	stur	w9, [x29, #-8]
  409c54:	b.gt	409c64 <__fxstatat@plt+0x6ab4>
  409c58:	ldur	x9, [x29, #-24]
  409c5c:	add	x8, x9, x8
  409c60:	b	409c70 <__fxstatat@plt+0x6ac0>
  409c64:	ldur	x8, [x29, #-32]
  409c68:	add	x9, x8, #0x8
  409c6c:	stur	x9, [x29, #-32]
  409c70:	ldr	w2, [x8]
  409c74:	bl	402c00 <open@plt>
  409c78:	bl	40d16c <__fxstatat@plt+0x9fbc>
  409c7c:	ldp	x29, x30, [sp, #208]
  409c80:	add	sp, sp, #0xe0
  409c84:	ret
  409c88:	stp	x29, x30, [sp, #-48]!
  409c8c:	stp	x22, x21, [sp, #16]
  409c90:	stp	x20, x19, [sp, #32]
  409c94:	mov	x29, sp
  409c98:	cbz	x0, 409cf8 <__fxstatat@plt+0x6b48>
  409c9c:	mov	x20, x0
  409ca0:	mov	w0, #0x18                  	// #24
  409ca4:	mov	x21, x2
  409ca8:	mov	x22, x1
  409cac:	bl	40e338 <__fxstatat@plt+0xb188>
  409cb0:	mov	x19, x0
  409cb4:	mov	x0, x22
  409cb8:	bl	40e52c <__fxstatat@plt+0xb37c>
  409cbc:	str	x0, [x19]
  409cc0:	ldr	q0, [x21]
  409cc4:	mov	x0, x20
  409cc8:	mov	x1, x19
  409ccc:	ext	v0.16b, v0.16b, v0.16b, #8
  409cd0:	stur	q0, [x19, #8]
  409cd4:	bl	40adc8 <__fxstatat@plt+0x7c18>
  409cd8:	cbz	x0, 409d08 <__fxstatat@plt+0x6b58>
  409cdc:	cmp	x0, x19
  409ce0:	b.eq	409cf8 <__fxstatat@plt+0x6b48>  // b.none
  409ce4:	mov	x0, x19
  409ce8:	ldp	x20, x19, [sp, #32]
  409cec:	ldp	x22, x21, [sp, #16]
  409cf0:	ldp	x29, x30, [sp], #48
  409cf4:	b	40afb0 <__fxstatat@plt+0x7e00>
  409cf8:	ldp	x20, x19, [sp, #32]
  409cfc:	ldp	x22, x21, [sp, #16]
  409d00:	ldp	x29, x30, [sp], #48
  409d04:	ret
  409d08:	bl	40e574 <__fxstatat@plt+0xb3c4>
  409d0c:	cbz	x0, 409d44 <__fxstatat@plt+0x6b94>
  409d10:	sub	sp, sp, #0x30
  409d14:	stp	x29, x30, [sp, #32]
  409d18:	str	x1, [sp, #8]
  409d1c:	ldr	q0, [x2]
  409d20:	add	x1, sp, #0x8
  409d24:	add	x29, sp, #0x20
  409d28:	ext	v0.16b, v0.16b, v0.16b, #8
  409d2c:	stur	q0, [sp, #16]
  409d30:	bl	40a260 <__fxstatat@plt+0x70b0>
  409d34:	ldp	x29, x30, [sp, #32]
  409d38:	cmp	x0, #0x0
  409d3c:	cset	w0, ne  // ne = any
  409d40:	add	sp, sp, #0x30
  409d44:	ret
  409d48:	ldr	w8, [x0, #16]
  409d4c:	and	w8, w8, #0xf000
  409d50:	sub	w8, w8, #0x1, lsl #12
  409d54:	lsr	w8, w8, #12
  409d58:	cmp	w8, #0xb
  409d5c:	b.hi	409d98 <__fxstatat@plt+0x6be8>  // b.pmore
  409d60:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  409d64:	add	x9, x9, #0xf7b
  409d68:	adr	x10, 409d80 <__fxstatat@plt+0x6bd0>
  409d6c:	ldrb	w11, [x9, x8]
  409d70:	add	x10, x10, x11, lsl #2
  409d74:	adrp	x1, 412000 <__fxstatat@plt+0xee50>
  409d78:	add	x1, x1, #0xcd1
  409d7c:	br	x10
  409d80:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409d84:	add	x1, x1, #0xfdf
  409d88:	b	409de4 <__fxstatat@plt+0x6c34>
  409d8c:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409d90:	add	x1, x1, #0xfc8
  409d94:	b	409de4 <__fxstatat@plt+0x6c34>
  409d98:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409d9c:	add	x1, x1, #0xfeb
  409da0:	b	409de4 <__fxstatat@plt+0x6c34>
  409da4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409da8:	add	x1, x1, #0xfb5
  409dac:	b	409de4 <__fxstatat@plt+0x6c34>
  409db0:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409db4:	add	x1, x1, #0xfa7
  409db8:	b	409de4 <__fxstatat@plt+0x6c34>
  409dbc:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  409dc0:	add	x1, x1, #0xfe4
  409dc4:	b	409de4 <__fxstatat@plt+0x6c34>
  409dc8:	ldr	x8, [x0, #48]
  409dcc:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  409dd0:	adrp	x10, 413000 <__fxstatat@plt+0xfe50>
  409dd4:	add	x9, x9, #0xf9a
  409dd8:	add	x10, x10, #0xf87
  409ddc:	cmp	x8, #0x0
  409de0:	csel	x1, x10, x9, eq  // eq = none
  409de4:	mov	w2, #0x5                   	// #5
  409de8:	mov	x0, xzr
  409dec:	b	403060 <dcgettext@plt>
  409df0:	and	w8, w0, #0xf000
  409df4:	sub	w8, w8, #0x1, lsl #12
  409df8:	lsr	w8, w8, #12
  409dfc:	cmp	w8, #0xb
  409e00:	b.hi	409e30 <__fxstatat@plt+0x6c80>  // b.pmore
  409e04:	adrp	x9, 413000 <__fxstatat@plt+0xfe50>
  409e08:	add	x9, x9, #0xff6
  409e0c:	adr	x10, 409e20 <__fxstatat@plt+0x6c70>
  409e10:	ldrb	w11, [x9, x8]
  409e14:	add	x10, x10, x11, lsl #2
  409e18:	mov	w8, #0x2d                  	// #45
  409e1c:	br	x10
  409e20:	mov	w8, #0x70                  	// #112
  409e24:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e28:	mov	w8, #0x63                  	// #99
  409e2c:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e30:	mov	w8, #0x3f                  	// #63
  409e34:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e38:	mov	w8, #0x64                  	// #100
  409e3c:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e40:	mov	w8, #0x6c                  	// #108
  409e44:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e48:	mov	w8, #0x73                  	// #115
  409e4c:	b	409e54 <__fxstatat@plt+0x6ca4>
  409e50:	mov	w8, #0x62                  	// #98
  409e54:	strb	w8, [x1]
  409e58:	tst	w0, #0x100
  409e5c:	mov	w8, #0x72                  	// #114
  409e60:	mov	w9, #0x2d                  	// #45
  409e64:	mov	w10, #0x77                  	// #119
  409e68:	csel	w14, w9, w8, eq  // eq = none
  409e6c:	tst	w0, #0x80
  409e70:	mov	w11, #0x53                  	// #83
  409e74:	mov	w12, #0x73                  	// #115
  409e78:	mov	w13, #0x78                  	// #120
  409e7c:	strb	w14, [x1, #1]
  409e80:	csel	w14, w9, w10, eq  // eq = none
  409e84:	tst	w0, #0x40
  409e88:	strb	w14, [x1, #2]
  409e8c:	csel	w14, w12, w11, ne  // ne = any
  409e90:	csel	w15, w13, w9, ne  // ne = any
  409e94:	tst	w0, #0x800
  409e98:	csel	w14, w15, w14, eq  // eq = none
  409e9c:	tst	w0, #0x20
  409ea0:	strb	w14, [x1, #3]
  409ea4:	csel	w14, w9, w8, eq  // eq = none
  409ea8:	tst	w0, #0x10
  409eac:	strb	w14, [x1, #4]
  409eb0:	csel	w14, w9, w10, eq  // eq = none
  409eb4:	tst	w0, #0x8
  409eb8:	csel	w11, w12, w11, ne  // ne = any
  409ebc:	csel	w12, w13, w9, ne  // ne = any
  409ec0:	tst	w0, #0x400
  409ec4:	csel	w11, w12, w11, eq  // eq = none
  409ec8:	tst	w0, #0x4
  409ecc:	csel	w8, w9, w8, eq  // eq = none
  409ed0:	tst	w0, #0x2
  409ed4:	mov	w15, #0x54                  	// #84
  409ed8:	strb	w14, [x1, #5]
  409edc:	mov	w14, #0x74                  	// #116
  409ee0:	strb	w8, [x1, #7]
  409ee4:	csel	w8, w9, w10, eq  // eq = none
  409ee8:	tst	w0, #0x1
  409eec:	strb	w8, [x1, #8]
  409ef0:	csel	w8, w14, w15, ne  // ne = any
  409ef4:	csel	w9, w13, w9, ne  // ne = any
  409ef8:	tst	w0, #0x200
  409efc:	mov	w12, #0x20                  	// #32
  409f00:	csel	w8, w9, w8, eq  // eq = none
  409f04:	strb	w11, [x1, #6]
  409f08:	strb	w8, [x1, #9]
  409f0c:	strh	w12, [x1, #10]
  409f10:	ret
  409f14:	ldr	w0, [x0, #16]
  409f18:	b	409df0 <__fxstatat@plt+0x6c40>
  409f1c:	stp	x29, x30, [sp, #-16]!
  409f20:	mov	x29, sp
  409f24:	bl	409f38 <__fxstatat@plt+0x6d88>
  409f28:	cbz	x0, 409f34 <__fxstatat@plt+0x6d84>
  409f2c:	ldp	x29, x30, [sp], #16
  409f30:	ret
  409f34:	bl	40e574 <__fxstatat@plt+0xb3c4>
  409f38:	stp	x29, x30, [sp, #-80]!
  409f3c:	stp	x26, x25, [sp, #16]
  409f40:	stp	x24, x23, [sp, #32]
  409f44:	stp	x22, x21, [sp, #48]
  409f48:	stp	x20, x19, [sp, #64]
  409f4c:	mov	x29, sp
  409f50:	mov	x20, x2
  409f54:	mov	x19, x1
  409f58:	mov	x21, x0
  409f5c:	bl	409adc <__fxstatat@plt+0x692c>
  409f60:	mov	x22, x0
  409f64:	bl	409b24 <__fxstatat@plt+0x6974>
  409f68:	sub	x8, x22, x21
  409f6c:	mov	x24, x0
  409f70:	add	x23, x8, x0
  409f74:	mov	x0, x19
  409f78:	bl	4029c0 <strlen@plt>
  409f7c:	mov	x22, x0
  409f80:	cbz	x24, 409f9c <__fxstatat@plt+0x6dec>
  409f84:	add	x8, x23, x21
  409f88:	ldurb	w8, [x8, #-1]
  409f8c:	cmp	w8, #0x2f
  409f90:	b.ne	409fb0 <__fxstatat@plt+0x6e00>  // b.any
  409f94:	mov	w25, wzr
  409f98:	b	409fc0 <__fxstatat@plt+0x6e10>
  409f9c:	ldrb	w8, [x19]
  409fa0:	cmp	w8, #0x2f
  409fa4:	mov	w8, #0x2e                  	// #46
  409fa8:	csel	w25, w8, wzr, eq  // eq = none
  409fac:	b	409fc0 <__fxstatat@plt+0x6e10>
  409fb0:	ldrb	w8, [x19]
  409fb4:	cmp	w8, #0x2f
  409fb8:	mov	w8, #0x2f                  	// #47
  409fbc:	csel	w25, wzr, w8, eq  // eq = none
  409fc0:	cmp	w25, #0x0
  409fc4:	add	x8, x22, x23
  409fc8:	cinc	x8, x8, ne  // ne = any
  409fcc:	add	x0, x8, #0x1
  409fd0:	cset	w26, ne  // ne = any
  409fd4:	bl	402bd0 <malloc@plt>
  409fd8:	mov	x24, x0
  409fdc:	cbz	x0, 40a018 <__fxstatat@plt+0x6e68>
  409fe0:	mov	x3, #0xffffffffffffffff    	// #-1
  409fe4:	mov	x0, x24
  409fe8:	mov	x1, x21
  409fec:	mov	x2, x23
  409ff0:	bl	403030 <__mempcpy_chk@plt>
  409ff4:	strb	w25, [x0]
  409ff8:	add	x0, x0, x26
  409ffc:	cbz	x20, 40a004 <__fxstatat@plt+0x6e54>
  40a000:	str	x0, [x20]
  40a004:	mov	x3, #0xffffffffffffffff    	// #-1
  40a008:	mov	x1, x19
  40a00c:	mov	x2, x22
  40a010:	bl	403030 <__mempcpy_chk@plt>
  40a014:	strb	wzr, [x0]
  40a018:	mov	x0, x24
  40a01c:	ldp	x20, x19, [sp, #64]
  40a020:	ldp	x22, x21, [sp, #48]
  40a024:	ldp	x24, x23, [sp, #32]
  40a028:	ldp	x26, x25, [sp, #16]
  40a02c:	ldp	x29, x30, [sp], #80
  40a030:	ret
  40a034:	stp	x29, x30, [sp, #-48]!
  40a038:	stp	x22, x21, [sp, #16]
  40a03c:	stp	x20, x19, [sp, #32]
  40a040:	mov	x29, sp
  40a044:	cbz	x2, 40a088 <__fxstatat@plt+0x6ed8>
  40a048:	mov	x20, x2
  40a04c:	mov	x21, x1
  40a050:	mov	w22, w0
  40a054:	mov	x19, xzr
  40a058:	mov	w0, w22
  40a05c:	mov	x1, x21
  40a060:	mov	x2, x20
  40a064:	bl	40c9cc <__fxstatat@plt+0x981c>
  40a068:	cmn	x0, #0x1
  40a06c:	b.eq	40a09c <__fxstatat@plt+0x6eec>  // b.none
  40a070:	cbz	x0, 40a090 <__fxstatat@plt+0x6ee0>
  40a074:	add	x19, x0, x19
  40a078:	subs	x20, x20, x0
  40a07c:	add	x21, x21, x0
  40a080:	b.ne	40a058 <__fxstatat@plt+0x6ea8>  // b.any
  40a084:	b	40a09c <__fxstatat@plt+0x6eec>
  40a088:	mov	x19, xzr
  40a08c:	b	40a09c <__fxstatat@plt+0x6eec>
  40a090:	bl	403110 <__errno_location@plt>
  40a094:	mov	w8, #0x1c                  	// #28
  40a098:	str	w8, [x0]
  40a09c:	mov	x0, x19
  40a0a0:	ldp	x20, x19, [sp, #32]
  40a0a4:	ldp	x22, x21, [sp, #16]
  40a0a8:	ldp	x29, x30, [sp], #48
  40a0ac:	ret
  40a0b0:	ldr	x0, [x0, #16]
  40a0b4:	ret
  40a0b8:	ldr	x0, [x0, #24]
  40a0bc:	ret
  40a0c0:	ldr	x0, [x0, #32]
  40a0c4:	ret
  40a0c8:	ldp	x8, x9, [x0]
  40a0cc:	cmp	x8, x9
  40a0d0:	b.cs	40a10c <__fxstatat@plt+0x6f5c>  // b.hs, b.nlast
  40a0d4:	mov	x0, xzr
  40a0d8:	ldr	x10, [x8]
  40a0dc:	cbz	x10, 40a0fc <__fxstatat@plt+0x6f4c>
  40a0e0:	mov	x10, xzr
  40a0e4:	mov	x11, x8
  40a0e8:	ldr	x11, [x11, #8]
  40a0ec:	add	x10, x10, #0x1
  40a0f0:	cbnz	x11, 40a0e8 <__fxstatat@plt+0x6f38>
  40a0f4:	cmp	x10, x0
  40a0f8:	csel	x0, x10, x0, hi  // hi = pmore
  40a0fc:	add	x8, x8, #0x10
  40a100:	cmp	x8, x9
  40a104:	b.cc	40a0d8 <__fxstatat@plt+0x6f28>  // b.lo, b.ul, b.last
  40a108:	ret
  40a10c:	mov	x0, xzr
  40a110:	ret
  40a114:	ldp	x9, x10, [x0]
  40a118:	cmp	x9, x10
  40a11c:	b.cs	40a154 <__fxstatat@plt+0x6fa4>  // b.hs, b.nlast
  40a120:	mov	x8, xzr
  40a124:	mov	x11, xzr
  40a128:	ldr	x12, [x9]
  40a12c:	cbz	x12, 40a144 <__fxstatat@plt+0x6f94>
  40a130:	mov	x12, x9
  40a134:	ldr	x12, [x12, #8]
  40a138:	add	x8, x8, #0x1
  40a13c:	cbnz	x12, 40a134 <__fxstatat@plt+0x6f84>
  40a140:	add	x11, x11, #0x1
  40a144:	add	x9, x9, #0x10
  40a148:	cmp	x9, x10
  40a14c:	b.cc	40a128 <__fxstatat@plt+0x6f78>  // b.lo, b.ul, b.last
  40a150:	b	40a15c <__fxstatat@plt+0x6fac>
  40a154:	mov	x11, xzr
  40a158:	mov	x8, xzr
  40a15c:	ldr	x9, [x0, #24]
  40a160:	cmp	x11, x9
  40a164:	b.ne	40a17c <__fxstatat@plt+0x6fcc>  // b.any
  40a168:	ldr	x9, [x0, #32]
  40a16c:	cmp	x8, x9
  40a170:	b.ne	40a17c <__fxstatat@plt+0x6fcc>  // b.any
  40a174:	mov	w0, #0x1                   	// #1
  40a178:	ret
  40a17c:	mov	w0, wzr
  40a180:	ret
  40a184:	stp	x29, x30, [sp, #-48]!
  40a188:	stp	x22, x21, [sp, #16]
  40a18c:	stp	x20, x19, [sp, #32]
  40a190:	ldp	x8, x9, [x0]
  40a194:	ldp	x20, x3, [x0, #24]
  40a198:	ldr	x22, [x0, #16]
  40a19c:	mov	x19, x1
  40a1a0:	cmp	x8, x9
  40a1a4:	mov	x21, xzr
  40a1a8:	mov	x29, sp
  40a1ac:	b.cs	40a1e0 <__fxstatat@plt+0x7030>  // b.hs, b.nlast
  40a1b0:	ldr	x10, [x8]
  40a1b4:	cbz	x10, 40a1d4 <__fxstatat@plt+0x7024>
  40a1b8:	mov	x10, xzr
  40a1bc:	mov	x11, x8
  40a1c0:	ldr	x11, [x11, #8]
  40a1c4:	add	x10, x10, #0x1
  40a1c8:	cbnz	x11, 40a1c0 <__fxstatat@plt+0x7010>
  40a1cc:	cmp	x10, x21
  40a1d0:	csel	x21, x10, x21, hi  // hi = pmore
  40a1d4:	add	x8, x8, #0x10
  40a1d8:	cmp	x8, x9
  40a1dc:	b.cc	40a1b0 <__fxstatat@plt+0x7000>  // b.lo, b.ul, b.last
  40a1e0:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40a1e4:	add	x2, x2, #0x10
  40a1e8:	mov	w1, #0x1                   	// #1
  40a1ec:	mov	x0, x19
  40a1f0:	bl	402e60 <__fprintf_chk@plt>
  40a1f4:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40a1f8:	add	x2, x2, #0x28
  40a1fc:	mov	w1, #0x1                   	// #1
  40a200:	mov	x0, x19
  40a204:	mov	x3, x22
  40a208:	bl	402e60 <__fprintf_chk@plt>
  40a20c:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  40a210:	ucvtf	d0, x20
  40a214:	fmov	d1, x8
  40a218:	fmul	d0, d0, d1
  40a21c:	ucvtf	d1, x22
  40a220:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40a224:	fdiv	d0, d0, d1
  40a228:	add	x2, x2, #0x40
  40a22c:	mov	w1, #0x1                   	// #1
  40a230:	mov	x0, x19
  40a234:	mov	x3, x20
  40a238:	bl	402e60 <__fprintf_chk@plt>
  40a23c:	mov	x0, x19
  40a240:	mov	x3, x21
  40a244:	ldp	x20, x19, [sp, #32]
  40a248:	ldp	x22, x21, [sp, #16]
  40a24c:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40a250:	add	x2, x2, #0x61
  40a254:	mov	w1, #0x1                   	// #1
  40a258:	ldp	x29, x30, [sp], #48
  40a25c:	b	402e60 <__fprintf_chk@plt>
  40a260:	stp	x29, x30, [sp, #-48]!
  40a264:	stp	x20, x19, [sp, #32]
  40a268:	ldr	x8, [x0, #16]
  40a26c:	ldr	x9, [x0, #48]
  40a270:	mov	x19, x0
  40a274:	mov	x20, x1
  40a278:	mov	x0, x1
  40a27c:	mov	x1, x8
  40a280:	str	x21, [sp, #16]
  40a284:	mov	x29, sp
  40a288:	blr	x9
  40a28c:	ldr	x8, [x19, #16]
  40a290:	cmp	x0, x8
  40a294:	b.cs	40a2fc <__fxstatat@plt+0x714c>  // b.hs, b.nlast
  40a298:	ldr	x8, [x19]
  40a29c:	add	x21, x8, x0, lsl #4
  40a2a0:	ldr	x1, [x21]
  40a2a4:	mov	x0, xzr
  40a2a8:	cbz	x1, 40a2ec <__fxstatat@plt+0x713c>
  40a2ac:	cbz	x8, 40a2ec <__fxstatat@plt+0x713c>
  40a2b0:	cmp	x1, x20
  40a2b4:	b.eq	40a2d8 <__fxstatat@plt+0x7128>  // b.none
  40a2b8:	ldr	x8, [x19, #56]
  40a2bc:	mov	x0, x20
  40a2c0:	blr	x8
  40a2c4:	tbnz	w0, #0, 40a2e0 <__fxstatat@plt+0x7130>
  40a2c8:	ldr	x21, [x21, #8]
  40a2cc:	cbz	x21, 40a2e8 <__fxstatat@plt+0x7138>
  40a2d0:	ldr	x1, [x21]
  40a2d4:	b	40a2b0 <__fxstatat@plt+0x7100>
  40a2d8:	mov	x0, x20
  40a2dc:	b	40a2ec <__fxstatat@plt+0x713c>
  40a2e0:	ldr	x0, [x21]
  40a2e4:	b	40a2ec <__fxstatat@plt+0x713c>
  40a2e8:	mov	x0, xzr
  40a2ec:	ldp	x20, x19, [sp, #32]
  40a2f0:	ldr	x21, [sp, #16]
  40a2f4:	ldp	x29, x30, [sp], #48
  40a2f8:	ret
  40a2fc:	bl	402dd0 <abort@plt>
  40a300:	stp	x29, x30, [sp, #-16]!
  40a304:	ldr	x8, [x0, #32]
  40a308:	mov	x29, sp
  40a30c:	cbz	x8, 40a328 <__fxstatat@plt+0x7178>
  40a310:	ldp	x8, x9, [x0]
  40a314:	cmp	x8, x9
  40a318:	b.cs	40a334 <__fxstatat@plt+0x7184>  // b.hs, b.nlast
  40a31c:	ldr	x0, [x8], #16
  40a320:	cbz	x0, 40a314 <__fxstatat@plt+0x7164>
  40a324:	b	40a32c <__fxstatat@plt+0x717c>
  40a328:	mov	x0, xzr
  40a32c:	ldp	x29, x30, [sp], #16
  40a330:	ret
  40a334:	bl	402dd0 <abort@plt>
  40a338:	stp	x29, x30, [sp, #-32]!
  40a33c:	stp	x20, x19, [sp, #16]
  40a340:	ldr	x8, [x0, #16]
  40a344:	ldr	x9, [x0, #48]
  40a348:	mov	x19, x0
  40a34c:	mov	x20, x1
  40a350:	mov	x0, x1
  40a354:	mov	x1, x8
  40a358:	mov	x29, sp
  40a35c:	blr	x9
  40a360:	ldr	x8, [x19, #16]
  40a364:	cmp	x0, x8
  40a368:	b.cs	40a3c4 <__fxstatat@plt+0x7214>  // b.hs, b.nlast
  40a36c:	ldr	x8, [x19]
  40a370:	add	x9, x8, x0, lsl #4
  40a374:	ldp	x10, x9, [x9]
  40a378:	cmp	x10, x20
  40a37c:	b.eq	40a388 <__fxstatat@plt+0x71d8>  // b.none
  40a380:	cbnz	x9, 40a374 <__fxstatat@plt+0x71c4>
  40a384:	b	40a394 <__fxstatat@plt+0x71e4>
  40a388:	cbz	x9, 40a394 <__fxstatat@plt+0x71e4>
  40a38c:	ldr	x0, [x9]
  40a390:	b	40a3b8 <__fxstatat@plt+0x7208>
  40a394:	ldr	x9, [x19, #8]
  40a398:	add	x8, x8, x0, lsl #4
  40a39c:	add	x8, x8, #0x10
  40a3a0:	cmp	x8, x9
  40a3a4:	b.cs	40a3b4 <__fxstatat@plt+0x7204>  // b.hs, b.nlast
  40a3a8:	ldr	x0, [x8], #16
  40a3ac:	cbz	x0, 40a3a0 <__fxstatat@plt+0x71f0>
  40a3b0:	b	40a3b8 <__fxstatat@plt+0x7208>
  40a3b4:	mov	x0, xzr
  40a3b8:	ldp	x20, x19, [sp, #16]
  40a3bc:	ldp	x29, x30, [sp], #32
  40a3c0:	ret
  40a3c4:	bl	402dd0 <abort@plt>
  40a3c8:	ldp	x9, x10, [x0]
  40a3cc:	cmp	x9, x10
  40a3d0:	b.cs	40a428 <__fxstatat@plt+0x7278>  // b.hs, b.nlast
  40a3d4:	mov	x11, xzr
  40a3d8:	ldr	x8, [x9]
  40a3dc:	cbz	x8, 40a410 <__fxstatat@plt+0x7260>
  40a3e0:	cbz	x9, 40a410 <__fxstatat@plt+0x7260>
  40a3e4:	mov	x10, x9
  40a3e8:	cmp	x11, x2
  40a3ec:	b.cs	40a430 <__fxstatat@plt+0x7280>  // b.hs, b.nlast
  40a3f0:	ldr	x8, [x10]
  40a3f4:	str	x8, [x1, x11, lsl #3]
  40a3f8:	ldr	x10, [x10, #8]
  40a3fc:	add	x8, x11, #0x1
  40a400:	mov	x11, x8
  40a404:	cbnz	x10, 40a3e8 <__fxstatat@plt+0x7238>
  40a408:	ldr	x10, [x0, #8]
  40a40c:	b	40a414 <__fxstatat@plt+0x7264>
  40a410:	mov	x8, x11
  40a414:	add	x9, x9, #0x10
  40a418:	cmp	x9, x10
  40a41c:	mov	x11, x8
  40a420:	b.cc	40a3d8 <__fxstatat@plt+0x7228>  // b.lo, b.ul, b.last
  40a424:	b	40a434 <__fxstatat@plt+0x7284>
  40a428:	mov	x8, xzr
  40a42c:	b	40a434 <__fxstatat@plt+0x7284>
  40a430:	mov	x8, x11
  40a434:	mov	x0, x8
  40a438:	ret
  40a43c:	stp	x29, x30, [sp, #-64]!
  40a440:	stp	x24, x23, [sp, #16]
  40a444:	stp	x22, x21, [sp, #32]
  40a448:	stp	x20, x19, [sp, #48]
  40a44c:	ldp	x23, x8, [x0]
  40a450:	mov	x29, sp
  40a454:	cmp	x23, x8
  40a458:	b.cs	40a4bc <__fxstatat@plt+0x730c>  // b.hs, b.nlast
  40a45c:	mov	x19, x2
  40a460:	mov	x20, x0
  40a464:	mov	x21, x1
  40a468:	mov	x22, xzr
  40a46c:	ldr	x0, [x23]
  40a470:	cbz	x0, 40a4ac <__fxstatat@plt+0x72fc>
  40a474:	cbz	x23, 40a4ac <__fxstatat@plt+0x72fc>
  40a478:	mov	x1, x19
  40a47c:	blr	x21
  40a480:	tbz	w0, #0, 40a4c0 <__fxstatat@plt+0x7310>
  40a484:	mov	x24, x23
  40a488:	ldr	x24, [x24, #8]
  40a48c:	add	x22, x22, #0x1
  40a490:	cbz	x24, 40a4a8 <__fxstatat@plt+0x72f8>
  40a494:	ldr	x0, [x24]
  40a498:	mov	x1, x19
  40a49c:	blr	x21
  40a4a0:	tbnz	w0, #0, 40a488 <__fxstatat@plt+0x72d8>
  40a4a4:	b	40a4c0 <__fxstatat@plt+0x7310>
  40a4a8:	ldr	x8, [x20, #8]
  40a4ac:	add	x23, x23, #0x10
  40a4b0:	cmp	x23, x8
  40a4b4:	b.cc	40a46c <__fxstatat@plt+0x72bc>  // b.lo, b.ul, b.last
  40a4b8:	b	40a4c0 <__fxstatat@plt+0x7310>
  40a4bc:	mov	x22, xzr
  40a4c0:	mov	x0, x22
  40a4c4:	ldp	x20, x19, [sp, #48]
  40a4c8:	ldp	x22, x21, [sp, #32]
  40a4cc:	ldp	x24, x23, [sp, #16]
  40a4d0:	ldp	x29, x30, [sp], #64
  40a4d4:	ret
  40a4d8:	ldrb	w9, [x0]
  40a4dc:	cbz	w9, 40a50c <__fxstatat@plt+0x735c>
  40a4e0:	mov	x8, x0
  40a4e4:	mov	x0, xzr
  40a4e8:	add	x8, x8, #0x1
  40a4ec:	lsl	x10, x0, #5
  40a4f0:	sub	x10, x10, x0
  40a4f4:	add	x10, x10, w9, uxtb
  40a4f8:	ldrb	w9, [x8], #1
  40a4fc:	udiv	x11, x10, x1
  40a500:	msub	x0, x11, x1, x10
  40a504:	cbnz	w9, 40a4ec <__fxstatat@plt+0x733c>
  40a508:	ret
  40a50c:	mov	x0, xzr
  40a510:	ret
  40a514:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40a518:	add	x8, x8, #0x7c
  40a51c:	ldr	w9, [x8, #16]
  40a520:	ldr	q0, [x8]
  40a524:	str	w9, [x0, #16]
  40a528:	str	q0, [x0]
  40a52c:	ret
  40a530:	stp	x29, x30, [sp, #-64]!
  40a534:	adrp	x8, 40a000 <__fxstatat@plt+0x6e50>
  40a538:	add	x8, x8, #0x604
  40a53c:	cmp	x2, #0x0
  40a540:	adrp	x9, 40a000 <__fxstatat@plt+0x6e50>
  40a544:	stp	x24, x23, [sp, #16]
  40a548:	stp	x22, x21, [sp, #32]
  40a54c:	mov	x21, x0
  40a550:	add	x9, x9, #0x614
  40a554:	csel	x23, x8, x2, eq  // eq = none
  40a558:	cmp	x3, #0x0
  40a55c:	mov	w0, #0x50                  	// #80
  40a560:	stp	x20, x19, [sp, #48]
  40a564:	mov	x29, sp
  40a568:	mov	x19, x4
  40a56c:	mov	x22, x1
  40a570:	csel	x24, x9, x3, eq  // eq = none
  40a574:	bl	402bd0 <malloc@plt>
  40a578:	mov	x20, x0
  40a57c:	cbz	x0, 40a5ec <__fxstatat@plt+0x743c>
  40a580:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40a584:	add	x8, x8, #0x7c
  40a588:	cmp	x22, #0x0
  40a58c:	csel	x22, x8, x22, eq  // eq = none
  40a590:	mov	x0, x20
  40a594:	str	x22, [x20, #40]
  40a598:	bl	40a620 <__fxstatat@plt+0x7470>
  40a59c:	tbz	w0, #0, 40a5e0 <__fxstatat@plt+0x7430>
  40a5a0:	mov	x0, x21
  40a5a4:	mov	x1, x22
  40a5a8:	bl	40a6b4 <__fxstatat@plt+0x7504>
  40a5ac:	str	x0, [x20, #16]
  40a5b0:	cbz	x0, 40a5e0 <__fxstatat@plt+0x7430>
  40a5b4:	mov	w1, #0x10                  	// #16
  40a5b8:	mov	x21, x0
  40a5bc:	bl	40e874 <__fxstatat@plt+0xb6c4>
  40a5c0:	str	x0, [x20]
  40a5c4:	cbz	x0, 40a5e0 <__fxstatat@plt+0x7430>
  40a5c8:	add	x8, x0, x21, lsl #4
  40a5cc:	stp	xzr, xzr, [x20, #24]
  40a5d0:	stp	x23, x24, [x20, #48]
  40a5d4:	str	x8, [x20, #8]
  40a5d8:	stp	x19, xzr, [x20, #64]
  40a5dc:	b	40a5ec <__fxstatat@plt+0x743c>
  40a5e0:	mov	x0, x20
  40a5e4:	bl	402ef0 <free@plt>
  40a5e8:	mov	x20, xzr
  40a5ec:	mov	x0, x20
  40a5f0:	ldp	x20, x19, [sp, #48]
  40a5f4:	ldp	x22, x21, [sp, #32]
  40a5f8:	ldp	x24, x23, [sp, #16]
  40a5fc:	ldp	x29, x30, [sp], #64
  40a600:	ret
  40a604:	ror	x8, x0, #3
  40a608:	udiv	x9, x8, x1
  40a60c:	msub	x0, x9, x1, x8
  40a610:	ret
  40a614:	cmp	x0, x1
  40a618:	cset	w0, eq  // eq = none
  40a61c:	ret
  40a620:	ldr	x8, [x0, #40]
  40a624:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  40a628:	add	x9, x9, #0x7c
  40a62c:	cmp	x8, x9
  40a630:	b.eq	40a69c <__fxstatat@plt+0x74ec>  // b.none
  40a634:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40a638:	ldr	s0, [x8, #8]
  40a63c:	ldr	s1, [x10, #4]
  40a640:	fcmp	s0, s1
  40a644:	b.le	40a6a4 <__fxstatat@plt+0x74f4>
  40a648:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40a64c:	ldr	s2, [x10, #8]
  40a650:	fcmp	s0, s2
  40a654:	b.pl	40a6a4 <__fxstatat@plt+0x74f4>  // b.nfrst
  40a658:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40a65c:	ldr	s2, [x8, #12]
  40a660:	ldr	s3, [x10, #12]
  40a664:	fcmp	s2, s3
  40a668:	b.le	40a6a4 <__fxstatat@plt+0x74f4>
  40a66c:	ldr	s2, [x8]
  40a670:	fcmp	s2, #0.0
  40a674:	b.lt	40a6a4 <__fxstatat@plt+0x74f4>  // b.tstop
  40a678:	fadd	s1, s2, s1
  40a67c:	fcmp	s1, s0
  40a680:	b.pl	40a6a4 <__fxstatat@plt+0x74f4>  // b.nfrst
  40a684:	ldr	s0, [x8, #4]
  40a688:	fmov	s2, #1.000000000000000000e+00
  40a68c:	fcmp	s0, s2
  40a690:	b.hi	40a6a4 <__fxstatat@plt+0x74f4>  // b.pmore
  40a694:	fcmp	s1, s0
  40a698:	b.pl	40a6a4 <__fxstatat@plt+0x74f4>  // b.nfrst
  40a69c:	mov	w8, #0x1                   	// #1
  40a6a0:	b	40a6ac <__fxstatat@plt+0x74fc>
  40a6a4:	mov	w8, wzr
  40a6a8:	str	x9, [x0, #40]
  40a6ac:	mov	w0, w8
  40a6b0:	ret
  40a6b4:	ldrb	w8, [x1, #16]
  40a6b8:	cbnz	w8, 40a6dc <__fxstatat@plt+0x752c>
  40a6bc:	ldr	s0, [x1, #8]
  40a6c0:	ucvtf	s1, x0
  40a6c4:	mov	w8, #0x5f800000            	// #1602224128
  40a6c8:	fdiv	s0, s1, s0
  40a6cc:	fmov	s1, w8
  40a6d0:	fcmp	s0, s1
  40a6d4:	b.ge	40a750 <__fxstatat@plt+0x75a0>  // b.tcont
  40a6d8:	fcvtzu	x0, s0
  40a6dc:	cmp	x0, #0xa
  40a6e0:	mov	w8, #0xa                   	// #10
  40a6e4:	csel	x8, x0, x8, hi  // hi = pmore
  40a6e8:	orr	x0, x8, #0x1
  40a6ec:	cmn	x0, #0x1
  40a6f0:	b.eq	40a750 <__fxstatat@plt+0x75a0>  // b.none
  40a6f4:	cmp	x0, #0xa
  40a6f8:	b.cc	40a730 <__fxstatat@plt+0x7580>  // b.lo, b.ul, b.last
  40a6fc:	mov	w9, #0xc                   	// #12
  40a700:	mov	w10, #0x9                   	// #9
  40a704:	mov	w8, #0x3                   	// #3
  40a708:	udiv	x11, x0, x8
  40a70c:	msub	x11, x11, x8, x0
  40a710:	cbz	x11, 40a734 <__fxstatat@plt+0x7584>
  40a714:	add	x10, x10, x9
  40a718:	add	x10, x10, #0x4
  40a71c:	add	x8, x8, #0x2
  40a720:	cmp	x10, x0
  40a724:	add	x9, x9, #0x8
  40a728:	b.cc	40a708 <__fxstatat@plt+0x7558>  // b.lo, b.ul, b.last
  40a72c:	b	40a734 <__fxstatat@plt+0x7584>
  40a730:	mov	w8, #0x3                   	// #3
  40a734:	udiv	x9, x0, x8
  40a738:	msub	x8, x9, x8, x0
  40a73c:	cbnz	x8, 40a748 <__fxstatat@plt+0x7598>
  40a740:	add	x0, x0, #0x2
  40a744:	b	40a6ec <__fxstatat@plt+0x753c>
  40a748:	lsr	x8, x0, #60
  40a74c:	cbz	x8, 40a754 <__fxstatat@plt+0x75a4>
  40a750:	mov	x0, xzr
  40a754:	ret
  40a758:	stp	x29, x30, [sp, #-48]!
  40a75c:	str	x21, [sp, #16]
  40a760:	stp	x20, x19, [sp, #32]
  40a764:	ldp	x20, x8, [x0]
  40a768:	mov	x19, x0
  40a76c:	mov	x29, sp
  40a770:	cmp	x20, x8
  40a774:	b.cs	40a7e4 <__fxstatat@plt+0x7634>  // b.hs, b.nlast
  40a778:	ldr	x9, [x20]
  40a77c:	cbz	x9, 40a7dc <__fxstatat@plt+0x762c>
  40a780:	ldr	x8, [x19, #64]
  40a784:	ldr	x21, [x20, #8]
  40a788:	cmp	x8, #0x0
  40a78c:	cset	w9, ne  // ne = any
  40a790:	cbz	x21, 40a7c8 <__fxstatat@plt+0x7618>
  40a794:	tbz	w9, #0, 40a7a4 <__fxstatat@plt+0x75f4>
  40a798:	ldr	x0, [x21]
  40a79c:	blr	x8
  40a7a0:	ldr	x8, [x19, #64]
  40a7a4:	str	xzr, [x21]
  40a7a8:	ldr	x9, [x19, #72]
  40a7ac:	ldr	x10, [x21, #8]
  40a7b0:	cmp	x8, #0x0
  40a7b4:	str	x9, [x21, #8]
  40a7b8:	str	x21, [x19, #72]
  40a7bc:	cset	w9, ne  // ne = any
  40a7c0:	mov	x21, x10
  40a7c4:	cbnz	x10, 40a794 <__fxstatat@plt+0x75e4>
  40a7c8:	cbz	w9, 40a7d4 <__fxstatat@plt+0x7624>
  40a7cc:	ldr	x0, [x20]
  40a7d0:	blr	x8
  40a7d4:	stp	xzr, xzr, [x20]
  40a7d8:	ldr	x8, [x19, #8]
  40a7dc:	add	x20, x20, #0x10
  40a7e0:	b	40a770 <__fxstatat@plt+0x75c0>
  40a7e4:	stp	xzr, xzr, [x19, #24]
  40a7e8:	ldp	x20, x19, [sp, #32]
  40a7ec:	ldr	x21, [sp, #16]
  40a7f0:	ldp	x29, x30, [sp], #48
  40a7f4:	ret
  40a7f8:	stp	x29, x30, [sp, #-48]!
  40a7fc:	stp	x20, x19, [sp, #32]
  40a800:	ldr	x8, [x0, #64]
  40a804:	mov	x19, x0
  40a808:	str	x21, [sp, #16]
  40a80c:	mov	x29, sp
  40a810:	cbz	x8, 40a864 <__fxstatat@plt+0x76b4>
  40a814:	ldr	x8, [x19, #32]
  40a818:	cbz	x8, 40a864 <__fxstatat@plt+0x76b4>
  40a81c:	ldp	x20, x8, [x19]
  40a820:	cmp	x20, x8
  40a824:	b.cs	40a864 <__fxstatat@plt+0x76b4>  // b.hs, b.nlast
  40a828:	ldr	x0, [x20]
  40a82c:	cbz	x0, 40a85c <__fxstatat@plt+0x76ac>
  40a830:	cbz	x20, 40a85c <__fxstatat@plt+0x76ac>
  40a834:	ldr	x8, [x19, #64]
  40a838:	blr	x8
  40a83c:	ldr	x21, [x20, #8]
  40a840:	cbz	x21, 40a858 <__fxstatat@plt+0x76a8>
  40a844:	ldr	x0, [x21]
  40a848:	ldr	x8, [x19, #64]
  40a84c:	blr	x8
  40a850:	ldr	x21, [x21, #8]
  40a854:	cbnz	x21, 40a844 <__fxstatat@plt+0x7694>
  40a858:	ldr	x8, [x19, #8]
  40a85c:	add	x20, x20, #0x10
  40a860:	b	40a820 <__fxstatat@plt+0x7670>
  40a864:	ldp	x20, x8, [x19]
  40a868:	cmp	x20, x8
  40a86c:	b.cs	40a894 <__fxstatat@plt+0x76e4>  // b.hs, b.nlast
  40a870:	ldr	x0, [x20, #8]
  40a874:	cbz	x0, 40a88c <__fxstatat@plt+0x76dc>
  40a878:	ldr	x21, [x0, #8]
  40a87c:	bl	402ef0 <free@plt>
  40a880:	mov	x0, x21
  40a884:	cbnz	x21, 40a878 <__fxstatat@plt+0x76c8>
  40a888:	ldr	x8, [x19, #8]
  40a88c:	add	x20, x20, #0x10
  40a890:	b	40a868 <__fxstatat@plt+0x76b8>
  40a894:	ldr	x0, [x19, #72]
  40a898:	cbz	x0, 40a8ac <__fxstatat@plt+0x76fc>
  40a89c:	ldr	x20, [x0, #8]
  40a8a0:	bl	402ef0 <free@plt>
  40a8a4:	mov	x0, x20
  40a8a8:	cbnz	x20, 40a89c <__fxstatat@plt+0x76ec>
  40a8ac:	ldr	x0, [x19]
  40a8b0:	bl	402ef0 <free@plt>
  40a8b4:	mov	x0, x19
  40a8b8:	ldp	x20, x19, [sp, #32]
  40a8bc:	ldr	x21, [sp, #16]
  40a8c0:	ldp	x29, x30, [sp], #48
  40a8c4:	b	402ef0 <free@plt>
  40a8c8:	sub	sp, sp, #0x70
  40a8cc:	stp	x29, x30, [sp, #80]
  40a8d0:	stp	x20, x19, [sp, #96]
  40a8d4:	ldr	x8, [x0, #40]
  40a8d8:	mov	x19, x0
  40a8dc:	mov	x0, x1
  40a8e0:	add	x29, sp, #0x50
  40a8e4:	mov	x1, x8
  40a8e8:	bl	40a6b4 <__fxstatat@plt+0x7504>
  40a8ec:	cbz	x0, 40a970 <__fxstatat@plt+0x77c0>
  40a8f0:	ldr	x8, [x19, #16]
  40a8f4:	mov	x20, x0
  40a8f8:	cmp	x0, x8
  40a8fc:	b.eq	40a96c <__fxstatat@plt+0x77bc>  // b.none
  40a900:	mov	w1, #0x10                  	// #16
  40a904:	mov	x0, x20
  40a908:	bl	40e874 <__fxstatat@plt+0xb6c4>
  40a90c:	str	x0, [sp]
  40a910:	cbz	x0, 40a970 <__fxstatat@plt+0x77c0>
  40a914:	add	x8, x0, x20, lsl #4
  40a918:	stp	x8, x20, [sp, #8]
  40a91c:	stp	xzr, xzr, [sp, #24]
  40a920:	ldur	q0, [x19, #40]
  40a924:	mov	x0, sp
  40a928:	mov	x1, x19
  40a92c:	mov	w2, wzr
  40a930:	stur	q0, [sp, #40]
  40a934:	ldur	q0, [x19, #56]
  40a938:	stur	q0, [sp, #56]
  40a93c:	ldr	x8, [x19, #72]
  40a940:	str	x8, [sp, #72]
  40a944:	bl	40a9c4 <__fxstatat@plt+0x7814>
  40a948:	tbz	w0, #0, 40a980 <__fxstatat@plt+0x77d0>
  40a94c:	ldr	x0, [x19]
  40a950:	bl	402ef0 <free@plt>
  40a954:	ldr	q0, [sp]
  40a958:	str	q0, [x19]
  40a95c:	ldr	q0, [sp, #16]
  40a960:	str	q0, [x19, #16]
  40a964:	ldr	x8, [sp, #72]
  40a968:	str	x8, [x19, #72]
  40a96c:	mov	w0, #0x1                   	// #1
  40a970:	ldp	x20, x19, [sp, #96]
  40a974:	ldp	x29, x30, [sp, #80]
  40a978:	add	sp, sp, #0x70
  40a97c:	ret
  40a980:	ldr	x8, [sp, #72]
  40a984:	mov	x1, sp
  40a988:	mov	w2, #0x1                   	// #1
  40a98c:	mov	x0, x19
  40a990:	str	x8, [x19, #72]
  40a994:	bl	40a9c4 <__fxstatat@plt+0x7814>
  40a998:	tbz	w0, #0, 40a9c0 <__fxstatat@plt+0x7810>
  40a99c:	mov	x1, sp
  40a9a0:	mov	x0, x19
  40a9a4:	mov	w2, wzr
  40a9a8:	bl	40a9c4 <__fxstatat@plt+0x7814>
  40a9ac:	tbz	w0, #0, 40a9c0 <__fxstatat@plt+0x7810>
  40a9b0:	ldr	x0, [sp]
  40a9b4:	bl	402ef0 <free@plt>
  40a9b8:	mov	w0, wzr
  40a9bc:	b	40a970 <__fxstatat@plt+0x77c0>
  40a9c0:	bl	402dd0 <abort@plt>
  40a9c4:	stp	x29, x30, [sp, #-80]!
  40a9c8:	stp	x26, x25, [sp, #16]
  40a9cc:	stp	x24, x23, [sp, #32]
  40a9d0:	stp	x22, x21, [sp, #48]
  40a9d4:	stp	x20, x19, [sp, #64]
  40a9d8:	ldp	x24, x8, [x1]
  40a9dc:	mov	x29, sp
  40a9e0:	cmp	x24, x8
  40a9e4:	b.cs	40ab14 <__fxstatat@plt+0x7964>  // b.hs, b.nlast
  40a9e8:	mov	w19, w2
  40a9ec:	mov	x20, x1
  40a9f0:	mov	x21, x0
  40a9f4:	add	x25, x0, #0x48
  40a9f8:	ldr	x22, [x24]
  40a9fc:	cbz	x22, 40ab04 <__fxstatat@plt+0x7954>
  40aa00:	ldr	x23, [x24, #8]
  40aa04:	cbz	x23, 40aa74 <__fxstatat@plt+0x78c4>
  40aa08:	ldr	x1, [x21, #16]
  40aa0c:	ldr	x22, [x23]
  40aa10:	ldr	x8, [x21, #48]
  40aa14:	mov	x0, x22
  40aa18:	blr	x8
  40aa1c:	ldr	x1, [x21, #16]
  40aa20:	cmp	x0, x1
  40aa24:	b.cs	40ab30 <__fxstatat@plt+0x7980>  // b.hs, b.nlast
  40aa28:	ldr	x8, [x21]
  40aa2c:	add	x9, x8, x0, lsl #4
  40aa30:	ldr	x10, [x9]
  40aa34:	ldr	x8, [x23, #8]
  40aa38:	cbz	x10, 40aa44 <__fxstatat@plt+0x7894>
  40aa3c:	add	x9, x9, #0x8
  40aa40:	b	40aa5c <__fxstatat@plt+0x78ac>
  40aa44:	str	x22, [x9]
  40aa48:	ldr	x9, [x21, #24]
  40aa4c:	add	x9, x9, #0x1
  40aa50:	str	x9, [x21, #24]
  40aa54:	mov	x9, x25
  40aa58:	str	xzr, [x23]
  40aa5c:	ldr	x10, [x9]
  40aa60:	str	x10, [x23, #8]
  40aa64:	str	x23, [x9]
  40aa68:	mov	x23, x8
  40aa6c:	cbnz	x8, 40aa0c <__fxstatat@plt+0x785c>
  40aa70:	ldr	x22, [x24]
  40aa74:	str	xzr, [x24, #8]
  40aa78:	tbnz	w19, #0, 40ab04 <__fxstatat@plt+0x7954>
  40aa7c:	ldr	x8, [x21, #48]
  40aa80:	ldr	x1, [x21, #16]
  40aa84:	mov	x0, x22
  40aa88:	blr	x8
  40aa8c:	ldr	x8, [x21, #16]
  40aa90:	cmp	x0, x8
  40aa94:	b.cs	40ab30 <__fxstatat@plt+0x7980>  // b.hs, b.nlast
  40aa98:	ldr	x26, [x21]
  40aa9c:	mov	x23, x0
  40aaa0:	add	x8, x26, x0, lsl #4
  40aaa4:	ldr	x9, [x8]
  40aaa8:	cbz	x9, 40aac0 <__fxstatat@plt+0x7910>
  40aaac:	ldr	x0, [x25]
  40aab0:	cbz	x0, 40aad4 <__fxstatat@plt+0x7924>
  40aab4:	ldr	x8, [x0, #8]
  40aab8:	str	x8, [x25]
  40aabc:	b	40aae0 <__fxstatat@plt+0x7930>
  40aac0:	str	x22, [x8]
  40aac4:	ldr	x8, [x21, #24]
  40aac8:	add	x8, x8, #0x1
  40aacc:	str	x8, [x21, #24]
  40aad0:	b	40aaf4 <__fxstatat@plt+0x7944>
  40aad4:	mov	w0, #0x10                  	// #16
  40aad8:	bl	402bd0 <malloc@plt>
  40aadc:	cbz	x0, 40ab18 <__fxstatat@plt+0x7968>
  40aae0:	str	x22, [x0]
  40aae4:	add	x8, x26, x23, lsl #4
  40aae8:	ldr	x9, [x8, #8]
  40aaec:	str	x9, [x0, #8]
  40aaf0:	str	x0, [x8, #8]
  40aaf4:	str	xzr, [x24]
  40aaf8:	ldr	x8, [x20, #24]
  40aafc:	sub	x8, x8, #0x1
  40ab00:	str	x8, [x20, #24]
  40ab04:	ldr	x8, [x20, #8]
  40ab08:	add	x24, x24, #0x10
  40ab0c:	cmp	x24, x8
  40ab10:	b.cc	40a9f8 <__fxstatat@plt+0x7848>  // b.lo, b.ul, b.last
  40ab14:	mov	w0, #0x1                   	// #1
  40ab18:	ldp	x20, x19, [sp, #64]
  40ab1c:	ldp	x22, x21, [sp, #48]
  40ab20:	ldp	x24, x23, [sp, #32]
  40ab24:	ldp	x26, x25, [sp, #16]
  40ab28:	ldp	x29, x30, [sp], #80
  40ab2c:	ret
  40ab30:	bl	402dd0 <abort@plt>
  40ab34:	stp	x29, x30, [sp, #-48]!
  40ab38:	str	x21, [sp, #16]
  40ab3c:	stp	x20, x19, [sp, #32]
  40ab40:	mov	x29, sp
  40ab44:	cbz	x1, 40ac98 <__fxstatat@plt+0x7ae8>
  40ab48:	mov	x21, x2
  40ab4c:	add	x2, x29, #0x18
  40ab50:	mov	w3, wzr
  40ab54:	mov	x20, x1
  40ab58:	mov	x19, x0
  40ab5c:	bl	40ac9c <__fxstatat@plt+0x7aec>
  40ab60:	cbz	x0, 40ab78 <__fxstatat@plt+0x79c8>
  40ab64:	cbz	x21, 40ac30 <__fxstatat@plt+0x7a80>
  40ab68:	mov	x8, x0
  40ab6c:	mov	w0, wzr
  40ab70:	str	x8, [x21]
  40ab74:	b	40ac88 <__fxstatat@plt+0x7ad8>
  40ab78:	ldr	x8, [x19, #40]
  40ab7c:	ldp	x10, x9, [x19, #16]
  40ab80:	ldr	s0, [x8, #8]
  40ab84:	ucvtf	s2, x10
  40ab88:	ucvtf	s1, x9
  40ab8c:	fmul	s0, s0, s2
  40ab90:	fcmp	s0, s1
  40ab94:	b.pl	40ac10 <__fxstatat@plt+0x7a60>  // b.nfrst
  40ab98:	mov	x0, x19
  40ab9c:	bl	40a620 <__fxstatat@plt+0x7470>
  40aba0:	ldr	x8, [x19, #40]
  40aba4:	ldp	x10, x9, [x19, #16]
  40aba8:	ldr	s0, [x8, #8]
  40abac:	ucvtf	s1, x10
  40abb0:	ucvtf	s2, x9
  40abb4:	fmul	s3, s0, s1
  40abb8:	fcmp	s3, s2
  40abbc:	b.pl	40ac10 <__fxstatat@plt+0x7a60>  // b.nfrst
  40abc0:	ldr	s2, [x8, #12]
  40abc4:	ldrb	w8, [x8, #16]
  40abc8:	fmul	s1, s2, s1
  40abcc:	cmp	w8, #0x0
  40abd0:	fmul	s0, s0, s1
  40abd4:	mov	w8, #0x5f800000            	// #1602224128
  40abd8:	fcsel	s0, s0, s1, eq  // eq = none
  40abdc:	fmov	s1, w8
  40abe0:	fcmp	s0, s1
  40abe4:	b.ge	40ac84 <__fxstatat@plt+0x7ad4>  // b.tcont
  40abe8:	fcvtzu	x1, s0
  40abec:	mov	x0, x19
  40abf0:	bl	40a8c8 <__fxstatat@plt+0x7718>
  40abf4:	tbz	w0, #0, 40ac84 <__fxstatat@plt+0x7ad4>
  40abf8:	add	x2, x29, #0x18
  40abfc:	mov	x0, x19
  40ac00:	mov	x1, x20
  40ac04:	mov	w3, wzr
  40ac08:	bl	40ac9c <__fxstatat@plt+0x7aec>
  40ac0c:	cbnz	x0, 40ac98 <__fxstatat@plt+0x7ae8>
  40ac10:	ldr	x21, [x29, #24]
  40ac14:	ldr	x8, [x21]
  40ac18:	cbz	x8, 40ac38 <__fxstatat@plt+0x7a88>
  40ac1c:	ldr	x0, [x19, #72]
  40ac20:	cbz	x0, 40ac54 <__fxstatat@plt+0x7aa4>
  40ac24:	ldr	x8, [x0, #8]
  40ac28:	str	x8, [x19, #72]
  40ac2c:	b	40ac60 <__fxstatat@plt+0x7ab0>
  40ac30:	mov	w0, wzr
  40ac34:	b	40ac88 <__fxstatat@plt+0x7ad8>
  40ac38:	str	x20, [x21]
  40ac3c:	ldur	q0, [x19, #24]
  40ac40:	mov	w0, #0x1                   	// #1
  40ac44:	dup	v1.2d, x0
  40ac48:	add	v0.2d, v0.2d, v1.2d
  40ac4c:	stur	q0, [x19, #24]
  40ac50:	b	40ac88 <__fxstatat@plt+0x7ad8>
  40ac54:	mov	w0, #0x10                  	// #16
  40ac58:	bl	402bd0 <malloc@plt>
  40ac5c:	cbz	x0, 40ac84 <__fxstatat@plt+0x7ad4>
  40ac60:	str	x20, [x0]
  40ac64:	ldr	x8, [x21, #8]
  40ac68:	str	x8, [x0, #8]
  40ac6c:	str	x0, [x21, #8]
  40ac70:	ldr	x8, [x19, #32]
  40ac74:	mov	w0, #0x1                   	// #1
  40ac78:	add	x8, x8, #0x1
  40ac7c:	str	x8, [x19, #32]
  40ac80:	b	40ac88 <__fxstatat@plt+0x7ad8>
  40ac84:	mov	w0, #0xffffffff            	// #-1
  40ac88:	ldp	x20, x19, [sp, #32]
  40ac8c:	ldr	x21, [sp, #16]
  40ac90:	ldp	x29, x30, [sp], #48
  40ac94:	ret
  40ac98:	bl	402dd0 <abort@plt>
  40ac9c:	stp	x29, x30, [sp, #-80]!
  40aca0:	stp	x24, x23, [sp, #32]
  40aca4:	stp	x22, x21, [sp, #48]
  40aca8:	stp	x20, x19, [sp, #64]
  40acac:	ldr	x8, [x0, #16]
  40acb0:	ldr	x9, [x0, #48]
  40acb4:	mov	x20, x0
  40acb8:	mov	x19, x1
  40acbc:	mov	x0, x1
  40acc0:	mov	x1, x8
  40acc4:	str	x25, [sp, #16]
  40acc8:	mov	x29, sp
  40accc:	mov	w21, w3
  40acd0:	mov	x23, x2
  40acd4:	blr	x9
  40acd8:	ldr	x8, [x20, #16]
  40acdc:	cmp	x0, x8
  40ace0:	b.cs	40adc4 <__fxstatat@plt+0x7c14>  // b.hs, b.nlast
  40ace4:	ldr	x25, [x20]
  40ace8:	mov	x22, x0
  40acec:	add	x24, x25, x0, lsl #4
  40acf0:	str	x24, [x23]
  40acf4:	ldr	x1, [x24]
  40acf8:	cbz	x1, 40ad6c <__fxstatat@plt+0x7bbc>
  40acfc:	cmp	x1, x19
  40ad00:	b.eq	40ad18 <__fxstatat@plt+0x7b68>  // b.none
  40ad04:	ldr	x8, [x20, #56]
  40ad08:	mov	x0, x19
  40ad0c:	blr	x8
  40ad10:	tbz	w0, #0, 40ad34 <__fxstatat@plt+0x7b84>
  40ad14:	ldr	x19, [x24]
  40ad18:	tbz	w21, #0, 40ada8 <__fxstatat@plt+0x7bf8>
  40ad1c:	add	x8, x25, x22, lsl #4
  40ad20:	ldr	x8, [x8, #8]
  40ad24:	cbz	x8, 40ad74 <__fxstatat@plt+0x7bc4>
  40ad28:	ldr	q0, [x8]
  40ad2c:	str	q0, [x24]
  40ad30:	b	40ad98 <__fxstatat@plt+0x7be8>
  40ad34:	add	x22, x25, x22, lsl #4
  40ad38:	ldr	x9, [x22, #8]!
  40ad3c:	cbz	x9, 40ad6c <__fxstatat@plt+0x7bbc>
  40ad40:	ldr	x1, [x9]
  40ad44:	cmp	x1, x19
  40ad48:	b.eq	40ad7c <__fxstatat@plt+0x7bcc>  // b.none
  40ad4c:	ldr	x8, [x20, #56]
  40ad50:	mov	x0, x19
  40ad54:	blr	x8
  40ad58:	ldr	x8, [x22]
  40ad5c:	tbnz	w0, #0, 40ad88 <__fxstatat@plt+0x7bd8>
  40ad60:	ldr	x9, [x8, #8]!
  40ad64:	mov	x22, x8
  40ad68:	cbnz	x9, 40ad40 <__fxstatat@plt+0x7b90>
  40ad6c:	mov	x19, xzr
  40ad70:	b	40ada8 <__fxstatat@plt+0x7bf8>
  40ad74:	str	xzr, [x24]
  40ad78:	b	40ada8 <__fxstatat@plt+0x7bf8>
  40ad7c:	mov	x8, x9
  40ad80:	tbnz	w21, #0, 40ad90 <__fxstatat@plt+0x7be0>
  40ad84:	b	40ada8 <__fxstatat@plt+0x7bf8>
  40ad88:	ldr	x19, [x8]
  40ad8c:	tbz	w21, #0, 40ada8 <__fxstatat@plt+0x7bf8>
  40ad90:	ldr	x9, [x8, #8]
  40ad94:	str	x9, [x22]
  40ad98:	str	xzr, [x8]
  40ad9c:	ldr	x9, [x20, #72]
  40ada0:	str	x9, [x8, #8]
  40ada4:	str	x8, [x20, #72]
  40ada8:	mov	x0, x19
  40adac:	ldp	x20, x19, [sp, #64]
  40adb0:	ldp	x22, x21, [sp, #48]
  40adb4:	ldp	x24, x23, [sp, #32]
  40adb8:	ldr	x25, [sp, #16]
  40adbc:	ldp	x29, x30, [sp], #80
  40adc0:	ret
  40adc4:	bl	402dd0 <abort@plt>
  40adc8:	stp	x29, x30, [sp, #-32]!
  40adcc:	mov	x29, sp
  40add0:	add	x2, x29, #0x18
  40add4:	str	x19, [sp, #16]
  40add8:	mov	x19, x1
  40addc:	bl	40ab34 <__fxstatat@plt+0x7984>
  40ade0:	ldr	x8, [x29, #24]
  40ade4:	cmp	w0, #0x0
  40ade8:	csel	x8, x8, x19, eq  // eq = none
  40adec:	ldr	x19, [sp, #16]
  40adf0:	cmn	w0, #0x1
  40adf4:	csel	x0, xzr, x8, eq  // eq = none
  40adf8:	ldp	x29, x30, [sp], #32
  40adfc:	ret
  40ae00:	stp	x29, x30, [sp, #-48]!
  40ae04:	mov	x29, sp
  40ae08:	add	x2, x29, #0x18
  40ae0c:	mov	w3, #0x1                   	// #1
  40ae10:	str	x21, [sp, #16]
  40ae14:	stp	x20, x19, [sp, #32]
  40ae18:	mov	x19, x0
  40ae1c:	bl	40ac9c <__fxstatat@plt+0x7aec>
  40ae20:	mov	x20, x0
  40ae24:	cbz	x0, 40aed4 <__fxstatat@plt+0x7d24>
  40ae28:	ldr	x8, [x19, #32]
  40ae2c:	sub	x8, x8, #0x1
  40ae30:	str	x8, [x19, #32]
  40ae34:	ldr	x8, [x29, #24]
  40ae38:	ldr	x8, [x8]
  40ae3c:	cbnz	x8, 40aed4 <__fxstatat@plt+0x7d24>
  40ae40:	ldp	x10, x8, [x19, #16]
  40ae44:	ldr	x9, [x19, #40]
  40ae48:	sub	x8, x8, #0x1
  40ae4c:	str	x8, [x19, #24]
  40ae50:	ldr	s0, [x9]
  40ae54:	ucvtf	s2, x10
  40ae58:	ucvtf	s1, x8
  40ae5c:	fmul	s0, s0, s2
  40ae60:	fcmp	s0, s1
  40ae64:	b.le	40aed4 <__fxstatat@plt+0x7d24>
  40ae68:	mov	x0, x19
  40ae6c:	bl	40a620 <__fxstatat@plt+0x7470>
  40ae70:	ldr	x8, [x19, #40]
  40ae74:	ldp	x10, x9, [x19, #16]
  40ae78:	ldr	s1, [x8]
  40ae7c:	ucvtf	s0, x10
  40ae80:	ucvtf	s2, x9
  40ae84:	fmul	s1, s1, s0
  40ae88:	fcmp	s1, s2
  40ae8c:	b.le	40aed4 <__fxstatat@plt+0x7d24>
  40ae90:	ldr	s1, [x8, #4]
  40ae94:	ldrb	w9, [x8, #16]
  40ae98:	fmul	s0, s1, s0
  40ae9c:	cbnz	w9, 40aea8 <__fxstatat@plt+0x7cf8>
  40aea0:	ldr	s1, [x8, #8]
  40aea4:	fmul	s0, s0, s1
  40aea8:	fcvtzu	x1, s0
  40aeac:	mov	x0, x19
  40aeb0:	bl	40a8c8 <__fxstatat@plt+0x7718>
  40aeb4:	tbnz	w0, #0, 40aed4 <__fxstatat@plt+0x7d24>
  40aeb8:	ldr	x0, [x19, #72]
  40aebc:	cbz	x0, 40aed0 <__fxstatat@plt+0x7d20>
  40aec0:	ldr	x21, [x0, #8]
  40aec4:	bl	402ef0 <free@plt>
  40aec8:	mov	x0, x21
  40aecc:	cbnz	x21, 40aec0 <__fxstatat@plt+0x7d10>
  40aed0:	str	xzr, [x19, #72]
  40aed4:	mov	x0, x20
  40aed8:	ldp	x20, x19, [sp, #32]
  40aedc:	ldr	x21, [sp, #16]
  40aee0:	ldp	x29, x30, [sp], #48
  40aee4:	ret
  40aee8:	stp	x29, x30, [sp, #-32]!
  40aeec:	stp	x20, x19, [sp, #16]
  40aef0:	mov	x19, x0
  40aef4:	ldr	x0, [x0]
  40aef8:	mov	x29, sp
  40aefc:	mov	x20, x1
  40af00:	bl	411290 <__fxstatat@plt+0xe0e0>
  40af04:	ldr	x8, [x19, #8]
  40af08:	eor	x8, x8, x0
  40af0c:	udiv	x9, x8, x20
  40af10:	msub	x0, x9, x20, x8
  40af14:	ldp	x20, x19, [sp, #16]
  40af18:	ldp	x29, x30, [sp], #32
  40af1c:	ret
  40af20:	ldr	x8, [x0, #8]
  40af24:	udiv	x9, x8, x1
  40af28:	msub	x0, x9, x1, x8
  40af2c:	ret
  40af30:	ldr	x8, [x0, #8]
  40af34:	ldr	x9, [x1, #8]
  40af38:	cmp	x8, x9
  40af3c:	b.ne	40af5c <__fxstatat@plt+0x7dac>  // b.any
  40af40:	ldr	x8, [x0, #16]
  40af44:	ldr	x9, [x1, #16]
  40af48:	cmp	x8, x9
  40af4c:	b.ne	40af5c <__fxstatat@plt+0x7dac>  // b.any
  40af50:	ldr	x0, [x0]
  40af54:	ldr	x1, [x1]
  40af58:	b	40ca48 <__fxstatat@plt+0x9898>
  40af5c:	mov	w0, wzr
  40af60:	ret
  40af64:	stp	x29, x30, [sp, #-16]!
  40af68:	ldr	x8, [x0, #8]
  40af6c:	ldr	x9, [x1, #8]
  40af70:	mov	x29, sp
  40af74:	cmp	x8, x9
  40af78:	b.ne	40afa4 <__fxstatat@plt+0x7df4>  // b.any
  40af7c:	ldr	x8, [x0, #16]
  40af80:	ldr	x9, [x1, #16]
  40af84:	cmp	x8, x9
  40af88:	b.ne	40afa4 <__fxstatat@plt+0x7df4>  // b.any
  40af8c:	ldr	x0, [x0]
  40af90:	ldr	x1, [x1]
  40af94:	bl	402e70 <strcmp@plt>
  40af98:	cmp	w0, #0x0
  40af9c:	cset	w0, eq  // eq = none
  40afa0:	b	40afa8 <__fxstatat@plt+0x7df8>
  40afa4:	mov	w0, wzr
  40afa8:	ldp	x29, x30, [sp], #16
  40afac:	ret
  40afb0:	stp	x29, x30, [sp, #-32]!
  40afb4:	str	x19, [sp, #16]
  40afb8:	mov	x19, x0
  40afbc:	ldr	x0, [x0]
  40afc0:	mov	x29, sp
  40afc4:	bl	402ef0 <free@plt>
  40afc8:	mov	x0, x19
  40afcc:	ldr	x19, [sp, #16]
  40afd0:	ldp	x29, x30, [sp], #32
  40afd4:	b	402ef0 <free@plt>
  40afd8:	stp	x29, x30, [sp, #-48]!
  40afdc:	mov	w8, #0x4900                	// #18688
  40afe0:	movk	w8, #0x8, lsl #16
  40afe4:	orr	w2, w2, w8
  40afe8:	str	x21, [sp, #16]
  40afec:	stp	x20, x19, [sp, #32]
  40aff0:	mov	x29, sp
  40aff4:	mov	x19, x3
  40aff8:	bl	4113b8 <__fxstatat@plt+0xe208>
  40affc:	tbnz	w0, #31, 40b014 <__fxstatat@plt+0x7e64>
  40b000:	mov	w20, w0
  40b004:	bl	402db0 <fdopendir@plt>
  40b008:	cbz	x0, 40b01c <__fxstatat@plt+0x7e6c>
  40b00c:	str	w20, [x19]
  40b010:	b	40b038 <__fxstatat@plt+0x7e88>
  40b014:	mov	x0, xzr
  40b018:	b	40b038 <__fxstatat@plt+0x7e88>
  40b01c:	bl	403110 <__errno_location@plt>
  40b020:	ldr	w21, [x0]
  40b024:	mov	x19, x0
  40b028:	mov	w0, w20
  40b02c:	bl	402d80 <close@plt>
  40b030:	mov	x0, xzr
  40b034:	str	w21, [x19]
  40b038:	ldp	x20, x19, [sp, #32]
  40b03c:	ldr	x21, [sp, #16]
  40b040:	ldp	x29, x30, [sp], #48
  40b044:	ret
  40b048:	stp	x29, x30, [sp, #-32]!
  40b04c:	stp	x20, x19, [sp, #16]
  40b050:	mov	x29, sp
  40b054:	cbz	x0, 40b0d4 <__fxstatat@plt+0x7f24>
  40b058:	mov	w1, #0x2f                  	// #47
  40b05c:	mov	x19, x0
  40b060:	bl	402d90 <strrchr@plt>
  40b064:	cmp	x0, #0x0
  40b068:	csinc	x20, x19, x0, eq  // eq = none
  40b06c:	sub	x8, x20, x19
  40b070:	cmp	x8, #0x7
  40b074:	b.lt	40b0b8 <__fxstatat@plt+0x7f08>  // b.tstop
  40b078:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40b07c:	sub	x0, x20, #0x7
  40b080:	add	x1, x1, #0xc8
  40b084:	mov	w2, #0x7                   	// #7
  40b088:	bl	402c40 <strncmp@plt>
  40b08c:	cbnz	w0, 40b0b8 <__fxstatat@plt+0x7f08>
  40b090:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40b094:	add	x1, x1, #0xd0
  40b098:	mov	w2, #0x3                   	// #3
  40b09c:	mov	x0, x20
  40b0a0:	bl	402c40 <strncmp@plt>
  40b0a4:	mov	x19, x20
  40b0a8:	cbnz	w0, 40b0b8 <__fxstatat@plt+0x7f08>
  40b0ac:	add	x19, x20, #0x3
  40b0b0:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b0b4:	str	x19, [x8, #1240]
  40b0b8:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b0bc:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40b0c0:	str	x19, [x8, #2376]
  40b0c4:	str	x19, [x9, #1192]
  40b0c8:	ldp	x20, x19, [sp, #16]
  40b0cc:	ldp	x29, x30, [sp], #32
  40b0d0:	ret
  40b0d4:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b0d8:	ldr	x1, [x8, #1200]
  40b0dc:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40b0e0:	add	x0, x0, #0x90
  40b0e4:	bl	4029d0 <fputs@plt>
  40b0e8:	bl	402dd0 <abort@plt>
  40b0ec:	sub	sp, sp, #0x40
  40b0f0:	stp	x20, x19, [sp, #48]
  40b0f4:	mov	w19, w3
  40b0f8:	mov	x20, x2
  40b0fc:	mov	x3, sp
  40b100:	mov	w2, w4
  40b104:	stp	x29, x30, [sp, #32]
  40b108:	add	x29, sp, #0x20
  40b10c:	bl	410974 <__fxstatat@plt+0xd7c4>
  40b110:	cbz	w0, 40b11c <__fxstatat@plt+0x7f6c>
  40b114:	mov	w19, #0xfffffffe            	// #-2
  40b118:	b	40b138 <__fxstatat@plt+0x7f88>
  40b11c:	mov	x0, sp
  40b120:	mov	x1, x20
  40b124:	mov	w2, w19
  40b128:	bl	410a30 <__fxstatat@plt+0xd880>
  40b12c:	mov	w19, w0
  40b130:	mov	x0, sp
  40b134:	bl	410938 <__fxstatat@plt+0xd788>
  40b138:	mov	w0, w19
  40b13c:	ldp	x20, x19, [sp, #48]
  40b140:	ldp	x29, x30, [sp, #32]
  40b144:	add	sp, sp, #0x40
  40b148:	ret
  40b14c:	sub	sp, sp, #0x40
  40b150:	mov	w8, w1
  40b154:	movi	v0.2d, #0x0
  40b158:	mov	x1, x0
  40b15c:	stp	q0, q0, [sp]
  40b160:	str	w2, [sp]
  40b164:	mov	x0, sp
  40b168:	mov	w2, w8
  40b16c:	stp	x29, x30, [sp, #32]
  40b170:	str	x19, [sp, #48]
  40b174:	add	x29, sp, #0x20
  40b178:	bl	410a30 <__fxstatat@plt+0xd880>
  40b17c:	mov	w19, w0
  40b180:	mov	x0, sp
  40b184:	bl	410938 <__fxstatat@plt+0xd788>
  40b188:	mov	w0, w19
  40b18c:	ldr	x19, [sp, #48]
  40b190:	ldp	x29, x30, [sp, #32]
  40b194:	add	sp, sp, #0x40
  40b198:	ret
  40b19c:	stp	x29, x30, [sp, #-48]!
  40b1a0:	str	x21, [sp, #16]
  40b1a4:	stp	x20, x19, [sp, #32]
  40b1a8:	mov	x29, sp
  40b1ac:	mov	x19, x0
  40b1b0:	bl	403110 <__errno_location@plt>
  40b1b4:	ldr	w21, [x0]
  40b1b8:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b1bc:	add	x8, x8, #0x950
  40b1c0:	cmp	x19, #0x0
  40b1c4:	mov	x20, x0
  40b1c8:	csel	x0, x8, x19, eq  // eq = none
  40b1cc:	mov	w1, #0x38                  	// #56
  40b1d0:	bl	40e4e8 <__fxstatat@plt+0xb338>
  40b1d4:	str	w21, [x20]
  40b1d8:	ldp	x20, x19, [sp, #32]
  40b1dc:	ldr	x21, [sp, #16]
  40b1e0:	ldp	x29, x30, [sp], #48
  40b1e4:	ret
  40b1e8:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b1ec:	add	x8, x8, #0x950
  40b1f0:	cmp	x0, #0x0
  40b1f4:	csel	x8, x8, x0, eq  // eq = none
  40b1f8:	ldr	w0, [x8]
  40b1fc:	ret
  40b200:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b204:	add	x8, x8, #0x950
  40b208:	cmp	x0, #0x0
  40b20c:	csel	x8, x8, x0, eq  // eq = none
  40b210:	str	w1, [x8]
  40b214:	ret
  40b218:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b21c:	add	x8, x8, #0x950
  40b220:	cmp	x0, #0x0
  40b224:	ubfx	w9, w1, #5, #3
  40b228:	csel	x8, x8, x0, eq  // eq = none
  40b22c:	add	x8, x8, w9, uxtw #2
  40b230:	ldr	w9, [x8, #8]
  40b234:	lsr	w10, w9, w1
  40b238:	and	w0, w10, #0x1
  40b23c:	and	w10, w2, #0x1
  40b240:	eor	w10, w0, w10
  40b244:	lsl	w10, w10, w1
  40b248:	eor	w9, w10, w9
  40b24c:	str	w9, [x8, #8]
  40b250:	ret
  40b254:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b258:	add	x8, x8, #0x950
  40b25c:	cmp	x0, #0x0
  40b260:	csel	x8, x8, x0, eq  // eq = none
  40b264:	ldr	w0, [x8, #4]
  40b268:	str	w1, [x8, #4]
  40b26c:	ret
  40b270:	stp	x29, x30, [sp, #-16]!
  40b274:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b278:	add	x8, x8, #0x950
  40b27c:	cmp	x0, #0x0
  40b280:	csel	x8, x8, x0, eq  // eq = none
  40b284:	mov	w9, #0xa                   	// #10
  40b288:	mov	x29, sp
  40b28c:	str	w9, [x8]
  40b290:	cbz	x1, 40b2a4 <__fxstatat@plt+0x80f4>
  40b294:	cbz	x2, 40b2a4 <__fxstatat@plt+0x80f4>
  40b298:	stp	x1, x2, [x8, #40]
  40b29c:	ldp	x29, x30, [sp], #16
  40b2a0:	ret
  40b2a4:	bl	402dd0 <abort@plt>
  40b2a8:	sub	sp, sp, #0x60
  40b2ac:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40b2b0:	add	x8, x8, #0x950
  40b2b4:	cmp	x4, #0x0
  40b2b8:	stp	x29, x30, [sp, #16]
  40b2bc:	str	x25, [sp, #32]
  40b2c0:	stp	x24, x23, [sp, #48]
  40b2c4:	stp	x22, x21, [sp, #64]
  40b2c8:	stp	x20, x19, [sp, #80]
  40b2cc:	add	x29, sp, #0x10
  40b2d0:	mov	x19, x3
  40b2d4:	mov	x20, x2
  40b2d8:	mov	x21, x1
  40b2dc:	mov	x22, x0
  40b2e0:	csel	x24, x8, x4, eq  // eq = none
  40b2e4:	bl	403110 <__errno_location@plt>
  40b2e8:	ldp	w4, w5, [x24]
  40b2ec:	ldp	x7, x8, [x24, #40]
  40b2f0:	ldr	w25, [x0]
  40b2f4:	mov	x23, x0
  40b2f8:	add	x6, x24, #0x8
  40b2fc:	mov	x0, x22
  40b300:	mov	x1, x21
  40b304:	mov	x2, x20
  40b308:	mov	x3, x19
  40b30c:	str	x8, [sp]
  40b310:	bl	40b334 <__fxstatat@plt+0x8184>
  40b314:	str	w25, [x23]
  40b318:	ldp	x20, x19, [sp, #80]
  40b31c:	ldp	x22, x21, [sp, #64]
  40b320:	ldp	x24, x23, [sp, #48]
  40b324:	ldr	x25, [sp, #32]
  40b328:	ldp	x29, x30, [sp, #16]
  40b32c:	add	sp, sp, #0x60
  40b330:	ret
  40b334:	sub	sp, sp, #0x120
  40b338:	stp	x29, x30, [sp, #192]
  40b33c:	add	x29, sp, #0xc0
  40b340:	ldr	x8, [x29, #96]
  40b344:	stp	x28, x27, [sp, #208]
  40b348:	stp	x26, x25, [sp, #224]
  40b34c:	stp	x24, x23, [sp, #240]
  40b350:	stp	x22, x21, [sp, #256]
  40b354:	stp	x20, x19, [sp, #272]
  40b358:	str	x7, [sp, #88]
  40b35c:	stur	x6, [x29, #-40]
  40b360:	mov	w19, w5
  40b364:	mov	w22, w4
  40b368:	mov	x28, x3
  40b36c:	mov	x20, x2
  40b370:	mov	x24, x1
  40b374:	stur	x8, [x29, #-88]
  40b378:	mov	x21, x0
  40b37c:	bl	402f10 <__ctype_get_mb_cur_max@plt>
  40b380:	mov	w4, w22
  40b384:	mov	w8, wzr
  40b388:	mov	w14, wzr
  40b38c:	str	w19, [sp, #80]
  40b390:	ubfx	w19, w19, #1, #1
  40b394:	add	x9, x20, #0x1
  40b398:	mov	w25, #0x1                   	// #1
  40b39c:	str	x0, [sp, #48]
  40b3a0:	str	xzr, [sp, #64]
  40b3a4:	stur	xzr, [x29, #-64]
  40b3a8:	stur	xzr, [x29, #-32]
  40b3ac:	str	wzr, [sp, #72]
  40b3b0:	stur	x20, [x29, #-80]
  40b3b4:	str	x9, [sp, #96]
  40b3b8:	cmp	w4, #0xa
  40b3bc:	b.hi	40bf54 <__fxstatat@plt+0x8da4>  // b.pmore
  40b3c0:	adrp	x12, 414000 <__fxstatat@plt+0x10e50>
  40b3c4:	mov	w9, w4
  40b3c8:	add	x12, x12, #0xd8
  40b3cc:	mov	x22, x24
  40b3d0:	adr	x10, 40b3f0 <__fxstatat@plt+0x8240>
  40b3d4:	ldrb	w11, [x12, x9]
  40b3d8:	add	x10, x10, x11, lsl #2
  40b3dc:	ldur	x24, [x29, #-80]
  40b3e0:	mov	x20, xzr
  40b3e4:	mov	w16, wzr
  40b3e8:	mov	w9, #0x1                   	// #1
  40b3ec:	br	x10
  40b3f0:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40b3f4:	add	x0, x0, #0x234
  40b3f8:	mov	w1, w4
  40b3fc:	mov	w20, w4
  40b400:	mov	w23, w14
  40b404:	bl	40c680 <__fxstatat@plt+0x94d0>
  40b408:	str	x0, [sp, #88]
  40b40c:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40b410:	add	x0, x0, #0x236
  40b414:	mov	w1, w20
  40b418:	bl	40c680 <__fxstatat@plt+0x94d0>
  40b41c:	mov	w14, w23
  40b420:	mov	w4, w20
  40b424:	stur	x0, [x29, #-88]
  40b428:	tbnz	w19, #0, 40b468 <__fxstatat@plt+0x82b8>
  40b42c:	ldr	x8, [sp, #88]
  40b430:	ldrb	w9, [x8]
  40b434:	cbz	w9, 40b468 <__fxstatat@plt+0x82b8>
  40b438:	mov	w27, w14
  40b43c:	mov	w26, w4
  40b440:	mov	x10, xzr
  40b444:	add	x8, x8, #0x1
  40b448:	cmp	x10, x22
  40b44c:	b.cs	40b454 <__fxstatat@plt+0x82a4>  // b.hs, b.nlast
  40b450:	strb	w9, [x21, x10]
  40b454:	ldrb	w9, [x8, x10]
  40b458:	add	x20, x10, #0x1
  40b45c:	mov	x10, x20
  40b460:	cbnz	w9, 40b448 <__fxstatat@plt+0x8298>
  40b464:	b	40b474 <__fxstatat@plt+0x82c4>
  40b468:	mov	w27, w14
  40b46c:	mov	w26, w4
  40b470:	mov	x20, xzr
  40b474:	ldur	x23, [x29, #-88]
  40b478:	mov	x0, x23
  40b47c:	bl	4029c0 <strlen@plt>
  40b480:	stur	x0, [x29, #-32]
  40b484:	stur	x23, [x29, #-64]
  40b488:	mov	w9, #0x1                   	// #1
  40b48c:	mov	w16, w19
  40b490:	mov	w4, w26
  40b494:	mov	w14, w27
  40b498:	b	40b514 <__fxstatat@plt+0x8364>
  40b49c:	mov	w8, #0x1                   	// #1
  40b4a0:	b	40b4f0 <__fxstatat@plt+0x8340>
  40b4a4:	mov	w4, wzr
  40b4a8:	mov	x20, xzr
  40b4ac:	mov	w16, wzr
  40b4b0:	mov	w9, w8
  40b4b4:	b	40b514 <__fxstatat@plt+0x8364>
  40b4b8:	tbnz	w19, #0, 40b4f0 <__fxstatat@plt+0x8340>
  40b4bc:	mov	w9, w8
  40b4c0:	b	40be08 <__fxstatat@plt+0x8c58>
  40b4c4:	tbz	w19, #0, 40bdd0 <__fxstatat@plt+0x8c20>
  40b4c8:	mov	w8, #0x1                   	// #1
  40b4cc:	stur	x8, [x29, #-32]
  40b4d0:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40b4d4:	add	x8, x8, #0x2c0
  40b4d8:	mov	x20, xzr
  40b4dc:	mov	w4, #0x5                   	// #5
  40b4e0:	stur	x8, [x29, #-64]
  40b4e4:	mov	w9, #0x1                   	// #1
  40b4e8:	b	40b510 <__fxstatat@plt+0x8360>
  40b4ec:	tbz	w19, #0, 40be04 <__fxstatat@plt+0x8c54>
  40b4f0:	mov	w9, #0x1                   	// #1
  40b4f4:	stur	x9, [x29, #-32]
  40b4f8:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  40b4fc:	add	x9, x9, #0x236
  40b500:	mov	x20, xzr
  40b504:	mov	w4, #0x2                   	// #2
  40b508:	stur	x9, [x29, #-64]
  40b50c:	mov	w9, w8
  40b510:	mov	w16, #0x1                   	// #1
  40b514:	mov	w15, w9
  40b518:	ldp	x8, x9, [x29, #-40]
  40b51c:	eor	w17, w16, #0x1
  40b520:	stur	w17, [x29, #-68]
  40b524:	mov	x23, xzr
  40b528:	cmp	x8, #0x0
  40b52c:	cset	w8, eq  // eq = none
  40b530:	cmp	x9, #0x0
  40b534:	cset	w9, ne  // ne = any
  40b538:	cmp	w4, #0x2
  40b53c:	cset	w10, ne  // ne = any
  40b540:	and	w13, w10, w15
  40b544:	and	w12, w9, w16
  40b548:	orr	w10, w10, w17
  40b54c:	and	w17, w9, w13
  40b550:	orr	w9, w13, w16
  40b554:	eor	w9, w9, #0x1
  40b558:	cset	w11, eq  // eq = none
  40b55c:	orr	w8, w8, w9
  40b560:	and	w12, w15, w12
  40b564:	str	w10, [sp, #84]
  40b568:	and	w10, w11, w16
  40b56c:	stur	w8, [x29, #-24]
  40b570:	eor	w8, w15, #0x1
  40b574:	str	w12, [sp, #56]
  40b578:	str	w10, [sp, #76]
  40b57c:	stur	w15, [x29, #-72]
  40b580:	str	w8, [sp, #60]
  40b584:	stp	w16, w4, [x29, #-48]
  40b588:	stur	w17, [x29, #-52]
  40b58c:	cmn	x28, #0x1
  40b590:	b.eq	40b5a0 <__fxstatat@plt+0x83f0>  // b.none
  40b594:	cmp	x23, x28
  40b598:	b.ne	40b5a8 <__fxstatat@plt+0x83f8>  // b.any
  40b59c:	b	40bd60 <__fxstatat@plt+0x8bb0>
  40b5a0:	ldrb	w8, [x24, x23]
  40b5a4:	cbz	w8, 40bd68 <__fxstatat@plt+0x8bb8>
  40b5a8:	cbz	w17, 40b5e8 <__fxstatat@plt+0x8438>
  40b5ac:	ldur	x8, [x29, #-32]
  40b5b0:	cmp	x8, #0x2
  40b5b4:	add	x19, x23, x8
  40b5b8:	b.cc	40b5e0 <__fxstatat@plt+0x8430>  // b.lo, b.ul, b.last
  40b5bc:	cmn	x28, #0x1
  40b5c0:	b.ne	40b5e0 <__fxstatat@plt+0x8430>  // b.any
  40b5c4:	mov	x0, x24
  40b5c8:	mov	w26, w14
  40b5cc:	bl	4029c0 <strlen@plt>
  40b5d0:	ldp	w17, w16, [x29, #-52]
  40b5d4:	ldur	w4, [x29, #-44]
  40b5d8:	mov	w14, w26
  40b5dc:	mov	x28, x0
  40b5e0:	cmp	x19, x28
  40b5e4:	b.ls	40b5f0 <__fxstatat@plt+0x8440>  // b.plast
  40b5e8:	mov	w27, wzr
  40b5ec:	b	40b628 <__fxstatat@plt+0x8478>
  40b5f0:	ldur	x1, [x29, #-64]
  40b5f4:	ldur	x2, [x29, #-32]
  40b5f8:	add	x0, x24, x23
  40b5fc:	mov	w19, w14
  40b600:	bl	402d00 <bcmp@plt>
  40b604:	ldur	w9, [x29, #-68]
  40b608:	cmp	w0, #0x0
  40b60c:	cset	w8, ne  // ne = any
  40b610:	cset	w27, eq  // eq = none
  40b614:	orr	w8, w8, w9
  40b618:	tbz	w8, #0, 40be60 <__fxstatat@plt+0x8cb0>
  40b61c:	ldp	w16, w4, [x29, #-48]
  40b620:	ldur	w17, [x29, #-52]
  40b624:	mov	w14, w19
  40b628:	ldrb	w19, [x24, x23]
  40b62c:	cmp	w19, #0x7e
  40b630:	b.hi	40b848 <__fxstatat@plt+0x8698>  // b.pmore
  40b634:	adrp	x13, 414000 <__fxstatat@plt+0x10e50>
  40b638:	add	x13, x13, #0xe3
  40b63c:	adr	x12, 40b660 <__fxstatat@plt+0x84b0>
  40b640:	ldrb	w9, [x13, x19]
  40b644:	add	x12, x12, x9, lsl #2
  40b648:	mov	w10, wzr
  40b64c:	mov	w8, wzr
  40b650:	mov	w26, #0x1                   	// #1
  40b654:	mov	w11, #0x6e                  	// #110
  40b658:	mov	w9, #0x61                  	// #97
  40b65c:	br	x12
  40b660:	ldur	w9, [x29, #-24]
  40b664:	tbnz	w9, #0, 40b684 <__fxstatat@plt+0x84d4>
  40b668:	ldur	x10, [x29, #-40]
  40b66c:	lsr	w9, w19, #5
  40b670:	ldr	w9, [x10, w9, uxtw #2]
  40b674:	lsr	w9, w9, w19
  40b678:	tbz	w9, #0, 40b684 <__fxstatat@plt+0x84d4>
  40b67c:	mov	w9, w19
  40b680:	b	40b68c <__fxstatat@plt+0x84dc>
  40b684:	mov	w9, w19
  40b688:	cbz	w27, 40b8ac <__fxstatat@plt+0x86fc>
  40b68c:	tbnz	w16, #0, 40be38 <__fxstatat@plt+0x8c88>
  40b690:	cmp	w4, #0x2
  40b694:	cset	w8, ne  // ne = any
  40b698:	orr	w8, w8, w14
  40b69c:	tbnz	w8, #0, 40b6e0 <__fxstatat@plt+0x8530>
  40b6a0:	cmp	x20, x22
  40b6a4:	b.cs	40b6b0 <__fxstatat@plt+0x8500>  // b.hs, b.nlast
  40b6a8:	mov	w8, #0x27                  	// #39
  40b6ac:	strb	w8, [x21, x20]
  40b6b0:	add	x8, x20, #0x1
  40b6b4:	cmp	x8, x22
  40b6b8:	b.cs	40b6c4 <__fxstatat@plt+0x8514>  // b.hs, b.nlast
  40b6bc:	mov	w10, #0x24                  	// #36
  40b6c0:	strb	w10, [x21, x8]
  40b6c4:	add	x8, x20, #0x2
  40b6c8:	cmp	x8, x22
  40b6cc:	b.cs	40b6d8 <__fxstatat@plt+0x8528>  // b.hs, b.nlast
  40b6d0:	mov	w10, #0x27                  	// #39
  40b6d4:	strb	w10, [x21, x8]
  40b6d8:	add	x20, x20, #0x3
  40b6dc:	mov	w14, #0x1                   	// #1
  40b6e0:	cmp	x20, x22
  40b6e4:	b.cs	40b6f0 <__fxstatat@plt+0x8540>  // b.hs, b.nlast
  40b6e8:	mov	w8, #0x5c                  	// #92
  40b6ec:	strb	w8, [x21, x20]
  40b6f0:	add	x20, x20, #0x1
  40b6f4:	b	40b8e4 <__fxstatat@plt+0x8734>
  40b6f8:	cmp	x28, #0x1
  40b6fc:	b.eq	40b720 <__fxstatat@plt+0x8570>  // b.none
  40b700:	cmn	x28, #0x1
  40b704:	b.ne	40b724 <__fxstatat@plt+0x8574>  // b.any
  40b708:	ldrb	w8, [x24, #1]
  40b70c:	cbz	w8, 40b720 <__fxstatat@plt+0x8570>
  40b710:	mov	w8, wzr
  40b714:	mov	w26, wzr
  40b718:	mov	x28, #0xffffffffffffffff    	// #-1
  40b71c:	b	40b660 <__fxstatat@plt+0x84b0>
  40b720:	cbz	x23, 40b730 <__fxstatat@plt+0x8580>
  40b724:	mov	w8, wzr
  40b728:	mov	w26, wzr
  40b72c:	b	40b660 <__fxstatat@plt+0x84b0>
  40b730:	mov	w10, #0x1                   	// #1
  40b734:	cmp	w4, #0x2
  40b738:	b.ne	40b740 <__fxstatat@plt+0x8590>  // b.any
  40b73c:	tbnz	w16, #0, 40be38 <__fxstatat@plt+0x8c88>
  40b740:	mov	w8, wzr
  40b744:	mov	w26, w10
  40b748:	b	40b660 <__fxstatat@plt+0x84b0>
  40b74c:	cmp	w4, #0x2
  40b750:	b.ne	40b894 <__fxstatat@plt+0x86e4>  // b.any
  40b754:	tbz	w16, #0, 40b8a0 <__fxstatat@plt+0x86f0>
  40b758:	b	40be38 <__fxstatat@plt+0x8c88>
  40b75c:	mov	w9, #0x66                  	// #102
  40b760:	b	40b900 <__fxstatat@plt+0x8750>
  40b764:	mov	w11, #0x74                  	// #116
  40b768:	b	40b778 <__fxstatat@plt+0x85c8>
  40b76c:	mov	w9, #0x62                  	// #98
  40b770:	b	40b900 <__fxstatat@plt+0x8750>
  40b774:	mov	w11, #0x72                  	// #114
  40b778:	ldr	w8, [sp, #84]
  40b77c:	mov	w9, w11
  40b780:	tbnz	w8, #0, 40b900 <__fxstatat@plt+0x8750>
  40b784:	b	40be38 <__fxstatat@plt+0x8c88>
  40b788:	ldur	w8, [x29, #-72]
  40b78c:	tbz	w8, #0, 40b914 <__fxstatat@plt+0x8764>
  40b790:	cmp	w4, #0x2
  40b794:	tbnz	w16, #0, 40bf48 <__fxstatat@plt+0x8d98>
  40b798:	cset	w8, ne  // ne = any
  40b79c:	orr	w8, w8, w14
  40b7a0:	tbz	w8, #0, 40bc48 <__fxstatat@plt+0x8a98>
  40b7a4:	mov	x8, x20
  40b7a8:	b	40bc88 <__fxstatat@plt+0x8ad8>
  40b7ac:	cmp	w4, #0x5
  40b7b0:	b.eq	40ba38 <__fxstatat@plt+0x8888>  // b.none
  40b7b4:	cmp	w4, #0x2
  40b7b8:	b.ne	40bae8 <__fxstatat@plt+0x8938>  // b.any
  40b7bc:	tbz	w16, #0, 40bae8 <__fxstatat@plt+0x8938>
  40b7c0:	b	40be38 <__fxstatat@plt+0x8c88>
  40b7c4:	mov	w9, #0x76                  	// #118
  40b7c8:	b	40b900 <__fxstatat@plt+0x8750>
  40b7cc:	cmp	w4, #0x2
  40b7d0:	b.ne	40b924 <__fxstatat@plt+0x8774>  // b.any
  40b7d4:	tbnz	w16, #0, 40be38 <__fxstatat@plt+0x8c88>
  40b7d8:	ldr	x10, [sp, #64]
  40b7dc:	cmp	x22, #0x0
  40b7e0:	cset	w8, eq  // eq = none
  40b7e4:	cmp	x10, #0x0
  40b7e8:	cset	w9, ne  // ne = any
  40b7ec:	orr	w8, w9, w8
  40b7f0:	cmp	w8, #0x0
  40b7f4:	csel	x10, x10, x22, ne  // ne = any
  40b7f8:	csel	x22, x22, xzr, ne  // ne = any
  40b7fc:	cmp	x20, x22
  40b800:	str	x10, [sp, #64]
  40b804:	b.cs	40b810 <__fxstatat@plt+0x8660>  // b.hs, b.nlast
  40b808:	mov	w8, #0x27                  	// #39
  40b80c:	strb	w8, [x21, x20]
  40b810:	add	x8, x20, #0x1
  40b814:	cmp	x8, x22
  40b818:	b.cs	40b824 <__fxstatat@plt+0x8674>  // b.hs, b.nlast
  40b81c:	mov	w9, #0x5c                  	// #92
  40b820:	strb	w9, [x21, x8]
  40b824:	add	x8, x20, #0x2
  40b828:	cmp	x8, x22
  40b82c:	b.cs	40b838 <__fxstatat@plt+0x8688>  // b.hs, b.nlast
  40b830:	mov	w9, #0x27                  	// #39
  40b834:	strb	w9, [x21, x8]
  40b838:	mov	w14, wzr
  40b83c:	mov	w8, wzr
  40b840:	add	x20, x20, #0x3
  40b844:	b	40b928 <__fxstatat@plt+0x8778>
  40b848:	ldr	x8, [sp, #48]
  40b84c:	str	w14, [sp, #28]
  40b850:	cmp	x8, #0x1
  40b854:	b.ne	40b93c <__fxstatat@plt+0x878c>  // b.any
  40b858:	bl	402e80 <__ctype_b_loc@plt>
  40b85c:	ldr	x8, [x0]
  40b860:	mov	w11, #0x1                   	// #1
  40b864:	ldrh	w8, [x8, x19, lsl #1]
  40b868:	ubfx	w26, w8, #14, #1
  40b86c:	ldr	w8, [sp, #60]
  40b870:	ldp	w16, w4, [x29, #-48]
  40b874:	ldr	w14, [sp, #28]
  40b878:	ldur	w17, [x29, #-52]
  40b87c:	cmp	x11, #0x1
  40b880:	orr	w8, w26, w8
  40b884:	b.hi	40baf8 <__fxstatat@plt+0x8948>  // b.pmore
  40b888:	tbz	w8, #0, 40baf8 <__fxstatat@plt+0x8948>
  40b88c:	mov	w8, wzr
  40b890:	b	40b660 <__fxstatat@plt+0x84b0>
  40b894:	ldr	w8, [sp, #56]
  40b898:	mov	w9, #0x5c                  	// #92
  40b89c:	tbz	w8, #0, 40b900 <__fxstatat@plt+0x8750>
  40b8a0:	mov	w8, wzr
  40b8a4:	mov	w26, wzr
  40b8a8:	mov	w19, #0x5c                  	// #92
  40b8ac:	tbnz	w8, #0, 40b8e0 <__fxstatat@plt+0x8730>
  40b8b0:	tbz	w14, #0, 40b8e0 <__fxstatat@plt+0x8730>
  40b8b4:	cmp	x20, x22
  40b8b8:	b.cs	40b8c4 <__fxstatat@plt+0x8714>  // b.hs, b.nlast
  40b8bc:	mov	w8, #0x27                  	// #39
  40b8c0:	strb	w8, [x21, x20]
  40b8c4:	add	x8, x20, #0x1
  40b8c8:	cmp	x8, x22
  40b8cc:	b.cs	40b8d8 <__fxstatat@plt+0x8728>  // b.hs, b.nlast
  40b8d0:	mov	w9, #0x27                  	// #39
  40b8d4:	strb	w9, [x21, x8]
  40b8d8:	mov	w14, wzr
  40b8dc:	add	x20, x20, #0x2
  40b8e0:	mov	w9, w19
  40b8e4:	cmp	x20, x22
  40b8e8:	b.cs	40b8f0 <__fxstatat@plt+0x8740>  // b.hs, b.nlast
  40b8ec:	strb	w9, [x21, x20]
  40b8f0:	add	x20, x20, #0x1
  40b8f4:	and	w25, w25, w26
  40b8f8:	add	x23, x23, #0x1
  40b8fc:	b	40b58c <__fxstatat@plt+0x83dc>
  40b900:	ldur	w10, [x29, #-72]
  40b904:	mov	w8, wzr
  40b908:	mov	w26, wzr
  40b90c:	tbz	w10, #0, 40b660 <__fxstatat@plt+0x84b0>
  40b910:	b	40b68c <__fxstatat@plt+0x84dc>
  40b914:	ldr	w8, [sp, #80]
  40b918:	tbnz	w8, #0, 40b8f8 <__fxstatat@plt+0x8748>
  40b91c:	mov	w19, wzr
  40b920:	b	40b724 <__fxstatat@plt+0x8574>
  40b924:	mov	w8, wzr
  40b928:	mov	w9, #0x1                   	// #1
  40b92c:	mov	w19, #0x27                  	// #39
  40b930:	str	w9, [sp, #72]
  40b934:	mov	w26, #0x1                   	// #1
  40b938:	b	40b660 <__fxstatat@plt+0x84b0>
  40b93c:	cmn	x28, #0x1
  40b940:	stur	xzr, [x29, #-16]
  40b944:	b.ne	40b954 <__fxstatat@plt+0x87a4>  // b.any
  40b948:	mov	x0, x24
  40b94c:	bl	4029c0 <strlen@plt>
  40b950:	mov	x28, x0
  40b954:	ldr	x8, [sp, #96]
  40b958:	mov	x11, xzr
  40b95c:	mov	w26, #0x1                   	// #1
  40b960:	str	x21, [sp, #32]
  40b964:	add	x8, x8, x23
  40b968:	str	x8, [sp, #16]
  40b96c:	add	x21, x11, x23
  40b970:	add	x1, x24, x21
  40b974:	sub	x2, x28, x21
  40b978:	sub	x0, x29, #0x14
  40b97c:	sub	x3, x29, #0x10
  40b980:	str	x11, [sp, #40]
  40b984:	bl	4107f8 <__fxstatat@plt+0xd648>
  40b988:	cbz	x0, 40bd40 <__fxstatat@plt+0x8b90>
  40b98c:	mov	x24, x0
  40b990:	cmn	x0, #0x1
  40b994:	b.eq	40bd3c <__fxstatat@plt+0x8b8c>  // b.none
  40b998:	cmn	x24, #0x2
  40b99c:	b.eq	40bd00 <__fxstatat@plt+0x8b50>  // b.none
  40b9a0:	ldr	w9, [sp, #76]
  40b9a4:	ldr	x21, [sp, #32]
  40b9a8:	cmp	x24, #0x2
  40b9ac:	cset	w8, cc  // cc = lo, ul, last
  40b9b0:	eor	w9, w9, #0x1
  40b9b4:	mov	x12, #0x2b                  	// #43
  40b9b8:	orr	w8, w9, w8
  40b9bc:	mov	w11, #0x1                   	// #1
  40b9c0:	movk	x12, #0x2, lsl #32
  40b9c4:	tbnz	w8, #0, 40ba00 <__fxstatat@plt+0x8850>
  40b9c8:	ldr	x9, [sp, #40]
  40b9cc:	ldr	x10, [sp, #16]
  40b9d0:	sub	x8, x24, #0x1
  40b9d4:	add	x9, x10, x9
  40b9d8:	ldrb	w10, [x9]
  40b9dc:	sub	w10, w10, #0x5b
  40b9e0:	cmp	w10, #0x21
  40b9e4:	b.hi	40b9f4 <__fxstatat@plt+0x8844>  // b.pmore
  40b9e8:	lsl	x10, x11, x10
  40b9ec:	tst	x10, x12
  40b9f0:	b.ne	40be6c <__fxstatat@plt+0x8cbc>  // b.any
  40b9f4:	subs	x8, x8, #0x1
  40b9f8:	add	x9, x9, #0x1
  40b9fc:	b.ne	40b9d8 <__fxstatat@plt+0x8828>  // b.any
  40ba00:	ldur	w0, [x29, #-20]
  40ba04:	bl	4030c0 <iswprint@plt>
  40ba08:	ldr	x21, [sp, #40]
  40ba0c:	cmp	w0, #0x0
  40ba10:	cset	w8, ne  // ne = any
  40ba14:	sub	x0, x29, #0x10
  40ba18:	and	w26, w26, w8
  40ba1c:	add	x21, x24, x21
  40ba20:	bl	402df0 <mbsinit@plt>
  40ba24:	mov	x11, x21
  40ba28:	ldr	x21, [sp, #32]
  40ba2c:	ldur	x24, [x29, #-80]
  40ba30:	cbz	w0, 40b96c <__fxstatat@plt+0x87bc>
  40ba34:	b	40b86c <__fxstatat@plt+0x86bc>
  40ba38:	ldr	w8, [sp, #80]
  40ba3c:	tbz	w8, #2, 40bae8 <__fxstatat@plt+0x8938>
  40ba40:	add	x9, x23, #0x2
  40ba44:	cmp	x9, x28
  40ba48:	b.cs	40bae8 <__fxstatat@plt+0x8938>  // b.hs, b.nlast
  40ba4c:	add	x8, x23, x24
  40ba50:	ldrb	w8, [x8, #1]
  40ba54:	cmp	w8, #0x3f
  40ba58:	b.ne	40bae8 <__fxstatat@plt+0x8938>  // b.any
  40ba5c:	ldrb	w19, [x24, x9]
  40ba60:	mov	w8, wzr
  40ba64:	cmp	w19, #0x3e
  40ba68:	b.hi	40bd54 <__fxstatat@plt+0x8ba4>  // b.pmore
  40ba6c:	mov	w10, #0x1                   	// #1
  40ba70:	mov	x11, #0xa38200000000        	// #179778741075968
  40ba74:	lsl	x10, x10, x19
  40ba78:	movk	x11, #0x7000, lsl #48
  40ba7c:	tst	x10, x11
  40ba80:	b.eq	40bd54 <__fxstatat@plt+0x8ba4>  // b.none
  40ba84:	tbnz	w16, #0, 40be38 <__fxstatat@plt+0x8c88>
  40ba88:	cmp	x20, x22
  40ba8c:	b.cs	40ba98 <__fxstatat@plt+0x88e8>  // b.hs, b.nlast
  40ba90:	mov	w8, #0x3f                  	// #63
  40ba94:	strb	w8, [x21, x20]
  40ba98:	add	x8, x20, #0x1
  40ba9c:	cmp	x8, x22
  40baa0:	b.cs	40baac <__fxstatat@plt+0x88fc>  // b.hs, b.nlast
  40baa4:	mov	w10, #0x22                  	// #34
  40baa8:	strb	w10, [x21, x8]
  40baac:	add	x8, x20, #0x2
  40bab0:	cmp	x8, x22
  40bab4:	b.cs	40bac0 <__fxstatat@plt+0x8910>  // b.hs, b.nlast
  40bab8:	mov	w10, #0x22                  	// #34
  40babc:	strb	w10, [x21, x8]
  40bac0:	add	x8, x20, #0x3
  40bac4:	cmp	x8, x22
  40bac8:	b.cs	40bad4 <__fxstatat@plt+0x8924>  // b.hs, b.nlast
  40bacc:	mov	w10, #0x3f                  	// #63
  40bad0:	strb	w10, [x21, x8]
  40bad4:	mov	w8, wzr
  40bad8:	mov	w26, wzr
  40badc:	add	x20, x20, #0x4
  40bae0:	mov	x23, x9
  40bae4:	b	40b660 <__fxstatat@plt+0x84b0>
  40bae8:	mov	w8, wzr
  40baec:	mov	w26, wzr
  40baf0:	mov	w19, #0x3f                  	// #63
  40baf4:	b	40b660 <__fxstatat@plt+0x84b0>
  40baf8:	mov	w10, wzr
  40bafc:	add	x9, x11, x23
  40bb00:	tbz	w8, #0, 40bb60 <__fxstatat@plt+0x89b0>
  40bb04:	b	40bc0c <__fxstatat@plt+0x8a5c>
  40bb08:	and	w12, w10, #0x1
  40bb0c:	orn	w12, w12, w14
  40bb10:	tbnz	w12, #0, 40bb40 <__fxstatat@plt+0x8990>
  40bb14:	cmp	x20, x22
  40bb18:	b.cs	40bb24 <__fxstatat@plt+0x8974>  // b.hs, b.nlast
  40bb1c:	mov	w12, #0x27                  	// #39
  40bb20:	strb	w12, [x21, x20]
  40bb24:	add	x12, x20, #0x1
  40bb28:	cmp	x12, x22
  40bb2c:	b.cs	40bb38 <__fxstatat@plt+0x8988>  // b.hs, b.nlast
  40bb30:	mov	w13, #0x27                  	// #39
  40bb34:	strb	w13, [x21, x12]
  40bb38:	mov	w14, wzr
  40bb3c:	add	x20, x20, #0x2
  40bb40:	cmp	x20, x22
  40bb44:	b.cs	40bb4c <__fxstatat@plt+0x899c>  // b.hs, b.nlast
  40bb48:	strb	w19, [x21, x20]
  40bb4c:	ldr	x12, [sp, #96]
  40bb50:	add	x20, x20, #0x1
  40bb54:	ldrb	w19, [x12, x23]
  40bb58:	mov	x23, x11
  40bb5c:	tbnz	w8, #0, 40bc0c <__fxstatat@plt+0x8a5c>
  40bb60:	tbnz	w16, #0, 40be38 <__fxstatat@plt+0x8c88>
  40bb64:	cmp	w4, #0x2
  40bb68:	cset	w10, ne  // ne = any
  40bb6c:	orr	w10, w10, w14
  40bb70:	tbnz	w10, #0, 40bbb4 <__fxstatat@plt+0x8a04>
  40bb74:	cmp	x20, x22
  40bb78:	b.cs	40bb84 <__fxstatat@plt+0x89d4>  // b.hs, b.nlast
  40bb7c:	mov	w10, #0x27                  	// #39
  40bb80:	strb	w10, [x21, x20]
  40bb84:	add	x10, x20, #0x1
  40bb88:	cmp	x10, x22
  40bb8c:	b.cs	40bb98 <__fxstatat@plt+0x89e8>  // b.hs, b.nlast
  40bb90:	mov	w11, #0x24                  	// #36
  40bb94:	strb	w11, [x21, x10]
  40bb98:	add	x10, x20, #0x2
  40bb9c:	cmp	x10, x22
  40bba0:	b.cs	40bbac <__fxstatat@plt+0x89fc>  // b.hs, b.nlast
  40bba4:	mov	w11, #0x27                  	// #39
  40bba8:	strb	w11, [x21, x10]
  40bbac:	add	x20, x20, #0x3
  40bbb0:	mov	w14, #0x1                   	// #1
  40bbb4:	cmp	x20, x22
  40bbb8:	b.cs	40bbc4 <__fxstatat@plt+0x8a14>  // b.hs, b.nlast
  40bbbc:	mov	w10, #0x5c                  	// #92
  40bbc0:	strb	w10, [x21, x20]
  40bbc4:	add	x10, x20, #0x1
  40bbc8:	cmp	x10, x22
  40bbcc:	b.cs	40bbdc <__fxstatat@plt+0x8a2c>  // b.hs, b.nlast
  40bbd0:	mov	w11, #0x30                  	// #48
  40bbd4:	bfxil	w11, w19, #6, #2
  40bbd8:	strb	w11, [x21, x10]
  40bbdc:	add	x10, x20, #0x2
  40bbe0:	cmp	x10, x22
  40bbe4:	b.cs	40bbf4 <__fxstatat@plt+0x8a44>  // b.hs, b.nlast
  40bbe8:	mov	w11, #0x30                  	// #48
  40bbec:	bfxil	w11, w19, #3, #3
  40bbf0:	strb	w11, [x21, x10]
  40bbf4:	mov	w11, #0x30                  	// #48
  40bbf8:	bfxil	w11, w19, #0, #3
  40bbfc:	add	x20, x20, #0x3
  40bc00:	mov	w10, #0x1                   	// #1
  40bc04:	mov	w19, w11
  40bc08:	b	40bc30 <__fxstatat@plt+0x8a80>
  40bc0c:	tbz	w27, #0, 40bc2c <__fxstatat@plt+0x8a7c>
  40bc10:	cmp	x20, x22
  40bc14:	b.cs	40bc20 <__fxstatat@plt+0x8a70>  // b.hs, b.nlast
  40bc18:	mov	w11, #0x5c                  	// #92
  40bc1c:	strb	w11, [x21, x20]
  40bc20:	mov	w27, wzr
  40bc24:	add	x20, x20, #0x1
  40bc28:	b	40bc30 <__fxstatat@plt+0x8a80>
  40bc2c:	mov	w27, wzr
  40bc30:	add	x11, x23, #0x1
  40bc34:	cmp	x9, x11
  40bc38:	b.hi	40bb08 <__fxstatat@plt+0x8958>  // b.pmore
  40bc3c:	and	w8, w10, #0x1
  40bc40:	tbz	w8, #0, 40b8b0 <__fxstatat@plt+0x8700>
  40bc44:	b	40b8e0 <__fxstatat@plt+0x8730>
  40bc48:	cmp	x20, x22
  40bc4c:	b.cs	40bc58 <__fxstatat@plt+0x8aa8>  // b.hs, b.nlast
  40bc50:	mov	w8, #0x27                  	// #39
  40bc54:	strb	w8, [x21, x20]
  40bc58:	add	x8, x20, #0x1
  40bc5c:	cmp	x8, x22
  40bc60:	b.cs	40bc6c <__fxstatat@plt+0x8abc>  // b.hs, b.nlast
  40bc64:	mov	w9, #0x24                  	// #36
  40bc68:	strb	w9, [x21, x8]
  40bc6c:	add	x8, x20, #0x2
  40bc70:	cmp	x8, x22
  40bc74:	b.cs	40bc80 <__fxstatat@plt+0x8ad0>  // b.hs, b.nlast
  40bc78:	mov	w9, #0x27                  	// #39
  40bc7c:	strb	w9, [x21, x8]
  40bc80:	add	x8, x20, #0x3
  40bc84:	mov	w14, #0x1                   	// #1
  40bc88:	cmp	x8, x22
  40bc8c:	b.cs	40bc98 <__fxstatat@plt+0x8ae8>  // b.hs, b.nlast
  40bc90:	mov	w9, #0x5c                  	// #92
  40bc94:	strb	w9, [x21, x8]
  40bc98:	cmp	w4, #0x2
  40bc9c:	add	x20, x8, #0x1
  40bca0:	b.eq	40bcf0 <__fxstatat@plt+0x8b40>  // b.none
  40bca4:	add	x9, x23, #0x1
  40bca8:	cmp	x9, x28
  40bcac:	b.cs	40bcf0 <__fxstatat@plt+0x8b40>  // b.hs, b.nlast
  40bcb0:	ldrb	w9, [x24, x9]
  40bcb4:	sub	w9, w9, #0x30
  40bcb8:	cmp	w9, #0x9
  40bcbc:	b.hi	40bcf0 <__fxstatat@plt+0x8b40>  // b.pmore
  40bcc0:	cmp	x20, x22
  40bcc4:	b.cs	40bcd0 <__fxstatat@plt+0x8b20>  // b.hs, b.nlast
  40bcc8:	mov	w9, #0x30                  	// #48
  40bccc:	strb	w9, [x21, x20]
  40bcd0:	add	x9, x8, #0x2
  40bcd4:	cmp	x9, x22
  40bcd8:	b.cs	40bce4 <__fxstatat@plt+0x8b34>  // b.hs, b.nlast
  40bcdc:	mov	w10, #0x30                  	// #48
  40bce0:	strb	w10, [x21, x9]
  40bce4:	mov	w26, wzr
  40bce8:	add	x20, x8, #0x3
  40bcec:	b	40bcf4 <__fxstatat@plt+0x8b44>
  40bcf0:	mov	w26, wzr
  40bcf4:	mov	w8, #0x1                   	// #1
  40bcf8:	mov	w19, #0x30                  	// #48
  40bcfc:	b	40b660 <__fxstatat@plt+0x84b0>
  40bd00:	cmp	x28, x21
  40bd04:	b.ls	40bd3c <__fxstatat@plt+0x8b8c>  // b.plast
  40bd08:	ldur	x24, [x29, #-80]
  40bd0c:	ldp	x21, x11, [sp, #32]
  40bd10:	sub	x8, x28, x23
  40bd14:	add	x9, x24, x23
  40bd18:	ldrb	w10, [x9, x11]
  40bd1c:	cbz	w10, 40bd4c <__fxstatat@plt+0x8b9c>
  40bd20:	add	x11, x11, #0x1
  40bd24:	add	x10, x23, x11
  40bd28:	cmp	x10, x28
  40bd2c:	b.cc	40bd18 <__fxstatat@plt+0x8b68>  // b.lo, b.ul, b.last
  40bd30:	mov	w26, wzr
  40bd34:	mov	x11, x8
  40bd38:	b	40b86c <__fxstatat@plt+0x86bc>
  40bd3c:	mov	w26, wzr
  40bd40:	ldp	x21, x11, [sp, #32]
  40bd44:	ldur	x24, [x29, #-80]
  40bd48:	b	40b86c <__fxstatat@plt+0x86bc>
  40bd4c:	mov	w26, wzr
  40bd50:	b	40b86c <__fxstatat@plt+0x86bc>
  40bd54:	mov	w19, #0x3f                  	// #63
  40bd58:	mov	w26, w8
  40bd5c:	b	40b660 <__fxstatat@plt+0x84b0>
  40bd60:	mov	x28, x23
  40bd64:	b	40bd6c <__fxstatat@plt+0x8bbc>
  40bd68:	mov	x28, #0xffffffffffffffff    	// #-1
  40bd6c:	cmp	w4, #0x2
  40bd70:	ldur	w10, [x29, #-72]
  40bd74:	cset	w8, eq  // eq = none
  40bd78:	cmp	x20, #0x0
  40bd7c:	cset	w9, eq  // eq = none
  40bd80:	and	w8, w8, w9
  40bd84:	and	w8, w16, w8
  40bd88:	tbnz	w8, #0, 40be3c <__fxstatat@plt+0x8c8c>
  40bd8c:	cmp	w4, #0x2
  40bd90:	cset	w8, ne  // ne = any
  40bd94:	orr	w8, w16, w8
  40bd98:	tbnz	w8, #0, 40bf08 <__fxstatat@plt+0x8d58>
  40bd9c:	ldr	w8, [sp, #72]
  40bda0:	eor	w8, w8, #0x1
  40bda4:	tbnz	w8, #0, 40bf08 <__fxstatat@plt+0x8d58>
  40bda8:	tbnz	w25, #0, 40bed8 <__fxstatat@plt+0x8d28>
  40bdac:	ldr	x24, [sp, #64]
  40bdb0:	mov	w19, wzr
  40bdb4:	cbz	x24, 40bf04 <__fxstatat@plt+0x8d54>
  40bdb8:	mov	w4, #0x2                   	// #2
  40bdbc:	mov	w8, w10
  40bdc0:	mov	w25, w19
  40bdc4:	mov	w16, w19
  40bdc8:	cbz	x22, 40b3b8 <__fxstatat@plt+0x8208>
  40bdcc:	b	40bf08 <__fxstatat@plt+0x8d58>
  40bdd0:	mov	w16, wzr
  40bdd4:	cbz	x22, 40bde0 <__fxstatat@plt+0x8c30>
  40bdd8:	mov	w8, #0x22                  	// #34
  40bddc:	strb	w8, [x21]
  40bde0:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40bde4:	add	x8, x8, #0x2c0
  40bde8:	stur	x8, [x29, #-64]
  40bdec:	mov	w8, #0x1                   	// #1
  40bdf0:	mov	w20, #0x1                   	// #1
  40bdf4:	mov	w4, #0x5                   	// #5
  40bdf8:	stur	x8, [x29, #-32]
  40bdfc:	mov	w9, #0x1                   	// #1
  40be00:	b	40b514 <__fxstatat@plt+0x8364>
  40be04:	mov	w9, #0x1                   	// #1
  40be08:	mov	w16, wzr
  40be0c:	cbz	x22, 40be18 <__fxstatat@plt+0x8c68>
  40be10:	mov	w8, #0x27                  	// #39
  40be14:	strb	w8, [x21]
  40be18:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40be1c:	add	x8, x8, #0x236
  40be20:	stur	x8, [x29, #-64]
  40be24:	mov	w8, #0x1                   	// #1
  40be28:	mov	w4, #0x2                   	// #2
  40be2c:	mov	w20, #0x1                   	// #1
  40be30:	stur	x8, [x29, #-32]
  40be34:	b	40b514 <__fxstatat@plt+0x8364>
  40be38:	ldur	w10, [x29, #-72]
  40be3c:	tst	w10, #0x1
  40be40:	mov	w8, #0x2                   	// #2
  40be44:	mov	w9, #0x4                   	// #4
  40be48:	csel	w8, w9, w8, ne  // ne = any
  40be4c:	cmp	w4, #0x2
  40be50:	b.ne	40be58 <__fxstatat@plt+0x8ca8>  // b.any
  40be54:	mov	w4, w8
  40be58:	ldr	x7, [sp, #88]
  40be5c:	b	40be88 <__fxstatat@plt+0x8cd8>
  40be60:	ldr	x7, [sp, #88]
  40be64:	ldur	w4, [x29, #-44]
  40be68:	b	40be88 <__fxstatat@plt+0x8cd8>
  40be6c:	ldur	w8, [x29, #-72]
  40be70:	ldr	x7, [sp, #88]
  40be74:	ldur	x24, [x29, #-80]
  40be78:	mov	w9, #0x4                   	// #4
  40be7c:	tst	w8, #0x1
  40be80:	mov	w8, #0x2                   	// #2
  40be84:	csel	w4, w9, w8, ne  // ne = any
  40be88:	ldr	w8, [sp, #80]
  40be8c:	mov	x0, x21
  40be90:	mov	x1, x22
  40be94:	mov	x2, x24
  40be98:	and	w5, w8, #0xfffffffd
  40be9c:	ldur	x8, [x29, #-88]
  40bea0:	mov	x3, x28
  40bea4:	mov	x6, xzr
  40bea8:	str	x8, [sp]
  40beac:	bl	40b334 <__fxstatat@plt+0x8184>
  40beb0:	mov	x20, x0
  40beb4:	mov	x0, x20
  40beb8:	ldp	x20, x19, [sp, #272]
  40bebc:	ldp	x22, x21, [sp, #256]
  40bec0:	ldp	x24, x23, [sp, #240]
  40bec4:	ldp	x26, x25, [sp, #224]
  40bec8:	ldp	x28, x27, [sp, #208]
  40becc:	ldp	x29, x30, [sp, #192]
  40bed0:	add	sp, sp, #0x120
  40bed4:	ret
  40bed8:	ldur	x8, [x29, #-88]
  40bedc:	ldr	x1, [sp, #64]
  40bee0:	ldur	x2, [x29, #-80]
  40bee4:	ldr	w5, [sp, #80]
  40bee8:	ldur	x6, [x29, #-40]
  40beec:	ldr	x7, [sp, #88]
  40bef0:	mov	w4, #0x5                   	// #5
  40bef4:	str	x8, [sp]
  40bef8:	mov	x0, x21
  40befc:	mov	x3, x28
  40bf00:	b	40beac <__fxstatat@plt+0x8cfc>
  40bf04:	mov	w16, w19
  40bf08:	ldur	x8, [x29, #-64]
  40bf0c:	cbz	x8, 40bf38 <__fxstatat@plt+0x8d88>
  40bf10:	tbnz	w16, #0, 40bf38 <__fxstatat@plt+0x8d88>
  40bf14:	ldrb	w9, [x8]
  40bf18:	cbz	w9, 40bf38 <__fxstatat@plt+0x8d88>
  40bf1c:	add	x8, x8, #0x1
  40bf20:	cmp	x20, x22
  40bf24:	b.cs	40bf2c <__fxstatat@plt+0x8d7c>  // b.hs, b.nlast
  40bf28:	strb	w9, [x21, x20]
  40bf2c:	ldrb	w9, [x8], #1
  40bf30:	add	x20, x20, #0x1
  40bf34:	cbnz	w9, 40bf20 <__fxstatat@plt+0x8d70>
  40bf38:	cmp	x20, x22
  40bf3c:	b.cs	40beb4 <__fxstatat@plt+0x8d04>  // b.hs, b.nlast
  40bf40:	strb	wzr, [x21, x20]
  40bf44:	b	40beb4 <__fxstatat@plt+0x8d04>
  40bf48:	b.ne	40be58 <__fxstatat@plt+0x8ca8>  // b.any
  40bf4c:	mov	w4, #0x4                   	// #4
  40bf50:	b	40be58 <__fxstatat@plt+0x8ca8>
  40bf54:	bl	402dd0 <abort@plt>
  40bf58:	mov	x3, x2
  40bf5c:	mov	x2, xzr
  40bf60:	b	40bf64 <__fxstatat@plt+0x8db4>
  40bf64:	sub	sp, sp, #0x70
  40bf68:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40bf6c:	add	x8, x8, #0x950
  40bf70:	cmp	x3, #0x0
  40bf74:	stp	x29, x30, [sp, #16]
  40bf78:	stp	x28, x27, [sp, #32]
  40bf7c:	stp	x26, x25, [sp, #48]
  40bf80:	stp	x24, x23, [sp, #64]
  40bf84:	stp	x22, x21, [sp, #80]
  40bf88:	stp	x20, x19, [sp, #96]
  40bf8c:	add	x29, sp, #0x10
  40bf90:	mov	x19, x2
  40bf94:	mov	x22, x1
  40bf98:	mov	x23, x0
  40bf9c:	csel	x21, x8, x3, eq  // eq = none
  40bfa0:	bl	403110 <__errno_location@plt>
  40bfa4:	ldp	w4, w8, [x21]
  40bfa8:	cmp	x19, #0x0
  40bfac:	ldp	x7, x9, [x21, #40]
  40bfb0:	ldr	w28, [x0]
  40bfb4:	cset	w10, eq  // eq = none
  40bfb8:	orr	w25, w8, w10
  40bfbc:	add	x26, x21, #0x8
  40bfc0:	mov	x24, x0
  40bfc4:	mov	x0, xzr
  40bfc8:	mov	x1, xzr
  40bfcc:	mov	x2, x23
  40bfd0:	mov	x3, x22
  40bfd4:	mov	w5, w25
  40bfd8:	mov	x6, x26
  40bfdc:	str	x9, [sp]
  40bfe0:	bl	40b334 <__fxstatat@plt+0x8184>
  40bfe4:	add	x27, x0, #0x1
  40bfe8:	mov	x20, x0
  40bfec:	mov	x0, x27
  40bff0:	bl	40e338 <__fxstatat@plt+0xb188>
  40bff4:	ldr	w4, [x21]
  40bff8:	ldp	x7, x8, [x21, #40]
  40bffc:	mov	x1, x27
  40c000:	mov	x2, x23
  40c004:	mov	x3, x22
  40c008:	mov	w5, w25
  40c00c:	mov	x6, x26
  40c010:	mov	x21, x0
  40c014:	str	x8, [sp]
  40c018:	bl	40b334 <__fxstatat@plt+0x8184>
  40c01c:	str	w28, [x24]
  40c020:	cbz	x19, 40c028 <__fxstatat@plt+0x8e78>
  40c024:	str	x20, [x19]
  40c028:	mov	x0, x21
  40c02c:	ldp	x20, x19, [sp, #96]
  40c030:	ldp	x22, x21, [sp, #80]
  40c034:	ldp	x24, x23, [sp, #64]
  40c038:	ldp	x26, x25, [sp, #48]
  40c03c:	ldp	x28, x27, [sp, #32]
  40c040:	ldp	x29, x30, [sp, #16]
  40c044:	add	sp, sp, #0x70
  40c048:	ret
  40c04c:	stp	x29, x30, [sp, #-64]!
  40c050:	stp	x20, x19, [sp, #48]
  40c054:	adrp	x20, 425000 <__fxstatat@plt+0x21e50>
  40c058:	stp	x22, x21, [sp, #32]
  40c05c:	ldr	w8, [x20, #1104]
  40c060:	adrp	x21, 425000 <__fxstatat@plt+0x21e50>
  40c064:	ldr	x19, [x21, #1096]
  40c068:	str	x23, [sp, #16]
  40c06c:	cmp	w8, #0x2
  40c070:	mov	x29, sp
  40c074:	b.lt	40c098 <__fxstatat@plt+0x8ee8>  // b.tstop
  40c078:	add	x22, x19, #0x18
  40c07c:	mov	w23, #0x1                   	// #1
  40c080:	ldr	x0, [x22], #16
  40c084:	bl	402ef0 <free@plt>
  40c088:	ldrsw	x8, [x20, #1104]
  40c08c:	add	x23, x23, #0x1
  40c090:	cmp	x23, x8
  40c094:	b.lt	40c080 <__fxstatat@plt+0x8ed0>  // b.tstop
  40c098:	ldr	x0, [x19, #8]
  40c09c:	adrp	x23, 425000 <__fxstatat@plt+0x21e50>
  40c0a0:	add	x23, x23, #0x988
  40c0a4:	adrp	x22, 425000 <__fxstatat@plt+0x21e50>
  40c0a8:	cmp	x0, x23
  40c0ac:	add	x22, x22, #0x458
  40c0b0:	b.eq	40c0c0 <__fxstatat@plt+0x8f10>  // b.none
  40c0b4:	bl	402ef0 <free@plt>
  40c0b8:	mov	w8, #0x100                 	// #256
  40c0bc:	stp	x8, x23, [x22]
  40c0c0:	cmp	x19, x22
  40c0c4:	b.eq	40c0d4 <__fxstatat@plt+0x8f24>  // b.none
  40c0c8:	mov	x0, x19
  40c0cc:	bl	402ef0 <free@plt>
  40c0d0:	str	x22, [x21, #1096]
  40c0d4:	mov	w8, #0x1                   	// #1
  40c0d8:	str	w8, [x20, #1104]
  40c0dc:	ldp	x20, x19, [sp, #48]
  40c0e0:	ldp	x22, x21, [sp, #32]
  40c0e4:	ldr	x23, [sp, #16]
  40c0e8:	ldp	x29, x30, [sp], #64
  40c0ec:	ret
  40c0f0:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c0f4:	add	x3, x3, #0x950
  40c0f8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c0fc:	b	40c100 <__fxstatat@plt+0x8f50>
  40c100:	sub	sp, sp, #0x80
  40c104:	stp	x29, x30, [sp, #32]
  40c108:	add	x29, sp, #0x20
  40c10c:	stp	x28, x27, [sp, #48]
  40c110:	stp	x26, x25, [sp, #64]
  40c114:	stp	x24, x23, [sp, #80]
  40c118:	stp	x22, x21, [sp, #96]
  40c11c:	stp	x20, x19, [sp, #112]
  40c120:	mov	x22, x3
  40c124:	stur	x2, [x29, #-8]
  40c128:	mov	x21, x1
  40c12c:	mov	w23, w0
  40c130:	bl	403110 <__errno_location@plt>
  40c134:	tbnz	w23, #31, 40c284 <__fxstatat@plt+0x90d4>
  40c138:	adrp	x25, 425000 <__fxstatat@plt+0x21e50>
  40c13c:	ldr	w8, [x25, #1104]
  40c140:	adrp	x28, 425000 <__fxstatat@plt+0x21e50>
  40c144:	ldr	w20, [x0]
  40c148:	ldr	x27, [x28, #1096]
  40c14c:	mov	x19, x0
  40c150:	cmp	w8, w23
  40c154:	b.gt	40c1c0 <__fxstatat@plt+0x9010>
  40c158:	mov	w8, #0x7fffffff            	// #2147483647
  40c15c:	cmp	w23, w8
  40c160:	stur	w20, [x29, #-12]
  40c164:	b.eq	40c288 <__fxstatat@plt+0x90d8>  // b.none
  40c168:	adrp	x20, 425000 <__fxstatat@plt+0x21e50>
  40c16c:	add	x20, x20, #0x458
  40c170:	add	w26, w23, #0x1
  40c174:	cmp	x27, x20
  40c178:	csel	x0, xzr, x27, eq  // eq = none
  40c17c:	sbfiz	x1, x26, #4, #32
  40c180:	bl	40e388 <__fxstatat@plt+0xb1d8>
  40c184:	mov	x24, x0
  40c188:	cmp	x27, x20
  40c18c:	str	x0, [x28, #1096]
  40c190:	b.ne	40c19c <__fxstatat@plt+0x8fec>  // b.any
  40c194:	ldr	q0, [x20]
  40c198:	str	q0, [x24]
  40c19c:	ldrsw	x8, [x25, #1104]
  40c1a0:	mov	w1, wzr
  40c1a4:	add	x0, x24, x8, lsl #4
  40c1a8:	sub	w8, w26, w8
  40c1ac:	sbfiz	x2, x8, #4, #32
  40c1b0:	bl	402ca0 <memset@plt>
  40c1b4:	ldur	w20, [x29, #-12]
  40c1b8:	mov	x27, x24
  40c1bc:	str	w26, [x25, #1104]
  40c1c0:	add	x28, x27, w23, uxtw #4
  40c1c4:	mov	x27, x28
  40c1c8:	ldr	x26, [x28]
  40c1cc:	ldr	x23, [x27, #8]!
  40c1d0:	ldp	w4, w8, [x22]
  40c1d4:	ldp	x7, x9, [x22, #40]
  40c1d8:	ldur	x3, [x29, #-8]
  40c1dc:	add	x24, x22, #0x8
  40c1e0:	orr	w25, w8, #0x1
  40c1e4:	mov	x0, x23
  40c1e8:	mov	x1, x26
  40c1ec:	mov	x2, x21
  40c1f0:	mov	w5, w25
  40c1f4:	mov	x6, x24
  40c1f8:	str	x9, [sp]
  40c1fc:	bl	40b334 <__fxstatat@plt+0x8184>
  40c200:	cmp	x26, x0
  40c204:	b.hi	40c25c <__fxstatat@plt+0x90ac>  // b.pmore
  40c208:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40c20c:	add	x8, x8, #0x988
  40c210:	add	x26, x0, #0x1
  40c214:	cmp	x23, x8
  40c218:	str	x26, [x28]
  40c21c:	b.eq	40c228 <__fxstatat@plt+0x9078>  // b.none
  40c220:	mov	x0, x23
  40c224:	bl	402ef0 <free@plt>
  40c228:	mov	x0, x26
  40c22c:	bl	40e338 <__fxstatat@plt+0xb188>
  40c230:	str	x0, [x27]
  40c234:	ldr	w4, [x22]
  40c238:	ldp	x7, x8, [x22, #40]
  40c23c:	ldur	x3, [x29, #-8]
  40c240:	mov	x1, x26
  40c244:	mov	x2, x21
  40c248:	mov	w5, w25
  40c24c:	mov	x6, x24
  40c250:	mov	x23, x0
  40c254:	str	x8, [sp]
  40c258:	bl	40b334 <__fxstatat@plt+0x8184>
  40c25c:	str	w20, [x19]
  40c260:	mov	x0, x23
  40c264:	ldp	x20, x19, [sp, #112]
  40c268:	ldp	x22, x21, [sp, #96]
  40c26c:	ldp	x24, x23, [sp, #80]
  40c270:	ldp	x26, x25, [sp, #64]
  40c274:	ldp	x28, x27, [sp, #48]
  40c278:	ldp	x29, x30, [sp, #32]
  40c27c:	add	sp, sp, #0x80
  40c280:	ret
  40c284:	bl	402dd0 <abort@plt>
  40c288:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40c28c:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c290:	add	x3, x3, #0x950
  40c294:	b	40c100 <__fxstatat@plt+0x8f50>
  40c298:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c29c:	add	x3, x3, #0x950
  40c2a0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c2a4:	mov	x1, x0
  40c2a8:	mov	w0, wzr
  40c2ac:	b	40c100 <__fxstatat@plt+0x8f50>
  40c2b0:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c2b4:	mov	x2, x1
  40c2b8:	add	x3, x3, #0x950
  40c2bc:	mov	x1, x0
  40c2c0:	mov	w0, wzr
  40c2c4:	b	40c100 <__fxstatat@plt+0x8f50>
  40c2c8:	sub	sp, sp, #0x50
  40c2cc:	movi	v0.2d, #0x0
  40c2d0:	cmp	w1, #0xa
  40c2d4:	stp	x29, x30, [sp, #64]
  40c2d8:	add	x29, sp, #0x40
  40c2dc:	str	xzr, [sp, #48]
  40c2e0:	stp	q0, q0, [sp, #16]
  40c2e4:	str	q0, [sp]
  40c2e8:	b.eq	40c310 <__fxstatat@plt+0x9160>  // b.none
  40c2ec:	mov	x8, x2
  40c2f0:	str	w1, [sp]
  40c2f4:	mov	x3, sp
  40c2f8:	mov	x2, #0xffffffffffffffff    	// #-1
  40c2fc:	mov	x1, x8
  40c300:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c304:	ldp	x29, x30, [sp, #64]
  40c308:	add	sp, sp, #0x50
  40c30c:	ret
  40c310:	bl	402dd0 <abort@plt>
  40c314:	sub	sp, sp, #0x50
  40c318:	movi	v0.2d, #0x0
  40c31c:	cmp	w1, #0xa
  40c320:	stp	x29, x30, [sp, #64]
  40c324:	add	x29, sp, #0x40
  40c328:	str	xzr, [sp, #48]
  40c32c:	stp	q0, q0, [sp, #16]
  40c330:	str	q0, [sp]
  40c334:	b.eq	40c35c <__fxstatat@plt+0x91ac>  // b.none
  40c338:	mov	x8, x3
  40c33c:	str	w1, [sp]
  40c340:	mov	x3, sp
  40c344:	mov	x1, x2
  40c348:	mov	x2, x8
  40c34c:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c350:	ldp	x29, x30, [sp, #64]
  40c354:	add	sp, sp, #0x50
  40c358:	ret
  40c35c:	bl	402dd0 <abort@plt>
  40c360:	mov	x2, x1
  40c364:	mov	w1, w0
  40c368:	mov	w0, wzr
  40c36c:	b	40c2c8 <__fxstatat@plt+0x9118>
  40c370:	mov	x3, x2
  40c374:	mov	x2, x1
  40c378:	mov	w1, w0
  40c37c:	mov	w0, wzr
  40c380:	b	40c314 <__fxstatat@plt+0x9164>
  40c384:	sub	sp, sp, #0x50
  40c388:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40c38c:	add	x9, x9, #0x950
  40c390:	ldp	q0, q1, [x9]
  40c394:	ubfx	w10, w2, #5, #3
  40c398:	mov	x11, sp
  40c39c:	mov	x8, x1
  40c3a0:	stp	q0, q1, [sp]
  40c3a4:	ldr	q0, [x9, #32]
  40c3a8:	ldr	x9, [x9, #48]
  40c3ac:	mov	x1, x0
  40c3b0:	mov	x3, sp
  40c3b4:	str	q0, [sp, #32]
  40c3b8:	str	x9, [sp, #48]
  40c3bc:	add	x9, x11, w10, uxtw #2
  40c3c0:	ldr	w10, [x9, #8]
  40c3c4:	mov	w0, wzr
  40c3c8:	stp	x29, x30, [sp, #64]
  40c3cc:	add	x29, sp, #0x40
  40c3d0:	lsr	w11, w10, w2
  40c3d4:	mvn	w11, w11
  40c3d8:	and	w11, w11, #0x1
  40c3dc:	lsl	w11, w11, w2
  40c3e0:	eor	w10, w11, w10
  40c3e4:	mov	x2, x8
  40c3e8:	str	w10, [x9, #8]
  40c3ec:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c3f0:	ldp	x29, x30, [sp, #64]
  40c3f4:	add	sp, sp, #0x50
  40c3f8:	ret
  40c3fc:	sub	sp, sp, #0x50
  40c400:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40c404:	add	x9, x9, #0x950
  40c408:	ldp	q0, q1, [x9]
  40c40c:	ubfx	w10, w1, #5, #3
  40c410:	mov	x11, sp
  40c414:	mov	x8, x0
  40c418:	stp	q0, q1, [sp]
  40c41c:	ldr	q0, [x9, #32]
  40c420:	ldr	x9, [x9, #48]
  40c424:	mov	x3, sp
  40c428:	mov	x2, #0xffffffffffffffff    	// #-1
  40c42c:	str	q0, [sp, #32]
  40c430:	str	x9, [sp, #48]
  40c434:	add	x9, x11, w10, uxtw #2
  40c438:	ldr	w10, [x9, #8]
  40c43c:	mov	w0, wzr
  40c440:	stp	x29, x30, [sp, #64]
  40c444:	add	x29, sp, #0x40
  40c448:	lsr	w11, w10, w1
  40c44c:	mvn	w11, w11
  40c450:	and	w11, w11, #0x1
  40c454:	lsl	w11, w11, w1
  40c458:	eor	w10, w11, w10
  40c45c:	mov	x1, x8
  40c460:	str	w10, [x9, #8]
  40c464:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c468:	ldp	x29, x30, [sp, #64]
  40c46c:	add	sp, sp, #0x50
  40c470:	ret
  40c474:	sub	sp, sp, #0x50
  40c478:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40c47c:	add	x8, x8, #0x950
  40c480:	ldp	q0, q1, [x8]
  40c484:	ldr	q2, [x8, #32]
  40c488:	ldr	x8, [x8, #48]
  40c48c:	mov	x1, x0
  40c490:	stp	q0, q1, [sp]
  40c494:	ldr	w9, [sp, #12]
  40c498:	str	x8, [sp, #48]
  40c49c:	mov	x3, sp
  40c4a0:	mov	x2, #0xffffffffffffffff    	// #-1
  40c4a4:	orr	w8, w9, #0x4000000
  40c4a8:	mov	w0, wzr
  40c4ac:	stp	x29, x30, [sp, #64]
  40c4b0:	add	x29, sp, #0x40
  40c4b4:	str	q2, [sp, #32]
  40c4b8:	str	w8, [sp, #12]
  40c4bc:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c4c0:	ldp	x29, x30, [sp, #64]
  40c4c4:	add	sp, sp, #0x50
  40c4c8:	ret
  40c4cc:	sub	sp, sp, #0x50
  40c4d0:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40c4d4:	add	x8, x8, #0x950
  40c4d8:	ldp	q0, q1, [x8]
  40c4dc:	ldr	q2, [x8, #32]
  40c4e0:	ldr	x8, [x8, #48]
  40c4e4:	mov	x2, x1
  40c4e8:	stp	q0, q1, [sp]
  40c4ec:	ldr	w9, [sp, #12]
  40c4f0:	mov	x1, x0
  40c4f4:	str	x8, [sp, #48]
  40c4f8:	mov	x3, sp
  40c4fc:	orr	w8, w9, #0x4000000
  40c500:	mov	w0, wzr
  40c504:	stp	x29, x30, [sp, #64]
  40c508:	add	x29, sp, #0x40
  40c50c:	str	q2, [sp, #32]
  40c510:	str	w8, [sp, #12]
  40c514:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c518:	ldp	x29, x30, [sp, #64]
  40c51c:	add	sp, sp, #0x50
  40c520:	ret
  40c524:	sub	sp, sp, #0x80
  40c528:	movi	v0.2d, #0x0
  40c52c:	cmp	w1, #0xa
  40c530:	stp	x29, x30, [sp, #112]
  40c534:	add	x29, sp, #0x70
  40c538:	str	wzr, [sp, #48]
  40c53c:	stp	q0, q0, [sp, #16]
  40c540:	str	q0, [sp]
  40c544:	b.eq	40c594 <__fxstatat@plt+0x93e4>  // b.none
  40c548:	ldp	q0, q1, [sp]
  40c54c:	ldr	w9, [sp, #48]
  40c550:	ldr	q2, [sp, #32]
  40c554:	mov	x8, x2
  40c558:	stur	q0, [sp, #60]
  40c55c:	ldr	w10, [sp, #68]
  40c560:	str	w1, [sp, #56]
  40c564:	str	w9, [sp, #108]
  40c568:	add	x3, sp, #0x38
  40c56c:	orr	w9, w10, #0x4000000
  40c570:	mov	x2, #0xffffffffffffffff    	// #-1
  40c574:	mov	x1, x8
  40c578:	stur	q1, [sp, #76]
  40c57c:	stur	q2, [sp, #92]
  40c580:	str	w9, [sp, #68]
  40c584:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c588:	ldp	x29, x30, [sp, #112]
  40c58c:	add	sp, sp, #0x80
  40c590:	ret
  40c594:	bl	402dd0 <abort@plt>
  40c598:	mov	x4, #0xffffffffffffffff    	// #-1
  40c59c:	b	40c5a0 <__fxstatat@plt+0x93f0>
  40c5a0:	sub	sp, sp, #0x50
  40c5a4:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40c5a8:	add	x9, x9, #0x950
  40c5ac:	ldp	q0, q1, [x9]
  40c5b0:	ldr	x10, [x9, #48]
  40c5b4:	stp	x29, x30, [sp, #64]
  40c5b8:	add	x29, sp, #0x40
  40c5bc:	stp	q0, q1, [sp]
  40c5c0:	ldr	q0, [x9, #32]
  40c5c4:	mov	w9, #0xa                   	// #10
  40c5c8:	str	x10, [sp, #48]
  40c5cc:	str	w9, [sp]
  40c5d0:	str	q0, [sp, #32]
  40c5d4:	cbz	x1, 40c600 <__fxstatat@plt+0x9450>
  40c5d8:	cbz	x2, 40c600 <__fxstatat@plt+0x9450>
  40c5dc:	mov	x8, x3
  40c5e0:	stp	x1, x2, [sp, #40]
  40c5e4:	mov	x3, sp
  40c5e8:	mov	x1, x8
  40c5ec:	mov	x2, x4
  40c5f0:	bl	40c100 <__fxstatat@plt+0x8f50>
  40c5f4:	ldp	x29, x30, [sp, #64]
  40c5f8:	add	sp, sp, #0x50
  40c5fc:	ret
  40c600:	bl	402dd0 <abort@plt>
  40c604:	mov	x3, x2
  40c608:	mov	x2, x1
  40c60c:	mov	x4, #0xffffffffffffffff    	// #-1
  40c610:	mov	x1, x0
  40c614:	mov	w0, wzr
  40c618:	b	40c5a0 <__fxstatat@plt+0x93f0>
  40c61c:	mov	x4, x3
  40c620:	mov	x3, x2
  40c624:	mov	x2, x1
  40c628:	mov	x1, x0
  40c62c:	mov	w0, wzr
  40c630:	b	40c5a0 <__fxstatat@plt+0x93f0>
  40c634:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c638:	add	x3, x3, #0x468
  40c63c:	b	40c100 <__fxstatat@plt+0x8f50>
  40c640:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c644:	mov	x2, x1
  40c648:	add	x3, x3, #0x468
  40c64c:	mov	x1, x0
  40c650:	mov	w0, wzr
  40c654:	b	40c100 <__fxstatat@plt+0x8f50>
  40c658:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c65c:	add	x3, x3, #0x468
  40c660:	mov	x2, #0xffffffffffffffff    	// #-1
  40c664:	b	40c100 <__fxstatat@plt+0x8f50>
  40c668:	adrp	x3, 425000 <__fxstatat@plt+0x21e50>
  40c66c:	add	x3, x3, #0x468
  40c670:	mov	x2, #0xffffffffffffffff    	// #-1
  40c674:	mov	x1, x0
  40c678:	mov	w0, wzr
  40c67c:	b	40c100 <__fxstatat@plt+0x8f50>
  40c680:	stp	x29, x30, [sp, #-32]!
  40c684:	stp	x20, x19, [sp, #16]
  40c688:	mov	x20, x0
  40c68c:	mov	w19, w1
  40c690:	mov	w2, #0x5                   	// #5
  40c694:	mov	x0, xzr
  40c698:	mov	x1, x20
  40c69c:	mov	x29, sp
  40c6a0:	bl	403060 <dcgettext@plt>
  40c6a4:	cmp	x0, x20
  40c6a8:	b.ne	40c78c <__fxstatat@plt+0x95dc>  // b.any
  40c6ac:	bl	41137c <__fxstatat@plt+0xe1cc>
  40c6b0:	ldrb	w8, [x0]
  40c6b4:	and	w8, w8, #0xffffffdf
  40c6b8:	cmp	w8, #0x47
  40c6bc:	b.eq	40c720 <__fxstatat@plt+0x9570>  // b.none
  40c6c0:	cmp	w8, #0x55
  40c6c4:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c6c8:	ldrb	w8, [x0, #1]
  40c6cc:	and	w8, w8, #0xffffffdf
  40c6d0:	cmp	w8, #0x54
  40c6d4:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c6d8:	ldrb	w8, [x0, #2]
  40c6dc:	and	w8, w8, #0xffffffdf
  40c6e0:	cmp	w8, #0x46
  40c6e4:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c6e8:	ldrb	w8, [x0, #3]
  40c6ec:	cmp	w8, #0x2d
  40c6f0:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c6f4:	ldrb	w8, [x0, #4]
  40c6f8:	cmp	w8, #0x38
  40c6fc:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c700:	ldrb	w8, [x0, #5]
  40c704:	cbnz	w8, 40c774 <__fxstatat@plt+0x95c4>
  40c708:	ldrb	w8, [x20]
  40c70c:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  40c710:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40c714:	add	x9, x9, #0x23c
  40c718:	add	x10, x10, #0x238
  40c71c:	b	40c7ac <__fxstatat@plt+0x95fc>
  40c720:	ldrb	w8, [x0, #1]
  40c724:	and	w8, w8, #0xffffffdf
  40c728:	cmp	w8, #0x42
  40c72c:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c730:	ldrb	w8, [x0, #2]
  40c734:	cmp	w8, #0x31
  40c738:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c73c:	ldrb	w8, [x0, #3]
  40c740:	cmp	w8, #0x38
  40c744:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c748:	ldrb	w8, [x0, #4]
  40c74c:	cmp	w8, #0x30
  40c750:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c754:	ldrb	w8, [x0, #5]
  40c758:	cmp	w8, #0x33
  40c75c:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c760:	ldrb	w8, [x0, #6]
  40c764:	cmp	w8, #0x30
  40c768:	b.ne	40c774 <__fxstatat@plt+0x95c4>  // b.any
  40c76c:	ldrb	w8, [x0, #7]
  40c770:	cbz	w8, 40c798 <__fxstatat@plt+0x95e8>
  40c774:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40c778:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  40c77c:	add	x8, x8, #0x236
  40c780:	add	x9, x9, #0x2c0
  40c784:	cmp	w19, #0x9
  40c788:	csel	x0, x9, x8, eq  // eq = none
  40c78c:	ldp	x20, x19, [sp, #16]
  40c790:	ldp	x29, x30, [sp], #32
  40c794:	ret
  40c798:	ldrb	w8, [x20]
  40c79c:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  40c7a0:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40c7a4:	add	x9, x9, #0x244
  40c7a8:	add	x10, x10, #0x240
  40c7ac:	cmp	w8, #0x60
  40c7b0:	csel	x0, x10, x9, eq  // eq = none
  40c7b4:	b	40c78c <__fxstatat@plt+0x95dc>
  40c7b8:	sub	sp, sp, #0x150
  40c7bc:	stp	x29, x30, [sp, #256]
  40c7c0:	stp	x28, x25, [sp, #272]
  40c7c4:	stp	x24, x23, [sp, #288]
  40c7c8:	stp	x22, x21, [sp, #304]
  40c7cc:	stp	x20, x19, [sp, #320]
  40c7d0:	add	x29, sp, #0x100
  40c7d4:	mov	w25, w4
  40c7d8:	mov	x19, x3
  40c7dc:	mov	w20, w2
  40c7e0:	mov	x21, x1
  40c7e4:	mov	w22, w0
  40c7e8:	bl	402f00 <renameat2@plt>
  40c7ec:	mov	w24, w0
  40c7f0:	bl	403110 <__errno_location@plt>
  40c7f4:	tbz	w24, #31, 40c94c <__fxstatat@plt+0x979c>
  40c7f8:	ldr	w8, [x0]
  40c7fc:	mov	x23, x0
  40c800:	cmp	w8, #0x16
  40c804:	b.eq	40c818 <__fxstatat@plt+0x9668>  // b.none
  40c808:	cmp	w8, #0x5f
  40c80c:	b.eq	40c818 <__fxstatat@plt+0x9668>  // b.none
  40c810:	cmp	w8, #0x26
  40c814:	b.ne	40c94c <__fxstatat@plt+0x979c>  // b.any
  40c818:	cbz	w25, 40c86c <__fxstatat@plt+0x96bc>
  40c81c:	cmp	w25, #0x1
  40c820:	b.ne	40c858 <__fxstatat@plt+0x96a8>  // b.any
  40c824:	mov	x2, sp
  40c828:	mov	w3, #0x100                 	// #256
  40c82c:	mov	w0, w20
  40c830:	mov	x1, x19
  40c834:	bl	4123d0 <__fxstatat@plt+0xf220>
  40c838:	cbz	w0, 40c850 <__fxstatat@plt+0x96a0>
  40c83c:	ldr	w8, [x23]
  40c840:	cmp	w8, #0x2
  40c844:	b.eq	40c868 <__fxstatat@plt+0x96b8>  // b.none
  40c848:	cmp	w8, #0x4b
  40c84c:	b.ne	40c860 <__fxstatat@plt+0x96b0>  // b.any
  40c850:	mov	w8, #0x11                  	// #17
  40c854:	b	40c85c <__fxstatat@plt+0x96ac>
  40c858:	mov	w8, #0x5f                  	// #95
  40c85c:	str	w8, [x23]
  40c860:	mov	w24, #0xffffffff            	// #-1
  40c864:	b	40c94c <__fxstatat@plt+0x979c>
  40c868:	mov	w25, #0x1                   	// #1
  40c86c:	mov	x0, x21
  40c870:	bl	4029c0 <strlen@plt>
  40c874:	mov	x24, x0
  40c878:	mov	x0, x19
  40c87c:	bl	4029c0 <strlen@plt>
  40c880:	cbz	x24, 40c934 <__fxstatat@plt+0x9784>
  40c884:	cbz	x0, 40c934 <__fxstatat@plt+0x9784>
  40c888:	add	x8, x24, x21
  40c88c:	ldurb	w8, [x8, #-1]
  40c890:	cmp	w8, #0x2f
  40c894:	b.eq	40c8a8 <__fxstatat@plt+0x96f8>  // b.none
  40c898:	add	x8, x0, x19
  40c89c:	ldurb	w8, [x8, #-1]
  40c8a0:	cmp	w8, #0x2f
  40c8a4:	b.ne	40c934 <__fxstatat@plt+0x9784>  // b.any
  40c8a8:	add	x2, sp, #0x80
  40c8ac:	mov	w3, #0x100                 	// #256
  40c8b0:	mov	w0, w22
  40c8b4:	mov	x1, x21
  40c8b8:	bl	4123d0 <__fxstatat@plt+0xf220>
  40c8bc:	cbnz	w0, 40c860 <__fxstatat@plt+0x96b0>
  40c8c0:	cbz	w25, 40c8dc <__fxstatat@plt+0x972c>
  40c8c4:	ldr	w8, [sp, #144]
  40c8c8:	and	w8, w8, #0xf000
  40c8cc:	cmp	w8, #0x4, lsl #12
  40c8d0:	b.eq	40c934 <__fxstatat@plt+0x9784>  // b.none
  40c8d4:	mov	w8, #0x2                   	// #2
  40c8d8:	b	40c85c <__fxstatat@plt+0x96ac>
  40c8dc:	mov	x2, sp
  40c8e0:	mov	w3, #0x100                 	// #256
  40c8e4:	mov	w0, w20
  40c8e8:	mov	x1, x19
  40c8ec:	bl	4123d0 <__fxstatat@plt+0xf220>
  40c8f0:	cbz	w0, 40c914 <__fxstatat@plt+0x9764>
  40c8f4:	ldr	w8, [x23]
  40c8f8:	cmp	w8, #0x2
  40c8fc:	b.ne	40c860 <__fxstatat@plt+0x96b0>  // b.any
  40c900:	ldr	w8, [sp, #144]
  40c904:	and	w8, w8, #0xf000
  40c908:	cmp	w8, #0x4, lsl #12
  40c90c:	b.ne	40c860 <__fxstatat@plt+0x96b0>  // b.any
  40c910:	b	40c934 <__fxstatat@plt+0x9784>
  40c914:	ldr	w8, [sp, #16]
  40c918:	and	w8, w8, #0xf000
  40c91c:	cmp	w8, #0x4, lsl #12
  40c920:	b.ne	40c96c <__fxstatat@plt+0x97bc>  // b.any
  40c924:	ldr	w8, [sp, #144]
  40c928:	and	w8, w8, #0xf000
  40c92c:	cmp	w8, #0x4, lsl #12
  40c930:	b.ne	40c974 <__fxstatat@plt+0x97c4>  // b.any
  40c934:	mov	w0, w22
  40c938:	mov	x1, x21
  40c93c:	mov	w2, w20
  40c940:	mov	x3, x19
  40c944:	bl	402f40 <renameat@plt>
  40c948:	mov	w24, w0
  40c94c:	mov	w0, w24
  40c950:	ldp	x20, x19, [sp, #320]
  40c954:	ldp	x22, x21, [sp, #304]
  40c958:	ldp	x24, x23, [sp, #288]
  40c95c:	ldp	x28, x25, [sp, #272]
  40c960:	ldp	x29, x30, [sp, #256]
  40c964:	add	sp, sp, #0x150
  40c968:	ret
  40c96c:	mov	w8, #0x14                  	// #20
  40c970:	b	40c85c <__fxstatat@plt+0x96ac>
  40c974:	mov	w8, #0x15                  	// #21
  40c978:	b	40c85c <__fxstatat@plt+0x96ac>
  40c97c:	sub	sp, sp, #0xa0
  40c980:	str	x19, [sp, #144]
  40c984:	mov	x19, x0
  40c988:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40c98c:	add	x0, x0, #0xce
  40c990:	mov	x1, sp
  40c994:	stp	x29, x30, [sp, #128]
  40c998:	add	x29, sp, #0x80
  40c99c:	bl	4123c0 <__fxstatat@plt+0xf210>
  40c9a0:	cbz	w0, 40c9ac <__fxstatat@plt+0x97fc>
  40c9a4:	mov	x19, xzr
  40c9a8:	b	40c9b8 <__fxstatat@plt+0x9808>
  40c9ac:	ldr	q0, [sp]
  40c9b0:	ext	v0.16b, v0.16b, v0.16b, #8
  40c9b4:	str	q0, [x19]
  40c9b8:	mov	x0, x19
  40c9bc:	ldr	x19, [sp, #144]
  40c9c0:	ldp	x29, x30, [sp, #128]
  40c9c4:	add	sp, sp, #0xa0
  40c9c8:	ret
  40c9cc:	stp	x29, x30, [sp, #-64]!
  40c9d0:	str	x23, [sp, #16]
  40c9d4:	mov	w23, #0x1                   	// #1
  40c9d8:	stp	x22, x21, [sp, #32]
  40c9dc:	stp	x20, x19, [sp, #48]
  40c9e0:	mov	x21, x2
  40c9e4:	mov	x19, x1
  40c9e8:	mov	w20, w0
  40c9ec:	movk	w23, #0x7ff0, lsl #16
  40c9f0:	mov	x29, sp
  40c9f4:	mov	w0, w20
  40c9f8:	mov	x1, x19
  40c9fc:	mov	x2, x21
  40ca00:	bl	402dc0 <write@plt>
  40ca04:	mov	x22, x0
  40ca08:	tbz	x0, #63, 40ca30 <__fxstatat@plt+0x9880>
  40ca0c:	bl	403110 <__errno_location@plt>
  40ca10:	ldr	w8, [x0]
  40ca14:	cmp	w8, #0x4
  40ca18:	b.eq	40c9f4 <__fxstatat@plt+0x9844>  // b.none
  40ca1c:	cmp	x21, x23
  40ca20:	b.cc	40ca30 <__fxstatat@plt+0x9880>  // b.lo, b.ul, b.last
  40ca24:	cmp	w8, #0x16
  40ca28:	mov	w21, #0x7ff00000            	// #2146435072
  40ca2c:	b.eq	40c9f4 <__fxstatat@plt+0x9844>  // b.none
  40ca30:	mov	x0, x22
  40ca34:	ldp	x20, x19, [sp, #48]
  40ca38:	ldp	x22, x21, [sp, #32]
  40ca3c:	ldr	x23, [sp, #16]
  40ca40:	ldp	x29, x30, [sp], #64
  40ca44:	ret
  40ca48:	mov	x8, x0
  40ca4c:	mov	w0, #0xffffff9c            	// #-100
  40ca50:	mov	w2, #0xffffff9c            	// #-100
  40ca54:	mov	x3, x1
  40ca58:	mov	x1, x8
  40ca5c:	b	40ca60 <__fxstatat@plt+0x98b0>
  40ca60:	sub	sp, sp, #0x150
  40ca64:	stp	x22, x21, [sp, #304]
  40ca68:	mov	w21, w0
  40ca6c:	mov	x0, x1
  40ca70:	stp	x29, x30, [sp, #256]
  40ca74:	stp	x28, x25, [sp, #272]
  40ca78:	stp	x24, x23, [sp, #288]
  40ca7c:	stp	x20, x19, [sp, #320]
  40ca80:	add	x29, sp, #0x100
  40ca84:	mov	x20, x3
  40ca88:	mov	w19, w2
  40ca8c:	mov	x22, x1
  40ca90:	bl	409adc <__fxstatat@plt+0x692c>
  40ca94:	mov	x23, x0
  40ca98:	mov	x0, x20
  40ca9c:	bl	409adc <__fxstatat@plt+0x692c>
  40caa0:	mov	x24, x0
  40caa4:	mov	x0, x23
  40caa8:	bl	409b24 <__fxstatat@plt+0x6974>
  40caac:	mov	x25, x0
  40cab0:	mov	x0, x24
  40cab4:	bl	409b24 <__fxstatat@plt+0x6974>
  40cab8:	cmp	x25, x0
  40cabc:	b.ne	40cad4 <__fxstatat@plt+0x9924>  // b.any
  40cac0:	mov	x0, x23
  40cac4:	mov	x1, x24
  40cac8:	mov	x2, x25
  40cacc:	bl	402d00 <bcmp@plt>
  40cad0:	cbz	w0, 40caf8 <__fxstatat@plt+0x9948>
  40cad4:	mov	w19, wzr
  40cad8:	mov	w0, w19
  40cadc:	ldp	x20, x19, [sp, #320]
  40cae0:	ldp	x22, x21, [sp, #304]
  40cae4:	ldp	x24, x23, [sp, #288]
  40cae8:	ldp	x28, x25, [sp, #272]
  40caec:	ldp	x29, x30, [sp, #256]
  40caf0:	add	sp, sp, #0x150
  40caf4:	ret
  40caf8:	mov	x0, x22
  40cafc:	bl	4099fc <__fxstatat@plt+0x684c>
  40cb00:	mov	x22, x0
  40cb04:	add	x2, sp, #0x80
  40cb08:	mov	w3, #0x100                 	// #256
  40cb0c:	mov	w0, w21
  40cb10:	mov	x1, x22
  40cb14:	bl	4123d0 <__fxstatat@plt+0xf220>
  40cb18:	cbz	w0, 40cb38 <__fxstatat@plt+0x9988>
  40cb1c:	bl	403110 <__errno_location@plt>
  40cb20:	ldr	w1, [x0]
  40cb24:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40cb28:	add	x2, x2, #0x909
  40cb2c:	mov	w0, #0x1                   	// #1
  40cb30:	mov	x3, x22
  40cb34:	bl	402a00 <error@plt>
  40cb38:	mov	x0, x22
  40cb3c:	bl	402ef0 <free@plt>
  40cb40:	mov	x0, x20
  40cb44:	bl	4099fc <__fxstatat@plt+0x684c>
  40cb48:	mov	x20, x0
  40cb4c:	mov	x2, sp
  40cb50:	mov	w3, #0x100                 	// #256
  40cb54:	mov	w0, w19
  40cb58:	mov	x1, x20
  40cb5c:	bl	4123d0 <__fxstatat@plt+0xf220>
  40cb60:	cbz	w0, 40cb80 <__fxstatat@plt+0x99d0>
  40cb64:	bl	403110 <__errno_location@plt>
  40cb68:	ldr	w1, [x0]
  40cb6c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40cb70:	add	x2, x2, #0x909
  40cb74:	mov	w0, #0x1                   	// #1
  40cb78:	mov	x3, x20
  40cb7c:	bl	402a00 <error@plt>
  40cb80:	ldp	x11, x8, [sp]
  40cb84:	ldp	x10, x9, [sp, #128]
  40cb88:	mov	x0, x20
  40cb8c:	cmp	x9, x8
  40cb90:	cset	w8, eq  // eq = none
  40cb94:	cmp	x10, x11
  40cb98:	cset	w9, eq  // eq = none
  40cb9c:	and	w19, w8, w9
  40cba0:	bl	402ef0 <free@plt>
  40cba4:	b	40cad8 <__fxstatat@plt+0x9928>
  40cba8:	sub	sp, sp, #0x90
  40cbac:	stp	x29, x30, [sp, #48]
  40cbb0:	stp	x28, x27, [sp, #64]
  40cbb4:	stp	x26, x25, [sp, #80]
  40cbb8:	stp	x24, x23, [sp, #96]
  40cbbc:	stp	x22, x21, [sp, #112]
  40cbc0:	stp	x20, x19, [sp, #128]
  40cbc4:	add	x29, sp, #0x30
  40cbc8:	cbz	x0, 40cd6c <__fxstatat@plt+0x9bbc>
  40cbcc:	mov	x24, x0
  40cbd0:	str	w1, [sp, #12]
  40cbd4:	mov	w22, w1
  40cbd8:	bl	403110 <__errno_location@plt>
  40cbdc:	mov	x23, x0
  40cbe0:	str	wzr, [x0]
  40cbe4:	mov	x0, x24
  40cbe8:	bl	402d10 <readdir@plt>
  40cbec:	str	x22, [sp, #16]
  40cbf0:	cbz	x0, 40cd74 <__fxstatat@plt+0x9bc4>
  40cbf4:	mov	x28, x0
  40cbf8:	mov	x19, xzr
  40cbfc:	mov	x25, xzr
  40cc00:	mov	x21, xzr
  40cc04:	mov	x20, xzr
  40cc08:	sub	x22, x22, #0x1
  40cc0c:	stp	xzr, xzr, [x29, #-16]
  40cc10:	str	x22, [sp, #24]
  40cc14:	mov	x27, x28
  40cc18:	ldrb	w8, [x27, #19]!
  40cc1c:	cmp	w8, #0x2e
  40cc20:	b.ne	40cc3c <__fxstatat@plt+0x9a8c>  // b.any
  40cc24:	ldrb	w8, [x28, #20]
  40cc28:	cmp	w8, #0x2e
  40cc2c:	mov	w8, #0x1                   	// #1
  40cc30:	cinc	x8, x8, eq  // eq = none
  40cc34:	add	x8, x28, x8
  40cc38:	ldrb	w8, [x8, #19]
  40cc3c:	cbz	w8, 40cd54 <__fxstatat@plt+0x9ba4>
  40cc40:	mov	x0, x27
  40cc44:	bl	4029c0 <strlen@plt>
  40cc48:	cmp	x22, #0x1
  40cc4c:	add	x26, x0, #0x1
  40cc50:	b.hi	40cc88 <__fxstatat@plt+0x9ad8>  // b.pmore
  40cc54:	ldur	x9, [x29, #-16]
  40cc58:	cmp	x9, x21
  40cc5c:	b.ne	40ccbc <__fxstatat@plt+0x9b0c>  // b.any
  40cc60:	ldur	x8, [x29, #-8]
  40cc64:	cbz	x8, 40ccc8 <__fxstatat@plt+0x9b18>
  40cc68:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40cc6c:	movk	x8, #0x555, lsl #48
  40cc70:	cmp	x9, x8
  40cc74:	b.cs	40ce8c <__fxstatat@plt+0x9cdc>  // b.hs, b.nlast
  40cc78:	add	x8, x9, x9, lsr #1
  40cc7c:	mov	x22, x19
  40cc80:	add	x9, x8, #0x1
  40cc84:	b	40ccec <__fxstatat@plt+0x9b3c>
  40cc88:	sub	x8, x25, x20
  40cc8c:	cmp	x8, x26
  40cc90:	b.hi	40cd40 <__fxstatat@plt+0x9b90>  // b.pmore
  40cc94:	adds	x25, x26, x20
  40cc98:	b.cs	40ce8c <__fxstatat@plt+0x9cdc>  // b.hs, b.nlast
  40cc9c:	cbz	x19, 40ccdc <__fxstatat@plt+0x9b2c>
  40cca0:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40cca4:	movk	x8, #0x5554
  40cca8:	cmp	x25, x8
  40ccac:	b.cs	40ce8c <__fxstatat@plt+0x9cdc>  // b.hs, b.nlast
  40ccb0:	add	x8, x25, x25, lsr #1
  40ccb4:	add	x25, x8, #0x1
  40ccb8:	b	40cd30 <__fxstatat@plt+0x9b80>
  40ccbc:	mov	x22, x19
  40ccc0:	ldur	x19, [x29, #-8]
  40ccc4:	b	40cd00 <__fxstatat@plt+0x9b50>
  40ccc8:	mov	x22, x19
  40cccc:	cbz	x9, 40cce8 <__fxstatat@plt+0x9b38>
  40ccd0:	lsr	x8, x9, #59
  40ccd4:	cbz	x8, 40ccec <__fxstatat@plt+0x9b3c>
  40ccd8:	b	40ce8c <__fxstatat@plt+0x9cdc>
  40ccdc:	cbz	x25, 40cd2c <__fxstatat@plt+0x9b7c>
  40cce0:	tbz	x25, #63, 40cd30 <__fxstatat@plt+0x9b80>
  40cce4:	b	40ce8c <__fxstatat@plt+0x9cdc>
  40cce8:	mov	w9, #0x8                   	// #8
  40ccec:	ldur	x0, [x29, #-8]
  40ccf0:	lsl	x1, x9, #4
  40ccf4:	stur	x9, [x29, #-16]
  40ccf8:	bl	40e388 <__fxstatat@plt+0xb1d8>
  40ccfc:	mov	x19, x0
  40cd00:	mov	x0, x27
  40cd04:	bl	40e52c <__fxstatat@plt+0xb37c>
  40cd08:	add	x8, x19, x21, lsl #4
  40cd0c:	str	x0, [x8]
  40cd10:	ldr	x9, [x28]
  40cd14:	stur	x19, [x29, #-8]
  40cd18:	mov	x19, x22
  40cd1c:	ldr	x22, [sp, #24]
  40cd20:	str	x9, [x8, #8]
  40cd24:	add	x21, x21, #0x1
  40cd28:	b	40cd50 <__fxstatat@plt+0x9ba0>
  40cd2c:	mov	w25, #0x80                  	// #128
  40cd30:	mov	x0, x19
  40cd34:	mov	x1, x25
  40cd38:	bl	40e388 <__fxstatat@plt+0xb1d8>
  40cd3c:	mov	x19, x0
  40cd40:	add	x0, x19, x20
  40cd44:	mov	x1, x27
  40cd48:	mov	x2, x26
  40cd4c:	bl	402990 <memcpy@plt>
  40cd50:	add	x20, x26, x20
  40cd54:	mov	x0, x24
  40cd58:	str	wzr, [x23]
  40cd5c:	bl	402d10 <readdir@plt>
  40cd60:	mov	x28, x0
  40cd64:	cbnz	x0, 40cc14 <__fxstatat@plt+0x9a64>
  40cd68:	b	40cd88 <__fxstatat@plt+0x9bd8>
  40cd6c:	mov	x19, xzr
  40cd70:	b	40ce68 <__fxstatat@plt+0x9cb8>
  40cd74:	mov	x20, xzr
  40cd78:	mov	x21, xzr
  40cd7c:	stur	xzr, [x29, #-8]
  40cd80:	mov	x25, xzr
  40cd84:	mov	x19, xzr
  40cd88:	ldr	w22, [x23]
  40cd8c:	cbz	w22, 40cdac <__fxstatat@plt+0x9bfc>
  40cd90:	ldur	x0, [x29, #-8]
  40cd94:	bl	402ef0 <free@plt>
  40cd98:	mov	x0, x19
  40cd9c:	bl	402ef0 <free@plt>
  40cda0:	mov	x19, xzr
  40cda4:	str	w22, [x23]
  40cda8:	b	40ce68 <__fxstatat@plt+0x9cb8>
  40cdac:	ldr	x8, [sp, #16]
  40cdb0:	sub	x8, x8, #0x1
  40cdb4:	cmp	x8, #0x1
  40cdb8:	b.hi	40ce2c <__fxstatat@plt+0x9c7c>  // b.pmore
  40cdbc:	cbz	x21, 40ce48 <__fxstatat@plt+0x9c98>
  40cdc0:	ldr	w9, [sp, #12]
  40cdc4:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40cdc8:	add	x8, x8, #0x248
  40cdcc:	ldur	x24, [x29, #-8]
  40cdd0:	ldr	x3, [x8, w9, uxtw #3]
  40cdd4:	mov	w2, #0x10                  	// #16
  40cdd8:	mov	x1, x21
  40cddc:	mov	x0, x24
  40cde0:	bl	402ae0 <qsort@plt>
  40cde4:	add	x0, x20, #0x1
  40cde8:	bl	40e338 <__fxstatat@plt+0xb188>
  40cdec:	mov	x19, x0
  40cdf0:	mov	x20, xzr
  40cdf4:	mov	x23, x24
  40cdf8:	ldr	x1, [x23]
  40cdfc:	add	x22, x19, x20
  40ce00:	mov	x0, x22
  40ce04:	bl	402b50 <stpcpy@plt>
  40ce08:	ldr	x8, [x23], #16
  40ce0c:	sub	x9, x20, x22
  40ce10:	add	x9, x9, x0
  40ce14:	add	x20, x9, #0x1
  40ce18:	mov	x0, x8
  40ce1c:	bl	402ef0 <free@plt>
  40ce20:	subs	x21, x21, #0x1
  40ce24:	b.ne	40cdf8 <__fxstatat@plt+0x9c48>  // b.any
  40ce28:	b	40ce5c <__fxstatat@plt+0x9cac>
  40ce2c:	cmp	x25, x20
  40ce30:	b.ne	40ce64 <__fxstatat@plt+0x9cb4>  // b.any
  40ce34:	add	x1, x20, #0x1
  40ce38:	mov	x0, x19
  40ce3c:	bl	40e388 <__fxstatat@plt+0xb1d8>
  40ce40:	mov	x19, x0
  40ce44:	b	40ce64 <__fxstatat@plt+0x9cb4>
  40ce48:	add	x0, x20, #0x1
  40ce4c:	bl	40e338 <__fxstatat@plt+0xb188>
  40ce50:	ldur	x24, [x29, #-8]
  40ce54:	mov	x19, x0
  40ce58:	mov	x20, xzr
  40ce5c:	mov	x0, x24
  40ce60:	bl	402ef0 <free@plt>
  40ce64:	strb	wzr, [x19, x20]
  40ce68:	mov	x0, x19
  40ce6c:	ldp	x20, x19, [sp, #128]
  40ce70:	ldp	x22, x21, [sp, #112]
  40ce74:	ldp	x24, x23, [sp, #96]
  40ce78:	ldp	x26, x25, [sp, #80]
  40ce7c:	ldp	x28, x27, [sp, #64]
  40ce80:	ldp	x29, x30, [sp, #48]
  40ce84:	add	sp, sp, #0x90
  40ce88:	ret
  40ce8c:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40ce90:	stp	x29, x30, [sp, #-48]!
  40ce94:	str	x21, [sp, #16]
  40ce98:	stp	x20, x19, [sp, #32]
  40ce9c:	mov	x29, sp
  40cea0:	mov	w19, w1
  40cea4:	bl	411164 <__fxstatat@plt+0xdfb4>
  40cea8:	cbz	x0, 40cee8 <__fxstatat@plt+0x9d38>
  40ceac:	mov	w1, w19
  40ceb0:	mov	x20, x0
  40ceb4:	bl	40cba8 <__fxstatat@plt+0x99f8>
  40ceb8:	mov	x19, x0
  40cebc:	mov	x0, x20
  40cec0:	bl	402d70 <closedir@plt>
  40cec4:	cbz	w0, 40ceec <__fxstatat@plt+0x9d3c>
  40cec8:	bl	403110 <__errno_location@plt>
  40cecc:	ldr	w21, [x0]
  40ced0:	mov	x20, x0
  40ced4:	mov	x0, x19
  40ced8:	bl	402ef0 <free@plt>
  40cedc:	mov	x19, xzr
  40cee0:	str	w21, [x20]
  40cee4:	b	40ceec <__fxstatat@plt+0x9d3c>
  40cee8:	mov	x19, xzr
  40ceec:	mov	x0, x19
  40cef0:	ldp	x20, x19, [sp, #32]
  40cef4:	ldr	x21, [sp, #16]
  40cef8:	ldp	x29, x30, [sp], #48
  40cefc:	ret
  40cf00:	ldr	x0, [x0]
  40cf04:	ldr	x1, [x1]
  40cf08:	b	402e70 <strcmp@plt>
  40cf0c:	ldr	x8, [x0, #8]
  40cf10:	ldr	x9, [x1, #8]
  40cf14:	cmp	x8, x9
  40cf18:	cset	w8, hi  // hi = pmore
  40cf1c:	csinv	w0, w8, wzr, cs  // cs = hs, nlast
  40cf20:	ret
  40cf24:	sub	sp, sp, #0x70
  40cf28:	stp	x29, x30, [sp, #16]
  40cf2c:	stp	x28, x27, [sp, #32]
  40cf30:	stp	x26, x25, [sp, #48]
  40cf34:	stp	x24, x23, [sp, #64]
  40cf38:	stp	x22, x21, [sp, #80]
  40cf3c:	stp	x20, x19, [sp, #96]
  40cf40:	add	x29, sp, #0x10
  40cf44:	mov	x20, x4
  40cf48:	mov	x21, x3
  40cf4c:	mov	x22, x2
  40cf50:	mov	w25, w1
  40cf54:	mov	x23, x0
  40cf58:	bl	403110 <__errno_location@plt>
  40cf5c:	ldr	w27, [x0]
  40cf60:	mov	x19, x0
  40cf64:	mov	x0, x23
  40cf68:	bl	4029c0 <strlen@plt>
  40cf6c:	add	x8, x20, w25, sxtw
  40cf70:	subs	x8, x0, x8
  40cf74:	b.cc	40cf94 <__fxstatat@plt+0x9de4>  // b.lo, b.ul, b.last
  40cf78:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40cf7c:	mov	x26, x0
  40cf80:	add	x0, x23, x8
  40cf84:	add	x1, x1, #0xea5
  40cf88:	bl	402f60 <strspn@plt>
  40cf8c:	cmp	x0, x20
  40cf90:	b.cs	40cfc4 <__fxstatat@plt+0x9e14>  // b.hs, b.nlast
  40cf94:	mov	w25, #0xffffffff            	// #-1
  40cf98:	mov	w20, #0x16                  	// #22
  40cf9c:	str	w20, [x19]
  40cfa0:	mov	w0, w25
  40cfa4:	ldp	x20, x19, [sp, #96]
  40cfa8:	ldp	x22, x21, [sp, #80]
  40cfac:	ldp	x24, x23, [sp, #64]
  40cfb0:	ldp	x26, x25, [sp, #48]
  40cfb4:	ldp	x28, x27, [sp, #32]
  40cfb8:	ldp	x29, x30, [sp, #16]
  40cfbc:	add	sp, sp, #0x70
  40cfc0:	ret
  40cfc4:	mov	x0, xzr
  40cfc8:	mov	x1, x20
  40cfcc:	bl	411488 <__fxstatat@plt+0xe2d8>
  40cfd0:	cbz	x0, 40d064 <__fxstatat@plt+0x9eb4>
  40cfd4:	sxtw	x8, w25
  40cfd8:	str	w27, [sp, #4]
  40cfdc:	neg	x9, x20
  40cfe0:	sub	x8, x26, x8
  40cfe4:	adrp	x27, 414000 <__fxstatat@plt+0x10e50>
  40cfe8:	mov	x24, x0
  40cfec:	mov	w28, wzr
  40cff0:	str	x9, [sp, #8]
  40cff4:	add	x26, x23, x8
  40cff8:	add	x27, x27, #0x260
  40cffc:	cbz	x20, 40d020 <__fxstatat@plt+0x9e70>
  40d000:	ldr	x25, [sp, #8]
  40d004:	mov	w1, #0x3d                  	// #61
  40d008:	mov	x0, x24
  40d00c:	bl	4114c4 <__fxstatat@plt+0xe314>
  40d010:	ldrb	w8, [x27, x0]
  40d014:	strb	w8, [x26, x25]
  40d018:	adds	x25, x25, #0x1
  40d01c:	b.cc	40d004 <__fxstatat@plt+0x9e54>  // b.lo, b.ul, b.last
  40d020:	mov	x0, x23
  40d024:	mov	x1, x22
  40d028:	blr	x21
  40d02c:	tbz	w0, #31, 40d06c <__fxstatat@plt+0x9ebc>
  40d030:	ldr	w8, [x19]
  40d034:	cmp	w8, #0x11
  40d038:	b.ne	40d07c <__fxstatat@plt+0x9ecc>  // b.any
  40d03c:	mov	w8, #0xa2f8                	// #41720
  40d040:	add	w28, w28, #0x1
  40d044:	movk	w8, #0x3, lsl #16
  40d048:	cmp	w28, w8
  40d04c:	b.ne	40cffc <__fxstatat@plt+0x9e4c>  // b.any
  40d050:	mov	x0, x24
  40d054:	bl	4115d8 <__fxstatat@plt+0xe428>
  40d058:	mov	w25, #0xffffffff            	// #-1
  40d05c:	mov	w20, #0x11                  	// #17
  40d060:	b	40cf9c <__fxstatat@plt+0x9dec>
  40d064:	mov	w25, #0xffffffff            	// #-1
  40d068:	b	40cfa0 <__fxstatat@plt+0x9df0>
  40d06c:	ldr	w20, [sp, #4]
  40d070:	mov	w25, w0
  40d074:	str	w20, [x19]
  40d078:	b	40d084 <__fxstatat@plt+0x9ed4>
  40d07c:	mov	w25, #0xffffffff            	// #-1
  40d080:	mov	w20, w8
  40d084:	mov	x0, x24
  40d088:	bl	4115d8 <__fxstatat@plt+0xe428>
  40d08c:	b	40cf9c <__fxstatat@plt+0x9dec>
  40d090:	sub	sp, sp, #0x20
  40d094:	stp	x29, x30, [sp, #16]
  40d098:	add	x29, sp, #0x10
  40d09c:	cmp	w3, #0x3
  40d0a0:	stur	w2, [x29, #-4]
  40d0a4:	b.cs	40d0c8 <__fxstatat@plt+0x9f18>  // b.hs, b.nlast
  40d0a8:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40d0ac:	add	x8, x8, #0x308
  40d0b0:	ldr	x3, [x8, w3, sxtw #3]
  40d0b4:	sub	x2, x29, #0x4
  40d0b8:	bl	40cf24 <__fxstatat@plt+0x9d74>
  40d0bc:	ldp	x29, x30, [sp, #16]
  40d0c0:	add	sp, sp, #0x20
  40d0c4:	ret
  40d0c8:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40d0cc:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40d0d0:	adrp	x3, 414000 <__fxstatat@plt+0x10e50>
  40d0d4:	add	x0, x0, #0x29f
  40d0d8:	add	x1, x1, #0x2c2
  40d0dc:	add	x3, x3, #0x2d1
  40d0e0:	mov	w2, #0x147                 	// #327
  40d0e4:	bl	403100 <__assert_fail@plt>
  40d0e8:	ldr	w8, [x1]
  40d0ec:	mov	w9, #0xc2                  	// #194
  40d0f0:	mov	w2, #0x180                 	// #384
  40d0f4:	and	w8, w8, #0xfffffffc
  40d0f8:	orr	w1, w8, w9
  40d0fc:	b	402c00 <open@plt>
  40d100:	mov	w1, #0x1c0                 	// #448
  40d104:	b	403160 <mkdir@plt>
  40d108:	sub	sp, sp, #0xa0
  40d10c:	mov	x1, sp
  40d110:	stp	x29, x30, [sp, #128]
  40d114:	str	x19, [sp, #144]
  40d118:	add	x29, sp, #0x80
  40d11c:	bl	4123c0 <__fxstatat@plt+0xf210>
  40d120:	mov	w19, w0
  40d124:	bl	403110 <__errno_location@plt>
  40d128:	cbz	w19, 40d138 <__fxstatat@plt+0x9f88>
  40d12c:	ldr	w8, [x0]
  40d130:	cmp	w8, #0x4b
  40d134:	b.ne	40d140 <__fxstatat@plt+0x9f90>  // b.any
  40d138:	mov	w8, #0x11                  	// #17
  40d13c:	str	w8, [x0]
  40d140:	ldr	w8, [x0]
  40d144:	ldr	x19, [sp, #144]
  40d148:	ldp	x29, x30, [sp, #128]
  40d14c:	cmp	w8, #0x2
  40d150:	csetm	w0, ne  // ne = any
  40d154:	add	sp, sp, #0xa0
  40d158:	ret
  40d15c:	mov	w4, #0x6                   	// #6
  40d160:	b	40d090 <__fxstatat@plt+0x9ee0>
  40d164:	mov	w4, #0x6                   	// #6
  40d168:	b	40cf24 <__fxstatat@plt+0x9d74>
  40d16c:	stp	x29, x30, [sp, #-48]!
  40d170:	stp	x20, x19, [sp, #32]
  40d174:	mov	w19, w0
  40d178:	cmp	w0, #0x2
  40d17c:	stp	x22, x21, [sp, #16]
  40d180:	mov	x29, sp
  40d184:	b.hi	40d1b4 <__fxstatat@plt+0xa004>  // b.pmore
  40d188:	mov	w0, w19
  40d18c:	bl	411ecc <__fxstatat@plt+0xed1c>
  40d190:	mov	w20, w0
  40d194:	bl	403110 <__errno_location@plt>
  40d198:	ldr	w22, [x0]
  40d19c:	mov	x21, x0
  40d1a0:	mov	w0, w19
  40d1a4:	bl	402d80 <close@plt>
  40d1a8:	str	w22, [x21]
  40d1ac:	mov	w0, w20
  40d1b0:	b	40d1b8 <__fxstatat@plt+0xa008>
  40d1b4:	mov	w0, w19
  40d1b8:	ldp	x20, x19, [sp, #32]
  40d1bc:	ldp	x22, x21, [sp, #16]
  40d1c0:	ldp	x29, x30, [sp], #48
  40d1c4:	ret
  40d1c8:	mov	x8, x0
  40d1cc:	mov	w4, w3
  40d1d0:	mov	x3, x2
  40d1d4:	mov	w0, #0xffffff9c            	// #-100
  40d1d8:	mov	x2, x1
  40d1dc:	mov	x1, x8
  40d1e0:	b	40d1e4 <__fxstatat@plt+0xa034>
  40d1e4:	sub	sp, sp, #0x120
  40d1e8:	stp	x29, x30, [sp, #192]
  40d1ec:	stp	x28, x27, [sp, #208]
  40d1f0:	stp	x26, x25, [sp, #224]
  40d1f4:	stp	x24, x23, [sp, #240]
  40d1f8:	stp	x22, x21, [sp, #256]
  40d1fc:	stp	x20, x19, [sp, #272]
  40d200:	ldr	x25, [x3, #88]
  40d204:	ldp	x26, x23, [x2, #88]
  40d208:	ldr	w24, [x3, #96]
  40d20c:	add	x29, sp, #0xc0
  40d210:	tbnz	w4, #0, 40d230 <__fxstatat@plt+0xa080>
  40d214:	cmp	x26, x25
  40d218:	b.lt	40d500 <__fxstatat@plt+0xa350>  // b.tstop
  40d21c:	b.gt	40d4ec <__fxstatat@plt+0xa33c>
  40d220:	cmp	w24, w23
  40d224:	cset	w8, lt  // lt = tstop
  40d228:	csinv	w0, w8, wzr, le
  40d22c:	b	40d504 <__fxstatat@plt+0xa354>
  40d230:	mov	x22, x2
  40d234:	mov	x19, x1
  40d238:	mov	w20, w0
  40d23c:	cmp	x26, x25
  40d240:	b.ne	40d254 <__fxstatat@plt+0xa0a4>  // b.any
  40d244:	cmp	w23, w24
  40d248:	b.ne	40d254 <__fxstatat@plt+0xa0a4>  // b.any
  40d24c:	mov	w0, wzr
  40d250:	b	40d504 <__fxstatat@plt+0xa354>
  40d254:	sub	x8, x25, #0x2
  40d258:	cmp	x26, x8
  40d25c:	b.le	40d500 <__fxstatat@plt+0xa350>
  40d260:	sub	x8, x26, #0x2
  40d264:	cmp	x25, x8
  40d268:	b.le	40d4ec <__fxstatat@plt+0xa33c>
  40d26c:	adrp	x28, 425000 <__fxstatat@plt+0x21e50>
  40d270:	ldr	x21, [x28, #2696]
  40d274:	cbnz	x21, 40d2a8 <__fxstatat@plt+0xa0f8>
  40d278:	adrp	x2, 40d000 <__fxstatat@plt+0x9e50>
  40d27c:	adrp	x3, 40d000 <__fxstatat@plt+0x9e50>
  40d280:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  40d284:	add	x2, x2, #0x680
  40d288:	add	x3, x3, #0x690
  40d28c:	add	x4, x4, #0xef0
  40d290:	mov	w0, #0x10                  	// #16
  40d294:	mov	x1, xzr
  40d298:	bl	40a530 <__fxstatat@plt+0x7380>
  40d29c:	mov	x21, x0
  40d2a0:	str	x0, [x28, #2696]
  40d2a4:	cbz	x0, 40d328 <__fxstatat@plt+0xa178>
  40d2a8:	adrp	x27, 425000 <__fxstatat@plt+0x21e50>
  40d2ac:	ldr	x1, [x27, #2704]
  40d2b0:	cbnz	x1, 40d2d8 <__fxstatat@plt+0xa128>
  40d2b4:	mov	w0, #0x10                  	// #16
  40d2b8:	bl	402bd0 <malloc@plt>
  40d2bc:	str	x0, [x27, #2704]
  40d2c0:	cbz	x0, 40d30c <__fxstatat@plt+0xa15c>
  40d2c4:	mov	w8, #0x9400                	// #37888
  40d2c8:	mov	x1, x0
  40d2cc:	movk	w8, #0x7735, lsl #16
  40d2d0:	str	w8, [x0, #8]
  40d2d4:	strb	wzr, [x0, #12]
  40d2d8:	ldr	x8, [x22]
  40d2dc:	mov	x0, x21
  40d2e0:	str	x8, [x1]
  40d2e4:	bl	40adc8 <__fxstatat@plt+0x7c18>
  40d2e8:	cbz	x0, 40d304 <__fxstatat@plt+0xa154>
  40d2ec:	ldr	x8, [x27, #2704]
  40d2f0:	mov	x21, x0
  40d2f4:	cmp	x8, x0
  40d2f8:	b.ne	40d33c <__fxstatat@plt+0xa18c>  // b.any
  40d2fc:	str	xzr, [x27, #2704]
  40d300:	b	40d33c <__fxstatat@plt+0xa18c>
  40d304:	ldr	x21, [x28, #2696]
  40d308:	cbz	x21, 40d328 <__fxstatat@plt+0xa178>
  40d30c:	ldr	x8, [x22]
  40d310:	sub	x1, x29, #0x18
  40d314:	mov	x0, x21
  40d318:	stur	x8, [x29, #-24]
  40d31c:	bl	40a260 <__fxstatat@plt+0x70b0>
  40d320:	mov	x21, x0
  40d324:	cbnz	x0, 40d33c <__fxstatat@plt+0xa18c>
  40d328:	mov	w8, #0x9400                	// #37888
  40d32c:	movk	w8, #0x7735, lsl #16
  40d330:	sub	x21, x29, #0x18
  40d334:	stur	w8, [x29, #-16]
  40d338:	sturb	wzr, [x29, #-12]
  40d33c:	ldrb	w9, [x21, #12]
  40d340:	ldr	w8, [x21, #8]
  40d344:	cbnz	w9, 40d3b8 <__fxstatat@plt+0xa208>
  40d348:	ldr	x9, [x22, #80]
  40d34c:	mov	w10, #0x6667                	// #26215
  40d350:	ldrsw	x11, [x22, #112]
  40d354:	movk	w10, #0x6666, lsl #16
  40d358:	smull	x13, w23, w10
  40d35c:	lsr	x14, x13, #63
  40d360:	asr	x13, x13, #34
  40d364:	add	w13, w13, w14
  40d368:	smull	x14, w9, w10
  40d36c:	mul	x10, x11, x10
  40d370:	lsr	x15, x14, #63
  40d374:	asr	x14, x14, #34
  40d378:	add	w14, w14, w15
  40d37c:	lsr	x15, x10, #63
  40d380:	asr	x10, x10, #34
  40d384:	mov	w12, #0xa                   	// #10
  40d388:	add	w10, w10, w15
  40d38c:	msub	w14, w14, w12, w9
  40d390:	msub	w10, w10, w12, w11
  40d394:	msub	w12, w13, w12, w23
  40d398:	orr	w12, w14, w12
  40d39c:	orr	w10, w12, w10
  40d3a0:	cbz	w10, 40d3d8 <__fxstatat@plt+0xa228>
  40d3a4:	mov	w8, #0x1                   	// #1
  40d3a8:	str	w8, [x21, #8]
  40d3ac:	mov	w9, #0x1                   	// #1
  40d3b0:	str	w8, [x21, #8]
  40d3b4:	strb	w9, [x21, #12]
  40d3b8:	mov	w9, #0x9400                	// #37888
  40d3bc:	movk	w9, #0x7735, lsl #16
  40d3c0:	cmp	w8, w9
  40d3c4:	sdiv	w9, w24, w8
  40d3c8:	cset	w10, eq  // eq = none
  40d3cc:	bic	x25, x25, x10
  40d3d0:	mul	w24, w9, w8
  40d3d4:	b	40d214 <__fxstatat@plt+0xa064>
  40d3d8:	ldr	x10, [x22, #72]
  40d3dc:	cmp	w8, #0xb
  40d3e0:	mov	w12, #0xa                   	// #10
  40d3e4:	b.lt	40d4bc <__fxstatat@plt+0xa30c>  // b.tstop
  40d3e8:	ldr	x15, [x22, #104]
  40d3ec:	orr	x18, x10, x26
  40d3f0:	mov	w13, #0xca00                	// #51712
  40d3f4:	mov	w14, #0x6667                	// #26215
  40d3f8:	movk	w13, #0x3b9a, lsl #16
  40d3fc:	movk	w14, #0x6666, lsl #16
  40d400:	mov	w16, w9
  40d404:	mov	w17, w23
  40d408:	orr	x15, x18, x15
  40d40c:	mov	w28, #0xa                   	// #10
  40d410:	smull	x16, w16, w14
  40d414:	smull	x17, w17, w14
  40d418:	smull	x11, w11, w14
  40d41c:	lsr	x1, x16, #63
  40d420:	asr	x16, x16, #34
  40d424:	lsr	x18, x17, #63
  40d428:	asr	x17, x17, #34
  40d42c:	lsr	x0, x11, #63
  40d430:	asr	x11, x11, #34
  40d434:	add	w16, w16, w1
  40d438:	add	w17, w17, w18
  40d43c:	add	w11, w11, w0
  40d440:	smull	x18, w16, w14
  40d444:	smull	x0, w11, w14
  40d448:	lsr	x2, x18, #63
  40d44c:	asr	x18, x18, #34
  40d450:	smull	x1, w17, w14
  40d454:	add	w18, w18, w2
  40d458:	lsr	x2, x0, #63
  40d45c:	asr	x0, x0, #34
  40d460:	add	w0, w0, w2
  40d464:	lsr	x2, x1, #63
  40d468:	asr	x1, x1, #34
  40d46c:	add	w1, w1, w2
  40d470:	msub	w18, w18, w12, w16
  40d474:	msub	w0, w0, w12, w11
  40d478:	orr	w18, w0, w18
  40d47c:	msub	w0, w1, w12, w17
  40d480:	orr	w18, w18, w0
  40d484:	cbnz	w18, 40d4a0 <__fxstatat@plt+0xa2f0>
  40d488:	cmp	w28, w13
  40d48c:	b.eq	40d4b0 <__fxstatat@plt+0xa300>  // b.none
  40d490:	add	w18, w28, w28, lsl #2
  40d494:	lsl	w28, w18, #1
  40d498:	cmp	w28, w8
  40d49c:	b.lt	40d410 <__fxstatat@plt+0xa260>  // b.tstop
  40d4a0:	str	w28, [x21, #8]
  40d4a4:	cbnz	w28, 40d4c4 <__fxstatat@plt+0xa314>
  40d4a8:	mov	w8, wzr
  40d4ac:	b	40d3ac <__fxstatat@plt+0xa1fc>
  40d4b0:	mvn	w8, w15
  40d4b4:	and	w8, w8, #0x1
  40d4b8:	lsl	w12, w13, w8
  40d4bc:	mov	w28, w12
  40d4c0:	str	w12, [x21, #8]
  40d4c4:	mov	w8, #0x9400                	// #37888
  40d4c8:	movk	w8, #0x7735, lsl #16
  40d4cc:	cmp	w28, w8
  40d4d0:	cset	w8, eq  // eq = none
  40d4d4:	cmp	x25, x26
  40d4d8:	b.lt	40d4ec <__fxstatat@plt+0xa33c>  // b.tstop
  40d4dc:	cmp	w24, w23
  40d4e0:	b.gt	40d4f4 <__fxstatat@plt+0xa344>
  40d4e4:	cmp	x26, x25
  40d4e8:	b.ne	40d4f4 <__fxstatat@plt+0xa344>  // b.any
  40d4ec:	mov	w0, #0x1                   	// #1
  40d4f0:	b	40d504 <__fxstatat@plt+0xa354>
  40d4f4:	bic	x11, x25, x8
  40d4f8:	cmp	x26, x11
  40d4fc:	b.ge	40d524 <__fxstatat@plt+0xa374>  // b.tcont
  40d500:	mov	w0, #0xffffffff            	// #-1
  40d504:	ldp	x20, x19, [sp, #272]
  40d508:	ldp	x22, x21, [sp, #256]
  40d50c:	ldp	x24, x23, [sp, #240]
  40d510:	ldp	x26, x25, [sp, #224]
  40d514:	ldp	x28, x27, [sp, #208]
  40d518:	ldp	x29, x30, [sp, #192]
  40d51c:	add	sp, sp, #0x120
  40d520:	ret
  40d524:	b.ne	40d538 <__fxstatat@plt+0xa388>  // b.any
  40d528:	sdiv	w11, w24, w28
  40d52c:	mul	w11, w11, w28
  40d530:	cmp	w11, w23
  40d534:	b.gt	40d500 <__fxstatat@plt+0xa350>
  40d538:	mov	w11, #0x8e39                	// #36409
  40d53c:	sxtw	x9, w9
  40d540:	movk	w11, #0x38e3, lsl #16
  40d544:	stp	x10, x9, [x29, #-56]
  40d548:	umull	x9, w28, w11
  40d54c:	lsr	x9, x9, #33
  40d550:	add	w9, w9, w23
  40d554:	orr	x8, x26, x8
  40d558:	sxtw	x9, w9
  40d55c:	sub	x2, x29, #0x38
  40d560:	mov	w3, #0x100                 	// #256
  40d564:	mov	w0, w20
  40d568:	mov	x1, x19
  40d56c:	stp	x8, x9, [x29, #-40]
  40d570:	bl	402f70 <utimensat@plt>
  40d574:	cbnz	w0, 40d5cc <__fxstatat@plt+0xa41c>
  40d578:	add	x2, sp, #0x8
  40d57c:	mov	w3, #0x100                 	// #256
  40d580:	mov	w0, w20
  40d584:	mov	x1, x19
  40d588:	bl	4123d0 <__fxstatat@plt+0xf220>
  40d58c:	ldp	x9, x11, [sp, #96]
  40d590:	mov	w22, w0
  40d594:	sxtw	x10, w22
  40d598:	sxtw	x8, w23
  40d59c:	eor	x9, x9, x26
  40d5a0:	orr	x9, x9, x10
  40d5a4:	eor	x10, x11, x8
  40d5a8:	orr	x9, x9, x10
  40d5ac:	cbz	x9, 40d5c8 <__fxstatat@plt+0xa418>
  40d5b0:	sub	x2, x29, #0x38
  40d5b4:	mov	w3, #0x100                 	// #256
  40d5b8:	mov	w0, w20
  40d5bc:	mov	x1, x19
  40d5c0:	stp	x26, x8, [x29, #-40]
  40d5c4:	bl	402f70 <utimensat@plt>
  40d5c8:	cbz	w22, 40d5d4 <__fxstatat@plt+0xa424>
  40d5cc:	mov	w0, #0xfffffffe            	// #-2
  40d5d0:	b	40d504 <__fxstatat@plt+0xa354>
  40d5d4:	ldr	w8, [sp, #96]
  40d5d8:	ldr	w10, [sp, #104]
  40d5dc:	mov	w11, #0xca00                	// #51712
  40d5e0:	movk	w11, #0x3b9a, lsl #16
  40d5e4:	and	w8, w8, #0x1
  40d5e8:	mov	w9, #0xcccd                	// #52429
  40d5ec:	madd	w11, w8, w11, w10
  40d5f0:	mov	w10, #0x9998                	// #39320
  40d5f4:	movk	w9, #0xcccc, lsl #16
  40d5f8:	movk	w10, #0x1999, lsl #16
  40d5fc:	madd	w8, w11, w9, w10
  40d600:	ror	w8, w8, #1
  40d604:	cmp	w8, w10
  40d608:	b.ls	40d614 <__fxstatat@plt+0xa464>  // b.plast
  40d60c:	mov	w8, #0x1                   	// #1
  40d610:	b	40d3ac <__fxstatat@plt+0xa1fc>
  40d614:	mov	w12, #0xca00                	// #51712
  40d618:	mov	w13, #0x6667                	// #26215
  40d61c:	mov	w14, #0x9999                	// #39321
  40d620:	mov	w8, #0x1                   	// #1
  40d624:	movk	w12, #0x3b9a, lsl #16
  40d628:	movk	w13, #0x6666, lsl #16
  40d62c:	movk	w14, #0x1999, lsl #16
  40d630:	cmp	w8, w12
  40d634:	b.eq	40d66c <__fxstatat@plt+0xa4bc>  // b.none
  40d638:	add	w8, w8, w8, lsl #2
  40d63c:	lsl	w8, w8, #1
  40d640:	cmp	w8, w28
  40d644:	b.eq	40d678 <__fxstatat@plt+0xa4c8>  // b.none
  40d648:	smull	x11, w11, w13
  40d64c:	lsr	x15, x11, #63
  40d650:	asr	x11, x11, #34
  40d654:	add	w11, w11, w15
  40d658:	madd	w15, w11, w9, w10
  40d65c:	ror	w15, w15, #1
  40d660:	cmp	w15, w14
  40d664:	b.cc	40d630 <__fxstatat@plt+0xa480>  // b.lo, b.ul, b.last
  40d668:	b	40d3ac <__fxstatat@plt+0xa1fc>
  40d66c:	mov	w8, #0x9400                	// #37888
  40d670:	movk	w8, #0x7735, lsl #16
  40d674:	b	40d3ac <__fxstatat@plt+0xa1fc>
  40d678:	mov	w8, w28
  40d67c:	b	40d3ac <__fxstatat@plt+0xa1fc>
  40d680:	ldr	x8, [x0]
  40d684:	udiv	x9, x8, x1
  40d688:	msub	x0, x9, x1, x8
  40d68c:	ret
  40d690:	ldr	x8, [x0]
  40d694:	ldr	x9, [x1]
  40d698:	cmp	x8, x9
  40d69c:	cset	w0, eq  // eq = none
  40d6a0:	ret
  40d6a4:	mov	w3, #0x100                 	// #256
  40d6a8:	b	402f70 <utimensat@plt>
  40d6ac:	sub	sp, sp, #0x140
  40d6b0:	stp	x29, x30, [sp, #240]
  40d6b4:	add	x29, sp, #0xf0
  40d6b8:	cmp	x2, #0x0
  40d6bc:	sub	x8, x29, #0x20
  40d6c0:	stp	x22, x21, [sp, #288]
  40d6c4:	stp	x20, x19, [sp, #304]
  40d6c8:	mov	x21, x2
  40d6cc:	mov	x20, x1
  40d6d0:	mov	w19, w0
  40d6d4:	csel	x22, xzr, x8, eq  // eq = none
  40d6d8:	stp	x28, x25, [sp, #256]
  40d6dc:	stp	x24, x23, [sp, #272]
  40d6e0:	stur	x22, [x29, #-40]
  40d6e4:	cbz	x2, 40d710 <__fxstatat@plt+0xa560>
  40d6e8:	ldr	q0, [x21]
  40d6ec:	mov	x0, x22
  40d6f0:	stur	q0, [x29, #-32]
  40d6f4:	ldr	q0, [x21, #16]
  40d6f8:	stur	q0, [x29, #-16]
  40d6fc:	bl	40da18 <__fxstatat@plt+0xa868>
  40d700:	mov	w23, w0
  40d704:	tbnz	w0, #31, 40d728 <__fxstatat@plt+0xa578>
  40d708:	tbnz	w19, #31, 40d718 <__fxstatat@plt+0xa568>
  40d70c:	b	40d74c <__fxstatat@plt+0xa59c>
  40d710:	mov	w23, wzr
  40d714:	tbz	w19, #31, 40d74c <__fxstatat@plt+0xa59c>
  40d718:	cbnz	x20, 40d74c <__fxstatat@plt+0xa59c>
  40d71c:	bl	403110 <__errno_location@plt>
  40d720:	mov	w8, #0x9                   	// #9
  40d724:	str	w8, [x0]
  40d728:	mov	w24, #0xffffffff            	// #-1
  40d72c:	mov	w0, w24
  40d730:	ldp	x20, x19, [sp, #304]
  40d734:	ldp	x22, x21, [sp, #288]
  40d738:	ldp	x24, x23, [sp, #272]
  40d73c:	ldp	x28, x25, [sp, #256]
  40d740:	ldp	x29, x30, [sp, #240]
  40d744:	add	sp, sp, #0x140
  40d748:	ret
  40d74c:	adrp	x25, 425000 <__fxstatat@plt+0x21e50>
  40d750:	ldr	w8, [x25, #2712]
  40d754:	tbnz	w8, #31, 40d810 <__fxstatat@plt+0xa660>
  40d758:	cmp	w23, #0x2
  40d75c:	b.ne	40d7c0 <__fxstatat@plt+0xa610>  // b.any
  40d760:	add	x1, sp, #0x48
  40d764:	tbnz	w19, #31, 40d778 <__fxstatat@plt+0xa5c8>
  40d768:	mov	w0, w19
  40d76c:	bl	4123b0 <__fxstatat@plt+0xf200>
  40d770:	cbnz	w0, 40d728 <__fxstatat@plt+0xa578>
  40d774:	b	40d784 <__fxstatat@plt+0xa5d4>
  40d778:	mov	x0, x20
  40d77c:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  40d780:	cbnz	w0, 40d728 <__fxstatat@plt+0xa578>
  40d784:	ldr	x8, [x22, #8]
  40d788:	mov	w9, #0x3ffffffe            	// #1073741822
  40d78c:	cmp	x8, x9
  40d790:	add	x8, sp, #0x48
  40d794:	b.ne	40d7a4 <__fxstatat@plt+0xa5f4>  // b.any
  40d798:	ldur	q0, [x8, #72]
  40d79c:	str	q0, [x22]
  40d7a0:	b	40d7bc <__fxstatat@plt+0xa60c>
  40d7a4:	ldr	x9, [x22, #24]
  40d7a8:	mov	w10, #0x3ffffffe            	// #1073741822
  40d7ac:	cmp	x9, x10
  40d7b0:	b.ne	40d7bc <__fxstatat@plt+0xa60c>  // b.any
  40d7b4:	ldur	q0, [x8, #88]
  40d7b8:	str	q0, [x22, #16]
  40d7bc:	mov	w23, #0x3                   	// #3
  40d7c0:	tbz	w19, #31, 40d7ec <__fxstatat@plt+0xa63c>
  40d7c4:	mov	w0, #0xffffff9c            	// #-100
  40d7c8:	mov	x1, x20
  40d7cc:	mov	x2, x22
  40d7d0:	mov	w3, wzr
  40d7d4:	bl	402f70 <utimensat@plt>
  40d7d8:	cmp	w0, #0x1
  40d7dc:	b.lt	40d9ac <__fxstatat@plt+0xa7fc>  // b.tstop
  40d7e0:	bl	403110 <__errno_location@plt>
  40d7e4:	mov	w8, #0x26                  	// #38
  40d7e8:	str	w8, [x0]
  40d7ec:	tbnz	w19, #31, 40d810 <__fxstatat@plt+0xa660>
  40d7f0:	mov	w0, w19
  40d7f4:	mov	x1, x22
  40d7f8:	bl	402c30 <futimens@plt>
  40d7fc:	cmp	w0, #0x1
  40d800:	b.lt	40d980 <__fxstatat@plt+0xa7d0>  // b.tstop
  40d804:	bl	403110 <__errno_location@plt>
  40d808:	mov	w8, #0x26                  	// #38
  40d80c:	str	w8, [x0]
  40d810:	mov	w8, #0xffffffff            	// #-1
  40d814:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40d818:	str	w8, [x25, #2712]
  40d81c:	str	w8, [x9, #2716]
  40d820:	cbz	w23, 40d844 <__fxstatat@plt+0xa694>
  40d824:	cmp	w23, #0x3
  40d828:	b.ne	40d8c0 <__fxstatat@plt+0xa710>  // b.any
  40d82c:	cbz	x21, 40d8d8 <__fxstatat@plt+0xa728>
  40d830:	add	x0, sp, #0x48
  40d834:	sub	x1, x29, #0x28
  40d838:	bl	40dad0 <__fxstatat@plt+0xa920>
  40d83c:	tbnz	w0, #0, 40da10 <__fxstatat@plt+0xa860>
  40d840:	ldur	x22, [x29, #-40]
  40d844:	cbz	x22, 40d8e0 <__fxstatat@plt+0xa730>
  40d848:	ldr	x8, [x22]
  40d84c:	mov	x9, #0xf7cf                	// #63439
  40d850:	movk	x9, #0xe353, lsl #16
  40d854:	movk	x9, #0x9ba5, lsl #32
  40d858:	str	x8, [sp, #40]
  40d85c:	ldr	x8, [x22, #8]
  40d860:	movk	x9, #0x20c4, lsl #48
  40d864:	add	x21, sp, #0x28
  40d868:	smulh	x8, x8, x9
  40d86c:	asr	x10, x8, #7
  40d870:	add	x8, x10, x8, lsr #63
  40d874:	str	x8, [sp, #48]
  40d878:	ldr	x8, [x22, #16]
  40d87c:	str	x8, [sp, #56]
  40d880:	ldr	x8, [x22, #24]
  40d884:	smulh	x8, x8, x9
  40d888:	asr	x9, x8, #7
  40d88c:	add	x8, x9, x8, lsr #63
  40d890:	str	x8, [sp, #64]
  40d894:	tbnz	w19, #31, 40d8e8 <__fxstatat@plt+0xa738>
  40d898:	mov	w0, w19
  40d89c:	mov	x1, xzr
  40d8a0:	mov	x2, x21
  40d8a4:	bl	402be0 <futimesat@plt>
  40d8a8:	cbz	w0, 40d900 <__fxstatat@plt+0xa750>
  40d8ac:	cbz	x20, 40d728 <__fxstatat@plt+0xa578>
  40d8b0:	mov	x0, x20
  40d8b4:	mov	x1, x21
  40d8b8:	bl	403040 <utimes@plt>
  40d8bc:	b	40d8f8 <__fxstatat@plt+0xa748>
  40d8c0:	add	x1, sp, #0x48
  40d8c4:	tbnz	w19, #31, 40d99c <__fxstatat@plt+0xa7ec>
  40d8c8:	mov	w0, w19
  40d8cc:	bl	4123b0 <__fxstatat@plt+0xf200>
  40d8d0:	cbnz	w0, 40d728 <__fxstatat@plt+0xa578>
  40d8d4:	b	40d82c <__fxstatat@plt+0xa67c>
  40d8d8:	mov	x22, xzr
  40d8dc:	cbnz	x22, 40d848 <__fxstatat@plt+0xa698>
  40d8e0:	mov	x21, xzr
  40d8e4:	tbz	w19, #31, 40d898 <__fxstatat@plt+0xa6e8>
  40d8e8:	mov	w0, #0xffffff9c            	// #-100
  40d8ec:	mov	x1, x20
  40d8f0:	mov	x2, x21
  40d8f4:	bl	402be0 <futimesat@plt>
  40d8f8:	mov	w24, w0
  40d8fc:	b	40d72c <__fxstatat@plt+0xa57c>
  40d900:	cbz	x21, 40da10 <__fxstatat@plt+0xa860>
  40d904:	ldr	x23, [x21, #8]
  40d908:	ldr	x20, [x21, #24]
  40d90c:	mov	w22, #0xa11f                	// #41247
  40d910:	movk	w22, #0x7, lsl #16
  40d914:	cmp	x23, x22
  40d918:	b.gt	40d924 <__fxstatat@plt+0xa774>
  40d91c:	cmp	x20, x22
  40d920:	b.le	40da10 <__fxstatat@plt+0xa860>
  40d924:	add	x1, sp, #0x48
  40d928:	mov	w0, w19
  40d92c:	bl	4123b0 <__fxstatat@plt+0xf200>
  40d930:	cbnz	w0, 40da10 <__fxstatat@plt+0xa860>
  40d934:	ldr	q0, [x21]
  40d938:	add	x9, x21, #0x10
  40d93c:	ldr	x10, [x21]
  40d940:	ldr	x8, [x21, #16]
  40d944:	str	q0, [sp]
  40d948:	ldr	q0, [x9]
  40d94c:	ldr	x11, [sp, #144]
  40d950:	ldr	x9, [sp, #160]
  40d954:	mov	x2, xzr
  40d958:	cmp	x23, x22
  40d95c:	str	q0, [sp, #16]
  40d960:	b.le	40d9d8 <__fxstatat@plt+0xa828>
  40d964:	sub	x10, x11, x10
  40d968:	cmp	x10, #0x1
  40d96c:	b.ne	40d9d8 <__fxstatat@plt+0xa828>  // b.any
  40d970:	ldr	x10, [sp, #152]
  40d974:	cbz	x10, 40d9d0 <__fxstatat@plt+0xa820>
  40d978:	mov	x2, xzr
  40d97c:	b	40d9d8 <__fxstatat@plt+0xa828>
  40d980:	mov	w24, w0
  40d984:	cbz	w0, 40d9c4 <__fxstatat@plt+0xa814>
  40d988:	bl	403110 <__errno_location@plt>
  40d98c:	ldr	w8, [x0]
  40d990:	cmp	w8, #0x26
  40d994:	b.eq	40d810 <__fxstatat@plt+0xa660>  // b.none
  40d998:	b	40d9c4 <__fxstatat@plt+0xa814>
  40d99c:	mov	x0, x20
  40d9a0:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  40d9a4:	cbnz	w0, 40d728 <__fxstatat@plt+0xa578>
  40d9a8:	b	40d82c <__fxstatat@plt+0xa67c>
  40d9ac:	mov	w24, w0
  40d9b0:	cbz	w0, 40d9c4 <__fxstatat@plt+0xa814>
  40d9b4:	bl	403110 <__errno_location@plt>
  40d9b8:	ldr	w8, [x0]
  40d9bc:	cmp	w8, #0x26
  40d9c0:	b.eq	40d7ec <__fxstatat@plt+0xa63c>  // b.none
  40d9c4:	mov	w8, #0x1                   	// #1
  40d9c8:	str	w8, [x25, #2712]
  40d9cc:	b	40d72c <__fxstatat@plt+0xa57c>
  40d9d0:	mov	x2, sp
  40d9d4:	str	xzr, [sp, #8]
  40d9d8:	cmp	x20, x22
  40d9dc:	b.le	40d9f4 <__fxstatat@plt+0xa844>
  40d9e0:	sub	x8, x9, x8
  40d9e4:	cmp	x8, #0x1
  40d9e8:	b.ne	40d9f4 <__fxstatat@plt+0xa844>  // b.any
  40d9ec:	ldr	x8, [sp, #168]
  40d9f0:	cbz	x8, 40d9fc <__fxstatat@plt+0xa84c>
  40d9f4:	cbnz	x2, 40da04 <__fxstatat@plt+0xa854>
  40d9f8:	b	40da10 <__fxstatat@plt+0xa860>
  40d9fc:	mov	x2, sp
  40da00:	str	xzr, [sp, #24]
  40da04:	mov	w0, w19
  40da08:	mov	x1, xzr
  40da0c:	bl	402be0 <futimesat@plt>
  40da10:	mov	w24, wzr
  40da14:	b	40d72c <__fxstatat@plt+0xa57c>
  40da18:	stp	x29, x30, [sp, #-16]!
  40da1c:	ldr	x10, [x0, #8]
  40da20:	mov	w9, #0xca00                	// #51712
  40da24:	movk	w9, #0x3b9a, lsl #16
  40da28:	mov	x29, sp
  40da2c:	cmp	x10, x9
  40da30:	and	x11, x10, #0xfffffffffffffffe
  40da34:	b.cc	40da44 <__fxstatat@plt+0xa894>  // b.lo, b.ul, b.last
  40da38:	mov	w8, #0x3ffffffe            	// #1073741822
  40da3c:	cmp	x11, x8
  40da40:	b.ne	40da60 <__fxstatat@plt+0xa8b0>  // b.any
  40da44:	ldr	x8, [x0, #24]
  40da48:	cmp	x8, x9
  40da4c:	and	x9, x8, #0xfffffffffffffffe
  40da50:	b.cc	40da74 <__fxstatat@plt+0xa8c4>  // b.lo, b.ul, b.last
  40da54:	mov	w12, #0x3ffffffe            	// #1073741822
  40da58:	cmp	x9, x12
  40da5c:	b.eq	40da74 <__fxstatat@plt+0xa8c4>  // b.none
  40da60:	bl	403110 <__errno_location@plt>
  40da64:	mov	w8, #0x16                  	// #22
  40da68:	str	w8, [x0]
  40da6c:	mov	w0, #0xffffffff            	// #-1
  40da70:	b	40dac8 <__fxstatat@plt+0xa918>
  40da74:	mov	w12, #0x3ffffffe            	// #1073741822
  40da78:	cmp	x11, x12
  40da7c:	b.ne	40da98 <__fxstatat@plt+0xa8e8>  // b.any
  40da80:	mov	w11, #0x3ffffffe            	// #1073741822
  40da84:	cmp	x10, x11
  40da88:	cset	w10, eq  // eq = none
  40da8c:	mov	w11, #0x1                   	// #1
  40da90:	str	xzr, [x0]
  40da94:	b	40daa0 <__fxstatat@plt+0xa8f0>
  40da98:	mov	w11, wzr
  40da9c:	mov	w10, wzr
  40daa0:	mov	w12, #0x3ffffffe            	// #1073741822
  40daa4:	cmp	x9, x12
  40daa8:	b.ne	40dac0 <__fxstatat@plt+0xa910>  // b.any
  40daac:	mov	w9, #0x3ffffffe            	// #1073741822
  40dab0:	cmp	x8, x9
  40dab4:	cinc	w10, w10, eq  // eq = none
  40dab8:	mov	w11, #0x1                   	// #1
  40dabc:	str	xzr, [x0, #16]
  40dac0:	cmp	w10, #0x1
  40dac4:	cinc	w0, w11, eq  // eq = none
  40dac8:	ldp	x29, x30, [sp], #16
  40dacc:	ret
  40dad0:	stp	x29, x30, [sp, #-32]!
  40dad4:	stp	x20, x19, [sp, #16]
  40dad8:	ldr	x19, [x1]
  40dadc:	mov	w9, #0x3fffffff            	// #1073741823
  40dae0:	mov	x20, x0
  40dae4:	mov	x29, sp
  40dae8:	ldr	x8, [x19, #8]
  40daec:	cmp	x8, x9
  40daf0:	b.eq	40db18 <__fxstatat@plt+0xa968>  // b.none
  40daf4:	mov	w9, #0x3ffffffe            	// #1073741822
  40daf8:	cmp	x8, x9
  40dafc:	b.ne	40db48 <__fxstatat@plt+0xa998>  // b.any
  40db00:	ldr	x8, [x19, #24]
  40db04:	mov	w9, #0x3ffffffe            	// #1073741822
  40db08:	cmp	x8, x9
  40db0c:	b.ne	40db34 <__fxstatat@plt+0xa984>  // b.any
  40db10:	mov	w0, #0x1                   	// #1
  40db14:	b	40db80 <__fxstatat@plt+0xa9d0>
  40db18:	ldr	x8, [x19, #24]
  40db1c:	mov	w9, #0x3fffffff            	// #1073741823
  40db20:	cmp	x8, x9
  40db24:	b.ne	40db40 <__fxstatat@plt+0xa990>  // b.any
  40db28:	mov	w0, wzr
  40db2c:	str	xzr, [x1]
  40db30:	b	40db80 <__fxstatat@plt+0xa9d0>
  40db34:	ldur	q0, [x20, #72]
  40db38:	str	q0, [x19]
  40db3c:	b	40db48 <__fxstatat@plt+0xa998>
  40db40:	mov	x0, x19
  40db44:	bl	411204 <__fxstatat@plt+0xe054>
  40db48:	ldr	x8, [x19, #24]
  40db4c:	mov	w9, #0x3fffffff            	// #1073741823
  40db50:	cmp	x8, x9
  40db54:	b.eq	40db74 <__fxstatat@plt+0xa9c4>  // b.none
  40db58:	mov	w9, #0x3ffffffe            	// #1073741822
  40db5c:	cmp	x8, x9
  40db60:	b.ne	40db7c <__fxstatat@plt+0xa9cc>  // b.any
  40db64:	ldur	q0, [x20, #88]
  40db68:	mov	w0, wzr
  40db6c:	str	q0, [x19, #16]
  40db70:	b	40db80 <__fxstatat@plt+0xa9d0>
  40db74:	add	x0, x19, #0x10
  40db78:	bl	411204 <__fxstatat@plt+0xe054>
  40db7c:	mov	w0, wzr
  40db80:	ldp	x20, x19, [sp, #16]
  40db84:	ldp	x29, x30, [sp], #32
  40db88:	ret
  40db8c:	mov	x8, x0
  40db90:	mov	w0, #0xffffffff            	// #-1
  40db94:	mov	x2, x1
  40db98:	mov	x1, x8
  40db9c:	b	40d6ac <__fxstatat@plt+0xa4fc>
  40dba0:	sub	sp, sp, #0xf0
  40dba4:	stp	x29, x30, [sp, #176]
  40dba8:	add	x29, sp, #0xb0
  40dbac:	sub	x8, x29, #0x20
  40dbb0:	cmp	x1, #0x0
  40dbb4:	stp	x22, x21, [sp, #208]
  40dbb8:	stp	x20, x19, [sp, #224]
  40dbbc:	mov	x20, x1
  40dbc0:	mov	x19, x0
  40dbc4:	csel	x21, xzr, x8, eq  // eq = none
  40dbc8:	str	x23, [sp, #192]
  40dbcc:	stur	x21, [x29, #-40]
  40dbd0:	cbz	x1, 40dbf8 <__fxstatat@plt+0xaa48>
  40dbd4:	ldr	q0, [x20]
  40dbd8:	mov	x0, x21
  40dbdc:	str	q0, [x8]
  40dbe0:	ldr	q0, [x20, #16]
  40dbe4:	str	q0, [x8, #16]
  40dbe8:	bl	40da18 <__fxstatat@plt+0xa868>
  40dbec:	mov	w22, w0
  40dbf0:	tbz	w0, #31, 40dbfc <__fxstatat@plt+0xaa4c>
  40dbf4:	b	40dcec <__fxstatat@plt+0xab3c>
  40dbf8:	mov	w22, wzr
  40dbfc:	adrp	x23, 425000 <__fxstatat@plt+0x21e50>
  40dc00:	ldr	w8, [x23, #2716]
  40dc04:	tbnz	w8, #31, 40dc80 <__fxstatat@plt+0xaad0>
  40dc08:	cmp	w22, #0x2
  40dc0c:	b.ne	40dc58 <__fxstatat@plt+0xaaa8>  // b.any
  40dc10:	add	x1, sp, #0x8
  40dc14:	mov	x0, x19
  40dc18:	bl	4123c0 <__fxstatat@plt+0xf210>
  40dc1c:	cbnz	w0, 40dcec <__fxstatat@plt+0xab3c>
  40dc20:	ldr	x8, [x21, #8]
  40dc24:	mov	w9, #0x3ffffffe            	// #1073741822
  40dc28:	cmp	x8, x9
  40dc2c:	b.ne	40dc3c <__fxstatat@plt+0xaa8c>  // b.any
  40dc30:	ldur	q0, [sp, #80]
  40dc34:	str	q0, [x21]
  40dc38:	b	40dc54 <__fxstatat@plt+0xaaa4>
  40dc3c:	ldr	x8, [x21, #24]
  40dc40:	mov	w9, #0x3ffffffe            	// #1073741822
  40dc44:	cmp	x8, x9
  40dc48:	b.ne	40dc54 <__fxstatat@plt+0xaaa4>  // b.any
  40dc4c:	ldur	q0, [sp, #96]
  40dc50:	str	q0, [x21, #16]
  40dc54:	mov	w22, #0x3                   	// #3
  40dc58:	mov	w0, #0xffffff9c            	// #-100
  40dc5c:	mov	w3, #0x100                 	// #256
  40dc60:	mov	x1, x19
  40dc64:	mov	x2, x21
  40dc68:	bl	402f70 <utimensat@plt>
  40dc6c:	cmp	w0, #0x1
  40dc70:	b.lt	40dd0c <__fxstatat@plt+0xab5c>  // b.tstop
  40dc74:	bl	403110 <__errno_location@plt>
  40dc78:	mov	w8, #0x26                  	// #38
  40dc7c:	str	w8, [x0]
  40dc80:	mov	w8, #0xffffffff            	// #-1
  40dc84:	str	w8, [x23, #2716]
  40dc88:	cbz	w22, 40dcc0 <__fxstatat@plt+0xab10>
  40dc8c:	cmp	w22, #0x3
  40dc90:	b.eq	40dca4 <__fxstatat@plt+0xaaf4>  // b.none
  40dc94:	add	x1, sp, #0x8
  40dc98:	mov	x0, x19
  40dc9c:	bl	4123c0 <__fxstatat@plt+0xf210>
  40dca0:	cbnz	w0, 40dcec <__fxstatat@plt+0xab3c>
  40dca4:	cbz	x20, 40dcd0 <__fxstatat@plt+0xab20>
  40dca8:	add	x0, sp, #0x8
  40dcac:	sub	x1, x29, #0x28
  40dcb0:	bl	40dad0 <__fxstatat@plt+0xa920>
  40dcb4:	tbz	w0, #0, 40dcd0 <__fxstatat@plt+0xab20>
  40dcb8:	mov	w21, wzr
  40dcbc:	b	40dcf0 <__fxstatat@plt+0xab40>
  40dcc0:	add	x1, sp, #0x8
  40dcc4:	mov	x0, x19
  40dcc8:	bl	4123c0 <__fxstatat@plt+0xf210>
  40dccc:	cbnz	w0, 40dcec <__fxstatat@plt+0xab3c>
  40dcd0:	ldr	w8, [sp, #24]
  40dcd4:	and	w8, w8, #0xf000
  40dcd8:	cmp	w8, #0xa, lsl #12
  40dcdc:	b.ne	40dd38 <__fxstatat@plt+0xab88>  // b.any
  40dce0:	bl	403110 <__errno_location@plt>
  40dce4:	mov	w8, #0x26                  	// #38
  40dce8:	str	w8, [x0]
  40dcec:	mov	w21, #0xffffffff            	// #-1
  40dcf0:	mov	w0, w21
  40dcf4:	ldp	x20, x19, [sp, #224]
  40dcf8:	ldp	x22, x21, [sp, #208]
  40dcfc:	ldr	x23, [sp, #192]
  40dd00:	ldp	x29, x30, [sp, #176]
  40dd04:	add	sp, sp, #0xf0
  40dd08:	ret
  40dd0c:	mov	w21, w0
  40dd10:	cbz	w0, 40dd24 <__fxstatat@plt+0xab74>
  40dd14:	bl	403110 <__errno_location@plt>
  40dd18:	ldr	w8, [x0]
  40dd1c:	cmp	w8, #0x26
  40dd20:	b.eq	40dc80 <__fxstatat@plt+0xaad0>  // b.none
  40dd24:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40dd28:	mov	w9, #0x1                   	// #1
  40dd2c:	str	w9, [x8, #2712]
  40dd30:	str	w9, [x23, #2716]
  40dd34:	b	40dcf0 <__fxstatat@plt+0xab40>
  40dd38:	ldur	x2, [x29, #-40]
  40dd3c:	mov	w0, #0xffffffff            	// #-1
  40dd40:	mov	x1, x19
  40dd44:	bl	40d6ac <__fxstatat@plt+0xa4fc>
  40dd48:	mov	w21, w0
  40dd4c:	b	40dcf0 <__fxstatat@plt+0xab40>
  40dd50:	sub	sp, sp, #0x30
  40dd54:	stp	x29, x30, [sp, #32]
  40dd58:	ldp	q1, q0, [x3]
  40dd5c:	mov	x4, x2
  40dd60:	mov	x5, sp
  40dd64:	mov	x2, xzr
  40dd68:	mov	w3, wzr
  40dd6c:	add	x29, sp, #0x20
  40dd70:	stp	q1, q0, [sp]
  40dd74:	bl	40dd84 <__fxstatat@plt+0xabd4>
  40dd78:	ldp	x29, x30, [sp, #32]
  40dd7c:	add	sp, sp, #0x30
  40dd80:	ret
  40dd84:	sub	sp, sp, #0x60
  40dd88:	stp	x29, x30, [sp, #32]
  40dd8c:	str	x23, [sp, #48]
  40dd90:	stp	x22, x21, [sp, #64]
  40dd94:	stp	x20, x19, [sp, #80]
  40dd98:	ldp	q1, q0, [x5]
  40dd9c:	mov	w20, w1
  40dda0:	mov	w23, w0
  40dda4:	mov	x1, sp
  40dda8:	mov	x0, x4
  40ddac:	add	x29, sp, #0x20
  40ddb0:	mov	w21, w3
  40ddb4:	mov	x22, x2
  40ddb8:	stp	q1, q0, [sp]
  40ddbc:	bl	40e644 <__fxstatat@plt+0xb494>
  40ddc0:	cbz	x0, 40de28 <__fxstatat@plt+0xac78>
  40ddc4:	mov	x19, x0
  40ddc8:	cbz	x22, 40ddf0 <__fxstatat@plt+0xac40>
  40ddcc:	adrp	x4, 413000 <__fxstatat@plt+0xfe50>
  40ddd0:	add	x4, x4, #0x909
  40ddd4:	mov	w0, w23
  40ddd8:	mov	w1, w20
  40dddc:	mov	x2, x22
  40dde0:	mov	w3, w21
  40dde4:	mov	x5, x19
  40dde8:	bl	403170 <error_at_line@plt>
  40ddec:	b	40de08 <__fxstatat@plt+0xac58>
  40ddf0:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40ddf4:	add	x2, x2, #0x909
  40ddf8:	mov	w0, w23
  40ddfc:	mov	w1, w20
  40de00:	mov	x3, x19
  40de04:	bl	402a00 <error@plt>
  40de08:	mov	x0, x19
  40de0c:	bl	402ef0 <free@plt>
  40de10:	ldp	x20, x19, [sp, #80]
  40de14:	ldp	x22, x21, [sp, #64]
  40de18:	ldr	x23, [sp, #48]
  40de1c:	ldp	x29, x30, [sp, #32]
  40de20:	add	sp, sp, #0x60
  40de24:	ret
  40de28:	bl	403110 <__errno_location@plt>
  40de2c:	ldr	w19, [x0]
  40de30:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40de34:	add	x1, x1, #0x320
  40de38:	mov	w2, #0x5                   	// #5
  40de3c:	mov	x0, xzr
  40de40:	bl	403060 <dcgettext@plt>
  40de44:	mov	x2, x0
  40de48:	mov	w0, wzr
  40de4c:	mov	w1, w19
  40de50:	bl	402a00 <error@plt>
  40de54:	bl	402dd0 <abort@plt>
  40de58:	sub	sp, sp, #0x50
  40de5c:	str	x21, [sp, #48]
  40de60:	stp	x20, x19, [sp, #64]
  40de64:	mov	x21, x5
  40de68:	mov	x20, x4
  40de6c:	mov	x5, x3
  40de70:	mov	x4, x2
  40de74:	mov	x19, x0
  40de78:	stp	x29, x30, [sp, #32]
  40de7c:	add	x29, sp, #0x20
  40de80:	cbz	x1, 40dea0 <__fxstatat@plt+0xacf0>
  40de84:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40de88:	mov	x3, x1
  40de8c:	add	x2, x2, #0x34a
  40de90:	mov	w1, #0x1                   	// #1
  40de94:	mov	x0, x19
  40de98:	bl	402e60 <__fprintf_chk@plt>
  40de9c:	b	40debc <__fxstatat@plt+0xad0c>
  40dea0:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40dea4:	add	x2, x2, #0x356
  40dea8:	mov	w1, #0x1                   	// #1
  40deac:	mov	x0, x19
  40deb0:	mov	x3, x4
  40deb4:	mov	x4, x5
  40deb8:	bl	402e60 <__fprintf_chk@plt>
  40debc:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40dec0:	add	x1, x1, #0x35d
  40dec4:	mov	w2, #0x5                   	// #5
  40dec8:	mov	x0, xzr
  40decc:	bl	403060 <dcgettext@plt>
  40ded0:	adrp	x2, 414000 <__fxstatat@plt+0x10e50>
  40ded4:	mov	x3, x0
  40ded8:	add	x2, x2, #0x612
  40dedc:	mov	w1, #0x1                   	// #1
  40dee0:	mov	w4, #0x7e3                 	// #2019
  40dee4:	mov	x0, x19
  40dee8:	bl	402e60 <__fprintf_chk@plt>
  40deec:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40def0:	add	x1, x1, #0x361
  40def4:	mov	w2, #0x5                   	// #5
  40def8:	mov	x0, xzr
  40defc:	bl	403060 <dcgettext@plt>
  40df00:	mov	x1, x19
  40df04:	bl	403070 <fputs_unlocked@plt>
  40df08:	cmp	x21, #0x9
  40df0c:	b.hi	40df60 <__fxstatat@plt+0xadb0>  // b.pmore
  40df10:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  40df14:	add	x8, x8, #0x340
  40df18:	adr	x9, 40df28 <__fxstatat@plt+0xad78>
  40df1c:	ldrb	w10, [x8, x21]
  40df20:	add	x9, x9, x10, lsl #2
  40df24:	br	x9
  40df28:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40df2c:	add	x1, x1, #0x42d
  40df30:	mov	w2, #0x5                   	// #5
  40df34:	mov	x0, xzr
  40df38:	bl	403060 <dcgettext@plt>
  40df3c:	ldr	x3, [x20]
  40df40:	mov	x2, x0
  40df44:	mov	x0, x19
  40df48:	ldp	x20, x19, [sp, #64]
  40df4c:	ldr	x21, [sp, #48]
  40df50:	ldp	x29, x30, [sp, #32]
  40df54:	mov	w1, #0x1                   	// #1
  40df58:	add	sp, sp, #0x50
  40df5c:	b	402e60 <__fprintf_chk@plt>
  40df60:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40df64:	add	x1, x1, #0x56c
  40df68:	b	40e0c4 <__fxstatat@plt+0xaf14>
  40df6c:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40df70:	add	x1, x1, #0x43d
  40df74:	mov	w2, #0x5                   	// #5
  40df78:	mov	x0, xzr
  40df7c:	bl	403060 <dcgettext@plt>
  40df80:	ldp	x3, x4, [x20]
  40df84:	mov	x2, x0
  40df88:	mov	x0, x19
  40df8c:	ldp	x20, x19, [sp, #64]
  40df90:	ldr	x21, [sp, #48]
  40df94:	ldp	x29, x30, [sp, #32]
  40df98:	mov	w1, #0x1                   	// #1
  40df9c:	add	sp, sp, #0x50
  40dfa0:	b	402e60 <__fprintf_chk@plt>
  40dfa4:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40dfa8:	add	x1, x1, #0x454
  40dfac:	mov	w2, #0x5                   	// #5
  40dfb0:	mov	x0, xzr
  40dfb4:	bl	403060 <dcgettext@plt>
  40dfb8:	ldp	x3, x4, [x20]
  40dfbc:	ldr	x5, [x20, #16]
  40dfc0:	mov	x2, x0
  40dfc4:	mov	x0, x19
  40dfc8:	ldp	x20, x19, [sp, #64]
  40dfcc:	ldr	x21, [sp, #48]
  40dfd0:	ldp	x29, x30, [sp, #32]
  40dfd4:	mov	w1, #0x1                   	// #1
  40dfd8:	add	sp, sp, #0x50
  40dfdc:	b	402e60 <__fprintf_chk@plt>
  40dfe0:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40dfe4:	add	x1, x1, #0x470
  40dfe8:	mov	w2, #0x5                   	// #5
  40dfec:	mov	x0, xzr
  40dff0:	bl	403060 <dcgettext@plt>
  40dff4:	ldp	x3, x4, [x20]
  40dff8:	ldp	x5, x6, [x20, #16]
  40dffc:	mov	x2, x0
  40e000:	mov	x0, x19
  40e004:	ldp	x20, x19, [sp, #64]
  40e008:	ldr	x21, [sp, #48]
  40e00c:	ldp	x29, x30, [sp, #32]
  40e010:	mov	w1, #0x1                   	// #1
  40e014:	add	sp, sp, #0x50
  40e018:	b	402e60 <__fprintf_chk@plt>
  40e01c:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e020:	add	x1, x1, #0x490
  40e024:	mov	w2, #0x5                   	// #5
  40e028:	mov	x0, xzr
  40e02c:	bl	403060 <dcgettext@plt>
  40e030:	ldp	x3, x4, [x20]
  40e034:	ldp	x5, x6, [x20, #16]
  40e038:	ldr	x7, [x20, #32]
  40e03c:	mov	x2, x0
  40e040:	mov	x0, x19
  40e044:	ldp	x20, x19, [sp, #64]
  40e048:	ldr	x21, [sp, #48]
  40e04c:	ldp	x29, x30, [sp, #32]
  40e050:	mov	w1, #0x1                   	// #1
  40e054:	add	sp, sp, #0x50
  40e058:	b	402e60 <__fprintf_chk@plt>
  40e05c:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e060:	add	x1, x1, #0x4b4
  40e064:	mov	w2, #0x5                   	// #5
  40e068:	mov	x0, xzr
  40e06c:	bl	403060 <dcgettext@plt>
  40e070:	ldp	x3, x4, [x20]
  40e074:	ldp	x5, x6, [x20, #16]
  40e078:	ldp	x7, x8, [x20, #32]
  40e07c:	mov	x2, x0
  40e080:	b	40e0b0 <__fxstatat@plt+0xaf00>
  40e084:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e088:	add	x1, x1, #0x4dc
  40e08c:	mov	w2, #0x5                   	// #5
  40e090:	mov	x0, xzr
  40e094:	bl	403060 <dcgettext@plt>
  40e098:	ldr	x9, [x20, #48]
  40e09c:	ldp	x3, x4, [x20]
  40e0a0:	ldp	x5, x6, [x20, #16]
  40e0a4:	ldp	x7, x8, [x20, #32]
  40e0a8:	mov	x2, x0
  40e0ac:	str	x9, [sp, #8]
  40e0b0:	mov	w1, #0x1                   	// #1
  40e0b4:	str	x8, [sp]
  40e0b8:	b	40e128 <__fxstatat@plt+0xaf78>
  40e0bc:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e0c0:	add	x1, x1, #0x538
  40e0c4:	mov	w2, #0x5                   	// #5
  40e0c8:	mov	x0, xzr
  40e0cc:	bl	403060 <dcgettext@plt>
  40e0d0:	ldp	x8, x9, [x20, #56]
  40e0d4:	ldp	x3, x4, [x20]
  40e0d8:	ldp	x5, x6, [x20, #16]
  40e0dc:	ldr	x7, [x20, #32]
  40e0e0:	ldur	q0, [x20, #40]
  40e0e4:	mov	x2, x0
  40e0e8:	str	x9, [sp, #24]
  40e0ec:	b	40e11c <__fxstatat@plt+0xaf6c>
  40e0f0:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e0f4:	add	x1, x1, #0x508
  40e0f8:	mov	w2, #0x5                   	// #5
  40e0fc:	mov	x0, xzr
  40e100:	bl	403060 <dcgettext@plt>
  40e104:	ldp	x3, x4, [x20]
  40e108:	ldp	x5, x6, [x20, #16]
  40e10c:	ldr	x7, [x20, #32]
  40e110:	ldur	q0, [x20, #40]
  40e114:	ldr	x8, [x20, #56]
  40e118:	mov	x2, x0
  40e11c:	str	x8, [sp, #16]
  40e120:	mov	w1, #0x1                   	// #1
  40e124:	str	q0, [sp]
  40e128:	mov	x0, x19
  40e12c:	bl	402e60 <__fprintf_chk@plt>
  40e130:	ldp	x20, x19, [sp, #64]
  40e134:	ldr	x21, [sp, #48]
  40e138:	ldp	x29, x30, [sp, #32]
  40e13c:	add	sp, sp, #0x50
  40e140:	ret
  40e144:	mov	x8, xzr
  40e148:	ldr	x9, [x4, x8, lsl #3]
  40e14c:	add	x8, x8, #0x1
  40e150:	cbnz	x9, 40e148 <__fxstatat@plt+0xaf98>
  40e154:	sub	x5, x8, #0x1
  40e158:	b	40de58 <__fxstatat@plt+0xaca8>
  40e15c:	sub	sp, sp, #0x60
  40e160:	stp	x29, x30, [sp, #80]
  40e164:	ldr	w8, [x4, #24]
  40e168:	mov	x5, xzr
  40e16c:	mov	x9, sp
  40e170:	add	x29, sp, #0x50
  40e174:	tbz	w8, #31, 40e19c <__fxstatat@plt+0xafec>
  40e178:	add	w11, w8, #0x8
  40e17c:	cmn	w8, #0x8
  40e180:	str	w11, [x4, #24]
  40e184:	b.gt	40e198 <__fxstatat@plt+0xafe8>
  40e188:	ldr	x10, [x4, #8]
  40e18c:	add	x10, x10, w8, sxtw
  40e190:	mov	w8, w11
  40e194:	b	40e1a8 <__fxstatat@plt+0xaff8>
  40e198:	mov	w8, w11
  40e19c:	ldr	x10, [x4]
  40e1a0:	add	x11, x10, #0x8
  40e1a4:	str	x11, [x4]
  40e1a8:	ldr	x10, [x10]
  40e1ac:	str	x10, [x9, x5, lsl #3]
  40e1b0:	cbz	x10, 40e1c0 <__fxstatat@plt+0xb010>
  40e1b4:	add	x5, x5, #0x1
  40e1b8:	cmp	x5, #0xa
  40e1bc:	b.ne	40e174 <__fxstatat@plt+0xafc4>  // b.any
  40e1c0:	mov	x4, sp
  40e1c4:	bl	40de58 <__fxstatat@plt+0xaca8>
  40e1c8:	ldp	x29, x30, [sp, #80]
  40e1cc:	add	sp, sp, #0x60
  40e1d0:	ret
  40e1d4:	sub	sp, sp, #0xf0
  40e1d8:	stp	x29, x30, [sp, #224]
  40e1dc:	add	x29, sp, #0xe0
  40e1e0:	mov	x8, #0xffffffffffffffe0    	// #-32
  40e1e4:	mov	x9, sp
  40e1e8:	sub	x10, x29, #0x60
  40e1ec:	movk	x8, #0xff80, lsl #32
  40e1f0:	add	x11, x29, #0x10
  40e1f4:	add	x9, x9, #0x80
  40e1f8:	add	x10, x10, #0x20
  40e1fc:	stp	x9, x8, [x29, #-16]
  40e200:	stp	x11, x10, [x29, #-32]
  40e204:	stp	x4, x5, [x29, #-96]
  40e208:	stp	x6, x7, [x29, #-80]
  40e20c:	stp	q0, q1, [sp]
  40e210:	ldp	q0, q1, [x29, #-32]
  40e214:	sub	x4, x29, #0x40
  40e218:	stp	q2, q3, [sp, #32]
  40e21c:	stp	q4, q5, [sp, #64]
  40e220:	stp	q6, q7, [sp, #96]
  40e224:	stp	q0, q1, [x29, #-64]
  40e228:	bl	40e15c <__fxstatat@plt+0xafac>
  40e22c:	ldp	x29, x30, [sp, #224]
  40e230:	add	sp, sp, #0xf0
  40e234:	ret
  40e238:	stp	x29, x30, [sp, #-16]!
  40e23c:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e240:	add	x1, x1, #0x5a8
  40e244:	mov	w2, #0x5                   	// #5
  40e248:	mov	x0, xzr
  40e24c:	mov	x29, sp
  40e250:	bl	403060 <dcgettext@plt>
  40e254:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40e258:	mov	x1, x0
  40e25c:	add	x2, x2, #0x531
  40e260:	mov	w0, #0x1                   	// #1
  40e264:	bl	402c70 <__printf_chk@plt>
  40e268:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e26c:	add	x1, x1, #0x5bd
  40e270:	mov	w2, #0x5                   	// #5
  40e274:	mov	x0, xzr
  40e278:	bl	403060 <dcgettext@plt>
  40e27c:	adrp	x2, 412000 <__fxstatat@plt+0xee50>
  40e280:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  40e284:	mov	x1, x0
  40e288:	add	x2, x2, #0xcdb
  40e28c:	add	x3, x3, #0x96
  40e290:	mov	w0, #0x1                   	// #1
  40e294:	bl	402c70 <__printf_chk@plt>
  40e298:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e29c:	add	x1, x1, #0x5d1
  40e2a0:	mov	w2, #0x5                   	// #5
  40e2a4:	mov	x0, xzr
  40e2a8:	bl	403060 <dcgettext@plt>
  40e2ac:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40e2b0:	ldr	x1, [x8, #1224]
  40e2b4:	ldp	x29, x30, [sp], #16
  40e2b8:	b	403070 <fputs_unlocked@plt>
  40e2bc:	stp	x29, x30, [sp, #-32]!
  40e2c0:	str	x19, [sp, #16]
  40e2c4:	adrp	x19, 425000 <__fxstatat@plt+0x21e50>
  40e2c8:	ldrb	w8, [x19, #2720]
  40e2cc:	mov	x29, sp
  40e2d0:	cmp	w8, #0x1
  40e2d4:	b.ne	40e2e4 <__fxstatat@plt+0xb134>  // b.any
  40e2d8:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40e2dc:	ldrb	w8, [x8, #2724]
  40e2e0:	b	40e300 <__fxstatat@plt+0xb150>
  40e2e4:	bl	402a40 <geteuid@plt>
  40e2e8:	cmp	w0, #0x0
  40e2ec:	adrp	x9, 425000 <__fxstatat@plt+0x21e50>
  40e2f0:	mov	w10, #0x1                   	// #1
  40e2f4:	cset	w8, eq  // eq = none
  40e2f8:	strb	w8, [x9, #2724]
  40e2fc:	strb	w10, [x19, #2720]
  40e300:	ldr	x19, [sp, #16]
  40e304:	cmp	w8, #0x0
  40e308:	cset	w0, ne  // ne = any
  40e30c:	ldp	x29, x30, [sp], #32
  40e310:	ret
  40e314:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e318:	udiv	x8, x8, x1
  40e31c:	cmp	x8, x0
  40e320:	b.cc	40e32c <__fxstatat@plt+0xb17c>  // b.lo, b.ul, b.last
  40e324:	mul	x0, x1, x0
  40e328:	b	40e338 <__fxstatat@plt+0xb188>
  40e32c:	stp	x29, x30, [sp, #-16]!
  40e330:	mov	x29, sp
  40e334:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e338:	stp	x29, x30, [sp, #-32]!
  40e33c:	str	x19, [sp, #16]
  40e340:	mov	x29, sp
  40e344:	mov	x19, x0
  40e348:	bl	402bd0 <malloc@plt>
  40e34c:	cbz	x19, 40e354 <__fxstatat@plt+0xb1a4>
  40e350:	cbz	x0, 40e360 <__fxstatat@plt+0xb1b0>
  40e354:	ldr	x19, [sp, #16]
  40e358:	ldp	x29, x30, [sp], #32
  40e35c:	ret
  40e360:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e364:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e368:	udiv	x8, x8, x2
  40e36c:	cmp	x8, x1
  40e370:	b.cc	40e37c <__fxstatat@plt+0xb1cc>  // b.lo, b.ul, b.last
  40e374:	mul	x1, x2, x1
  40e378:	b	40e388 <__fxstatat@plt+0xb1d8>
  40e37c:	stp	x29, x30, [sp, #-16]!
  40e380:	mov	x29, sp
  40e384:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e388:	stp	x29, x30, [sp, #-32]!
  40e38c:	str	x19, [sp, #16]
  40e390:	mov	x19, x1
  40e394:	mov	x29, sp
  40e398:	cbz	x0, 40e3ac <__fxstatat@plt+0xb1fc>
  40e39c:	cbnz	x19, 40e3ac <__fxstatat@plt+0xb1fc>
  40e3a0:	bl	402ef0 <free@plt>
  40e3a4:	mov	x0, xzr
  40e3a8:	b	40e3bc <__fxstatat@plt+0xb20c>
  40e3ac:	mov	x1, x19
  40e3b0:	bl	402d20 <realloc@plt>
  40e3b4:	cbz	x19, 40e3bc <__fxstatat@plt+0xb20c>
  40e3b8:	cbz	x0, 40e3c8 <__fxstatat@plt+0xb218>
  40e3bc:	ldr	x19, [sp, #16]
  40e3c0:	ldp	x29, x30, [sp], #32
  40e3c4:	ret
  40e3c8:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e3cc:	stp	x29, x30, [sp, #-16]!
  40e3d0:	ldr	x9, [x1]
  40e3d4:	mov	x29, sp
  40e3d8:	cbz	x0, 40e3fc <__fxstatat@plt+0xb24c>
  40e3dc:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  40e3e0:	movk	x8, #0x5554
  40e3e4:	udiv	x8, x8, x2
  40e3e8:	cmp	x8, x9
  40e3ec:	b.ls	40e434 <__fxstatat@plt+0xb284>  // b.plast
  40e3f0:	add	x8, x9, x9, lsr #1
  40e3f4:	add	x9, x8, #0x1
  40e3f8:	b	40e420 <__fxstatat@plt+0xb270>
  40e3fc:	cbnz	x9, 40e410 <__fxstatat@plt+0xb260>
  40e400:	mov	w8, #0x80                  	// #128
  40e404:	udiv	x8, x8, x2
  40e408:	cmp	x2, #0x80
  40e40c:	cinc	x9, x8, hi  // hi = pmore
  40e410:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e414:	udiv	x8, x8, x2
  40e418:	cmp	x8, x9
  40e41c:	b.cc	40e434 <__fxstatat@plt+0xb284>  // b.lo, b.ul, b.last
  40e420:	mul	x8, x9, x2
  40e424:	str	x9, [x1]
  40e428:	mov	x1, x8
  40e42c:	ldp	x29, x30, [sp], #16
  40e430:	b	40e388 <__fxstatat@plt+0xb1d8>
  40e434:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e438:	b	40e338 <__fxstatat@plt+0xb188>
  40e43c:	stp	x29, x30, [sp, #-16]!
  40e440:	ldr	x8, [x1]
  40e444:	mov	x29, sp
  40e448:	cbz	x0, 40e468 <__fxstatat@plt+0xb2b8>
  40e44c:	mov	x9, #0x5555555555555555    	// #6148914691236517205
  40e450:	movk	x9, #0x5554
  40e454:	cmp	x8, x9
  40e458:	b.cs	40e470 <__fxstatat@plt+0xb2c0>  // b.hs, b.nlast
  40e45c:	add	x8, x8, x8, lsr #1
  40e460:	add	x8, x8, #0x1
  40e464:	b	40e478 <__fxstatat@plt+0xb2c8>
  40e468:	cbz	x8, 40e474 <__fxstatat@plt+0xb2c4>
  40e46c:	tbz	x8, #63, 40e478 <__fxstatat@plt+0xb2c8>
  40e470:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e474:	mov	w8, #0x80                  	// #128
  40e478:	str	x8, [x1]
  40e47c:	mov	x1, x8
  40e480:	ldp	x29, x30, [sp], #16
  40e484:	b	40e388 <__fxstatat@plt+0xb1d8>
  40e488:	stp	x29, x30, [sp, #-32]!
  40e48c:	stp	x20, x19, [sp, #16]
  40e490:	mov	x29, sp
  40e494:	mov	x19, x0
  40e498:	bl	40e338 <__fxstatat@plt+0xb188>
  40e49c:	mov	w1, wzr
  40e4a0:	mov	x2, x19
  40e4a4:	mov	x20, x0
  40e4a8:	bl	402ca0 <memset@plt>
  40e4ac:	mov	x0, x20
  40e4b0:	ldp	x20, x19, [sp, #16]
  40e4b4:	ldp	x29, x30, [sp], #32
  40e4b8:	ret
  40e4bc:	stp	x29, x30, [sp, #-16]!
  40e4c0:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  40e4c4:	udiv	x8, x8, x1
  40e4c8:	cmp	x8, x0
  40e4cc:	mov	x29, sp
  40e4d0:	b.cc	40e4e4 <__fxstatat@plt+0xb334>  // b.lo, b.ul, b.last
  40e4d4:	bl	40e874 <__fxstatat@plt+0xb6c4>
  40e4d8:	cbz	x0, 40e4e4 <__fxstatat@plt+0xb334>
  40e4dc:	ldp	x29, x30, [sp], #16
  40e4e0:	ret
  40e4e4:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e4e8:	stp	x29, x30, [sp, #-48]!
  40e4ec:	stp	x20, x19, [sp, #32]
  40e4f0:	mov	x20, x0
  40e4f4:	mov	x0, x1
  40e4f8:	str	x21, [sp, #16]
  40e4fc:	mov	x29, sp
  40e500:	mov	x19, x1
  40e504:	bl	40e338 <__fxstatat@plt+0xb188>
  40e508:	mov	x1, x20
  40e50c:	mov	x2, x19
  40e510:	mov	x21, x0
  40e514:	bl	402990 <memcpy@plt>
  40e518:	mov	x0, x21
  40e51c:	ldp	x20, x19, [sp, #32]
  40e520:	ldr	x21, [sp, #16]
  40e524:	ldp	x29, x30, [sp], #48
  40e528:	ret
  40e52c:	stp	x29, x30, [sp, #-48]!
  40e530:	str	x21, [sp, #16]
  40e534:	stp	x20, x19, [sp, #32]
  40e538:	mov	x29, sp
  40e53c:	mov	x19, x0
  40e540:	bl	4029c0 <strlen@plt>
  40e544:	add	x20, x0, #0x1
  40e548:	mov	x0, x20
  40e54c:	bl	40e338 <__fxstatat@plt+0xb188>
  40e550:	mov	x1, x19
  40e554:	mov	x2, x20
  40e558:	mov	x21, x0
  40e55c:	bl	402990 <memcpy@plt>
  40e560:	mov	x0, x21
  40e564:	ldp	x20, x19, [sp, #32]
  40e568:	ldr	x21, [sp, #16]
  40e56c:	ldp	x29, x30, [sp], #48
  40e570:	ret
  40e574:	stp	x29, x30, [sp, #-32]!
  40e578:	str	x19, [sp, #16]
  40e57c:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40e580:	ldr	w19, [x8, #1088]
  40e584:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e588:	add	x1, x1, #0x641
  40e58c:	mov	w2, #0x5                   	// #5
  40e590:	mov	x0, xzr
  40e594:	mov	x29, sp
  40e598:	bl	403060 <dcgettext@plt>
  40e59c:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  40e5a0:	mov	x3, x0
  40e5a4:	add	x2, x2, #0x909
  40e5a8:	mov	w0, w19
  40e5ac:	mov	w1, wzr
  40e5b0:	bl	402a00 <error@plt>
  40e5b4:	bl	402dd0 <abort@plt>
  40e5b8:	stp	x29, x30, [sp, #-16]!
  40e5bc:	orr	w1, w1, #0x200
  40e5c0:	mov	x29, sp
  40e5c4:	bl	40e9e4 <__fxstatat@plt+0xb834>
  40e5c8:	cbz	x0, 40e5d4 <__fxstatat@plt+0xb424>
  40e5cc:	ldp	x29, x30, [sp], #16
  40e5d0:	ret
  40e5d4:	bl	403110 <__errno_location@plt>
  40e5d8:	ldr	w8, [x0]
  40e5dc:	cmp	w8, #0x16
  40e5e0:	b.ne	40e604 <__fxstatat@plt+0xb454>  // b.any
  40e5e4:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  40e5e8:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40e5ec:	adrp	x3, 414000 <__fxstatat@plt+0x10e50>
  40e5f0:	add	x0, x0, #0x652
  40e5f4:	add	x1, x1, #0x662
  40e5f8:	add	x3, x3, #0x66d
  40e5fc:	mov	w2, #0x29                  	// #41
  40e600:	bl	403100 <__assert_fail@plt>
  40e604:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e608:	ldr	w8, [x0, #72]
  40e60c:	mov	w9, #0x11                  	// #17
  40e610:	and	w8, w8, w9
  40e614:	cmp	w8, #0x10
  40e618:	b.eq	40e634 <__fxstatat@plt+0xb484>  // b.none
  40e61c:	cmp	w8, #0x11
  40e620:	b.ne	40e63c <__fxstatat@plt+0xb48c>  // b.any
  40e624:	ldr	x8, [x1, #88]
  40e628:	cmp	x8, #0x0
  40e62c:	cset	w0, ne  // ne = any
  40e630:	ret
  40e634:	mov	w0, #0x1                   	// #1
  40e638:	ret
  40e63c:	mov	w0, wzr
  40e640:	ret
  40e644:	sub	sp, sp, #0x80
  40e648:	str	x23, [sp, #80]
  40e64c:	mov	x2, x0
  40e650:	mov	x23, xzr
  40e654:	mov	x8, x0
  40e658:	stp	x29, x30, [sp, #64]
  40e65c:	stp	x22, x21, [sp, #96]
  40e660:	stp	x20, x19, [sp, #112]
  40e664:	add	x29, sp, #0x40
  40e668:	ldrb	w9, [x8]
  40e66c:	cmp	w9, #0x25
  40e670:	b.ne	40e68c <__fxstatat@plt+0xb4dc>  // b.any
  40e674:	ldrb	w9, [x8, #1]
  40e678:	cmp	w9, #0x73
  40e67c:	b.ne	40e718 <__fxstatat@plt+0xb568>  // b.any
  40e680:	sub	x23, x23, #0x1
  40e684:	add	x8, x8, #0x2
  40e688:	b	40e668 <__fxstatat@plt+0xb4b8>
  40e68c:	cbnz	w9, 40e718 <__fxstatat@plt+0xb568>
  40e690:	ldp	q1, q0, [x1]
  40e694:	stp	q1, q0, [sp]
  40e698:	stp	q1, q0, [sp, #32]
  40e69c:	cbz	x23, 40e754 <__fxstatat@plt+0xb5a4>
  40e6a0:	ldr	x20, [sp, #40]
  40e6a4:	ldr	w8, [sp, #56]
  40e6a8:	mov	x19, xzr
  40e6ac:	mov	x21, x23
  40e6b0:	tbnz	w8, #31, 40e6bc <__fxstatat@plt+0xb50c>
  40e6b4:	mov	w22, w8
  40e6b8:	b	40e6d4 <__fxstatat@plt+0xb524>
  40e6bc:	add	w22, w8, #0x8
  40e6c0:	cmn	w8, #0x8
  40e6c4:	str	w22, [sp, #56]
  40e6c8:	b.gt	40e6d4 <__fxstatat@plt+0xb524>
  40e6cc:	add	x8, x20, w8, sxtw
  40e6d0:	b	40e6e0 <__fxstatat@plt+0xb530>
  40e6d4:	ldr	x8, [sp, #32]
  40e6d8:	add	x9, x8, #0x8
  40e6dc:	str	x9, [sp, #32]
  40e6e0:	ldr	x0, [x8]
  40e6e4:	bl	4029c0 <strlen@plt>
  40e6e8:	adds	x8, x19, x0
  40e6ec:	csinv	x19, x8, xzr, cc  // cc = lo, ul, last
  40e6f0:	adds	x21, x21, #0x1
  40e6f4:	mov	w8, w22
  40e6f8:	b.cc	40e6b0 <__fxstatat@plt+0xb500>  // b.lo, b.ul, b.last
  40e6fc:	lsr	x8, x19, #31
  40e700:	cbz	x8, 40e768 <__fxstatat@plt+0xb5b8>
  40e704:	bl	403110 <__errno_location@plt>
  40e708:	mov	w8, #0x4b                  	// #75
  40e70c:	mov	x19, xzr
  40e710:	str	w8, [x0]
  40e714:	b	40e7d8 <__fxstatat@plt+0xb628>
  40e718:	ldp	q1, q0, [x1]
  40e71c:	mov	x0, sp
  40e720:	add	x3, sp, #0x20
  40e724:	mov	w1, #0x1                   	// #1
  40e728:	stp	q1, q0, [sp, #32]
  40e72c:	bl	402c10 <__vasprintf_chk@plt>
  40e730:	tbnz	w0, #31, 40e73c <__fxstatat@plt+0xb58c>
  40e734:	ldr	x19, [sp]
  40e738:	b	40e7d8 <__fxstatat@plt+0xb628>
  40e73c:	bl	403110 <__errno_location@plt>
  40e740:	ldr	w8, [x0]
  40e744:	cmp	w8, #0xc
  40e748:	b.eq	40e7f4 <__fxstatat@plt+0xb644>  // b.none
  40e74c:	mov	x19, xzr
  40e750:	b	40e7d8 <__fxstatat@plt+0xb628>
  40e754:	mov	w0, #0x1                   	// #1
  40e758:	bl	40e338 <__fxstatat@plt+0xb188>
  40e75c:	mov	x19, x0
  40e760:	mov	x20, x0
  40e764:	b	40e7d4 <__fxstatat@plt+0xb624>
  40e768:	add	x0, x19, #0x1
  40e76c:	bl	40e338 <__fxstatat@plt+0xb188>
  40e770:	mov	x19, x0
  40e774:	mov	x20, x0
  40e778:	ldrsw	x8, [sp, #24]
  40e77c:	tbz	w8, #31, 40e79c <__fxstatat@plt+0xb5ec>
  40e780:	add	w9, w8, #0x8
  40e784:	cmn	w8, #0x8
  40e788:	str	w9, [sp, #24]
  40e78c:	b.gt	40e79c <__fxstatat@plt+0xb5ec>
  40e790:	ldr	x9, [sp, #8]
  40e794:	add	x8, x9, x8
  40e798:	b	40e7a8 <__fxstatat@plt+0xb5f8>
  40e79c:	ldr	x8, [sp]
  40e7a0:	add	x9, x8, #0x8
  40e7a4:	str	x9, [sp]
  40e7a8:	ldr	x21, [x8]
  40e7ac:	mov	x0, x21
  40e7b0:	bl	4029c0 <strlen@plt>
  40e7b4:	mov	x22, x0
  40e7b8:	mov	x0, x20
  40e7bc:	mov	x1, x21
  40e7c0:	mov	x2, x22
  40e7c4:	bl	402990 <memcpy@plt>
  40e7c8:	adds	x23, x23, #0x1
  40e7cc:	add	x20, x20, x22
  40e7d0:	b.cc	40e778 <__fxstatat@plt+0xb5c8>  // b.lo, b.ul, b.last
  40e7d4:	strb	wzr, [x20]
  40e7d8:	mov	x0, x19
  40e7dc:	ldp	x20, x19, [sp, #112]
  40e7e0:	ldp	x22, x21, [sp, #96]
  40e7e4:	ldr	x23, [sp, #80]
  40e7e8:	ldp	x29, x30, [sp, #64]
  40e7ec:	add	sp, sp, #0x80
  40e7f0:	ret
  40e7f4:	bl	40e574 <__fxstatat@plt+0xb3c4>
  40e7f8:	sub	sp, sp, #0x30
  40e7fc:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  40e800:	ldr	x2, [x8, #1232]
  40e804:	stp	x29, x30, [sp, #16]
  40e808:	add	x29, sp, #0x10
  40e80c:	add	x0, x29, #0x18
  40e810:	add	x1, sp, #0x8
  40e814:	str	x19, [sp, #32]
  40e818:	str	xzr, [x29, #24]
  40e81c:	str	xzr, [sp, #8]
  40e820:	bl	402ee0 <getline@plt>
  40e824:	subs	x8, x0, #0x1
  40e828:	b.lt	40e854 <__fxstatat@plt+0xb6a4>  // b.tstop
  40e82c:	ldr	x0, [x29, #24]
  40e830:	ldrb	w9, [x0, x8]
  40e834:	cmp	w9, #0xa
  40e838:	b.ne	40e844 <__fxstatat@plt+0xb694>  // b.any
  40e83c:	strb	wzr, [x0, x8]
  40e840:	ldr	x0, [x29, #24]
  40e844:	bl	402a20 <rpmatch@plt>
  40e848:	cmp	w0, #0x0
  40e84c:	cset	w19, gt
  40e850:	b	40e858 <__fxstatat@plt+0xb6a8>
  40e854:	mov	w19, wzr
  40e858:	ldr	x0, [x29, #24]
  40e85c:	bl	402ef0 <free@plt>
  40e860:	mov	w0, w19
  40e864:	ldr	x19, [sp, #32]
  40e868:	ldp	x29, x30, [sp, #16]
  40e86c:	add	sp, sp, #0x30
  40e870:	ret
  40e874:	mov	x8, x1
  40e878:	mov	w1, #0x1                   	// #1
  40e87c:	mov	w9, #0x1                   	// #1
  40e880:	cbz	x0, 40e8b8 <__fxstatat@plt+0xb708>
  40e884:	cbz	x8, 40e8b8 <__fxstatat@plt+0xb708>
  40e888:	umulh	x10, x8, x0
  40e88c:	mov	x1, x8
  40e890:	mov	x9, x0
  40e894:	cbz	x10, 40e8b8 <__fxstatat@plt+0xb708>
  40e898:	stp	x29, x30, [sp, #-16]!
  40e89c:	mov	x29, sp
  40e8a0:	bl	403110 <__errno_location@plt>
  40e8a4:	mov	w8, #0xc                   	// #12
  40e8a8:	str	w8, [x0]
  40e8ac:	mov	x0, xzr
  40e8b0:	ldp	x29, x30, [sp], #16
  40e8b4:	ret
  40e8b8:	mov	x0, x9
  40e8bc:	b	402cf0 <calloc@plt>
  40e8c0:	stp	x29, x30, [sp, #-32]!
  40e8c4:	str	x19, [sp, #16]
  40e8c8:	mov	x19, x0
  40e8cc:	mov	x29, sp
  40e8d0:	cbz	x0, 40e8f8 <__fxstatat@plt+0xb748>
  40e8d4:	mov	x0, x19
  40e8d8:	bl	403080 <__freading@plt>
  40e8dc:	cbz	w0, 40e8f8 <__fxstatat@plt+0xb748>
  40e8e0:	ldrb	w8, [x19, #1]
  40e8e4:	tbz	w8, #0, 40e8f8 <__fxstatat@plt+0xb748>
  40e8e8:	mov	w2, #0x1                   	// #1
  40e8ec:	mov	x0, x19
  40e8f0:	mov	x1, xzr
  40e8f4:	bl	40e948 <__fxstatat@plt+0xb798>
  40e8f8:	mov	x0, x19
  40e8fc:	ldr	x19, [sp, #16]
  40e900:	ldp	x29, x30, [sp], #32
  40e904:	b	402fb0 <fflush@plt>
  40e908:	ldp	x9, x8, [x0, #32]
  40e90c:	cmp	x8, x9
  40e910:	b.ls	40e91c <__fxstatat@plt+0xb76c>  // b.plast
  40e914:	mov	x0, xzr
  40e918:	ret
  40e91c:	ldp	x9, x8, [x0, #8]
  40e920:	ldrb	w10, [x0, #1]
  40e924:	sub	x8, x8, x9
  40e928:	tbnz	w10, #0, 40e934 <__fxstatat@plt+0xb784>
  40e92c:	mov	x9, xzr
  40e930:	b	40e940 <__fxstatat@plt+0xb790>
  40e934:	ldr	x9, [x0, #88]
  40e938:	ldr	x10, [x0, #72]
  40e93c:	sub	x9, x9, x10
  40e940:	add	x0, x8, x9
  40e944:	ret
  40e948:	stp	x29, x30, [sp, #-48]!
  40e94c:	str	x21, [sp, #16]
  40e950:	stp	x20, x19, [sp, #32]
  40e954:	ldp	x9, x8, [x0, #8]
  40e958:	mov	w20, w2
  40e95c:	mov	x19, x0
  40e960:	mov	x21, x1
  40e964:	cmp	x8, x9
  40e968:	mov	x29, sp
  40e96c:	b.ne	40e984 <__fxstatat@plt+0xb7d4>  // b.any
  40e970:	ldp	x9, x8, [x19, #32]
  40e974:	cmp	x8, x9
  40e978:	b.ne	40e984 <__fxstatat@plt+0xb7d4>  // b.any
  40e97c:	ldr	x8, [x19, #72]
  40e980:	cbz	x8, 40e9a0 <__fxstatat@plt+0xb7f0>
  40e984:	mov	x0, x19
  40e988:	mov	x1, x21
  40e98c:	mov	w2, w20
  40e990:	ldp	x20, x19, [sp, #32]
  40e994:	ldr	x21, [sp, #16]
  40e998:	ldp	x29, x30, [sp], #48
  40e99c:	b	402ed0 <fseeko@plt>
  40e9a0:	mov	x0, x19
  40e9a4:	bl	402b60 <fileno@plt>
  40e9a8:	mov	x1, x21
  40e9ac:	mov	w2, w20
  40e9b0:	bl	402b20 <lseek@plt>
  40e9b4:	cmn	x0, #0x1
  40e9b8:	b.eq	40e9d4 <__fxstatat@plt+0xb824>  // b.none
  40e9bc:	ldr	w9, [x19]
  40e9c0:	mov	x8, x0
  40e9c4:	mov	w0, wzr
  40e9c8:	str	x8, [x19, #144]
  40e9cc:	and	w9, w9, #0xffffffef
  40e9d0:	str	w9, [x19]
  40e9d4:	ldp	x20, x19, [sp, #32]
  40e9d8:	ldr	x21, [sp, #16]
  40e9dc:	ldp	x29, x30, [sp], #48
  40e9e0:	ret
  40e9e4:	stp	x29, x30, [sp, #-96]!
  40e9e8:	cmp	w1, #0x1, lsl #12
  40e9ec:	stp	x28, x27, [sp, #16]
  40e9f0:	stp	x26, x25, [sp, #32]
  40e9f4:	stp	x24, x23, [sp, #48]
  40e9f8:	stp	x22, x21, [sp, #64]
  40e9fc:	stp	x20, x19, [sp, #80]
  40ea00:	mov	x29, sp
  40ea04:	b.cs	40eaac <__fxstatat@plt+0xb8fc>  // b.hs, b.nlast
  40ea08:	mov	w8, #0x204                 	// #516
  40ea0c:	mov	w21, w1
  40ea10:	bics	wzr, w8, w1
  40ea14:	b.eq	40eaac <__fxstatat@plt+0xb8fc>  // b.none
  40ea18:	mov	w8, #0x12                  	// #18
  40ea1c:	tst	w21, w8
  40ea20:	b.eq	40eaac <__fxstatat@plt+0xb8fc>  // b.none
  40ea24:	mov	x22, x0
  40ea28:	mov	w0, #0x80                  	// #128
  40ea2c:	mov	x20, x2
  40ea30:	bl	402bd0 <malloc@plt>
  40ea34:	mov	x19, x0
  40ea38:	cbz	x0, 40eabc <__fxstatat@plt+0xb90c>
  40ea3c:	and	w8, w21, #0xfffffdff
  40ea40:	tst	w21, #0x2
  40ea44:	orr	w8, w8, #0x4
  40ea48:	movi	v0.2d, #0x0
  40ea4c:	csel	w8, w21, w8, eq  // eq = none
  40ea50:	stp	q0, q0, [x19, #64]
  40ea54:	str	w8, [x19, #72]
  40ea58:	mov	w8, #0xffffff9c            	// #-100
  40ea5c:	stp	q0, q0, [x19, #96]
  40ea60:	stp	q0, q0, [x19, #32]
  40ea64:	stp	q0, q0, [x19]
  40ea68:	str	x20, [x19, #64]
  40ea6c:	str	w8, [x19, #44]
  40ea70:	ldr	x8, [x22]
  40ea74:	cbz	x8, 40eadc <__fxstatat@plt+0xb92c>
  40ea78:	mov	x23, xzr
  40ea7c:	add	x24, x22, #0x8
  40ea80:	mov	x0, x8
  40ea84:	bl	4029c0 <strlen@plt>
  40ea88:	ldr	x8, [x24], #8
  40ea8c:	cmp	x0, x23
  40ea90:	csel	x23, x0, x23, hi  // hi = pmore
  40ea94:	cbnz	x8, 40ea80 <__fxstatat@plt+0xb8d0>
  40ea98:	add	x8, x23, #0x1
  40ea9c:	cmp	x8, #0x1, lsl #12
  40eaa0:	mov	w8, #0x1000                	// #4096
  40eaa4:	csinc	x1, x8, x23, ls  // ls = plast
  40eaa8:	b	40eae0 <__fxstatat@plt+0xb930>
  40eaac:	bl	403110 <__errno_location@plt>
  40eab0:	mov	w8, #0x16                  	// #22
  40eab4:	mov	x19, xzr
  40eab8:	str	w8, [x0]
  40eabc:	mov	x0, x19
  40eac0:	ldp	x20, x19, [sp, #80]
  40eac4:	ldp	x22, x21, [sp, #64]
  40eac8:	ldp	x24, x23, [sp, #48]
  40eacc:	ldp	x26, x25, [sp, #32]
  40ead0:	ldp	x28, x27, [sp, #16]
  40ead4:	ldp	x29, x30, [sp], #96
  40ead8:	ret
  40eadc:	mov	w1, #0x1000                	// #4096
  40eae0:	mov	x0, x19
  40eae4:	bl	40ed00 <__fxstatat@plt+0xbb50>
  40eae8:	tbz	w0, #0, 40ecf0 <__fxstatat@plt+0xbb40>
  40eaec:	ldr	x8, [x22]
  40eaf0:	cbz	x8, 40eb24 <__fxstatat@plt+0xb974>
  40eaf4:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40eaf8:	add	x1, x1, #0x42c
  40eafc:	mov	x0, x19
  40eb00:	mov	x2, xzr
  40eb04:	bl	40ed7c <__fxstatat@plt+0xbbcc>
  40eb08:	cbz	x0, 40ece8 <__fxstatat@plt+0xbb38>
  40eb0c:	mov	x23, x0
  40eb10:	mov	x8, #0xffffffffffffffff    	// #-1
  40eb14:	mov	w9, #0xffffffff            	// #-1
  40eb18:	str	x8, [x0, #88]
  40eb1c:	str	w9, [x0, #104]
  40eb20:	b	40eb28 <__fxstatat@plt+0xb978>
  40eb24:	mov	x23, xzr
  40eb28:	cbz	x20, 40eb38 <__fxstatat@plt+0xb988>
  40eb2c:	ldrb	w8, [x19, #73]
  40eb30:	ubfx	w8, w8, #2, #1
  40eb34:	b	40eb3c <__fxstatat@plt+0xb98c>
  40eb38:	mov	w8, #0x1                   	// #1
  40eb3c:	ldr	x26, [x22]
  40eb40:	cbz	x26, 40ec2c <__fxstatat@plt+0xba7c>
  40eb44:	mov	x24, xzr
  40eb48:	mov	x27, xzr
  40eb4c:	mov	x25, xzr
  40eb50:	eor	w28, w8, #0x1
  40eb54:	mov	x0, x26
  40eb58:	bl	4029c0 <strlen@plt>
  40eb5c:	mov	x2, x0
  40eb60:	tbnz	w21, #11, 40eb9c <__fxstatat@plt+0xb9ec>
  40eb64:	cmp	x2, #0x3
  40eb68:	b.cc	40eb9c <__fxstatat@plt+0xb9ec>  // b.lo, b.ul, b.last
  40eb6c:	add	x8, x2, x26
  40eb70:	ldurb	w8, [x8, #-1]
  40eb74:	cmp	w8, #0x2f
  40eb78:	b.ne	40eb9c <__fxstatat@plt+0xb9ec>  // b.any
  40eb7c:	sub	x8, x26, #0x2
  40eb80:	ldrb	w9, [x8, x2]
  40eb84:	cmp	w9, #0x2f
  40eb88:	b.ne	40eb9c <__fxstatat@plt+0xb9ec>  // b.any
  40eb8c:	sub	x2, x2, #0x1
  40eb90:	cmp	x2, #0x1
  40eb94:	b.hi	40eb80 <__fxstatat@plt+0xb9d0>  // b.pmore
  40eb98:	mov	w2, #0x1                   	// #1
  40eb9c:	mov	x0, x19
  40eba0:	mov	x1, x26
  40eba4:	bl	40ed7c <__fxstatat@plt+0xbbcc>
  40eba8:	cbz	x0, 40ecd8 <__fxstatat@plt+0xbb28>
  40ebac:	cmp	x24, #0x0
  40ebb0:	cset	w9, eq  // eq = none
  40ebb4:	mov	x26, x0
  40ebb8:	add	x8, x0, #0xf8
  40ebbc:	orr	w9, w28, w9
  40ebc0:	str	xzr, [x0, #88]
  40ebc4:	str	x23, [x0, #8]
  40ebc8:	str	x8, [x0, #48]
  40ebcc:	tbnz	w9, #0, 40ebe0 <__fxstatat@plt+0xba30>
  40ebd0:	mov	w8, #0x2                   	// #2
  40ebd4:	str	x8, [x26, #168]
  40ebd8:	mov	w0, #0xb                   	// #11
  40ebdc:	b	40ebf0 <__fxstatat@plt+0xba40>
  40ebe0:	mov	x0, x19
  40ebe4:	mov	x1, x26
  40ebe8:	mov	w2, wzr
  40ebec:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40ebf0:	strh	w0, [x26, #108]
  40ebf4:	cbz	x20, 40ec04 <__fxstatat@plt+0xba54>
  40ebf8:	str	x24, [x26, #16]
  40ebfc:	mov	x24, x26
  40ec00:	b	40ec14 <__fxstatat@plt+0xba64>
  40ec04:	str	xzr, [x26, #16]
  40ec08:	cbz	x24, 40ec24 <__fxstatat@plt+0xba74>
  40ec0c:	str	x26, [x27, #16]
  40ec10:	mov	x27, x26
  40ec14:	ldr	x26, [x22, #8]!
  40ec18:	add	x25, x25, #0x1
  40ec1c:	cbnz	x26, 40eb54 <__fxstatat@plt+0xb9a4>
  40ec20:	b	40ec34 <__fxstatat@plt+0xba84>
  40ec24:	mov	x27, x26
  40ec28:	b	40ebfc <__fxstatat@plt+0xba4c>
  40ec2c:	mov	x24, xzr
  40ec30:	b	40ec54 <__fxstatat@plt+0xbaa4>
  40ec34:	cbz	x20, 40ec54 <__fxstatat@plt+0xbaa4>
  40ec38:	cmp	x25, #0x2
  40ec3c:	b.cc	40ec54 <__fxstatat@plt+0xbaa4>  // b.lo, b.ul, b.last
  40ec40:	mov	x0, x19
  40ec44:	mov	x1, x24
  40ec48:	mov	x2, x25
  40ec4c:	bl	40ef7c <__fxstatat@plt+0xbdcc>
  40ec50:	mov	x24, x0
  40ec54:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  40ec58:	add	x1, x1, #0x42c
  40ec5c:	mov	x0, x19
  40ec60:	mov	x2, xzr
  40ec64:	bl	40ed7c <__fxstatat@plt+0xbbcc>
  40ec68:	str	x0, [x19]
  40ec6c:	cbz	x0, 40ecd8 <__fxstatat@plt+0xbb28>
  40ec70:	str	x24, [x0, #16]
  40ec74:	ldr	x8, [x19]
  40ec78:	mov	w9, #0x9                   	// #9
  40ec7c:	mov	w10, #0x1                   	// #1
  40ec80:	mov	x0, x19
  40ec84:	strh	w9, [x8, #108]
  40ec88:	str	x10, [x8, #88]
  40ec8c:	bl	40f060 <__fxstatat@plt+0xbeb0>
  40ec90:	tbz	w0, #0, 40ecd8 <__fxstatat@plt+0xbb28>
  40ec94:	ldrh	w8, [x19, #72]
  40ec98:	mov	w9, #0x204                 	// #516
  40ec9c:	tst	w8, w9
  40eca0:	b.ne	40ecc8 <__fxstatat@plt+0xbb18>  // b.any
  40eca4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40eca8:	add	x1, x1, #0x31e
  40ecac:	mov	x0, x19
  40ecb0:	bl	40f0d4 <__fxstatat@plt+0xbf24>
  40ecb4:	str	w0, [x19, #40]
  40ecb8:	tbz	w0, #31, 40ecc8 <__fxstatat@plt+0xbb18>
  40ecbc:	ldr	w8, [x19, #72]
  40ecc0:	orr	w8, w8, #0x4
  40ecc4:	str	w8, [x19, #72]
  40ecc8:	add	x0, x19, #0x60
  40eccc:	mov	w1, #0xffffffff            	// #-1
  40ecd0:	bl	4112c4 <__fxstatat@plt+0xe114>
  40ecd4:	b	40eabc <__fxstatat@plt+0xb90c>
  40ecd8:	mov	x0, x24
  40ecdc:	bl	40f100 <__fxstatat@plt+0xbf50>
  40ece0:	mov	x0, x23
  40ece4:	bl	402ef0 <free@plt>
  40ece8:	ldr	x0, [x19, #32]
  40ecec:	bl	402ef0 <free@plt>
  40ecf0:	mov	x0, x19
  40ecf4:	bl	402ef0 <free@plt>
  40ecf8:	mov	x19, xzr
  40ecfc:	b	40eabc <__fxstatat@plt+0xb90c>
  40ed00:	stp	x29, x30, [sp, #-32]!
  40ed04:	ldr	x8, [x0, #48]
  40ed08:	add	x9, x1, #0x100
  40ed0c:	str	x19, [sp, #16]
  40ed10:	mov	x19, x0
  40ed14:	adds	x1, x9, x8
  40ed18:	mov	x29, sp
  40ed1c:	b.cc	40ed44 <__fxstatat@plt+0xbb94>  // b.lo, b.ul, b.last
  40ed20:	ldr	x0, [x19, #32]
  40ed24:	bl	402ef0 <free@plt>
  40ed28:	str	xzr, [x19, #32]
  40ed2c:	bl	403110 <__errno_location@plt>
  40ed30:	mov	x8, x0
  40ed34:	mov	w9, #0x24                  	// #36
  40ed38:	mov	w0, wzr
  40ed3c:	str	w9, [x8]
  40ed40:	b	40ed70 <__fxstatat@plt+0xbbc0>
  40ed44:	ldr	x0, [x19, #32]
  40ed48:	str	x1, [x19, #48]
  40ed4c:	bl	402d20 <realloc@plt>
  40ed50:	cbz	x0, 40ed60 <__fxstatat@plt+0xbbb0>
  40ed54:	str	x0, [x19, #32]
  40ed58:	mov	w0, #0x1                   	// #1
  40ed5c:	b	40ed70 <__fxstatat@plt+0xbbc0>
  40ed60:	ldr	x0, [x19, #32]
  40ed64:	bl	402ef0 <free@plt>
  40ed68:	mov	w0, wzr
  40ed6c:	str	xzr, [x19, #32]
  40ed70:	ldr	x19, [sp, #16]
  40ed74:	ldp	x29, x30, [sp], #32
  40ed78:	ret
  40ed7c:	stp	x29, x30, [sp, #-64]!
  40ed80:	add	x8, x2, #0x100
  40ed84:	stp	x20, x19, [sp, #48]
  40ed88:	mov	x20, x0
  40ed8c:	and	x0, x8, #0xfffffffffffffff8
  40ed90:	str	x23, [sp, #16]
  40ed94:	stp	x22, x21, [sp, #32]
  40ed98:	mov	x29, sp
  40ed9c:	mov	x21, x2
  40eda0:	mov	x22, x1
  40eda4:	bl	402bd0 <malloc@plt>
  40eda8:	mov	x19, x0
  40edac:	cbz	x0, 40edec <__fxstatat@plt+0xbc3c>
  40edb0:	add	x23, x19, #0xf8
  40edb4:	mov	x0, x23
  40edb8:	mov	x1, x22
  40edbc:	mov	x2, x21
  40edc0:	bl	402990 <memcpy@plt>
  40edc4:	strb	wzr, [x23, x21]
  40edc8:	str	x21, [x19, #96]
  40edcc:	str	x20, [x19, #80]
  40edd0:	ldr	x9, [x20, #32]
  40edd4:	mov	w8, #0x30000               	// #196608
  40edd8:	str	wzr, [x19, #64]
  40eddc:	stur	w8, [x19, #110]
  40ede0:	stp	xzr, xzr, [x19, #24]
  40ede4:	str	x9, [x19, #56]
  40ede8:	str	xzr, [x19, #40]
  40edec:	mov	x0, x19
  40edf0:	ldp	x20, x19, [sp, #48]
  40edf4:	ldp	x22, x21, [sp, #32]
  40edf8:	ldr	x23, [sp, #16]
  40edfc:	ldp	x29, x30, [sp], #64
  40ee00:	ret
  40ee04:	stp	x29, x30, [sp, #-48]!
  40ee08:	stp	x20, x19, [sp, #32]
  40ee0c:	ldr	x9, [x1, #88]
  40ee10:	ldr	w8, [x0, #72]
  40ee14:	str	x21, [sp, #16]
  40ee18:	mov	x19, x1
  40ee1c:	mov	x21, x0
  40ee20:	mov	x29, sp
  40ee24:	cbnz	x9, 40ee30 <__fxstatat@plt+0xbc80>
  40ee28:	and	w9, w8, #0x1
  40ee2c:	orr	w2, w9, w2
  40ee30:	add	x20, x19, #0x78
  40ee34:	tbnz	w2, #0, 40ee60 <__fxstatat@plt+0xbcb0>
  40ee38:	tbnz	w8, #1, 40ee60 <__fxstatat@plt+0xbcb0>
  40ee3c:	ldr	w0, [x21, #44]
  40ee40:	ldr	x1, [x19, #48]
  40ee44:	mov	w3, #0x100                 	// #256
  40ee48:	mov	x2, x20
  40ee4c:	bl	4123d0 <__fxstatat@plt+0xf220>
  40ee50:	cbz	w0, 40eec4 <__fxstatat@plt+0xbd14>
  40ee54:	bl	403110 <__errno_location@plt>
  40ee58:	mov	x21, x0
  40ee5c:	b	40ee94 <__fxstatat@plt+0xbce4>
  40ee60:	ldr	x0, [x19, #48]
  40ee64:	mov	x1, x20
  40ee68:	bl	4123a0 <__fxstatat@plt+0xf1f0>
  40ee6c:	cbz	w0, 40eec4 <__fxstatat@plt+0xbd14>
  40ee70:	bl	403110 <__errno_location@plt>
  40ee74:	ldr	w8, [x0]
  40ee78:	cmp	w8, #0x2
  40ee7c:	b.ne	40ee98 <__fxstatat@plt+0xbce8>  // b.any
  40ee80:	mov	x21, x0
  40ee84:	ldr	x0, [x19, #48]
  40ee88:	mov	x1, x20
  40ee8c:	bl	4123c0 <__fxstatat@plt+0xf210>
  40ee90:	cbz	w0, 40ef5c <__fxstatat@plt+0xbdac>
  40ee94:	ldr	w8, [x21]
  40ee98:	movi	v0.2d, #0x0
  40ee9c:	str	w8, [x19, #64]
  40eea0:	stp	q0, q0, [x20, #96]
  40eea4:	stp	q0, q0, [x20, #64]
  40eea8:	stp	q0, q0, [x20, #32]
  40eeac:	stp	q0, q0, [x20]
  40eeb0:	mov	w0, #0xa                   	// #10
  40eeb4:	ldp	x20, x19, [sp, #32]
  40eeb8:	ldr	x21, [sp, #16]
  40eebc:	ldp	x29, x30, [sp], #48
  40eec0:	ret
  40eec4:	ldr	w8, [x19, #136]
  40eec8:	and	w8, w8, #0xf000
  40eecc:	cmp	w8, #0xa, lsl #12
  40eed0:	b.eq	40ef18 <__fxstatat@plt+0xbd68>  // b.none
  40eed4:	cmp	w8, #0x8, lsl #12
  40eed8:	b.eq	40ef10 <__fxstatat@plt+0xbd60>  // b.none
  40eedc:	cmp	w8, #0x4, lsl #12
  40eee0:	b.ne	40ef20 <__fxstatat@plt+0xbd70>  // b.any
  40eee4:	ldr	w8, [x19, #140]
  40eee8:	cmp	w8, #0x2
  40eeec:	b.cc	40ef28 <__fxstatat@plt+0xbd78>  // b.lo, b.ul, b.last
  40eef0:	ldr	x9, [x19, #88]
  40eef4:	cmp	x9, #0x1
  40eef8:	b.lt	40ef28 <__fxstatat@plt+0xbd78>  // b.tstop
  40eefc:	ldr	w9, [x21, #72]
  40ef00:	mov	w10, #0x2                   	// #2
  40ef04:	bic	w9, w10, w9, lsr #4
  40ef08:	sub	w8, w8, w9
  40ef0c:	b	40ef2c <__fxstatat@plt+0xbd7c>
  40ef10:	mov	w0, #0x8                   	// #8
  40ef14:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef18:	mov	w0, #0xc                   	// #12
  40ef1c:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef20:	mov	w0, #0x3                   	// #3
  40ef24:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef28:	mov	w8, #0xffffffff            	// #-1
  40ef2c:	ldrb	w9, [x19, #248]
  40ef30:	str	w8, [x19, #104]
  40ef34:	cmp	w9, #0x2e
  40ef38:	b.ne	40ef54 <__fxstatat@plt+0xbda4>  // b.any
  40ef3c:	ldrb	w8, [x19, #249]
  40ef40:	cbz	w8, 40ef68 <__fxstatat@plt+0xbdb8>
  40ef44:	cmp	w8, #0x2e
  40ef48:	b.ne	40ef54 <__fxstatat@plt+0xbda4>  // b.any
  40ef4c:	ldrb	w8, [x19, #250]
  40ef50:	cbz	w8, 40ef68 <__fxstatat@plt+0xbdb8>
  40ef54:	mov	w0, #0x1                   	// #1
  40ef58:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef5c:	str	wzr, [x21]
  40ef60:	mov	w0, #0xd                   	// #13
  40ef64:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef68:	ldr	x8, [x19, #88]
  40ef6c:	cmp	x8, #0x0
  40ef70:	mov	w8, #0x5                   	// #5
  40ef74:	csinc	w0, w8, wzr, ne  // ne = any
  40ef78:	b	40eeb4 <__fxstatat@plt+0xbd04>
  40ef7c:	stp	x29, x30, [sp, #-48]!
  40ef80:	stp	x22, x21, [sp, #16]
  40ef84:	stp	x20, x19, [sp, #32]
  40ef88:	ldp	x8, x22, [x0, #56]
  40ef8c:	mov	x21, x0
  40ef90:	mov	x20, x2
  40ef94:	mov	x19, x1
  40ef98:	cmp	x8, x2
  40ef9c:	mov	x29, sp
  40efa0:	b.cs	40efd0 <__fxstatat@plt+0xbe20>  // b.hs, b.nlast
  40efa4:	add	x8, x20, #0x28
  40efa8:	lsr	x9, x8, #61
  40efac:	str	x8, [x21, #56]
  40efb0:	cbnz	x9, 40f03c <__fxstatat@plt+0xbe8c>
  40efb4:	ldr	x0, [x21, #16]
  40efb8:	lsl	x1, x8, #3
  40efbc:	bl	402d20 <realloc@plt>
  40efc0:	cbz	x0, 40f03c <__fxstatat@plt+0xbe8c>
  40efc4:	str	x0, [x21, #16]
  40efc8:	cbnz	x19, 40efd8 <__fxstatat@plt+0xbe28>
  40efcc:	b	40efe8 <__fxstatat@plt+0xbe38>
  40efd0:	ldr	x0, [x21, #16]
  40efd4:	cbz	x19, 40efe8 <__fxstatat@plt+0xbe38>
  40efd8:	str	x19, [x0], #8
  40efdc:	ldr	x19, [x19, #16]
  40efe0:	cbnz	x19, 40efd8 <__fxstatat@plt+0xbe28>
  40efe4:	ldr	x0, [x21, #16]
  40efe8:	mov	w2, #0x8                   	// #8
  40efec:	mov	x1, x20
  40eff0:	mov	x3, x22
  40eff4:	bl	402ae0 <qsort@plt>
  40eff8:	ldr	x8, [x21, #16]
  40effc:	cmp	x20, #0x1
  40f000:	ldr	x19, [x8]
  40f004:	mov	x9, x19
  40f008:	b.eq	40f034 <__fxstatat@plt+0xbe84>  // b.none
  40f00c:	ldr	x10, [x8, #8]!
  40f010:	subs	x9, x20, #0x2
  40f014:	str	x10, [x19, #16]
  40f018:	b.eq	40f030 <__fxstatat@plt+0xbe80>  // b.none
  40f01c:	ldr	x10, [x8]
  40f020:	ldr	x11, [x8, #8]!
  40f024:	subs	x9, x9, #0x1
  40f028:	str	x11, [x10, #16]
  40f02c:	b.ne	40f01c <__fxstatat@plt+0xbe6c>  // b.any
  40f030:	ldr	x9, [x8]
  40f034:	str	xzr, [x9, #16]
  40f038:	b	40f04c <__fxstatat@plt+0xbe9c>
  40f03c:	ldr	x0, [x21, #16]
  40f040:	bl	402ef0 <free@plt>
  40f044:	str	xzr, [x21, #16]
  40f048:	str	xzr, [x21, #56]
  40f04c:	mov	x0, x19
  40f050:	ldp	x20, x19, [sp, #32]
  40f054:	ldp	x22, x21, [sp, #16]
  40f058:	ldp	x29, x30, [sp], #48
  40f05c:	ret
  40f060:	stp	x29, x30, [sp, #-32]!
  40f064:	ldrh	w8, [x0, #72]
  40f068:	mov	w9, #0x102                 	// #258
  40f06c:	str	x19, [sp, #16]
  40f070:	mov	x19, x0
  40f074:	tst	w8, w9
  40f078:	mov	x29, sp
  40f07c:	b.eq	40f0b0 <__fxstatat@plt+0xbf00>  // b.none
  40f080:	adrp	x2, 410000 <__fxstatat@plt+0xce50>
  40f084:	adrp	x3, 410000 <__fxstatat@plt+0xce50>
  40f088:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  40f08c:	add	x2, x2, #0x66c
  40f090:	add	x3, x3, #0x67c
  40f094:	add	x4, x4, #0xef0
  40f098:	mov	w0, #0x1f                  	// #31
  40f09c:	mov	x1, xzr
  40f0a0:	bl	40a530 <__fxstatat@plt+0x7380>
  40f0a4:	str	x0, [x19, #88]
  40f0a8:	cbnz	x0, 40f0c4 <__fxstatat@plt+0xbf14>
  40f0ac:	b	40f0c8 <__fxstatat@plt+0xbf18>
  40f0b0:	mov	w0, #0x20                  	// #32
  40f0b4:	bl	402bd0 <malloc@plt>
  40f0b8:	str	x0, [x19, #88]
  40f0bc:	cbz	x0, 40f0c8 <__fxstatat@plt+0xbf18>
  40f0c0:	bl	4110ac <__fxstatat@plt+0xdefc>
  40f0c4:	mov	w0, #0x1                   	// #1
  40f0c8:	ldr	x19, [sp, #16]
  40f0cc:	ldp	x29, x30, [sp], #32
  40f0d0:	ret
  40f0d4:	ldr	w8, [x0, #72]
  40f0d8:	mov	w2, #0x4900                	// #18688
  40f0dc:	movk	w2, #0x8, lsl #16
  40f0e0:	lsr	w9, w8, #4
  40f0e4:	bfi	w2, w9, #15, #1
  40f0e8:	tbnz	w8, #9, 40f0f8 <__fxstatat@plt+0xbf48>
  40f0ec:	mov	x0, x1
  40f0f0:	mov	w1, w2
  40f0f4:	b	409be4 <__fxstatat@plt+0x6a34>
  40f0f8:	ldr	w0, [x0, #44]
  40f0fc:	b	4113b8 <__fxstatat@plt+0xe208>
  40f100:	stp	x29, x30, [sp, #-32]!
  40f104:	stp	x20, x19, [sp, #16]
  40f108:	mov	x29, sp
  40f10c:	cbz	x0, 40f130 <__fxstatat@plt+0xbf80>
  40f110:	mov	x19, x0
  40f114:	ldp	x20, x0, [x19, #16]
  40f118:	cbz	x0, 40f120 <__fxstatat@plt+0xbf70>
  40f11c:	bl	402d70 <closedir@plt>
  40f120:	mov	x0, x19
  40f124:	bl	402ef0 <free@plt>
  40f128:	mov	x19, x20
  40f12c:	cbnz	x20, 40f114 <__fxstatat@plt+0xbf64>
  40f130:	ldp	x20, x19, [sp, #16]
  40f134:	ldp	x29, x30, [sp], #32
  40f138:	ret
  40f13c:	stp	x29, x30, [sp, #-32]!
  40f140:	stp	x20, x19, [sp, #16]
  40f144:	mov	x19, x0
  40f148:	ldr	x0, [x0]
  40f14c:	mov	x29, sp
  40f150:	cbz	x0, 40f188 <__fxstatat@plt+0xbfd8>
  40f154:	ldr	x8, [x0, #88]
  40f158:	tbnz	x8, #63, 40f17c <__fxstatat@plt+0xbfcc>
  40f15c:	ldr	x20, [x0, #16]
  40f160:	cbnz	x20, 40f168 <__fxstatat@plt+0xbfb8>
  40f164:	ldr	x20, [x0, #8]
  40f168:	bl	402ef0 <free@plt>
  40f16c:	ldr	x8, [x20, #88]
  40f170:	mov	x0, x20
  40f174:	tbz	x8, #63, 40f15c <__fxstatat@plt+0xbfac>
  40f178:	b	40f180 <__fxstatat@plt+0xbfd0>
  40f17c:	mov	x20, x0
  40f180:	mov	x0, x20
  40f184:	bl	402ef0 <free@plt>
  40f188:	ldr	x0, [x19, #8]
  40f18c:	cbz	x0, 40f194 <__fxstatat@plt+0xbfe4>
  40f190:	bl	40f100 <__fxstatat@plt+0xbf50>
  40f194:	ldr	x0, [x19, #16]
  40f198:	bl	402ef0 <free@plt>
  40f19c:	ldr	x0, [x19, #32]
  40f1a0:	bl	402ef0 <free@plt>
  40f1a4:	ldr	w8, [x19, #72]
  40f1a8:	tbnz	w8, #9, 40f1c8 <__fxstatat@plt+0xc018>
  40f1ac:	tbnz	w8, #2, 40f1d8 <__fxstatat@plt+0xc028>
  40f1b0:	ldr	w0, [x19, #40]
  40f1b4:	bl	402a10 <fchdir@plt>
  40f1b8:	cbz	w0, 40f1e0 <__fxstatat@plt+0xc030>
  40f1bc:	bl	403110 <__errno_location@plt>
  40f1c0:	ldr	w20, [x0]
  40f1c4:	b	40f1e4 <__fxstatat@plt+0xc034>
  40f1c8:	ldr	w0, [x19, #44]
  40f1cc:	tbnz	w0, #31, 40f1d8 <__fxstatat@plt+0xc028>
  40f1d0:	bl	402d80 <close@plt>
  40f1d4:	cbnz	w0, 40f1f4 <__fxstatat@plt+0xc044>
  40f1d8:	mov	w20, wzr
  40f1dc:	b	40f1fc <__fxstatat@plt+0xc04c>
  40f1e0:	mov	w20, wzr
  40f1e4:	ldr	w0, [x19, #40]
  40f1e8:	bl	402d80 <close@plt>
  40f1ec:	cbnz	w20, 40f1fc <__fxstatat@plt+0xc04c>
  40f1f0:	cbz	w0, 40f1fc <__fxstatat@plt+0xc04c>
  40f1f4:	bl	403110 <__errno_location@plt>
  40f1f8:	ldr	w20, [x0]
  40f1fc:	add	x0, x19, #0x60
  40f200:	bl	40f244 <__fxstatat@plt+0xc094>
  40f204:	ldr	x0, [x19, #80]
  40f208:	cbz	x0, 40f210 <__fxstatat@plt+0xc060>
  40f20c:	bl	40a7f8 <__fxstatat@plt+0x7648>
  40f210:	mov	x0, x19
  40f214:	bl	40f280 <__fxstatat@plt+0xc0d0>
  40f218:	mov	x0, x19
  40f21c:	bl	402ef0 <free@plt>
  40f220:	cbz	w20, 40f234 <__fxstatat@plt+0xc084>
  40f224:	bl	403110 <__errno_location@plt>
  40f228:	str	w20, [x0]
  40f22c:	mov	w0, #0xffffffff            	// #-1
  40f230:	b	40f238 <__fxstatat@plt+0xc088>
  40f234:	mov	w0, wzr
  40f238:	ldp	x20, x19, [sp, #16]
  40f23c:	ldp	x29, x30, [sp], #32
  40f240:	ret
  40f244:	stp	x29, x30, [sp, #-32]!
  40f248:	str	x19, [sp, #16]
  40f24c:	mov	x19, x0
  40f250:	mov	x29, sp
  40f254:	bl	4112e0 <__fxstatat@plt+0xe130>
  40f258:	tbnz	w0, #0, 40f274 <__fxstatat@plt+0xc0c4>
  40f25c:	mov	x0, x19
  40f260:	bl	41132c <__fxstatat@plt+0xe17c>
  40f264:	tbnz	w0, #31, 40f26c <__fxstatat@plt+0xc0bc>
  40f268:	bl	402d80 <close@plt>
  40f26c:	mov	x0, x19
  40f270:	b	40f254 <__fxstatat@plt+0xc0a4>
  40f274:	ldr	x19, [sp, #16]
  40f278:	ldp	x29, x30, [sp], #32
  40f27c:	ret
  40f280:	ldrh	w8, [x0, #72]
  40f284:	mov	w9, #0x102                 	// #258
  40f288:	tst	w8, w9
  40f28c:	b.eq	40f29c <__fxstatat@plt+0xc0ec>  // b.none
  40f290:	ldr	x0, [x0, #88]
  40f294:	cbz	x0, 40f2a4 <__fxstatat@plt+0xc0f4>
  40f298:	b	40a7f8 <__fxstatat@plt+0x7648>
  40f29c:	ldr	x0, [x0, #88]
  40f2a0:	b	402ef0 <free@plt>
  40f2a4:	ret
  40f2a8:	stp	x29, x30, [sp, #-64]!
  40f2ac:	stp	x22, x21, [sp, #32]
  40f2b0:	stp	x20, x19, [sp, #48]
  40f2b4:	ldr	x20, [x0]
  40f2b8:	str	x23, [sp, #16]
  40f2bc:	mov	x29, sp
  40f2c0:	cbz	x20, 40f648 <__fxstatat@plt+0xc498>
  40f2c4:	ldr	w8, [x0, #72]
  40f2c8:	mov	x19, x0
  40f2cc:	tbnz	w8, #13, 40f644 <__fxstatat@plt+0xc494>
  40f2d0:	ldrh	w9, [x20, #112]
  40f2d4:	mov	w10, #0x3                   	// #3
  40f2d8:	strh	w10, [x20, #112]
  40f2dc:	cmp	w9, #0x1
  40f2e0:	b.eq	40f34c <__fxstatat@plt+0xc19c>  // b.none
  40f2e4:	cmp	w9, #0x2
  40f2e8:	b.ne	40f364 <__fxstatat@plt+0xc1b4>  // b.any
  40f2ec:	ldrh	w10, [x20, #108]
  40f2f0:	and	w11, w10, #0xfffe
  40f2f4:	cmp	w11, #0xc
  40f2f8:	b.ne	40f368 <__fxstatat@plt+0xc1b8>  // b.any
  40f2fc:	mov	w2, #0x1                   	// #1
  40f300:	mov	x0, x19
  40f304:	mov	x1, x20
  40f308:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40f30c:	and	w8, w0, #0xffff
  40f310:	cmp	w8, #0x1
  40f314:	strh	w0, [x20, #108]
  40f318:	b.ne	40f74c <__fxstatat@plt+0xc59c>  // b.any
  40f31c:	ldrb	w8, [x19, #72]
  40f320:	tbnz	w8, #2, 40f74c <__fxstatat@plt+0xc59c>
  40f324:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40f328:	add	x1, x1, #0x31e
  40f32c:	mov	x0, x19
  40f330:	bl	40f0d4 <__fxstatat@plt+0xbf24>
  40f334:	str	w0, [x20, #68]
  40f338:	tbnz	w0, #31, 40f67c <__fxstatat@plt+0xc4cc>
  40f33c:	ldrh	w8, [x20, #110]
  40f340:	orr	w8, w8, #0x2
  40f344:	strh	w8, [x20, #110]
  40f348:	b	40f74c <__fxstatat@plt+0xc59c>
  40f34c:	mov	x0, x19
  40f350:	mov	x1, x20
  40f354:	mov	w2, wzr
  40f358:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40f35c:	strh	w0, [x20, #108]
  40f360:	b	40f648 <__fxstatat@plt+0xc498>
  40f364:	ldrh	w10, [x20, #108]
  40f368:	cmp	w10, #0x1
  40f36c:	b.ne	40f3b0 <__fxstatat@plt+0xc200>  // b.any
  40f370:	cmp	w9, #0x4
  40f374:	b.ne	40f438 <__fxstatat@plt+0xc288>  // b.any
  40f378:	ldrb	w8, [x20, #110]
  40f37c:	tbz	w8, #1, 40f388 <__fxstatat@plt+0xc1d8>
  40f380:	ldr	w0, [x20, #68]
  40f384:	bl	402d80 <close@plt>
  40f388:	ldr	x0, [x19, #8]
  40f38c:	cbz	x0, 40f398 <__fxstatat@plt+0xc1e8>
  40f390:	bl	40f100 <__fxstatat@plt+0xbf50>
  40f394:	str	xzr, [x19, #8]
  40f398:	mov	w8, #0x6                   	// #6
  40f39c:	strh	w8, [x20, #108]
  40f3a0:	mov	x0, x19
  40f3a4:	mov	x1, x20
  40f3a8:	bl	40f884 <__fxstatat@plt+0xc6d4>
  40f3ac:	b	40f648 <__fxstatat@plt+0xc498>
  40f3b0:	mov	x21, x20
  40f3b4:	ldr	x20, [x21, #16]
  40f3b8:	cbz	x20, 40f4a8 <__fxstatat@plt+0xc2f8>
  40f3bc:	mov	x0, x21
  40f3c0:	str	x20, [x19]
  40f3c4:	bl	402ef0 <free@plt>
  40f3c8:	ldr	x8, [x20, #88]
  40f3cc:	cbz	x8, 40f4e4 <__fxstatat@plt+0xc334>
  40f3d0:	ldrh	w8, [x20, #112]
  40f3d4:	mov	x21, x20
  40f3d8:	cmp	w8, #0x4
  40f3dc:	b.eq	40f3b4 <__fxstatat@plt+0xc204>  // b.none
  40f3e0:	cmp	w8, #0x2
  40f3e4:	b.ne	40f710 <__fxstatat@plt+0xc560>  // b.any
  40f3e8:	mov	w2, #0x1                   	// #1
  40f3ec:	mov	x0, x19
  40f3f0:	mov	x1, x20
  40f3f4:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40f3f8:	and	w8, w0, #0xffff
  40f3fc:	cmp	w8, #0x1
  40f400:	strh	w0, [x20, #108]
  40f404:	b.ne	40f708 <__fxstatat@plt+0xc558>  // b.any
  40f408:	ldrb	w8, [x19, #72]
  40f40c:	tbnz	w8, #2, 40f708 <__fxstatat@plt+0xc558>
  40f410:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40f414:	add	x1, x1, #0x31e
  40f418:	mov	x0, x19
  40f41c:	bl	40f0d4 <__fxstatat@plt+0xbf24>
  40f420:	str	w0, [x20, #68]
  40f424:	tbnz	w0, #31, 40f6f4 <__fxstatat@plt+0xc544>
  40f428:	ldrh	w8, [x20, #110]
  40f42c:	orr	w8, w8, #0x2
  40f430:	strh	w8, [x20, #110]
  40f434:	b	40f708 <__fxstatat@plt+0xc558>
  40f438:	tbz	w8, #6, 40f44c <__fxstatat@plt+0xc29c>
  40f43c:	ldr	x9, [x20, #120]
  40f440:	ldr	x10, [x19, #24]
  40f444:	cmp	x9, x10
  40f448:	b.ne	40f378 <__fxstatat@plt+0xc1c8>  // b.any
  40f44c:	ldr	x0, [x19, #8]
  40f450:	cbz	x0, 40f590 <__fxstatat@plt+0xc3e0>
  40f454:	tbnz	w8, #12, 40f580 <__fxstatat@plt+0xc3d0>
  40f458:	ldr	x3, [x20, #48]
  40f45c:	mov	w2, #0xffffffff            	// #-1
  40f460:	mov	x0, x19
  40f464:	mov	x1, x20
  40f468:	bl	40f920 <__fxstatat@plt+0xc770>
  40f46c:	cbz	w0, 40f5a4 <__fxstatat@plt+0xc3f4>
  40f470:	bl	403110 <__errno_location@plt>
  40f474:	ldr	w8, [x0]
  40f478:	ldrh	w9, [x20, #110]
  40f47c:	str	w8, [x20, #64]
  40f480:	orr	w8, w9, #0x1
  40f484:	strh	w8, [x20, #110]
  40f488:	ldr	x8, [x19, #8]
  40f48c:	cbz	x8, 40f5a4 <__fxstatat@plt+0xc3f4>
  40f490:	ldr	x9, [x8, #8]
  40f494:	ldr	x9, [x9, #48]
  40f498:	str	x9, [x8, #48]
  40f49c:	ldr	x8, [x8, #16]
  40f4a0:	cbnz	x8, 40f490 <__fxstatat@plt+0xc2e0>
  40f4a4:	b	40f5a4 <__fxstatat@plt+0xc3f4>
  40f4a8:	ldr	x20, [x21, #8]
  40f4ac:	ldr	x8, [x20, #24]
  40f4b0:	cbz	x8, 40f5e0 <__fxstatat@plt+0xc430>
  40f4b4:	str	x20, [x19]
  40f4b8:	ldr	x8, [x19, #32]
  40f4bc:	ldr	x9, [x20, #72]
  40f4c0:	mov	w1, #0x3                   	// #3
  40f4c4:	mov	x0, x19
  40f4c8:	strb	wzr, [x8, x9]
  40f4cc:	bl	40fad0 <__fxstatat@plt+0xc920>
  40f4d0:	cbz	x0, 40f5d4 <__fxstatat@plt+0xc424>
  40f4d4:	mov	x20, x0
  40f4d8:	mov	x0, x21
  40f4dc:	bl	402ef0 <free@plt>
  40f4e0:	b	40f710 <__fxstatat@plt+0xc560>
  40f4e4:	mov	x0, x19
  40f4e8:	bl	4102c0 <__fxstatat@plt+0xd110>
  40f4ec:	cbz	w0, 40f504 <__fxstatat@plt+0xc354>
  40f4f0:	ldr	w8, [x19, #72]
  40f4f4:	mov	x20, xzr
  40f4f8:	orr	w8, w8, #0x2000
  40f4fc:	str	w8, [x19, #72]
  40f500:	b	40f648 <__fxstatat@plt+0xc498>
  40f504:	mov	x0, x19
  40f508:	bl	40f280 <__fxstatat@plt+0xc0d0>
  40f50c:	ldr	x8, [x20, #96]
  40f510:	add	x21, x20, #0xf8
  40f514:	mov	x1, x21
  40f518:	str	x8, [x20, #72]
  40f51c:	ldr	x0, [x19, #32]
  40f520:	add	x2, x8, #0x1
  40f524:	bl	4029a0 <memmove@plt>
  40f528:	mov	w1, #0x2f                  	// #47
  40f52c:	mov	x0, x21
  40f530:	bl	402d90 <strrchr@plt>
  40f534:	cbz	x0, 40f56c <__fxstatat@plt+0xc3bc>
  40f538:	cmp	x0, x21
  40f53c:	b.ne	40f548 <__fxstatat@plt+0xc398>  // b.any
  40f540:	ldrb	w8, [x20, #249]
  40f544:	cbz	w8, 40f56c <__fxstatat@plt+0xc3bc>
  40f548:	add	x22, x0, #0x1
  40f54c:	mov	x0, x22
  40f550:	bl	4029c0 <strlen@plt>
  40f554:	mov	x23, x0
  40f558:	add	x2, x0, #0x1
  40f55c:	mov	x0, x21
  40f560:	mov	x1, x22
  40f564:	bl	4029a0 <memmove@plt>
  40f568:	str	x23, [x20, #96]
  40f56c:	ldr	x8, [x19, #32]
  40f570:	mov	x0, x19
  40f574:	stp	x8, x8, [x20, #48]
  40f578:	bl	40f060 <__fxstatat@plt+0xbeb0>
  40f57c:	b	40f74c <__fxstatat@plt+0xc59c>
  40f580:	and	w8, w8, #0xffffefff
  40f584:	str	w8, [x19, #72]
  40f588:	bl	40f100 <__fxstatat@plt+0xbf50>
  40f58c:	str	xzr, [x19, #8]
  40f590:	mov	w1, #0x3                   	// #3
  40f594:	mov	x0, x19
  40f598:	bl	40fad0 <__fxstatat@plt+0xc920>
  40f59c:	str	x0, [x19, #8]
  40f5a0:	cbz	x0, 40f5b0 <__fxstatat@plt+0xc400>
  40f5a4:	ldr	x20, [x19, #8]
  40f5a8:	str	xzr, [x19, #8]
  40f5ac:	b	40f710 <__fxstatat@plt+0xc560>
  40f5b0:	ldrb	w8, [x19, #73]
  40f5b4:	tbnz	w8, #5, 40f644 <__fxstatat@plt+0xc494>
  40f5b8:	ldr	w8, [x20, #64]
  40f5bc:	cbz	w8, 40f3a0 <__fxstatat@plt+0xc1f0>
  40f5c0:	ldrh	w8, [x20, #108]
  40f5c4:	cmp	w8, #0x4
  40f5c8:	b.eq	40f3a0 <__fxstatat@plt+0xc1f0>  // b.none
  40f5cc:	mov	w8, #0x7                   	// #7
  40f5d0:	b	40f39c <__fxstatat@plt+0xc1ec>
  40f5d4:	ldrb	w8, [x19, #73]
  40f5d8:	tbnz	w8, #5, 40f644 <__fxstatat@plt+0xc494>
  40f5dc:	ldr	x20, [x21, #8]
  40f5e0:	mov	x0, x21
  40f5e4:	str	x20, [x19]
  40f5e8:	bl	402ef0 <free@plt>
  40f5ec:	ldr	x8, [x20, #88]
  40f5f0:	cmn	x8, #0x1
  40f5f4:	b.eq	40f660 <__fxstatat@plt+0xc4b0>  // b.none
  40f5f8:	ldrh	w8, [x20, #108]
  40f5fc:	cmp	w8, #0xb
  40f600:	b.eq	40f880 <__fxstatat@plt+0xc6d0>  // b.none
  40f604:	ldr	x8, [x19, #32]
  40f608:	ldr	x9, [x20, #72]
  40f60c:	strb	wzr, [x8, x9]
  40f610:	ldr	x8, [x20, #88]
  40f614:	cbz	x8, 40f694 <__fxstatat@plt+0xc4e4>
  40f618:	ldrh	w8, [x20, #110]
  40f61c:	tbnz	w8, #1, 40f6bc <__fxstatat@plt+0xc50c>
  40f620:	tbnz	w8, #0, 40f840 <__fxstatat@plt+0xc690>
  40f624:	ldr	x1, [x20, #8]
  40f628:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  40f62c:	add	x3, x3, #0x31d
  40f630:	mov	w2, #0xffffffff            	// #-1
  40f634:	mov	x0, x19
  40f638:	bl	40f920 <__fxstatat@plt+0xc770>
  40f63c:	cbnz	w0, 40f6a0 <__fxstatat@plt+0xc4f0>
  40f640:	b	40f840 <__fxstatat@plt+0xc690>
  40f644:	mov	x20, xzr
  40f648:	mov	x0, x20
  40f64c:	ldp	x20, x19, [sp, #48]
  40f650:	ldp	x22, x21, [sp, #32]
  40f654:	ldr	x23, [sp, #16]
  40f658:	ldp	x29, x30, [sp], #64
  40f65c:	ret
  40f660:	mov	x0, x20
  40f664:	bl	402ef0 <free@plt>
  40f668:	bl	403110 <__errno_location@plt>
  40f66c:	mov	x20, xzr
  40f670:	str	wzr, [x0]
  40f674:	str	xzr, [x19]
  40f678:	b	40f648 <__fxstatat@plt+0xc498>
  40f67c:	bl	403110 <__errno_location@plt>
  40f680:	ldr	w8, [x0]
  40f684:	mov	w9, #0x7                   	// #7
  40f688:	strh	w9, [x20, #108]
  40f68c:	str	w8, [x20, #64]
  40f690:	b	40f74c <__fxstatat@plt+0xc59c>
  40f694:	mov	x0, x19
  40f698:	bl	4102c0 <__fxstatat@plt+0xd110>
  40f69c:	cbz	w0, 40f840 <__fxstatat@plt+0xc690>
  40f6a0:	bl	403110 <__errno_location@plt>
  40f6a4:	ldr	w8, [x0]
  40f6a8:	str	w8, [x20, #64]
  40f6ac:	ldr	w8, [x19, #72]
  40f6b0:	orr	w8, w8, #0x2000
  40f6b4:	str	w8, [x19, #72]
  40f6b8:	b	40f840 <__fxstatat@plt+0xc690>
  40f6bc:	ldr	w8, [x19, #72]
  40f6c0:	tbnz	w8, #2, 40f838 <__fxstatat@plt+0xc688>
  40f6c4:	ldr	w1, [x20, #68]
  40f6c8:	tbnz	w8, #9, 40f82c <__fxstatat@plt+0xc67c>
  40f6cc:	mov	w0, w1
  40f6d0:	bl	402a10 <fchdir@plt>
  40f6d4:	cbz	w0, 40f838 <__fxstatat@plt+0xc688>
  40f6d8:	bl	403110 <__errno_location@plt>
  40f6dc:	ldr	w8, [x0]
  40f6e0:	str	w8, [x20, #64]
  40f6e4:	ldr	w8, [x19, #72]
  40f6e8:	orr	w8, w8, #0x2000
  40f6ec:	str	w8, [x19, #72]
  40f6f0:	b	40f838 <__fxstatat@plt+0xc688>
  40f6f4:	bl	403110 <__errno_location@plt>
  40f6f8:	ldr	w8, [x0]
  40f6fc:	mov	w9, #0x7                   	// #7
  40f700:	strh	w9, [x20, #108]
  40f704:	str	w8, [x20, #64]
  40f708:	mov	w8, #0x3                   	// #3
  40f70c:	strh	w8, [x20, #112]
  40f710:	ldr	x8, [x20, #8]
  40f714:	ldr	x11, [x19, #32]
  40f718:	add	x1, x20, #0xf8
  40f71c:	ldr	x9, [x8, #72]
  40f720:	ldr	x8, [x8, #56]
  40f724:	sub	x10, x9, #0x1
  40f728:	ldrb	w8, [x8, x10]
  40f72c:	cmp	w8, #0x2f
  40f730:	csel	x8, x10, x9, eq  // eq = none
  40f734:	add	x0, x11, x8
  40f738:	mov	w8, #0x2f                  	// #47
  40f73c:	strb	w8, [x0], #1
  40f740:	ldr	x8, [x20, #96]
  40f744:	add	x2, x8, #0x1
  40f748:	bl	4029a0 <memmove@plt>
  40f74c:	str	x20, [x19]
  40f750:	ldrh	w0, [x20, #108]
  40f754:	cmp	w0, #0xb
  40f758:	b.ne	40f7ec <__fxstatat@plt+0xc63c>  // b.any
  40f75c:	ldr	x8, [x20, #168]
  40f760:	cmp	x8, #0x1
  40f764:	b.eq	40f648 <__fxstatat@plt+0xc498>  // b.none
  40f768:	cmp	x8, #0x2
  40f76c:	b.ne	40f880 <__fxstatat@plt+0xc6d0>  // b.any
  40f770:	ldr	x21, [x20, #8]
  40f774:	ldr	w8, [x21, #104]
  40f778:	cbnz	w8, 40f7a8 <__fxstatat@plt+0xc5f8>
  40f77c:	ldr	w8, [x19, #72]
  40f780:	mvn	w8, w8
  40f784:	tst	w8, #0x18
  40f788:	b.ne	40f7a8 <__fxstatat@plt+0xc5f8>  // b.any
  40f78c:	ldr	w1, [x19, #44]
  40f790:	mov	x0, x21
  40f794:	bl	41031c <__fxstatat@plt+0xd16c>
  40f798:	cmp	w0, #0x2
  40f79c:	b.ne	40f7a8 <__fxstatat@plt+0xc5f8>  // b.any
  40f7a0:	ldrh	w0, [x20, #108]
  40f7a4:	b	40f7ec <__fxstatat@plt+0xc63c>
  40f7a8:	mov	x0, x19
  40f7ac:	mov	x1, x20
  40f7b0:	mov	w2, wzr
  40f7b4:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40f7b8:	ldr	w8, [x20, #136]
  40f7bc:	strh	w0, [x20, #108]
  40f7c0:	and	w8, w8, #0xf000
  40f7c4:	cmp	w8, #0x4, lsl #12
  40f7c8:	b.ne	40f7ec <__fxstatat@plt+0xc63c>  // b.any
  40f7cc:	ldr	x8, [x20, #88]
  40f7d0:	cbz	x8, 40f7ec <__fxstatat@plt+0xc63c>
  40f7d4:	ldr	w8, [x21, #104]
  40f7d8:	add	w9, w8, #0x1
  40f7dc:	cmp	w9, #0x2
  40f7e0:	b.cc	40f7ec <__fxstatat@plt+0xc63c>  // b.lo, b.ul, b.last
  40f7e4:	sub	w8, w8, #0x1
  40f7e8:	str	w8, [x21, #104]
  40f7ec:	and	w8, w0, #0xffff
  40f7f0:	cmp	w8, #0x1
  40f7f4:	b.ne	40f648 <__fxstatat@plt+0xc498>  // b.any
  40f7f8:	ldr	x8, [x20, #88]
  40f7fc:	cbnz	x8, 40f808 <__fxstatat@plt+0xc658>
  40f800:	ldr	x8, [x20, #120]
  40f804:	str	x8, [x19, #24]
  40f808:	mov	x0, x19
  40f80c:	mov	x1, x20
  40f810:	bl	4103b8 <__fxstatat@plt+0xd208>
  40f814:	tbnz	w0, #0, 40f648 <__fxstatat@plt+0xc498>
  40f818:	bl	403110 <__errno_location@plt>
  40f81c:	mov	w8, #0xc                   	// #12
  40f820:	mov	x20, xzr
  40f824:	str	w8, [x0]
  40f828:	b	40f648 <__fxstatat@plt+0xc498>
  40f82c:	mov	w2, #0x1                   	// #1
  40f830:	mov	x0, x19
  40f834:	bl	41046c <__fxstatat@plt+0xd2bc>
  40f838:	ldr	w0, [x20, #68]
  40f83c:	bl	402d80 <close@plt>
  40f840:	ldrh	w8, [x20, #108]
  40f844:	cmp	w8, #0x2
  40f848:	b.eq	40f870 <__fxstatat@plt+0xc6c0>  // b.none
  40f84c:	ldr	w8, [x20, #64]
  40f850:	mov	w9, #0x6                   	// #6
  40f854:	cmp	w8, #0x0
  40f858:	cinc	w9, w9, ne  // ne = any
  40f85c:	strh	w9, [x20, #108]
  40f860:	cbnz	w8, 40f870 <__fxstatat@plt+0xc6c0>
  40f864:	mov	x0, x19
  40f868:	mov	x1, x20
  40f86c:	bl	40f884 <__fxstatat@plt+0xc6d4>
  40f870:	ldrb	w8, [x19, #73]
  40f874:	tst	w8, #0x20
  40f878:	csel	x20, x20, xzr, eq  // eq = none
  40f87c:	b	40f648 <__fxstatat@plt+0xc498>
  40f880:	bl	402dd0 <abort@plt>
  40f884:	sub	sp, sp, #0x30
  40f888:	stp	x29, x30, [sp, #32]
  40f88c:	ldrh	w8, [x0, #72]
  40f890:	mov	w9, #0x102                 	// #258
  40f894:	add	x29, sp, #0x20
  40f898:	tst	w8, w9
  40f89c:	b.eq	40f8c8 <__fxstatat@plt+0xc718>  // b.none
  40f8a0:	ldur	q0, [x1, #120]
  40f8a4:	mov	x1, sp
  40f8a8:	str	q0, [sp]
  40f8ac:	ldr	x0, [x0, #88]
  40f8b0:	bl	40ae00 <__fxstatat@plt+0x7c50>
  40f8b4:	cbz	x0, 40f91c <__fxstatat@plt+0xc76c>
  40f8b8:	bl	402ef0 <free@plt>
  40f8bc:	ldp	x29, x30, [sp, #32]
  40f8c0:	add	sp, sp, #0x30
  40f8c4:	ret
  40f8c8:	ldr	x8, [x1, #8]
  40f8cc:	cbz	x8, 40f8bc <__fxstatat@plt+0xc70c>
  40f8d0:	ldr	x9, [x8, #88]
  40f8d4:	tbnz	x9, #63, 40f8bc <__fxstatat@plt+0xc70c>
  40f8d8:	ldr	x9, [x0, #88]
  40f8dc:	ldr	x10, [x9, #16]
  40f8e0:	cbz	x10, 40f91c <__fxstatat@plt+0xc76c>
  40f8e4:	ldr	x10, [x9]
  40f8e8:	ldr	x11, [x1, #128]
  40f8ec:	cmp	x10, x11
  40f8f0:	b.ne	40f8bc <__fxstatat@plt+0xc70c>  // b.any
  40f8f4:	ldr	x10, [x9, #8]
  40f8f8:	ldr	x11, [x1, #120]
  40f8fc:	cmp	x10, x11
  40f900:	b.ne	40f8bc <__fxstatat@plt+0xc70c>  // b.any
  40f904:	ldr	x10, [x8, #120]
  40f908:	str	x10, [x9, #8]
  40f90c:	ldr	x8, [x8, #128]
  40f910:	ldr	x9, [x0, #88]
  40f914:	str	x8, [x9]
  40f918:	b	40f8bc <__fxstatat@plt+0xc70c>
  40f91c:	bl	402dd0 <abort@plt>
  40f920:	sub	sp, sp, #0xd0
  40f924:	stp	x22, x21, [sp, #176]
  40f928:	stp	x20, x19, [sp, #192]
  40f92c:	mov	x22, x3
  40f930:	mov	w19, w2
  40f934:	mov	x21, x1
  40f938:	mov	x20, x0
  40f93c:	stp	x29, x30, [sp, #128]
  40f940:	str	x25, [sp, #144]
  40f944:	stp	x24, x23, [sp, #160]
  40f948:	add	x29, sp, #0x80
  40f94c:	cbz	x3, 40f96c <__fxstatat@plt+0xc7bc>
  40f950:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40f954:	add	x1, x1, #0x31d
  40f958:	mov	x0, x22
  40f95c:	bl	402e70 <strcmp@plt>
  40f960:	cmp	w0, #0x0
  40f964:	cset	w23, eq  // eq = none
  40f968:	b	40f970 <__fxstatat@plt+0xc7c0>
  40f96c:	mov	w23, wzr
  40f970:	ldr	w8, [x20, #72]
  40f974:	tbnz	w8, #2, 40f9b8 <__fxstatat@plt+0xc808>
  40f978:	tbz	w19, #31, 40f9d0 <__fxstatat@plt+0xc820>
  40f97c:	eor	w9, w23, #0x1
  40f980:	tbnz	w9, #0, 40f9d0 <__fxstatat@plt+0xc820>
  40f984:	tbz	w8, #9, 40f9d0 <__fxstatat@plt+0xc820>
  40f988:	add	x19, x20, #0x60
  40f98c:	mov	x0, x19
  40f990:	bl	4112e0 <__fxstatat@plt+0xe130>
  40f994:	tbnz	w0, #0, 40f9dc <__fxstatat@plt+0xc82c>
  40f998:	mov	x0, x19
  40f99c:	bl	41132c <__fxstatat@plt+0xe17c>
  40f9a0:	mov	w23, #0x1                   	// #1
  40f9a4:	tbnz	w0, #31, 40f9dc <__fxstatat@plt+0xc82c>
  40f9a8:	mov	w19, w0
  40f9ac:	mov	w24, wzr
  40f9b0:	mov	x22, xzr
  40f9b4:	b	40f9f4 <__fxstatat@plt+0xc844>
  40f9b8:	mov	w20, wzr
  40f9bc:	tbnz	w19, #31, 40fab0 <__fxstatat@plt+0xc900>
  40f9c0:	tbz	w8, #9, 40fab0 <__fxstatat@plt+0xc900>
  40f9c4:	mov	w0, w19
  40f9c8:	bl	402d80 <close@plt>
  40f9cc:	b	40fa74 <__fxstatat@plt+0xc8c4>
  40f9d0:	tbnz	w19, #31, 40f9dc <__fxstatat@plt+0xc82c>
  40f9d4:	mov	w24, wzr
  40f9d8:	b	40f9f4 <__fxstatat@plt+0xc844>
  40f9dc:	mov	x0, x20
  40f9e0:	mov	x1, x22
  40f9e4:	bl	40f0d4 <__fxstatat@plt+0xbf24>
  40f9e8:	tbnz	w0, #31, 40fa7c <__fxstatat@plt+0xc8cc>
  40f9ec:	mov	w19, w0
  40f9f0:	mov	w24, #0x1                   	// #1
  40f9f4:	ldr	w25, [x20, #72]
  40f9f8:	tbnz	w25, #1, 40fa2c <__fxstatat@plt+0xc87c>
  40f9fc:	cbz	x22, 40fa14 <__fxstatat@plt+0xc864>
  40fa00:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  40fa04:	add	x1, x1, #0x31d
  40fa08:	mov	x0, x22
  40fa0c:	bl	402e70 <strcmp@plt>
  40fa10:	cbz	w0, 40fa2c <__fxstatat@plt+0xc87c>
  40fa14:	tbnz	w25, #9, 40fa64 <__fxstatat@plt+0xc8b4>
  40fa18:	mov	w0, w19
  40fa1c:	bl	402a10 <fchdir@plt>
  40fa20:	mov	w20, w0
  40fa24:	cbnz	w24, 40fa98 <__fxstatat@plt+0xc8e8>
  40fa28:	b	40fab0 <__fxstatat@plt+0xc900>
  40fa2c:	mov	x1, sp
  40fa30:	mov	w0, w19
  40fa34:	bl	4123b0 <__fxstatat@plt+0xf200>
  40fa38:	cbnz	w0, 40fa90 <__fxstatat@plt+0xc8e0>
  40fa3c:	ldr	x8, [x21, #120]
  40fa40:	ldr	x9, [sp]
  40fa44:	cmp	x8, x9
  40fa48:	b.ne	40fa84 <__fxstatat@plt+0xc8d4>  // b.any
  40fa4c:	ldr	x8, [x21, #128]
  40fa50:	ldr	x9, [sp, #8]
  40fa54:	cmp	x8, x9
  40fa58:	b.ne	40fa84 <__fxstatat@plt+0xc8d4>  // b.any
  40fa5c:	ldr	w25, [x20, #72]
  40fa60:	tbz	w25, #9, 40fa18 <__fxstatat@plt+0xc868>
  40fa64:	eor	w2, w23, #0x1
  40fa68:	mov	x0, x20
  40fa6c:	mov	w1, w19
  40fa70:	bl	41046c <__fxstatat@plt+0xd2bc>
  40fa74:	mov	w20, wzr
  40fa78:	b	40fab0 <__fxstatat@plt+0xc900>
  40fa7c:	mov	w20, #0xffffffff            	// #-1
  40fa80:	b	40fab0 <__fxstatat@plt+0xc900>
  40fa84:	bl	403110 <__errno_location@plt>
  40fa88:	mov	w8, #0x2                   	// #2
  40fa8c:	str	w8, [x0]
  40fa90:	mov	w20, #0xffffffff            	// #-1
  40fa94:	cbz	w24, 40fab0 <__fxstatat@plt+0xc900>
  40fa98:	bl	403110 <__errno_location@plt>
  40fa9c:	ldr	w22, [x0]
  40faa0:	mov	x21, x0
  40faa4:	mov	w0, w19
  40faa8:	bl	402d80 <close@plt>
  40faac:	str	w22, [x21]
  40fab0:	mov	w0, w20
  40fab4:	ldp	x20, x19, [sp, #192]
  40fab8:	ldp	x22, x21, [sp, #176]
  40fabc:	ldp	x24, x23, [sp, #160]
  40fac0:	ldr	x25, [sp, #144]
  40fac4:	ldp	x29, x30, [sp, #128]
  40fac8:	add	sp, sp, #0xd0
  40facc:	ret
  40fad0:	sub	sp, sp, #0xb0
  40fad4:	stp	x29, x30, [sp, #80]
  40fad8:	stp	x28, x27, [sp, #96]
  40fadc:	stp	x26, x25, [sp, #112]
  40fae0:	stp	x24, x23, [sp, #128]
  40fae4:	stp	x22, x21, [sp, #144]
  40fae8:	stp	x20, x19, [sp, #160]
  40faec:	ldr	x19, [x0]
  40faf0:	mov	x20, x0
  40faf4:	mov	w25, w1
  40faf8:	add	x29, sp, #0x50
  40fafc:	ldr	x22, [x19, #24]
  40fb00:	cbz	x22, 40fb3c <__fxstatat@plt+0xc98c>
  40fb04:	mov	x0, x22
  40fb08:	bl	402fe0 <dirfd@plt>
  40fb0c:	stur	w0, [x29, #-4]
  40fb10:	tbnz	w0, #31, 40fb58 <__fxstatat@plt+0xc9a8>
  40fb14:	mov	x9, x20
  40fb18:	ldr	x8, [x9, #64]!
  40fb1c:	mov	w12, wzr
  40fb20:	cmp	x8, #0x0
  40fb24:	mov	w8, #0x86a0                	// #34464
  40fb28:	movk	w8, #0x1, lsl #16
  40fb2c:	csinv	x8, x8, xzr, eq  // eq = none
  40fb30:	str	x9, [sp, #32]
  40fb34:	stur	x8, [x29, #-32]
  40fb38:	b	40fd30 <__fxstatat@plt+0xcb80>
  40fb3c:	ldr	w8, [x20, #72]
  40fb40:	mov	w9, #0x204                 	// #516
  40fb44:	and	w9, w8, w9
  40fb48:	cmp	w9, #0x200
  40fb4c:	b.ne	40fb74 <__fxstatat@plt+0xc9c4>  // b.any
  40fb50:	ldr	w0, [x20, #44]
  40fb54:	b	40fb78 <__fxstatat@plt+0xc9c8>
  40fb58:	ldr	x0, [x19, #24]
  40fb5c:	bl	402d70 <closedir@plt>
  40fb60:	mov	x23, xzr
  40fb64:	cmp	w25, #0x3
  40fb68:	str	xzr, [x19, #24]
  40fb6c:	b.eq	40fbd4 <__fxstatat@plt+0xca24>  // b.none
  40fb70:	b	410280 <__fxstatat@plt+0xd0d0>
  40fb74:	mov	w0, #0xffffff9c            	// #-100
  40fb78:	ldr	x1, [x19, #48]
  40fb7c:	tbnz	w8, #4, 40fb88 <__fxstatat@plt+0xc9d8>
  40fb80:	mov	w2, wzr
  40fb84:	b	40fb98 <__fxstatat@plt+0xc9e8>
  40fb88:	tbz	w8, #0, 40fb94 <__fxstatat@plt+0xc9e4>
  40fb8c:	ldr	x8, [x19, #88]
  40fb90:	cbz	x8, 40fb80 <__fxstatat@plt+0xc9d0>
  40fb94:	mov	w2, #0x8000                	// #32768
  40fb98:	sub	x3, x29, #0x4
  40fb9c:	bl	40afd8 <__fxstatat@plt+0x7e28>
  40fba0:	str	x0, [x19, #24]
  40fba4:	cbz	x0, 40fbcc <__fxstatat@plt+0xca1c>
  40fba8:	ldrh	w8, [x19, #108]
  40fbac:	cmp	w8, #0xb
  40fbb0:	b.ne	40fbf0 <__fxstatat@plt+0xca40>  // b.any
  40fbb4:	mov	x0, x20
  40fbb8:	mov	x1, x19
  40fbbc:	mov	w2, wzr
  40fbc0:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40fbc4:	strh	w0, [x19, #108]
  40fbc8:	b	40fc24 <__fxstatat@plt+0xca74>
  40fbcc:	cmp	w25, #0x3
  40fbd0:	b.ne	41027c <__fxstatat@plt+0xd0cc>  // b.any
  40fbd4:	mov	w8, #0x4                   	// #4
  40fbd8:	strh	w8, [x19, #108]
  40fbdc:	bl	403110 <__errno_location@plt>
  40fbe0:	ldr	w8, [x0]
  40fbe4:	mov	x23, xzr
  40fbe8:	str	w8, [x19, #64]
  40fbec:	b	410280 <__fxstatat@plt+0xd0d0>
  40fbf0:	ldrb	w8, [x20, #73]
  40fbf4:	tbz	w8, #0, 40fc24 <__fxstatat@plt+0xca74>
  40fbf8:	mov	x0, x20
  40fbfc:	mov	x1, x19
  40fc00:	bl	40f884 <__fxstatat@plt+0xc6d4>
  40fc04:	mov	x0, x20
  40fc08:	mov	x1, x19
  40fc0c:	mov	w2, wzr
  40fc10:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40fc14:	mov	x0, x20
  40fc18:	mov	x1, x19
  40fc1c:	bl	4103b8 <__fxstatat@plt+0xd208>
  40fc20:	tbz	w0, #0, 4102a4 <__fxstatat@plt+0xd0f4>
  40fc24:	mov	x9, x20
  40fc28:	ldr	x8, [x9, #64]!
  40fc2c:	str	x9, [sp, #32]
  40fc30:	mov	w9, #0x86a0                	// #34464
  40fc34:	movk	w9, #0x1, lsl #16
  40fc38:	cmp	x8, #0x0
  40fc3c:	csinv	x8, x9, xzr, eq  // eq = none
  40fc40:	cmp	w25, #0x2
  40fc44:	stur	x8, [x29, #-32]
  40fc48:	b.ne	40fc54 <__fxstatat@plt+0xcaa4>  // b.any
  40fc4c:	mov	w21, wzr
  40fc50:	b	40fc90 <__fxstatat@plt+0xcae0>
  40fc54:	ldr	w8, [x20, #72]
  40fc58:	and	w8, w8, #0x38
  40fc5c:	cmp	w8, #0x18
  40fc60:	b.ne	40fc88 <__fxstatat@plt+0xcad8>  // b.any
  40fc64:	ldr	w8, [x19, #140]
  40fc68:	cmp	w8, #0x2
  40fc6c:	b.ne	40fc88 <__fxstatat@plt+0xcad8>  // b.any
  40fc70:	ldur	w1, [x29, #-4]
  40fc74:	mov	x0, x19
  40fc78:	bl	41031c <__fxstatat@plt+0xd16c>
  40fc7c:	cmp	w0, #0x0
  40fc80:	cset	w8, ne  // ne = any
  40fc84:	b	40fc8c <__fxstatat@plt+0xcadc>
  40fc88:	mov	w8, wzr
  40fc8c:	eor	w21, w8, #0x1
  40fc90:	cmp	w25, #0x3
  40fc94:	b.eq	40fc9c <__fxstatat@plt+0xcaec>  // b.none
  40fc98:	cbz	w21, 40fd2c <__fxstatat@plt+0xcb7c>
  40fc9c:	ldrb	w9, [x20, #73]
  40fca0:	ldur	w8, [x29, #-4]
  40fca4:	tbz	w9, #1, 40fcc0 <__fxstatat@plt+0xcb10>
  40fca8:	mov	w1, #0x406                 	// #1030
  40fcac:	mov	w2, #0x3                   	// #3
  40fcb0:	mov	w0, w8
  40fcb4:	bl	411f6c <__fxstatat@plt+0xedbc>
  40fcb8:	mov	w8, w0
  40fcbc:	stur	w0, [x29, #-4]
  40fcc0:	tbnz	w8, #31, 40fcdc <__fxstatat@plt+0xcb2c>
  40fcc4:	mov	x0, x20
  40fcc8:	mov	x1, x19
  40fccc:	mov	w2, w8
  40fcd0:	mov	x3, xzr
  40fcd4:	bl	40f920 <__fxstatat@plt+0xc770>
  40fcd8:	cbz	w0, 4102b8 <__fxstatat@plt+0xd108>
  40fcdc:	cmp	w25, #0x3
  40fce0:	cset	w8, ne  // ne = any
  40fce4:	eor	w9, w21, #0x1
  40fce8:	orr	w8, w8, w9
  40fcec:	tbnz	w8, #0, 40fcfc <__fxstatat@plt+0xcb4c>
  40fcf0:	bl	403110 <__errno_location@plt>
  40fcf4:	ldr	w8, [x0]
  40fcf8:	str	w8, [x19, #64]
  40fcfc:	ldrh	w8, [x19, #110]
  40fd00:	ldr	x0, [x19, #24]
  40fd04:	orr	w8, w8, #0x1
  40fd08:	strh	w8, [x19, #110]
  40fd0c:	bl	402d70 <closedir@plt>
  40fd10:	str	xzr, [x19, #24]
  40fd14:	ldrb	w8, [x20, #73]
  40fd18:	tbz	w8, #1, 40fd28 <__fxstatat@plt+0xcb78>
  40fd1c:	ldur	w0, [x29, #-4]
  40fd20:	tbnz	w0, #31, 40fd28 <__fxstatat@plt+0xcb78>
  40fd24:	bl	402d80 <close@plt>
  40fd28:	str	xzr, [x19, #24]
  40fd2c:	mov	w12, #0x1                   	// #1
  40fd30:	ldr	x8, [x19, #72]
  40fd34:	ldr	x9, [x19, #56]
  40fd38:	ldrb	w11, [x20, #72]
  40fd3c:	str	x22, [sp, #16]
  40fd40:	sub	x10, x8, #0x1
  40fd44:	ldrb	w9, [x9, x10]
  40fd48:	str	w12, [sp, #12]
  40fd4c:	cmp	w9, #0x2f
  40fd50:	csel	x8, x10, x8, eq  // eq = none
  40fd54:	tbnz	w11, #2, 40fd60 <__fxstatat@plt+0xcbb0>
  40fd58:	stur	xzr, [x29, #-24]
  40fd5c:	b	40fd74 <__fxstatat@plt+0xcbc4>
  40fd60:	ldr	x9, [x20, #32]
  40fd64:	add	x10, x9, x8
  40fd68:	mov	w9, #0x2f                  	// #47
  40fd6c:	strb	w9, [x10], #1
  40fd70:	stur	x10, [x29, #-24]
  40fd74:	ldr	x27, [x19, #24]
  40fd78:	add	x22, x8, #0x1
  40fd7c:	cbz	x27, 40ffec <__fxstatat@plt+0xce3c>
  40fd80:	ldr	x8, [x19, #88]
  40fd84:	ldr	x9, [x20, #48]
  40fd88:	str	w25, [sp, #8]
  40fd8c:	add	x8, x8, #0x1
  40fd90:	str	x8, [sp, #40]
  40fd94:	sub	x25, x9, x22
  40fd98:	bl	403110 <__errno_location@plt>
  40fd9c:	mov	x23, xzr
  40fda0:	mov	x24, xzr
  40fda4:	mov	x26, xzr
  40fda8:	stur	x0, [x29, #-16]
  40fdac:	str	xzr, [sp, #24]
  40fdb0:	ldur	x8, [x29, #-16]
  40fdb4:	mov	x0, x27
  40fdb8:	str	wzr, [x8]
  40fdbc:	bl	402d10 <readdir@plt>
  40fdc0:	cbz	x0, 410044 <__fxstatat@plt+0xce94>
  40fdc4:	ldrb	w8, [x20, #72]
  40fdc8:	mov	x28, x0
  40fdcc:	tbnz	w8, #5, 40fdf4 <__fxstatat@plt+0xcc44>
  40fdd0:	ldrb	w8, [x28, #19]
  40fdd4:	cmp	w8, #0x2e
  40fdd8:	b.ne	40fdf4 <__fxstatat@plt+0xcc44>  // b.any
  40fddc:	ldrb	w8, [x28, #20]
  40fde0:	cbz	w8, 40ff98 <__fxstatat@plt+0xcde8>
  40fde4:	cmp	w8, #0x2e
  40fde8:	b.ne	40fdf4 <__fxstatat@plt+0xcc44>  // b.any
  40fdec:	ldrb	w8, [x28, #21]
  40fdf0:	cbz	w8, 40ff98 <__fxstatat@plt+0xcde8>
  40fdf4:	add	x27, x28, #0x13
  40fdf8:	mov	x0, x27
  40fdfc:	bl	4029c0 <strlen@plt>
  40fe00:	mov	x21, x0
  40fe04:	mov	x0, x20
  40fe08:	mov	x1, x27
  40fe0c:	mov	x2, x21
  40fe10:	bl	40ed7c <__fxstatat@plt+0xbbcc>
  40fe14:	mov	x27, x0
  40fe18:	cbz	x0, 410000 <__fxstatat@plt+0xce50>
  40fe1c:	cmp	x21, x25
  40fe20:	b.cs	40fe2c <__fxstatat@plt+0xcc7c>  // b.hs, b.nlast
  40fe24:	add	x21, x21, x22
  40fe28:	b	40fe78 <__fxstatat@plt+0xccc8>
  40fe2c:	ldr	x25, [x20, #32]
  40fe30:	add	x21, x21, x22
  40fe34:	add	x1, x21, #0x1
  40fe38:	mov	x0, x20
  40fe3c:	bl	40ed00 <__fxstatat@plt+0xbb50>
  40fe40:	tbz	w0, #0, 410000 <__fxstatat@plt+0xce50>
  40fe44:	ldr	x8, [x20, #32]
  40fe48:	cmp	x25, x8
  40fe4c:	b.eq	40fe70 <__fxstatat@plt+0xccc0>  // b.none
  40fe50:	ldrb	w9, [x20, #72]
  40fe54:	add	x8, x8, x22
  40fe58:	tst	w9, #0x4
  40fe5c:	ldur	x9, [x29, #-24]
  40fe60:	csel	x9, x9, x8, eq  // eq = none
  40fe64:	mov	w8, #0x1                   	// #1
  40fe68:	stur	x9, [x29, #-24]
  40fe6c:	str	w8, [sp, #28]
  40fe70:	ldr	x8, [x20, #48]
  40fe74:	sub	x25, x8, x22
  40fe78:	cmp	x21, x22
  40fe7c:	b.cc	41008c <__fxstatat@plt+0xcedc>  // b.lo, b.ul, b.last
  40fe80:	ldr	x8, [sp, #40]
  40fe84:	str	x8, [x27, #88]
  40fe88:	ldr	x8, [x20]
  40fe8c:	str	x21, [x27, #72]
  40fe90:	str	x8, [x27, #8]
  40fe94:	ldr	x8, [x28]
  40fe98:	str	x8, [x27, #128]
  40fe9c:	ldrb	w8, [x20, #72]
  40fea0:	tbnz	w8, #2, 40feb0 <__fxstatat@plt+0xcd00>
  40fea4:	add	x8, x27, #0xf8
  40fea8:	str	x8, [x27, #48]
  40feac:	b	40fecc <__fxstatat@plt+0xcd1c>
  40feb0:	ldr	x9, [x27, #96]
  40feb4:	ldr	x8, [x27, #56]
  40feb8:	ldur	x0, [x29, #-24]
  40febc:	add	x1, x27, #0xf8
  40fec0:	add	x2, x9, #0x1
  40fec4:	str	x8, [x27, #48]
  40fec8:	bl	4029a0 <memmove@plt>
  40fecc:	ldr	x9, [x20, #64]
  40fed0:	ldr	w8, [x20, #72]
  40fed4:	cbz	x9, 40fef4 <__fxstatat@plt+0xcd44>
  40fed8:	tbnz	w8, #10, 40fef4 <__fxstatat@plt+0xcd44>
  40fedc:	mov	x0, x20
  40fee0:	mov	x1, x27
  40fee4:	mov	w2, wzr
  40fee8:	bl	40ee04 <__fxstatat@plt+0xbc54>
  40feec:	strh	w0, [x27, #108]
  40fef0:	b	40ff54 <__fxstatat@plt+0xcda4>
  40fef4:	ldrb	w9, [x28, #18]
  40fef8:	mov	w10, #0x18                  	// #24
  40fefc:	bics	wzr, w10, w8
  40ff00:	mov	w10, #0xfb                  	// #251
  40ff04:	cset	w8, eq  // eq = none
  40ff08:	tst	w9, w10
  40ff0c:	sub	w9, w9, #0x1
  40ff10:	cset	w10, ne  // ne = any
  40ff14:	cmp	w9, #0xb
  40ff18:	and	w8, w8, w10
  40ff1c:	mov	w10, #0xb                   	// #11
  40ff20:	strh	w10, [x27, #108]
  40ff24:	b.hi	40ff3c <__fxstatat@plt+0xcd8c>  // b.pmore
  40ff28:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  40ff2c:	sxtb	x9, w9
  40ff30:	add	x10, x10, #0x6bc
  40ff34:	ldr	w9, [x10, x9, lsl #2]
  40ff38:	b	40ff40 <__fxstatat@plt+0xcd90>
  40ff3c:	mov	w9, wzr
  40ff40:	cmp	w8, #0x0
  40ff44:	mov	w8, #0x1                   	// #1
  40ff48:	cinc	x8, x8, eq  // eq = none
  40ff4c:	str	w9, [x27, #136]
  40ff50:	str	x8, [x27, #168]
  40ff54:	mov	x21, x27
  40ff58:	str	xzr, [x27, #16]
  40ff5c:	cbz	x23, 40ff68 <__fxstatat@plt+0xcdb8>
  40ff60:	mov	x21, x23
  40ff64:	str	x27, [x26, #16]
  40ff68:	mov	w8, #0x2710                	// #10000
  40ff6c:	cmp	x24, x8
  40ff70:	b.ne	40ff80 <__fxstatat@plt+0xcdd0>  // b.any
  40ff74:	ldr	x8, [sp, #32]
  40ff78:	ldr	x8, [x8]
  40ff7c:	cbz	x8, 40ffa4 <__fxstatat@plt+0xcdf4>
  40ff80:	ldur	x8, [x29, #-32]
  40ff84:	add	x24, x24, #0x1
  40ff88:	cmp	x8, x24
  40ff8c:	b.ls	4100d0 <__fxstatat@plt+0xcf20>  // b.plast
  40ff90:	mov	x26, x27
  40ff94:	mov	x23, x21
  40ff98:	ldr	x27, [x19, #24]
  40ff9c:	cbnz	x27, 40fdb0 <__fxstatat@plt+0xcc00>
  40ffa0:	b	4100d4 <__fxstatat@plt+0xcf24>
  40ffa4:	ldur	w1, [x29, #-4]
  40ffa8:	mov	x0, x19
  40ffac:	bl	4106a8 <__fxstatat@plt+0xd4f8>
  40ffb0:	mov	w8, #0x6969                	// #26985
  40ffb4:	cmp	x0, x8
  40ffb8:	str	wzr, [sp, #24]
  40ffbc:	b.eq	40ff80 <__fxstatat@plt+0xcdd0>  // b.none
  40ffc0:	mov	w8, #0x1994                	// #6548
  40ffc4:	movk	w8, #0x102, lsl #16
  40ffc8:	cmp	x0, x8
  40ffcc:	b.eq	40ff80 <__fxstatat@plt+0xcdd0>  // b.none
  40ffd0:	mov	w8, #0x4d42                	// #19778
  40ffd4:	movk	w8, #0xff53, lsl #16
  40ffd8:	cmp	x0, x8
  40ffdc:	b.eq	40ff80 <__fxstatat@plt+0xcdd0>  // b.none
  40ffe0:	mov	w8, #0x1                   	// #1
  40ffe4:	str	w8, [sp, #24]
  40ffe8:	b	40ff80 <__fxstatat@plt+0xcdd0>
  40ffec:	ldr	x21, [sp, #16]
  40fff0:	ldr	w26, [sp, #12]
  40fff4:	mov	x23, xzr
  40fff8:	mov	x24, xzr
  40fffc:	b	410168 <__fxstatat@plt+0xcfb8>
  410000:	ldur	x22, [x29, #-16]
  410004:	mov	x0, x27
  410008:	ldr	w21, [x22]
  41000c:	bl	402ef0 <free@plt>
  410010:	mov	x0, x23
  410014:	bl	40f100 <__fxstatat@plt+0xbf50>
  410018:	ldr	x0, [x19, #24]
  41001c:	bl	402d70 <closedir@plt>
  410020:	mov	w8, #0x7                   	// #7
  410024:	str	xzr, [x19, #24]
  410028:	strh	w8, [x19, #108]
  41002c:	ldr	w8, [x20, #72]
  410030:	mov	x23, xzr
  410034:	orr	w8, w8, #0x2000
  410038:	str	w8, [x20, #72]
  41003c:	str	w21, [x22]
  410040:	b	410280 <__fxstatat@plt+0xd0d0>
  410044:	ldur	x8, [x29, #-16]
  410048:	ldr	x21, [sp, #16]
  41004c:	ldr	w8, [x8]
  410050:	cbz	w8, 410070 <__fxstatat@plt+0xcec0>
  410054:	orr	x9, x21, x24
  410058:	str	w8, [x19, #64]
  41005c:	mov	w8, #0x4                   	// #4
  410060:	cmp	x9, #0x0
  410064:	mov	w9, #0x7                   	// #7
  410068:	csel	w8, w9, w8, ne  // ne = any
  41006c:	strh	w8, [x19, #108]
  410070:	ldr	x0, [x19, #24]
  410074:	ldp	w25, w26, [sp, #8]
  410078:	ldr	w27, [sp, #24]
  41007c:	cbz	x0, 4100e0 <__fxstatat@plt+0xcf30>
  410080:	bl	402d70 <closedir@plt>
  410084:	str	xzr, [x19, #24]
  410088:	b	4100e0 <__fxstatat@plt+0xcf30>
  41008c:	mov	x0, x27
  410090:	bl	402ef0 <free@plt>
  410094:	mov	x0, x23
  410098:	bl	40f100 <__fxstatat@plt+0xbf50>
  41009c:	ldr	x0, [x19, #24]
  4100a0:	bl	402d70 <closedir@plt>
  4100a4:	mov	w8, #0x7                   	// #7
  4100a8:	str	xzr, [x19, #24]
  4100ac:	strh	w8, [x19, #108]
  4100b0:	ldr	w8, [x20, #72]
  4100b4:	mov	w9, #0x24                  	// #36
  4100b8:	mov	x23, xzr
  4100bc:	orr	w8, w8, #0x2000
  4100c0:	str	w8, [x20, #72]
  4100c4:	ldur	x8, [x29, #-16]
  4100c8:	str	w9, [x8]
  4100cc:	b	410280 <__fxstatat@plt+0xd0d0>
  4100d0:	mov	x23, x21
  4100d4:	ldp	w25, w26, [sp, #8]
  4100d8:	ldr	x21, [sp, #16]
  4100dc:	ldr	w27, [sp, #24]
  4100e0:	ldr	w8, [sp, #28]
  4100e4:	tbz	w8, #0, 410168 <__fxstatat@plt+0xcfb8>
  4100e8:	ldr	x9, [x20, #8]
  4100ec:	ldr	x8, [x20, #32]
  4100f0:	cbz	x9, 410120 <__fxstatat@plt+0xcf70>
  4100f4:	ldr	x10, [x9, #48]
  4100f8:	add	x11, x9, #0xf8
  4100fc:	cmp	x10, x11
  410100:	b.eq	410114 <__fxstatat@plt+0xcf64>  // b.none
  410104:	ldr	x11, [x9, #56]
  410108:	sub	x10, x10, x11
  41010c:	add	x10, x8, x10
  410110:	str	x10, [x9, #48]
  410114:	str	x8, [x9, #56]
  410118:	ldr	x9, [x9, #16]
  41011c:	cbnz	x9, 4100f4 <__fxstatat@plt+0xcf44>
  410120:	ldr	x9, [x23, #88]
  410124:	tbnz	x9, #63, 410168 <__fxstatat@plt+0xcfb8>
  410128:	mov	x9, x23
  41012c:	ldr	x10, [x9, #48]
  410130:	add	x11, x9, #0xf8
  410134:	cmp	x10, x11
  410138:	b.eq	41014c <__fxstatat@plt+0xcf9c>  // b.none
  41013c:	ldr	x11, [x9, #56]
  410140:	sub	x10, x10, x11
  410144:	add	x10, x8, x10
  410148:	str	x10, [x9, #48]
  41014c:	ldr	x10, [x9, #16]
  410150:	str	x8, [x9, #56]
  410154:	cbnz	x10, 41015c <__fxstatat@plt+0xcfac>
  410158:	ldr	x10, [x9, #8]
  41015c:	ldr	x11, [x10, #88]
  410160:	mov	x9, x10
  410164:	tbz	x11, #63, 41012c <__fxstatat@plt+0xcf7c>
  410168:	ldrb	w8, [x20, #72]
  41016c:	tbz	w8, #2, 41018c <__fxstatat@plt+0xcfdc>
  410170:	ldr	x8, [x20, #48]
  410174:	ldur	x10, [x29, #-24]
  410178:	cmp	x22, x8
  41017c:	sub	x9, x10, #0x1
  410180:	ccmp	x24, #0x0, #0x4, ne  // ne = any
  410184:	csel	x8, x9, x10, eq  // eq = none
  410188:	strb	wzr, [x8]
  41018c:	cmp	x21, #0x0
  410190:	cset	w8, ne  // ne = any
  410194:	orr	w8, w8, w26
  410198:	tbz	w8, #0, 4101c8 <__fxstatat@plt+0xd018>
  41019c:	cbnz	x24, 4101d4 <__fxstatat@plt+0xd024>
  4101a0:	cmp	w25, #0x3
  4101a4:	b.ne	410274 <__fxstatat@plt+0xd0c4>  // b.any
  4101a8:	ldrh	w8, [x19, #108]
  4101ac:	cmp	w8, #0x4
  4101b0:	b.eq	410274 <__fxstatat@plt+0xd0c4>  // b.none
  4101b4:	cmp	w8, #0x7
  4101b8:	b.eq	410274 <__fxstatat@plt+0xd0c4>  // b.none
  4101bc:	mov	w8, #0x6                   	// #6
  4101c0:	strh	w8, [x19, #108]
  4101c4:	b	410274 <__fxstatat@plt+0xd0c4>
  4101c8:	cmp	w25, #0x1
  4101cc:	b.eq	41022c <__fxstatat@plt+0xd07c>  // b.none
  4101d0:	cbz	x24, 41022c <__fxstatat@plt+0xd07c>
  4101d4:	tbz	w27, #0, 410200 <__fxstatat@plt+0xd050>
  4101d8:	adrp	x8, 410000 <__fxstatat@plt+0xce50>
  4101dc:	add	x8, x8, #0x7d4
  4101e0:	mov	x0, x20
  4101e4:	mov	x1, x23
  4101e8:	mov	x2, x24
  4101ec:	str	x8, [x20, #64]
  4101f0:	bl	40ef7c <__fxstatat@plt+0xbdcc>
  4101f4:	mov	x23, x0
  4101f8:	str	xzr, [x20, #64]
  4101fc:	b	410280 <__fxstatat@plt+0xd0d0>
  410200:	cmp	x24, #0x2
  410204:	b.cc	410280 <__fxstatat@plt+0xd0d0>  // b.lo, b.ul, b.last
  410208:	ldr	x8, [sp, #32]
  41020c:	ldr	x8, [x8]
  410210:	cbz	x8, 410280 <__fxstatat@plt+0xd0d0>
  410214:	mov	x0, x20
  410218:	mov	x1, x23
  41021c:	mov	x2, x24
  410220:	bl	40ef7c <__fxstatat@plt+0xbdcc>
  410224:	mov	x23, x0
  410228:	b	410280 <__fxstatat@plt+0xd0d0>
  41022c:	ldr	x8, [x19, #88]
  410230:	cbz	x8, 410254 <__fxstatat@plt+0xd0a4>
  410234:	ldr	x1, [x19, #8]
  410238:	adrp	x3, 413000 <__fxstatat@plt+0xfe50>
  41023c:	add	x3, x3, #0x31d
  410240:	mov	w2, #0xffffffff            	// #-1
  410244:	mov	x0, x20
  410248:	bl	40f920 <__fxstatat@plt+0xc770>
  41024c:	cbnz	w0, 410260 <__fxstatat@plt+0xd0b0>
  410250:	b	41019c <__fxstatat@plt+0xcfec>
  410254:	mov	x0, x20
  410258:	bl	4102c0 <__fxstatat@plt+0xd110>
  41025c:	cbz	w0, 41019c <__fxstatat@plt+0xcfec>
  410260:	mov	w8, #0x7                   	// #7
  410264:	strh	w8, [x19, #108]
  410268:	ldr	w8, [x20, #72]
  41026c:	orr	w8, w8, #0x2000
  410270:	str	w8, [x20, #72]
  410274:	mov	x0, x23
  410278:	bl	40f100 <__fxstatat@plt+0xbf50>
  41027c:	mov	x23, xzr
  410280:	mov	x0, x23
  410284:	ldp	x20, x19, [sp, #160]
  410288:	ldp	x22, x21, [sp, #144]
  41028c:	ldp	x24, x23, [sp, #128]
  410290:	ldp	x26, x25, [sp, #112]
  410294:	ldp	x28, x27, [sp, #96]
  410298:	ldp	x29, x30, [sp, #80]
  41029c:	add	sp, sp, #0xb0
  4102a0:	ret
  4102a4:	bl	403110 <__errno_location@plt>
  4102a8:	mov	w8, #0xc                   	// #12
  4102ac:	mov	x23, xzr
  4102b0:	str	w8, [x0]
  4102b4:	b	410280 <__fxstatat@plt+0xd0d0>
  4102b8:	mov	w12, wzr
  4102bc:	b	40fd30 <__fxstatat@plt+0xcb80>
  4102c0:	stp	x29, x30, [sp, #-32]!
  4102c4:	stp	x20, x19, [sp, #16]
  4102c8:	ldr	w8, [x0, #72]
  4102cc:	mov	x19, x0
  4102d0:	mov	x29, sp
  4102d4:	tbnz	w8, #2, 410300 <__fxstatat@plt+0xd150>
  4102d8:	tbnz	w8, #9, 4102f0 <__fxstatat@plt+0xd140>
  4102dc:	ldr	w0, [x19, #40]
  4102e0:	bl	402a10 <fchdir@plt>
  4102e4:	cmp	w0, #0x0
  4102e8:	cset	w20, ne  // ne = any
  4102ec:	b	410304 <__fxstatat@plt+0xd154>
  4102f0:	mov	w1, #0xffffff9c            	// #-100
  4102f4:	mov	w2, #0x1                   	// #1
  4102f8:	mov	x0, x19
  4102fc:	bl	41046c <__fxstatat@plt+0xd2bc>
  410300:	mov	w20, wzr
  410304:	add	x0, x19, #0x60
  410308:	bl	40f244 <__fxstatat@plt+0xc094>
  41030c:	mov	w0, w20
  410310:	ldp	x20, x19, [sp, #16]
  410314:	ldp	x29, x30, [sp], #32
  410318:	ret
  41031c:	stp	x29, x30, [sp, #-16]!
  410320:	mov	x29, sp
  410324:	bl	4106a8 <__fxstatat@plt+0xd4f8>
  410328:	mov	w8, #0x4972                	// #18802
  41032c:	movk	w8, #0x5265, lsl #16
  410330:	cmp	x0, x8
  410334:	b.le	410368 <__fxstatat@plt+0xd1b8>
  410338:	mov	w8, #0x5341                	// #21313
  41033c:	movk	w8, #0x5846, lsl #16
  410340:	cmp	x0, x8
  410344:	mov	w8, #0x2                   	// #2
  410348:	b.gt	410380 <__fxstatat@plt+0xd1d0>
  41034c:	mov	w9, #0x4973                	// #18803
  410350:	movk	w9, #0x5265, lsl #16
  410354:	cmp	x0, x9
  410358:	b.eq	4103a4 <__fxstatat@plt+0xd1f4>  // b.none
  41035c:	mov	w8, #0x414f                	// #16719
  410360:	movk	w8, #0x5346, lsl #16
  410364:	b	410398 <__fxstatat@plt+0xd1e8>
  410368:	cbz	x0, 4103a0 <__fxstatat@plt+0xd1f0>
  41036c:	mov	w8, #0x6969                	// #26985
  410370:	cmp	x0, x8
  410374:	b.eq	4103a0 <__fxstatat@plt+0xd1f0>  // b.none
  410378:	mov	w8, #0x9fa0                	// #40864
  41037c:	b	410398 <__fxstatat@plt+0xd1e8>
  410380:	mov	w9, #0x5342                	// #21314
  410384:	movk	w9, #0x5846, lsl #16
  410388:	cmp	x0, x9
  41038c:	b.eq	4103a4 <__fxstatat@plt+0xd1f4>  // b.none
  410390:	mov	w8, #0x4d42                	// #19778
  410394:	movk	w8, #0xff53, lsl #16
  410398:	cmp	x0, x8
  41039c:	b.ne	4103b0 <__fxstatat@plt+0xd200>  // b.any
  4103a0:	mov	w8, wzr
  4103a4:	mov	w0, w8
  4103a8:	ldp	x29, x30, [sp], #16
  4103ac:	ret
  4103b0:	mov	w8, #0x1                   	// #1
  4103b4:	b	4103a4 <__fxstatat@plt+0xd1f4>
  4103b8:	stp	x29, x30, [sp, #-48]!
  4103bc:	stp	x20, x19, [sp, #32]
  4103c0:	ldrh	w8, [x0, #72]
  4103c4:	mov	w9, #0x102                 	// #258
  4103c8:	mov	x20, x0
  4103cc:	mov	x19, x1
  4103d0:	tst	w8, w9
  4103d4:	str	x21, [sp, #16]
  4103d8:	mov	x29, sp
  4103dc:	b.eq	410434 <__fxstatat@plt+0xd284>  // b.none
  4103e0:	mov	w0, #0x18                  	// #24
  4103e4:	bl	402bd0 <malloc@plt>
  4103e8:	cbz	x0, 410454 <__fxstatat@plt+0xd2a4>
  4103ec:	ldur	q0, [x19, #120]
  4103f0:	str	x19, [x0, #16]
  4103f4:	mov	x21, x0
  4103f8:	mov	x1, x21
  4103fc:	str	q0, [x0]
  410400:	ldr	x0, [x20, #88]
  410404:	bl	40adc8 <__fxstatat@plt+0x7c18>
  410408:	cmp	x0, x21
  41040c:	b.eq	410450 <__fxstatat@plt+0xd2a0>  // b.none
  410410:	mov	x20, x0
  410414:	mov	x0, x21
  410418:	bl	402ef0 <free@plt>
  41041c:	cbz	x20, 410464 <__fxstatat@plt+0xd2b4>
  410420:	ldr	x8, [x20, #16]
  410424:	mov	w9, #0x2                   	// #2
  410428:	strh	w9, [x19, #108]
  41042c:	str	x8, [x19]
  410430:	b	410450 <__fxstatat@plt+0xd2a0>
  410434:	ldr	x0, [x20, #88]
  410438:	add	x1, x19, #0x78
  41043c:	bl	4110c0 <__fxstatat@plt+0xdf10>
  410440:	tbz	w0, #0, 410450 <__fxstatat@plt+0xd2a0>
  410444:	mov	w8, #0x2                   	// #2
  410448:	str	x19, [x19]
  41044c:	strh	w8, [x19, #108]
  410450:	mov	w0, #0x1                   	// #1
  410454:	ldp	x20, x19, [sp, #32]
  410458:	ldr	x21, [sp, #16]
  41045c:	ldp	x29, x30, [sp], #48
  410460:	ret
  410464:	mov	w0, wzr
  410468:	b	410454 <__fxstatat@plt+0xd2a4>
  41046c:	stp	x29, x30, [sp, #-32]!
  410470:	stp	x20, x19, [sp, #16]
  410474:	ldr	w8, [x0, #44]
  410478:	mov	x19, x0
  41047c:	mov	w20, w1
  410480:	mov	x29, sp
  410484:	cmp	w8, w1
  410488:	b.ne	410494 <__fxstatat@plt+0xd2e4>  // b.any
  41048c:	cmn	w8, #0x64
  410490:	b.ne	4104d0 <__fxstatat@plt+0xd320>  // b.any
  410494:	tbz	w2, #0, 4104ac <__fxstatat@plt+0xd2fc>
  410498:	add	x0, x19, #0x60
  41049c:	mov	w1, w8
  4104a0:	bl	4112e8 <__fxstatat@plt+0xe138>
  4104a4:	tbz	w0, #31, 4104bc <__fxstatat@plt+0xd30c>
  4104a8:	b	4104c0 <__fxstatat@plt+0xd310>
  4104ac:	tbnz	w8, #31, 4104c0 <__fxstatat@plt+0xd310>
  4104b0:	ldr	w9, [x19, #72]
  4104b4:	tbnz	w9, #2, 4104c0 <__fxstatat@plt+0xd310>
  4104b8:	mov	w0, w8
  4104bc:	bl	402d80 <close@plt>
  4104c0:	str	w20, [x19, #44]
  4104c4:	ldp	x20, x19, [sp, #16]
  4104c8:	ldp	x29, x30, [sp], #32
  4104cc:	ret
  4104d0:	bl	402dd0 <abort@plt>
  4104d4:	stp	x29, x30, [sp, #-16]!
  4104d8:	cmp	w2, #0x5
  4104dc:	mov	x29, sp
  4104e0:	b.cc	4104f8 <__fxstatat@plt+0xd348>  // b.lo, b.ul, b.last
  4104e4:	bl	403110 <__errno_location@plt>
  4104e8:	mov	w8, #0x16                  	// #22
  4104ec:	str	w8, [x0]
  4104f0:	mov	w0, #0x1                   	// #1
  4104f4:	b	410500 <__fxstatat@plt+0xd350>
  4104f8:	mov	w0, wzr
  4104fc:	strh	w2, [x1, #112]
  410500:	ldp	x29, x30, [sp], #16
  410504:	ret
  410508:	stp	x29, x30, [sp, #-48]!
  41050c:	tst	w1, #0xffffefff
  410510:	stp	x22, x21, [sp, #16]
  410514:	stp	x20, x19, [sp, #32]
  410518:	mov	x29, sp
  41051c:	b.eq	410538 <__fxstatat@plt+0xd388>  // b.none
  410520:	bl	403110 <__errno_location@plt>
  410524:	mov	x8, x0
  410528:	mov	w9, #0x16                  	// #22
  41052c:	mov	x0, xzr
  410530:	str	w9, [x8]
  410534:	b	410574 <__fxstatat@plt+0xd3c4>
  410538:	ldr	x22, [x0]
  41053c:	mov	w21, w1
  410540:	mov	x19, x0
  410544:	bl	403110 <__errno_location@plt>
  410548:	str	wzr, [x0]
  41054c:	ldrb	w8, [x19, #73]
  410550:	tbnz	w8, #5, 410570 <__fxstatat@plt+0xd3c0>
  410554:	ldrh	w8, [x22, #108]
  410558:	cmp	w8, #0x1
  41055c:	b.eq	410584 <__fxstatat@plt+0xd3d4>  // b.none
  410560:	cmp	w8, #0x9
  410564:	b.ne	410570 <__fxstatat@plt+0xd3c0>  // b.any
  410568:	ldr	x0, [x22, #16]
  41056c:	b	410574 <__fxstatat@plt+0xd3c4>
  410570:	mov	x0, xzr
  410574:	ldp	x20, x19, [sp, #32]
  410578:	ldp	x22, x21, [sp, #16]
  41057c:	ldp	x29, x30, [sp], #48
  410580:	ret
  410584:	mov	x20, x0
  410588:	ldr	x0, [x19, #8]
  41058c:	cbz	x0, 410594 <__fxstatat@plt+0xd3e4>
  410590:	bl	40f100 <__fxstatat@plt+0xbf50>
  410594:	cmp	w21, #0x1, lsl #12
  410598:	b.ne	4105b0 <__fxstatat@plt+0xd400>  // b.any
  41059c:	ldr	w8, [x19, #72]
  4105a0:	mov	w21, #0x2                   	// #2
  4105a4:	orr	w8, w8, #0x1000
  4105a8:	str	w8, [x19, #72]
  4105ac:	b	4105b4 <__fxstatat@plt+0xd404>
  4105b0:	mov	w21, #0x1                   	// #1
  4105b4:	ldr	x8, [x22, #88]
  4105b8:	cbnz	x8, 410628 <__fxstatat@plt+0xd478>
  4105bc:	ldr	x8, [x22, #48]
  4105c0:	ldrb	w8, [x8]
  4105c4:	cmp	w8, #0x2f
  4105c8:	b.eq	410628 <__fxstatat@plt+0xd478>  // b.none
  4105cc:	ldrb	w8, [x19, #72]
  4105d0:	tbnz	w8, #2, 410628 <__fxstatat@plt+0xd478>
  4105d4:	adrp	x1, 413000 <__fxstatat@plt+0xfe50>
  4105d8:	add	x1, x1, #0x31e
  4105dc:	mov	x0, x19
  4105e0:	bl	40f0d4 <__fxstatat@plt+0xbf24>
  4105e4:	tbnz	w0, #31, 41063c <__fxstatat@plt+0xd48c>
  4105e8:	mov	w22, w0
  4105ec:	mov	x0, x19
  4105f0:	mov	w1, w21
  4105f4:	bl	40fad0 <__fxstatat@plt+0xc920>
  4105f8:	ldrb	w8, [x19, #73]
  4105fc:	str	x0, [x19, #8]
  410600:	tbnz	w8, #1, 410648 <__fxstatat@plt+0xd498>
  410604:	mov	w0, w22
  410608:	bl	402a10 <fchdir@plt>
  41060c:	cbz	w0, 41065c <__fxstatat@plt+0xd4ac>
  410610:	ldr	w19, [x20]
  410614:	mov	w0, w22
  410618:	bl	402d80 <close@plt>
  41061c:	mov	x0, xzr
  410620:	str	w19, [x20]
  410624:	b	410574 <__fxstatat@plt+0xd3c4>
  410628:	mov	x0, x19
  41062c:	mov	w1, w21
  410630:	bl	40fad0 <__fxstatat@plt+0xc920>
  410634:	str	x0, [x19, #8]
  410638:	b	410574 <__fxstatat@plt+0xd3c4>
  41063c:	mov	x0, xzr
  410640:	str	xzr, [x19, #8]
  410644:	b	410574 <__fxstatat@plt+0xd3c4>
  410648:	mov	w2, #0x1                   	// #1
  41064c:	mov	x0, x19
  410650:	mov	w1, w22
  410654:	bl	41046c <__fxstatat@plt+0xd2bc>
  410658:	b	410664 <__fxstatat@plt+0xd4b4>
  41065c:	mov	w0, w22
  410660:	bl	402d80 <close@plt>
  410664:	ldr	x0, [x19, #8]
  410668:	b	410574 <__fxstatat@plt+0xd3c4>
  41066c:	ldr	x8, [x0, #8]
  410670:	udiv	x9, x8, x1
  410674:	msub	x0, x9, x1, x8
  410678:	ret
  41067c:	ldr	x8, [x0, #8]
  410680:	ldr	x9, [x1, #8]
  410684:	cmp	x8, x9
  410688:	b.ne	4106a0 <__fxstatat@plt+0xd4f0>  // b.any
  41068c:	ldr	x8, [x0]
  410690:	ldr	x9, [x1]
  410694:	cmp	x8, x9
  410698:	cset	w0, eq  // eq = none
  41069c:	ret
  4106a0:	mov	w0, wzr
  4106a4:	ret
  4106a8:	sub	sp, sp, #0xb0
  4106ac:	stp	x29, x30, [sp, #128]
  4106b0:	stp	x22, x21, [sp, #144]
  4106b4:	stp	x20, x19, [sp, #160]
  4106b8:	ldr	x22, [x0, #80]
  4106bc:	add	x29, sp, #0x80
  4106c0:	ldrb	w8, [x22, #73]
  4106c4:	tbnz	w8, #1, 4106d0 <__fxstatat@plt+0xd520>
  4106c8:	mov	x0, xzr
  4106cc:	b	41072c <__fxstatat@plt+0xd57c>
  4106d0:	ldr	x20, [x22, #80]
  4106d4:	mov	x19, x0
  4106d8:	mov	w21, w1
  4106dc:	cbnz	x20, 410710 <__fxstatat@plt+0xd560>
  4106e0:	adrp	x2, 410000 <__fxstatat@plt+0xce50>
  4106e4:	adrp	x3, 410000 <__fxstatat@plt+0xce50>
  4106e8:	adrp	x4, 402000 <mbrtowc@plt-0x980>
  4106ec:	add	x2, x2, #0x7b0
  4106f0:	add	x3, x3, #0x7c0
  4106f4:	add	x4, x4, #0xef0
  4106f8:	mov	w0, #0xd                   	// #13
  4106fc:	mov	x1, xzr
  410700:	bl	40a530 <__fxstatat@plt+0x7380>
  410704:	mov	x20, x0
  410708:	str	x0, [x22, #80]
  41070c:	cbz	x0, 41074c <__fxstatat@plt+0xd59c>
  410710:	ldr	x8, [x19, #120]
  410714:	add	x1, sp, #0x8
  410718:	mov	x0, x20
  41071c:	str	x8, [sp, #8]
  410720:	bl	40a260 <__fxstatat@plt+0x70b0>
  410724:	cbz	x0, 410740 <__fxstatat@plt+0xd590>
  410728:	ldr	x0, [x0, #8]
  41072c:	ldp	x20, x19, [sp, #160]
  410730:	ldp	x22, x21, [sp, #144]
  410734:	ldp	x29, x30, [sp, #128]
  410738:	add	sp, sp, #0xb0
  41073c:	ret
  410740:	mov	w22, #0x1                   	// #1
  410744:	tbz	w21, #31, 410754 <__fxstatat@plt+0xd5a4>
  410748:	b	4106c8 <__fxstatat@plt+0xd518>
  41074c:	mov	w22, wzr
  410750:	tbnz	w21, #31, 4106c8 <__fxstatat@plt+0xd518>
  410754:	add	x1, sp, #0x8
  410758:	mov	w0, w21
  41075c:	bl	402c90 <fstatfs@plt>
  410760:	cbnz	w0, 4106c8 <__fxstatat@plt+0xd518>
  410764:	cbz	w22, 4107a8 <__fxstatat@plt+0xd5f8>
  410768:	mov	w0, #0x10                  	// #16
  41076c:	bl	402bd0 <malloc@plt>
  410770:	cbz	x0, 4107a8 <__fxstatat@plt+0xd5f8>
  410774:	ldr	x8, [x19, #120]
  410778:	ldr	x9, [sp, #8]
  41077c:	mov	x21, x0
  410780:	mov	x1, x21
  410784:	stp	x8, x9, [x0]
  410788:	mov	x0, x20
  41078c:	bl	40adc8 <__fxstatat@plt+0x7c18>
  410790:	cbz	x0, 4107a0 <__fxstatat@plt+0xd5f0>
  410794:	cmp	x0, x21
  410798:	b.eq	4107a8 <__fxstatat@plt+0xd5f8>  // b.none
  41079c:	bl	402dd0 <abort@plt>
  4107a0:	mov	x0, x21
  4107a4:	bl	402ef0 <free@plt>
  4107a8:	ldr	x0, [sp, #8]
  4107ac:	b	41072c <__fxstatat@plt+0xd57c>
  4107b0:	ldr	x8, [x0]
  4107b4:	udiv	x9, x8, x1
  4107b8:	msub	x0, x9, x1, x8
  4107bc:	ret
  4107c0:	ldr	x8, [x0]
  4107c4:	ldr	x9, [x1]
  4107c8:	cmp	x8, x9
  4107cc:	cset	w0, eq  // eq = none
  4107d0:	ret
  4107d4:	ldr	x8, [x0]
  4107d8:	ldr	x9, [x1]
  4107dc:	ldr	x8, [x8, #128]
  4107e0:	ldr	x9, [x9, #128]
  4107e4:	cmp	x9, x8
  4107e8:	cset	w10, cc  // cc = lo, ul, last
  4107ec:	cmp	x8, x9
  4107f0:	csinv	w0, w10, wzr, cs  // cs = hs, nlast
  4107f4:	ret
  4107f8:	sub	sp, sp, #0x40
  4107fc:	stp	x29, x30, [sp, #16]
  410800:	add	x29, sp, #0x10
  410804:	cmp	x0, #0x0
  410808:	sub	x8, x29, #0x4
  41080c:	stp	x20, x19, [sp, #48]
  410810:	csel	x20, x8, x0, eq  // eq = none
  410814:	mov	x0, x20
  410818:	stp	x22, x21, [sp, #32]
  41081c:	mov	x22, x2
  410820:	mov	x19, x1
  410824:	bl	402980 <mbrtowc@plt>
  410828:	mov	x21, x0
  41082c:	cbz	x22, 410850 <__fxstatat@plt+0xd6a0>
  410830:	cmn	x21, #0x2
  410834:	b.cc	410850 <__fxstatat@plt+0xd6a0>  // b.lo, b.ul, b.last
  410838:	mov	w0, wzr
  41083c:	bl	411238 <__fxstatat@plt+0xe088>
  410840:	tbnz	w0, #0, 410850 <__fxstatat@plt+0xd6a0>
  410844:	ldrb	w8, [x19]
  410848:	mov	w21, #0x1                   	// #1
  41084c:	str	w8, [x20]
  410850:	mov	x0, x21
  410854:	ldp	x20, x19, [sp, #48]
  410858:	ldp	x22, x21, [sp, #32]
  41085c:	ldp	x29, x30, [sp, #16]
  410860:	add	sp, sp, #0x40
  410864:	ret
  410868:	and	w8, w1, #0xf000
  41086c:	cmp	w8, #0x1, lsl #12
  410870:	b.ne	410880 <__fxstatat@plt+0xd6d0>  // b.any
  410874:	cbnz	x2, 410880 <__fxstatat@plt+0xd6d0>
  410878:	and	w1, w1, #0xffffefff
  41087c:	b	402b30 <mkfifo@plt>
  410880:	b	4123f0 <__fxstatat@plt+0xf240>
  410884:	sub	sp, sp, #0x40
  410888:	stp	x29, x30, [sp, #16]
  41088c:	add	x29, sp, #0x10
  410890:	add	x2, x29, #0x18
  410894:	mov	w1, wzr
  410898:	str	x21, [sp, #32]
  41089c:	stp	x20, x19, [sp, #48]
  4108a0:	mov	x19, x0
  4108a4:	bl	402f50 <acl_get_entry@plt>
  4108a8:	cmp	w0, #0x1
  4108ac:	b.lt	410908 <__fxstatat@plt+0xd758>  // b.tstop
  4108b0:	mov	x21, #0x12                  	// #18
  4108b4:	mov	w20, #0x1                   	// #1
  4108b8:	movk	x21, #0x1, lsl #32
  4108bc:	ldr	x0, [x29, #24]
  4108c0:	sub	x1, x29, #0x4
  4108c4:	bl	402c80 <acl_get_tag_type@plt>
  4108c8:	tbnz	w0, #31, 410904 <__fxstatat@plt+0xd754>
  4108cc:	ldur	w8, [x29, #-4]
  4108d0:	mov	w0, #0x1                   	// #1
  4108d4:	cmp	w8, #0x20
  4108d8:	b.hi	410908 <__fxstatat@plt+0xd758>  // b.pmore
  4108dc:	lsl	x8, x20, x8
  4108e0:	tst	x8, x21
  4108e4:	b.eq	410908 <__fxstatat@plt+0xd758>  // b.none
  4108e8:	add	x2, x29, #0x18
  4108ec:	mov	w1, #0x1                   	// #1
  4108f0:	mov	x0, x19
  4108f4:	bl	402f50 <acl_get_entry@plt>
  4108f8:	cmp	w0, #0x0
  4108fc:	b.gt	4108bc <__fxstatat@plt+0xd70c>
  410900:	b	410908 <__fxstatat@plt+0xd758>
  410904:	mov	w0, #0xffffffff            	// #-1
  410908:	ldp	x20, x19, [sp, #48]
  41090c:	ldr	x21, [sp, #32]
  410910:	ldp	x29, x30, [sp, #16]
  410914:	add	sp, sp, #0x40
  410918:	ret
  41091c:	stp	x29, x30, [sp, #-16]!
  410920:	mov	x29, sp
  410924:	bl	402a30 <acl_entries@plt>
  410928:	cmp	w0, #0x0
  41092c:	cset	w0, gt
  410930:	ldp	x29, x30, [sp], #16
  410934:	ret
  410938:	stp	x29, x30, [sp, #-32]!
  41093c:	str	x19, [sp, #16]
  410940:	mov	x19, x0
  410944:	ldr	x0, [x0, #8]
  410948:	mov	x29, sp
  41094c:	cbz	x0, 410954 <__fxstatat@plt+0xd7a4>
  410950:	bl	4031a0 <acl_free@plt>
  410954:	ldr	x0, [x19, #16]
  410958:	cbz	x0, 410968 <__fxstatat@plt+0xd7b8>
  41095c:	ldr	x19, [sp, #16]
  410960:	ldp	x29, x30, [sp], #32
  410964:	b	4031a0 <acl_free@plt>
  410968:	ldr	x19, [sp, #16]
  41096c:	ldp	x29, x30, [sp], #32
  410970:	ret
  410974:	stp	x29, x30, [sp, #-48]!
  410978:	str	x21, [sp, #16]
  41097c:	stp	x20, x19, [sp, #32]
  410980:	mov	x19, x3
  410984:	mov	w21, w2
  410988:	mov	x20, x0
  41098c:	movi	v0.2d, #0x0
  410990:	cmn	w1, #0x1
  410994:	mov	x29, sp
  410998:	stp	q0, q0, [x3]
  41099c:	str	w2, [x3]
  4109a0:	b.eq	4109b0 <__fxstatat@plt+0xd800>  // b.none
  4109a4:	mov	w0, w1
  4109a8:	bl	402d60 <acl_get_fd@plt>
  4109ac:	b	4109bc <__fxstatat@plt+0xd80c>
  4109b0:	mov	w1, #0x8000                	// #32768
  4109b4:	mov	x0, x20
  4109b8:	bl	402ec0 <acl_get_file@plt>
  4109bc:	str	x0, [x19, #8]
  4109c0:	cbz	x0, 4109ec <__fxstatat@plt+0xd83c>
  4109c4:	and	w8, w21, #0xf000
  4109c8:	cmp	w8, #0x4, lsl #12
  4109cc:	b.ne	4109e4 <__fxstatat@plt+0xd834>  // b.any
  4109d0:	mov	w1, #0x4000                	// #16384
  4109d4:	mov	x0, x20
  4109d8:	bl	402ec0 <acl_get_file@plt>
  4109dc:	str	x0, [x19, #16]
  4109e0:	cbz	x0, 410a00 <__fxstatat@plt+0xd850>
  4109e4:	mov	w0, wzr
  4109e8:	b	410a04 <__fxstatat@plt+0xd854>
  4109ec:	bl	403110 <__errno_location@plt>
  4109f0:	ldr	w0, [x0]
  4109f4:	bl	412218 <__fxstatat@plt+0xf068>
  4109f8:	sbfx	w0, w0, #0, #1
  4109fc:	b	410a04 <__fxstatat@plt+0xd854>
  410a00:	mov	w0, #0xffffffff            	// #-1
  410a04:	ldp	x20, x19, [sp, #32]
  410a08:	ldr	x21, [sp, #16]
  410a0c:	ldp	x29, x30, [sp], #48
  410a10:	ret
  410a14:	cmn	w1, #0x1
  410a18:	b.eq	410a28 <__fxstatat@plt+0xd878>  // b.none
  410a1c:	mov	w0, w1
  410a20:	mov	w1, w2
  410a24:	b	402cd0 <fchmod@plt>
  410a28:	mov	w1, w2
  410a2c:	b	402bf0 <chmod@plt>
  410a30:	sub	sp, sp, #0x50
  410a34:	stp	x29, x30, [sp, #16]
  410a38:	add	x29, sp, #0x10
  410a3c:	stp	x24, x23, [sp, #32]
  410a40:	stp	x22, x21, [sp, #48]
  410a44:	stp	x20, x19, [sp, #64]
  410a48:	sturb	wzr, [x29, #-4]
  410a4c:	ldr	w8, [x0]
  410a50:	mov	w19, w2
  410a54:	mov	x21, x0
  410a58:	mov	x20, x1
  410a5c:	ands	w22, w8, #0xe00
  410a60:	b.eq	410a90 <__fxstatat@plt+0xd8e0>  // b.none
  410a64:	cmn	w19, #0x1
  410a68:	b.eq	410a80 <__fxstatat@plt+0xd8d0>  // b.none
  410a6c:	mov	w0, w19
  410a70:	mov	w1, w8
  410a74:	bl	402cd0 <fchmod@plt>
  410a78:	cbnz	w0, 410b5c <__fxstatat@plt+0xd9ac>
  410a7c:	b	410a90 <__fxstatat@plt+0xd8e0>
  410a80:	mov	x0, x20
  410a84:	mov	w1, w8
  410a88:	bl	402bf0 <chmod@plt>
  410a8c:	cbnz	w0, 410b5c <__fxstatat@plt+0xd9ac>
  410a90:	sub	x4, x29, #0x4
  410a94:	mov	x0, x21
  410a98:	mov	x1, x20
  410a9c:	mov	w2, w19
  410aa0:	mov	w3, wzr
  410aa4:	bl	410b78 <__fxstatat@plt+0xd9c8>
  410aa8:	ldurb	w8, [x29, #-4]
  410aac:	cbnz	w8, 410b60 <__fxstatat@plt+0xd9b0>
  410ab0:	cbz	w0, 410af0 <__fxstatat@plt+0xd940>
  410ab4:	bl	403110 <__errno_location@plt>
  410ab8:	ldr	w24, [x0]
  410abc:	sub	x4, x29, #0x4
  410ac0:	mov	w3, #0x1                   	// #1
  410ac4:	mov	x0, x21
  410ac8:	mov	x1, x20
  410acc:	mov	w2, w19
  410ad0:	bl	410b78 <__fxstatat@plt+0xd9c8>
  410ad4:	ldurb	w23, [x29, #-4]
  410ad8:	cbz	w24, 410ae8 <__fxstatat@plt+0xd938>
  410adc:	bl	403110 <__errno_location@plt>
  410ae0:	str	w24, [x0]
  410ae4:	mov	w0, #0xffffffff            	// #-1
  410ae8:	cbz	w22, 410b10 <__fxstatat@plt+0xd960>
  410aec:	b	410b60 <__fxstatat@plt+0xd9b0>
  410af0:	sub	x4, x29, #0x4
  410af4:	mov	w3, #0x1                   	// #1
  410af8:	mov	x0, x21
  410afc:	mov	x1, x20
  410b00:	mov	w2, w19
  410b04:	bl	410b78 <__fxstatat@plt+0xd9c8>
  410b08:	ldurb	w23, [x29, #-4]
  410b0c:	cbnz	w22, 410b60 <__fxstatat@plt+0xd9b0>
  410b10:	cmp	w23, #0x1
  410b14:	b.eq	410b60 <__fxstatat@plt+0xd9b0>  // b.none
  410b18:	cbz	w0, 410b28 <__fxstatat@plt+0xd978>
  410b1c:	bl	403110 <__errno_location@plt>
  410b20:	ldr	w22, [x0]
  410b24:	b	410b2c <__fxstatat@plt+0xd97c>
  410b28:	mov	w22, wzr
  410b2c:	ldr	w1, [x21]
  410b30:	cmn	w19, #0x1
  410b34:	b.eq	410b48 <__fxstatat@plt+0xd998>  // b.none
  410b38:	mov	w0, w19
  410b3c:	bl	402cd0 <fchmod@plt>
  410b40:	cbnz	w22, 410b54 <__fxstatat@plt+0xd9a4>
  410b44:	b	410b60 <__fxstatat@plt+0xd9b0>
  410b48:	mov	x0, x20
  410b4c:	bl	402bf0 <chmod@plt>
  410b50:	cbz	w22, 410b60 <__fxstatat@plt+0xd9b0>
  410b54:	bl	403110 <__errno_location@plt>
  410b58:	str	w22, [x0]
  410b5c:	mov	w0, #0xffffffff            	// #-1
  410b60:	ldp	x20, x19, [sp, #64]
  410b64:	ldp	x22, x21, [sp, #48]
  410b68:	ldp	x24, x23, [sp, #32]
  410b6c:	ldp	x29, x30, [sp, #16]
  410b70:	add	sp, sp, #0x50
  410b74:	ret
  410b78:	stp	x29, x30, [sp, #-64]!
  410b7c:	stp	x22, x21, [sp, #32]
  410b80:	stp	x20, x19, [sp, #48]
  410b84:	ldrb	w8, [x0, #24]
  410b88:	str	x23, [sp, #16]
  410b8c:	mov	x29, sp
  410b90:	cbz	w8, 410bb0 <__fxstatat@plt+0xda00>
  410b94:	mov	w23, wzr
  410b98:	mov	w0, w23
  410b9c:	ldp	x20, x19, [sp, #48]
  410ba0:	ldp	x22, x21, [sp, #32]
  410ba4:	ldr	x23, [sp, #16]
  410ba8:	ldp	x29, x30, [sp], #64
  410bac:	ret
  410bb0:	mov	w23, w2
  410bb4:	ldr	x2, [x0, #8]
  410bb8:	mov	x22, x4
  410bbc:	mov	w21, w3
  410bc0:	mov	x19, x0
  410bc4:	mov	x20, x1
  410bc8:	cbz	w3, 410bf4 <__fxstatat@plt+0xda44>
  410bcc:	cbz	x2, 410bd8 <__fxstatat@plt+0xda28>
  410bd0:	mov	x0, x2
  410bd4:	bl	4031a0 <acl_free@plt>
  410bd8:	ldr	w0, [x19]
  410bdc:	bl	402d50 <acl_from_mode@plt>
  410be0:	mov	x2, x0
  410be4:	str	x0, [x19, #8]
  410be8:	cbnz	x0, 410bf8 <__fxstatat@plt+0xda48>
  410bec:	mov	w23, #0xffffffff            	// #-1
  410bf0:	b	410b98 <__fxstatat@plt+0xd9e8>
  410bf4:	cbz	x2, 410b94 <__fxstatat@plt+0xd9e4>
  410bf8:	cmn	w23, #0x1
  410bfc:	b.eq	410c10 <__fxstatat@plt+0xda60>  // b.none
  410c00:	mov	w0, w23
  410c04:	mov	x1, x2
  410c08:	bl	4029e0 <acl_set_fd@plt>
  410c0c:	b	410c1c <__fxstatat@plt+0xda6c>
  410c10:	mov	w1, #0x8000                	// #32768
  410c14:	mov	x0, x20
  410c18:	bl	402d30 <acl_set_file@plt>
  410c1c:	mov	w23, w0
  410c20:	cbz	w0, 410c50 <__fxstatat@plt+0xdaa0>
  410c24:	bl	403110 <__errno_location@plt>
  410c28:	ldr	w0, [x0]
  410c2c:	bl	412218 <__fxstatat@plt+0xf068>
  410c30:	tbnz	w0, #0, 410b98 <__fxstatat@plt+0xd9e8>
  410c34:	mov	w8, #0x1                   	// #1
  410c38:	strb	w8, [x19, #24]
  410c3c:	cbnz	w21, 410b94 <__fxstatat@plt+0xd9e4>
  410c40:	ldr	x0, [x19, #8]
  410c44:	bl	410884 <__fxstatat@plt+0xd6d4>
  410c48:	cbnz	w0, 410b98 <__fxstatat@plt+0xd9e8>
  410c4c:	b	410b94 <__fxstatat@plt+0xd9e4>
  410c50:	mov	w8, #0x1                   	// #1
  410c54:	strb	w8, [x22]
  410c58:	ldr	w8, [x19]
  410c5c:	and	w8, w8, #0xf000
  410c60:	cmp	w8, #0x4, lsl #12
  410c64:	b.ne	410b94 <__fxstatat@plt+0xd9e4>  // b.any
  410c68:	cbz	w21, 410c84 <__fxstatat@plt+0xdad4>
  410c6c:	mov	x0, x20
  410c70:	ldp	x20, x19, [sp, #48]
  410c74:	ldp	x22, x21, [sp, #32]
  410c78:	ldr	x23, [sp, #16]
  410c7c:	ldp	x29, x30, [sp], #64
  410c80:	b	402b80 <acl_delete_def_file@plt>
  410c84:	ldr	x0, [x19, #16]
  410c88:	cbz	x0, 410c6c <__fxstatat@plt+0xdabc>
  410c8c:	bl	41091c <__fxstatat@plt+0xd76c>
  410c90:	cbz	w0, 410c6c <__fxstatat@plt+0xdabc>
  410c94:	ldr	x2, [x19, #16]
  410c98:	mov	x0, x20
  410c9c:	ldp	x20, x19, [sp, #48]
  410ca0:	ldp	x22, x21, [sp, #32]
  410ca4:	ldr	x23, [sp, #16]
  410ca8:	mov	w1, #0x4000                	// #16384
  410cac:	ldp	x29, x30, [sp], #64
  410cb0:	b	402d30 <acl_set_file@plt>
  410cb4:	mov	w0, #0x1                   	// #1
  410cb8:	b	4032cc <__fxstatat@plt+0x11c>
  410cbc:	stp	x29, x30, [sp, #-96]!
  410cc0:	stp	x28, x27, [sp, #16]
  410cc4:	stp	x26, x25, [sp, #32]
  410cc8:	stp	x24, x23, [sp, #48]
  410ccc:	stp	x22, x21, [sp, #64]
  410cd0:	stp	x20, x19, [sp, #80]
  410cd4:	mov	x29, sp
  410cd8:	mov	x19, x3
  410cdc:	mov	x20, x2
  410ce0:	mov	x24, x1
  410ce4:	mov	x21, x0
  410ce8:	bl	4029c0 <strlen@plt>
  410cec:	ldr	x25, [x24]
  410cf0:	cbz	x25, 410d7c <__fxstatat@plt+0xdbcc>
  410cf4:	mov	x22, x0
  410cf8:	mov	w26, wzr
  410cfc:	mov	x23, xzr
  410d00:	add	x27, x24, #0x8
  410d04:	mov	x28, #0xffffffffffffffff    	// #-1
  410d08:	mov	x24, x20
  410d0c:	mov	x0, x25
  410d10:	mov	x1, x21
  410d14:	mov	x2, x22
  410d18:	bl	402c40 <strncmp@plt>
  410d1c:	cbnz	w0, 410d5c <__fxstatat@plt+0xdbac>
  410d20:	mov	x0, x25
  410d24:	bl	4029c0 <strlen@plt>
  410d28:	cmp	x0, x22
  410d2c:	b.eq	410d80 <__fxstatat@plt+0xdbd0>  // b.none
  410d30:	cmn	x28, #0x1
  410d34:	b.eq	410d58 <__fxstatat@plt+0xdba8>  // b.none
  410d38:	cbz	x20, 410d50 <__fxstatat@plt+0xdba0>
  410d3c:	madd	x0, x28, x19, x20
  410d40:	mov	x1, x24
  410d44:	mov	x2, x19
  410d48:	bl	402d00 <bcmp@plt>
  410d4c:	cbz	w0, 410d5c <__fxstatat@plt+0xdbac>
  410d50:	mov	w26, #0x1                   	// #1
  410d54:	b	410d5c <__fxstatat@plt+0xdbac>
  410d58:	mov	x28, x23
  410d5c:	ldr	x25, [x27, x23, lsl #3]
  410d60:	add	x23, x23, #0x1
  410d64:	add	x24, x24, x19
  410d68:	cbnz	x25, 410d0c <__fxstatat@plt+0xdb5c>
  410d6c:	tst	w26, #0x1
  410d70:	mov	x8, #0xfffffffffffffffe    	// #-2
  410d74:	csel	x0, x8, x28, ne  // ne = any
  410d78:	b	410d84 <__fxstatat@plt+0xdbd4>
  410d7c:	mov	x23, #0xffffffffffffffff    	// #-1
  410d80:	mov	x0, x23
  410d84:	ldp	x20, x19, [sp, #80]
  410d88:	ldp	x22, x21, [sp, #64]
  410d8c:	ldp	x24, x23, [sp, #48]
  410d90:	ldp	x26, x25, [sp, #32]
  410d94:	ldp	x28, x27, [sp, #16]
  410d98:	ldp	x29, x30, [sp], #96
  410d9c:	ret
  410da0:	stp	x29, x30, [sp, #-48]!
  410da4:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  410da8:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  410dac:	add	x8, x8, #0x707
  410db0:	add	x9, x9, #0x6ec
  410db4:	cmn	x2, #0x1
  410db8:	stp	x20, x19, [sp, #32]
  410dbc:	mov	x19, x1
  410dc0:	mov	x20, x0
  410dc4:	csel	x1, x9, x8, eq  // eq = none
  410dc8:	mov	w2, #0x5                   	// #5
  410dcc:	mov	x0, xzr
  410dd0:	str	x21, [sp, #16]
  410dd4:	mov	x29, sp
  410dd8:	bl	403060 <dcgettext@plt>
  410ddc:	mov	x21, x0
  410de0:	mov	w1, #0x8                   	// #8
  410de4:	mov	w0, wzr
  410de8:	mov	x2, x19
  410dec:	bl	40c2c8 <__fxstatat@plt+0x9118>
  410df0:	mov	x19, x0
  410df4:	mov	w0, #0x1                   	// #1
  410df8:	mov	x1, x20
  410dfc:	bl	40c658 <__fxstatat@plt+0x94a8>
  410e00:	mov	x2, x21
  410e04:	mov	x3, x19
  410e08:	ldp	x20, x19, [sp, #32]
  410e0c:	ldr	x21, [sp, #16]
  410e10:	mov	x4, x0
  410e14:	mov	w0, wzr
  410e18:	mov	w1, wzr
  410e1c:	ldp	x29, x30, [sp], #48
  410e20:	b	402a00 <error@plt>
  410e24:	stp	x29, x30, [sp, #-96]!
  410e28:	stp	x20, x19, [sp, #80]
  410e2c:	mov	x20, x1
  410e30:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  410e34:	stp	x22, x21, [sp, #64]
  410e38:	mov	x19, x2
  410e3c:	mov	x21, x0
  410e40:	add	x1, x1, #0x724
  410e44:	mov	w2, #0x5                   	// #5
  410e48:	mov	x0, xzr
  410e4c:	stp	x28, x27, [sp, #16]
  410e50:	stp	x26, x25, [sp, #32]
  410e54:	stp	x24, x23, [sp, #48]
  410e58:	mov	x29, sp
  410e5c:	bl	403060 <dcgettext@plt>
  410e60:	adrp	x26, 425000 <__fxstatat@plt+0x21e50>
  410e64:	ldr	x1, [x26, #1200]
  410e68:	bl	403070 <fputs_unlocked@plt>
  410e6c:	ldr	x24, [x21]
  410e70:	cbz	x24, 410f08 <__fxstatat@plt+0xdd58>
  410e74:	add	x28, x21, #0x8
  410e78:	adrp	x21, 414000 <__fxstatat@plt+0x10e50>
  410e7c:	mov	x27, xzr
  410e80:	mov	x23, xzr
  410e84:	mov	x22, xzr
  410e88:	add	x21, x21, #0x739
  410e8c:	cbz	x22, 410ed0 <__fxstatat@plt+0xdd20>
  410e90:	add	x1, x20, x27
  410e94:	mov	x0, x23
  410e98:	mov	x2, x19
  410e9c:	bl	402d00 <bcmp@plt>
  410ea0:	mov	x25, x27
  410ea4:	cbnz	w0, 410ed4 <__fxstatat@plt+0xdd24>
  410ea8:	ldr	x25, [x26, #1200]
  410eac:	mov	x0, x24
  410eb0:	bl	40c668 <__fxstatat@plt+0x94b8>
  410eb4:	adrp	x2, 413000 <__fxstatat@plt+0xfe50>
  410eb8:	mov	x3, x0
  410ebc:	mov	w1, #0x1                   	// #1
  410ec0:	mov	x0, x25
  410ec4:	add	x2, x2, #0x907
  410ec8:	bl	402e60 <__fprintf_chk@plt>
  410ecc:	b	410ef8 <__fxstatat@plt+0xdd48>
  410ed0:	mov	x25, xzr
  410ed4:	ldr	x23, [x26, #1200]
  410ed8:	mov	x0, x24
  410edc:	bl	40c668 <__fxstatat@plt+0x94b8>
  410ee0:	mov	x3, x0
  410ee4:	mov	w1, #0x1                   	// #1
  410ee8:	mov	x0, x23
  410eec:	mov	x2, x21
  410ef0:	bl	402e60 <__fprintf_chk@plt>
  410ef4:	add	x23, x20, x25
  410ef8:	ldr	x24, [x28, x22, lsl #3]
  410efc:	add	x22, x22, #0x1
  410f00:	add	x27, x27, x19
  410f04:	cbnz	x24, 410e8c <__fxstatat@plt+0xdcdc>
  410f08:	ldr	x1, [x26, #1200]
  410f0c:	ldp	x20, x19, [sp, #80]
  410f10:	ldp	x22, x21, [sp, #64]
  410f14:	ldp	x24, x23, [sp, #48]
  410f18:	ldp	x26, x25, [sp, #32]
  410f1c:	ldp	x28, x27, [sp, #16]
  410f20:	mov	w0, #0xa                   	// #10
  410f24:	ldp	x29, x30, [sp], #96
  410f28:	b	402b70 <putc_unlocked@plt>
  410f2c:	stp	x29, x30, [sp, #-64]!
  410f30:	stp	x24, x23, [sp, #16]
  410f34:	stp	x22, x21, [sp, #32]
  410f38:	mov	x21, x3
  410f3c:	mov	x22, x2
  410f40:	mov	x23, x1
  410f44:	mov	x24, x0
  410f48:	mov	x0, x1
  410f4c:	mov	x1, x2
  410f50:	mov	x2, x3
  410f54:	mov	x3, x4
  410f58:	stp	x20, x19, [sp, #48]
  410f5c:	mov	x29, sp
  410f60:	mov	x19, x5
  410f64:	mov	x20, x4
  410f68:	bl	410cbc <__fxstatat@plt+0xdb0c>
  410f6c:	mov	x2, x0
  410f70:	tbz	x0, #63, 410f98 <__fxstatat@plt+0xdde8>
  410f74:	mov	x0, x24
  410f78:	mov	x1, x23
  410f7c:	bl	410da0 <__fxstatat@plt+0xdbf0>
  410f80:	mov	x0, x22
  410f84:	mov	x1, x21
  410f88:	mov	x2, x20
  410f8c:	bl	410e24 <__fxstatat@plt+0xdc74>
  410f90:	blr	x19
  410f94:	mov	x2, #0xffffffffffffffff    	// #-1
  410f98:	ldp	x20, x19, [sp, #48]
  410f9c:	ldp	x22, x21, [sp, #32]
  410fa0:	ldp	x24, x23, [sp, #16]
  410fa4:	mov	x0, x2
  410fa8:	ldp	x29, x30, [sp], #64
  410fac:	ret
  410fb0:	stp	x29, x30, [sp, #-64]!
  410fb4:	stp	x22, x21, [sp, #32]
  410fb8:	stp	x20, x19, [sp, #48]
  410fbc:	ldr	x20, [x1]
  410fc0:	str	x23, [sp, #16]
  410fc4:	mov	x29, sp
  410fc8:	cbz	x20, 411018 <__fxstatat@plt+0xde68>
  410fcc:	mov	x22, x2
  410fd0:	mov	x23, x1
  410fd4:	mov	x1, x2
  410fd8:	mov	x2, x3
  410fdc:	mov	x19, x3
  410fe0:	mov	x21, x0
  410fe4:	bl	402d00 <bcmp@plt>
  410fe8:	cbz	w0, 411018 <__fxstatat@plt+0xde68>
  410fec:	add	x22, x22, x19
  410ff0:	add	x23, x23, #0x8
  410ff4:	ldr	x20, [x23]
  410ff8:	cbz	x20, 411018 <__fxstatat@plt+0xde68>
  410ffc:	mov	x0, x21
  411000:	mov	x1, x22
  411004:	mov	x2, x19
  411008:	bl	402d00 <bcmp@plt>
  41100c:	add	x22, x22, x19
  411010:	add	x23, x23, #0x8
  411014:	cbnz	w0, 410ff4 <__fxstatat@plt+0xde44>
  411018:	mov	x0, x20
  41101c:	ldp	x20, x19, [sp, #48]
  411020:	ldp	x22, x21, [sp, #32]
  411024:	ldr	x23, [sp, #16]
  411028:	ldp	x29, x30, [sp], #64
  41102c:	ret
  411030:	stp	x29, x30, [sp, #-48]!
  411034:	str	x21, [sp, #16]
  411038:	stp	x20, x19, [sp, #32]
  41103c:	mov	x29, sp
  411040:	mov	x20, x0
  411044:	bl	402b40 <__fpending@plt>
  411048:	mov	x19, x0
  41104c:	mov	x0, x20
  411050:	bl	402a80 <ferror_unlocked@plt>
  411054:	mov	w21, w0
  411058:	mov	x0, x20
  41105c:	bl	411ed8 <__fxstatat@plt+0xed28>
  411060:	mov	w8, w0
  411064:	cbz	w21, 41107c <__fxstatat@plt+0xdecc>
  411068:	cbnz	w8, 411074 <__fxstatat@plt+0xdec4>
  41106c:	bl	403110 <__errno_location@plt>
  411070:	str	wzr, [x0]
  411074:	mov	w0, #0xffffffff            	// #-1
  411078:	b	41109c <__fxstatat@plt+0xdeec>
  41107c:	cmp	w8, #0x0
  411080:	csetm	w0, ne  // ne = any
  411084:	cbnz	x19, 41109c <__fxstatat@plt+0xdeec>
  411088:	cbz	w8, 41109c <__fxstatat@plt+0xdeec>
  41108c:	bl	403110 <__errno_location@plt>
  411090:	ldr	w8, [x0]
  411094:	cmp	w8, #0x9
  411098:	csetm	w0, ne  // ne = any
  41109c:	ldp	x20, x19, [sp, #32]
  4110a0:	ldr	x21, [sp, #16]
  4110a4:	ldp	x29, x30, [sp], #48
  4110a8:	ret
  4110ac:	mov	w8, #0xf616                	// #62998
  4110b0:	movk	w8, #0x95, lsl #16
  4110b4:	str	xzr, [x0, #16]
  4110b8:	str	w8, [x0, #24]
  4110bc:	ret
  4110c0:	stp	x29, x30, [sp, #-16]!
  4110c4:	ldr	w8, [x0, #24]
  4110c8:	mov	w9, #0xf616                	// #62998
  4110cc:	movk	w9, #0x95, lsl #16
  4110d0:	mov	x29, sp
  4110d4:	cmp	w8, w9
  4110d8:	b.ne	411144 <__fxstatat@plt+0xdf94>  // b.any
  4110dc:	ldr	x8, [x0, #16]
  4110e0:	cbz	x8, 411104 <__fxstatat@plt+0xdf54>
  4110e4:	ldr	x9, [x1, #8]
  4110e8:	ldr	x10, [x0]
  4110ec:	cmp	x9, x10
  4110f0:	b.ne	411104 <__fxstatat@plt+0xdf54>  // b.any
  4110f4:	ldr	x9, [x1]
  4110f8:	ldr	x10, [x0, #8]
  4110fc:	cmp	x9, x10
  411100:	b.eq	411134 <__fxstatat@plt+0xdf84>  // b.none
  411104:	add	x9, x8, #0x1
  411108:	tst	x9, x8
  41110c:	str	x9, [x0, #16]
  411110:	b.ne	41112c <__fxstatat@plt+0xdf7c>  // b.any
  411114:	cbz	x9, 411134 <__fxstatat@plt+0xdf84>
  411118:	ldr	q0, [x1]
  41111c:	mov	w8, wzr
  411120:	ext	v0.16b, v0.16b, v0.16b, #8
  411124:	str	q0, [x0]
  411128:	b	411138 <__fxstatat@plt+0xdf88>
  41112c:	mov	w8, wzr
  411130:	b	411138 <__fxstatat@plt+0xdf88>
  411134:	mov	w8, #0x1                   	// #1
  411138:	mov	w0, w8
  41113c:	ldp	x29, x30, [sp], #16
  411140:	ret
  411144:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  411148:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  41114c:	adrp	x3, 414000 <__fxstatat@plt+0x10e50>
  411150:	add	x0, x0, #0x741
  411154:	add	x1, x1, #0x759
  411158:	add	x3, x3, #0x76b
  41115c:	mov	w2, #0x3c                  	// #60
  411160:	bl	403100 <__assert_fail@plt>
  411164:	stp	x29, x30, [sp, #-64]!
  411168:	str	x23, [sp, #16]
  41116c:	stp	x22, x21, [sp, #32]
  411170:	stp	x20, x19, [sp, #48]
  411174:	mov	x29, sp
  411178:	bl	402aa0 <opendir@plt>
  41117c:	mov	x19, x0
  411180:	cbz	x0, 4111ec <__fxstatat@plt+0xe03c>
  411184:	mov	x0, x19
  411188:	bl	402fe0 <dirfd@plt>
  41118c:	cmp	w0, #0x2
  411190:	b.hi	4111ec <__fxstatat@plt+0xe03c>  // b.pmore
  411194:	mov	w1, #0x406                 	// #1030
  411198:	mov	w2, #0x3                   	// #3
  41119c:	bl	411f6c <__fxstatat@plt+0xedbc>
  4111a0:	tbnz	w0, #31, 4111cc <__fxstatat@plt+0xe01c>
  4111a4:	mov	w22, w0
  4111a8:	bl	402db0 <fdopendir@plt>
  4111ac:	mov	x21, x0
  4111b0:	bl	403110 <__errno_location@plt>
  4111b4:	ldr	w23, [x0]
  4111b8:	mov	x20, x0
  4111bc:	cbnz	x21, 4111dc <__fxstatat@plt+0xe02c>
  4111c0:	mov	w0, w22
  4111c4:	bl	402d80 <close@plt>
  4111c8:	b	4111dc <__fxstatat@plt+0xe02c>
  4111cc:	bl	403110 <__errno_location@plt>
  4111d0:	ldr	w23, [x0]
  4111d4:	mov	x20, x0
  4111d8:	mov	x21, xzr
  4111dc:	mov	x0, x19
  4111e0:	bl	402d70 <closedir@plt>
  4111e4:	mov	x19, x21
  4111e8:	str	w23, [x20]
  4111ec:	mov	x0, x19
  4111f0:	ldp	x20, x19, [sp, #48]
  4111f4:	ldp	x22, x21, [sp, #32]
  4111f8:	ldr	x23, [sp, #16]
  4111fc:	ldp	x29, x30, [sp], #64
  411200:	ret
  411204:	mov	x1, x0
  411208:	mov	w0, wzr
  41120c:	b	402ad0 <clock_gettime@plt>
  411210:	sub	sp, sp, #0x20
  411214:	mov	x1, sp
  411218:	mov	w0, wzr
  41121c:	stp	x29, x30, [sp, #16]
  411220:	add	x29, sp, #0x10
  411224:	bl	402ad0 <clock_gettime@plt>
  411228:	ldp	x0, x1, [sp]
  41122c:	ldp	x29, x30, [sp, #16]
  411230:	add	sp, sp, #0x20
  411234:	ret
  411238:	stp	x29, x30, [sp, #-32]!
  41123c:	mov	x1, xzr
  411240:	str	x19, [sp, #16]
  411244:	mov	x29, sp
  411248:	bl	403190 <setlocale@plt>
  41124c:	cbz	x0, 411278 <__fxstatat@plt+0xe0c8>
  411250:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  411254:	add	x1, x1, #0x7ae
  411258:	mov	x19, x0
  41125c:	bl	402e70 <strcmp@plt>
  411260:	cbz	w0, 411280 <__fxstatat@plt+0xe0d0>
  411264:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  411268:	add	x1, x1, #0x7b0
  41126c:	mov	x0, x19
  411270:	bl	402e70 <strcmp@plt>
  411274:	cbz	w0, 411280 <__fxstatat@plt+0xe0d0>
  411278:	mov	w0, #0x1                   	// #1
  41127c:	b	411284 <__fxstatat@plt+0xe0d4>
  411280:	mov	w0, wzr
  411284:	ldr	x19, [sp, #16]
  411288:	ldp	x29, x30, [sp], #32
  41128c:	ret
  411290:	ldrb	w9, [x0]
  411294:	cbz	w9, 4112b4 <__fxstatat@plt+0xe104>
  411298:	mov	x8, xzr
  41129c:	add	x10, x0, #0x1
  4112a0:	ror	x8, x8, #55
  4112a4:	add	x8, x8, w9, uxtb
  4112a8:	ldrb	w9, [x10], #1
  4112ac:	cbnz	w9, 4112a0 <__fxstatat@plt+0xe0f0>
  4112b0:	b	4112b8 <__fxstatat@plt+0xe108>
  4112b4:	mov	x8, xzr
  4112b8:	udiv	x9, x8, x1
  4112bc:	msub	x0, x9, x1, x8
  4112c0:	ret
  4112c4:	mov	w8, #0x1                   	// #1
  4112c8:	dup	v0.4s, w1
  4112cc:	stp	wzr, wzr, [x0, #20]
  4112d0:	strb	w8, [x0, #28]
  4112d4:	str	q0, [x0]
  4112d8:	str	w1, [x0, #16]
  4112dc:	ret
  4112e0:	ldrb	w0, [x0, #28]
  4112e4:	ret
  4112e8:	ldrb	w8, [x0, #28]
  4112ec:	ldr	w10, [x0, #20]
  4112f0:	eor	w9, w8, #0x1
  4112f4:	add	w10, w10, w9
  4112f8:	and	w11, w10, #0x3
  4112fc:	ldr	w8, [x0, w11, uxtw #2]
  411300:	str	w1, [x0, w11, uxtw #2]
  411304:	ldr	w12, [x0, #24]
  411308:	str	w11, [x0, #20]
  41130c:	cmp	w11, w12
  411310:	b.ne	411320 <__fxstatat@plt+0xe170>  // b.any
  411314:	add	w9, w10, w9
  411318:	and	w9, w9, #0x3
  41131c:	str	w9, [x0, #24]
  411320:	strb	wzr, [x0, #28]
  411324:	mov	w0, w8
  411328:	ret
  41132c:	stp	x29, x30, [sp, #-16]!
  411330:	ldrb	w8, [x0, #28]
  411334:	mov	x29, sp
  411338:	cbnz	w8, 411378 <__fxstatat@plt+0xe1c8>
  41133c:	ldp	w10, w9, [x0, #16]
  411340:	ldr	w8, [x0, x9, lsl #2]
  411344:	str	w10, [x0, x9, lsl #2]
  411348:	ldp	w9, w10, [x0, #20]
  41134c:	cmp	w9, w10
  411350:	b.ne	411360 <__fxstatat@plt+0xe1b0>  // b.any
  411354:	mov	w9, #0x1                   	// #1
  411358:	strb	w9, [x0, #28]
  41135c:	b	41136c <__fxstatat@plt+0xe1bc>
  411360:	sub	w9, w9, #0x1
  411364:	and	w9, w9, #0x3
  411368:	str	w9, [x0, #20]
  41136c:	mov	w0, w8
  411370:	ldp	x29, x30, [sp], #16
  411374:	ret
  411378:	bl	402dd0 <abort@plt>
  41137c:	stp	x29, x30, [sp, #-16]!
  411380:	mov	w0, #0xe                   	// #14
  411384:	mov	x29, sp
  411388:	bl	402bb0 <nl_langinfo@plt>
  41138c:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  411390:	add	x8, x8, #0x42c
  411394:	cmp	x0, #0x0
  411398:	csel	x8, x8, x0, eq  // eq = none
  41139c:	ldrb	w9, [x8]
  4113a0:	adrp	x10, 414000 <__fxstatat@plt+0x10e50>
  4113a4:	add	x10, x10, #0x7b6
  4113a8:	cmp	w9, #0x0
  4113ac:	csel	x0, x10, x8, eq  // eq = none
  4113b0:	ldp	x29, x30, [sp], #16
  4113b4:	ret
  4113b8:	sub	sp, sp, #0xe0
  4113bc:	stp	x29, x30, [sp, #208]
  4113c0:	add	x29, sp, #0xd0
  4113c4:	stp	x3, x4, [x29, #-72]
  4113c8:	stp	x5, x6, [x29, #-56]
  4113cc:	stur	x7, [x29, #-40]
  4113d0:	stp	q1, q2, [sp, #16]
  4113d4:	stp	q3, q4, [sp, #48]
  4113d8:	str	q0, [sp]
  4113dc:	stp	q5, q6, [sp, #80]
  4113e0:	str	q7, [sp, #112]
  4113e4:	tbnz	w2, #6, 4113f0 <__fxstatat@plt+0xe240>
  4113e8:	mov	w3, wzr
  4113ec:	b	411448 <__fxstatat@plt+0xe298>
  4113f0:	mov	x9, #0xffffffffffffffd8    	// #-40
  4113f4:	mov	x11, sp
  4113f8:	sub	x12, x29, #0x48
  4113fc:	movk	x9, #0xff80, lsl #32
  411400:	add	x10, x29, #0x10
  411404:	mov	x8, #0xffffffffffffffd8    	// #-40
  411408:	add	x11, x11, #0x80
  41140c:	add	x12, x12, #0x28
  411410:	stp	x11, x9, [x29, #-16]
  411414:	stp	x10, x12, [x29, #-32]
  411418:	tbz	w8, #31, 411438 <__fxstatat@plt+0xe288>
  41141c:	add	w9, w8, #0x8
  411420:	cmn	w8, #0x8
  411424:	stur	w9, [x29, #-8]
  411428:	b.gt	411438 <__fxstatat@plt+0xe288>
  41142c:	ldur	x9, [x29, #-24]
  411430:	add	x8, x9, x8
  411434:	b	411444 <__fxstatat@plt+0xe294>
  411438:	ldur	x8, [x29, #-32]
  41143c:	add	x9, x8, #0x8
  411440:	stur	x9, [x29, #-32]
  411444:	ldr	w3, [x8]
  411448:	bl	4030f0 <openat@plt>
  41144c:	bl	40d16c <__fxstatat@plt+0x9fbc>
  411450:	ldp	x29, x30, [sp, #208]
  411454:	add	sp, sp, #0xe0
  411458:	ret
  41145c:	stp	x29, x30, [sp, #-32]!
  411460:	str	x19, [sp, #16]
  411464:	mov	x19, x0
  411468:	mov	w0, #0x18                  	// #24
  41146c:	mov	x29, sp
  411470:	bl	40e338 <__fxstatat@plt+0xb188>
  411474:	str	x19, [x0]
  411478:	ldr	x19, [sp, #16]
  41147c:	stp	xzr, xzr, [x0, #8]
  411480:	ldp	x29, x30, [sp], #32
  411484:	ret
  411488:	stp	x29, x30, [sp, #-32]!
  41148c:	str	x19, [sp, #16]
  411490:	mov	x29, sp
  411494:	bl	411634 <__fxstatat@plt+0xe484>
  411498:	cbz	x0, 4114b0 <__fxstatat@plt+0xe300>
  41149c:	mov	x19, x0
  4114a0:	mov	w0, #0x18                  	// #24
  4114a4:	bl	40e338 <__fxstatat@plt+0xb188>
  4114a8:	stp	xzr, xzr, [x0, #8]
  4114ac:	str	x19, [x0]
  4114b0:	ldr	x19, [sp, #16]
  4114b4:	ldp	x29, x30, [sp], #32
  4114b8:	ret
  4114bc:	ldr	x0, [x0]
  4114c0:	ret
  4114c4:	sub	sp, sp, #0x60
  4114c8:	stp	x29, x30, [sp, #16]
  4114cc:	stp	x26, x25, [sp, #32]
  4114d0:	stp	x24, x23, [sp, #48]
  4114d4:	stp	x22, x21, [sp, #64]
  4114d8:	stp	x20, x19, [sp, #80]
  4114dc:	mov	x22, x0
  4114e0:	ldr	x20, [x0]
  4114e4:	ldr	x25, [x22, #8]!
  4114e8:	ldr	x24, [x0, #16]
  4114ec:	mov	x19, x0
  4114f0:	mov	x21, x1
  4114f4:	add	x23, x1, #0x1
  4114f8:	add	x29, sp, #0x10
  4114fc:	cmp	x24, x21
  411500:	b.cs	411554 <__fxstatat@plt+0xe3a4>  // b.hs, b.nlast
  411504:	mov	x2, xzr
  411508:	mov	x8, x24
  41150c:	mov	w9, #0xff                  	// #255
  411510:	bfi	x9, x8, #8, #56
  411514:	cmp	x9, x21
  411518:	add	x2, x2, #0x1
  41151c:	mov	x8, x9
  411520:	b.cc	41150c <__fxstatat@plt+0xe35c>  // b.lo, b.ul, b.last
  411524:	add	x1, sp, #0x8
  411528:	mov	x0, x20
  41152c:	add	x26, sp, #0x8
  411530:	bl	411874 <__fxstatat@plt+0xe6c4>
  411534:	ldrb	w8, [x26], #1
  411538:	mov	w9, #0xff                  	// #255
  41153c:	bfi	x9, x24, #8, #56
  411540:	cmp	x9, x21
  411544:	bfi	x8, x25, #8, #56
  411548:	mov	x25, x8
  41154c:	mov	x24, x9
  411550:	b.cc	411534 <__fxstatat@plt+0xe384>  // b.lo, b.ul, b.last
  411554:	mov	x0, x25
  411558:	subs	x10, x24, x21
  41155c:	b.eq	41158c <__fxstatat@plt+0xe3dc>  // b.none
  411560:	udiv	x8, x10, x23
  411564:	msub	x10, x8, x23, x10
  411568:	udiv	x9, x0, x23
  41156c:	sub	x11, x24, x10
  411570:	msub	x25, x9, x23, x0
  411574:	cmp	x0, x11
  411578:	sub	x24, x10, #0x1
  41157c:	b.hi	4114fc <__fxstatat@plt+0xe34c>  // b.pmore
  411580:	mov	x0, x25
  411584:	stp	x9, x8, [x19, #8]
  411588:	b	411590 <__fxstatat@plt+0xe3e0>
  41158c:	stp	xzr, xzr, [x22]
  411590:	ldp	x20, x19, [sp, #80]
  411594:	ldp	x22, x21, [sp, #64]
  411598:	ldp	x24, x23, [sp, #48]
  41159c:	ldp	x26, x25, [sp, #32]
  4115a0:	ldp	x29, x30, [sp, #16]
  4115a4:	add	sp, sp, #0x60
  4115a8:	ret
  4115ac:	stp	x29, x30, [sp, #-32]!
  4115b0:	mov	w1, #0x18                  	// #24
  4115b4:	mov	x2, #0xffffffffffffffff    	// #-1
  4115b8:	str	x19, [sp, #16]
  4115bc:	mov	x29, sp
  4115c0:	mov	x19, x0
  4115c4:	bl	402ff0 <__explicit_bzero_chk@plt>
  4115c8:	mov	x0, x19
  4115cc:	ldr	x19, [sp, #16]
  4115d0:	ldp	x29, x30, [sp], #32
  4115d4:	b	402ef0 <free@plt>
  4115d8:	stp	x29, x30, [sp, #-48]!
  4115dc:	stp	x22, x21, [sp, #16]
  4115e0:	stp	x20, x19, [sp, #32]
  4115e4:	mov	x19, x0
  4115e8:	ldr	x0, [x0]
  4115ec:	mov	x29, sp
  4115f0:	bl	4119c8 <__fxstatat@plt+0xe818>
  4115f4:	mov	w20, w0
  4115f8:	bl	403110 <__errno_location@plt>
  4115fc:	ldr	w22, [x0]
  411600:	mov	x21, x0
  411604:	mov	w1, #0x18                  	// #24
  411608:	mov	x2, #0xffffffffffffffff    	// #-1
  41160c:	mov	x0, x19
  411610:	bl	402ff0 <__explicit_bzero_chk@plt>
  411614:	mov	x0, x19
  411618:	bl	402ef0 <free@plt>
  41161c:	str	w22, [x21]
  411620:	mov	w0, w20
  411624:	ldp	x20, x19, [sp, #32]
  411628:	ldp	x22, x21, [sp, #16]
  41162c:	ldp	x29, x30, [sp], #48
  411630:	ret
  411634:	sub	sp, sp, #0x40
  411638:	stp	x29, x30, [sp, #16]
  41163c:	stp	x22, x21, [sp, #32]
  411640:	stp	x20, x19, [sp, #48]
  411644:	add	x29, sp, #0x10
  411648:	cbz	x1, 411678 <__fxstatat@plt+0xe4c8>
  41164c:	mov	x21, x1
  411650:	mov	x20, x0
  411654:	cbz	x0, 411698 <__fxstatat@plt+0xe4e8>
  411658:	adrp	x1, 414000 <__fxstatat@plt+0x10e50>
  41165c:	add	x1, x1, #0x7bc
  411660:	mov	x0, x20
  411664:	bl	412258 <__fxstatat@plt+0xf0a8>
  411668:	mov	x22, x0
  41166c:	cbnz	x0, 41169c <__fxstatat@plt+0xe4ec>
  411670:	mov	x19, xzr
  411674:	b	41184c <__fxstatat@plt+0xe69c>
  411678:	mov	w0, #0x1038                	// #4152
  41167c:	bl	40e338 <__fxstatat@plt+0xb188>
  411680:	adrp	x8, 411000 <__fxstatat@plt+0xde50>
  411684:	add	x8, x8, #0xa14
  411688:	mov	x19, x0
  41168c:	stp	xzr, x8, [x0]
  411690:	str	xzr, [x0, #16]
  411694:	b	41184c <__fxstatat@plt+0xe69c>
  411698:	mov	x22, xzr
  41169c:	mov	w0, #0x1038                	// #4152
  4116a0:	bl	40e338 <__fxstatat@plt+0xb188>
  4116a4:	adrp	x8, 411000 <__fxstatat@plt+0xde50>
  4116a8:	mov	x19, x0
  4116ac:	add	x8, x8, #0xa14
  4116b0:	stp	x22, x8, [x0]
  4116b4:	str	x20, [x0, #16]
  4116b8:	cbz	x22, 4116dc <__fxstatat@plt+0xe52c>
  4116bc:	cmp	x21, #0x1, lsl #12
  4116c0:	mov	w8, #0x1000                	// #4096
  4116c4:	add	x1, x19, #0x18
  4116c8:	csel	x3, x21, x8, cc  // cc = lo, ul, last
  4116cc:	mov	x0, x22
  4116d0:	mov	w2, wzr
  4116d4:	bl	402af0 <setvbuf@plt>
  4116d8:	b	41184c <__fxstatat@plt+0xe69c>
  4116dc:	adrp	x0, 414000 <__fxstatat@plt+0x10e50>
  4116e0:	add	x0, x0, #0x7de
  4116e4:	mov	w1, wzr
  4116e8:	str	xzr, [x19, #24]
  4116ec:	add	x20, x19, #0x20
  4116f0:	bl	402c00 <open@plt>
  4116f4:	tbnz	w0, #31, 411730 <__fxstatat@plt+0xe580>
  4116f8:	cmp	x21, #0x800
  4116fc:	mov	w8, #0x800                 	// #2048
  411700:	csel	x2, x21, x8, cc  // cc = lo, ul, last
  411704:	mov	x1, x20
  411708:	mov	w22, w0
  41170c:	bl	403010 <read@plt>
  411710:	mov	x21, x0
  411714:	mov	w0, w22
  411718:	bl	402d80 <close@plt>
  41171c:	cmp	x21, #0x1
  411720:	b.lt	411730 <__fxstatat@plt+0xe580>  // b.tstop
  411724:	cmp	x21, #0x7ff
  411728:	b.ls	411734 <__fxstatat@plt+0xe584>  // b.plast
  41172c:	b	411844 <__fxstatat@plt+0xe694>
  411730:	mov	x21, xzr
  411734:	mov	w8, #0x800                 	// #2048
  411738:	sub	x8, x8, x21
  41173c:	cmp	x8, #0x10
  411740:	mov	w9, #0x10                  	// #16
  411744:	mov	x0, sp
  411748:	mov	x1, xzr
  41174c:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  411750:	bl	402cc0 <gettimeofday@plt>
  411754:	add	x0, x20, x21
  411758:	mov	x1, sp
  41175c:	mov	x2, x22
  411760:	bl	402990 <memcpy@plt>
  411764:	add	x22, x22, x21
  411768:	cmp	x22, #0x7ff
  41176c:	b.hi	411844 <__fxstatat@plt+0xe694>  // b.pmore
  411770:	mov	w8, #0x800                 	// #2048
  411774:	sub	x8, x8, x22
  411778:	cmp	x8, #0x4
  41177c:	mov	w9, #0x4                   	// #4
  411780:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  411784:	bl	402ba0 <getpid@plt>
  411788:	str	w0, [sp]
  41178c:	add	x0, x20, x22
  411790:	mov	x1, sp
  411794:	mov	x2, x21
  411798:	bl	402990 <memcpy@plt>
  41179c:	add	x22, x21, x22
  4117a0:	cmp	x22, #0x7ff
  4117a4:	b.hi	411844 <__fxstatat@plt+0xe694>  // b.pmore
  4117a8:	mov	w8, #0x800                 	// #2048
  4117ac:	sub	x8, x8, x22
  4117b0:	cmp	x8, #0x4
  4117b4:	mov	w9, #0x4                   	// #4
  4117b8:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4117bc:	bl	402c20 <getppid@plt>
  4117c0:	str	w0, [sp]
  4117c4:	add	x0, x20, x22
  4117c8:	mov	x1, sp
  4117cc:	mov	x2, x21
  4117d0:	bl	402990 <memcpy@plt>
  4117d4:	add	x22, x21, x22
  4117d8:	cmp	x22, #0x7ff
  4117dc:	b.hi	411844 <__fxstatat@plt+0xe694>  // b.pmore
  4117e0:	mov	w8, #0x800                 	// #2048
  4117e4:	sub	x8, x8, x22
  4117e8:	cmp	x8, #0x4
  4117ec:	mov	w9, #0x4                   	// #4
  4117f0:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  4117f4:	bl	402a90 <getuid@plt>
  4117f8:	str	w0, [sp]
  4117fc:	add	x0, x20, x22
  411800:	mov	x1, sp
  411804:	mov	x2, x21
  411808:	bl	402990 <memcpy@plt>
  41180c:	add	x22, x21, x22
  411810:	cmp	x22, #0x7ff
  411814:	b.hi	411844 <__fxstatat@plt+0xe694>  // b.pmore
  411818:	mov	w8, #0x800                 	// #2048
  41181c:	sub	x8, x8, x22
  411820:	cmp	x8, #0x4
  411824:	mov	w9, #0x4                   	// #4
  411828:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  41182c:	bl	402f20 <getgid@plt>
  411830:	str	w0, [sp]
  411834:	add	x0, x20, x22
  411838:	mov	x1, sp
  41183c:	mov	x2, x21
  411840:	bl	402990 <memcpy@plt>
  411844:	mov	x0, x20
  411848:	bl	411ccc <__fxstatat@plt+0xeb1c>
  41184c:	mov	x0, x19
  411850:	ldp	x20, x19, [sp, #48]
  411854:	ldp	x22, x21, [sp, #32]
  411858:	ldp	x29, x30, [sp, #16]
  41185c:	add	sp, sp, #0x40
  411860:	ret
  411864:	str	x1, [x0, #8]
  411868:	ret
  41186c:	str	x1, [x0, #16]
  411870:	ret
  411874:	stp	x29, x30, [sp, #-80]!
  411878:	stp	x24, x23, [sp, #32]
  41187c:	stp	x22, x21, [sp, #48]
  411880:	stp	x20, x19, [sp, #64]
  411884:	ldr	x3, [x0]
  411888:	mov	x21, x2
  41188c:	mov	x19, x0
  411890:	mov	x20, x1
  411894:	str	x25, [sp, #16]
  411898:	mov	x29, sp
  41189c:	cbz	x3, 41190c <__fxstatat@plt+0xe75c>
  4118a0:	mov	w1, #0x1                   	// #1
  4118a4:	mov	x0, x20
  4118a8:	mov	x2, x21
  4118ac:	bl	402e10 <fread_unlocked@plt>
  4118b0:	mov	x23, x0
  4118b4:	bl	403110 <__errno_location@plt>
  4118b8:	subs	x21, x21, x23
  4118bc:	b.eq	4119b0 <__fxstatat@plt+0xe800>  // b.none
  4118c0:	mov	x22, x0
  4118c4:	ldr	x0, [x19]
  4118c8:	ldr	w24, [x22]
  4118cc:	add	x20, x20, x23
  4118d0:	bl	402a80 <ferror_unlocked@plt>
  4118d4:	cmp	w0, #0x0
  4118d8:	csel	w8, wzr, w24, eq  // eq = none
  4118dc:	str	w8, [x22]
  4118e0:	ldp	x8, x0, [x19, #8]
  4118e4:	blr	x8
  4118e8:	ldr	x3, [x19]
  4118ec:	mov	w1, #0x1                   	// #1
  4118f0:	mov	x0, x20
  4118f4:	mov	x2, x21
  4118f8:	bl	402e10 <fread_unlocked@plt>
  4118fc:	mov	x23, x0
  411900:	subs	x21, x21, x0
  411904:	b.ne	4118c4 <__fxstatat@plt+0xe714>  // b.any
  411908:	b	4119b0 <__fxstatat@plt+0xe800>
  41190c:	ldr	x24, [x19, #24]
  411910:	add	x22, x19, #0x838
  411914:	sub	x8, x22, x24
  411918:	cmp	x24, x21
  41191c:	add	x1, x8, #0x800
  411920:	b.cs	411990 <__fxstatat@plt+0xe7e0>  // b.hs, b.nlast
  411924:	add	x23, x19, #0x20
  411928:	mov	w25, #0x800                 	// #2048
  41192c:	mov	x0, x20
  411930:	mov	x2, x24
  411934:	bl	402990 <memcpy@plt>
  411938:	add	x20, x20, x24
  41193c:	tst	x20, #0x7
  411940:	sub	x21, x21, x24
  411944:	b.eq	411968 <__fxstatat@plt+0xe7b8>  // b.none
  411948:	mov	x0, x23
  41194c:	mov	x1, x22
  411950:	bl	411a84 <__fxstatat@plt+0xe8d4>
  411954:	cmp	x21, #0x800
  411958:	mov	x1, x22
  41195c:	mov	w24, #0x800                 	// #2048
  411960:	b.hi	41192c <__fxstatat@plt+0xe77c>  // b.pmore
  411964:	b	411998 <__fxstatat@plt+0xe7e8>
  411968:	cmp	x21, #0x800
  41196c:	b.cc	411948 <__fxstatat@plt+0xe798>  // b.lo, b.ul, b.last
  411970:	mov	x0, x23
  411974:	mov	x1, x20
  411978:	bl	411a84 <__fxstatat@plt+0xe8d4>
  41197c:	subs	x21, x21, #0x800
  411980:	add	x20, x20, #0x800
  411984:	b.ne	411968 <__fxstatat@plt+0xe7b8>  // b.any
  411988:	mov	x8, xzr
  41198c:	b	4119ac <__fxstatat@plt+0xe7fc>
  411990:	mov	x25, x24
  411994:	mov	x22, x1
  411998:	mov	x0, x20
  41199c:	mov	x1, x22
  4119a0:	mov	x2, x21
  4119a4:	bl	402990 <memcpy@plt>
  4119a8:	sub	x8, x25, x21
  4119ac:	str	x8, [x19, #24]
  4119b0:	ldp	x20, x19, [sp, #64]
  4119b4:	ldp	x22, x21, [sp, #48]
  4119b8:	ldp	x24, x23, [sp, #32]
  4119bc:	ldr	x25, [sp, #16]
  4119c0:	ldp	x29, x30, [sp], #80
  4119c4:	ret
  4119c8:	stp	x29, x30, [sp, #-32]!
  4119cc:	stp	x20, x19, [sp, #16]
  4119d0:	ldr	x19, [x0]
  4119d4:	mov	w1, #0x1038                	// #4152
  4119d8:	mov	x2, #0xffffffffffffffff    	// #-1
  4119dc:	mov	x29, sp
  4119e0:	mov	x20, x0
  4119e4:	bl	402ff0 <__explicit_bzero_chk@plt>
  4119e8:	mov	x0, x20
  4119ec:	bl	402ef0 <free@plt>
  4119f0:	cbz	x19, 411a04 <__fxstatat@plt+0xe854>
  4119f4:	mov	x0, x19
  4119f8:	ldp	x20, x19, [sp, #16]
  4119fc:	ldp	x29, x30, [sp], #32
  411a00:	b	411ed8 <__fxstatat@plt+0xed28>
  411a04:	ldp	x20, x19, [sp, #16]
  411a08:	mov	w0, wzr
  411a0c:	ldp	x29, x30, [sp], #32
  411a10:	ret
  411a14:	stp	x29, x30, [sp, #-48]!
  411a18:	stp	x22, x21, [sp, #16]
  411a1c:	stp	x20, x19, [sp, #32]
  411a20:	mov	x29, sp
  411a24:	cbz	x0, 411a80 <__fxstatat@plt+0xe8d0>
  411a28:	adrp	x8, 425000 <__fxstatat@plt+0x21e50>
  411a2c:	ldr	w20, [x8, #1088]
  411a30:	mov	x19, x0
  411a34:	bl	403110 <__errno_location@plt>
  411a38:	ldr	w21, [x0]
  411a3c:	adrp	x8, 414000 <__fxstatat@plt+0x10e50>
  411a40:	adrp	x9, 414000 <__fxstatat@plt+0x10e50>
  411a44:	add	x8, x8, #0x7cf
  411a48:	add	x9, x9, #0x7bf
  411a4c:	cmp	w21, #0x0
  411a50:	csel	x1, x9, x8, eq  // eq = none
  411a54:	mov	w2, #0x5                   	// #5
  411a58:	mov	x0, xzr
  411a5c:	bl	403060 <dcgettext@plt>
  411a60:	mov	x22, x0
  411a64:	mov	x0, x19
  411a68:	bl	40c668 <__fxstatat@plt+0x94b8>
  411a6c:	mov	x3, x0
  411a70:	mov	w0, w20
  411a74:	mov	w1, w21
  411a78:	mov	x2, x22
  411a7c:	bl	402a00 <error@plt>
  411a80:	bl	402dd0 <abort@plt>
  411a84:	ldr	x9, [x0, #2064]
  411a88:	ldr	x10, [x0, #2056]
  411a8c:	ldr	x13, [x0, #2048]
  411a90:	mov	x8, xzr
  411a94:	add	x9, x9, #0x1
  411a98:	add	x15, x9, x10
  411a9c:	add	x10, x0, #0x400
  411aa0:	str	x9, [x0, #2064]
  411aa4:	add	x9, x0, x8
  411aa8:	ldr	x11, [x9]
  411aac:	ldr	x12, [x9, #1024]
  411ab0:	eon	x13, x13, x13, lsl #21
  411ab4:	and	x14, x11, #0x7f8
  411ab8:	ldr	x14, [x0, x14]
  411abc:	add	x12, x13, x12
  411ac0:	add	x13, x12, x15
  411ac4:	eor	x12, x12, x12, lsr #5
  411ac8:	add	x13, x13, x14
  411acc:	str	x13, [x9]
  411ad0:	lsr	x13, x13, #8
  411ad4:	and	x13, x13, #0x7f8
  411ad8:	ldr	x13, [x0, x13]
  411adc:	add	x14, x1, x8
  411ae0:	add	x8, x8, #0x20
  411ae4:	add	x11, x13, x11
  411ae8:	str	x11, [x14]
  411aec:	ldr	x13, [x9, #8]
  411af0:	ldr	x15, [x9, #1032]
  411af4:	and	x16, x13, #0x7f8
  411af8:	ldr	x16, [x0, x16]
  411afc:	add	x12, x15, x12
  411b00:	add	x11, x12, x11
  411b04:	eor	x12, x12, x12, lsl #12
  411b08:	add	x11, x11, x16
  411b0c:	str	x11, [x9, #8]
  411b10:	lsr	x11, x11, #8
  411b14:	and	x11, x11, #0x7f8
  411b18:	ldr	x11, [x0, x11]
  411b1c:	add	x11, x11, x13
  411b20:	str	x11, [x14, #8]
  411b24:	ldr	x13, [x9, #16]
  411b28:	ldr	x15, [x9, #1040]
  411b2c:	and	x16, x13, #0x7f8
  411b30:	ldr	x16, [x0, x16]
  411b34:	add	x12, x15, x12
  411b38:	add	x11, x12, x11
  411b3c:	eor	x12, x12, x12, lsr #33
  411b40:	add	x11, x11, x16
  411b44:	str	x11, [x9, #16]
  411b48:	lsr	x11, x11, #8
  411b4c:	and	x11, x11, #0x7f8
  411b50:	ldr	x11, [x0, x11]
  411b54:	add	x11, x11, x13
  411b58:	str	x11, [x14, #16]
  411b5c:	ldr	x15, [x9, #24]
  411b60:	ldr	x13, [x9, #1048]
  411b64:	and	x16, x15, #0x7f8
  411b68:	ldr	x16, [x0, x16]
  411b6c:	add	x13, x13, x12
  411b70:	add	x11, x13, x11
  411b74:	add	x11, x11, x16
  411b78:	str	x11, [x9, #24]
  411b7c:	lsr	x9, x11, #8
  411b80:	and	x9, x9, #0x7f8
  411b84:	ldr	x11, [x0, x9]
  411b88:	add	x9, x0, x8
  411b8c:	cmp	x9, x10
  411b90:	add	x15, x11, x15
  411b94:	str	x15, [x14, #24]
  411b98:	b.cc	411aa4 <__fxstatat@plt+0xe8f4>  // b.lo, b.ul, b.last
  411b9c:	mov	x10, xzr
  411ba0:	add	x11, x0, #0x800
  411ba4:	add	x12, x1, x8
  411ba8:	ldr	x16, [x9, x10]
  411bac:	add	x14, x9, x10
  411bb0:	sub	x17, x14, #0x400
  411bb4:	ldr	x17, [x17]
  411bb8:	and	x18, x16, #0x7f8
  411bbc:	ldr	x18, [x0, x18]
  411bc0:	eon	x13, x13, x13, lsl #21
  411bc4:	add	x13, x13, x17
  411bc8:	add	x15, x13, x15
  411bcc:	add	x15, x15, x18
  411bd0:	str	x15, [x9, x10]
  411bd4:	lsr	x15, x15, #8
  411bd8:	and	x15, x15, #0x7f8
  411bdc:	ldr	x15, [x0, x15]
  411be0:	add	x17, x0, x10
  411be4:	add	x17, x17, x8
  411be8:	sub	x18, x14, #0x3f8
  411bec:	add	x15, x15, x16
  411bf0:	str	x15, [x12, x10]
  411bf4:	ldr	x16, [x17, #8]
  411bf8:	ldr	x18, [x18]
  411bfc:	eor	x13, x13, x13, lsr #5
  411c00:	and	x2, x16, #0x7f8
  411c04:	ldr	x2, [x0, x2]
  411c08:	add	x13, x18, x13
  411c0c:	add	x15, x13, x15
  411c10:	add	x18, x1, x10
  411c14:	add	x15, x15, x2
  411c18:	str	x15, [x17, #8]
  411c1c:	lsr	x15, x15, #8
  411c20:	and	x15, x15, #0x7f8
  411c24:	ldr	x15, [x0, x15]
  411c28:	add	x18, x18, x8
  411c2c:	sub	x2, x14, #0x3f0
  411c30:	eor	x13, x13, x13, lsl #12
  411c34:	add	x15, x15, x16
  411c38:	str	x15, [x18, #8]
  411c3c:	ldr	x16, [x17, #16]
  411c40:	ldr	x2, [x2]
  411c44:	and	x3, x16, #0x7f8
  411c48:	ldr	x3, [x0, x3]
  411c4c:	add	x13, x2, x13
  411c50:	add	x15, x13, x15
  411c54:	eor	x13, x13, x13, lsr #33
  411c58:	add	x15, x15, x3
  411c5c:	str	x15, [x17, #16]
  411c60:	lsr	x15, x15, #8
  411c64:	and	x15, x15, #0x7f8
  411c68:	ldr	x15, [x0, x15]
  411c6c:	add	x15, x15, x16
  411c70:	str	x15, [x18, #16]
  411c74:	ldr	x16, [x17, #24]
  411c78:	sub	x18, x14, #0x3e8
  411c7c:	ldr	x18, [x18]
  411c80:	add	x14, x14, #0x20
  411c84:	and	x2, x16, #0x7f8
  411c88:	ldr	x2, [x0, x2]
  411c8c:	add	x13, x18, x13
  411c90:	add	x15, x13, x15
  411c94:	cmp	x14, x11
  411c98:	add	x15, x15, x2
  411c9c:	str	x15, [x17, #24]
  411ca0:	lsr	x15, x15, #8
  411ca4:	and	x15, x15, #0x7f8
  411ca8:	ldr	x15, [x0, x15]
  411cac:	add	x17, x12, x10
  411cb0:	add	x10, x10, #0x20
  411cb4:	add	x15, x15, x16
  411cb8:	str	x15, [x17, #24]
  411cbc:	b.cc	411ba8 <__fxstatat@plt+0xe9f8>  // b.lo, b.ul, b.last
  411cc0:	str	x13, [x0, #2048]
  411cc4:	str	x15, [x0, #2056]
  411cc8:	ret
  411ccc:	mov	x11, #0x4b7c                	// #19324
  411cd0:	mov	x12, #0xc862                	// #51298
  411cd4:	mov	x15, #0x12a0                	// #4768
  411cd8:	mov	x13, #0x5524                	// #21796
  411cdc:	mov	x16, #0xe0ce                	// #57550
  411ce0:	mov	x14, #0x9315                	// #37653
  411ce4:	mov	x17, #0x89ed                	// #35309
  411ce8:	mov	x8, #0xc0ab                	// #49323
  411cec:	movk	x11, #0xa288, lsl #16
  411cf0:	movk	x12, #0xc73a, lsl #16
  411cf4:	movk	x15, #0x3d47, lsl #16
  411cf8:	movk	x13, #0x4a59, lsl #16
  411cfc:	movk	x16, #0x8355, lsl #16
  411d00:	movk	x14, #0xa5a0, lsl #16
  411d04:	movk	x17, #0xcbfc, lsl #16
  411d08:	movk	x8, #0x6c44, lsl #16
  411d0c:	movk	x11, #0x4677, lsl #32
  411d10:	movk	x12, #0xb322, lsl #32
  411d14:	movk	x15, #0xa505, lsl #32
  411d18:	movk	x13, #0x2e82, lsl #32
  411d1c:	movk	x16, #0x53db, lsl #32
  411d20:	movk	x14, #0x4a0f, lsl #32
  411d24:	movk	x17, #0x5bf2, lsl #32
  411d28:	movk	x8, #0x704f, lsl #32
  411d2c:	add	x9, x0, #0x20
  411d30:	movk	x11, #0x647c, lsl #48
  411d34:	movk	x12, #0xb9f8, lsl #48
  411d38:	movk	x15, #0x8c0e, lsl #48
  411d3c:	movk	x13, #0xb29b, lsl #48
  411d40:	movk	x16, #0x82f0, lsl #48
  411d44:	movk	x14, #0x48fe, lsl #48
  411d48:	movk	x17, #0xae98, lsl #48
  411d4c:	movk	x8, #0x98f5, lsl #48
  411d50:	mov	x10, #0xfffffffffffffff8    	// #-8
  411d54:	ldp	x18, x1, [x9, #-32]
  411d58:	add	x10, x10, #0x8
  411d5c:	cmp	x10, #0xf8
  411d60:	add	x11, x18, x11
  411d64:	ldp	x2, x18, [x9, #-16]
  411d68:	add	x12, x1, x12
  411d6c:	add	x15, x2, x15
  411d70:	ldp	x1, x2, [x9]
  411d74:	add	x13, x18, x13
  411d78:	add	x16, x1, x16
  411d7c:	ldp	x18, x1, [x9, #16]
  411d80:	add	x14, x2, x14
  411d84:	sub	x11, x11, x16
  411d88:	add	x8, x1, x8
  411d8c:	add	x17, x18, x17
  411d90:	eor	x14, x14, x8, lsr #9
  411d94:	add	x8, x8, x11
  411d98:	sub	x12, x12, x14
  411d9c:	eor	x17, x17, x11, lsl #9
  411da0:	add	x11, x12, x11
  411da4:	sub	x15, x15, x17
  411da8:	eor	x8, x8, x12, lsr #23
  411dac:	add	x12, x12, x15
  411db0:	sub	x13, x13, x8
  411db4:	eor	x11, x11, x15, lsl #15
  411db8:	sub	x16, x16, x11
  411dbc:	eor	x12, x12, x13, lsr #14
  411dc0:	add	x15, x13, x15
  411dc4:	add	x13, x13, x16
  411dc8:	sub	x14, x14, x12
  411dcc:	eor	x15, x15, x16, lsl #20
  411dd0:	eor	x13, x13, x14, lsr #17
  411dd4:	add	x16, x14, x16
  411dd8:	sub	x17, x17, x15
  411ddc:	sub	x8, x8, x13
  411de0:	add	x14, x14, x17
  411de4:	eor	x16, x16, x17, lsl #14
  411de8:	add	x17, x8, x17
  411dec:	stp	x11, x12, [x9, #-32]
  411df0:	stp	x15, x13, [x9, #-16]
  411df4:	stp	x16, x14, [x9]
  411df8:	stp	x17, x8, [x9, #16]
  411dfc:	add	x9, x9, #0x40
  411e00:	b.cc	411d54 <__fxstatat@plt+0xeba4>  // b.lo, b.ul, b.last
  411e04:	add	x9, x0, #0x20
  411e08:	mov	x10, #0xfffffffffffffff8    	// #-8
  411e0c:	ldp	x18, x1, [x9, #-32]
  411e10:	add	x10, x10, #0x8
  411e14:	cmp	x10, #0xf8
  411e18:	add	x11, x18, x11
  411e1c:	ldp	x2, x18, [x9, #-16]
  411e20:	add	x12, x1, x12
  411e24:	add	x15, x2, x15
  411e28:	ldp	x1, x2, [x9]
  411e2c:	add	x13, x18, x13
  411e30:	add	x16, x1, x16
  411e34:	ldp	x18, x1, [x9, #16]
  411e38:	add	x14, x2, x14
  411e3c:	sub	x11, x11, x16
  411e40:	add	x8, x1, x8
  411e44:	add	x17, x18, x17
  411e48:	eor	x14, x14, x8, lsr #9
  411e4c:	add	x8, x8, x11
  411e50:	sub	x12, x12, x14
  411e54:	eor	x17, x17, x11, lsl #9
  411e58:	add	x11, x12, x11
  411e5c:	sub	x15, x15, x17
  411e60:	eor	x8, x8, x12, lsr #23
  411e64:	add	x12, x12, x15
  411e68:	sub	x13, x13, x8
  411e6c:	eor	x11, x11, x15, lsl #15
  411e70:	sub	x16, x16, x11
  411e74:	eor	x12, x12, x13, lsr #14
  411e78:	add	x15, x13, x15
  411e7c:	add	x13, x13, x16
  411e80:	sub	x14, x14, x12
  411e84:	eor	x15, x15, x16, lsl #20
  411e88:	eor	x13, x13, x14, lsr #17
  411e8c:	add	x16, x14, x16
  411e90:	sub	x17, x17, x15
  411e94:	sub	x8, x8, x13
  411e98:	add	x14, x14, x17
  411e9c:	eor	x16, x16, x17, lsl #14
  411ea0:	add	x17, x8, x17
  411ea4:	stp	x11, x12, [x9, #-32]
  411ea8:	stp	x15, x13, [x9, #-16]
  411eac:	stp	x16, x14, [x9]
  411eb0:	stp	x17, x8, [x9, #16]
  411eb4:	add	x9, x9, #0x40
  411eb8:	b.cc	411e0c <__fxstatat@plt+0xec5c>  // b.lo, b.ul, b.last
  411ebc:	movi	v0.2d, #0x0
  411ec0:	str	xzr, [x0, #2064]
  411ec4:	str	q0, [x0, #2048]
  411ec8:	ret
  411ecc:	mov	w2, #0x3                   	// #3
  411ed0:	mov	w1, wzr
  411ed4:	b	411f6c <__fxstatat@plt+0xedbc>
  411ed8:	stp	x29, x30, [sp, #-48]!
  411edc:	str	x21, [sp, #16]
  411ee0:	stp	x20, x19, [sp, #32]
  411ee4:	mov	x29, sp
  411ee8:	mov	x19, x0
  411eec:	bl	402b60 <fileno@plt>
  411ef0:	tbnz	w0, #31, 411f58 <__fxstatat@plt+0xeda8>
  411ef4:	mov	x0, x19
  411ef8:	bl	403080 <__freading@plt>
  411efc:	cbz	w0, 411f1c <__fxstatat@plt+0xed6c>
  411f00:	mov	x0, x19
  411f04:	bl	402b60 <fileno@plt>
  411f08:	mov	w2, #0x1                   	// #1
  411f0c:	mov	x1, xzr
  411f10:	bl	402b20 <lseek@plt>
  411f14:	cmn	x0, #0x1
  411f18:	b.eq	411f58 <__fxstatat@plt+0xeda8>  // b.none
  411f1c:	mov	x0, x19
  411f20:	bl	40e8c0 <__fxstatat@plt+0xb710>
  411f24:	cbz	w0, 411f58 <__fxstatat@plt+0xeda8>
  411f28:	bl	403110 <__errno_location@plt>
  411f2c:	ldr	w21, [x0]
  411f30:	mov	x20, x0
  411f34:	mov	x0, x19
  411f38:	bl	402b90 <fclose@plt>
  411f3c:	cbz	w21, 411f48 <__fxstatat@plt+0xed98>
  411f40:	mov	w0, #0xffffffff            	// #-1
  411f44:	str	w21, [x20]
  411f48:	ldp	x20, x19, [sp, #32]
  411f4c:	ldr	x21, [sp, #16]
  411f50:	ldp	x29, x30, [sp], #48
  411f54:	ret
  411f58:	mov	x0, x19
  411f5c:	ldp	x20, x19, [sp, #32]
  411f60:	ldr	x21, [sp, #16]
  411f64:	ldp	x29, x30, [sp], #48
  411f68:	b	402b90 <fclose@plt>
  411f6c:	sub	sp, sp, #0x100
  411f70:	stp	x29, x30, [sp, #208]
  411f74:	add	x29, sp, #0xd0
  411f78:	mov	x8, #0xffffffffffffffd0    	// #-48
  411f7c:	mov	x9, sp
  411f80:	sub	x10, x29, #0x50
  411f84:	stp	x20, x19, [sp, #240]
  411f88:	mov	w19, w0
  411f8c:	movk	x8, #0xff80, lsl #32
  411f90:	add	x11, x29, #0x30
  411f94:	cmp	w1, #0xb
  411f98:	add	x9, x9, #0x80
  411f9c:	add	x10, x10, #0x30
  411fa0:	stp	x22, x21, [sp, #224]
  411fa4:	stp	x2, x3, [x29, #-80]
  411fa8:	stp	x4, x5, [x29, #-64]
  411fac:	stp	x6, x7, [x29, #-48]
  411fb0:	stp	q1, q2, [sp, #16]
  411fb4:	stp	q3, q4, [sp, #48]
  411fb8:	str	q0, [sp]
  411fbc:	stp	q5, q6, [sp, #80]
  411fc0:	str	q7, [sp, #112]
  411fc4:	stp	x9, x8, [x29, #-16]
  411fc8:	stp	x11, x10, [x29, #-32]
  411fcc:	b.hi	412018 <__fxstatat@plt+0xee68>  // b.pmore
  411fd0:	mov	w8, #0x1                   	// #1
  411fd4:	lsl	w8, w8, w1
  411fd8:	mov	w9, #0x514                 	// #1300
  411fdc:	tst	w8, w9
  411fe0:	b.ne	412050 <__fxstatat@plt+0xeea0>  // b.any
  411fe4:	mov	w9, #0xa0a                 	// #2570
  411fe8:	tst	w8, w9
  411fec:	b.ne	412044 <__fxstatat@plt+0xee94>  // b.any
  411ff0:	cbnz	w1, 412018 <__fxstatat@plt+0xee68>
  411ff4:	ldursw	x8, [x29, #-8]
  411ff8:	tbz	w8, #31, 4120f8 <__fxstatat@plt+0xef48>
  411ffc:	add	w9, w8, #0x8
  412000:	cmn	w8, #0x8
  412004:	stur	w9, [x29, #-8]
  412008:	b.gt	4120f8 <__fxstatat@plt+0xef48>
  41200c:	ldur	x9, [x29, #-24]
  412010:	add	x8, x9, x8
  412014:	b	412104 <__fxstatat@plt+0xef54>
  412018:	sub	w8, w1, #0x400
  41201c:	cmp	w8, #0xa
  412020:	b.hi	4120d4 <__fxstatat@plt+0xef24>  // b.pmore
  412024:	mov	w9, #0x1                   	// #1
  412028:	lsl	w9, w9, w8
  41202c:	mov	w10, #0x285                 	// #645
  412030:	tst	w9, w10
  412034:	b.ne	412050 <__fxstatat@plt+0xeea0>  // b.any
  412038:	mov	w10, #0x502                 	// #1282
  41203c:	tst	w9, w10
  412040:	b.eq	4120a8 <__fxstatat@plt+0xeef8>  // b.none
  412044:	mov	w0, w19
  412048:	bl	402f90 <fcntl@plt>
  41204c:	b	41208c <__fxstatat@plt+0xeedc>
  412050:	ldursw	x8, [x29, #-8]
  412054:	tbz	w8, #31, 412074 <__fxstatat@plt+0xeec4>
  412058:	add	w9, w8, #0x8
  41205c:	cmn	w8, #0x8
  412060:	stur	w9, [x29, #-8]
  412064:	b.gt	412074 <__fxstatat@plt+0xeec4>
  412068:	ldur	x9, [x29, #-24]
  41206c:	add	x8, x9, x8
  412070:	b	412080 <__fxstatat@plt+0xeed0>
  412074:	ldur	x8, [x29, #-32]
  412078:	add	x9, x8, #0x8
  41207c:	stur	x9, [x29, #-32]
  412080:	ldr	w2, [x8]
  412084:	mov	w0, w19
  412088:	bl	402f90 <fcntl@plt>
  41208c:	mov	w20, w0
  412090:	mov	w0, w20
  412094:	ldp	x20, x19, [sp, #240]
  412098:	ldp	x22, x21, [sp, #224]
  41209c:	ldp	x29, x30, [sp, #208]
  4120a0:	add	sp, sp, #0x100
  4120a4:	ret
  4120a8:	cmp	w8, #0x6
  4120ac:	b.ne	4120d4 <__fxstatat@plt+0xef24>  // b.any
  4120b0:	ldursw	x8, [x29, #-8]
  4120b4:	tbz	w8, #31, 412114 <__fxstatat@plt+0xef64>
  4120b8:	add	w9, w8, #0x8
  4120bc:	cmn	w8, #0x8
  4120c0:	stur	w9, [x29, #-8]
  4120c4:	b.gt	412114 <__fxstatat@plt+0xef64>
  4120c8:	ldur	x9, [x29, #-24]
  4120cc:	add	x8, x9, x8
  4120d0:	b	412120 <__fxstatat@plt+0xef70>
  4120d4:	ldursw	x8, [x29, #-8]
  4120d8:	tbz	w8, #31, 412180 <__fxstatat@plt+0xefd0>
  4120dc:	add	w9, w8, #0x8
  4120e0:	cmn	w8, #0x8
  4120e4:	stur	w9, [x29, #-8]
  4120e8:	b.gt	412180 <__fxstatat@plt+0xefd0>
  4120ec:	ldur	x9, [x29, #-24]
  4120f0:	add	x8, x9, x8
  4120f4:	b	41218c <__fxstatat@plt+0xefdc>
  4120f8:	ldur	x8, [x29, #-32]
  4120fc:	add	x9, x8, #0x8
  412100:	stur	x9, [x29, #-32]
  412104:	ldr	w2, [x8]
  412108:	mov	w0, w19
  41210c:	mov	w1, wzr
  412110:	b	412088 <__fxstatat@plt+0xeed8>
  412114:	ldur	x8, [x29, #-32]
  412118:	add	x9, x8, #0x8
  41211c:	stur	x9, [x29, #-32]
  412120:	adrp	x22, 425000 <__fxstatat@plt+0x21e50>
  412124:	ldr	w9, [x22, #2728]
  412128:	ldr	w21, [x8]
  41212c:	tbnz	w9, #31, 4121a8 <__fxstatat@plt+0xeff8>
  412130:	mov	w1, #0x406                 	// #1030
  412134:	mov	w0, w19
  412138:	mov	w2, w21
  41213c:	bl	402f90 <fcntl@plt>
  412140:	mov	w20, w0
  412144:	tbz	w0, #31, 41219c <__fxstatat@plt+0xefec>
  412148:	bl	403110 <__errno_location@plt>
  41214c:	ldr	w8, [x0]
  412150:	cmp	w8, #0x16
  412154:	b.ne	41219c <__fxstatat@plt+0xefec>  // b.any
  412158:	mov	w0, w19
  41215c:	mov	w1, wzr
  412160:	mov	w2, w21
  412164:	bl	402f90 <fcntl@plt>
  412168:	mov	w20, w0
  41216c:	tbnz	w0, #31, 412090 <__fxstatat@plt+0xeee0>
  412170:	mov	w8, #0xffffffff            	// #-1
  412174:	str	w8, [x22, #2728]
  412178:	mov	w8, #0x1                   	// #1
  41217c:	b	4121c8 <__fxstatat@plt+0xf018>
  412180:	ldur	x8, [x29, #-32]
  412184:	add	x9, x8, #0x8
  412188:	stur	x9, [x29, #-32]
  41218c:	ldr	x2, [x8]
  412190:	mov	w0, w19
  412194:	bl	402f90 <fcntl@plt>
  412198:	b	41208c <__fxstatat@plt+0xeedc>
  41219c:	mov	w8, #0x1                   	// #1
  4121a0:	str	w8, [x22, #2728]
  4121a4:	b	412090 <__fxstatat@plt+0xeee0>
  4121a8:	mov	w0, w19
  4121ac:	mov	w1, wzr
  4121b0:	mov	w2, w21
  4121b4:	bl	402f90 <fcntl@plt>
  4121b8:	ldr	w8, [x22, #2728]
  4121bc:	mov	w20, w0
  4121c0:	cmn	w8, #0x1
  4121c4:	cset	w8, eq  // eq = none
  4121c8:	cbz	w8, 412090 <__fxstatat@plt+0xeee0>
  4121cc:	tbnz	w20, #31, 412090 <__fxstatat@plt+0xeee0>
  4121d0:	mov	w1, #0x1                   	// #1
  4121d4:	mov	w0, w20
  4121d8:	bl	402f90 <fcntl@plt>
  4121dc:	tbnz	w0, #31, 4121f8 <__fxstatat@plt+0xf048>
  4121e0:	orr	w2, w0, #0x1
  4121e4:	mov	w1, #0x2                   	// #2
  4121e8:	mov	w0, w20
  4121ec:	bl	402f90 <fcntl@plt>
  4121f0:	cmn	w0, #0x1
  4121f4:	b.ne	412090 <__fxstatat@plt+0xeee0>  // b.any
  4121f8:	bl	403110 <__errno_location@plt>
  4121fc:	ldr	w21, [x0]
  412200:	mov	x19, x0
  412204:	mov	w0, w20
  412208:	bl	402d80 <close@plt>
  41220c:	str	w21, [x19]
  412210:	mov	w20, #0xffffffff            	// #-1
  412214:	b	412090 <__fxstatat@plt+0xeee0>
  412218:	mov	w8, w0
  41221c:	cmp	w0, #0x26
  412220:	mov	w0, wzr
  412224:	b.hi	412244 <__fxstatat@plt+0xf094>  // b.pmore
  412228:	mov	w9, w8
  41222c:	mov	w10, #0x1                   	// #1
  412230:	lsl	x9, x10, x9
  412234:	mov	x10, #0x410000              	// #4259840
  412238:	movk	x10, #0x40, lsl #32
  41223c:	tst	x9, x10
  412240:	b.ne	41224c <__fxstatat@plt+0xf09c>  // b.any
  412244:	cmp	w8, #0x5f
  412248:	b.ne	412250 <__fxstatat@plt+0xf0a0>  // b.any
  41224c:	ret
  412250:	mov	w0, #0x1                   	// #1
  412254:	ret
  412258:	stp	x29, x30, [sp, #-48]!
  41225c:	stp	x22, x21, [sp, #16]
  412260:	stp	x20, x19, [sp, #32]
  412264:	mov	x29, sp
  412268:	mov	x20, x1
  41226c:	bl	402bc0 <fopen@plt>
  412270:	mov	x19, x0
  412274:	cbz	x0, 4122f0 <__fxstatat@plt+0xf140>
  412278:	mov	x0, x19
  41227c:	bl	402b60 <fileno@plt>
  412280:	cmp	w0, #0x2
  412284:	b.hi	4122f0 <__fxstatat@plt+0xf140>  // b.pmore
  412288:	bl	411ecc <__fxstatat@plt+0xed1c>
  41228c:	tbnz	w0, #31, 4122d4 <__fxstatat@plt+0xf124>
  412290:	mov	w21, w0
  412294:	mov	x0, x19
  412298:	bl	411ed8 <__fxstatat@plt+0xed28>
  41229c:	cbnz	w0, 4122b4 <__fxstatat@plt+0xf104>
  4122a0:	mov	w0, w21
  4122a4:	mov	x1, x20
  4122a8:	bl	402cb0 <fdopen@plt>
  4122ac:	mov	x19, x0
  4122b0:	cbnz	x0, 4122f0 <__fxstatat@plt+0xf140>
  4122b4:	bl	403110 <__errno_location@plt>
  4122b8:	ldr	w22, [x0]
  4122bc:	mov	x20, x0
  4122c0:	mov	w0, w21
  4122c4:	bl	402d80 <close@plt>
  4122c8:	mov	x19, xzr
  4122cc:	str	w22, [x20]
  4122d0:	b	4122f0 <__fxstatat@plt+0xf140>
  4122d4:	bl	403110 <__errno_location@plt>
  4122d8:	ldr	w21, [x0]
  4122dc:	mov	x20, x0
  4122e0:	mov	x0, x19
  4122e4:	bl	411ed8 <__fxstatat@plt+0xed28>
  4122e8:	mov	x19, xzr
  4122ec:	str	w21, [x20]
  4122f0:	mov	x0, x19
  4122f4:	ldp	x20, x19, [sp, #32]
  4122f8:	ldp	x22, x21, [sp, #16]
  4122fc:	ldp	x29, x30, [sp], #48
  412300:	ret
  412304:	nop
  412308:	stp	x29, x30, [sp, #-64]!
  41230c:	mov	x29, sp
  412310:	stp	x19, x20, [sp, #16]
  412314:	adrp	x20, 424000 <__fxstatat@plt+0x20e50>
  412318:	add	x20, x20, #0xdd0
  41231c:	stp	x21, x22, [sp, #32]
  412320:	adrp	x21, 424000 <__fxstatat@plt+0x20e50>
  412324:	add	x21, x21, #0xdc8
  412328:	sub	x20, x20, x21
  41232c:	mov	w22, w0
  412330:	stp	x23, x24, [sp, #48]
  412334:	mov	x23, x1
  412338:	mov	x24, x2
  41233c:	bl	402940 <mbrtowc@plt-0x40>
  412340:	cmp	xzr, x20, asr #3
  412344:	b.eq	412370 <__fxstatat@plt+0xf1c0>  // b.none
  412348:	asr	x20, x20, #3
  41234c:	mov	x19, #0x0                   	// #0
  412350:	ldr	x3, [x21, x19, lsl #3]
  412354:	mov	x2, x24
  412358:	add	x19, x19, #0x1
  41235c:	mov	x1, x23
  412360:	mov	w0, w22
  412364:	blr	x3
  412368:	cmp	x20, x19
  41236c:	b.ne	412350 <__fxstatat@plt+0xf1a0>  // b.any
  412370:	ldp	x19, x20, [sp, #16]
  412374:	ldp	x21, x22, [sp, #32]
  412378:	ldp	x23, x24, [sp, #48]
  41237c:	ldp	x29, x30, [sp], #64
  412380:	ret
  412384:	nop
  412388:	ret
  41238c:	nop
  412390:	adrp	x2, 425000 <__fxstatat@plt+0x21e50>
  412394:	mov	x1, #0x0                   	// #0
  412398:	ldr	x2, [x2, #1064]
  41239c:	b	402ab0 <__cxa_atexit@plt>
  4123a0:	mov	x2, x1
  4123a4:	mov	x1, x0
  4123a8:	mov	w0, #0x0                   	// #0
  4123ac:	b	403130 <__xstat@plt>
  4123b0:	mov	x2, x1
  4123b4:	mov	w1, w0
  4123b8:	mov	w0, #0x0                   	// #0
  4123bc:	b	403050 <__fxstat@plt>
  4123c0:	mov	x2, x1
  4123c4:	mov	x1, x0
  4123c8:	mov	w0, #0x0                   	// #0
  4123cc:	b	403000 <__lxstat@plt>
  4123d0:	mov	x4, x1
  4123d4:	mov	x5, x2
  4123d8:	mov	w1, w0
  4123dc:	mov	x2, x4
  4123e0:	mov	w0, #0x0                   	// #0
  4123e4:	mov	w4, w3
  4123e8:	mov	x3, x5
  4123ec:	b	4031b0 <__fxstatat@plt>
  4123f0:	stp	x29, x30, [sp, #-32]!
  4123f4:	mov	w4, w1
  4123f8:	mov	x1, x0
  4123fc:	mov	x29, sp
  412400:	add	x3, sp, #0x18
  412404:	mov	w0, #0x0                   	// #0
  412408:	str	x2, [sp, #24]
  41240c:	mov	w2, w4
  412410:	bl	402a50 <__xmknod@plt>
  412414:	ldp	x29, x30, [sp], #32
  412418:	ret

Disassembly of section .fini:

000000000041241c <.fini>:
  41241c:	stp	x29, x30, [sp, #-16]!
  412420:	mov	x29, sp
  412424:	ldp	x29, x30, [sp], #16
  412428:	ret
