;redcode
;assert 1
	SPL 0, <407
	CMP -232, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD #270, <1
	DJN 1, @20
	SUB @-127, 100
	SUB 20, @12
	SUB -207, <-120
	MOV @-127, 100
	SUB @3, 0
	SUB 20, @12
	SUB @470, @3
	CMP @3, 0
	SUB @470, @3
	SLT @20, @12
	SUB @3, 0
	SUB 12, @10
	SUB @0, @2
	SUB @128, 106
	SLT #270, <61
	SUB 3, 20
	SUB 1, <-1
	SUB -207, <-120
	MOV @-127, 100
	SLT 210, 60
	SLT 210, 60
	ADD #270, <61
	SUB 3, 20
	ADD #270, <1
	ADD #270, <1
	SUB @128, 106
	SLT @20, @12
	SUB @21, 203
	SUB @3, 0
	JMP -8, @-20
	SLT 20, @12
	SLT 20, @12
	SUB 3, 70
	SUB @470, @43
	SUB #72, @406
	JMZ <3, 0
	SLT 20, @12
	JMZ @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	JMZ @-127, 100
	JMZ @-127, 100
	SUB @121, 106
	SUB @-127, 100
	SUB @127, 106
