{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 27 09:09:51 2016 " "Info: Processing started: Tue Sep 27 09:09:51 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Serial_TX3 -c Serial_TX3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Serial_TX3 -c Serial_TX3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning: Parallel compilation is not licensed and has been disabled" {  } {  } 0 0 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "serial_tx3.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file serial_tx3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Serial_TX3 " "Info: Found entity 1: Serial_TX3" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 91 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Serial_TX3 " "Info: Elaborating entity \"Serial_TX3\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Serial_TX3.v(138) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(138): truncated value with size 32 to match size of target (16)" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Serial_TX3.v(152) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(152): truncated value with size 32 to match size of target (4)" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 Serial_TX3.v(178) " "Warning (10230): Verilog HDL assignment warning at Serial_TX3.v(178): truncated value with size 32 to match size of target (5)" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_temp.data_a 0 Serial_TX3.v(99) " "Warning (10030): Net \"tx_temp.data_a\" at Serial_TX3.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_temp.waddr_a 0 Serial_TX3.v(99) " "Warning (10030): Net \"tx_temp.waddr_a\" at Serial_TX3.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tx_temp.we_a 0 Serial_TX3.v(99) " "Warning (10030): Net \"tx_temp.we_a\" at Serial_TX3.v(99) has no driver or initial value, using a default initial value '0'" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 99 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 -1}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "tx_temp " "Info: RAM logic \"tx_temp\" is uninferred due to inappropriate RAM size" {  } { { "Serial_TX3.v" "tx_temp" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 99 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "32 18 F:/Digital_Circuit_Design/Serial/Serial_TX3/db/Serial_TX3.ram0_Serial_TX3_25dfa15a.hdl.mif " "Critical Warning: Memory depth (32) in the design file differs from memory depth (18) in the Memory Initialization File \"F:/Digital_Circuit_Design/Serial/Serial_TX3/db/Serial_TX3.ram0_Serial_TX3_25dfa15a.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 0 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 94 -1 0 } } { "Serial_TX3.v" "" { Text "F:/Digital_Circuit_Design/Serial/Serial_TX3/Serial_TX3.v" 101 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Info: Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Info: Implemented 71 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "244 " "Info: Peak virtual memory: 244 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 27 09:09:54 2016 " "Info: Processing ended: Tue Sep 27 09:09:54 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
