<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/dbg/el2_dbg.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/dbg</a> - el2_dbg.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">36</td>
            <td class="headerCovTableEntry">171</td>
            <td class="headerCovTableEntryLo">21.1 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : //********************************************************************************</a>
<a name="16"><span class="lineNum">      16 </span>            : // $Id$</a>
<a name="17"><span class="lineNum">      17 </span>            : //</a>
<a name="18"><span class="lineNum">      18 </span>            : // Function: Top level VeeR core file to control the debug mode</a>
<a name="19"><span class="lineNum">      19 </span>            : // Comments: Responsible to put the rest of the core in quiesce mode,</a>
<a name="20"><span class="lineNum">      20 </span>            : //           Send the commands/address. sends WrData and Recieve read Data.</a>
<a name="21"><span class="lineNum">      21 </span>            : //           And then Resume the core to do the normal mode</a>
<a name="22"><span class="lineNum">      22 </span>            : // Author  :</a>
<a name="23"><span class="lineNum">      23 </span>            : //********************************************************************************</a>
<a name="24"><span class="lineNum">      24 </span>            : module el2_dbg</a>
<a name="25"><span class="lineNum">      25 </span>            : import el2_pkg::*;</a>
<a name="26"><span class="lineNum">      26 </span>            : #(</a>
<a name="27"><span class="lineNum">      27 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="28"><span class="lineNum">      28 </span>            :  )(</a>
<a name="29"><span class="lineNum">      29 </span>            :    // outputs to the core for command and data interface</a>
<a name="30"><span class="lineNum">      30 </span><span class="lineNoCov">          0 :    output logic [31:0]                 dbg_cmd_addr,</span></a>
<a name="31"><span class="lineNum">      31 </span><span class="lineNoCov">          0 :    output logic [31:0]                 dbg_cmd_wrdata,</span></a>
<a name="32"><span class="lineNum">      32 </span><span class="lineNoCov">          0 :    output logic                        dbg_cmd_valid,</span></a>
<a name="33"><span class="lineNum">      33 </span><span class="lineNoCov">          0 :    output logic                        dbg_cmd_write,             // 1: write command, 0: read_command</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :    output logic [1:0]                  dbg_cmd_type,              // 0:gpr 1:csr 2: memory</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineNoCov">          0 :    output logic [1:0]                  dbg_cmd_size,              // size of the abstract mem access debug command</span></a>
<a name="36"><span class="lineNum">      36 </span><span class="lineCov">        162 :    output logic                        dbg_core_rst_l,            // core reset from dm</span></a>
<a name="37"><span class="lineNum">      37 </span>            : </a>
<a name="38"><span class="lineNum">      38 </span>            :    // inputs back from the core/dec</a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">     205142 :    input logic [31:0]                  core_dbg_rddata,</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineNoCov">          0 :    input logic                         core_dbg_cmd_done,         // This will be treated like a valid signal</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineNoCov">          0 :    input logic                         core_dbg_cmd_fail,         // Exception during command run</span></a>
<a name="42"><span class="lineNum">      42 </span>            : </a>
<a name="43"><span class="lineNum">      43 </span>            :    // Signals to dma to get a bubble</a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    output logic                        dbg_dma_bubble,            // Debug needs a bubble to send a valid</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineNoCov">          0 :    input  logic                        dma_dbg_ready,             // DMA is ready to accept debug request</span></a>
<a name="46"><span class="lineNum">      46 </span>            : </a>
<a name="47"><span class="lineNum">      47 </span>            :    // interface with the rest of the core to halt/resume handshaking</a>
<a name="48"><span class="lineNum">      48 </span><span class="lineNoCov">          0 :    output logic                        dbg_halt_req,              // This is a pulse</span></a>
<a name="49"><span class="lineNum">      49 </span><span class="lineNoCov">          0 :    output logic                        dbg_resume_req,            // Debug sends a resume requests. Pulse</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :    input  logic                        dec_tlu_debug_mode,        // Core is in debug mode</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    input  logic                        dec_tlu_dbg_halted,        // The core has finished the queiscing sequence. Core is halted now</span></a>
<a name="52"><span class="lineNum">      52 </span><span class="lineNoCov">          0 :    input  logic                        dec_tlu_mpc_halted_only,   // Only halted due to MPC</span></a>
<a name="53"><span class="lineNum">      53 </span><span class="lineNoCov">          0 :    input  logic                        dec_tlu_resume_ack,        // core sends back an ack for the resume (pulse)</span></a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            :    // inputs from the JTAG</a>
<a name="56"><span class="lineNum">      56 </span><span class="lineNoCov">          0 :    input logic                         dmi_reg_en,                // read or write</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineNoCov">          0 :    input logic [6:0]                   dmi_reg_addr,              // address of DM register</span></a>
<a name="58"><span class="lineNum">      58 </span><span class="lineNoCov">          0 :    input logic                         dmi_reg_wr_en,             // write instruction</span></a>
<a name="59"><span class="lineNum">      59 </span><span class="lineNoCov">          0 :    input logic [31:0]                  dmi_reg_wdata,             // write data</span></a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            :    // output</a>
<a name="62"><span class="lineNum">      62 </span><span class="lineNoCov">          0 :    output logic [31:0]                 dmi_reg_rdata,             // read data</span></a>
<a name="63"><span class="lineNum">      63 </span>            : </a>
<a name="64"><span class="lineNum">      64 </span>            :    // AXI Write Channels</a>
<a name="65"><span class="lineNum">      65 </span><span class="lineNoCov">          0 :    output logic                        sb_axi_awvalid,</span></a>
<a name="66"><span class="lineNum">      66 </span><span class="lineCov">         16 :    input  logic                        sb_axi_awready,</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">    1005280 :    output logic [pt.SB_BUS_TAG-1:0]    sb_axi_awid,</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineNoCov">          0 :    output logic [31:0]                 sb_axi_awaddr,</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineNoCov">          0 :    output logic [3:0]                  sb_axi_awregion,</span></a>
<a name="70"><span class="lineNum">      70 </span><span class="lineCov">    1005280 :    output logic [7:0]                  sb_axi_awlen,</span></a>
<a name="71"><span class="lineNum">      71 </span><span class="lineNoCov">          0 :    output logic [2:0]                  sb_axi_awsize,</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">        161 :    output logic [1:0]                  sb_axi_awburst,</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">    1005280 :    output logic                        sb_axi_awlock,</span></a>
<a name="74"><span class="lineNum">      74 </span><span class="lineCov">        162 :    output logic [3:0]                  sb_axi_awcache,</span></a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">        161 :    output logic [2:0]                  sb_axi_awprot,</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">    1005280 :    output logic [3:0]                  sb_axi_awqos,</span></a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span><span class="lineNoCov">          0 :    output logic                        sb_axi_wvalid,</span></a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">         16 :    input  logic                        sb_axi_wready,</span></a>
<a name="80"><span class="lineNum">      80 </span><span class="lineNoCov">          0 :    output logic [63:0]                 sb_axi_wdata,</span></a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    output logic [7:0]                  sb_axi_wstrb,</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">        162 :    output logic                        sb_axi_wlast,</span></a>
<a name="83"><span class="lineNum">      83 </span>            : </a>
<a name="84"><span class="lineNum">      84 </span><span class="lineNoCov">          0 :    input  logic                        sb_axi_bvalid,</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineCov">        162 :    output logic                        sb_axi_bready,</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    input  logic [1:0]                  sb_axi_bresp,</span></a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span>            :    // AXI Read Channels</a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :    output logic                        sb_axi_arvalid,</span></a>
<a name="90"><span class="lineNum">      90 </span><span class="lineCov">         16 :    input  logic                        sb_axi_arready,</span></a>
<a name="91"><span class="lineNum">      91 </span><span class="lineCov">    1005280 :    output logic [pt.SB_BUS_TAG-1:0]    sb_axi_arid,</span></a>
<a name="92"><span class="lineNum">      92 </span><span class="lineNoCov">          0 :    output logic [31:0]                 sb_axi_araddr,</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineNoCov">          0 :    output logic [3:0]                  sb_axi_arregion,</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">    1005280 :    output logic [7:0]                  sb_axi_arlen,</span></a>
<a name="95"><span class="lineNum">      95 </span><span class="lineNoCov">          0 :    output logic [2:0]                  sb_axi_arsize,</span></a>
<a name="96"><span class="lineNum">      96 </span><span class="lineCov">        161 :    output logic [1:0]                  sb_axi_arburst,</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineCov">    1005280 :    output logic                        sb_axi_arlock,</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineCov">    1005280 :    output logic [3:0]                  sb_axi_arcache,</span></a>
<a name="99"><span class="lineNum">      99 </span><span class="lineCov">        161 :    output logic [2:0]                  sb_axi_arprot,</span></a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">    1005280 :    output logic [3:0]                  sb_axi_arqos,</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span><span class="lineNoCov">          0 :    input  logic                        sb_axi_rvalid,</span></a>
<a name="103"><span class="lineNum">     103 </span><span class="lineCov">        162 :    output logic                        sb_axi_rready,</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :    input  logic [63:0]                 sb_axi_rdata,</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :    input  logic [1:0]                  sb_axi_rresp,</span></a>
<a name="106"><span class="lineNum">     106 </span>            : </a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">        161 :    input logic                         dbg_bus_clk_en,</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :    // general inputs</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">   79593483 :    input logic                         clk,</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">   79593483 :    input logic                         free_clk,</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">        161 :    input logic                         rst_l,        // This includes both top rst and debug rst</span></a>
<a name="113"><span class="lineNum">     113 </span><span class="lineCov">        161 :    input logic                         dbg_rst_l,</span></a>
<a name="114"><span class="lineNum">     114 </span><span class="lineNoCov">          0 :    input logic                         clk_override,</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">    1005280 :    input logic                         scan_mode</span></a>
<a name="116"><span class="lineNum">     116 </span>            : );</a>
<a name="117"><span class="lineNum">     117 </span>            : </a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            :    typedef enum logic [3:0] {IDLE=4'h0, HALTING=4'h1, HALTED=4'h2, CORE_CMD_START=4'h3, CORE_CMD_WAIT=4'h4, SB_CMD_START=4'h5, SB_CMD_SEND=4'h6, SB_CMD_RESP=4'h7, CMD_DONE=4'h8, RESUMING=4'h9} state_t;</a>
<a name="120"><span class="lineNum">     120 </span>            :    typedef enum logic [3:0] {SBIDLE=4'h0, WAIT_RD=4'h1, WAIT_WR=4'h2, CMD_RD=4'h3, CMD_WR=4'h4, CMD_WR_ADDR=4'h5, CMD_WR_DATA=4'h6, RSP_RD=4'h7, RSP_WR=4'h8, DONE=4'h9} sb_state_t;</a>
<a name="121"><span class="lineNum">     121 </span>            : </a>
<a name="122"><span class="lineNum">     122 </span><span class="lineNoCov">          0 :    state_t       dbg_state;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineNoCov">          0 :    state_t       dbg_nxtstate;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineNoCov">          0 :    logic         dbg_state_en;</span></a>
<a name="125"><span class="lineNum">     125 </span>            :    // these are the registers that the debug module implements</a>
<a name="126"><span class="lineNum">     126 </span><span class="lineNoCov">          0 :    logic [31:0]  dmstatus_reg;        // [26:24]-dmerr, [17:16]-resume ack, [9:8]-halted, [3:0]-version</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineNoCov">          0 :    logic [31:0]  dmcontrol_reg;       // dmcontrol register has only 6 bits implemented. 31: haltreq, 30: resumereq, 29: haltreset, 28: ackhavereset, 1: ndmreset, 0: dmactive.</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineNoCov">          0 :    logic [31:0]  command_reg;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    logic [31:0]  abstractcs_reg;      // bits implemted are [12] - busy and [10:8]= command error</span></a>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 :    logic [31:0]  haltsum0_reg;</span></a>
<a name="131"><span class="lineNum">     131 </span><span class="lineNoCov">          0 :    logic [31:0]  data0_reg;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineNoCov">          0 :    logic [31:0]  data1_reg;</span></a>
<a name="133"><span class="lineNum">     133 </span>            : </a>
<a name="134"><span class="lineNum">     134 </span>            :    // data 0</a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :    logic [31:0]  data0_din;</span></a>
<a name="136"><span class="lineNum">     136 </span><span class="lineNoCov">          0 :    logic         data0_reg_wren, data0_reg_wren0, data0_reg_wren1, data0_reg_wren2;</span></a>
<a name="137"><span class="lineNum">     137 </span>            :    // data 1</a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :    logic [31:0]  data1_din;</span></a>
<a name="139"><span class="lineNum">     139 </span><span class="lineNoCov">          0 :    logic         data1_reg_wren, data1_reg_wren0, data1_reg_wren1;</span></a>
<a name="140"><span class="lineNum">     140 </span>            :    // abstractcs</a>
<a name="141"><span class="lineNum">     141 </span><span class="lineNoCov">          0 :    logic         abstractcs_busy_wren;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineNoCov">          0 :    logic         abstractcs_busy_din;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineNoCov">          0 :    logic [2:0]   abstractcs_error_din;</span></a>
<a name="144"><span class="lineNum">     144 </span><span class="lineNoCov">          0 :    logic         abstractcs_error_sel0, abstractcs_error_sel1, abstractcs_error_sel2, abstractcs_error_sel3, abstractcs_error_sel4, abstractcs_error_sel5, abstractcs_error_sel6;</span></a>
<a name="145"><span class="lineNum">     145 </span><span class="lineNoCov">          0 :    logic         dbg_sb_bus_error;</span></a>
<a name="146"><span class="lineNum">     146 </span>            :    // abstractauto</a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :    logic         abstractauto_reg_wren;</span></a>
<a name="148"><span class="lineNum">     148 </span><span class="lineNoCov">          0 :    logic [1:0]   abstractauto_reg;</span></a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :    // dmstatus</a>
<a name="151"><span class="lineNum">     151 </span><span class="lineNoCov">          0 :    logic         dmstatus_resumeack_wren;</span></a>
<a name="152"><span class="lineNum">     152 </span><span class="lineNoCov">          0 :    logic         dmstatus_resumeack_din;</span></a>
<a name="153"><span class="lineNum">     153 </span><span class="lineNoCov">          0 :    logic         dmstatus_haveresetn_wren;</span></a>
<a name="154"><span class="lineNum">     154 </span><span class="lineNoCov">          0 :    logic         dmstatus_resumeack;</span></a>
<a name="155"><span class="lineNum">     155 </span><span class="lineCov">        323 :    logic         dmstatus_unavail;</span></a>
<a name="156"><span class="lineNum">     156 </span><span class="lineCov">        161 :    logic         dmstatus_running;</span></a>
<a name="157"><span class="lineNum">     157 </span><span class="lineNoCov">          0 :    logic         dmstatus_halted;</span></a>
<a name="158"><span class="lineNum">     158 </span><span class="lineNoCov">          0 :    logic         dmstatus_havereset, dmstatus_haveresetn;</span></a>
<a name="159"><span class="lineNum">     159 </span>            : </a>
<a name="160"><span class="lineNum">     160 </span>            :    // dmcontrol</a>
<a name="161"><span class="lineNum">     161 </span><span class="lineNoCov">          0 :    logic         resumereq;</span></a>
<a name="162"><span class="lineNum">     162 </span><span class="lineNoCov">          0 :    logic         dmcontrol_wren, dmcontrol_wren_Q;</span></a>
<a name="163"><span class="lineNum">     163 </span>            :    // command</a>
<a name="164"><span class="lineNum">     164 </span><span class="lineNoCov">          0 :    logic         execute_command_ns, execute_command;</span></a>
<a name="165"><span class="lineNum">     165 </span><span class="lineNoCov">          0 :    logic         command_wren, command_regno_wren;</span></a>
<a name="166"><span class="lineNum">     166 </span><span class="lineNoCov">          0 :    logic         command_transfer_din;</span></a>
<a name="167"><span class="lineNum">     167 </span><span class="lineNoCov">          0 :    logic         command_postexec_din;</span></a>
<a name="168"><span class="lineNum">     168 </span><span class="lineNoCov">          0 :    logic [31:0]  command_din;</span></a>
<a name="169"><span class="lineNum">     169 </span><span class="lineNoCov">          0 :    logic [3:0]   dbg_cmd_addr_incr;</span></a>
<a name="170"><span class="lineNum">     170 </span><span class="lineNoCov">          0 :    logic [31:0]  dbg_cmd_curr_addr;</span></a>
<a name="171"><span class="lineNum">     171 </span><span class="lineNoCov">          0 :    logic [31:0]  dbg_cmd_next_addr;</span></a>
<a name="172"><span class="lineNum">     172 </span>            : </a>
<a name="173"><span class="lineNum">     173 </span>            :    // needed to send the read data back for dmi reads</a>
<a name="174"><span class="lineNum">     174 </span><span class="lineNoCov">          0 :    logic  [31:0] dmi_reg_rdata_din;</span></a>
<a name="175"><span class="lineNum">     175 </span>            : </a>
<a name="176"><span class="lineNum">     176 </span><span class="lineNoCov">          0 :    sb_state_t    sb_state;</span></a>
<a name="177"><span class="lineNum">     177 </span><span class="lineNoCov">          0 :    sb_state_t    sb_nxtstate;</span></a>
<a name="178"><span class="lineNum">     178 </span><span class="lineNoCov">          0 :    logic         sb_state_en;</span></a>
<a name="179"><span class="lineNum">     179 </span>            : </a>
<a name="180"><span class="lineNum">     180 </span>            :    //System bus section</a>
<a name="181"><span class="lineNum">     181 </span><span class="lineNoCov">          0 :    logic              sbcs_wren;</span></a>
<a name="182"><span class="lineNum">     182 </span><span class="lineNoCov">          0 :    logic              sbcs_sbbusy_wren;</span></a>
<a name="183"><span class="lineNum">     183 </span><span class="lineCov">        162 :    logic              sbcs_sbbusy_din;</span></a>
<a name="184"><span class="lineNum">     184 </span><span class="lineNoCov">          0 :    logic              sbcs_sbbusyerror_wren;</span></a>
<a name="185"><span class="lineNum">     185 </span><span class="lineCov">        162 :    logic              sbcs_sbbusyerror_din;</span></a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span><span class="lineNoCov">          0 :    logic              sbcs_sberror_wren;</span></a>
<a name="188"><span class="lineNum">     188 </span><span class="lineNoCov">          0 :    logic [2:0]        sbcs_sberror_din;</span></a>
<a name="189"><span class="lineNum">     189 </span><span class="lineNoCov">          0 :    logic              sbcs_unaligned;</span></a>
<a name="190"><span class="lineNum">     190 </span><span class="lineNoCov">          0 :    logic              sbcs_illegal_size;</span></a>
<a name="191"><span class="lineNum">     191 </span><span class="lineNoCov">          0 :    logic [19:15]      sbcs_reg_int;</span></a>
<a name="192"><span class="lineNum">     192 </span>            : </a>
<a name="193"><span class="lineNum">     193 </span>            :    // data</a>
<a name="194"><span class="lineNum">     194 </span><span class="lineNoCov">          0 :    logic              sbdata0_reg_wren0;</span></a>
<a name="195"><span class="lineNum">     195 </span><span class="lineNoCov">          0 :    logic              sbdata0_reg_wren1;</span></a>
<a name="196"><span class="lineNum">     196 </span><span class="lineNoCov">          0 :    logic              sbdata0_reg_wren;</span></a>
<a name="197"><span class="lineNum">     197 </span><span class="lineNoCov">          0 :    logic [31:0]       sbdata0_din;</span></a>
<a name="198"><span class="lineNum">     198 </span>            : </a>
<a name="199"><span class="lineNum">     199 </span><span class="lineNoCov">          0 :    logic              sbdata1_reg_wren0;</span></a>
<a name="200"><span class="lineNum">     200 </span><span class="lineNoCov">          0 :    logic              sbdata1_reg_wren1;</span></a>
<a name="201"><span class="lineNum">     201 </span><span class="lineNoCov">          0 :    logic              sbdata1_reg_wren;</span></a>
<a name="202"><span class="lineNum">     202 </span><span class="lineNoCov">          0 :    logic [31:0]       sbdata1_din;</span></a>
<a name="203"><span class="lineNum">     203 </span>            : </a>
<a name="204"><span class="lineNum">     204 </span><span class="lineNoCov">          0 :    logic              sbaddress0_reg_wren0;</span></a>
<a name="205"><span class="lineNum">     205 </span><span class="lineNoCov">          0 :    logic              sbaddress0_reg_wren1;</span></a>
<a name="206"><span class="lineNum">     206 </span><span class="lineNoCov">          0 :    logic              sbaddress0_reg_wren;</span></a>
<a name="207"><span class="lineNum">     207 </span><span class="lineNoCov">          0 :    logic [31:0]       sbaddress0_reg_din;</span></a>
<a name="208"><span class="lineNum">     208 </span><span class="lineNoCov">          0 :    logic [3:0]        sbaddress0_incr;</span></a>
<a name="209"><span class="lineNum">     209 </span><span class="lineNoCov">          0 :    logic              sbreadonaddr_access;</span></a>
<a name="210"><span class="lineNum">     210 </span><span class="lineNoCov">          0 :    logic              sbreadondata_access;</span></a>
<a name="211"><span class="lineNum">     211 </span><span class="lineNoCov">          0 :    logic              sbdata0wr_access;</span></a>
<a name="212"><span class="lineNum">     212 </span>            : </a>
<a name="213"><span class="lineNum">     213 </span><span class="lineNoCov">          0 :    logic              sb_abmem_cmd_done_in, sb_abmem_data_done_in;</span></a>
<a name="214"><span class="lineNum">     214 </span><span class="lineNoCov">          0 :    logic              sb_abmem_cmd_done_en, sb_abmem_data_done_en;</span></a>
<a name="215"><span class="lineNum">     215 </span><span class="lineNoCov">          0 :    logic              sb_abmem_cmd_done, sb_abmem_data_done;</span></a>
<a name="216"><span class="lineNum">     216 </span><span class="lineNoCov">          0 :    logic [31:0]       abmem_addr;</span></a>
<a name="217"><span class="lineNum">     217 </span><span class="lineNoCov">          0 :    logic              abmem_addr_in_dccm_region, abmem_addr_in_iccm_region, abmem_addr_in_pic_region;</span></a>
<a name="218"><span class="lineNum">     218 </span><span class="lineNoCov">          0 :    logic              abmem_addr_core_local;</span></a>
<a name="219"><span class="lineNum">     219 </span><span class="lineCov">        162 :    logic              abmem_addr_external;</span></a>
<a name="220"><span class="lineNum">     220 </span>            : </a>
<a name="221"><span class="lineNum">     221 </span><span class="lineNoCov">          0 :    logic              sb_cmd_pending, sb_abmem_cmd_pending;</span></a>
<a name="222"><span class="lineNum">     222 </span><span class="lineNoCov">          0 :    logic              sb_abmem_cmd_write;</span></a>
<a name="223"><span class="lineNum">     223 </span><span class="lineNoCov">          0 :    logic [2:0]        sb_abmem_cmd_size;</span></a>
<a name="224"><span class="lineNum">     224 </span><span class="lineNoCov">          0 :    logic [31:0]       sb_abmem_cmd_addr;</span></a>
<a name="225"><span class="lineNum">     225 </span><span class="lineNoCov">          0 :    logic [31:0]       sb_abmem_cmd_wdata;</span></a>
<a name="226"><span class="lineNum">     226 </span>            : </a>
<a name="227"><span class="lineNum">     227 </span><span class="lineNoCov">          0 :    logic [2:0]        sb_cmd_size;</span></a>
<a name="228"><span class="lineNum">     228 </span><span class="lineNoCov">          0 :    logic [31:0]       sb_cmd_addr;</span></a>
<a name="229"><span class="lineNum">     229 </span><span class="lineNoCov">          0 :    logic [63:0]       sb_cmd_wdata;</span></a>
<a name="230"><span class="lineNum">     230 </span>            : </a>
<a name="231"><span class="lineNum">     231 </span><span class="lineNoCov">          0 :    logic              sb_bus_cmd_read, sb_bus_cmd_write_addr, sb_bus_cmd_write_data;</span></a>
<a name="232"><span class="lineNum">     232 </span><span class="lineNoCov">          0 :    logic              sb_bus_rsp_read, sb_bus_rsp_write;</span></a>
<a name="233"><span class="lineNum">     233 </span><span class="lineNoCov">          0 :    logic              sb_bus_rsp_error;</span></a>
<a name="234"><span class="lineNum">     234 </span><span class="lineNoCov">          0 :    logic [63:0]       sb_bus_rdata;</span></a>
<a name="235"><span class="lineNum">     235 </span>            : </a>
<a name="236"><span class="lineNum">     236 </span>            :    //registers</a>
<a name="237"><span class="lineNum">     237 </span><span class="lineNoCov">          0 :    logic [31:0]       sbcs_reg;</span></a>
<a name="238"><span class="lineNum">     238 </span><span class="lineNoCov">          0 :    logic [31:0]       sbaddress0_reg;</span></a>
<a name="239"><span class="lineNum">     239 </span><span class="lineNoCov">          0 :    logic [31:0]       sbdata0_reg;</span></a>
<a name="240"><span class="lineNum">     240 </span><span class="lineNoCov">          0 :    logic [31:0]       sbdata1_reg;</span></a>
<a name="241"><span class="lineNum">     241 </span>            : </a>
<a name="242"><span class="lineNum">     242 </span><span class="lineNoCov">          0 :    logic              sb_abmem_cmd_arvalid, sb_abmem_cmd_awvalid, sb_abmem_cmd_wvalid;</span></a>
<a name="243"><span class="lineNum">     243 </span><span class="lineNoCov">          0 :    logic              sb_abmem_read_pend;</span></a>
<a name="244"><span class="lineNum">     244 </span><span class="lineNoCov">          0 :    logic              sb_cmd_awvalid, sb_cmd_wvalid, sb_cmd_arvalid;</span></a>
<a name="245"><span class="lineNum">     245 </span><span class="lineNoCov">          0 :    logic              sb_read_pend;</span></a>
<a name="246"><span class="lineNum">     246 </span><span class="lineNoCov">          0 :    logic [31:0]       sb_axi_addr;</span></a>
<a name="247"><span class="lineNum">     247 </span><span class="lineNoCov">          0 :    logic [63:0]       sb_axi_wrdata;</span></a>
<a name="248"><span class="lineNum">     248 </span><span class="lineNoCov">          0 :    logic [2:0]        sb_axi_size;</span></a>
<a name="249"><span class="lineNum">     249 </span>            : </a>
<a name="250"><span class="lineNum">     250 </span><span class="lineNoCov">          0 :    logic              dbg_dm_rst_l;</span></a>
<a name="251"><span class="lineNum">     251 </span><span class="lineCov">        161 :    logic              rst_l_sync;</span></a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            :    //clken</a>
<a name="254"><span class="lineNum">     254 </span><span class="lineNoCov">          0 :    logic              dbg_free_clken;</span></a>
<a name="255"><span class="lineNum">     255 </span><span class="lineCov">   79593483 :    logic              dbg_free_clk;</span></a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span><span class="lineNoCov">          0 :    logic              sb_free_clken;</span></a>
<a name="258"><span class="lineNum">     258 </span><span class="lineCov">   79593483 :    logic              sb_free_clk;</span></a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :    // clocking</a>
<a name="261"><span class="lineNum">     261 </span>            :    // used for the abstract commands.</a>
<a name="262"><span class="lineNum">     262 </span>            :    assign dbg_free_clken  = dmi_reg_en | execute_command | (dbg_state != IDLE) | dbg_state_en | dec_tlu_dbg_halted | dec_tlu_mpc_halted_only | dec_tlu_debug_mode | dbg_halt_req | clk_override;</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            :    // used for the system bus</a>
<a name="265"><span class="lineNum">     265 </span>            :    assign sb_free_clken = dmi_reg_en | execute_command | sb_state_en | (sb_state != SBIDLE) | clk_override;</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :    rvoclkhdr dbg_free_cgc    (.en(dbg_free_clken), .l1clk(dbg_free_clk), .*);</a>
<a name="268"><span class="lineNum">     268 </span>            :    rvoclkhdr sb_free_cgc     (.en(sb_free_clken), .l1clk(sb_free_clk), .*);</a>
<a name="269"><span class="lineNum">     269 </span>            : </a>
<a name="270"><span class="lineNum">     270 </span>            :    // end clocking section</a>
<a name="271"><span class="lineNum">     271 </span>            : </a>
<a name="272"><span class="lineNum">     272 </span>            :    // Reset logic</a>
<a name="273"><span class="lineNum">     273 </span>            :    assign dbg_dm_rst_l = dbg_rst_l &amp; (dmcontrol_reg[0] | scan_mode);</a>
<a name="274"><span class="lineNum">     274 </span>            :    assign dbg_core_rst_l = ~dmcontrol_reg[1] | scan_mode;</a>
<a name="275"><span class="lineNum">     275 </span>            : </a>
<a name="276"><span class="lineNum">     276 </span>            :    // synchronize the rst</a>
<a name="277"><span class="lineNum">     277 </span>            :    rvsyncss #(1) rstl_syncff (.din(rst_l), .dout(rst_l_sync), .clk(free_clk), .rst_l(dbg_rst_l));</a>
<a name="278"><span class="lineNum">     278 </span>            : </a>
<a name="279"><span class="lineNum">     279 </span>            :    // system bus register</a>
<a name="280"><span class="lineNum">     280 </span>            :    // sbcs[31:29], sbcs - [22]:sbbusyerror, [21]: sbbusy, [20]:sbreadonaddr, [19:17]:sbaccess, [16]:sbautoincrement, [15]:sbreadondata, [14:12]:sberror, sbsize=32, 128=0, 64/32/16/8 are legal</a>
<a name="281"><span class="lineNum">     281 </span>            :    assign        sbcs_reg[31:29] = 3'b1;</a>
<a name="282"><span class="lineNum">     282 </span>            :    assign        sbcs_reg[28:23] = '0;</a>
<a name="283"><span class="lineNum">     283 </span>            :    assign        sbcs_reg[19:15] = {sbcs_reg_int[19], ~sbcs_reg_int[18], sbcs_reg_int[17:15]};</a>
<a name="284"><span class="lineNum">     284 </span>            :    assign        sbcs_reg[11:5]  = 7'h20;</a>
<a name="285"><span class="lineNum">     285 </span>            :    assign        sbcs_reg[4:0]   = 5'b01111;</a>
<a name="286"><span class="lineNum">     286 </span>            :    assign        sbcs_wren = (dmi_reg_addr ==  7'h38) &amp; dmi_reg_en &amp; dmi_reg_wr_en &amp; (sb_state == SBIDLE);</a>
<a name="287"><span class="lineNum">     287 </span>            :    assign        sbcs_sbbusyerror_wren = (sbcs_wren &amp; dmi_reg_wdata[22]) |</a>
<a name="288"><span class="lineNum">     288 </span>            :                                          (sbcs_reg[21] &amp; dmi_reg_en &amp; ((dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39)) | (dmi_reg_addr == 7'h3c) | (dmi_reg_addr == 7'h3d)));</a>
<a name="289"><span class="lineNum">     289 </span>            :    assign        sbcs_sbbusyerror_din = ~(sbcs_wren &amp; dmi_reg_wdata[22]);   // Clear when writing one</a>
<a name="290"><span class="lineNum">     290 </span>            : </a>
<a name="291"><span class="lineNum">     291 </span>            :    rvdffs #(1) sbcs_sbbusyerror_reg  (.din(sbcs_sbbusyerror_din),  .dout(sbcs_reg[22]),    .en(sbcs_sbbusyerror_wren), .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="292"><span class="lineNum">     292 </span>            :    rvdffs #(1) sbcs_sbbusy_reg       (.din(sbcs_sbbusy_din),       .dout(sbcs_reg[21]),    .en(sbcs_sbbusy_wren),      .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="293"><span class="lineNum">     293 </span>            :    rvdffs #(1) sbcs_sbreadonaddr_reg (.din(dmi_reg_wdata[20]),     .dout(sbcs_reg[20]),    .en(sbcs_wren),             .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="294"><span class="lineNum">     294 </span>            :    rvdffs #(5) sbcs_misc_reg         (.din({dmi_reg_wdata[19],~dmi_reg_wdata[18],dmi_reg_wdata[17:15]}),</a>
<a name="295"><span class="lineNum">     295 </span>            :                                       .dout(sbcs_reg_int[19:15]), .en(sbcs_wren),             .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="296"><span class="lineNum">     296 </span>            :    rvdffs #(3) sbcs_error_reg        (.din(sbcs_sberror_din[2:0]), .dout(sbcs_reg[14:12]), .en(sbcs_sberror_wren),     .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :    assign sbcs_unaligned =    ((sbcs_reg[19:17] == 3'b001) &amp;  sbaddress0_reg[0]) |</a>
<a name="299"><span class="lineNum">     299 </span>            :                               ((sbcs_reg[19:17] == 3'b010) &amp;  (|sbaddress0_reg[1:0])) |</a>
<a name="300"><span class="lineNum">     300 </span>            :                               ((sbcs_reg[19:17] == 3'b011) &amp;  (|sbaddress0_reg[2:0]));</a>
<a name="301"><span class="lineNum">     301 </span>            : </a>
<a name="302"><span class="lineNum">     302 </span>            :    assign sbcs_illegal_size = sbcs_reg[19];    // Anything bigger than 64 bits is illegal</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    assign sbaddress0_incr[3:0] = ({4{(sbcs_reg[19:17] == 3'h0)}} &amp;  4'b0001) |</a>
<a name="305"><span class="lineNum">     305 </span>            :                                  ({4{(sbcs_reg[19:17] == 3'h1)}} &amp;  4'b0010) |</a>
<a name="306"><span class="lineNum">     306 </span>            :                                  ({4{(sbcs_reg[19:17] == 3'h2)}} &amp;  4'b0100) |</a>
<a name="307"><span class="lineNum">     307 </span>            :                                  ({4{(sbcs_reg[19:17] == 3'h3)}} &amp;  4'b1000);</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :    // sbdata</a>
<a name="310"><span class="lineNum">     310 </span>            :    assign        sbdata0_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c);   // write data only when single read is 0</a>
<a name="311"><span class="lineNum">     311 </span>            :    assign        sbdata0_reg_wren1   = (sb_state == RSP_RD) &amp; sb_state_en &amp; ~sbcs_sberror_wren;</a>
<a name="312"><span class="lineNum">     312 </span>            :    assign        sbdata0_reg_wren    = sbdata0_reg_wren0 | sbdata0_reg_wren1;</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :    assign        sbdata1_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3d);   // write data only when single read is 0;</a>
<a name="315"><span class="lineNum">     315 </span>            :    assign        sbdata1_reg_wren1   = (sb_state == RSP_RD) &amp; sb_state_en &amp; ~sbcs_sberror_wren;</a>
<a name="316"><span class="lineNum">     316 </span>            :    assign        sbdata1_reg_wren    = sbdata1_reg_wren0 | sbdata1_reg_wren1;</a>
<a name="317"><span class="lineNum">     317 </span>            : </a>
<a name="318"><span class="lineNum">     318 </span>            :    assign        sbdata0_din[31:0]   = ({32{sbdata0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</a>
<a name="319"><span class="lineNum">     319 </span>            :                                        ({32{sbdata0_reg_wren1}} &amp; sb_bus_rdata[31:0]);</a>
<a name="320"><span class="lineNum">     320 </span>            :    assign        sbdata1_din[31:0]   = ({32{sbdata1_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</a>
<a name="321"><span class="lineNum">     321 </span>            :                                        ({32{sbdata1_reg_wren1}} &amp; sb_bus_rdata[63:32]);</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :    rvdffe #(32)    dbg_sbdata0_reg    (.*, .din(sbdata0_din[31:0]), .dout(sbdata0_reg[31:0]), .en(sbdata0_reg_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="324"><span class="lineNum">     324 </span>            :    rvdffe #(32)    dbg_sbdata1_reg    (.*, .din(sbdata1_din[31:0]), .dout(sbdata1_reg[31:0]), .en(sbdata1_reg_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :     // sbaddress</a>
<a name="327"><span class="lineNum">     327 </span>            :    assign        sbaddress0_reg_wren0   = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39);</a>
<a name="328"><span class="lineNum">     328 </span>            :    assign        sbaddress0_reg_wren    = sbaddress0_reg_wren0 | sbaddress0_reg_wren1;</a>
<a name="329"><span class="lineNum">     329 </span>            :    assign        sbaddress0_reg_din[31:0]= ({32{sbaddress0_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</a>
<a name="330"><span class="lineNum">     330 </span>            :                                            ({32{sbaddress0_reg_wren1}} &amp; (32'(sbaddress0_reg[31:0] + {28'b0,sbaddress0_incr[3:0]})));</a>
<a name="331"><span class="lineNum">     331 </span>            :    rvdffe #(32)    dbg_sbaddress0_reg    (.*, .din(sbaddress0_reg_din[31:0]), .dout(sbaddress0_reg[31:0]), .en(sbaddress0_reg_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="332"><span class="lineNum">     332 </span>            : </a>
<a name="333"><span class="lineNum">     333 </span>            :    assign sbreadonaddr_access = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h39) &amp; sbcs_reg[20];   // if readonaddr is set the next command will start upon writing of addr0</a>
<a name="334"><span class="lineNum">     334 </span>            :    assign sbreadondata_access = dmi_reg_en &amp; ~dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c) &amp; sbcs_reg[15];  // if readondata is set the next command will start upon reading of data0</a>
<a name="335"><span class="lineNum">     335 </span>            :    assign sbdata0wr_access  = dmi_reg_en &amp;  dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h3c);                   // write to sbdata0 will start write command to system bus</a>
<a name="336"><span class="lineNum">     336 </span>            : </a>
<a name="337"><span class="lineNum">     337 </span>            :    // memory mapped registers</a>
<a name="338"><span class="lineNum">     338 </span>            :    // dmcontrol register has only 5 bits implemented. 31: haltreq, 30: resumereq, 28: ackhavereset, 1: ndmreset, 0: dmactive.</a>
<a name="339"><span class="lineNum">     339 </span>            :    // rest all the bits are zeroed out</a>
<a name="340"><span class="lineNum">     340 </span>            :    // dmactive flop is reset based on core rst_l, all other flops use dm_rst_l</a>
<a name="341"><span class="lineNum">     341 </span>            :    assign dmcontrol_wren      = (dmi_reg_addr ==  7'h10) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</a>
<a name="342"><span class="lineNum">     342 </span>            :    assign dmcontrol_reg[29]   = '0;</a>
<a name="343"><span class="lineNum">     343 </span>            :    assign dmcontrol_reg[27:2] = '0;</a>
<a name="344"><span class="lineNum">     344 </span>            :    assign resumereq           = dmcontrol_reg[30] &amp; ~dmcontrol_reg[31] &amp; dmcontrol_wren_Q;</a>
<a name="345"><span class="lineNum">     345 </span>            :    rvdffs #(4) dmcontrolff (.din({dmi_reg_wdata[31:30],dmi_reg_wdata[28],dmi_reg_wdata[1]}), .dout({dmcontrol_reg[31:30], dmcontrol_reg[28], dmcontrol_reg[1]}), .en(dmcontrol_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="346"><span class="lineNum">     346 </span>            :    rvdffs #(1) dmcontrol_dmactive_ff (.din(dmi_reg_wdata[0]), .dout(dmcontrol_reg[0]), .en(dmcontrol_wren), .rst_l(dbg_rst_l), .clk(dbg_free_clk));</a>
<a name="347"><span class="lineNum">     347 </span>            :    rvdff  #(1) dmcontrol_wrenff(.din(dmcontrol_wren), .dout(dmcontrol_wren_Q), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="348"><span class="lineNum">     348 </span>            : </a>
<a name="349"><span class="lineNum">     349 </span>            :    // dmstatus register bits that are implemented</a>
<a name="350"><span class="lineNum">     350 </span>            :    // [19:18]-havereset,[17:16]-resume ack, [9:8]-halted, [3:0]-version</a>
<a name="351"><span class="lineNum">     351 </span>            :    // rest all the bits are zeroed out</a>
<a name="352"><span class="lineNum">     352 </span>            :    //assign dmstatus_wren       = (dmi_reg_addr[31:0] ==  32'h11) &amp; dmi_reg_en;</a>
<a name="353"><span class="lineNum">     353 </span>            :    assign dmstatus_reg[31:20] = '0;</a>
<a name="354"><span class="lineNum">     354 </span>            :    assign dmstatus_reg[19:18] = {2{dmstatus_havereset}};</a>
<a name="355"><span class="lineNum">     355 </span>            :    assign dmstatus_reg[15:14] = '0;</a>
<a name="356"><span class="lineNum">     356 </span>            :    assign dmstatus_reg[7]     = '1;</a>
<a name="357"><span class="lineNum">     357 </span>            :    assign dmstatus_reg[6:4]   = '0;</a>
<a name="358"><span class="lineNum">     358 </span>            :    assign dmstatus_reg[17:16] = {2{dmstatus_resumeack}};</a>
<a name="359"><span class="lineNum">     359 </span>            :    assign dmstatus_reg[13:12] = {2{dmstatus_unavail}};</a>
<a name="360"><span class="lineNum">     360 </span>            :    assign dmstatus_reg[11:10] = {2{dmstatus_running}};</a>
<a name="361"><span class="lineNum">     361 </span>            :    assign dmstatus_reg[9:8]   = {2{dmstatus_halted}};</a>
<a name="362"><span class="lineNum">     362 </span>            :    assign dmstatus_reg[3:0]   = 4'h2;</a>
<a name="363"><span class="lineNum">     363 </span>            : </a>
<a name="364"><span class="lineNum">     364 </span>            :    assign dmstatus_resumeack_wren = ((dbg_state == RESUMING) &amp; dec_tlu_resume_ack) | (dmstatus_resumeack &amp; resumereq &amp; dmstatus_halted);</a>
<a name="365"><span class="lineNum">     365 </span>            :    assign dmstatus_resumeack_din  = (dbg_state == RESUMING) &amp; dec_tlu_resume_ack;</a>
<a name="366"><span class="lineNum">     366 </span>            : </a>
<a name="367"><span class="lineNum">     367 </span>            :    assign dmstatus_haveresetn_wren  = (dmi_reg_addr == 7'h10) &amp; dmi_reg_wdata[28] &amp; dmi_reg_en &amp; dmi_reg_wr_en &amp; dmcontrol_reg[0];   // clear the havereset</a>
<a name="368"><span class="lineNum">     368 </span>            :    assign dmstatus_havereset        = ~dmstatus_haveresetn;</a>
<a name="369"><span class="lineNum">     369 </span>            : </a>
<a name="370"><span class="lineNum">     370 </span>            :    assign dmstatus_unavail = dmcontrol_reg[1] | ~rst_l_sync;</a>
<a name="371"><span class="lineNum">     371 </span>            :    assign dmstatus_running = ~(dmstatus_unavail | dmstatus_halted);</a>
<a name="372"><span class="lineNum">     372 </span>            : </a>
<a name="373"><span class="lineNum">     373 </span>            :    rvdffs  #(1) dmstatus_resumeack_reg  (.din(dmstatus_resumeack_din), .dout(dmstatus_resumeack), .en(dmstatus_resumeack_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="374"><span class="lineNum">     374 </span>            :    rvdff   #(1) dmstatus_halted_reg     (.din(dec_tlu_dbg_halted &amp; ~dec_tlu_mpc_halted_only),     .dout(dmstatus_halted), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="375"><span class="lineNum">     375 </span>            :    rvdffs  #(1) dmstatus_haveresetn_reg (.din(1'b1), .dout(dmstatus_haveresetn), .en(dmstatus_haveresetn_wren), .rst_l(rst_l), .clk(dbg_free_clk));</a>
<a name="376"><span class="lineNum">     376 </span>            : </a>
<a name="377"><span class="lineNum">     377 </span>            :    // haltsum0 register</a>
<a name="378"><span class="lineNum">     378 </span>            :    assign haltsum0_reg[31:1] = '0;</a>
<a name="379"><span class="lineNum">     379 </span>            :    assign haltsum0_reg[0]    = dmstatus_halted;</a>
<a name="380"><span class="lineNum">     380 </span>            : </a>
<a name="381"><span class="lineNum">     381 </span>            :    // abstractcs register</a>
<a name="382"><span class="lineNum">     382 </span>            :    // bits implemted are [12] - busy and [10:8]= command error</a>
<a name="383"><span class="lineNum">     383 </span>            :    assign        abstractcs_reg[31:13] = '0;</a>
<a name="384"><span class="lineNum">     384 </span>            :    assign        abstractcs_reg[11]    = '0;</a>
<a name="385"><span class="lineNum">     385 </span>            :    assign        abstractcs_reg[7:4]   = '0;</a>
<a name="386"><span class="lineNum">     386 </span>            :    assign        abstractcs_reg[3:0]   = 4'h2;    // One data register</a>
<a name="387"><span class="lineNum">     387 </span>            : </a>
<a name="388"><span class="lineNum">     388 </span>            :    assign        abstractcs_error_sel0 = abstractcs_reg[12] &amp; ~(|abstractcs_reg[10:8]) &amp; dmi_reg_en &amp; ((dmi_reg_wr_en &amp; ((dmi_reg_addr == 7'h16) | (dmi_reg_addr == 7'h17)) | (dmi_reg_addr == 7'h18)) |</a>
<a name="389"><span class="lineNum">     389 </span>            :                                                                                                        (dmi_reg_addr == 7'h4) | (dmi_reg_addr == 7'h5));</a>
<a name="390"><span class="lineNum">     390 </span>            :    assign        abstractcs_error_sel1 = execute_command &amp; ~(|abstractcs_reg[10:8]) &amp;</a>
<a name="391"><span class="lineNum">     391 </span>            :                                          ((~((command_reg[31:24] == 8'b0) | (command_reg[31:24] == 8'h2)))                      |   // Illegal command</a>
<a name="392"><span class="lineNum">     392 </span>            :                                           (((command_reg[22:20] == 3'b011) | (command_reg[22])) &amp; (command_reg[31:24] == 8'h2)) |   // Illegal abstract memory size (can't be DW or higher)</a>
<a name="393"><span class="lineNum">     393 </span>            :                                           ((command_reg[22:20] != 3'b010) &amp; ((command_reg[31:24] == 8'h0) &amp; command_reg[17]))   |   // Illegal abstract reg size</a>
<a name="394"><span class="lineNum">     394 </span>            :                                           ((command_reg[31:24] == 8'h0) &amp; command_reg[18]));                                          //postexec for abstract register access</a>
<a name="395"><span class="lineNum">     395 </span>            :    assign        abstractcs_error_sel2 = ((core_dbg_cmd_done &amp; core_dbg_cmd_fail) |                   // exception from core</a>
<a name="396"><span class="lineNum">     396 </span>            :                                           (execute_command &amp; (command_reg[31:24] == 8'h0) &amp;           // unimplemented regs</a>
<a name="397"><span class="lineNum">     397 </span>            :                                                 (((command_reg[15:12] == 4'h1) &amp; (command_reg[11:5] != 0)) | (command_reg[15:13] != 0)))) &amp; ~(|abstractcs_reg[10:8]);</a>
<a name="398"><span class="lineNum">     398 </span>            :    assign        abstractcs_error_sel3 = execute_command &amp; (dbg_state != HALTED) &amp; ~(|abstractcs_reg[10:8]);</a>
<a name="399"><span class="lineNum">     399 </span>            :    assign        abstractcs_error_sel4 = dbg_sb_bus_error &amp; dbg_bus_clk_en &amp; ~(|abstractcs_reg[10:8]);// sb bus error for abstract memory command</a>
<a name="400"><span class="lineNum">     400 </span>            :    assign        abstractcs_error_sel5 = execute_command &amp; (command_reg[31:24] == 8'h2) &amp; ~(|abstractcs_reg[10:8]) &amp;</a>
<a name="401"><span class="lineNum">     401 </span>            :                                          (((command_reg[22:20] == 3'b001) &amp; data1_reg[0]) | ((command_reg[22:20] == 3'b010) &amp; (|data1_reg[1:0])));  //Unaligned address for abstract memory</a>
<a name="402"><span class="lineNum">     402 </span>            :    assign        abstractcs_error_sel6 = (dmi_reg_addr ==  7'h16) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</a>
<a name="403"><span class="lineNum">     403 </span>            : </a>
<a name="404"><span class="lineNum">     404 </span>            :    assign        abstractcs_error_din[2:0]  = abstractcs_error_sel0 ? 3'b001 :                  // writing command or abstractcs while a command was executing. Or accessing data0</a>
<a name="405"><span class="lineNum">     405 </span>            :                                                  abstractcs_error_sel1 ? 3'b010 :               // writing a illegal command type to cmd field of command</a>
<a name="406"><span class="lineNum">     406 </span>            :                                                     abstractcs_error_sel2 ? 3'b011 :            // exception while running command</a>
<a name="407"><span class="lineNum">     407 </span>            :                                                        abstractcs_error_sel3 ? 3'b100 :         // writing a comnand when not in the halted state</a>
<a name="408"><span class="lineNum">     408 </span>            :                                                           abstractcs_error_sel4 ? 3'b101 :      // Bus error</a>
<a name="409"><span class="lineNum">     409 </span>            :                                                              abstractcs_error_sel5 ? 3'b111 :   // unaligned or illegal size abstract memory command</a>
<a name="410"><span class="lineNum">     410 </span>            :                                                                 abstractcs_error_sel6 ? (~dmi_reg_wdata[10:8] &amp; abstractcs_reg[10:8]) :   //W1C</a>
<a name="411"><span class="lineNum">     411 </span>            :                                                                                         abstractcs_reg[10:8];                             //hold</a>
<a name="412"><span class="lineNum">     412 </span>            : </a>
<a name="413"><span class="lineNum">     413 </span>            :    rvdffs #(1) dmabstractcs_busy_reg  (.din(abstractcs_busy_din), .dout(abstractcs_reg[12]), .en(abstractcs_busy_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="414"><span class="lineNum">     414 </span>            :    rvdff  #(3) dmabstractcs_error_reg (.din(abstractcs_error_din[2:0]), .dout(abstractcs_reg[10:8]), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="415"><span class="lineNum">     415 </span>            : </a>
<a name="416"><span class="lineNum">     416 </span>            :     // abstract auto reg</a>
<a name="417"><span class="lineNum">     417 </span>            :    assign abstractauto_reg_wren  = dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h18) &amp; ~abstractcs_reg[12];</a>
<a name="418"><span class="lineNum">     418 </span>            :    rvdffs #(2) dbg_abstractauto_reg (.*, .din(dmi_reg_wdata[1:0]), .dout(abstractauto_reg[1:0]), .en(abstractauto_reg_wren), .rst_l(dbg_dm_rst_l), .clk(dbg_free_clk));</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            :    // command register - implemented all the bits in this register</a>
<a name="421"><span class="lineNum">     421 </span>            :    // command[16] = 1: write, 0: read</a>
<a name="422"><span class="lineNum">     422 </span>            :    assign execute_command_ns = command_wren |</a>
<a name="423"><span class="lineNum">     423 </span>            :                                (dmi_reg_en &amp; ~abstractcs_reg[12] &amp; (((dmi_reg_addr == 7'h4) &amp; abstractauto_reg[0]) | ((dmi_reg_addr == 7'h5) &amp; abstractauto_reg[1])));</a>
<a name="424"><span class="lineNum">     424 </span>            :    assign command_wren = (dmi_reg_addr ==  7'h17) &amp; dmi_reg_en &amp; dmi_reg_wr_en;</a>
<a name="425"><span class="lineNum">     425 </span>            :    assign command_regno_wren = command_wren | ((command_reg[31:24] == 8'h0) &amp; command_reg[19] &amp; (dbg_state == CMD_DONE) &amp; ~(|abstractcs_reg[10:8]));  // aarpostincrement</a>
<a name="426"><span class="lineNum">     426 </span>            :    assign command_postexec_din = (dmi_reg_wdata[31:24] == 8'h0) &amp; dmi_reg_wdata[18];</a>
<a name="427"><span class="lineNum">     427 </span>            :    assign command_transfer_din = (dmi_reg_wdata[31:24] == 8'h0) &amp; dmi_reg_wdata[17];</a>
<a name="428"><span class="lineNum">     428 </span>            :    assign command_din[31:16] = {dmi_reg_wdata[31:24],1'b0,dmi_reg_wdata[22:19],command_postexec_din,command_transfer_din, dmi_reg_wdata[16]};</a>
<a name="429"><span class="lineNum">     429 </span>            :    assign command_din[15:0] =  command_wren ? dmi_reg_wdata[15:0] : dbg_cmd_next_addr[15:0];</a>
<a name="430"><span class="lineNum">     430 </span>            :    rvdff  #(1)  execute_commandff   (.*, .din(execute_command_ns), .dout(execute_command), .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l));</a>
<a name="431"><span class="lineNum">     431 </span>            :    rvdffe #(16) dmcommand_reg       (.*, .din(command_din[31:16]), .dout(command_reg[31:16]), .en(command_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="432"><span class="lineNum">     432 </span>            :    rvdffe #(16) dmcommand_regno_reg (.*, .din(command_din[15:0]),  .dout(command_reg[15:0]),  .en(command_regno_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="433"><span class="lineNum">     433 </span>            : </a>
<a name="434"><span class="lineNum">     434 </span>            :   // data0 reg</a>
<a name="435"><span class="lineNum">     435 </span>            :    assign data0_reg_wren0   = (dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h4) &amp; (dbg_state == HALTED) &amp; ~abstractcs_reg[12]);</a>
<a name="436"><span class="lineNum">     436 </span>            :    assign data0_reg_wren1   = core_dbg_cmd_done &amp; (dbg_state == CORE_CMD_WAIT) &amp; ~command_reg[16];</a>
<a name="437"><span class="lineNum">     437 </span>            :    assign data0_reg_wren    = data0_reg_wren0 | data0_reg_wren1 | data0_reg_wren2;</a>
<a name="438"><span class="lineNum">     438 </span>            : </a>
<a name="439"><span class="lineNum">     439 </span>            :    assign data0_din[31:0]   = ({32{data0_reg_wren0}} &amp; dmi_reg_wdata[31:0])   |</a>
<a name="440"><span class="lineNum">     440 </span>            :                               ({32{data0_reg_wren1}} &amp; core_dbg_rddata[31:0]) |</a>
<a name="441"><span class="lineNum">     441 </span>            :                               ({32{data0_reg_wren2}} &amp; sb_bus_rdata[31:0]);</a>
<a name="442"><span class="lineNum">     442 </span>            : </a>
<a name="443"><span class="lineNum">     443 </span>            :    rvdffe #(32) dbg_data0_reg (.*, .din(data0_din[31:0]), .dout(data0_reg[31:0]), .en(data0_reg_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            :    // data 1</a>
<a name="446"><span class="lineNum">     446 </span>            :    assign data1_reg_wren0   = (dmi_reg_en &amp; dmi_reg_wr_en &amp; (dmi_reg_addr == 7'h5) &amp; (dbg_state == HALTED) &amp; ~abstractcs_reg[12]);</a>
<a name="447"><span class="lineNum">     447 </span>            :    assign data1_reg_wren1   = (dbg_state == CMD_DONE) &amp; (command_reg[31:24] == 8'h2) &amp; command_reg[19] &amp; ~(|abstractcs_reg[10:8]);   // aampostincrement</a>
<a name="448"><span class="lineNum">     448 </span>            :    assign data1_reg_wren    = data1_reg_wren0 | data1_reg_wren1;</a>
<a name="449"><span class="lineNum">     449 </span>            : </a>
<a name="450"><span class="lineNum">     450 </span>            :    assign data1_din[31:0]   = ({32{data1_reg_wren0}} &amp; dmi_reg_wdata[31:0]) |</a>
<a name="451"><span class="lineNum">     451 </span>            :                               ({32{data1_reg_wren1}} &amp; dbg_cmd_next_addr[31:0]);</a>
<a name="452"><span class="lineNum">     452 </span>            : </a>
<a name="453"><span class="lineNum">     453 </span>            :    rvdffe #(32)    dbg_data1_reg    (.*, .din(data1_din[31:0]), .dout(data1_reg[31:0]), .en(data1_reg_wren), .rst_l(dbg_dm_rst_l));</a>
<a name="454"><span class="lineNum">     454 </span>            : </a>
<a name="455"><span class="lineNum">     455 </span>            :    rvdffs #(1) sb_abmem_cmd_doneff  (.din(sb_abmem_cmd_done_in),  .dout(sb_abmem_cmd_done),  .en(sb_abmem_cmd_done_en),  .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l), .*);</a>
<a name="456"><span class="lineNum">     456 </span>            :    rvdffs #(1) sb_abmem_data_doneff (.din(sb_abmem_data_done_in), .dout(sb_abmem_data_done), .en(sb_abmem_data_done_en), .clk(dbg_free_clk), .rst_l(dbg_dm_rst_l), .*);</a>
<a name="457"><span class="lineNum">     457 </span>            : </a>
<a name="458"><span class="lineNum">     458 </span>            :    // FSM to control the debug mode entry, command send/recieve, and Resume flow.</a>
<a name="459"><span class="lineNum">     459 </span>            :    always_comb begin</a>
<a name="460"><span class="lineNum">     460 </span>            :       dbg_nxtstate            = IDLE;</a>
<a name="461"><span class="lineNum">     461 </span>            :       dbg_state_en            = 1'b0;</a>
<a name="462"><span class="lineNum">     462 </span>            :       abstractcs_busy_wren    = 1'b0;</a>
<a name="463"><span class="lineNum">     463 </span>            :       abstractcs_busy_din     = 1'b0;</a>
<a name="464"><span class="lineNum">     464 </span>            :       dbg_halt_req            = dmcontrol_wren_Q &amp; dmcontrol_reg[31];      // single pulse output to the core. Need to drive every time this register is written since core might be halted due to MPC</a>
<a name="465"><span class="lineNum">     465 </span>            :       dbg_resume_req          = 1'b0;                                      // single pulse output to the core</a>
<a name="466"><span class="lineNum">     466 </span>            :       dbg_sb_bus_error        = 1'b0;</a>
<a name="467"><span class="lineNum">     467 </span>            :       data0_reg_wren2         = 1'b0;</a>
<a name="468"><span class="lineNum">     468 </span>            :       sb_abmem_cmd_done_in    = 1'b0;</a>
<a name="469"><span class="lineNum">     469 </span>            :       sb_abmem_data_done_in   = 1'b0;</a>
<a name="470"><span class="lineNum">     470 </span>            :       sb_abmem_cmd_done_en    = 1'b0;</a>
<a name="471"><span class="lineNum">     471 </span>            :       sb_abmem_data_done_en   = 1'b0;</a>
<a name="472"><span class="lineNum">     472 </span>            : </a>
<a name="473"><span class="lineNum">     473 </span>            :        case (dbg_state)</a>
<a name="474"><span class="lineNum">     474 </span>            :             IDLE: begin</a>
<a name="475"><span class="lineNum">     475 </span>            :                      dbg_nxtstate         = (dmstatus_reg[9] | dec_tlu_mpc_halted_only) ? HALTED : HALTING;         // initiate the halt command to the core</a>
<a name="476"><span class="lineNum">     476 </span>            :                      dbg_state_en         = dmcontrol_reg[31] | dmstatus_reg[9] | dec_tlu_mpc_halted_only;      // when the jtag writes the halt bit in the DM register, OR when the status indicates H</a>
<a name="477"><span class="lineNum">     477 </span>            :                      dbg_halt_req         = dmcontrol_reg[31];               // only when jtag has written the halt_req bit in the control. Removed debug mode qualification during MPC changes</a>
<a name="478"><span class="lineNum">     478 </span>            :             end</a>
<a name="479"><span class="lineNum">     479 </span>            :             HALTING : begin</a>
<a name="480"><span class="lineNum">     480 </span>            :                      dbg_nxtstate         = HALTED;                                 // Goto HALTED once the core sends an ACK</a>
<a name="481"><span class="lineNum">     481 </span>            :                      dbg_state_en         = dmstatus_reg[9] | dec_tlu_mpc_halted_only;     // core indicates halted</a>
<a name="482"><span class="lineNum">     482 </span>            :             end</a>
<a name="483"><span class="lineNum">     483 </span>            :             HALTED: begin</a>
<a name="484"><span class="lineNum">     484 </span>            :                      // wait for halted to go away before send to resume. Else start of new command</a>
<a name="485"><span class="lineNum">     485 </span>            :                      dbg_nxtstate         = dmstatus_reg[9] ? (resumereq ? RESUMING : (((command_reg[31:24] == 8'h2) &amp; abmem_addr_external) ? SB_CMD_START : CORE_CMD_START)) :</a>
<a name="486"><span class="lineNum">     486 </span>            :                                                                                     (dmcontrol_reg[31] ? HALTING : IDLE);       // This is MPC halted case</a>
<a name="487"><span class="lineNum">     487 </span>            :                      dbg_state_en         = (dmstatus_reg[9] &amp; resumereq) | execute_command | ~(dmstatus_reg[9] | dec_tlu_mpc_halted_only);</a>
<a name="488"><span class="lineNum">     488 </span>            :                      abstractcs_busy_wren = dbg_state_en &amp; ((dbg_nxtstate == CORE_CMD_START) | (dbg_nxtstate == SB_CMD_START));                 // write busy when a new command was written by jtag</a>
<a name="489"><span class="lineNum">     489 </span>            :                      abstractcs_busy_din  = 1'b1;</a>
<a name="490"><span class="lineNum">     490 </span>            :                      dbg_resume_req       = dbg_state_en &amp; (dbg_nxtstate == RESUMING);                       // single cycle pulse to core if resuming</a>
<a name="491"><span class="lineNum">     491 </span>            :             end</a>
<a name="492"><span class="lineNum">     492 </span>            :             CORE_CMD_START: begin</a>
<a name="493"><span class="lineNum">     493 </span>            :                      // Don't execute the command if cmderror or transfer=0 for abstract register access</a>
<a name="494"><span class="lineNum">     494 </span>            :                      dbg_nxtstate         = ((|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17])) ? CMD_DONE : CORE_CMD_WAIT;     // new command sent to the core</a>
<a name="495"><span class="lineNum">     495 </span>            :                      dbg_state_en         = dbg_cmd_valid | (|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17]);</a>
<a name="496"><span class="lineNum">     496 </span>            :             end</a>
<a name="497"><span class="lineNum">     497 </span>            :             CORE_CMD_WAIT: begin</a>
<a name="498"><span class="lineNum">     498 </span>            :                      dbg_nxtstate         = CMD_DONE;</a>
<a name="499"><span class="lineNum">     499 </span>            :                      dbg_state_en         = core_dbg_cmd_done;                   // go to done state for one cycle after completing current command</a>
<a name="500"><span class="lineNum">     500 </span>            :             end</a>
<a name="501"><span class="lineNum">     501 </span>            :             SB_CMD_START: begin</a>
<a name="502"><span class="lineNum">     502 </span>            :                      dbg_nxtstate         = (|abstractcs_reg[10:8]) ? CMD_DONE : SB_CMD_SEND;</a>
<a name="503"><span class="lineNum">     503 </span>            :                      dbg_state_en         = (dbg_bus_clk_en &amp; ~sb_cmd_pending) | (|abstractcs_reg[10:8]);</a>
<a name="504"><span class="lineNum">     504 </span>            :             end</a>
<a name="505"><span class="lineNum">     505 </span>            :             SB_CMD_SEND: begin</a>
<a name="506"><span class="lineNum">     506 </span>            :                      sb_abmem_cmd_done_in = 1'b1;</a>
<a name="507"><span class="lineNum">     507 </span>            :                      sb_abmem_data_done_in= 1'b1;</a>
<a name="508"><span class="lineNum">     508 </span>            :                      sb_abmem_cmd_done_en = (sb_bus_cmd_read | sb_bus_cmd_write_addr) &amp; dbg_bus_clk_en;</a>
<a name="509"><span class="lineNum">     509 </span>            :                      sb_abmem_data_done_en= (sb_bus_cmd_read | sb_bus_cmd_write_data) &amp; dbg_bus_clk_en;</a>
<a name="510"><span class="lineNum">     510 </span>            :                      dbg_nxtstate         = SB_CMD_RESP;</a>
<a name="511"><span class="lineNum">     511 </span>            :                      dbg_state_en         = (sb_abmem_cmd_done | sb_abmem_cmd_done_en) &amp; (sb_abmem_data_done | sb_abmem_data_done_en) &amp; dbg_bus_clk_en;</a>
<a name="512"><span class="lineNum">     512 </span>            :             end</a>
<a name="513"><span class="lineNum">     513 </span>            :             SB_CMD_RESP: begin</a>
<a name="514"><span class="lineNum">     514 </span>            :                      dbg_nxtstate         = CMD_DONE;</a>
<a name="515"><span class="lineNum">     515 </span>            :                      dbg_state_en         = (sb_bus_rsp_read | sb_bus_rsp_write) &amp; dbg_bus_clk_en;</a>
<a name="516"><span class="lineNum">     516 </span>            :                      dbg_sb_bus_error     = (sb_bus_rsp_read | sb_bus_rsp_write) &amp; sb_bus_rsp_error &amp; dbg_bus_clk_en;</a>
<a name="517"><span class="lineNum">     517 </span>            :                      data0_reg_wren2      = dbg_state_en &amp; ~sb_abmem_cmd_write &amp; ~dbg_sb_bus_error;</a>
<a name="518"><span class="lineNum">     518 </span>            :             end</a>
<a name="519"><span class="lineNum">     519 </span>            :             CMD_DONE: begin</a>
<a name="520"><span class="lineNum">     520 </span>            :                      dbg_nxtstate         = HALTED;</a>
<a name="521"><span class="lineNum">     521 </span>            :                      dbg_state_en         = 1'b1;</a>
<a name="522"><span class="lineNum">     522 </span>            :                      abstractcs_busy_wren = dbg_state_en;                    // remove the busy bit from the abstracts ( bit 12 )</a>
<a name="523"><span class="lineNum">     523 </span>            :                      abstractcs_busy_din  = 1'b0;</a>
<a name="524"><span class="lineNum">     524 </span>            :                      sb_abmem_cmd_done_in = 1'b0;</a>
<a name="525"><span class="lineNum">     525 </span>            :                      sb_abmem_data_done_in= 1'b0;</a>
<a name="526"><span class="lineNum">     526 </span>            :                      sb_abmem_cmd_done_en = 1'b1;</a>
<a name="527"><span class="lineNum">     527 </span>            :                      sb_abmem_data_done_en= 1'b1;</a>
<a name="528"><span class="lineNum">     528 </span>            :             end</a>
<a name="529"><span class="lineNum">     529 </span>            :             RESUMING : begin</a>
<a name="530"><span class="lineNum">     530 </span>            :                      dbg_nxtstate            = IDLE;</a>
<a name="531"><span class="lineNum">     531 </span>            :                      dbg_state_en            = dmstatus_reg[17];             // resume ack has been updated in the dmstatus register</a>
<a name="532"><span class="lineNum">     532 </span>            :            end</a>
<a name="533"><span class="lineNum">     533 </span>            :            default : begin</a>
<a name="534"><span class="lineNum">     534 </span>            :                      dbg_nxtstate            = IDLE;</a>
<a name="535"><span class="lineNum">     535 </span>            :                      dbg_state_en            = 1'b0;</a>
<a name="536"><span class="lineNum">     536 </span>            :                      abstractcs_busy_wren    = 1'b0;</a>
<a name="537"><span class="lineNum">     537 </span>            :                      abstractcs_busy_din     = 1'b0;</a>
<a name="538"><span class="lineNum">     538 </span>            :                      dbg_halt_req            = 1'b0;         // single pulse output to the core</a>
<a name="539"><span class="lineNum">     539 </span>            :                      dbg_resume_req          = 1'b0;         // single pulse output to the core</a>
<a name="540"><span class="lineNum">     540 </span>            :                      dbg_sb_bus_error        = 1'b0;</a>
<a name="541"><span class="lineNum">     541 </span>            :                      data0_reg_wren2         = 1'b0;</a>
<a name="542"><span class="lineNum">     542 </span>            :                      sb_abmem_cmd_done_in    = 1'b0;</a>
<a name="543"><span class="lineNum">     543 </span>            :                      sb_abmem_data_done_in   = 1'b0;</a>
<a name="544"><span class="lineNum">     544 </span>            :                      sb_abmem_cmd_done_en    = 1'b0;</a>
<a name="545"><span class="lineNum">     545 </span>            :                      sb_abmem_data_done_en   = 1'b0;</a>
<a name="546"><span class="lineNum">     546 </span>            :           end</a>
<a name="547"><span class="lineNum">     547 </span>            :          endcase</a>
<a name="548"><span class="lineNum">     548 </span>            :    end // always_comb begin</a>
<a name="549"><span class="lineNum">     549 </span>            : </a>
<a name="550"><span class="lineNum">     550 </span>            :    assign dmi_reg_rdata_din[31:0] = ({32{dmi_reg_addr == 7'h4}}  &amp; data0_reg[31:0])      |</a>
<a name="551"><span class="lineNum">     551 </span>            :                                     ({32{dmi_reg_addr == 7'h5}}  &amp; data1_reg[31:0])      |</a>
<a name="552"><span class="lineNum">     552 </span>            :                                     ({32{dmi_reg_addr == 7'h10}} &amp; {2'b0,dmcontrol_reg[29],1'b0,dmcontrol_reg[27:0]})  |  // Read0 to Write only bits</a>
<a name="553"><span class="lineNum">     553 </span>            :                                     ({32{dmi_reg_addr == 7'h11}} &amp; dmstatus_reg[31:0])   |</a>
<a name="554"><span class="lineNum">     554 </span>            :                                     ({32{dmi_reg_addr == 7'h16}} &amp; abstractcs_reg[31:0]) |</a>
<a name="555"><span class="lineNum">     555 </span>            :                                     ({32{dmi_reg_addr == 7'h17}} &amp; command_reg[31:0])    |</a>
<a name="556"><span class="lineNum">     556 </span>            :                                     ({32{dmi_reg_addr == 7'h18}} &amp; {30'h0,abstractauto_reg[1:0]})    |</a>
<a name="557"><span class="lineNum">     557 </span>            :                                     ({32{dmi_reg_addr == 7'h40}} &amp; haltsum0_reg[31:0])   |</a>
<a name="558"><span class="lineNum">     558 </span>            :                                     ({32{dmi_reg_addr == 7'h38}} &amp; sbcs_reg[31:0])       |</a>
<a name="559"><span class="lineNum">     559 </span>            :                                     ({32{dmi_reg_addr == 7'h39}} &amp; sbaddress0_reg[31:0]) |</a>
<a name="560"><span class="lineNum">     560 </span>            :                                     ({32{dmi_reg_addr == 7'h3c}} &amp; sbdata0_reg[31:0])    |</a>
<a name="561"><span class="lineNum">     561 </span>            :                                     ({32{dmi_reg_addr == 7'h3d}} &amp; sbdata1_reg[31:0]);</a>
<a name="562"><span class="lineNum">     562 </span>            : </a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span>            :    rvdffs #($bits(state_t)) dbg_state_reg    (.din(dbg_nxtstate), .dout({dbg_state}), .en(dbg_state_en), .rst_l(dbg_dm_rst_l &amp; rst_l), .clk(dbg_free_clk));</a>
<a name="565"><span class="lineNum">     565 </span>            :    rvdffe #(32)             dmi_rddata_reg   (.din(dmi_reg_rdata_din[31:0]), .dout(dmi_reg_rdata[31:0]), .en(dmi_reg_en), .rst_l(dbg_dm_rst_l), .clk(clk), .*);</a>
<a name="566"><span class="lineNum">     566 </span>            : </a>
<a name="567"><span class="lineNum">     567 </span>            :    assign abmem_addr[31:0]      = data1_reg[31:0];</a>
<a name="568"><span class="lineNum">     568 </span>            :    assign abmem_addr_core_local = (abmem_addr_in_dccm_region | abmem_addr_in_iccm_region | abmem_addr_in_pic_region);</a>
<a name="569"><span class="lineNum">     569 </span>            :    assign abmem_addr_external   = ~abmem_addr_core_local;</a>
<a name="570"><span class="lineNum">     570 </span>            : </a>
<a name="571"><span class="lineNum">     571 </span>            :    assign abmem_addr_in_dccm_region = (abmem_addr[31:28] == pt.DCCM_REGION) &amp; pt.DCCM_ENABLE;</a>
<a name="572"><span class="lineNum">     572 </span>            :    assign abmem_addr_in_iccm_region = (abmem_addr[31:28] == pt.ICCM_REGION) &amp; pt.ICCM_ENABLE;</a>
<a name="573"><span class="lineNum">     573 </span>            :    assign abmem_addr_in_pic_region  = (abmem_addr[31:28] == pt.PIC_REGION);</a>
<a name="574"><span class="lineNum">     574 </span>            : </a>
<a name="575"><span class="lineNum">     575 </span>            :    // interface for the core</a>
<a name="576"><span class="lineNum">     576 </span>            :    assign dbg_cmd_addr[31:0]    = (command_reg[31:24] == 8'h2) ? data1_reg[31:0]  : {20'b0, command_reg[11:0]};</a>
<a name="577"><span class="lineNum">     577 </span>            :    assign dbg_cmd_wrdata[31:0]  = data0_reg[31:0];</a>
<a name="578"><span class="lineNum">     578 </span>            :    assign dbg_cmd_valid         = (dbg_state == CORE_CMD_START) &amp; ~((|abstractcs_reg[10:8]) | ((command_reg[31:24] == 8'h0) &amp; ~command_reg[17]) | ((command_reg[31:24] == 8'h2) &amp; abmem_addr_external)) &amp; dma_dbg_ready;</a>
<a name="579"><span class="lineNum">     579 </span>            :    assign dbg_cmd_write         = command_reg[16];</a>
<a name="580"><span class="lineNum">     580 </span>            :    assign dbg_cmd_type[1:0]     = (command_reg[31:24] == 8'h2) ? 2'b10 : {1'b0, (command_reg[15:12] == 4'b0)};</a>
<a name="581"><span class="lineNum">     581 </span>            :    assign dbg_cmd_size[1:0]     = command_reg[21:20];</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span>            :    assign dbg_cmd_addr_incr[3:0]  = (command_reg[31:24] == 8'h2) ? (4'h1 &lt;&lt; sb_abmem_cmd_size[1:0]) : 4'h1;</a>
<a name="584"><span class="lineNum">     584 </span>            :    assign dbg_cmd_curr_addr[31:0] = (command_reg[31:24] == 8'h2) ? data1_reg[31:0]  : {16'b0, command_reg[15:0]};</a>
<a name="585"><span class="lineNum">     585 </span>            :    assign dbg_cmd_next_addr[31:0] = dbg_cmd_curr_addr[31:0] + {28'h0,dbg_cmd_addr_incr[3:0]};</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span>            :    // Ask DMA to stop taking bus trxns since debug request is done</a>
<a name="588"><span class="lineNum">     588 </span>            :    assign dbg_dma_bubble = ((dbg_state == CORE_CMD_START) &amp; ~(|abstractcs_reg[10:8])) | (dbg_state == CORE_CMD_WAIT);</a>
<a name="589"><span class="lineNum">     589 </span>            : </a>
<a name="590"><span class="lineNum">     590 </span>            :    assign sb_cmd_pending       = (sb_state == CMD_RD) | (sb_state == CMD_WR) | (sb_state == CMD_WR_ADDR) | (sb_state == CMD_WR_DATA) | (sb_state == RSP_RD) | (sb_state == RSP_WR);</a>
<a name="591"><span class="lineNum">     591 </span>            :    assign sb_abmem_cmd_pending = (dbg_state == SB_CMD_START) | (dbg_state == SB_CMD_SEND) | (dbg_state== SB_CMD_RESP);</a>
<a name="592"><span class="lineNum">     592 </span>            : </a>
<a name="593"><span class="lineNum">     593 </span>            : </a>
<a name="594"><span class="lineNum">     594 </span>            :   // system bus FSM</a>
<a name="595"><span class="lineNum">     595 </span>            :   always_comb begin</a>
<a name="596"><span class="lineNum">     596 </span>            :       sb_nxtstate            = SBIDLE;</a>
<a name="597"><span class="lineNum">     597 </span>            :       sb_state_en            = 1'b0;</a>
<a name="598"><span class="lineNum">     598 </span>            :       sbcs_sbbusy_wren       = 1'b0;</a>
<a name="599"><span class="lineNum">     599 </span>            :       sbcs_sbbusy_din        = 1'b0;</a>
<a name="600"><span class="lineNum">     600 </span>            :       sbcs_sberror_wren      = 1'b0;</a>
<a name="601"><span class="lineNum">     601 </span>            :       sbcs_sberror_din[2:0]  = 3'b0;</a>
<a name="602"><span class="lineNum">     602 </span>            :       sbaddress0_reg_wren1   = 1'b0;</a>
<a name="603"><span class="lineNum">     603 </span>            :       case (sb_state)</a>
<a name="604"><span class="lineNum">     604 </span>            :             SBIDLE: begin</a>
<a name="605"><span class="lineNum">     605 </span>            :                      sb_nxtstate            = sbdata0wr_access ? WAIT_WR : WAIT_RD;</a>
<a name="606"><span class="lineNum">     606 </span>            :                      sb_state_en            = (sbdata0wr_access | sbreadondata_access | sbreadonaddr_access) &amp; ~(|sbcs_reg[14:12]) &amp; ~sbcs_reg[22];</a>
<a name="607"><span class="lineNum">     607 </span>            :                      sbcs_sbbusy_wren       = sb_state_en;                                                 // set the single read bit if it is a singlread command</a>
<a name="608"><span class="lineNum">     608 </span>            :                      sbcs_sbbusy_din        = 1'b1;</a>
<a name="609"><span class="lineNum">     609 </span>            :                      sbcs_sberror_wren      = sbcs_wren &amp; (|dmi_reg_wdata[14:12]);                                            // write to clear the error bits</a>
<a name="610"><span class="lineNum">     610 </span>            :                      sbcs_sberror_din[2:0]  = ~dmi_reg_wdata[14:12] &amp; sbcs_reg[14:12];</a>
<a name="611"><span class="lineNum">     611 </span>            :             end</a>
<a name="612"><span class="lineNum">     612 </span>            :             WAIT_RD: begin</a>
<a name="613"><span class="lineNum">     613 </span>            :                      sb_nxtstate           = (sbcs_unaligned | sbcs_illegal_size) ? DONE : CMD_RD;</a>
<a name="614"><span class="lineNum">     614 </span>            :                      sb_state_en           = (dbg_bus_clk_en &amp; ~sb_abmem_cmd_pending) | sbcs_unaligned | sbcs_illegal_size;</a>
<a name="615"><span class="lineNum">     615 </span>            :                      sbcs_sberror_wren     = sbcs_unaligned | sbcs_illegal_size;</a>
<a name="616"><span class="lineNum">     616 </span>            :                      sbcs_sberror_din[2:0] = sbcs_unaligned ? 3'b011 : 3'b100;</a>
<a name="617"><span class="lineNum">     617 </span>            :             end</a>
<a name="618"><span class="lineNum">     618 </span>            :             WAIT_WR: begin</a>
<a name="619"><span class="lineNum">     619 </span>            :                      sb_nxtstate           = (sbcs_unaligned | sbcs_illegal_size) ? DONE : CMD_WR;</a>
<a name="620"><span class="lineNum">     620 </span>            :                      sb_state_en           = (dbg_bus_clk_en &amp; ~sb_abmem_cmd_pending) | sbcs_unaligned | sbcs_illegal_size;</a>
<a name="621"><span class="lineNum">     621 </span>            :                      sbcs_sberror_wren     = sbcs_unaligned | sbcs_illegal_size;</a>
<a name="622"><span class="lineNum">     622 </span>            :                      sbcs_sberror_din[2:0] = sbcs_unaligned ? 3'b011 : 3'b100;</a>
<a name="623"><span class="lineNum">     623 </span>            :             end</a>
<a name="624"><span class="lineNum">     624 </span>            :             CMD_RD : begin</a>
<a name="625"><span class="lineNum">     625 </span>            :                      sb_nxtstate           = RSP_RD;</a>
<a name="626"><span class="lineNum">     626 </span>            :                      sb_state_en           = sb_bus_cmd_read &amp; dbg_bus_clk_en;</a>
<a name="627"><span class="lineNum">     627 </span>            :             end</a>
<a name="628"><span class="lineNum">     628 </span>            :             CMD_WR : begin</a>
<a name="629"><span class="lineNum">     629 </span>            :                      sb_nxtstate           = (sb_bus_cmd_write_addr &amp; sb_bus_cmd_write_data) ? RSP_WR : (sb_bus_cmd_write_data ? CMD_WR_ADDR : CMD_WR_DATA);</a>
<a name="630"><span class="lineNum">     630 </span>            :                      sb_state_en           = (sb_bus_cmd_write_addr | sb_bus_cmd_write_data) &amp; dbg_bus_clk_en;</a>
<a name="631"><span class="lineNum">     631 </span>            :             end</a>
<a name="632"><span class="lineNum">     632 </span>            :             CMD_WR_ADDR : begin</a>
<a name="633"><span class="lineNum">     633 </span>            :                      sb_nxtstate           = RSP_WR;</a>
<a name="634"><span class="lineNum">     634 </span>            :                      sb_state_en           = sb_bus_cmd_write_addr &amp; dbg_bus_clk_en;</a>
<a name="635"><span class="lineNum">     635 </span>            :             end</a>
<a name="636"><span class="lineNum">     636 </span>            :             CMD_WR_DATA : begin</a>
<a name="637"><span class="lineNum">     637 </span>            :                      sb_nxtstate           = RSP_WR;</a>
<a name="638"><span class="lineNum">     638 </span>            :                      sb_state_en           = sb_bus_cmd_write_data &amp; dbg_bus_clk_en;</a>
<a name="639"><span class="lineNum">     639 </span>            :             end</a>
<a name="640"><span class="lineNum">     640 </span>            :             RSP_RD: begin</a>
<a name="641"><span class="lineNum">     641 </span>            :                      sb_nxtstate           = DONE;</a>
<a name="642"><span class="lineNum">     642 </span>            :                      sb_state_en           = sb_bus_rsp_read &amp; dbg_bus_clk_en;</a>
<a name="643"><span class="lineNum">     643 </span>            :                      sbcs_sberror_wren     = sb_state_en &amp; sb_bus_rsp_error;</a>
<a name="644"><span class="lineNum">     644 </span>            :                      sbcs_sberror_din[2:0] = 3'b010;</a>
<a name="645"><span class="lineNum">     645 </span>            :             end</a>
<a name="646"><span class="lineNum">     646 </span>            :             RSP_WR: begin</a>
<a name="647"><span class="lineNum">     647 </span>            :                      sb_nxtstate           = DONE;</a>
<a name="648"><span class="lineNum">     648 </span>            :                      sb_state_en           = sb_bus_rsp_write &amp; dbg_bus_clk_en;</a>
<a name="649"><span class="lineNum">     649 </span>            :                      sbcs_sberror_wren     = sb_state_en &amp; sb_bus_rsp_error;</a>
<a name="650"><span class="lineNum">     650 </span>            :                      sbcs_sberror_din[2:0] = 3'b010;</a>
<a name="651"><span class="lineNum">     651 </span>            :             end</a>
<a name="652"><span class="lineNum">     652 </span>            :             DONE: begin</a>
<a name="653"><span class="lineNum">     653 </span>            :                      sb_nxtstate            = SBIDLE;</a>
<a name="654"><span class="lineNum">     654 </span>            :                      sb_state_en            = 1'b1;</a>
<a name="655"><span class="lineNum">     655 </span>            :                      sbcs_sbbusy_wren       = 1'b1;                           // reset the single read</a>
<a name="656"><span class="lineNum">     656 </span>            :                      sbcs_sbbusy_din        = 1'b0;</a>
<a name="657"><span class="lineNum">     657 </span>            :                      sbaddress0_reg_wren1   = sbcs_reg[16] &amp; (sbcs_reg[14:12] == 3'b0);    // auto increment was set and no error. Update to new address after completing the current command</a>
<a name="658"><span class="lineNum">     658 </span>            :             end</a>
<a name="659"><span class="lineNum">     659 </span>            :             default : begin</a>
<a name="660"><span class="lineNum">     660 </span>            :                      sb_nxtstate            = SBIDLE;</a>
<a name="661"><span class="lineNum">     661 </span>            :                      sb_state_en            = 1'b0;</a>
<a name="662"><span class="lineNum">     662 </span>            :                      sbcs_sbbusy_wren       = 1'b0;</a>
<a name="663"><span class="lineNum">     663 </span>            :                      sbcs_sbbusy_din        = 1'b0;</a>
<a name="664"><span class="lineNum">     664 </span>            :                      sbcs_sberror_wren      = 1'b0;</a>
<a name="665"><span class="lineNum">     665 </span>            :                      sbcs_sberror_din[2:0]  = 3'b0;</a>
<a name="666"><span class="lineNum">     666 </span>            :                      sbaddress0_reg_wren1   = 1'b0;</a>
<a name="667"><span class="lineNum">     667 </span>            :            end</a>
<a name="668"><span class="lineNum">     668 </span>            :          endcase</a>
<a name="669"><span class="lineNum">     669 </span>            :    end // always_comb begin</a>
<a name="670"><span class="lineNum">     670 </span>            : </a>
<a name="671"><span class="lineNum">     671 </span>            :    rvdffs #($bits(sb_state_t)) sb_state_reg (.din(sb_nxtstate), .dout({sb_state}), .en(sb_state_en), .rst_l(dbg_dm_rst_l), .clk(sb_free_clk));</a>
<a name="672"><span class="lineNum">     672 </span>            : </a>
<a name="673"><span class="lineNum">     673 </span>            :    assign sb_abmem_cmd_write      = command_reg[16];</a>
<a name="674"><span class="lineNum">     674 </span>            :    assign sb_abmem_cmd_size[2:0]  = {1'b0, command_reg[21:20]};</a>
<a name="675"><span class="lineNum">     675 </span>            :    assign sb_abmem_cmd_addr[31:0] = abmem_addr[31:0];</a>
<a name="676"><span class="lineNum">     676 </span>            :    assign sb_abmem_cmd_wdata[31:0] = data0_reg[31:0];</a>
<a name="677"><span class="lineNum">     677 </span>            : </a>
<a name="678"><span class="lineNum">     678 </span>            :    assign sb_cmd_size[2:0]   = sbcs_reg[19:17];</a>
<a name="679"><span class="lineNum">     679 </span>            :    assign sb_cmd_wdata[63:0] = {sbdata1_reg[31:0], sbdata0_reg[31:0]};</a>
<a name="680"><span class="lineNum">     680 </span>            :    assign sb_cmd_addr[31:0]  = sbaddress0_reg[31:0];</a>
<a name="681"><span class="lineNum">     681 </span>            : </a>
<a name="682"><span class="lineNum">     682 </span>            :    assign sb_abmem_cmd_awvalid    = (dbg_state == SB_CMD_SEND) &amp; sb_abmem_cmd_write &amp; ~sb_abmem_cmd_done;</a>
<a name="683"><span class="lineNum">     683 </span>            :    assign sb_abmem_cmd_wvalid     = (dbg_state == SB_CMD_SEND) &amp; sb_abmem_cmd_write &amp; ~sb_abmem_data_done;</a>
<a name="684"><span class="lineNum">     684 </span>            :    assign sb_abmem_cmd_arvalid    = (dbg_state == SB_CMD_SEND) &amp; ~sb_abmem_cmd_write &amp; ~sb_abmem_cmd_done &amp; ~sb_abmem_data_done;</a>
<a name="685"><span class="lineNum">     685 </span>            :    assign sb_abmem_read_pend      = (dbg_state == SB_CMD_RESP) &amp; ~sb_abmem_cmd_write;</a>
<a name="686"><span class="lineNum">     686 </span>            : </a>
<a name="687"><span class="lineNum">     687 </span>            :    assign sb_cmd_awvalid     = ((sb_state == CMD_WR) | (sb_state == CMD_WR_ADDR));</a>
<a name="688"><span class="lineNum">     688 </span>            :    assign sb_cmd_wvalid      = ((sb_state == CMD_WR) | (sb_state == CMD_WR_DATA));</a>
<a name="689"><span class="lineNum">     689 </span>            :    assign sb_cmd_arvalid     = (sb_state == CMD_RD);</a>
<a name="690"><span class="lineNum">     690 </span>            :    assign sb_read_pend       = (sb_state == RSP_RD);</a>
<a name="691"><span class="lineNum">     691 </span>            : </a>
<a name="692"><span class="lineNum">     692 </span>            :    assign sb_axi_size[2:0]    = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid | sb_abmem_cmd_arvalid | sb_abmem_read_pend) ? sb_abmem_cmd_size[2:0] : sb_cmd_size[2:0];</a>
<a name="693"><span class="lineNum">     693 </span>            :    assign sb_axi_addr[31:0]   = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid | sb_abmem_cmd_arvalid | sb_abmem_read_pend) ? sb_abmem_cmd_addr[31:0] : sb_cmd_addr[31:0];</a>
<a name="694"><span class="lineNum">     694 </span>            :    assign sb_axi_wrdata[63:0] = (sb_abmem_cmd_awvalid | sb_abmem_cmd_wvalid) ? {2{sb_abmem_cmd_wdata[31:0]}} : sb_cmd_wdata[63:0];</a>
<a name="695"><span class="lineNum">     695 </span>            : </a>
<a name="696"><span class="lineNum">     696 </span>            :    // Generic bus response signals</a>
<a name="697"><span class="lineNum">     697 </span>            :    assign sb_bus_cmd_read       = sb_axi_arvalid &amp; sb_axi_arready;</a>
<a name="698"><span class="lineNum">     698 </span>            :    assign sb_bus_cmd_write_addr = sb_axi_awvalid &amp; sb_axi_awready;</a>
<a name="699"><span class="lineNum">     699 </span>            :    assign sb_bus_cmd_write_data = sb_axi_wvalid  &amp; sb_axi_wready;</a>
<a name="700"><span class="lineNum">     700 </span>            : </a>
<a name="701"><span class="lineNum">     701 </span>            :    assign sb_bus_rsp_read  = sb_axi_rvalid &amp; sb_axi_rready;</a>
<a name="702"><span class="lineNum">     702 </span>            :    assign sb_bus_rsp_write = sb_axi_bvalid &amp; sb_axi_bready;</a>
<a name="703"><span class="lineNum">     703 </span>            :    assign sb_bus_rsp_error = (sb_bus_rsp_read &amp; (|(sb_axi_rresp[1:0]))) | (sb_bus_rsp_write &amp; (|(sb_axi_bresp[1:0])));</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            :    // AXI Request signals</a>
<a name="706"><span class="lineNum">     706 </span>            :    assign sb_axi_awvalid              = sb_abmem_cmd_awvalid | sb_cmd_awvalid;</a>
<a name="707"><span class="lineNum">     707 </span>            :    assign sb_axi_awaddr[31:0]         = sb_axi_addr[31:0];</a>
<a name="708"><span class="lineNum">     708 </span>            :    assign sb_axi_awid[pt.SB_BUS_TAG-1:0] = '0;</a>
<a name="709"><span class="lineNum">     709 </span>            :    assign sb_axi_awsize[2:0]          = sb_axi_size[2:0];</a>
<a name="710"><span class="lineNum">     710 </span>            :    assign sb_axi_awprot[2:0]          = 3'b001;</a>
<a name="711"><span class="lineNum">     711 </span>            :    assign sb_axi_awcache[3:0]         = 4'b1111;</a>
<a name="712"><span class="lineNum">     712 </span>            :    assign sb_axi_awregion[3:0]        = sb_axi_addr[31:28];</a>
<a name="713"><span class="lineNum">     713 </span>            :    assign sb_axi_awlen[7:0]           = '0;</a>
<a name="714"><span class="lineNum">     714 </span>            :    assign sb_axi_awburst[1:0]         = 2'b01;</a>
<a name="715"><span class="lineNum">     715 </span>            :    assign sb_axi_awqos[3:0]           = '0;</a>
<a name="716"><span class="lineNum">     716 </span>            :    assign sb_axi_awlock               = '0;</a>
<a name="717"><span class="lineNum">     717 </span>            : </a>
<a name="718"><span class="lineNum">     718 </span>            :    assign sb_axi_wvalid       = sb_abmem_cmd_wvalid | sb_cmd_wvalid;</a>
<a name="719"><span class="lineNum">     719 </span>            :    assign sb_axi_wdata[63:0]  = ({64{(sb_axi_size[2:0] == 3'h0)}} &amp; {8{sb_axi_wrdata[7:0]}}) |</a>
<a name="720"><span class="lineNum">     720 </span>            :                                 ({64{(sb_axi_size[2:0] == 3'h1)}} &amp; {4{sb_axi_wrdata[15:0]}}) |</a>
<a name="721"><span class="lineNum">     721 </span>            :                                 ({64{(sb_axi_size[2:0] == 3'h2)}} &amp; {2{sb_axi_wrdata[31:0]}}) |</a>
<a name="722"><span class="lineNum">     722 </span>            :                                 ({64{(sb_axi_size[2:0] == 3'h3)}} &amp; {sb_axi_wrdata[63:0]});</a>
<a name="723"><span class="lineNum">     723 </span>            :    assign sb_axi_wstrb[7:0]   = ({8{(sb_axi_size[2:0] == 3'h0)}} &amp; (8'h1 &lt;&lt; sb_axi_addr[2:0])) |</a>
<a name="724"><span class="lineNum">     724 </span>            :                                 ({8{(sb_axi_size[2:0] == 3'h1)}} &amp; (8'h3 &lt;&lt; {sb_axi_addr[2:1],1'b0})) |</a>
<a name="725"><span class="lineNum">     725 </span>            :                                 ({8{(sb_axi_size[2:0] == 3'h2)}} &amp; (8'hf &lt;&lt; {sb_axi_addr[2],2'b0})) |</a>
<a name="726"><span class="lineNum">     726 </span>            :                                 ({8{(sb_axi_size[2:0] == 3'h3)}} &amp; 8'hff);</a>
<a name="727"><span class="lineNum">     727 </span>            :    assign sb_axi_wlast        = '1;</a>
<a name="728"><span class="lineNum">     728 </span>            : </a>
<a name="729"><span class="lineNum">     729 </span>            :    assign sb_axi_arvalid              = sb_abmem_cmd_arvalid | sb_cmd_arvalid;</a>
<a name="730"><span class="lineNum">     730 </span>            :    assign sb_axi_araddr[31:0]         = sb_axi_addr[31:0];</a>
<a name="731"><span class="lineNum">     731 </span>            :    assign sb_axi_arid[pt.SB_BUS_TAG-1:0] = '0;</a>
<a name="732"><span class="lineNum">     732 </span>            :    assign sb_axi_arsize[2:0]          = sb_axi_size[2:0];</a>
<a name="733"><span class="lineNum">     733 </span>            :    assign sb_axi_arprot[2:0]          = 3'b001;</a>
<a name="734"><span class="lineNum">     734 </span>            :    assign sb_axi_arcache[3:0]         = 4'b0;</a>
<a name="735"><span class="lineNum">     735 </span>            :    assign sb_axi_arregion[3:0]        = sb_axi_addr[31:28];</a>
<a name="736"><span class="lineNum">     736 </span>            :    assign sb_axi_arlen[7:0]           = '0;</a>
<a name="737"><span class="lineNum">     737 </span>            :    assign sb_axi_arburst[1:0]         = 2'b01;</a>
<a name="738"><span class="lineNum">     738 </span>            :    assign sb_axi_arqos[3:0]           = '0;</a>
<a name="739"><span class="lineNum">     739 </span>            :    assign sb_axi_arlock               = '0;</a>
<a name="740"><span class="lineNum">     740 </span>            : </a>
<a name="741"><span class="lineNum">     741 </span>            :    // AXI Response signals</a>
<a name="742"><span class="lineNum">     742 </span>            :    assign sb_axi_bready = 1'b1;</a>
<a name="743"><span class="lineNum">     743 </span>            : </a>
<a name="744"><span class="lineNum">     744 </span>            :    assign sb_axi_rready = 1'b1;</a>
<a name="745"><span class="lineNum">     745 </span>            :    assign sb_bus_rdata[63:0] = ({64{sb_axi_size == 3'h0}} &amp; ((sb_axi_rdata[63:0] &gt;&gt;  8*sb_axi_addr[2:0]) &amp; 64'hff))       |</a>
<a name="746"><span class="lineNum">     746 </span>            :                                ({64{sb_axi_size == 3'h1}} &amp; ((sb_axi_rdata[63:0] &gt;&gt; 16*sb_axi_addr[2:1]) &amp; 64'hffff))    |</a>
<a name="747"><span class="lineNum">     747 </span>            :                                ({64{sb_axi_size == 3'h2}} &amp; ((sb_axi_rdata[63:0] &gt;&gt; 32*sb_axi_addr[2]) &amp; 64'hffff_ffff)) |</a>
<a name="748"><span class="lineNum">     748 </span>            :                                ({64{sb_axi_size == 3'h3}} &amp; sb_axi_rdata[63:0]);</a>
<a name="749"><span class="lineNum">     749 </span>            : </a>
<a name="750"><span class="lineNum">     750 </span>            : `ifdef RV_ASSERT_ON</a>
<a name="751"><span class="lineNum">     751 </span>            : // assertion.</a>
<a name="752"><span class="lineNum">     752 </span>            : //  when the resume_ack is asserted then the dec_tlu_dbg_halted should be 0</a>
<a name="753"><span class="lineNum">     753 </span>            :    dm_check_resume_and_halted: assert property (@(posedge clk)  disable iff(~rst_l) (~dec_tlu_resume_ack | ~dec_tlu_dbg_halted));</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span>            :    assert_b2b_haltreq: assert property (@(posedge clk) disable iff (~(rst_l)) (##1 dbg_halt_req |=&gt; ~dbg_halt_req));  // One cycle delay to fix weird issue around reset</a>
<a name="756"><span class="lineNum">     756 </span>            :    assert_halt_resume_onehot: assert #0 ($onehot0({dbg_halt_req, dbg_resume_req}));</a>
<a name="757"><span class="lineNum">     757 </span>            : `endif</a>
<a name="758"><span class="lineNum">     758 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
