#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Feb 23 18:06:26 2025
# Process ID: 12992
# Current directory: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/rd_fifo_synth_1
# Command line: vivado.exe -log rd_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source rd_fifo.tcl
# Log file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/rd_fifo_synth_1/rd_fifo.vds
# Journal file: D:/FPGA_Learning_Journey/Pro/DDR3_uart___/project/project_1.runs/rd_fifo_synth_1\vivado.jou
#-----------------------------------------------------------
source rd_fifo.tcl -notrace
