C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis  -sap  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.sap  -otap  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.tap  -omap  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.map   -part MPFS095T  -package FCVG784  -grade -1    -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -report_preserve_cdc -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -uc_vhdl_inst_name -derive_clocks_at_muxes 1 -enable_traverse_through_bidir 1 -design_rule_fanout_limit 0 -summaryfile C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  BaseDesign  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\scratchproject.prs  -multisrs  -ovm  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.vm   -freq 100.000   -tcl  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\designer\BaseDesign\synthesis.fdc  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\BaseDesign_prem.srd  -devicelib  C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v  -ologparam  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\syntmp\BaseDesign.plg  -osyn  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\BaseDesign.srm  -prjdir  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\  -prjname  BaseDesign_syn  -log  C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_fpga_mapper.srr  -sn  2025.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -sap ..\BaseDesign.sap -otap ..\BaseDesign.tap -omap ..\BaseDesign.map -part MPFS095T -package FCVG784 -grade -1 -async_globalthreshold 800 -continue_on_error -infer_seqShift -seqshift_to_uram 1 -automatic_compile_point -rom_map_logic 1 -polarfire_ram_init 1 -gclkint_threshold 1000 -rgclkint_threshold 100 -clkint_rgclkint_limit 1 -low_power_gated_clock 0 -gclk_resource_count 24 -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -act_wide_mul_size 35 -maxfan 10000 -clock_globalthreshold 2 -globalthreshold 5000 -low_power_ram_decomp 0 -opcond COMTC -report_path 4000 -report_preserve_cdc -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -uc_vhdl_inst_name -derive_clocks_at_muxes 1 -enable_traverse_through_bidir 1 -design_rule_fanout_limit 0 -summaryfile ..\synlog\report\BaseDesign_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module BaseDesign -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile ..\scratchproject.prs -multisrs -ovm ..\BaseDesign.vm -freq 100.000 -tcl ..\..\designer\BaseDesign\synthesis.fdc ..\synwork\BaseDesign_prem.srd -devicelib ..\..\..\..\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v -ologparam BaseDesign.plg -osyn ..\BaseDesign.srm -prjdir ..\ -prjname BaseDesign_syn -log ..\synlog\BaseDesign_fpga_mapper.srr -sn 2025.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:35
file:..\basedesign.sap|io:o|time:1768776479|size:21574|exec:0|csum:
file:..\basedesign.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\basedesign.map|io:o|time:1768776515|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1768595675|size:12448|exec:0|csum:
file:..\basedesign.vm|io:o|time:1768776513|size:3444016|exec:0|csum:
file:..\..\designer\basedesign\synthesis.fdc|io:i|time:1768776402|size:899|exec:0|csum:75851DFFE6BEA91C580FB16A5669D5E6
file:..\synwork\basedesign_prem.srd|io:i|time:1768776478|size:773065|exec:0|csum:1D45CACDFE8883440604B7BE57E85A77
file:..\..\..\..\microchip\libero_soc_2025.2\libero_soc\synplify_pro\lib\generic\acg5.v|io:i|time:1763475222|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:basedesign.plg|io:o|time:1768776515|size:1559|exec:0|csum:
file:..\basedesign.srm|io:o|time:1768776511|size:19482|exec:0|csum:
file:..\synlog\basedesign_fpga_mapper.srr|io:o|time:1768776515|size:529446|exec:0|csum:
file:..\..\..\..\microchip\libero_soc_2025.2\libero_soc\synplify_pro\bin64\m_generic.exe|io:i|time:1763477886|size:56120320|exec:1|csum:2E6ACA568BE7C2F923704AF78E4EBBDF
