$date
	Sat Nov 22 19:45:43 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Mux_2x1_tb $end
$var wire 1 ! Y $end
$var reg 1 " Selector $end
$var reg 1 # clk $end
$var reg 2 $ x [1:0] $end
$scope module dut $end
$var wire 2 % i [1:0] $end
$var wire 1 " sel $end
$var wire 1 & selbar $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ! y $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ) n [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
0(
0'
1&
b0 %
b0 $
0#
0"
0!
$end
#5000
1!
1'
b1 $
b1 %
b1 )
#10000
0!
0'
b10 $
b10 %
b10 )
1#
#15000
1!
1'
b11 $
b11 %
b11 )
#20000
0!
0'
0&
1"
b0 $
b0 %
b100 )
0#
#25000
b1 $
b1 %
b101 )
#30000
1!
1(
b10 $
b10 %
b110 )
1#
#35000
b11 $
b11 %
b111 )
#40000
b1000 )
0#
