===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.8194 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.3104 ( 10.1%)    0.3104 ( 17.1%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.2552 (  8.3%)    0.2552 ( 14.0%)    Parse modules
    0.0515 (  1.7%)    0.0515 (  2.8%)    Verify circuit
    2.6165 ( 84.9%)    1.3533 ( 74.4%)  'firrtl.circuit' Pipeline
    0.0474 (  1.5%)    0.0474 (  2.6%)    LowerFIRRTLAnnotations
    0.2350 (  7.6%)    0.1230 (  6.8%)    'firrtl.module' Pipeline
    0.0929 (  3.0%)    0.0512 (  2.8%)      DropName
    0.1420 (  4.6%)    0.0718 (  3.9%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0149 (  0.5%)    0.0091 (  0.5%)    'firrtl.module' Pipeline
    0.0149 (  0.5%)    0.0090 (  0.5%)      LowerCHIRRTLPass
    0.0175 (  0.6%)    0.0175 (  1.0%)    InferWidths
    0.0486 (  1.6%)    0.0486 (  2.7%)    MemToRegOfVec
    0.0852 (  2.8%)    0.0852 (  4.7%)    InferResets
    0.0073 (  0.2%)    0.0073 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0137 (  0.4%)    0.0137 (  0.8%)    WireDFT
    0.1028 (  3.3%)    0.1028 (  5.6%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1106 (  3.6%)    0.0649 (  3.6%)    'firrtl.module' Pipeline
    0.1084 (  3.5%)    0.0638 (  3.5%)      ExpandWhens
    0.0022 (  0.1%)    0.0011 (  0.1%)      SFCCompat
    0.0227 (  0.7%)    0.0227 (  1.2%)    CheckCombCycles
    0.0074 (  0.2%)    0.0074 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.9026 ( 29.3%)    0.4560 ( 25.1%)    'firrtl.module' Pipeline
    0.8611 ( 27.9%)    0.4337 ( 23.8%)      Canonicalizer
    0.0415 (  1.3%)    0.0223 (  1.2%)      InferReadWrite
    0.0190 (  0.6%)    0.0190 (  1.0%)    PrefixModules
    0.0055 (  0.2%)    0.0055 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0320 (  1.0%)    0.0320 (  1.8%)    Inliner
    0.0360 (  1.2%)    0.0360 (  2.0%)    IMConstProp
    0.0013 (  0.0%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0012 (  0.0%)    0.0012 (  0.1%)    AddSeqMemPorts
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0140 (  0.5%)    0.0140 (  0.8%)    CreateSiFiveMetadata
    0.0005 (  0.0%)    0.0005 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1758 (  5.7%)    0.1758 (  9.7%)    'firrtl.module' Pipeline
    0.0111 (  0.4%)    0.0111 (  0.6%)      DropName
    0.1647 (  5.3%)    0.1647 (  9.1%)      Canonicalizer
    0.0167 (  0.5%)    0.0167 (  0.9%)    IMDeadCodeElim
    0.0012 (  0.0%)    0.0012 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0562 (  1.8%)    0.0562 (  3.1%)  LowerFIRRTLToHW
    0.0008 (  0.0%)    0.0008 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0496 (  1.6%)    0.0496 (  2.7%)  'hw.module' Pipeline
    0.0135 (  0.4%)    0.0135 (  0.7%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0237 (  0.8%)    0.0237 (  1.3%)    Canonicalizer
    0.0089 (  0.3%)    0.0089 (  0.5%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0035 (  0.1%)    0.0035 (  0.2%)    HWCleanup
    0.0055 (  0.2%)    0.0055 (  0.3%)  'hw.module' Pipeline
    0.0002 (  0.0%)    0.0002 (  0.0%)    HWLegalizeModules
    0.0053 (  0.2%)    0.0053 (  0.3%)    PrettifyVerilog
    0.0044 (  0.1%)    0.0044 (  0.2%)  StripDebugInfoWithPred
    0.0373 (  1.2%)    0.0373 (  2.1%)  ExportVerilog
    0.0013 (  0.0%)    0.0013 (  0.1%)  Rest
    3.0826 (100.0%)    1.8194 (100.0%)  Total

{
  totalTime: 1.832,
  maxMemory: 70746112
}
