// Seed: 2733074903
module module_0 (
    input tri1  id_0,
    input tri0  id_1
    , id_6,
    input uwire id_2,
    input tri0  id_3,
    input tri0  id_4
);
  logic [-1 : 1 'b0] id_7;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd36,
    parameter id_3 = 32'd60
) (
    output wand _id_0,
    input wor id_1,
    output wor id_2,
    output wire _id_3,
    input supply1 id_4,
    output tri0 id_5
);
  logic [id_0 : ~  id_3] id_7;
  tri0 id_8 = 1;
  logic id_9;
  logic [-1 : 1] id_10, id_11 = id_1;
  assign id_10 = -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_4,
      id_1,
      id_4
  );
  logic [7:0] id_12;
  ;
  assign id_7[-1]  = -1;
  assign id_12[-1] = -1;
endmodule
