
---------- Begin Simulation Statistics ----------
final_tick                                84783032500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 404283                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692240                       # Number of bytes of host memory used
host_op_rate                                   409601                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   247.35                       # Real time elapsed on the host
host_tick_rate                              342763575                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     101315259                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084783                       # Number of seconds simulated
sim_ticks                                 84783032500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.662902                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2779109                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2788509                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            159274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4416151                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                390                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              204                       # Number of indirect misses.
system.cpu.branchPred.lookups                 5454128                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  120420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          192                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     101315259                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.695661                       # CPI: cycles per instruction
system.cpu.discardedOps                        414436                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           36892747                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          48176713                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         12286558                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        38024366                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.589741                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169566065                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                41315674     40.78%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntMult                    240      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     40.78% # Class of committed instruction
system.cpu.op_class_0::MemRead               47190316     46.58%     87.36% # Class of committed instruction
system.cpu.op_class_0::MemWrite              12809011     12.64%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101315259                       # Class of committed instruction
system.cpu.tickCycles                       131541699                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        406033                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          290                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779853                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4388                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561193                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4397                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              75585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123560                       # Transaction distribution
system.membus.trans_dist::CleanEvict            62843                       # Transaction distribution
system.membus.trans_dist::ReadExReq            144045                       # Transaction distribution
system.membus.trans_dist::ReadExResp           144045                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         75585                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       625663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 625663                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     21964160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                21964160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            219630                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  219630    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              219630                       # Request fanout histogram
system.membus.respLayer1.occupancy         1175262000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           935459500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            474418                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       807060                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          453                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          159758                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           306925                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          306925                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           922                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       473496                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2297                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2340239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2342536                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        88000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     93690944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93778944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          187421                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7907840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           968764                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004851                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.069610                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 964074     99.52%     99.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4681      0.48%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             968764                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1464549500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1170635492                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1383000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   93                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               561612                       # number of demand (read+write) hits
system.l2.demand_hits::total                   561705                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  93                       # number of overall hits
system.l2.overall_hits::.cpu.data              561612                       # number of overall hits
system.l2.overall_hits::total                  561705                       # number of overall hits
system.l2.demand_misses::.cpu.inst                829                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             218809                       # number of demand (read+write) misses
system.l2.demand_misses::total                 219638                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               829                       # number of overall misses
system.l2.overall_misses::.cpu.data            218809                       # number of overall misses
system.l2.overall_misses::total                219638                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     63924500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  18254536500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      18318461000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     63924500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  18254536500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     18318461000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           780421                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781343                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          780421                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781343                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.899132                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.280373                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281103                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.899132                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.280373                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281103                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77110.373945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83426.808312                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83402.967610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77110.373945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83426.808312                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83402.967610                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              123560                       # number of writebacks
system.l2.writebacks::total                    123560                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               8                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              8                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        218801                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            219630                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       218801                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           219630                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     55634500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16065977000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16121611500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     55634500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16065977000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16121611500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.280363                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281093                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.280363                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281093                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67110.373945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73427.347224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73403.503620                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67110.373945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73427.347224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73403.503620                       # average overall mshr miss latency
system.l2.replacements                         187421                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       683500                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           683500                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       683500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       683500                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              430                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          430                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         3379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          3379                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            162880                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162880                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          144045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              144045                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12298298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12298298000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        306925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            306925                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.469317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.469317                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 85378.166545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85378.166545                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       144045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         144045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10857848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10857848000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.469317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.469317                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 75378.166545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75378.166545                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 93                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              829                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     63924500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     63924500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.899132                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77110.373945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77110.373945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          829                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     55634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     55634500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.899132                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67110.373945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67110.373945                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        398732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            398732                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        74764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5956238500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5956238500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       473496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        473496                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.157898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.157898                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79667.199454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79667.199454                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            8                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        74756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74756                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5208129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5208129000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.157881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.157881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69668.374445                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69668.374445                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31932.582732                       # Cycle average of tags in use
system.l2.tags.total_refs                     1557516                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    220189                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.073541                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     105.213235                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        86.300359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31741.069138                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002634                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968661                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.974505                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          107                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1156                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        10172                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        21308                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3341995                       # Number of tag accesses
system.l2.tags.data_accesses                  3341995                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          53056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       14003264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           14056320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         53056                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7907840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7907840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             829                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          218801                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              219630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       123560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             123560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            625786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         165165878                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             165791664                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       625786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           625786                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       93271493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             93271493                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       93271493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           625786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        165165878                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            259063156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    123559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       829.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    218672.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005693050500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              573265                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             116358                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      219630                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123560                       # Number of write requests accepted
system.mem_ctrls.readBursts                    219630                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    129                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             14021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             13947                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             13774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             13529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             13951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             13397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             14026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             13533                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            13586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13719                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            14244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            13918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              8019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              8271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              7616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              7460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7404                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7632                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7913                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7706                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2994116750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1097505000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              7109760500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13640.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32390.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   143899                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   74032                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.56                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                59.92                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                219630                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   60671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5862                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7432                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       125097                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    175.493641                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   104.189252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   245.914177                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        86760     69.35%     69.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        16884     13.50%     82.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2615      2.09%     84.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1512      1.21%     86.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8839      7.07%     93.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          702      0.56%     93.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1081      0.86%     94.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          543      0.43%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         6161      4.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       125097                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.802037                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.925050                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.922221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          7228     98.14%     98.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          129      1.75%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772980                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.742199                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.029997                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4632     62.89%     62.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               52      0.71%     63.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2419     32.84%     96.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              249      3.38%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               14048064                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    8256                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7906112                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                14056320                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7907840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       165.69                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        93.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    165.79                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     93.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.29                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.73                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84782815000                       # Total gap between requests
system.mem_ctrls.avgGap                     247043.37                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        53056                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     13995008                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7906112                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 625785.589823058108                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 165068499.997331440449                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 93251111.299893647432                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          829                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       218801                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     21683750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   7088076750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2004468669000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26156.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32395.08                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16222634.10                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    63.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            445428900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            236747280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           781651500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          318451320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6692200320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      22065209580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13975455360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44515144260                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        525.047795                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  36103081250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2830880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  45849071250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            447806520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            237995835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           785585640                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          326390940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6692200320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      22625071560                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13503992640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44619043455                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        526.273266                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34866092250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2830880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  47086060250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     14390169                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         14390169                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     14390169                       # number of overall hits
system.cpu.icache.overall_hits::total        14390169                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          922                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            922                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          922                       # number of overall misses
system.cpu.icache.overall_misses::total           922                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67272500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67272500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67272500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67272500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14391091                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14391091                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14391091                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14391091                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000064                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000064                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000064                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000064                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 72963.665944                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72963.665944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 72963.665944                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72963.665944                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          453                       # number of writebacks
system.cpu.icache.writebacks::total               453                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          922                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          922                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          922                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     66350500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     66350500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     66350500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     66350500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000064                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000064                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 71963.665944                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71963.665944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 71963.665944                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71963.665944                       # average overall mshr miss latency
system.cpu.icache.replacements                    453                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     14390169                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        14390169                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          922                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           922                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67272500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14391091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14391091                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000064                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 72963.665944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72963.665944                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          922                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     66350500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     66350500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000064                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 71963.665944                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71963.665944                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           441.838193                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14391091                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               922                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15608.558568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   441.838193                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.862965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.862965                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          469                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28783104                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28783104                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     57636245                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         57636245                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     57636599                       # number of overall hits
system.cpu.dcache.overall_hits::total        57636599                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       803594                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         803594                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       894809                       # number of overall misses
system.cpu.dcache.overall_misses::total        894809                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  27375903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27375903500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  27375903500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27375903500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     58439839                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58439839                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     58531408                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58531408                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013751                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013751                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015288                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015288                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 34066.834123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34066.834123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30594.130703                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30594.130703                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       683500                       # number of writebacks
system.cpu.dcache.writebacks::total            683500                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        68810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        68810                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        68810                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        68810                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       734784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       734784                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       780421                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       780421                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21771597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21771597500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  25362960500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  25362960500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013333                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29629.928659                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29629.928659                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 32499.074858                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32499.074858                       # average overall mshr miss latency
system.cpu.dcache.replacements                 779397                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     45195906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        45195906                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       435395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        435395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8145523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8145523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     45631301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     45631301                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009542                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 18708.353334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18708.353334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         7536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         7536                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       427859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       427859                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7301216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7301216000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009376                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 17064.537616                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17064.537616                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12440339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12440339                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       368199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       368199                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  19230380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  19230380000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     12808538                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.028746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52228.224411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52228.224411                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        61274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        61274                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       306925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       306925                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14470381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14470381500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.023963                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 47146.310988                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47146.310988                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          354                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           354                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        91215                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        91569                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.996134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.996134                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        45637                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   3591363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   3591363000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.498389                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 78694.107851                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 78694.107851                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1009.187088                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58417096                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            780421                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             74.853311                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1009.187088                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985534                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          192                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          403                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          428                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         117843389                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        117843389                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84783032500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
