
---------- Begin Simulation Statistics ----------
final_tick                               169057898000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 421446                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664204                       # Number of bytes of host memory used
host_op_rate                                   421462                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   237.28                       # Real time elapsed on the host
host_tick_rate                              712487627                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100003793                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.169058                       # Number of seconds simulated
sim_ticks                                169057898000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100003793                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.690579                       # CPI: cycles per instruction
system.cpu.discardedOps                         21364                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        55119125                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.591513                       # IPC: instructions per cycle
system.cpu.numCycles                        169057898                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                49995768     49.99%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntMult                     85      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 2      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               22      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     49.99% # Class of committed instruction
system.cpu.op_class_0::MemRead               36892130     36.89%     86.88% # Class of committed instruction
system.cpu.op_class_0::MemWrite              13115786     13.12%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100003793                       # Class of committed instruction
system.cpu.tickCycles                       113938773                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       363772                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        735944                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        23284                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       461854                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       924171                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            208                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  607073                       # Number of BP lookups
system.cpu.branchPred.condPredicted            604848                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               854                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               602690                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  601491                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.801059                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     601                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             394                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                172                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              222                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          105                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     47918924                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47918924                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     47918980                       # number of overall hits
system.cpu.dcache.overall_hits::total        47918980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       876026                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         876026                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       876035                       # number of overall misses
system.cpu.dcache.overall_misses::total        876035                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  97262347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  97262347000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  97262347000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  97262347000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     48794950                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     48794950                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     48795015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     48795015                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017953                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017953                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017953                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017953                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111026.781169                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111026.781169                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111025.640528                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111025.640528                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       438450                       # number of writebacks
system.cpu.dcache.writebacks::total            438450                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       414001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       414001                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       414001                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       414001                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       462025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       462025                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       462029                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       462029                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  49793104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  49793104000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49793567000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49793567000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009469                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009469                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009469                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 107771.449597                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 107771.449597                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 107771.518671                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 107771.518671                       # average overall mshr miss latency
system.cpu.dcache.replacements                 461773                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     35655949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35655949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        46573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         46573                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2123621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2123621000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     35702522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     35702522                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 45597.685354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45597.685354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        46567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        46567                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2029747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2029747000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001304                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 43587.669380                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43587.669380                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     12262975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       12262975                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       829453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       829453                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  95138726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  95138726000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     13092428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     13092428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.063354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.063354                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 114700.562901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 114700.562901                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       413995                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       413995                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       415458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       415458                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  47763357000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  47763357000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031733                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 114965.548864                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 114965.548864                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            56                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            9                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           65                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.138462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.138462                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            4                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       463000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       463000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.061538                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.061538                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       115750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       115750                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.865941                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            48381037                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            462029                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.714286                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.865941                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999476                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           34                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          49257072                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         49257072                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49675174                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           37096872                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          13161167                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      3052166                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3052166                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      3052166                       # number of overall hits
system.cpu.icache.overall_hits::total         3052166                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          289                       # number of overall misses
system.cpu.icache.overall_misses::total           289                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     29615000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     29615000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     29615000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     29615000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      3052455                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3052455                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      3052455                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3052455                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000095                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000095                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000095                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000095                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 102474.048443                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 102474.048443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 102474.048443                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 102474.048443                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           80                       # number of writebacks
system.cpu.icache.writebacks::total                80                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          289                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          289                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     29037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     29037000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     29037000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     29037000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000095                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000095                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 100474.048443                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 100474.048443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 100474.048443                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 100474.048443                       # average overall mshr miss latency
system.cpu.icache.replacements                     80                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      3052166                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3052166                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           289                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     29615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     29615000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      3052455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3052455                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000095                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 102474.048443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 102474.048443                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     29037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     29037000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000095                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 100474.048443                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 100474.048443                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           208.968062                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3052455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               289                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10562.128028                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   208.968062                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.408141                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          209                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          209                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.408203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3052744                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3052744                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 169057898000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100003793                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   56                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                90087                       # number of demand (read+write) hits
system.l2.demand_hits::total                    90143                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  56                       # number of overall hits
system.l2.overall_hits::.cpu.data               90087                       # number of overall hits
system.l2.overall_hits::total                   90143                       # number of overall hits
system.l2.demand_misses::.cpu.inst                233                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             371942                       # number of demand (read+write) misses
system.l2.demand_misses::total                 372175                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               233                       # number of overall misses
system.l2.overall_misses::.cpu.data            371942                       # number of overall misses
system.l2.overall_misses::total                372175                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26851000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  44171479000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      44198330000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26851000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  44171479000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     44198330000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              289                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           462029                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               462318                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             289                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          462029                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              462318                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.806228                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.805019                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.805019                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.806228                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.805019                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.805019                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 115240.343348                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118759.051142                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118756.848257                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 115240.343348                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118759.051142                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118756.848257                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              363702                       # number of writebacks
system.l2.writebacks::total                    363702                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           232                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        371940                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            372172                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          232                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       371940                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           372172                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22112000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  36732287000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36754399000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22112000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  36732287000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36754399000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.805014                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.805013                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.805014                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.805013                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 95310.344828                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 98758.635801                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98756.486248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 95310.344828                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 98758.635801                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98756.486248                       # average overall mshr miss latency
system.l2.replacements                         363980                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       438450                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           438450                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       438450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       438450                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           75                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               75                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           75                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           75                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             43576                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 43576                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          371882                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              371882                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  44163882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44163882000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        415458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            415458                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.895113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.895113                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 118757.783383                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 118757.783383                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       371882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         371882                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  36726242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  36726242000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.895113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.895113                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 98757.783383                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98757.783383                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 56                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              233                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26851000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            289                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.806228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.806228                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 115240.343348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 115240.343348                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          232                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22112000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22112000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.802768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.802768                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 95310.344828                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 95310.344828                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         46511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             46511                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7597000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7597000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        46571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         46571                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.001288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.001288                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 126616.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 126616.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6045000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6045000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.001245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.001245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104224.137931                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104224.137931                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8106.343430                       # Cycle average of tags in use
system.l2.tags.total_refs                      900884                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    372172                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.420612                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst         5.340278                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8101.003152                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.000652                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.988892                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989544                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          199                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1979                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5989                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2173946                       # Number of tag accesses
system.l2.tags.data_accesses                  2173946                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1454808.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       928.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1487760.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001371008250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        72904                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        72904                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2265752                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1382954                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      372172                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     363702                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1488688                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1454808                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.58                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1488688                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1454808                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  372141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  372141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  372143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  372146                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  72037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  72081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  72806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  72823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  72905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  72905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  72905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  72904                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  72179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  72162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        72904                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.419730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.954049                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    123.969871                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        72903    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         72904                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        72904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      19.954804                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     19.952113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.314745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               82      0.11%      0.11% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               17      0.02%      0.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1450      1.99%      2.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               61      0.08%      2.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            71249     97.73%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               45      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         72904                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                95276032                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             93107712                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    563.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    550.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  169057595000                       # Total gap between requests
system.mem_ctrls.avgGap                     229737.15                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        59392                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     95216640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     93106240                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 351311.596220130450                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 563219116.802221179008                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 550735819.511963844299                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          928                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1487760                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1454808                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     32934750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  59313004250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3939305376000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35490.03                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     39867.32                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2707783.69                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        59392                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     95216640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      95276032                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        59392                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     93107712                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          232                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       371940                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         372172                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       363702                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        363702                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       351312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    563219117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        563570428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       351312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       351312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    550744527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       550744527                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    550744527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       351312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    563219117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1114314955                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1488688                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1454785                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        93160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        92968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        93020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        92960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        93084                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        93100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        93072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        93088                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        93224                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        92972                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        92996                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        92984                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        93052                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        92988                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        92992                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        93028                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        90960                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        90912                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        90904                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        90892                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        90948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        91008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        90977                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        90880                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        90888                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31433039000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            7443440000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        59345939000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                21114.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           39864.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             1339379                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1308408                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            89.97                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           89.94                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       295685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   637.102863                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   516.778165                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   363.121938                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         3062      1.04%      1.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4617      1.56%      2.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       119475     40.41%     43.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2387      0.81%     43.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        19372      6.55%     50.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2231      0.75%     51.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        15815      5.35%     56.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3745      1.27%     57.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124981     42.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       295685                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              95276032                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           93106240                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              563.570428                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              550.735820                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.30                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               89.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1056227340                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       561398145                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5315387280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    3798280800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13345063680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37099424700                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  33676612320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   94852394265                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   561.064555                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  86164549750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5645120000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77248228250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1054970700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       560726430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     5313845040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3795696900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13345063680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37028752110                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  33736126080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   94835180940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   560.962736                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  86310617250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5645120000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  77102160750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                290                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       363702                       # Transaction distribution
system.membus.trans_dist::CleanEvict               70                       # Transaction distribution
system.membus.trans_dist::ReadExReq            371882                       # Transaction distribution
system.membus.trans_dist::ReadExResp           371882                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           290                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1108116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1108116                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    188383744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               188383744                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            372172                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  372172    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              372172                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          6555176000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6472138750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             46860                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       802152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           80                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           23601                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           415458                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          415458                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           289                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        46571                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          658                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1385831                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1386489                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        94464                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    230522624                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              230617088                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          363980                       # Total snoops (count)
system.tol2bus.snoopTraffic                  93107712                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           826298                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.166203                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 802805     97.16%     97.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  23493      2.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             826298                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 169057898000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         4432411000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2601999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4158262998                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
