// Seed: 2145872452
module module_0 (
    input tri id_0,
    input wand id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    input tri1 id_7,
    output supply0 id_8,
    output uwire id_9,
    input supply0 id_10,
    output uwire id_11,
    input wor id_12,
    output uwire id_13,
    output uwire id_14,
    output supply0 id_15,
    output uwire id_16,
    output supply0 id_17,
    input wire id_18,
    output wire id_19,
    input tri0 id_20,
    input tri id_21,
    output tri id_22
);
  wire id_24;
  always @(~1 == 1)
    if (id_1) begin
      #1;
    end
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    output wand id_2,
    input wire id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input supply1 id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wand id_11,
    input wire id_12
);
  module_0(
      id_11,
      id_5,
      id_8,
      id_5,
      id_11,
      id_12,
      id_9,
      id_12,
      id_10,
      id_2,
      id_1,
      id_10,
      id_6,
      id_2,
      id_2,
      id_7,
      id_7,
      id_7,
      id_11,
      id_2,
      id_6,
      id_1,
      id_10
  );
  uwire id_14 = 1'b0;
endmodule
