{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1463834726690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1463834726690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 21 09:45:26 2016 " "Processing started: Sat May 21 09:45:26 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1463834726690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1463834726690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Laboratorio5 -c Laboratorio5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1463834726690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1463834727075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll2-SYN " "Found design unit 1: pll2-SYN" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL2 " "Found entity 1: PLL2" {  } { { "PLL/PLL2.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL2.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll/pll1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll/pll1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll1-SYN " "Found design unit 1: pll1-SYN" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL1 " "Found entity 1: PLL1" {  } { { "PLL/PLL1.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/PLL/PLL1.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM-beh " "Found design unit 1: ROM-beh" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/ROM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 1 0 " "Found 1 design units, including 0 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PAKETE " "Found design unit 1: PAKETE" {  } { { "Mem.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/Mem.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "df_hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file df_hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DF_HZ-beh " "Found design unit 1: DF_HZ-beh" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DF_HZ.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""} { "Info" "ISGN_ENTITY_NAME" "1 DF_HZ " "Found entity 1: DF_HZ" {  } { { "DF_HZ.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DF_HZ.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_contr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_contr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTR-BEH " "Found design unit 1: LCD_CONTR-BEH" {  } { { "LCD_CONTR.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTR " "Found entity 1: LCD_CONTR" {  } { { "LCD_CONTR.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_contr_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_contr_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LCD_CONTR_TB-TB " "Found design unit 1: LCD_CONTR_TB-TB" {  } { { "LCD_CONTR_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR_TB.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741095 ""} { "Info" "ISGN_ENTITY_NAME" "1 LCD_CONTR_TB " "Found entity 1: LCD_CONTR_TB" {  } { { "LCD_CONTR_TB.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/LCD_CONTR_TB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs232_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs232_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS232_FSM-BEH " "Found design unit 1: RS232_FSM-BEH" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741095 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS232_FSM " "Found entity 1: RS232_FSM" {  } { { "RS232_FSM.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/RS232_FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"DATAOUT\";  expecting \"then\" DATA_BUFFER.vhd(20) " "VHDL syntax error at DATA_BUFFER.vhd(20) near text \"DATAOUT\";  expecting \"then\"" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 20 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"IF\";  expecting \"process\" DATA_BUFFER.vhd(21) " "VHDL syntax error at DATA_BUFFER.vhd(21) near text \"IF\";  expecting \"process\"" {  } { { "DATA_BUFFER.vhd" "" { Text "E:/Mega/Facultad/FPGA/Laboratorio5/DATA_BUFFER.vhd" 21 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_buffer.vhd 0 0 " "Found 0 design units, including 0 entities, in source file data_buffer.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1463834741095 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "840 " "Peak virtual memory: 840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1463834741219 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 21 09:45:41 2016 " "Processing ended: Sat May 21 09:45:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1463834741219 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1463834741219 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1463834741219 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1463834741219 ""}
