
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v' to AST representation.
Generating RTLIL representation for module `\td_fused_top_tdf3_112'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Generating RTLIL representation for module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1653.13-1653.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1654.13-1654.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1655.16-1655.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651.1-1657.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0'.
Generating RTLIL representation for module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1773.13-1773.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1774.13-1774.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1775.16-1775.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771.1-1777.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1899.13-1899.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1900.13-1900.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1901.13-1901.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1902.13-1902.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1903.13-1903.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1904.13-1904.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1905.13-1905.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1906.13-1906.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1907.16-1907.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897.1-1909.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2031.13-2031.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2032.13-2032.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2033.13-2033.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2034.13-2034.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2035.13-2035.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2036.13-2036.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2037.13-2037.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2038.13-2038.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2039.16-2039.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029.1-2041.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2163.13-2163.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2164.13-2164.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2165.13-2165.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2166.13-2166.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2167.13-2167.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2168.13-2168.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2169.13-2169.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2170.13-2170.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2171.16-2171.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161.1-2173.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x'.
Generating RTLIL representation for module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2289.13-2289.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2290.13-2290.21.
Warning: wire '\q' is assigned in a block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2291.16-2291.24.
Note: Assuming pure combinatorial block at /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287.1-2293.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Generating RTLIL representation for module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Generating RTLIL representation for module `\td_fused_top_tdf3_adjust'.
Generating RTLIL representation for module `\td_fused_top_Block_entry_proc_proc506'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_3'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_2'.
Generating RTLIL representation for module `\td_fused_top_tdf3_accum_1'.
Generating RTLIL representation for module `\td_fused_top_tdf3_dot_product'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readFilters30'.
Generating RTLIL representation for module `\td_fused_top_tdf3_readInputs'.
Generating RTLIL representation for module `\td_fused_top_tdf3_get_next_ijk'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Generating RTLIL representation for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Generating RTLIL representation for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Generating RTLIL representation for module `\FPAddSub'.
Generating RTLIL representation for module `\FPAddSub_ExceptionModule'.
Generating RTLIL representation for module `\FPAddSub_RoundModule'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift2'.
Generating RTLIL representation for module `\FPAddSub_NormalizeShift1'.
Generating RTLIL representation for module `\FPAddSub_NormalizeModule'.
Generating RTLIL representation for module `\FPAddSub_ExecutionModule'.
Generating RTLIL representation for module `\FPAddSub_AlignShift2'.
Generating RTLIL representation for module `\FPAddSub_AlignShift1'.
Generating RTLIL representation for module `\FPAddSub_AlignModule'.
Generating RTLIL representation for module `\FPAddSub_PrealignModule'.
Generating RTLIL representation for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Generating RTLIL representation for module `\FPMult_16'.
Generating RTLIL representation for module `\FPMult_RoundModule'.
Generating RTLIL representation for module `\FPMult_NormalizeModule'.
Generating RTLIL representation for module `\FPMult_ExecuteModule'.
Generating RTLIL representation for module `\FPMult_PrepModule'.
Generating RTLIL representation for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_16_1_1'.
Generating RTLIL representation for module `\td_fused_top_mux_42_1_1_1'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: td_fused_top_mux_42_1_1_1
root of   0 design levels: td_fused_top_mux_42_16_1_1
root of   3 design levels: td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
root of   0 design levels: FPMult_PrepModule   
root of   0 design levels: FPMult_ExecuteModule
root of   0 design levels: FPMult_NormalizeModule
root of   0 design levels: FPMult_RoundModule  
root of   1 design levels: FPMult_16           
root of   2 design levels: td_fused_top_ap_hmul_3_max_dsp_16
root of   3 design levels: td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
root of   0 design levels: FPAddSub_PrealignModule
root of   0 design levels: FPAddSub_AlignModule
root of   0 design levels: FPAddSub_AlignShift1
root of   0 design levels: FPAddSub_AlignShift2
root of   0 design levels: FPAddSub_ExecutionModule
root of   0 design levels: FPAddSub_NormalizeModule
root of   0 design levels: FPAddSub_NormalizeShift1
root of   0 design levels: FPAddSub_NormalizeShift2
root of   0 design levels: FPAddSub_RoundModule
root of   0 design levels: FPAddSub_ExceptionModule
root of   1 design levels: FPAddSub            
root of   2 design levels: td_fused_top_ap_hadd_6_full_dsp_16
root of   3 design levels: td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
root of   0 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
root of   1 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
root of   2 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
root of   0 design levels: td_fused_top_tdf3_get_next_ijk
root of   0 design levels: td_fused_top_tdf3_readInputs
root of   0 design levels: td_fused_top_tdf3_readFilters30
root of   4 design levels: td_fused_top_tdf3_dot_product
root of   4 design levels: td_fused_top_tdf3_accum_1
root of   4 design levels: td_fused_top_tdf3_accum_2
root of   4 design levels: td_fused_top_tdf3_accum_3
root of   0 design levels: td_fused_top_Block_entry_proc_proc506
root of   4 design levels: td_fused_top_tdf3_adjust
root of   0 design levels: td_fused_top_tdf3_writeOutputs_unaligned
root of   0 design levels: td_fused_top_fifo_w4_d2_S_x_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d2_S_x
root of   0 design levels: td_fused_top_fifo_w4_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w4_d8_S
root of   0 design levels: td_fused_top_fifo_w6_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w6_d8_S
root of   0 design levels: td_fused_top_fifo_w12_d8_S_shiftReg
root of   1 design levels: td_fused_top_fifo_w12_d8_S
root of   0 design levels: td_fused_top_fifo_w16_d2_S_x0_shiftReg
root of   1 design levels: td_fused_top_fifo_w16_d2_S_x0
root of   0 design levels: td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
root of   1 design levels: td_fused_top_start_for_tdf3_readFilters30_U0
root of   5 design levels: td_fused_top_dataflow_in_loop_TOP_LOOP48628
root of   6 design levels: td_fused_top_tdf3_112
Automatically selected td_fused_top_tdf3_112 as design top module.

2.2. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_112
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:             \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S
Used module:             \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_tdf3_adjust
Used module:             \td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             \td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             \td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc506
Used module:         \td_fused_top_tdf3_accum_3
Used module:             \td_fused_top_mux_42_16_1_1
Used module:         \td_fused_top_tdf3_accum_2
Used module:             \td_fused_top_mux_42_1_1_1
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:         \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3

2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 8
Parameter \AddressWidth = 3
Generating RTLIL representation for module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5

2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \DataWidth = 16
Parameter \AddressRange = 32
Parameter \AddressWidth = 5
Generating RTLIL representation for module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.7. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.8. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1

2.9. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Generating RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 1
Parameter \din1_WIDTH = 1
Parameter \din2_WIDTH = 1
Parameter \din3_WIDTH = 1
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 1
Found cached RTLIL representation for module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16

2.10. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 1
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \din2_WIDTH = 16
Parameter \din3_WIDTH = 16
Parameter \din4_WIDTH = 2
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 5
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16

2.11. Executing AST frontend in derive mode using pre-parsed AST for module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 7
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 8
Parameter \din0_WIDTH = 16
Parameter \din1_WIDTH = 16
Parameter \dout_WIDTH = 16
Found cached RTLIL representation for module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.

2.12. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_112
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:             \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S
Used module:             \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_tdf3_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc506
Used module:         \td_fused_top_tdf3_accum_3
Used module:             $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram

2.13. Analyzing design hierarchy..
Top module:  \td_fused_top_tdf3_112
Used module:     \td_fused_top_dataflow_in_loop_TOP_LOOP48628
Used module:         \td_fused_top_start_for_tdf3_readFilters30_U0
Used module:             \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg
Used module:         \td_fused_top_fifo_w16_d2_S_x0
Used module:             \td_fused_top_fifo_w16_d2_S_x0_shiftReg
Used module:         \td_fused_top_fifo_w12_d8_S
Used module:             \td_fused_top_fifo_w12_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w6_d8_S
Used module:             \td_fused_top_fifo_w6_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d8_S
Used module:             \td_fused_top_fifo_w4_d8_S_shiftReg
Used module:         \td_fused_top_fifo_w4_d2_S_x
Used module:             \td_fused_top_fifo_w4_d2_S_x_shiftReg
Used module:         \td_fused_top_tdf3_writeOutputs_unaligned
Used module:         \td_fused_top_tdf3_adjust
Used module:             $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1
Used module:                 \td_fused_top_ap_hmul_3_max_dsp_16
Used module:                     \FPMult_16
Used module:                         \FPMult_RoundModule
Used module:                         \FPMult_NormalizeModule
Used module:                         \FPMult_ExecuteModule
Used module:                         \FPMult_PrepModule
Used module:             $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1
Used module:                 \td_fused_top_ap_hadd_6_full_dsp_16
Used module:                     \FPAddSub
Used module:                         \FPAddSub_ExceptionModule
Used module:                         \FPAddSub_RoundModule
Used module:                         \FPAddSub_NormalizeShift2
Used module:                         \FPAddSub_NormalizeShift1
Used module:                         \FPAddSub_NormalizeModule
Used module:                         \FPAddSub_ExecutionModule
Used module:                         \FPAddSub_AlignShift2
Used module:                         \FPAddSub_AlignShift1
Used module:                         \FPAddSub_AlignModule
Used module:                         \FPAddSub_PrealignModule
Used module:             $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1
Used module:         \td_fused_top_Block_entry_proc_proc506
Used module:         \td_fused_top_tdf3_accum_3
Used module:             $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1
Used module:         \td_fused_top_tdf3_accum_2
Used module:             $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1
Used module:         \td_fused_top_tdf3_accum_1
Used module:         \td_fused_top_tdf3_dot_product
Used module:         \td_fused_top_tdf3_readFilters30
Used module:         \td_fused_top_tdf3_readInputs
Used module:         \td_fused_top_tdf3_get_next_ijk
Used module:         $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram
Used module:         $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0
Used module:             \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore
Used module:                 \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram
Removing unused module `\td_fused_top_mux_42_1_1_1'.
Removing unused module `\td_fused_top_mux_42_16_1_1'.
Removing unused module `\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Removing unused module `\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Removing unused module `\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Removing unused module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Removed 9 unused modules.
Mapping positional arguments of cell FPMult_16.RoundModule (FPMult_RoundModule).
Mapping positional arguments of cell FPMult_16.NormalizeModule (FPMult_NormalizeModule).
Mapping positional arguments of cell FPMult_16.ExecuteModule (FPMult_ExecuteModule).
Mapping positional arguments of cell FPMult_16.PrepModule (FPMult_PrepModule).
Mapping positional arguments of cell FPAddSub.Exceptionmodule (FPAddSub_ExceptionModule).
Mapping positional arguments of cell FPAddSub.RoundModule (FPAddSub_RoundModule).
Mapping positional arguments of cell FPAddSub.NormalizeShift2 (FPAddSub_NormalizeShift2).
Mapping positional arguments of cell FPAddSub.NormalizeShift1 (FPAddSub_NormalizeShift1).
Mapping positional arguments of cell FPAddSub.NormalizeModule (FPAddSub_NormalizeModule).
Mapping positional arguments of cell FPAddSub.ExecutionModule (FPAddSub_ExecutionModule).
Mapping positional arguments of cell FPAddSub.AlignShift2 (FPAddSub_AlignShift2).
Mapping positional arguments of cell FPAddSub.AlignShift1 (FPAddSub_AlignShift1).
Mapping positional arguments of cell FPAddSub.AlignModule (FPAddSub_AlignModule).
Mapping positional arguments of cell FPAddSub.PrealignModule (FPAddSub_PrealignModule).

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341'.
Cleaned up 1 empty switch.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908 in module FPMult_16.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872 in module FPAddSub_AlignShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872 in module FPAddSub_AlignShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869 in module FPAddSub_AlignShift2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869 in module FPAddSub_AlignShift2.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845 in module FPAddSub_NormalizeShift1.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844 in module FPAddSub_NormalizeShift1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797 in module FPAddSub.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7701$3379 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7691$3371 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7681$3363 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7659$3354 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7650$3352 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7638$3348 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7626$3344 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7387$3254 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7377$3246 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7367$3238 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7355$3234 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7343$3230 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7175$3203 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7165$3195 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7155$3187 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7120$3171 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7111$3169 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7099$3165 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7087$3161 in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6857$3076 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6847$3068 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6837$3060 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6802$3044 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6793$3042 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6781$3038 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6769$3034 in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6580$2236 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6572$2232 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6564$2228 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6556$2213 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6548$2198 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6540$2191 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6532$2176 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6524$2169 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6516$2154 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6508$2147 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6500$2132 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6492$2125 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6482$2110 in module td_fused_top_tdf3_get_next_ijk.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6468$2104 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6458$2089 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6450$2085 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6442$2070 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6412$2013 in module td_fused_top_tdf3_get_next_ijk.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6400$1996 in module td_fused_top_tdf3_get_next_ijk.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6392$1994 in module td_fused_top_tdf3_get_next_ijk.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6138$1926 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6130$1911 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6122$1896 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6114$1889 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6106$1882 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6098$1867 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6090$1852 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6082$1845 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6074$1838 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6066$1832 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6058$1816 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6050$1800 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6040$1789 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6030$1778 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6022$1766 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6014$1754 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6004$1743 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5994$1732 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5986$1730 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5978$1722 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5970$1718 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5962$1714 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5954$1712 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5946$1710 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5904$1679 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5892$1667 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5880$1659 in module td_fused_top_tdf3_readInputs.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5868$1655 in module td_fused_top_tdf3_readInputs.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5860$1653 in module td_fused_top_tdf3_readInputs.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5611$1620 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5603$1612 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5595$1606 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5587$1597 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5579$1590 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5571$1584 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5563$1582 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5555$1574 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5547$1570 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5539$1566 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5531$1564 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5523$1562 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5497$1534 in module td_fused_top_tdf3_readFilters30.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5483$1519 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5471$1504 in module td_fused_top_tdf3_readFilters30.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5459$1500 in module td_fused_top_tdf3_readFilters30.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5451$1498 in module td_fused_top_tdf3_readFilters30.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5281$1454 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5273$1448 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5265$1442 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5257$1438 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5249$1432 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5241$1430 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5233$1414 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5225$1410 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5217$1408 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5209$1406 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5159$1370 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5147$1361 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5137$1358 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5127$1355 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5117$1352 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5107$1349 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5097$1346 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5071$1328 in module td_fused_top_tdf3_dot_product.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5059$1324 in module td_fused_top_tdf3_dot_product.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5051$1322 in module td_fused_top_tdf3_dot_product.
Marked 12 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4657$1236 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4639$1222 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4621$1208 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4603$1194 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4585$1180 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4577$1178 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4569$1170 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4551$1162 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4543$1158 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4535$1154 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4527$1152 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4519$1150 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4511$1146 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4503$1142 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4495$1140 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4487$1138 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4479$1114 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4471$1090 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4453$1076 in module td_fused_top_tdf3_accum_1.
Marked 5 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4435$1062 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4352$966 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4344$961 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4332$944 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4320$931 in module td_fused_top_tdf3_accum_1.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4308$927 in module td_fused_top_tdf3_accum_1.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4300$925 in module td_fused_top_tdf3_accum_1.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3952$872 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3944$870 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3936$848 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3928$844 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3920$842 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3912$836 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3904$832 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3896$826 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3888$820 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3823$776 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3815$762 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3807$748 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3799$734 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3791$720 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3779$705 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3769$702 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3759$699 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3749$696 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3739$693 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3729$690 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3719$687 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3709$684 in module td_fused_top_tdf3_accum_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3695$672 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3685$669 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3673$660 in module td_fused_top_tdf3_accum_2.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3661$656 in module td_fused_top_tdf3_accum_2.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3653$654 in module td_fused_top_tdf3_accum_2.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3342$636 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3334$632 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3326$628 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3318$624 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3310$620 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3302$616 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3282$602 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3274$594 in module td_fused_top_tdf3_accum_3.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3262$588 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3254$586 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3244$581 in module td_fused_top_tdf3_accum_3.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3119$575 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3111$568 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3103$561 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3095$557 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3087$550 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3077$542 in module td_fused_top_Block_entry_proc_proc506.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3065$533 in module td_fused_top_Block_entry_proc_proc506.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3057$531 in module td_fused_top_Block_entry_proc_proc506.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2891$513 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2883$504 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2875$497 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2867$495 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2859$491 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2851$489 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2843$480 in module td_fused_top_tdf3_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2805$468 in module td_fused_top_tdf3_adjust.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2797$466 in module td_fused_top_tdf3_adjust.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2564$433 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2556$429 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2548$427 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2540$416 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2532$409 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2524$398 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2516$391 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2508$389 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2500$385 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2492$381 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2484$379 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2426$346 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2414$342 in module td_fused_top_tdf3_writeOutputs_unaligned.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2406$340 in module td_fused_top_tdf3_writeOutputs_unaligned.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339 in module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307 in module td_fused_top_fifo_w4_d2_S_x.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306 in module td_fused_top_fifo_w4_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306 in module td_fused_top_fifo_w4_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274 in module td_fused_top_fifo_w4_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273 in module td_fused_top_fifo_w6_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241 in module td_fused_top_fifo_w6_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240 in module td_fused_top_fifo_w12_d8_S_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208 in module td_fused_top_fifo_w12_d8_S.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207 in module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175 in module td_fused_top_fifo_w16_d2_S_x0.
Removed 1 dead cases from process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174 in module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174 in module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142 in module td_fused_top_start_for_tdf3_readFilters30_U0.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1315$76 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1303$72 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1291$68 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1279$64 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1267$60 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1255$56 in module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:285$50 in module td_fused_top_tdf3_112.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:277$44 in module td_fused_top_tdf3_112.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:269$38 in module td_fused_top_tdf3_112.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:261$34 in module td_fused_top_tdf3_112.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:249$20 in module td_fused_top_tdf3_112.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:237$6 in module td_fused_top_tdf3_112.
Removed a total of 10 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 24 redundant assignments.
Promoted 309 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7541$3400'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7540$3399'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7539$3398'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7536$3395'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7535$3394'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7534$3393'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7533$3392'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7532$3391'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7531$3390'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7304$3269'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7303$3268'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7302$3267'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7301$3266'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7300$3265'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7009$3224'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7008$3223'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7007$3222'.
  Set init value: \count = 2'00
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7006$3221'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7005$3220'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7004$3219'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7003$3218'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7002$3217'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7001$3216'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7000$3215'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6999$3214'.
  Set init value: \iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6679$3097'.
  Set init value: \empty_n = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6678$3096'.
  Set init value: \full_n = 1'1
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6677$3095'.
  Set init value: \count = 2'00
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6676$3094'.
  Set init value: \reg_valid1 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6675$3093'.
  Set init value: \reg_q1 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6674$3092'.
  Set init value: \reg_valid0 = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6673$3091'.
  Set init value: \reg_q0 = 16'0000000000000000
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6672$3090'.
  Set init value: \prev_tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6671$3089'.
  Set init value: \prev_iptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6670$3088'.
  Set init value: \tptr = 1'0
Found init rule in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6669$3087'.
  Set init value: \iptr = 1'0
Found init rule in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$2260'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \start_once_reg = 1'0
  Set init value: \i_2 = 16'0000000000000000
  Set init value: \j_2 = 16'0000000000000000
  Set init value: \k_2 = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1993'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1652'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1497'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1321'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 11'00000000001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$924'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \ap_enable_reg_pp0_iter0 = 1'0
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_enable_reg_pp0_iter10 = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \ap_enable_reg_pp0_iter5 = 1'0
  Set init value: \ap_enable_reg_pp0_iter6 = 1'0
  Set init value: \ap_enable_reg_pp0_iter7 = 1'0
  Set init value: \ap_enable_reg_pp0_iter8 = 1'0
  Set init value: \ap_enable_reg_pp0_iter9 = 1'0
Found init rule in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$653'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 10'0000000001
  Set init value: \accum_in_0_preg = 16'0000000000000000
Found init rule in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$580'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_return_preg = 16'0000000000000000
Found init rule in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$530'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 23'00000000000000000000001
Found init rule in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$465'.
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_CS_fsm = 3'001
  Set init value: \outputCount_2 = 16'0000000000000000
  Set init value: \outputChanIdx_2 = 16'0000000000000000
  Set init value: \outputRow_4_0 = 16'0000000000000000
  Set init value: \outputRow_4_1 = 16'0000000000000000
  Set init value: \outputRow_4_2 = 16'0000000000000000
  Set init value: \outputRow_4_3 = 16'0000000000000000
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2209$337'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2208$336'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2207$335'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2077$304'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2076$303'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2075$302'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1945$271'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1944$270'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1943$269'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1813$238'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1812$237'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1811$236'.
  Set init value: \mOutPtr = 4'1111
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1693$205'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1692$204'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1691$203'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1573$172'.
  Set init value: \internal_full_n = 1'1
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1572$171'.
  Set init value: \internal_empty_n = 1'0
Found init rule in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1571$170'.
  Set init value: \mOutPtr = 2'11
Found init rule in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$141'.
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_3 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_2 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_1 = 1'0
  Set init value: \ap_sync_reg_channel_write_accum2_out_0_0 = 1'0
  Set init value: \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready = 1'0
  Set init value: \ap_sync_reg_tdf3_readInputs_U0_ap_ready = 1'0
Found init rule in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$55'.
  Set init value: \loop_dataflow_input_count = 16'0000000000000000
  Set init value: \loop_dataflow_output_count = 16'0000000000000000

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9142$3423'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9138$3422'.
Creating decoders for process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9131$3421'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
     1/5: $1\pipe_4[20:0]
     2/5: $1\pipe_3[40:0]
     3/5: $1\pipe_2[22:0]
     4/5: $1\pipe_1[47:0]
     5/5: $1\pipe_0[31:0]
Creating decoders for process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7860$3407'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7856$3406'.
Creating decoders for process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7849$3405'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872'.
     1/12: $0\Lvl2[10:0] [10]
     2/12: $0\Lvl2[10:0] [8]
     3/12: $0\Lvl2[10:0] [7]
     4/12: $0\Lvl2[10:0] [6]
     5/12: $0\Lvl2[10:0] [5]
     6/12: $0\Lvl2[10:0] [4]
     7/12: $0\Lvl2[10:0] [3]
     8/12: $0\Lvl2[10:0] [2]
     9/12: $0\Lvl2[10:0] [1]
    10/12: $0\Lvl2[10:0] [0]
    11/12: $0\Lvl2[10:0] [9]
    12/12: $1\i[31:0]
Creating decoders for process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8543$2870'.
Creating decoders for process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869'.
     1/12: $0\Lvl3[10:0] [10]
     2/12: $0\Lvl3[10:0] [9]
     3/12: $0\Lvl3[10:0] [8]
     4/12: $0\Lvl3[10:0] [7]
     5/12: $0\Lvl3[10:0] [6]
     6/12: $0\Lvl3[10:0] [5]
     7/12: $0\Lvl3[10:0] [4]
     8/12: $0\Lvl3[10:0] [3]
     9/12: $0\Lvl3[10:0] [2]
    10/12: $0\Lvl3[10:0] [1]
    11/12: $0\Lvl3[10:0] [0]
    12/12: $1\j[31:0]
Creating decoders for process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8444$2859'.
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845'.
     1/4: $1\Lvl3[16:0] [16:15]
     2/4: $1\Lvl3[16:0] [12:0]
     3/4: $1\Lvl3[16:0] [14]
     4/4: $1\Lvl3[16:0] [13]
Creating decoders for process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844'.
     1/4: $1\Lvl2[16:0] [16:12]
     2/4: $1\Lvl2[16:0] [3:0]
     3/4: $1\Lvl2[16:0] [11:8]
     4/4: $1\Lvl2[16:0] [7:4]
Creating decoders for process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
     1/9: $1\pipe_9[24:0]
     2/9: $1\pipe_8[35:0]
     3/9: $1\pipe_7[37:0]
     4/9: $1\pipe_6[37:0]
     5/9: $1\pipe_5[32:0]
     6/9: $1\pipe_4[40:0]
     7/9: $1\pipe_3[39:0]
     8/9: $1\pipe_2[38:0]
     9/9: $1\pipe_1[47:0]
Creating decoders for process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
     1/3: $0\res_reg[15:0]
     2/3: $0\b_reg[15:0]
     3/3: $0\a_reg[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8733$3403'.
     1/1: $0\dout_r[15:0]
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8729$3402'.
Creating decoders for process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8722$3401'.
     1/2: $0\din1_buf1[15:0]
     2/2: $0\din0_buf1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
     1/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_EN[15:0]$2791
     2/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_DATA[15:0]$2790
     3/6: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_ADDR[4:0]$2789
     4/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_EN[15:0]$2788
     5/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_DATA[15:0]$2787
     6/6: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_ADDR[4:0]$2786
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_EN[15:0]$2780
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_DATA[15:0]$2779
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_ADDR[4:0]$2778
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_EN[15:0]$2777
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_DATA[15:0]$2776
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_ADDR[4:0]$2775
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7541$3400'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7540$3399'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7539$3398'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7538$3397'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7537$3396'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7536$3395'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7535$3394'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7534$3393'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7533$3392'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7532$3391'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7531$3390'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7701$3379'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7691$3371'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7681$3363'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7659$3354'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7650$3352'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7638$3348'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7626$3344'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_EN[15:0]$2636
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_DATA[15:0]$2635
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_ADDR[5:0]$2634
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_EN[15:0]$2633
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_DATA[15:0]$2632
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_ADDR[5:0]$2631
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_EN[15:0]$2625
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_DATA[15:0]$2624
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_ADDR[5:0]$2623
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_EN[15:0]$2622
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_DATA[15:0]$2621
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_ADDR[5:0]$2620
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7304$3269'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7303$3268'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7302$3267'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7301$3266'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7300$3265'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7387$3254'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7377$3246'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7367$3238'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7355$3234'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7343$3230'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7259$2567'.
     1/1: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_EN[15:0]$2565
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_DATA[15:0]$2564
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_ADDR[4:0]$2563
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_EN[15:0]$2562
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_DATA[15:0]$2561
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_ADDR[4:0]$2560
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7009$3224'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7008$3223'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7007$3222'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7006$3221'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7005$3220'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7004$3219'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7003$3218'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7002$3217'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7001$3216'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7000$3215'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6999$3214'.
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7175$3203'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7165$3195'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7155$3187'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7120$3171'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7111$3169'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7099$3165'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7087$3161'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_EN[15:0]$2426
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_DATA[15:0]$2425
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_ADDR[2:0]$2424
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_EN[15:0]$2423
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_DATA[15:0]$2422
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_ADDR[2:0]$2421
     7/7: $0\q1[15:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
     1/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_EN[15:0]$2415
     2/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_DATA[15:0]$2414
     3/7: $2$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_ADDR[2:0]$2413
     4/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_EN[15:0]$2412
     5/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_DATA[15:0]$2411
     6/7: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_ADDR[2:0]$2410
     7/7: $0\q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6679$3097'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6678$3096'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6677$3095'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6676$3094'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6675$3093'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6674$3092'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6673$3091'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6672$3090'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6671$3089'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6670$3088'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6669$3087'.
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6857$3076'.
     1/1: $0\empty_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6847$3068'.
     1/1: $0\full_n[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6837$3060'.
     1/1: $0\count[1:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053'.
     1/2: $0\reg_valid1[0:0]
     2/2: $0\reg_q1[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046'.
     1/2: $0\reg_valid0[0:0]
     2/2: $0\reg_q0[15:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6802$3044'.
     1/1: $0\prev_tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6793$3042'.
     1/1: $0\prev_iptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6781$3038'.
     1/1: $0\tptr[0:0]
Creating decoders for process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6769$3034'.
     1/1: $0\iptr[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$2260'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6599$2240'.
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6580$2236'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6572$2232'.
     1/1: $1\start_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6564$2228'.
     1/1: $1\real_start[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6556$2213'.
     1/1: $1\internal_ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6548$2198'.
     1/1: $1\indices_2_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6540$2191'.
     1/1: $1\indices_2_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6532$2176'.
     1/1: $1\indices_2_out1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6524$2169'.
     1/1: $1\indices_2_out1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6516$2154'.
     1/1: $1\indices_1_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6508$2147'.
     1/1: $1\indices_1_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6500$2132'.
     1/1: $1\indices_0_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6492$2125'.
     1/1: $1\indices_0_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6482$2110'.
     1/2: $2\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6[15:0]
     2/2: $1\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6468$2104'.
     1/3: $3\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
     2/3: $2\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
     3/3: $1\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6458$2089'.
     1/2: $2\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6[0:0]
     2/2: $1\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6450$2085'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6442$2070'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6436$2055'.
     1/1: $0\k_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6430$2038'.
     1/1: $0\j_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6424$2019'.
     1/1: $0\i_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6412$2013'.
     1/1: $0\start_once_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6400$1996'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6392$1994'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1993'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6201$1957'.
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6138$1926'.
     1/5: $5\ap_NS_fsm[4:0]
     2/5: $4\ap_NS_fsm[4:0]
     3/5: $3\ap_NS_fsm[4:0]
     4/5: $2\ap_NS_fsm[4:0]
     5/5: $1\ap_NS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6130$1911'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6122$1896'.
     1/1: $1\indices_12_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6114$1889'.
     1/1: $1\indices_12_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6106$1882'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6098$1867'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6090$1852'.
     1/1: $1\indices_01_out_write[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6082$1845'.
     1/1: $1\indices_01_out_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6074$1838'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6066$1832'.
     1/1: $1\in_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6058$1816'.
     1/1: $1\ifmap_vec_0_0_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6050$1800'.
     1/1: $1\ifmap_vec_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6040$1789'.
     1/2: $2\ifmap_vec_0_0_d1[15:0]
     2/2: $1\ifmap_vec_0_0_d1[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6030$1778'.
     1/2: $2\ifmap_vec_0_0_d0[15:0]
     2/2: $1\ifmap_vec_0_0_d0[15:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6022$1766'.
     1/1: $1\ifmap_vec_0_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6014$1754'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6004$1743'.
     1/2: $2\ifmap_vec_0_0_address1[4:0]
     2/2: $1\ifmap_vec_0_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5994$1732'.
     1/2: $2\ifmap_vec_0_0_address0[4:0]
     2/2: $1\ifmap_vec_0_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5986$1730'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5978$1722'.
     1/1: $1\ap_phi_mux_kk_0_i_i_phi_fu_182_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5970$1718'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5962$1714'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5954$1712'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5946$1710'.
     1/1: $1\ap_condition_pp0_exit_iter0_state3[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5940$1706'.
     1/1: $0\icmp_ln25_reg_457[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
     1/3: $0\select_ln33_17_reg_482[15:0]
     2/3: $0\select_ln33_16_reg_477[15:0]
     3/3: $0\empty_117_reg_471[4:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
     1/3: $0\is_padding_reg_442[0:0]
     2/3: $0\col_coord_reg_437[15:0]
     3/3: $0\trunc_ln165_reg_432[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5918$1696'.
     1/1: $0\add_ln32_reg_452[13:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5912$1688'.
     1/1: $0\add_ln25_reg_466[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5904$1679'.
     1/1: $0\kk_0_i_i_reg_178[5:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5892$1667'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5880$1659'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5868$1655'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5860$1653'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1652'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5680$1651'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5654$1642'.
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5611$1620'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5603$1612'.
     1/1: $1\weight_vecs_0_0_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5595$1606'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5587$1597'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5579$1590'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5571$1584'.
     1/1: $1\filter_data_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5563$1582'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5555$1574'.
     1/1: $1\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5547$1570'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5539$1566'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5531$1564'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5523$1562'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5517$1560'.
     1/1: $0\tmp_reg_144[8:5]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5511$1556'.
     1/1: $0\icmp_ln49_reg_154[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5505$1550'.
     1/1: $0\add_ln49_reg_149[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5497$1534'.
     1/1: $0\kk_0_0_i_i_reg_93[5:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5483$1519'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5471$1504'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5459$1500'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5451$1498'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1497'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5322$1490'.
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5281$1454'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5273$1448'.
     1/1: $1\weight_vecs_0_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5265$1442'.
     1/1: $1\products_0_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5257$1438'.
     1/1: $1\products_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5249$1432'.
     1/1: $1\ifmap_vec_0_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5241$1430'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5233$1414'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5225$1410'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5217$1408'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5209$1406'.
     1/1: $1\ap_condition_pp0_exit_iter0_state2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5203$1400'.
     1/1: $0\trunc_ln150_reg_119[4:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5197$1396'.
     1/1: $0\mul_reg_144[15:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5190$1390'.
     1/2: $0\weight_vecs_0_0_0_load_reg_139[15:0]
     2/2: $0\ifmap_vec_0_0_load_reg_134[15:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
     1/10: $0\trunc_ln150_reg_119_pp0_iter6_reg[4:0]
     2/10: $0\trunc_ln150_reg_119_pp0_iter5_reg[4:0]
     3/10: $0\trunc_ln150_reg_119_pp0_iter4_reg[4:0]
     4/10: $0\trunc_ln150_reg_119_pp0_iter3_reg[4:0]
     5/10: $0\trunc_ln150_reg_119_pp0_iter2_reg[4:0]
     6/10: $0\icmp_ln149_reg_115_pp0_iter6_reg[0:0]
     7/10: $0\icmp_ln149_reg_115_pp0_iter5_reg[0:0]
     8/10: $0\icmp_ln149_reg_115_pp0_iter4_reg[0:0]
     9/10: $0\icmp_ln149_reg_115_pp0_iter3_reg[0:0]
    10/10: $0\icmp_ln149_reg_115_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
     1/3: $0\trunc_ln150_reg_119_pp0_iter1_reg[4:0]
     2/3: $0\icmp_ln149_reg_115_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln149_reg_115[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5159$1370'.
     1/1: $0\ic_0_0_reg_69[5:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5147$1361'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5137$1358'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5127$1355'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5117$1352'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5107$1349'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5097$1346'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5071$1328'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5059$1324'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5051$1322'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1321'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4844$1293'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4814$1289'.
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4657$1236'.
     1/12: $12\ap_NS_fsm[10:0]
     2/12: $11\ap_NS_fsm[10:0]
     3/12: $10\ap_NS_fsm[10:0]
     4/12: $9\ap_NS_fsm[10:0]
     5/12: $8\ap_NS_fsm[10:0]
     6/12: $7\ap_NS_fsm[10:0]
     7/12: $6\ap_NS_fsm[10:0]
     8/12: $5\ap_NS_fsm[10:0]
     9/12: $4\ap_NS_fsm[10:0]
    10/12: $3\ap_NS_fsm[10:0]
    11/12: $2\ap_NS_fsm[10:0]
    12/12: $1\ap_NS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4639$1222'.
     1/5: $5\grp_fu_310_p1[15:0]
     2/5: $4\grp_fu_310_p1[15:0]
     3/5: $3\grp_fu_310_p1[15:0]
     4/5: $2\grp_fu_310_p1[15:0]
     5/5: $1\grp_fu_310_p1[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4621$1208'.
     1/5: $5\grp_fu_310_p0[15:0]
     2/5: $4\grp_fu_310_p0[15:0]
     3/5: $3\grp_fu_310_p0[15:0]
     4/5: $2\grp_fu_310_p0[15:0]
     5/5: $1\grp_fu_310_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4603$1194'.
     1/5: $5\grp_fu_305_p1[15:0]
     2/5: $4\grp_fu_305_p1[15:0]
     3/5: $3\grp_fu_305_p1[15:0]
     4/5: $2\grp_fu_305_p1[15:0]
     5/5: $1\grp_fu_305_p1[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4585$1180'.
     1/5: $5\grp_fu_305_p0[15:0]
     2/5: $4\grp_fu_305_p0[15:0]
     3/5: $3\grp_fu_305_p0[15:0]
     4/5: $2\grp_fu_305_p0[15:0]
     5/5: $1\grp_fu_305_p0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4577$1178'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4569$1170'.
     1/1: $1\ap_phi_mux_x_phi_fu_172_p4[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4551$1162'.
     1/5: $5\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     2/5: $4\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     3/5: $3\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     4/5: $2\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
     5/5: $1\ap_phi_mux_phi_ln45_phi_fu_290_p8[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4543$1158'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4535$1154'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4527$1152'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4519$1150'.
     1/1: $1\ap_condition_pp0_exit_iter0_state4[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4511$1146'.
     1/1: $1\accum_out_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4503$1142'.
     1/1: $1\accum_out_we0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4495$1140'.
     1/1: $1\accum_out_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4487$1138'.
     1/1: $1\accum_out_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4479$1114'.
     1/1: $1\accum_in_0_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4471$1090'.
     1/1: $1\accum_in_0_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4453$1076'.
     1/5: $5\accum_in_0_address1[4:0]
     2/5: $4\accum_in_0_address1[4:0]
     3/5: $3\accum_in_0_address1[4:0]
     4/5: $2\accum_in_0_address1[4:0]
     5/5: $1\accum_in_0_address1[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4435$1062'.
     1/5: $5\accum_in_0_address0[4:0]
     2/5: $4\accum_in_0_address0[4:0]
     3/5: $3\accum_in_0_address0[4:0]
     4/5: $2\accum_in_0_address0[4:0]
     5/5: $1\accum_in_0_address0[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4429$1056'.
     1/1: $0\trunc_ln25_reg_496[4:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4422$1052'.
     1/2: $0\tmp_reg_492_pp0_iter1_reg[0:0]
     2/2: $0\tmp_reg_492[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4415$1044'.
     1/2: $0\psum_6_07_reg_192[15:0]
     2/2: $0\psum_7_08_reg_180[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4408$1036'.
     1/2: $0\psum_4_05_reg_216[15:0]
     2/2: $0\psum_5_06_reg_204[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4401$1028'.
     1/2: $0\psum_2_03_reg_240[15:0]
     2/2: $0\psum_3_04_reg_228[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4394$1020'.
     1/2: $0\psum_0_01_reg_264[15:0]
     2/2: $0\psum_1_02_reg_252[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4388$1012'.
     1/1: $0\add_ln25_reg_586[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4381$1004'.
     1/2: $0\accum_in_0_load_21_reg_581[15:0]
     2/2: $0\accum_in_0_load_20_reg_576[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4374$996'.
     1/2: $0\accum_in_0_load_19_reg_561[15:0]
     2/2: $0\accum_in_0_load_18_reg_556[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4367$988'.
     1/2: $0\accum_in_0_load_17_reg_541[15:0]
     2/2: $0\accum_in_0_load_16_reg_536[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4360$980'.
     1/2: $0\accum_in_0_load_15_reg_521[15:0]
     2/2: $0\accum_in_0_load_reg_516[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4352$966'.
     1/1: $0\x_reg_168[5:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4344$961'.
     1/1: $0\q_reg_276[3:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4332$944'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4320$931'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4308$927'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4300$925'.
     1/1: $0\ap_CS_fsm[10:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$924'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4005$899'.
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3952$872'.
     1/4: $4\ap_NS_fsm[2:0]
     2/4: $3\ap_NS_fsm[2:0]
     3/4: $2\ap_NS_fsm[2:0]
     4/4: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3944$870'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3936$848'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3928$844'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3920$842'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3912$836'.
     1/1: $1\ap_condition_pp0_flush_enable[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3904$832'.
     1/1: $1\ap_condition_pp0_exit_iter9_state11[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3896$826'.
     1/1: $1\accum_in_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3888$820'.
     1/1: $1\accum_in_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3882$814'.
     1/1: $0\trunc_ln61_reg_384[1:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3876$810'.
     1/1: $0\sum0_reg_431[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
     1/16: $0\trunc_ln61_reg_384_pp0_iter9_reg[1:0]
     2/16: $0\trunc_ln61_reg_384_pp0_iter8_reg[1:0]
     3/16: $0\trunc_ln61_reg_384_pp0_iter7_reg[1:0]
     4/16: $0\trunc_ln61_reg_384_pp0_iter6_reg[1:0]
     5/16: $0\trunc_ln61_reg_384_pp0_iter5_reg[1:0]
     6/16: $0\trunc_ln61_reg_384_pp0_iter4_reg[1:0]
     7/16: $0\trunc_ln61_reg_384_pp0_iter3_reg[1:0]
     8/16: $0\trunc_ln61_reg_384_pp0_iter2_reg[1:0]
     9/16: $0\icmp_ln60_reg_380_pp0_iter9_reg[0:0]
    10/16: $0\icmp_ln60_reg_380_pp0_iter8_reg[0:0]
    11/16: $0\icmp_ln60_reg_380_pp0_iter7_reg[0:0]
    12/16: $0\icmp_ln60_reg_380_pp0_iter6_reg[0:0]
    13/16: $0\icmp_ln60_reg_380_pp0_iter5_reg[0:0]
    14/16: $0\icmp_ln60_reg_380_pp0_iter4_reg[0:0]
    15/16: $0\icmp_ln60_reg_380_pp0_iter3_reg[0:0]
    16/16: $0\icmp_ln60_reg_380_pp0_iter2_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
     1/3: $0\trunc_ln61_reg_384_pp0_iter1_reg[1:0]
     2/3: $0\icmp_ln60_reg_380_pp0_iter1_reg[0:0]
     3/3: $0\icmp_ln60_reg_380[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
     1/4: $0\accum_out_3_04_reg_158[15:0]
     2/4: $0\accum_out_2_05_reg_146[15:0]
     3/4: $0\accum_out_0_06_reg_134[15:0]
     4/4: $0\accum_out_1_07_reg_122[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3831$790'.
     1/2: $0\accum_in_load_1_reg_426[15:0]
     2/2: $0\accum_in_load_reg_421[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3823$776'.
     1/1: $0\write_flag_0_reg_100[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3815$762'.
     1/1: $0\write_flag9_0_reg_89[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3807$748'.
     1/1: $0\write_flag6_0_reg_78[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3799$734'.
     1/1: $0\write_flag3_0_reg_67[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3791$720'.
     1/1: $0\out_idx_reg_111[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3779$705'.
     1/1: $0\ap_enable_reg_pp0_iter9[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3769$702'.
     1/1: $0\ap_enable_reg_pp0_iter8[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3759$699'.
     1/1: $0\ap_enable_reg_pp0_iter7[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3749$696'.
     1/1: $0\ap_enable_reg_pp0_iter6[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3739$693'.
     1/1: $0\ap_enable_reg_pp0_iter5[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3729$690'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3719$687'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3709$684'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3695$672'.
     1/1: $0\ap_enable_reg_pp0_iter10[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3685$669'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3673$660'.
     1/1: $0\ap_enable_reg_pp0_iter0[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3661$656'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3653$654'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$653'.
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3398$647'.
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3342$636'.
     1/3: $3\ap_NS_fsm[9:0]
     2/3: $2\ap_NS_fsm[9:0]
     3/3: $1\ap_NS_fsm[9:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3334$632'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3326$628'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3318$624'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3310$620'.
     1/1: $1\accum_in_0_ap_vld[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3302$616'.
     1/1: $1\accum_in_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3296$612'.
     1/1: $0\tmp_reg_146[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3290$610'.
     1/1: $0\add_ln87_reg_138[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3282$602'.
     1/1: $0\sum_01_reg_74[15:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3274$594'.
     1/1: $0\i_1_1_reg_63[2:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3262$588'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3254$586'.
     1/1: $0\ap_CS_fsm[9:0]
Creating decoders for process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3244$581'.
     1/1: $0\accum_in_0_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$580'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3132$576'.
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3119$575'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3111$568'.
     1/1: $1\ap_return[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3103$561'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3095$557'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3087$550'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3077$542'.
     1/1: $0\ap_return_preg[15:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3065$533'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3057$531'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$530'.
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2992$522'.
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2891$513'.
     1/2: $2\ap_NS_fsm[22:0]
     2/2: $1\ap_NS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2883$504'.
     1/1: $1\indices_23_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2875$497'.
     1/1: $1\indices_23_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2867$495'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2859$491'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2851$489'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2843$480'.
     1/1: $1\adjustments_ce0[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
     1/3: $0\tmp_228_i_i_reg_164[15:0]
     2/3: $0\tmp_227_i_i_reg_159[15:0]
     3/3: $0\trunc_ln220_reg_154[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2829$476'.
     1/1: $0\sub_i_i_i_reg_179[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2823$474'.
     1/1: $0\mul_i_i_i_reg_189[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2817$472'.
     1/1: $0\add_i_i_i_reg_199[15:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2805$468'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2797$466'.
     1/1: $0\ap_CS_fsm[22:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$465'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2645$464'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2599$448'.
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2564$433'.
     1/2: $2\ap_NS_fsm[2:0]
     2/2: $1\ap_NS_fsm[2:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2556$429'.
     1/1: $1\out_data_we1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2548$427'.
     1/1: $1\out_data_ce1[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2540$416'.
     1/1: $1\indices_12_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2532$409'.
     1/1: $1\indices_12_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2524$398'.
     1/1: $1\indices_01_read[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2516$391'.
     1/1: $1\indices_01_blk_n[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2508$389'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2500$385'.
     1/1: $1\ap_phi_mux_empty_phi_fu_112_p4[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2492$381'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2484$379'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2478$375'.
     1/1: $0\outputRow_4_3[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2472$371'.
     1/1: $0\outputRow_4_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2466$367'.
     1/1: $0\outputRow_4_1[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2460$363'.
     1/1: $0\outputRow_4_0[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2454$361'.
     1/1: $0\outputCount_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2448$357'.
     1/1: $0\outputChanIdx_2[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2441$355'.
     1/2: $0\indices_12_read_reg_315[11:0]
     2/2: $0\indices_01_read_reg_309[5:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2434$353'.
     1/2: $0\icmp_ln88_reg_333[0:0]
     2/2: $0\shl_ln89_reg_320[13:2]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2426$346'.
     1/1: $0\empty_reg_109[15:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2414$342'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2406$340'.
     1/1: $0\ap_CS_fsm[2:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2276$338'.
     1/2: $0\sr_1[3:0]
     2/2: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2209$337'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2208$336'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2207$335'.
Creating decoders for process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306'.
     1/1: $1\q[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
     1/8: $0\sr_7[3:0]
     2/8: $0\sr_6[3:0]
     3/8: $0\sr_5[3:0]
     4/8: $0\sr_4[3:0]
     5/8: $0\sr_3[3:0]
     6/8: $0\sr_2[3:0]
     7/8: $0\sr_1[3:0]
     8/8: $0\sr_0[3:0]
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2077$304'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2076$303'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2075$302'.
Creating decoders for process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273'.
     1/1: $1\q[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
     1/8: $0\sr_7[5:0]
     2/8: $0\sr_6[5:0]
     3/8: $0\sr_5[5:0]
     4/8: $0\sr_4[5:0]
     5/8: $0\sr_3[5:0]
     6/8: $0\sr_2[5:0]
     7/8: $0\sr_1[5:0]
     8/8: $0\sr_0[5:0]
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1945$271'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1944$270'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1943$269'.
Creating decoders for process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240'.
     1/1: $1\q[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
     1/8: $0\sr_7[11:0]
     2/8: $0\sr_6[11:0]
     3/8: $0\sr_5[11:0]
     4/8: $0\sr_4[11:0]
     5/8: $0\sr_3[11:0]
     6/8: $0\sr_2[11:0]
     7/8: $0\sr_1[11:0]
     8/8: $0\sr_0[11:0]
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1813$238'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1812$237'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1811$236'.
Creating decoders for process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[3:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207'.
     1/1: $1\q[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1760$206'.
     1/2: $0\sr_1[15:0]
     2/2: $0\sr_0[15:0]
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1693$205'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1692$204'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1691$203'.
Creating decoders for process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174'.
     1/1: $1\q[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1640$173'.
     1/2: $0\sr_1[0:0]
     2/2: $0\sr_0[0:0]
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1573$172'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1572$171'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1571$170'.
Creating decoders for process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
     1/3: $0\internal_full_n[0:0]
     2/3: $0\internal_empty_n[0:0]
     3/3: $0\mOutPtr[1:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$141'.
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1315$76'.
     1/1: $0\ap_sync_reg_tdf3_readInputs_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1303$72'.
     1/1: $0\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1291$68'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_3[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1279$64'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_2[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1267$60'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_1[0:0]
Creating decoders for process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1255$56'.
     1/1: $0\ap_sync_reg_channel_write_accum2_out_0_0[0:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$55'.
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:285$50'.
     1/1: $1\dataflow_in_loop_TOP_LOOP48628_U0_ap_continue[0:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:277$44'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:269$38'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:261$34'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:249$20'.
     1/1: $0\loop_dataflow_output_count[15:0]
Creating decoders for process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:237$6'.
     1/1: $0\loop_dataflow_input_count[15:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\FPMult_16.\pipe_1' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
No latch inferred for signal `\FPMult_16.\pipe_2' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
No latch inferred for signal `\FPMult_16.\pipe_3' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
No latch inferred for signal `\FPMult_16.\pipe_4' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
No latch inferred for signal `\FPMult_16.\pipe_0' from process `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl2' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872'.
Latch inferred for signal `\FPAddSub_AlignShift1.\i' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872': $auto$proc_dlatch.cc:427:proc_dlatch$6081
No latch inferred for signal `\FPAddSub_AlignShift1.\Lvl1' from process `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8543$2870'.
No latch inferred for signal `\FPAddSub_AlignShift2.\Lvl3' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869'.
Latch inferred for signal `\FPAddSub_AlignShift2.\j' from process `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869': $auto$proc_dlatch.cc:427:proc_dlatch$6090
No latch inferred for signal `\FPAddSub_NormalizeModule.\Lvl1' from process `\FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8444$2859'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl3' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845'.
No latch inferred for signal `\FPAddSub_NormalizeShift1.\Lvl2' from process `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844'.
No latch inferred for signal `\FPAddSub.\pipe_1' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_2' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_3' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_4' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_5' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_6' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_7' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_8' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `\FPAddSub.\pipe_9' from process `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_valid1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7538$3397'.
No latch inferred for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_q1' from process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7537$3396'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_block_state1' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6599$2240'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_NS_fsm' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6580$2236'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\start_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6572$2232'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\real_start' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6564$2228'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\internal_ap_ready' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6556$2213'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6548$2198'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6540$2191'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6532$2176'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_2_out1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6524$2169'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6516$2154'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_1_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6508$2147'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_write' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6500$2132'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\indices_0_blk_n' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6492$2125'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_k_14_new_0_i_phi_fu_104_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6482$2110'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_new_0_i_phi_fu_91_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6468$2104'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_phi_mux_j_14_flag_0_i_phi_fu_77_p6' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6458$2089'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_idle' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6450$2085'.
No latch inferred for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done' from process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6442$2070'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_block_state1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6201$1957'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_NS_fsm' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6138$1926'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6130$1911'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6122$1896'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6114$1889'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_12_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6106$1882'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_read' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6098$1867'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_write' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6090$1852'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_out_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6082$1845'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\indices_01_blk_n' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6074$1838'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\in_data_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6066$1832'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6058$1816'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_we0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6050$1800'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6040$1789'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_d0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6030$1778'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6022$1766'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6014$1754'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address1' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6004$1743'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ifmap_vec_0_0_address0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5994$1732'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_ready' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5986$1730'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_phi_mux_kk_0_i_i_phi_fu_182_p4' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5978$1722'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle_pp0' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5970$1718'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_idle' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5962$1714'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_done' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5954$1712'.
No latch inferred for signal `\td_fused_top_tdf3_readInputs.\ap_condition_pp0_exit_iter0_state3' from process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5946$1710'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_block_state1' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5654$1642'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_NS_fsm' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5611$1620'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_we0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5603$1612'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5595$1606'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\indices_23_read' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5587$1597'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\indices_23_blk_n' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5579$1590'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\filter_data_ce0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5571$1584'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_ready' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5563$1582'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_phi_mux_kk_0_0_i_i_phi_fu_97_p4' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5555$1574'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle_pp0' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5547$1570'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_idle' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5539$1566'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_done' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5531$1564'.
No latch inferred for signal `\td_fused_top_tdf3_readFilters30.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5523$1562'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_block_state1' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5322$1490'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_NS_fsm' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5281$1454'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5273$1448'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_we0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5265$1442'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\products_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5257$1438'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_ce0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5249$1432'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_ready' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5241$1430'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle_pp0' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5233$1414'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_idle' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5225$1410'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_done' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5217$1408'.
No latch inferred for signal `\td_fused_top_tdf3_dot_product.\ap_condition_pp0_exit_iter0_state2' from process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5209$1406'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_570' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4844$1293'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_block_state1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4814$1289'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4657$1236'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_310_p1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4639$1222'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_310_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4621$1208'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4603$1194'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\grp_fu_305_p0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4585$1180'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_ready' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4577$1178'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_x_phi_fu_172_p4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4569$1170'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_phi_mux_phi_ln45_phi_fu_290_p8' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4551$1162'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4543$1158'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_idle' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4535$1154'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_done' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4527$1152'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\ap_condition_pp0_exit_iter0_state4' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4519$1150'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4511$1146'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_we0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4503$1142'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4495$1140'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_out_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4487$1138'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4479$1114'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_ce0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4471$1090'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address1' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4453$1076'.
No latch inferred for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_address0' from process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4435$1062'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_block_state1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4005$899'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3952$872'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_ready' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3944$870'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle_pp0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3936$848'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_idle' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3928$844'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_done' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3920$842'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_condition_pp0_flush_enable' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3912$836'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\ap_condition_pp0_exit_iter9_state11' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3904$832'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce1' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3896$826'.
No latch inferred for signal `\td_fused_top_tdf3_accum_2.\accum_in_ce0' from process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3888$820'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_block_state1' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3398$647'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_NS_fsm' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3342$636'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_ready' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3334$632'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_idle' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3326$628'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\ap_done' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3318$624'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\accum_in_0_ap_vld' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3310$620'.
No latch inferred for signal `\td_fused_top_tdf3_accum_3.\accum_in_0' from process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3302$616'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_block_state1' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3132$576'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_NS_fsm' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3119$575'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_return' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3111$568'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_ready' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3103$561'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_idle' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3095$557'.
No latch inferred for signal `\td_fused_top_Block_entry_proc_proc506.\ap_done' from process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3087$550'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_block_state1' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2992$522'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_NS_fsm' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2891$513'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\indices_23_read' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2883$504'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\indices_23_blk_n' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2875$497'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_ready' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2867$495'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_idle' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2859$491'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\ap_done' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2851$489'.
No latch inferred for signal `\td_fused_top_tdf3_adjust.\adjustments_ce0' from process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2843$480'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_block_state1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2599$448'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_NS_fsm' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2564$433'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_we1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2556$429'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\out_data_ce1' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2548$427'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2540$416'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2532$409'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2524$398'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_blk_n' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2516$391'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_ready' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2508$389'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_phi_mux_empty_phi_fu_112_p4' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2500$385'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_idle' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2492$381'.
No latch inferred for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done' from process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2484$379'.
No latch inferred for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\q' from process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339'.
No latch inferred for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306'.
No latch inferred for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273'.
No latch inferred for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\q' from process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240'.
No latch inferred for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\q' from process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207'.
No latch inferred for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\q' from process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174'.
No latch inferred for signal `\td_fused_top_tdf3_112.\dataflow_in_loop_TOP_LOOP48628_U0_ap_continue' from process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:285$50'.
No latch inferred for signal `\td_fused_top_tdf3_112.\ap_ready' from process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:277$44'.
No latch inferred for signal `\td_fused_top_tdf3_112.\ap_idle' from process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:269$38'.
No latch inferred for signal `\td_fused_top_tdf3_112.\ap_done' from process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:261$34'.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\dout_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9142$3423'.
  created $dff cell `$procdff$6091' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\ce_r' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9138$3422'.
  created $dff cell `$procdff$6092' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din0_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9131$3421'.
  created $dff cell `$procdff$6093' with positive edge clock.
Creating register for signal `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.\din1_buf1' using process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9131$3421'.
  created $dff cell `$procdff$6094' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\a_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
  created $dff cell `$procdff$6095' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\b_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
  created $dff cell `$procdff$6096' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hmul_3_max_dsp_16.\res_reg' using process `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
  created $dff cell `$procdff$6097' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\dout_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7860$3407'.
  created $dff cell `$procdff$6098' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\ce_r' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7856$3406'.
  created $dff cell `$procdff$6099' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din0_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7849$3405'.
  created $dff cell `$procdff$6100' with positive edge clock.
Creating register for signal `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.\din1_buf1' using process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7849$3405'.
  created $dff cell `$procdff$6101' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\a_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
  created $dff cell `$procdff$6102' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\b_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
  created $dff cell `$procdff$6103' with positive edge clock.
Creating register for signal `\td_fused_top_ap_hadd_6_full_dsp_16.\res_reg' using process `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
  created $dff cell `$procdff$6104' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\dout_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8733$3403'.
  created $dff cell `$procdff$6105' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\ce_r' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8729$3402'.
  created $dff cell `$procdff$6106' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din0_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8722$3401'.
  created $dff cell `$procdff$6107' with positive edge clock.
Creating register for signal `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.\din1_buf1' using process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8722$3401'.
  created $dff cell `$procdff$6108' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
  created $dff cell `$procdff$6109' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
  created $dff cell `$procdff$6110' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7793$2770_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
  created $dff cell `$procdff$6111' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
  created $dff cell `$procdff$6112' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
  created $dff cell `$procdff$6113' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
  created $dff cell `$procdff$6114' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7783$2769_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
  created $dff cell `$procdff$6115' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7701$3379'.
  created $dff cell `$procdff$6116' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7691$3371'.
  created $dff cell `$procdff$6117' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7681$3363'.
  created $dff cell `$procdff$6118' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356'.
  created $dff cell `$procdff$6119' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356'.
  created $dff cell `$procdff$6120' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7659$3354'.
  created $dff cell `$procdff$6121' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7650$3352'.
  created $dff cell `$procdff$6122' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7638$3348'.
  created $dff cell `$procdff$6123' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7626$3344'.
  created $dff cell `$procdff$6124' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
  created $dff cell `$procdff$6125' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
  created $dff cell `$procdff$6126' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
  created $dff cell `$procdff$6127' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7483$2615_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
  created $dff cell `$procdff$6128' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
  created $dff cell `$procdff$6129' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
  created $dff cell `$procdff$6130' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
  created $dff cell `$procdff$6131' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7473$2614_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
  created $dff cell `$procdff$6132' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7387$3254'.
  created $dff cell `$procdff$6133' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7377$3246'.
  created $dff cell `$procdff$6134' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7367$3238'.
  created $dff cell `$procdff$6135' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7355$3234'.
  created $dff cell `$procdff$6136' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7343$3230'.
  created $dff cell `$procdff$6137' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7259$2567'.
  created $dff cell `$procdff$6138' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
  created $dff cell `$procdff$6139' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
  created $dff cell `$procdff$6140' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
  created $dff cell `$procdff$6141' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7253$2555_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
  created $dff cell `$procdff$6142' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\empty_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7175$3203'.
  created $dff cell `$procdff$6143' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\full_n' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7165$3195'.
  created $dff cell `$procdff$6144' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\count' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7155$3187'.
  created $dff cell `$procdff$6145' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_q1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180'.
  created $dff cell `$procdff$6146' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_valid1' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180'.
  created $dff cell `$procdff$6147' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_q0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173'.
  created $dff cell `$procdff$6148' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\reg_valid0' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173'.
  created $dff cell `$procdff$6149' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\prev_tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7120$3171'.
  created $dff cell `$procdff$6150' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\prev_iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7111$3169'.
  created $dff cell `$procdff$6151' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\tptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7099$3165'.
  created $dff cell `$procdff$6152' with positive edge clock.
Creating register for signal `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.\iptr' using process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7087$3161'.
  created $dff cell `$procdff$6153' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.\q1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
  created $dff cell `$procdff$6154' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
  created $dff cell `$procdff$6155' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
  created $dff cell `$procdff$6156' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6953$2405_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
  created $dff cell `$procdff$6157' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.\q0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
  created $dff cell `$procdff$6158' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_ADDR' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
  created $dff cell `$procdff$6159' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_DATA' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
  created $dff cell `$procdff$6160' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6943$2404_EN' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
  created $dff cell `$procdff$6161' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\empty_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6857$3076'.
  created $dff cell `$procdff$6162' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\full_n' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6847$3068'.
  created $dff cell `$procdff$6163' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\count' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6837$3060'.
  created $dff cell `$procdff$6164' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_q1' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053'.
  created $dff cell `$procdff$6165' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_valid1' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053'.
  created $dff cell `$procdff$6166' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_q0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046'.
  created $dff cell `$procdff$6167' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\reg_valid0' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046'.
  created $dff cell `$procdff$6168' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\prev_tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6802$3044'.
  created $dff cell `$procdff$6169' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\prev_iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6793$3042'.
  created $dff cell `$procdff$6170' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\tptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6781$3038'.
  created $dff cell `$procdff$6171' with positive edge clock.
Creating register for signal `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.\iptr' using process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6769$3034'.
  created $dff cell `$procdff$6172' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\k_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6436$2055'.
  created $dff cell `$procdff$6173' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\j_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6430$2038'.
  created $dff cell `$procdff$6174' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\i_2' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6424$2019'.
  created $dff cell `$procdff$6175' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\start_once_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6412$2013'.
  created $dff cell `$procdff$6176' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_done_reg' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6400$1996'.
  created $dff cell `$procdff$6177' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_get_next_ijk.\ap_CS_fsm' using process `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6392$1994'.
  created $dff cell `$procdff$6178' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\icmp_ln25_reg_457' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5940$1706'.
  created $dff cell `$procdff$6179' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\empty_117_reg_471' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
  created $dff cell `$procdff$6180' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_16_reg_477' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
  created $dff cell `$procdff$6181' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\select_ln33_17_reg_482' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
  created $dff cell `$procdff$6182' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\trunc_ln165_reg_432' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
  created $dff cell `$procdff$6183' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\col_coord_reg_437' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
  created $dff cell `$procdff$6184' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\is_padding_reg_442' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
  created $dff cell `$procdff$6185' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln32_reg_452' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5918$1696'.
  created $dff cell `$procdff$6186' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\add_ln25_reg_466' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5912$1688'.
  created $dff cell `$procdff$6187' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\kk_0_i_i_reg_178' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5904$1679'.
  created $dff cell `$procdff$6188' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5892$1667'.
  created $dff cell `$procdff$6189' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5880$1659'.
  created $dff cell `$procdff$6190' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_done_reg' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5868$1655'.
  created $dff cell `$procdff$6191' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readInputs.\ap_CS_fsm' using process `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5860$1653'.
  created $dff cell `$procdff$6192' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_144 [4:0]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5680$1651'.
  created $dff cell `$procdff$6193' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\tmp_reg_144 [8:5]' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5517$1560'.
  created $dff cell `$procdff$6194' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\icmp_ln49_reg_154' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5511$1556'.
  created $dff cell `$procdff$6195' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\add_ln49_reg_149' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5505$1550'.
  created $dff cell `$procdff$6196' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\kk_0_0_i_i_reg_93' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5497$1534'.
  created $dff cell `$procdff$6197' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5483$1519'.
  created $dff cell `$procdff$6198' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5471$1504'.
  created $dff cell `$procdff$6199' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_done_reg' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5459$1500'.
  created $dff cell `$procdff$6200' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_readFilters30.\ap_CS_fsm' using process `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5451$1498'.
  created $dff cell `$procdff$6201' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5203$1400'.
  created $dff cell `$procdff$6202' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\mul_reg_144' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5197$1396'.
  created $dff cell `$procdff$6203' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ifmap_vec_0_0_load_reg_134' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5190$1390'.
  created $dff cell `$procdff$6204' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\weight_vecs_0_0_0_load_reg_139' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5190$1390'.
  created $dff cell `$procdff$6205' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter2_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6206' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter3_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6207' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter4_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6208' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter5_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6209' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter6_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6210' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter2_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6211' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter3_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6212' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter4_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6213' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter5_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6214' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter6_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
  created $dff cell `$procdff$6215' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
  created $dff cell `$procdff$6216' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\icmp_ln149_reg_115_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
  created $dff cell `$procdff$6217' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\trunc_ln150_reg_119_pp0_iter1_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
  created $dff cell `$procdff$6218' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ic_0_0_reg_69' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5159$1370'.
  created $dff cell `$procdff$6219' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5147$1361'.
  created $dff cell `$procdff$6220' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5137$1358'.
  created $dff cell `$procdff$6221' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5127$1355'.
  created $dff cell `$procdff$6222' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5117$1352'.
  created $dff cell `$procdff$6223' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5107$1349'.
  created $dff cell `$procdff$6224' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5097$1346'.
  created $dff cell `$procdff$6225' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341'.
  created $dff cell `$procdff$6226' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5071$1328'.
  created $dff cell `$procdff$6227' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_done_reg' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5059$1324'.
  created $dff cell `$procdff$6228' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_dot_product.\ap_CS_fsm' using process `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5051$1322'.
  created $dff cell `$procdff$6229' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\trunc_ln25_reg_496' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4429$1056'.
  created $dff cell `$procdff$6230' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_492' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4422$1052'.
  created $dff cell `$procdff$6231' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\tmp_reg_492_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4422$1052'.
  created $dff cell `$procdff$6232' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_7_08_reg_180' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4415$1044'.
  created $dff cell `$procdff$6233' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_6_07_reg_192' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4415$1044'.
  created $dff cell `$procdff$6234' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_5_06_reg_204' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4408$1036'.
  created $dff cell `$procdff$6235' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_4_05_reg_216' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4408$1036'.
  created $dff cell `$procdff$6236' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_3_04_reg_228' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4401$1028'.
  created $dff cell `$procdff$6237' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_2_03_reg_240' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4401$1028'.
  created $dff cell `$procdff$6238' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_1_02_reg_252' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4394$1020'.
  created $dff cell `$procdff$6239' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\psum_0_01_reg_264' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4394$1020'.
  created $dff cell `$procdff$6240' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\add_ln25_reg_586' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4388$1012'.
  created $dff cell `$procdff$6241' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_20_reg_576' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4381$1004'.
  created $dff cell `$procdff$6242' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_21_reg_581' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4381$1004'.
  created $dff cell `$procdff$6243' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_18_reg_556' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4374$996'.
  created $dff cell `$procdff$6244' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_19_reg_561' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4374$996'.
  created $dff cell `$procdff$6245' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_16_reg_536' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4367$988'.
  created $dff cell `$procdff$6246' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_17_reg_541' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4367$988'.
  created $dff cell `$procdff$6247' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_reg_516' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4360$980'.
  created $dff cell `$procdff$6248' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\accum_in_0_load_15_reg_521' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4360$980'.
  created $dff cell `$procdff$6249' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\x_reg_168' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4352$966'.
  created $dff cell `$procdff$6250' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\q_reg_276' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4344$961'.
  created $dff cell `$procdff$6251' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4332$944'.
  created $dff cell `$procdff$6252' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4320$931'.
  created $dff cell `$procdff$6253' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_done_reg' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4308$927'.
  created $dff cell `$procdff$6254' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_1.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4300$925'.
  created $dff cell `$procdff$6255' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3882$814'.
  created $dff cell `$procdff$6256' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\sum0_reg_431' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3876$810'.
  created $dff cell `$procdff$6257' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter2_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6258' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter3_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6259' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter4_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6260' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter5_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6261' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter6_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6262' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter7_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6263' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter8_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6264' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter9_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6265' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter2_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6266' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter3_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6267' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter4_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6268' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter5_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6269' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter6_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6270' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter7_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6271' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter8_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6272' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter9_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
  created $dff cell `$procdff$6273' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
  created $dff cell `$procdff$6274' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\icmp_ln60_reg_380_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
  created $dff cell `$procdff$6275' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\trunc_ln61_reg_384_pp0_iter1_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
  created $dff cell `$procdff$6276' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_1_07_reg_122' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
  created $dff cell `$procdff$6277' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_0_06_reg_134' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
  created $dff cell `$procdff$6278' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_2_05_reg_146' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
  created $dff cell `$procdff$6279' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_out_3_04_reg_158' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
  created $dff cell `$procdff$6280' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_load_reg_421' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3831$790'.
  created $dff cell `$procdff$6281' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\accum_in_load_1_reg_426' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3831$790'.
  created $dff cell `$procdff$6282' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag_0_reg_100' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3823$776'.
  created $dff cell `$procdff$6283' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag9_0_reg_89' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3815$762'.
  created $dff cell `$procdff$6284' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag6_0_reg_78' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3807$748'.
  created $dff cell `$procdff$6285' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\write_flag3_0_reg_67' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3799$734'.
  created $dff cell `$procdff$6286' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\out_idx_reg_111' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3791$720'.
  created $dff cell `$procdff$6287' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter9' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3779$705'.
  created $dff cell `$procdff$6288' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter8' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3769$702'.
  created $dff cell `$procdff$6289' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter7' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3759$699'.
  created $dff cell `$procdff$6290' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter6' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3749$696'.
  created $dff cell `$procdff$6291' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter5' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3739$693'.
  created $dff cell `$procdff$6292' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter4' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3729$690'.
  created $dff cell `$procdff$6293' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter3' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3719$687'.
  created $dff cell `$procdff$6294' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter2' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3709$684'.
  created $dff cell `$procdff$6295' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter10' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3695$672'.
  created $dff cell `$procdff$6296' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter1' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3685$669'.
  created $dff cell `$procdff$6297' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_enable_reg_pp0_iter0' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3673$660'.
  created $dff cell `$procdff$6298' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_done_reg' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3661$656'.
  created $dff cell `$procdff$6299' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_2.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3653$654'.
  created $dff cell `$procdff$6300' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\tmp_reg_146' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3296$612'.
  created $dff cell `$procdff$6301' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\add_ln87_reg_138' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3290$610'.
  created $dff cell `$procdff$6302' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\sum_01_reg_74' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3282$602'.
  created $dff cell `$procdff$6303' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\i_1_1_reg_63' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3274$594'.
  created $dff cell `$procdff$6304' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\ap_done_reg' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3262$588'.
  created $dff cell `$procdff$6305' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\ap_CS_fsm' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3254$586'.
  created $dff cell `$procdff$6306' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_accum_3.\accum_in_0_preg' using process `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3244$581'.
  created $dff cell `$procdff$6307' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_return_preg' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3077$542'.
  created $dff cell `$procdff$6308' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_done_reg' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3065$533'.
  created $dff cell `$procdff$6309' with positive edge clock.
Creating register for signal `\td_fused_top_Block_entry_proc_proc506.\ap_CS_fsm' using process `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3057$531'.
  created $dff cell `$procdff$6310' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\trunc_ln220_reg_154' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
  created $dff cell `$procdff$6311' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\tmp_227_i_i_reg_159' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
  created $dff cell `$procdff$6312' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\tmp_228_i_i_reg_164' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
  created $dff cell `$procdff$6313' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\sub_i_i_i_reg_179' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2829$476'.
  created $dff cell `$procdff$6314' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\mul_i_i_i_reg_189' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2823$474'.
  created $dff cell `$procdff$6315' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\add_i_i_i_reg_199' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2817$472'.
  created $dff cell `$procdff$6316' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\ap_done_reg' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2805$468'.
  created $dff cell `$procdff$6317' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_adjust.\ap_CS_fsm' using process `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2797$466'.
  created $dff cell `$procdff$6318' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\shl_ln89_reg_320 [1:0]' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2645$464'.
  created $dff cell `$procdff$6319' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_3' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2478$375'.
  created $dff cell `$procdff$6320' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2472$371'.
  created $dff cell `$procdff$6321' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_1' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2466$367'.
  created $dff cell `$procdff$6322' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputRow_4_0' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2460$363'.
  created $dff cell `$procdff$6323' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputCount_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2454$361'.
  created $dff cell `$procdff$6324' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\outputChanIdx_2' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2448$357'.
  created $dff cell `$procdff$6325' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_01_read_reg_309' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2441$355'.
  created $dff cell `$procdff$6326' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\indices_12_read_reg_315' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2441$355'.
  created $dff cell `$procdff$6327' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\shl_ln89_reg_320 [13:2]' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2434$353'.
  created $dff cell `$procdff$6328' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\icmp_ln88_reg_333' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2434$353'.
  created $dff cell `$procdff$6329' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\empty_reg_109' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2426$346'.
  created $dff cell `$procdff$6330' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_done_reg' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2414$342'.
  created $dff cell `$procdff$6331' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_writeOutputs_unaligned.\ap_CS_fsm' using process `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2406$340'.
  created $dff cell `$procdff$6332' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2276$338'.
  created $dff cell `$procdff$6333' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2276$338'.
  created $dff cell `$procdff$6334' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\mOutPtr' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
  created $dff cell `$procdff$6335' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_empty_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
  created $dff cell `$procdff$6336' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d2_S_x.\internal_full_n' using process `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
  created $dff cell `$procdff$6337' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6338' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6339' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6340' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6341' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6342' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6343' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6344' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
  created $dff cell `$procdff$6345' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
  created $dff cell `$procdff$6346' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
  created $dff cell `$procdff$6347' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w4_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
  created $dff cell `$procdff$6348' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6349' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6350' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6351' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6352' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6353' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6354' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6355' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
  created $dff cell `$procdff$6356' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
  created $dff cell `$procdff$6357' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
  created $dff cell `$procdff$6358' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w6_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
  created $dff cell `$procdff$6359' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_0' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6360' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_1' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6361' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_2' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6362' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_3' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6363' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_4' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6364' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_5' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6365' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_6' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6366' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S_shiftReg.\sr_7' using process `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
  created $dff cell `$procdff$6367' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\mOutPtr' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
  created $dff cell `$procdff$6368' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_empty_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
  created $dff cell `$procdff$6369' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w12_d8_S.\internal_full_n' using process `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
  created $dff cell `$procdff$6370' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_0' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1760$206'.
  created $dff cell `$procdff$6371' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.\sr_1' using process `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1760$206'.
  created $dff cell `$procdff$6372' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\mOutPtr' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
  created $dff cell `$procdff$6373' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_empty_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
  created $dff cell `$procdff$6374' with positive edge clock.
Creating register for signal `\td_fused_top_fifo_w16_d2_S_x0.\internal_full_n' using process `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
  created $dff cell `$procdff$6375' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\sr_0' using process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1640$173'.
  created $dff cell `$procdff$6376' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.\sr_1' using process `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1640$173'.
  created $dff cell `$procdff$6377' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\mOutPtr' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
  created $dff cell `$procdff$6378' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\internal_empty_n' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
  created $dff cell `$procdff$6379' with positive edge clock.
Creating register for signal `\td_fused_top_start_for_tdf3_readFilters30_U0.\internal_full_n' using process `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
  created $dff cell `$procdff$6380' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_tdf3_readInputs_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1315$76'.
  created $dff cell `$procdff$6381' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1303$72'.
  created $dff cell `$procdff$6382' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_3' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1291$68'.
  created $dff cell `$procdff$6383' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_2' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1279$64'.
  created $dff cell `$procdff$6384' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_1' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1267$60'.
  created $dff cell `$procdff$6385' with positive edge clock.
Creating register for signal `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.\ap_sync_reg_channel_write_accum2_out_0_0' using process `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1255$56'.
  created $dff cell `$procdff$6386' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_112.\loop_dataflow_output_count' using process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:249$20'.
  created $dff cell `$procdff$6387' with positive edge clock.
Creating register for signal `\td_fused_top_tdf3_112.\loop_dataflow_input_count' using process `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:237$6'.
  created $dff cell `$procdff$6388' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9142$3423'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9142$3423'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9138$3422'.
Found and cleaned up 1 empty switch in `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9131$3421'.
Removing empty process `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:9131$3421'.
Found and cleaned up 1 empty switch in `\FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
Removing empty process `FPMult_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8844$2908'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
Removing empty process `td_fused_top_ap_hmul_3_max_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8754$2907'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7860$3407'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7860$3407'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7856$3406'.
Found and cleaned up 1 empty switch in `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7849$3405'.
Removing empty process `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7849$3405'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8552$2872'.
Removing empty process `FPAddSub_AlignShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8543$2870'.
Found and cleaned up 1 empty switch in `\FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869'.
Removing empty process `FPAddSub_AlignShift2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8507$2869'.
Removing empty process `FPAddSub_NormalizeModule.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8444$2859'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8378$2845'.
Found and cleaned up 1 empty switch in `\FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844'.
Removing empty process `FPAddSub_NormalizeShift1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8359$2844'.
Found and cleaned up 1 empty switch in `\FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
Removing empty process `FPAddSub.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8056$2797'.
Found and cleaned up 1 empty switch in `\td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
Removing empty process `td_fused_top_ap_hadd_6_full_dsp_16.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7882$2796'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8733$3403'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8733$3403'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8729$3402'.
Found and cleaned up 1 empty switch in `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8722$3401'.
Removing empty process `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8722$3401'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7789$2782'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7779$2771'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7541$3400'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7540$3399'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7539$3398'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7538$3397'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7537$3396'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7536$3395'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7535$3394'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7534$3393'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7533$3392'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7532$3391'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7531$3390'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7701$3379'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7701$3379'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7691$3371'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7691$3371'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7681$3363'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7681$3363'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7668$3356'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7659$3354'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7659$3354'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7650$3352'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7650$3352'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7638$3348'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7638$3348'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7626$3344'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7626$3344'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7479$2627'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7469$2616'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7304$3269'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7303$3268'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7302$3267'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7301$3266'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7300$3265'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7387$3254'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7387$3254'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7377$3246'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7377$3246'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7367$3238'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7367$3238'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7355$3234'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7355$3234'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7343$3230'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7343$3230'.
Found and cleaned up 1 empty switch in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7259$2567'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7259$2567'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7249$2556'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7009$3224'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7008$3223'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7007$3222'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7006$3221'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7005$3220'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7004$3219'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7003$3218'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7002$3217'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7001$3216'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7000$3215'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6999$3214'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7175$3203'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7175$3203'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7165$3195'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7165$3195'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7155$3187'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7155$3187'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7142$3180'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7129$3173'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7120$3171'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7120$3171'.
Found and cleaned up 1 empty switch in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7111$3169'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7111$3169'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7099$3165'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7099$3165'.
Found and cleaned up 3 empty switches in `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7087$3161'.
Removing empty process `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7087$3161'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6949$2417'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6939$2406'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6679$3097'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6678$3096'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6677$3095'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6676$3094'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6675$3093'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6674$3092'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6673$3091'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6672$3090'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6671$3089'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6670$3088'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6669$3087'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6857$3076'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6857$3076'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6847$3068'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6847$3068'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6837$3060'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6837$3060'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6824$3053'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6811$3046'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6802$3044'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6802$3044'.
Found and cleaned up 1 empty switch in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6793$3042'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6793$3042'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6781$3038'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6781$3038'.
Found and cleaned up 3 empty switches in `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6769$3034'.
Removing empty process `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6769$3034'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$2260'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6599$2240'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6580$2236'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6580$2236'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6572$2232'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6572$2232'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6564$2228'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6564$2228'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6556$2213'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6556$2213'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6548$2198'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6548$2198'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6540$2191'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6540$2191'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6532$2176'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6532$2176'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6524$2169'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6524$2169'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6516$2154'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6516$2154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6508$2147'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6508$2147'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6500$2132'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6500$2132'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6492$2125'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6492$2125'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6482$2110'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6482$2110'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6468$2104'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6468$2104'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6458$2089'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6458$2089'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6450$2085'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6450$2085'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6442$2070'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6442$2070'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6436$2055'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6436$2055'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6430$2038'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6430$2038'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6424$2019'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6424$2019'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6412$2013'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6412$2013'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6400$1996'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6400$1996'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6392$1994'.
Removing empty process `td_fused_top_tdf3_get_next_ijk.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6392$1994'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1993'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6201$1957'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6138$1926'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6138$1926'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6130$1911'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6130$1911'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6122$1896'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6122$1896'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6114$1889'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6114$1889'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6106$1882'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6106$1882'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6098$1867'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6098$1867'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6090$1852'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6090$1852'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6082$1845'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6082$1845'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6074$1838'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6074$1838'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6066$1832'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6066$1832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6058$1816'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6058$1816'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6050$1800'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6050$1800'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6040$1789'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6040$1789'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6030$1778'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6030$1778'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6022$1766'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6022$1766'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6014$1754'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6014$1754'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6004$1743'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6004$1743'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5994$1732'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5994$1732'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5986$1730'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5986$1730'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5978$1722'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5978$1722'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5970$1718'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5970$1718'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5962$1714'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5962$1714'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5954$1712'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5954$1712'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5946$1710'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5946$1710'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5940$1706'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5940$1706'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5932$1700'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5924$1698'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5918$1696'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5918$1696'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5912$1688'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5912$1688'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5904$1679'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5904$1679'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5892$1667'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5892$1667'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5880$1659'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5880$1659'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5868$1655'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5868$1655'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5860$1653'.
Removing empty process `td_fused_top_tdf3_readInputs.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5860$1653'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1652'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5680$1651'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5654$1642'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5611$1620'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5611$1620'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5603$1612'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5603$1612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5595$1606'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5595$1606'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5587$1597'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5587$1597'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5579$1590'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5579$1590'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5571$1584'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5571$1584'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5563$1582'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5563$1582'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5555$1574'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5555$1574'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5547$1570'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5547$1570'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5539$1566'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5539$1566'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5531$1564'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5531$1564'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5523$1562'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5523$1562'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5517$1560'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5517$1560'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5511$1556'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5511$1556'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5505$1550'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5505$1550'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5497$1534'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5497$1534'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5483$1519'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5483$1519'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5471$1504'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5471$1504'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5459$1500'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5459$1500'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5451$1498'.
Removing empty process `td_fused_top_tdf3_readFilters30.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5451$1498'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1497'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5322$1490'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5281$1454'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5281$1454'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5273$1448'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5273$1448'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5265$1442'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5265$1442'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5257$1438'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5257$1438'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5249$1432'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5249$1432'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5241$1430'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5241$1430'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5233$1414'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5233$1414'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5225$1410'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5225$1410'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5217$1408'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5217$1408'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5209$1406'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5209$1406'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5203$1400'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5203$1400'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5197$1396'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5197$1396'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5190$1390'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5190$1390'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5175$1388'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5167$1384'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5159$1370'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5159$1370'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5147$1361'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5147$1361'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5137$1358'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5137$1358'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5127$1355'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5127$1355'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5117$1352'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5117$1352'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5107$1349'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5107$1349'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5097$1346'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5097$1346'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5083$1341'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5071$1328'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5071$1328'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5059$1324'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5059$1324'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5051$1322'.
Removing empty process `td_fused_top_tdf3_dot_product.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5051$1322'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$1321'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4844$1293'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4814$1289'.
Found and cleaned up 12 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4657$1236'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4657$1236'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4639$1222'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4639$1222'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4621$1208'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4621$1208'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4603$1194'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4603$1194'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4585$1180'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4585$1180'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4577$1178'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4577$1178'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4569$1170'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4569$1170'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4551$1162'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4551$1162'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4543$1158'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4543$1158'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4535$1154'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4535$1154'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4527$1152'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4527$1152'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4519$1150'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4519$1150'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4511$1146'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4511$1146'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4503$1142'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4503$1142'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4495$1140'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4495$1140'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4487$1138'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4487$1138'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4479$1114'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4479$1114'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4471$1090'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4471$1090'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4453$1076'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4453$1076'.
Found and cleaned up 5 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4435$1062'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4435$1062'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4429$1056'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4429$1056'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4422$1052'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4422$1052'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4415$1044'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4415$1044'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4408$1036'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4408$1036'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4401$1028'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4401$1028'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4394$1020'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4394$1020'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4388$1012'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4388$1012'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4381$1004'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4381$1004'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4374$996'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4374$996'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4367$988'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4367$988'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4360$980'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4360$980'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4352$966'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4352$966'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4344$961'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4344$961'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4332$944'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4332$944'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4320$931'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4320$931'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4308$927'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4308$927'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4300$925'.
Removing empty process `td_fused_top_tdf3_accum_1.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4300$925'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$924'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4005$899'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3952$872'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3952$872'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3944$870'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3944$870'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3936$848'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3936$848'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3928$844'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3928$844'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3920$842'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3920$842'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3912$836'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3912$836'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3904$832'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3904$832'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3896$826'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3896$826'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3888$820'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3888$820'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3882$814'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3882$814'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3876$810'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3876$810'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3855$808'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3847$804'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3838$798'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3831$790'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3831$790'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3823$776'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3823$776'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3815$762'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3815$762'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3807$748'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3807$748'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3799$734'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3799$734'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3791$720'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3791$720'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3779$705'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3779$705'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3769$702'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3769$702'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3759$699'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3759$699'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3749$696'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3749$696'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3739$693'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3739$693'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3729$690'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3729$690'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3719$687'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3719$687'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3709$684'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3709$684'.
Found and cleaned up 4 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3695$672'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3695$672'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3685$669'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3685$669'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3673$660'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3673$660'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3661$656'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3661$656'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3653$654'.
Removing empty process `td_fused_top_tdf3_accum_2.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3653$654'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$653'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3398$647'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3342$636'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3342$636'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3334$632'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3334$632'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3326$628'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3326$628'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3318$624'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3318$624'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3310$620'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3310$620'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3302$616'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3302$616'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3296$612'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3296$612'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3290$610'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3290$610'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3282$602'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3282$602'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3274$594'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3274$594'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3262$588'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3262$588'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3254$586'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3254$586'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3244$581'.
Removing empty process `td_fused_top_tdf3_accum_3.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3244$581'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$580'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3132$576'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3119$575'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3119$575'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3111$568'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3111$568'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3103$561'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3103$561'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3095$557'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3095$557'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3087$550'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3087$550'.
Found and cleaned up 2 empty switches in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3077$542'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3077$542'.
Found and cleaned up 3 empty switches in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3065$533'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3065$533'.
Found and cleaned up 1 empty switch in `\td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3057$531'.
Removing empty process `td_fused_top_Block_entry_proc_proc506.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3057$531'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$530'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2992$522'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2891$513'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2891$513'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2883$504'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2883$504'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2875$497'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2875$497'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2867$495'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2867$495'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2859$491'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2859$491'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2851$489'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2851$489'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2843$480'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2843$480'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2835$478'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2829$476'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2829$476'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2823$474'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2823$474'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2817$472'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2817$472'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2805$468'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2805$468'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2797$466'.
Removing empty process `td_fused_top_tdf3_adjust.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2797$466'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$465'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2645$464'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2599$448'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2564$433'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2564$433'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2556$429'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2556$429'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2548$427'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2548$427'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2540$416'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2540$416'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2532$409'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2532$409'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2524$398'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2524$398'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2516$391'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2516$391'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2508$389'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2508$389'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2500$385'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2500$385'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2492$381'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2492$381'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2484$379'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2484$379'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2478$375'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2478$375'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2472$371'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2472$371'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2466$367'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2466$367'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2460$363'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2460$363'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2454$361'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2454$361'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2448$357'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2448$357'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2441$355'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2441$355'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2434$353'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2434$353'.
Found and cleaned up 2 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2426$346'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2426$346'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2414$342'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2414$342'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2406$340'.
Removing empty process `td_fused_top_tdf3_writeOutputs_unaligned.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2406$340'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2287$339'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2276$338'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2276$338'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2209$337'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2208$336'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2207$335'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
Removing empty process `td_fused_top_fifo_w4_d2_S_x.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2216$307'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306'.
Removing empty process `td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2161$306'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
Removing empty process `td_fused_top_fifo_w4_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2144$305'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2077$304'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2076$303'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2075$302'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
Removing empty process `td_fused_top_fifo_w4_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2084$274'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2029$273'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
Removing empty process `td_fused_top_fifo_w6_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2012$272'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1945$271'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1944$270'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1943$269'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
Removing empty process `td_fused_top_fifo_w6_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1952$241'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1897$240'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
Removing empty process `td_fused_top_fifo_w12_d8_S_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1880$239'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1813$238'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1812$237'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1811$236'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
Removing empty process `td_fused_top_fifo_w12_d8_S.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1820$208'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1771$207'.
Found and cleaned up 1 empty switch in `\td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1760$206'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1760$206'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1693$205'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1692$204'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1691$203'.
Found and cleaned up 5 empty switches in `\td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
Removing empty process `td_fused_top_fifo_w16_d2_S_x0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1700$175'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1651$174'.
Found and cleaned up 1 empty switch in `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1640$173'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1640$173'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1573$172'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1572$171'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1571$170'.
Found and cleaned up 5 empty switches in `\td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
Removing empty process `td_fused_top_start_for_tdf3_readFilters30_U0.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1580$142'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$141'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1315$76'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1315$76'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1303$72'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1303$72'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1291$68'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1291$68'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1279$64'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1279$64'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1267$60'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1267$60'.
Found and cleaned up 2 empty switches in `\td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1255$56'.
Removing empty process `td_fused_top_dataflow_in_loop_TOP_LOOP48628.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1255$56'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:0$55'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:285$50'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:285$50'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:277$44'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:277$44'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:269$38'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:269$38'.
Found and cleaned up 1 empty switch in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:261$34'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:261$34'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:249$20'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:249$20'.
Found and cleaned up 3 empty switches in `\td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:237$6'.
Removing empty process `td_fused_top_tdf3_112.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:237$6'.
Cleaned up 543 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
<suppressed ~6 debug messages>
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
<suppressed ~6 debug messages>
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
<suppressed ~17 debug messages>
Optimizing module FPAddSub_AlignShift2.
<suppressed ~16 debug messages>
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
<suppressed ~8 debug messages>
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
<suppressed ~1 debug messages>
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
<suppressed ~43 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
<suppressed ~9 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
<suppressed ~40 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
<suppressed ~47 debug messages>
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~127 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~226 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~103 debug messages>
Optimizing module td_fused_top_tdf3_dot_product.
<suppressed ~146 debug messages>
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~327 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~213 debug messages>
Optimizing module td_fused_top_tdf3_accum_3.
<suppressed ~36 debug messages>
Optimizing module td_fused_top_Block_entry_proc_proc506.
<suppressed ~23 debug messages>
Optimizing module td_fused_top_tdf3_adjust.
<suppressed ~31 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
<suppressed ~54 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~10 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
<suppressed ~11 debug messages>
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
<suppressed ~29 debug messages>
Optimizing module td_fused_top_tdf3_112.
<suppressed ~17 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_RoundModule.
Optimizing module FPMult_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_tdf3_112.

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPMult_PrepModule'.
<suppressed ~9 debug messages>
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
<suppressed ~12 debug messages>
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
<suppressed ~132 debug messages>
Finding identical cells in module `\FPAddSub_ExecutionModule'.
<suppressed ~6 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
<suppressed ~72 debug messages>
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
<suppressed ~21 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
<suppressed ~72 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
<suppressed ~93 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~420 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~324 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~123 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~81 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~201 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~174 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
<suppressed ~57 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~96 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_112'.
<suppressed ~27 debug messages>
Removed a total of 776 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8929$2910: \PreShiftM -> { 1'0 \PreShiftM [9:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:8929$2910: { 1'0 \PreShiftM [10:1] } -> { 2'01 \PreShiftM [9:1] }
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3700.
    dead port 2/2 on $mux $procmux$3694.
    dead port 2/2 on $mux $procmux$3688.
    dead port 2/2 on $mux $procmux$3673.
    dead port 2/2 on $mux $procmux$3667.
    dead port 2/2 on $mux $procmux$3661.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3820.
    dead port 2/2 on $mux $procmux$3814.
    dead port 2/2 on $mux $procmux$3808.
    dead port 2/2 on $mux $procmux$3790.
    dead port 2/2 on $mux $procmux$3784.
    dead port 2/2 on $mux $procmux$3778.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$3892.
    dead port 2/2 on $mux $procmux$3886.
    dead port 2/2 on $mux $procmux$3880.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4026.
    dead port 2/2 on $mux $procmux$4020.
    dead port 2/2 on $mux $procmux$4014.
    dead port 2/2 on $mux $procmux$3996.
    dead port 2/2 on $mux $procmux$3990.
    dead port 2/2 on $mux $procmux$3984.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4161.
    dead port 1/2 on $mux $procmux$4154.
    dead port 1/2 on $mux $procmux$4142.
    dead port 2/2 on $mux $procmux$4142.
    dead port 2/2 on $mux $procmux$4164.
    dead port 2/2 on $mux $procmux$4166.
    dead port 2/2 on $mux $procmux$4172.
    dead port 1/2 on $mux $procmux$4130.
    dead port 2/2 on $mux $procmux$4130.
    dead port 1/2 on $mux $procmux$4148.
    dead port 2/2 on $mux $procmux$4148.
    dead port 1/2 on $mux $procmux$4136.
    dead port 2/2 on $mux $procmux$4136.
    dead port 1/2 on $mux $procmux$4181.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4231.
    dead port 1/2 on $mux $procmux$4279.
    dead port 2/2 on $mux $procmux$4279.
    dead port 1/2 on $mux $procmux$4306.
    dead port 2/2 on $mux $procmux$4228.
    dead port 1/2 on $mux $procmux$4321.
    dead port 2/2 on $mux $procmux$4222.
    dead port 2/2 on $mux $procmux$4251.
    dead port 1/2 on $mux $procmux$4330.
    dead port 1/2 on $mux $procmux$4282.
    dead port 2/2 on $mux $procmux$4282.
    dead port 1/2 on $mux $procmux$4267.
    dead port 2/2 on $mux $procmux$4267.
    dead port 2/2 on $mux $procmux$4241.
    dead port 1/2 on $mux $procmux$4297.
    dead port 1/2 on $mux $procmux$4270.
    dead port 2/2 on $mux $procmux$4270.
    dead port 2/2 on $mux $procmux$4233.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4411.
    dead port 2/2 on $mux $procmux$4418.
    dead port 1/2 on $mux $procmux$4477.
    dead port 2/2 on $mux $procmux$4477.
    dead port 2/2 on $mux $procmux$4426.
    dead port 1/2 on $mux $procmux$4443.
    dead port 2/2 on $mux $procmux$4443.
    dead port 2/2 on $mux $procmux$4406.
    dead port 2/2 on $mux $procmux$4409.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$4530.
    dead port 2/2 on $mux $procmux$4522.
    dead port 2/2 on $mux $procmux$4515.
    dead port 1/2 on $mux $procmux$4603.
    dead port 2/2 on $mux $procmux$4603.
    dead port 1/2 on $mux $procmux$4513.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5011.
    dead port 2/2 on $mux $procmux$4711.
    dead port 2/2 on $mux $procmux$4723.
    dead port 2/2 on $mux $procmux$4734.
    dead port 2/2 on $mux $procmux$4737.
    dead port 2/2 on $mux $procmux$4739.
    dead port 2/2 on $mux $procmux$4752.
    dead port 2/2 on $mux $procmux$4766.
    dead port 1/2 on $mux $procmux$5078.
    dead port 2/2 on $mux $procmux$4781.
    dead port 1/2 on $mux $procmux$5081.
    dead port 1/2 on $mux $procmux$5084.
    dead port 2/2 on $mux $procmux$4797.
    dead port 2/2 on $mux $procmux$5086.
    dead port 1/2 on $mux $procmux$5093.
    dead port 1/2 on $mux $procmux$5096.
    dead port 2/2 on $mux $procmux$5098.
    dead port 1/2 on $mux $procmux$5105.
    dead port 2/2 on $mux $procmux$5107.
    dead port 1/2 on $mux $procmux$4913.
    dead port 2/2 on $mux $procmux$4915.
    dead port 2/2 on $mux $procmux$5113.
    dead port 1/2 on $mux $procmux$5123.
    dead port 1/2 on $mux $procmux$5126.
    dead port 1/2 on $mux $procmux$5006.
    dead port 1/2 on $mux $procmux$5129.
    dead port 2/2 on $mux $procmux$5131.
    dead port 1/2 on $mux $procmux$5138.
    dead port 1/2 on $mux $procmux$5141.
    dead port 1/2 on $mux $procmux$4817.
    dead port 2/2 on $mux $procmux$5143.
    dead port 1/2 on $mux $procmux$4820.
    dead port 1/2 on $mux $procmux$4823.
    dead port 1/2 on $mux $procmux$5150.
    dead port 2/2 on $mux $procmux$4825.
    dead port 2/2 on $mux $procmux$5152.
    dead port 1/2 on $mux $procmux$4832.
    dead port 2/2 on $mux $procmux$5158.
    dead port 1/2 on $mux $procmux$4835.
    dead port 2/2 on $mux $procmux$4837.
    dead port 2/2 on $mux $procmux$4690.
    dead port 1/2 on $mux $procmux$4844.
    dead port 2/2 on $mux $procmux$4846.
    dead port 1/2 on $mux $procmux$5030.
    dead port 2/2 on $mux $procmux$4852.
    dead port 1/2 on $mux $procmux$4862.
    dead port 1/2 on $mux $procmux$4865.
    dead port 1/2 on $mux $procmux$4868.
    dead port 2/2 on $mux $procmux$4870.
    dead port 1/2 on $mux $procmux$4877.
    dead port 1/2 on $mux $procmux$4880.
    dead port 2/2 on $mux $procmux$4882.
    dead port 1/2 on $mux $procmux$4889.
    dead port 2/2 on $mux $procmux$4891.
    dead port 2/2 on $mux $procmux$4897.
    dead port 1/2 on $mux $procmux$4907.
    dead port 1/2 on $mux $procmux$4910.
    dead port 1/2 on $mux $procmux$4922.
    dead port 1/2 on $mux $procmux$4925.
    dead port 2/2 on $mux $procmux$4927.
    dead port 2/2 on $mux $procmux$4677.
    dead port 1/2 on $mux $procmux$4934.
    dead port 2/2 on $mux $procmux$4936.
    dead port 1/2 on $mux $procmux$5018.
    dead port 2/2 on $mux $procmux$4685.
    dead port 2/2 on $mux $procmux$4942.
    dead port 1/2 on $mux $procmux$5009.
    dead port 1/2 on $mux $procmux$4952.
    dead port 1/2 on $mux $procmux$4955.
    dead port 1/2 on $mux $procmux$4958.
    dead port 2/2 on $mux $procmux$4960.
    dead port 1/2 on $mux $procmux$4967.
    dead port 1/2 on $mux $procmux$4970.
    dead port 1/2 on $mux $procmux$5021.
    dead port 2/2 on $mux $procmux$4972.
    dead port 1/2 on $mux $procmux$4979.
    dead port 2/2 on $mux $procmux$5032.
    dead port 2/2 on $mux $procmux$5023.
    dead port 2/2 on $mux $procmux$4981.
    dead port 2/2 on $mux $procmux$5038.
    dead port 2/2 on $mux $procmux$4688.
    dead port 2/2 on $mux $procmux$4668.
    dead port 2/2 on $mux $procmux$4987.
    dead port 2/2 on $mux $procmux$4700.
    dead port 1/2 on $mux $procmux$5003.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5416.
    dead port 2/2 on $mux $procmux$5416.
    dead port 2/2 on $mux $procmux$5263.
    dead port 2/2 on $mux $procmux$5255.
    dead port 2/2 on $mux $procmux$5248.
    dead port 2/2 on $mux $procmux$5246.
    dead port 2/2 on $mux $procmux$5243.
    dead port 1/2 on $mux $procmux$5373.
    dead port 2/2 on $mux $procmux$5373.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5478.
    dead port 2/2 on $mux $procmux$5463.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2996$529: \add_i_i_i_reg_199 -> { 1'0 \add_i_i_i_reg_199 [14:0] }
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5594.
    dead port 1/2 on $mux $procmux$5625.
    dead port 2/2 on $mux $procmux$5625.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$5668.
    dead port 1/2 on $mux $procmux$5691.
    dead port 2/2 on $mux $procmux$5691.
    dead port 1/2 on $mux $procmux$5685.
    dead port 2/2 on $mux $procmux$5685.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_112..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 172 multiplexer ports.
<suppressed ~522 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
    New ctrl vector for $pmux cell $procmux$3473: { $procmux$3517_CMP $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$6445 }
    New ctrl vector for $pmux cell $procmux$3488: { $procmux$3517_CMP $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$6447 }
    New ctrl vector for $pmux cell $procmux$3468: { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$6449 }
    New ctrl vector for $pmux cell $procmux$3508: { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$6451 }
    New ctrl vector for $pmux cell $procmux$3483: { $procmux$3517_CMP $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$6453 }
    New ctrl vector for $pmux cell $procmux$3463: { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$6455 }
    New ctrl vector for $pmux cell $procmux$3478: { $procmux$3517_CMP $procmux$3516_CMP $auto$opt_reduce.cc:134:opt_mux$6457 }
    New ctrl vector for $pmux cell $procmux$3513: { }
    New ctrl vector for $pmux cell $procmux$3458: { $procmux$3517_CMP $auto$opt_reduce.cc:134:opt_mux$6459 }
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
    New ctrl vector for $pmux cell $procmux$3573: { }
    New ctrl vector for $pmux cell $procmux$3523: { $procmux$3577_CMP $procmux$3576_CMP $auto$opt_reduce.cc:134:opt_mux$6461 }
    New ctrl vector for $pmux cell $procmux$3518: { $procmux$3577_CMP $auto$opt_reduce.cc:134:opt_mux$6463 }
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
    New ctrl vector for $pmux cell $procmux$3608: { $procmux$3617_CMP $procmux$3615_CMP $auto$opt_reduce.cc:134:opt_mux$6465 }
    New ctrl vector for $pmux cell $procmux$3613: { $procmux$3617_CMP $auto$opt_reduce.cc:134:opt_mux$6467 $procmux$3614_CMP }
    New ctrl vector for $pmux cell $procmux$3598: { $procmux$3617_CMP $procmux$3616_CMP $auto$opt_reduce.cc:134:opt_mux$6469 }
    New ctrl vector for $pmux cell $procmux$3593: { $procmux$3597_CMP $auto$opt_reduce.cc:134:opt_mux$6471 $procmux$3594_CMP }
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3686:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3686_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3686_Y [0]
      New connections: $procmux$3686_Y [15:1] = { $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] $procmux$3686_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3659:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3659_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3659_Y [0]
      New connections: $procmux$3659_Y [15:1] = { $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] $procmux$3659_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3703:
      Old ports: A=16'0000000000000000, B=$procmux$3686_Y, Y=$procmux$3703_Y
      New ports: A=1'0, B=$procmux$3686_Y [0], Y=$procmux$3703_Y [0]
      New connections: $procmux$3703_Y [15:1] = { $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] $procmux$3703_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3676:
      Old ports: A=16'0000000000000000, B=$procmux$3659_Y, Y=$procmux$3676_Y
      New ports: A=1'0, B=$procmux$3659_Y [0], Y=$procmux$3676_Y [0]
      New connections: $procmux$3676_Y [15:1] = { $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] $procmux$3676_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3806:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3806_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3806_Y [0]
      New connections: $procmux$3806_Y [15:1] = { $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] $procmux$3806_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3776:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3776_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3776_Y [0]
      New connections: $procmux$3776_Y [15:1] = { $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] $procmux$3776_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3823:
      Old ports: A=16'0000000000000000, B=$procmux$3806_Y, Y=$procmux$3823_Y
      New ports: A=1'0, B=$procmux$3806_Y [0], Y=$procmux$3823_Y [0]
      New connections: $procmux$3823_Y [15:1] = { $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] $procmux$3823_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3793:
      Old ports: A=16'0000000000000000, B=$procmux$3776_Y, Y=$procmux$3793_Y
      New ports: A=1'0, B=$procmux$3776_Y [0], Y=$procmux$3793_Y [0]
      New connections: $procmux$3793_Y [15:1] = { $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] $procmux$3793_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3878:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3878_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3878_Y [0]
      New connections: $procmux$3878_Y [15:1] = { $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] $procmux$3878_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$3895:
      Old ports: A=16'0000000000000000, B=$procmux$3878_Y, Y=$procmux$3895_Y
      New ports: A=1'0, B=$procmux$3878_Y [0], Y=$procmux$3895_Y [0]
      New connections: $procmux$3895_Y [15:1] = { $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] $procmux$3895_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4012:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$4012_Y
      New ports: A=1'0, B=1'1, Y=$procmux$4012_Y [0]
      New connections: $procmux$4012_Y [15:1] = { $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] $procmux$4012_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3982:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$3982_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3982_Y [0]
      New connections: $procmux$3982_Y [15:1] = { $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] $procmux$3982_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
    Consolidated identical input bits for $mux cell $procmux$4029:
      Old ports: A=16'0000000000000000, B=$procmux$4012_Y, Y=$procmux$4029_Y
      New ports: A=1'0, B=$procmux$4012_Y [0], Y=$procmux$4029_Y [0]
      New connections: $procmux$4029_Y [15:1] = { $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] $procmux$4029_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$3999:
      Old ports: A=16'0000000000000000, B=$procmux$3982_Y, Y=$procmux$3999_Y
      New ports: A=1'0, B=$procmux$3982_Y [0], Y=$procmux$3999_Y [0]
      New connections: $procmux$3999_Y [15:1] = { $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] $procmux$3999_Y [0] }
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
    New ctrl vector for $pmux cell $procmux$4254: { $procmux$4252_CMP $procmux$4242_CMP $auto$opt_reduce.cc:134:opt_mux$6473 $procmux$4255_CMP }
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_tdf3_112.
Performed a total of 31 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
<suppressed ~18 debug messages>
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
<suppressed ~15 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
<suppressed ~18 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
<suppressed ~6 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
<suppressed ~9 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Finding identical cells in module `\td_fused_top_tdf3_112'.
Removed a total of 44 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$6094 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6093 ($dff) from module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6095 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6096 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6097 ($dff) from module td_fused_top_ap_hmul_3_max_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6101 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6100 ($dff) from module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6102 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_a_tdata, Q = \a_reg).
Adding EN signal on $procdff$6103 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \s_axis_b_tdata, Q = \b_reg).
Adding EN signal on $procdff$6104 ($dff) from module td_fused_top_ap_hadd_6_full_dsp_16 (D = \res, Q = \res_reg).
Adding EN signal on $procdff$6108 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din1, Q = \din1_buf1).
Adding EN signal on $procdff$6107 ($dff) from module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 (D = \din0, Q = \din0_buf1).
Adding EN signal on $procdff$6112 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7784$2781_DATA, Q = \q0).
Adding SRST signal on $procdff$6119 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3747_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6487 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7673$3362_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6124 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3769_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6489 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3767_Y, Q = \iptr).
Adding SRST signal on $procdff$6122 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6123 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3761_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6492 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3759_Y, Q = \tptr).
Adding SRST signal on $procdff$6116 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3714_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6494 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6117 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3725_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6498 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3725_Y, Q = \full_n).
Adding SRST signal on $procdff$6121 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6120 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3741_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6503 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3741_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6118 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3733_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6507 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 (D = $procmux$3733_Y, Q = \count).
Adding EN signal on $procdff$6129 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7474$2626_DATA, Q = \q0).
Adding EN signal on $procdff$6125 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7484$2637_DATA, Q = \q1).
Adding SRST signal on $procdff$6136 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3861_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6513 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3859_Y, Q = \tptr).
Adding SRST signal on $procdff$6137 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3869_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6515 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3867_Y, Q = \iptr).
Adding SRST signal on $procdff$6134 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3845_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6517 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3845_Y, Q = \full_n).
Adding SRST signal on $procdff$6135 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3853_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6521 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3853_Y, Q = \count).
Adding SRST signal on $procdff$6133 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = $procmux$3834_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6525 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 (D = 1'1, Q = \empty_n).
Adding EN signal on $procdff$6138 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7262$2568_DATA, Q = \q1).
Adding EN signal on $procdff$6139 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7254$2566_DATA, Q = \q0).
Adding SRST signal on $procdff$6149 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3947_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6531 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3947_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6147 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3933_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6535 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3933_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6148 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3953_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6539 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7134$3179_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6145 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3925_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6541 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3925_Y, Q = \count).
Adding SRST signal on $procdff$6146 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3939_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6545 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:7147$3186_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6144 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3917_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6547 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3917_Y, Q = \full_n).
Adding SRST signal on $procdff$6143 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3906_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6551 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6152 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3967_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6555 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3965_Y, Q = \tptr).
Adding SRST signal on $procdff$6153 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3975_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6557 ($sdff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = $procmux$3973_Y, Q = \iptr).
Adding SRST signal on $procdff$6151 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6150 ($dff) from module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding EN signal on $procdff$6158 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6944$2416_DATA, Q = \q0).
Adding EN signal on $procdff$6154 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram (D = $memrd$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6954$2427_DATA, Q = \q1).
Adding SRST signal on $procdff$6171 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4101_Y, Q = \tptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6563 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4099_Y, Q = \tptr).
Adding SRST signal on $procdff$6169 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = \tptr, Q = \prev_tptr, rval = 1'0).
Adding SRST signal on $procdff$6170 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = \iptr, Q = \prev_iptr, rval = 1'0).
Adding SRST signal on $procdff$6163 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4051_Y, Q = \full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6567 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4051_Y, Q = \full_n).
Adding SRST signal on $procdff$6164 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4059_Y, Q = \count, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$6571 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4059_Y, Q = \count).
Adding SRST signal on $procdff$6162 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4040_Y, Q = \empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6575 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = 1'1, Q = \empty_n).
Adding SRST signal on $procdff$6167 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4087_Y, Q = \reg_q0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6579 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6816$3052_Y, Q = \reg_q0).
Adding SRST signal on $procdff$6165 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4073_Y, Q = \reg_q1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6581 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6829$3059_Y, Q = \reg_q1).
Adding SRST signal on $procdff$6166 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4067_Y, Q = \reg_valid1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6583 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4067_Y, Q = \reg_valid1).
Adding SRST signal on $procdff$6168 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4081_Y, Q = \reg_valid0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6587 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4081_Y, Q = \reg_valid0).
Adding SRST signal on $procdff$6172 ($dff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4109_Y, Q = \iptr, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6591 ($sdff) from module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 (D = $procmux$4107_Y, Q = \iptr).
Adding SRST signal on $procdff$6178 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6177 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4206_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6176 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4201_Y, Q = \start_once_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6597 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4201_Y, Q = \start_once_reg).
Adding EN signal on $procdff$6175 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6619$2259_Y, Q = \i_2).
Adding SRST signal on $auto$ff.cc:262:slice$6601 ($dffe) from module td_fused_top_tdf3_get_next_ijk (D = \add_ln113_fu_160_p2, Q = \i_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6174 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4175_Y, Q = \j_2).
Adding EN signal on $procdff$6173 ($dff) from module td_fused_top_tdf3_get_next_ijk (D = $procmux$4157_Y, Q = \k_2).
Adding SRST signal on $procdff$6192 ($dff) from module td_fused_top_tdf3_readInputs (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $procdff$6191 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4392_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6190 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4384_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6609 ($sdff) from module td_fused_top_tdf3_readInputs (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6189 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4379_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6613 ($sdff) from module td_fused_top_tdf3_readInputs (D = $procmux$4379_Y, Q = \ap_enable_reg_pp0_iter1).
Adding EN signal on $procdff$6188 ($dff) from module td_fused_top_tdf3_readInputs (D = $procmux$4374_Y, Q = \kk_0_i_i_reg_178).
Adding EN signal on $procdff$6187 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6175$1955_Y, Q = \add_ln25_reg_466).
Adding EN signal on $procdff$6183 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_01_dout [5:0], Q = \trunc_ln165_reg_432).
Adding EN signal on $procdff$6182 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6257$1989_Y, Q = \select_ln33_17_reg_482).
Adding SRST signal on $auto$ff.cc:262:slice$6622 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_9_fu_401_p1, Q = \select_ln33_17_reg_482, rval = 16'0000000000000000).
Adding EN signal on $procdff$6181 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6255$1987_Y, Q = \select_ln33_16_reg_477).
Adding SRST signal on $auto$ff.cc:262:slice$6624 ($dffe) from module td_fused_top_tdf3_readInputs (D = \bitcast_ln32_8_fu_380_p1, Q = \select_ln33_16_reg_477, rval = 16'0000000000000000).
Adding EN signal on $procdff$6180 ($dff) from module td_fused_top_tdf3_readInputs (D = \kk_0_i_i_reg_178 [4:0], Q = \empty_117_reg_471).
Adding EN signal on $procdff$6179 ($dff) from module td_fused_top_tdf3_readInputs (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6231$1977_Y, Q = \icmp_ln25_reg_457).
Adding EN signal on $procdff$6184 ($dff) from module td_fused_top_tdf3_readInputs (D = \indices_12_dout, Q = \col_coord_reg_437).
Adding EN signal on $procdff$6186 ($dff) from module td_fused_top_tdf3_readInputs (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6177$1956_Y, Q = \add_ln32_reg_452).
Adding EN signal on $procdff$6185 ($dff) from module td_fused_top_tdf3_readInputs (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:6239$1978_Y, Q = \is_padding_reg_442).
Adding SRST signal on $procdff$6201 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6200 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4496_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6199 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4488_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6635 ($sdff) from module td_fused_top_tdf3_readFilters30 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6198 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4483_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $procdff$6197 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $procmux$4475_Y, Q = \kk_0_0_i_i_reg_93).
Setting constant 0-bit at position 0 on $procdff$6193 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 1 on $procdff$6193 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 2 on $procdff$6193 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 3 on $procdff$6193 ($dff) from module td_fused_top_tdf3_readFilters30.
Setting constant 0-bit at position 4 on $procdff$6193 ($dff) from module td_fused_top_tdf3_readFilters30.
Adding EN signal on $procdff$6195 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5666$1650_Y, Q = \icmp_ln49_reg_154).
Adding EN signal on $procdff$6194 ($dff) from module td_fused_top_tdf3_readFilters30 (D = \indices_23_dout, Q = \tmp_reg_144 [8:5]).
Adding EN signal on $procdff$6196 ($dff) from module td_fused_top_tdf3_readFilters30 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5638$1640_Y, Q = \add_ln49_reg_149).
Adding SRST signal on $procdff$6229 ($dff) from module td_fused_top_tdf3_dot_product (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6228 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4652_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6227 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4644_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6650 ($sdff) from module td_fused_top_tdf3_dot_product (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6226 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4639_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6225 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4631_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6224 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4626_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $procdff$6222 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4616_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6221 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4611_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6220 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4606_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$6219 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4598_Y, Q = \ic_0_0_reg_69, rval = 6'000000).
Adding EN signal on $auto$ff.cc:262:slice$6660 ($sdff) from module td_fused_top_tdf3_dot_product (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5308$1489_Y, Q = \ic_0_0_reg_69).
Adding EN signal on $procdff$6218 ($dff) from module td_fused_top_tdf3_dot_product (D = \trunc_ln150_reg_119, Q = \trunc_ln150_reg_119_pp0_iter1_reg).
Adding EN signal on $procdff$6217 ($dff) from module td_fused_top_tdf3_dot_product (D = \icmp_ln149_reg_115, Q = \icmp_ln149_reg_115_pp0_iter1_reg).
Adding EN signal on $procdff$6216 ($dff) from module td_fused_top_tdf3_dot_product (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:5344$1496_Y, Q = \icmp_ln149_reg_115).
Adding EN signal on $procdff$6205 ($dff) from module td_fused_top_tdf3_dot_product (D = \weight_vecs_0_0_0_q0, Q = \weight_vecs_0_0_0_load_reg_139).
Adding EN signal on $procdff$6204 ($dff) from module td_fused_top_tdf3_dot_product (D = \ifmap_vec_0_0_q0, Q = \ifmap_vec_0_0_load_reg_134).
Adding EN signal on $procdff$6203 ($dff) from module td_fused_top_tdf3_dot_product (D = \grp_fu_80_p2, Q = \mul_reg_144).
Adding SRST signal on $procdff$6223 ($dff) from module td_fused_top_tdf3_dot_product (D = $procmux$4621_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding EN signal on $procdff$6202 ($dff) from module td_fused_top_tdf3_dot_product (D = \ic_0_0_reg_69 [4:0], Q = \trunc_ln150_reg_119).
Adding SRST signal on $procdff$6255 ($dff) from module td_fused_top_tdf3_accum_1 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 11'00000000001).
Adding SRST signal on $procdff$6254 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5229_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6253 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5221_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6674 ($sdff) from module td_fused_top_tdf3_accum_1 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6252 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5216_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6678 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5216_Y, Q = \ap_enable_reg_pp0_iter1).
Adding SRST signal on $procdff$6251 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5208_Y, Q = \q_reg_276, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$6682 ($sdff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4748$1288_Y, Q = \q_reg_276).
Adding EN signal on $procdff$6249 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_15_reg_521).
Adding EN signal on $procdff$6248 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_reg_516).
Adding EN signal on $procdff$6247 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_17_reg_541).
Adding EN signal on $procdff$6246 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_16_reg_536).
Adding EN signal on $procdff$6245 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_19_reg_561).
Adding EN signal on $procdff$6244 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_18_reg_556).
Adding EN signal on $procdff$6243 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q0, Q = \accum_in_0_load_21_reg_581).
Adding EN signal on $procdff$6250 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$5206_Y, Q = \x_reg_168).
Adding EN signal on $procdff$6242 ($dff) from module td_fused_top_tdf3_accum_1 (D = \accum_in_0_q1, Q = \accum_in_0_load_20_reg_576).
Adding EN signal on $procdff$6241 ($dff) from module td_fused_top_tdf3_accum_1 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4746$1287_Y, Q = \add_ln25_reg_586).
Adding EN signal on $procdff$6240 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_0_01_reg_264).
Adding EN signal on $procdff$6239 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_1_02_reg_252).
Adding EN signal on $procdff$6238 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_2_03_reg_240).
Adding EN signal on $procdff$6237 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_3_04_reg_228).
Adding EN signal on $procdff$6236 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_4_05_reg_216).
Adding EN signal on $procdff$6235 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_5_06_reg_204).
Adding EN signal on $procdff$6234 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_305_p2, Q = \psum_6_07_reg_192).
Adding EN signal on $procdff$6233 ($dff) from module td_fused_top_tdf3_accum_1 (D = \grp_fu_310_p2, Q = \psum_7_08_reg_180).
Adding EN signal on $procdff$6232 ($dff) from module td_fused_top_tdf3_accum_1 (D = \tmp_reg_492, Q = \tmp_reg_492_pp0_iter1_reg).
Adding EN signal on $procdff$6231 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$4996_Y [5], Q = \tmp_reg_492).
Adding EN signal on $procdff$6230 ($dff) from module td_fused_top_tdf3_accum_1 (D = $procmux$4996_Y [4:0], Q = \trunc_ln25_reg_496).
Adding SRST signal on $procdff$6300 ($dff) from module td_fused_top_tdf3_accum_2 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6299 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5440_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6298 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5432_Y, Q = \ap_enable_reg_pp0_iter0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6711 ($sdff) from module td_fused_top_tdf3_accum_2 (D = 1'1, Q = \ap_enable_reg_pp0_iter0).
Adding SRST signal on $procdff$6297 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5427_Y, Q = \ap_enable_reg_pp0_iter1, rval = 1'0).
Adding SRST signal on $procdff$6296 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5422_Y, Q = \ap_enable_reg_pp0_iter10, rval = 1'0).
Adding SRST signal on $procdff$6293 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5401_Y, Q = \ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $procdff$6292 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5396_Y, Q = \ap_enable_reg_pp0_iter5, rval = 1'0).
Adding SRST signal on $procdff$6291 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5391_Y, Q = \ap_enable_reg_pp0_iter6, rval = 1'0).
Adding SRST signal on $procdff$6290 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5386_Y, Q = \ap_enable_reg_pp0_iter7, rval = 1'0).
Adding SRST signal on $procdff$6289 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5381_Y, Q = \ap_enable_reg_pp0_iter8, rval = 1'0).
Adding EN signal on $procdff$6287 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5371_Y, Q = \out_idx_reg_111).
Adding EN signal on $procdff$6286 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5366_Y, Q = \write_flag3_0_reg_67).
Adding EN signal on $procdff$6285 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5361_Y, Q = \write_flag6_0_reg_78).
Adding EN signal on $procdff$6284 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5356_Y, Q = \write_flag9_0_reg_89).
Adding EN signal on $procdff$6283 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5351_Y, Q = \write_flag_0_reg_100).
Adding EN signal on $procdff$6282 ($dff) from module td_fused_top_tdf3_accum_2 (D = \accum_in_q0, Q = \accum_in_load_1_reg_426).
Adding EN signal on $procdff$6281 ($dff) from module td_fused_top_tdf3_accum_2 (D = \accum_in_q1, Q = \accum_in_load_reg_421).
Adding EN signal on $procdff$6280 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_1_fu_285_p3, Q = \accum_out_3_04_reg_158).
Adding EN signal on $procdff$6279 ($dff) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_2_05_reg_146).
Adding EN signal on $procdff$6278 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_3_fu_320_p3, Q = \accum_out_0_06_reg_134).
Adding EN signal on $procdff$6277 ($dff) from module td_fused_top_tdf3_accum_2 (D = \select_ln73_4_fu_336_p3, Q = \accum_out_1_07_reg_122).
Adding EN signal on $procdff$6276 ($dff) from module td_fused_top_tdf3_accum_2 (D = \trunc_ln61_reg_384, Q = \trunc_ln61_reg_384_pp0_iter1_reg).
Adding EN signal on $procdff$6275 ($dff) from module td_fused_top_tdf3_accum_2 (D = \icmp_ln60_reg_380, Q = \icmp_ln60_reg_380_pp0_iter1_reg).
Adding EN signal on $procdff$6274 ($dff) from module td_fused_top_tdf3_accum_2 (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:4043$906_Y, Q = \icmp_ln60_reg_380).
Adding SRST signal on $procdff$6294 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5406_Y, Q = \ap_enable_reg_pp0_iter3, rval = 1'0).
Adding EN signal on $procdff$6257 ($dff) from module td_fused_top_tdf3_accum_2 (D = \grp_fu_170_p2, Q = \sum0_reg_431).
Adding EN signal on $procdff$6256 ($dff) from module td_fused_top_tdf3_accum_2 (D = \out_idx_reg_111 [1:0], Q = \trunc_ln61_reg_384).
Adding SRST signal on $procdff$6288 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5376_Y, Q = \ap_enable_reg_pp0_iter9, rval = 1'0).
Adding SRST signal on $procdff$6295 ($dff) from module td_fused_top_tdf3_accum_2 (D = $procmux$5411_Y, Q = \ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $procdff$6307 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5532_Y, Q = \accum_in_0_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6306 ($dff) from module td_fused_top_tdf3_accum_3 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 10'0000000001).
Adding SRST signal on $procdff$6305 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5521_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6304 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5516_Y, Q = \i_1_1_reg_63, rval = 3'000).
Adding EN signal on $auto$ff.cc:262:slice$6770 ($sdff) from module td_fused_top_tdf3_accum_3 (D = \add_ln87_reg_138, Q = \i_1_1_reg_63).
Adding SRST signal on $procdff$6303 ($dff) from module td_fused_top_tdf3_accum_3 (D = $procmux$5511_Y, Q = \sum_01_reg_74, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6772 ($sdff) from module td_fused_top_tdf3_accum_3 (D = \grp_fu_87_p2, Q = \sum_01_reg_74).
Adding EN signal on $procdff$6302 ($dff) from module td_fused_top_tdf3_accum_3 (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3388$646_Y, Q = \add_ln87_reg_138).
Adding EN signal on $procdff$6301 ($dff) from module td_fused_top_tdf3_accum_3 (D = \tmp_fu_108_p6, Q = \tmp_reg_146).
Adding SRST signal on $procdff$6310 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 1'1).
Adding SRST signal on $procdff$6309 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = $procmux$5557_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6308 ($dff) from module td_fused_top_Block_entry_proc_proc506 (D = $procmux$5552_Y, Q = \ap_return_preg, rval = 16'0000000000000000).
Adding SRST signal on $procdff$6318 ($dff) from module td_fused_top_tdf3_adjust (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 23'00000000000000000000001).
Adding SRST signal on $procdff$6317 ($dff) from module td_fused_top_tdf3_adjust (D = $procmux$5651_Y, Q = \ap_done_reg, rval = 1'0).
Adding EN signal on $procdff$6316 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_77_p2, Q = \add_i_i_i_reg_199).
Adding EN signal on $procdff$6315 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_86_p2, Q = \mul_i_i_i_reg_189).
Adding EN signal on $procdff$6314 ($dff) from module td_fused_top_tdf3_adjust (D = \grp_fu_81_p2, Q = \sub_i_i_i_reg_179).
Adding EN signal on $procdff$6313 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [47:32], Q = \tmp_228_i_i_reg_164).
Adding EN signal on $procdff$6312 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [31:16], Q = \tmp_227_i_i_reg_159).
Adding EN signal on $procdff$6311 ($dff) from module td_fused_top_tdf3_adjust (D = \adjustments_q0 [15:0], Q = \trunc_ln220_reg_154).
Adding SRST signal on $procdff$6332 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \ap_NS_fsm, Q = \ap_CS_fsm, rval = 3'001).
Adding SRST signal on $procdff$6331 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5730_Y, Q = \ap_done_reg, rval = 1'0).
Adding SRST signal on $procdff$6330 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5725_Y, Q = \empty_reg_109, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6795 ($sdff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2585$444_Y, Q = \empty_reg_109).
Adding EN signal on $procdff$6329 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2611$457_Y, Q = \icmp_ln88_reg_333).
Adding EN signal on $procdff$6328 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2589$446_Y [11:0], Q = \shl_ln89_reg_320 [13:2]).
Adding EN signal on $procdff$6327 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \indices_12_dout, Q = \indices_12_read_reg_315).
Adding EN signal on $procdff$6326 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \indices_01_dout, Q = \indices_01_read_reg_309).
Adding EN signal on $procdff$6325 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:2619$461_Y, Q = \outputChanIdx_2).
Adding SRST signal on $auto$ff.cc:262:slice$6801 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \add_ln96_fu_277_p2, Q = \outputChanIdx_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6324 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = $procmux$5697_Y, Q = \outputCount_2).
Adding SRST signal on $auto$ff.cc:262:slice$6803 ($dffe) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \empty_reg_109, Q = \outputCount_2, rval = 16'0000000000000000).
Adding EN signal on $procdff$6323 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_0).
Adding EN signal on $procdff$6322 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_1).
Adding EN signal on $procdff$6321 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_2).
Adding EN signal on $procdff$6320 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned (D = \p_read, Q = \outputRow_4_3).
Setting constant 0-bit at position 0 on $procdff$6319 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned.
Setting constant 0-bit at position 1 on $procdff$6319 ($dff) from module td_fused_top_tdf3_writeOutputs_unaligned.
Adding EN signal on $procdff$6333 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6334 ($dff) from module td_fused_top_fifo_w4_d2_S_x_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6337 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5750_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6811 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6336 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5763_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6817 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5763_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6335 ($dff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5771_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6825 ($sdff) from module td_fused_top_fifo_w4_d2_S_x (D = $procmux$5771_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6338 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6339 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6340 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6341 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6342 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6343 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6344 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6345 ($dff) from module td_fused_top_fifo_w4_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6348 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5803_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6837 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6347 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5816_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6843 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5816_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6346 ($dff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5824_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6851 ($sdff) from module td_fused_top_fifo_w4_d8_S (D = $procmux$5824_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6349 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6350 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6351 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6352 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6353 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6354 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6355 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6356 ($dff) from module td_fused_top_fifo_w6_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6359 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5856_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6863 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6358 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5869_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6869 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5869_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6357 ($dff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5877_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6877 ($sdff) from module td_fused_top_fifo_w6_d8_S (D = $procmux$5877_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6360 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6361 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_0, Q = \sr_1).
Adding EN signal on $procdff$6362 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_1, Q = \sr_2).
Adding EN signal on $procdff$6363 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_2, Q = \sr_3).
Adding EN signal on $procdff$6364 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_3, Q = \sr_4).
Adding EN signal on $procdff$6365 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_4, Q = \sr_5).
Adding EN signal on $procdff$6366 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_5, Q = \sr_6).
Adding EN signal on $procdff$6367 ($dff) from module td_fused_top_fifo_w12_d8_S_shiftReg (D = \sr_6, Q = \sr_7).
Adding SRST signal on $procdff$6370 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5909_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6889 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6369 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5922_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6895 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5922_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6368 ($dff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5930_Y, Q = \mOutPtr, rval = 4'1111).
Adding EN signal on $auto$ff.cc:262:slice$6903 ($sdff) from module td_fused_top_fifo_w12_d8_S (D = $procmux$5930_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6371 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6372 ($dff) from module td_fused_top_fifo_w16_d2_S_x0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6375 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5944_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6909 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6374 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5957_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6915 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5957_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6373 ($dff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5965_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6923 ($sdff) from module td_fused_top_fifo_w16_d2_S_x0 (D = $procmux$5965_Y, Q = \mOutPtr).
Adding EN signal on $procdff$6376 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg (D = \data, Q = \sr_0).
Adding EN signal on $procdff$6377 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg (D = \sr_0, Q = \sr_1).
Adding SRST signal on $procdff$6380 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5979_Y, Q = \internal_full_n, rval = 1'1).
Adding EN signal on $auto$ff.cc:262:slice$6929 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = 1'0, Q = \internal_full_n).
Adding SRST signal on $procdff$6379 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5992_Y, Q = \internal_empty_n, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$6935 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$5992_Y, Q = \internal_empty_n).
Adding SRST signal on $procdff$6378 ($dff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$6000_Y, Q = \mOutPtr, rval = 2'11).
Adding EN signal on $auto$ff.cc:262:slice$6943 ($sdff) from module td_fused_top_start_for_tdf3_readFilters30_U0 (D = $procmux$6000_Y, Q = \mOutPtr).
Adding SRST signal on $procdff$6386 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1379$120_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_0, rval = 1'0).
Adding SRST signal on $procdff$6385 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1381$122_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_1, rval = 1'0).
Adding SRST signal on $procdff$6384 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1383$124_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_2, rval = 1'0).
Adding SRST signal on $procdff$6383 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1385$126_Y, Q = \ap_sync_reg_channel_write_accum2_out_0_3, rval = 1'0).
Adding SRST signal on $procdff$6382 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1393$128_Y, Q = \ap_sync_reg_tdf3_get_next_ijk_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6381 ($dff) from module td_fused_top_dataflow_in_loop_TOP_LOOP48628 (D = $or$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:1395$129_Y, Q = \ap_sync_reg_tdf3_readInputs_U0_ap_ready, rval = 1'0).
Adding SRST signal on $procdff$6388 ($dff) from module td_fused_top_tdf3_112 (D = $procmux$6064_Y, Q = \loop_dataflow_input_count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6965 ($sdff) from module td_fused_top_tdf3_112 (D = $procmux$6064_Y, Q = \loop_dataflow_input_count).
Adding SRST signal on $procdff$6387 ($dff) from module td_fused_top_tdf3_112 (D = $procmux$6056_Y, Q = \loop_dataflow_output_count, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$6969 ($sdff) from module td_fused_top_tdf3_112 (D = $procmux$6056_Y, Q = \loop_dataflow_output_count).

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_tdf3_112..
Removed 446 unused cells and 4499 unused wires.
<suppressed ~565 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
<suppressed ~3 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
<suppressed ~4 debug messages>
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
<suppressed ~2 debug messages>
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_112.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_accum_1.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_accum_2.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
<suppressed ~1 debug messages>
Optimizing module td_fused_top_tdf3_readInputs.
<suppressed ~2 debug messages>
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_112..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~316 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_112.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_112'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~12 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 14 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:262:slice$6776 ($sdff) from module td_fused_top_Block_entry_proc_proc506 (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6973 ($sdff) from module td_fused_top_Block_entry_proc_proc506.
Adding EN signal on $auto$ff.cc:262:slice$6752 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_1_07_reg_122).
Adding EN signal on $auto$ff.cc:262:slice$6747 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_0_06_reg_134).
Adding EN signal on $auto$ff.cc:262:slice$6739 ($dffe) from module td_fused_top_tdf3_accum_2 (D = \sum0_reg_431, Q = \accum_out_3_04_reg_158).
Adding SRST signal on $auto$ff.cc:262:slice$6593 ($sdff) from module td_fused_top_tdf3_get_next_ijk (D = 1'x, Q = \ap_CS_fsm, rval = 1'1).
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$6991 ($sdff) from module td_fused_top_tdf3_get_next_ijk.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_112..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 9 unused cells and 23 unused wires.
<suppressed ~26 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
<suppressed ~6 debug messages>
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_112.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
<suppressed ~16 debug messages>
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_112..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~311 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_112.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6990: { $auto$rtlil.cc:2312:Not$6741 $auto$rtlil.cc:2312:Not$6986 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3839$803_Y $auto$rtlil.cc:2312:Not$6988 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6978: { $auto$rtlil.cc:2312:Not$6741 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3839$803_Y \icmp_ln73_1_fu_280_p2 }
    New input vector for $reduce_and cell $auto$opt_dff.cc:223:make_patterns_logic$6983: { $auto$rtlil.cc:2312:Not$6741 $auto$rtlil.cc:2312:Not$6981 $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.medium_submodules/td_fused_top_tdf3_112.v:3839$803_Y \icmp_ln73_fu_268_p2 }
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 3 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_112'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
<suppressed ~3 debug messages>
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 1 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_112..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..
Removed 3 unused cells and 15 unused wires.
<suppressed ~6 debug messages>

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_112.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.23. Rerunning OPT passes. (Maybe there is more to do..)

4.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_AlignShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_ExceptionModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_ExecutionModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_NormalizeShift2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPAddSub_PrealignModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPAddSub_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_16..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_ExecuteModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \FPMult_NormalizeModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_PrepModule..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \FPMult_RoundModule..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_Block_entry_proc_proc506..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_ap_hadd_6_full_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_ap_hmul_3_max_dsp_16..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w12_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w4_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_fifo_w6_d8_S_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_112..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_2..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_accum_3..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_adjust..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_dot_product..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_get_next_ijk..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readFilters30..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_readInputs..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \td_fused_top_tdf3_writeOutputs_unaligned..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~311 debug messages>

4.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
  Optimizing cells in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
  Optimizing cells in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
  Optimizing cells in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
  Optimizing cells in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
  Optimizing cells in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
  Optimizing cells in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
  Optimizing cells in module \FPAddSub.
  Optimizing cells in module \FPAddSub_AlignModule.
  Optimizing cells in module \FPAddSub_AlignShift1.
  Optimizing cells in module \FPAddSub_AlignShift2.
  Optimizing cells in module \FPAddSub_ExceptionModule.
  Optimizing cells in module \FPAddSub_ExecutionModule.
  Optimizing cells in module \FPAddSub_NormalizeModule.
  Optimizing cells in module \FPAddSub_NormalizeShift1.
  Optimizing cells in module \FPAddSub_NormalizeShift2.
  Optimizing cells in module \FPAddSub_PrealignModule.
  Optimizing cells in module \FPAddSub_RoundModule.
  Optimizing cells in module \FPMult_16.
  Optimizing cells in module \FPMult_ExecuteModule.
  Optimizing cells in module \FPMult_NormalizeModule.
  Optimizing cells in module \FPMult_PrepModule.
  Optimizing cells in module \FPMult_RoundModule.
  Optimizing cells in module \td_fused_top_Block_entry_proc_proc506.
  Optimizing cells in module \td_fused_top_ap_hadd_6_full_dsp_16.
  Optimizing cells in module \td_fused_top_ap_hmul_3_max_dsp_16.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
  Optimizing cells in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w12_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0.
  Optimizing cells in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x.
  Optimizing cells in module \td_fused_top_fifo_w4_d2_S_x_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w4_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S.
  Optimizing cells in module \td_fused_top_fifo_w6_d8_S_shiftReg.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0.
  Optimizing cells in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
  Optimizing cells in module \td_fused_top_tdf3_112.
  Optimizing cells in module \td_fused_top_tdf3_accum_1.
  Optimizing cells in module \td_fused_top_tdf3_accum_2.
  Optimizing cells in module \td_fused_top_tdf3_accum_3.
  Optimizing cells in module \td_fused_top_tdf3_adjust.
  Optimizing cells in module \td_fused_top_tdf3_dot_product.
  Optimizing cells in module \td_fused_top_tdf3_get_next_ijk.
  Optimizing cells in module \td_fused_top_tdf3_readFilters30.
  Optimizing cells in module \td_fused_top_tdf3_readInputs.
  Optimizing cells in module \td_fused_top_tdf3_writeOutputs_unaligned.
Performed a total of 0 changes.

4.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1'.
Finding identical cells in module `$paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1'.
Finding identical cells in module `$paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0'.
Finding identical cells in module `$paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1'.
Finding identical cells in module `$paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1'.
Finding identical cells in module `$paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0'.
Finding identical cells in module `$paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0'.
Finding identical cells in module `\FPAddSub'.
Finding identical cells in module `\FPAddSub_AlignModule'.
Finding identical cells in module `\FPAddSub_AlignShift1'.
Finding identical cells in module `\FPAddSub_AlignShift2'.
Finding identical cells in module `\FPAddSub_ExceptionModule'.
Finding identical cells in module `\FPAddSub_ExecutionModule'.
Finding identical cells in module `\FPAddSub_NormalizeModule'.
Finding identical cells in module `\FPAddSub_NormalizeShift1'.
Finding identical cells in module `\FPAddSub_NormalizeShift2'.
Finding identical cells in module `\FPAddSub_PrealignModule'.
Finding identical cells in module `\FPAddSub_RoundModule'.
Finding identical cells in module `\FPMult_16'.
Finding identical cells in module `\FPMult_ExecuteModule'.
Finding identical cells in module `\FPMult_NormalizeModule'.
Finding identical cells in module `\FPMult_PrepModule'.
Finding identical cells in module `\FPMult_RoundModule'.
Finding identical cells in module `\td_fused_top_Block_entry_proc_proc506'.
Finding identical cells in module `\td_fused_top_ap_hadd_6_full_dsp_16'.
Finding identical cells in module `\td_fused_top_ap_hmul_3_max_dsp_16'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore'.
Finding identical cells in module `\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w12_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0'.
Finding identical cells in module `\td_fused_top_fifo_w16_d2_S_x0_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x'.
Finding identical cells in module `\td_fused_top_fifo_w4_d2_S_x_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w4_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S'.
Finding identical cells in module `\td_fused_top_fifo_w6_d8_S_shiftReg'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0'.
Finding identical cells in module `\td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg'.
Finding identical cells in module `\td_fused_top_tdf3_112'.
Finding identical cells in module `\td_fused_top_tdf3_accum_1'.
Finding identical cells in module `\td_fused_top_tdf3_accum_2'.
Finding identical cells in module `\td_fused_top_tdf3_accum_3'.
Finding identical cells in module `\td_fused_top_tdf3_adjust'.
Finding identical cells in module `\td_fused_top_tdf3_dot_product'.
Finding identical cells in module `\td_fused_top_tdf3_get_next_ijk'.
Finding identical cells in module `\td_fused_top_tdf3_readFilters30'.
Finding identical cells in module `\td_fused_top_tdf3_readInputs'.
Finding identical cells in module `\td_fused_top_tdf3_writeOutputs_unaligned'.
Removed a total of 0 cells.

4.27. Executing OPT_DFF pass (perform DFF optimizations).

4.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1..
Finding unused cells or wires in module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1..
Finding unused cells or wires in module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0..
Finding unused cells or wires in module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1..
Finding unused cells or wires in module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1..
Finding unused cells or wires in module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0..
Finding unused cells or wires in module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0..
Finding unused cells or wires in module \FPAddSub..
Finding unused cells or wires in module \FPAddSub_AlignModule..
Finding unused cells or wires in module \FPAddSub_AlignShift1..
Finding unused cells or wires in module \FPAddSub_AlignShift2..
Finding unused cells or wires in module \FPAddSub_ExceptionModule..
Finding unused cells or wires in module \FPAddSub_ExecutionModule..
Finding unused cells or wires in module \FPAddSub_NormalizeModule..
Finding unused cells or wires in module \FPAddSub_NormalizeShift1..
Finding unused cells or wires in module \FPAddSub_NormalizeShift2..
Finding unused cells or wires in module \FPAddSub_PrealignModule..
Finding unused cells or wires in module \FPAddSub_RoundModule..
Finding unused cells or wires in module \FPMult_16..
Finding unused cells or wires in module \FPMult_ExecuteModule..
Finding unused cells or wires in module \FPMult_NormalizeModule..
Finding unused cells or wires in module \FPMult_PrepModule..
Finding unused cells or wires in module \FPMult_RoundModule..
Finding unused cells or wires in module \td_fused_top_Block_entry_proc_proc506..
Finding unused cells or wires in module \td_fused_top_ap_hadd_6_full_dsp_16..
Finding unused cells or wires in module \td_fused_top_ap_hmul_3_max_dsp_16..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore..
Finding unused cells or wires in module \td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w12_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0..
Finding unused cells or wires in module \td_fused_top_fifo_w16_d2_S_x0_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d2_S_x_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w4_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S..
Finding unused cells or wires in module \td_fused_top_fifo_w6_d8_S_shiftReg..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0..
Finding unused cells or wires in module \td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg..
Finding unused cells or wires in module \td_fused_top_tdf3_112..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_1..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_2..
Finding unused cells or wires in module \td_fused_top_tdf3_accum_3..
Finding unused cells or wires in module \td_fused_top_tdf3_adjust..
Finding unused cells or wires in module \td_fused_top_tdf3_dot_product..
Finding unused cells or wires in module \td_fused_top_tdf3_get_next_ijk..
Finding unused cells or wires in module \td_fused_top_tdf3_readFilters30..
Finding unused cells or wires in module \td_fused_top_tdf3_readInputs..
Finding unused cells or wires in module \td_fused_top_tdf3_writeOutputs_unaligned..

4.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1.
Optimizing module $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1.
Optimizing module $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0.
Optimizing module $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1.
Optimizing module $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1.
Optimizing module $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0.
Optimizing module $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0.
Optimizing module FPAddSub.
Optimizing module FPAddSub_AlignModule.
Optimizing module FPAddSub_AlignShift1.
Optimizing module FPAddSub_AlignShift2.
Optimizing module FPAddSub_ExceptionModule.
Optimizing module FPAddSub_ExecutionModule.
Optimizing module FPAddSub_NormalizeModule.
Optimizing module FPAddSub_NormalizeShift1.
Optimizing module FPAddSub_NormalizeShift2.
Optimizing module FPAddSub_PrealignModule.
Optimizing module FPAddSub_RoundModule.
Optimizing module FPMult_16.
Optimizing module FPMult_ExecuteModule.
Optimizing module FPMult_NormalizeModule.
Optimizing module FPMult_PrepModule.
Optimizing module FPMult_RoundModule.
Optimizing module td_fused_top_Block_entry_proc_proc506.
Optimizing module td_fused_top_ap_hadd_6_full_dsp_16.
Optimizing module td_fused_top_ap_hmul_3_max_dsp_16.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore.
Optimizing module td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram.
Optimizing module td_fused_top_fifo_w12_d8_S.
Optimizing module td_fused_top_fifo_w12_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w16_d2_S_x0.
Optimizing module td_fused_top_fifo_w16_d2_S_x0_shiftReg.
Optimizing module td_fused_top_fifo_w4_d2_S_x.
Optimizing module td_fused_top_fifo_w4_d2_S_x_shiftReg.
Optimizing module td_fused_top_fifo_w4_d8_S.
Optimizing module td_fused_top_fifo_w4_d8_S_shiftReg.
Optimizing module td_fused_top_fifo_w6_d8_S.
Optimizing module td_fused_top_fifo_w6_d8_S_shiftReg.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0.
Optimizing module td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg.
Optimizing module td_fused_top_tdf3_112.
Optimizing module td_fused_top_tdf3_accum_1.
Optimizing module td_fused_top_tdf3_accum_2.
Optimizing module td_fused_top_tdf3_accum_3.
Optimizing module td_fused_top_tdf3_adjust.
Optimizing module td_fused_top_tdf3_dot_product.
Optimizing module td_fused_top_tdf3_get_next_ijk.
Optimizing module td_fused_top_tdf3_readFilters30.
Optimizing module td_fused_top_tdf3_readInputs.
Optimizing module td_fused_top_tdf3_writeOutputs_unaligned.

4.30. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== $paramod$39fc8c2259eea60ebd1699530f5152003b944440\td_fused_top_mux_42_1_1_1 ===

   Number of wires:                 10
   Number of wire bits:             12
   Number of public wires:          10
   Number of public wire bits:      12
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                            3

=== $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0 ===

   Number of wires:                110
   Number of wire bits:            435
   Number of public wires:          58
   Number of public wire bits:     349
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          200
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1 ===

   Number of wires:                 10
   Number of wire bits:            132
   Number of public wires:          10
   Number of public wire bits:     132
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           48

=== $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1 ===

   Number of wires:                 19
   Number of wire bits:            169
   Number of public wires:          19
   Number of public wire bits:     169
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                           17
     $dffe                          32
     $mux                           16

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0 ===

   Number of wires:                 99
   Number of wire bits:            365
   Number of public wires:          54
   Number of public wire bits:     301
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 77
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     10
     $logic_not                      7
     $logic_or                       1
     $mux                          158
     $not                            1
     $reduce_bool                    6
     $reduce_or                      2
     $sdff                           2
     $sdffe                         23
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0 ===

   Number of wires:                101
   Number of wire bits:            381
   Number of public wires:          51
   Number of public wire bits:     297
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 82
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                     11
     $logic_not                      9
     $logic_or                       1
     $mux                          172
     $not                            1
     $reduce_bool                    8
     $reduce_or                      2
     $sdff                           2
     $sdffe                         40
     $sub                            2

=== $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0 ===

   Number of wires:                 55
   Number of wire bits:            138
   Number of public wires:          28
   Number of public wire bits:     107
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            4
     $and                            4
     $eq                             2
     $logic_and                      7
     $logic_not                      5
     $logic_or                       1
     $mux                            8
     $reduce_bool                    4
     $reduce_or                      2
     $sdffe                          6
     $sub                            2

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                          338

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                            15
     $mux                           30

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             6
     $logic_not                      2
     $mux                           11
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             6
     $logic_not                      2
     $pmux                          11
     $reduce_or                      5

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     5
     $reduce_or                      8

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                           17
     $mux                           18
     $sub                           17
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           82

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                            12
     $logic_not                      4
     $pmux                          34
     $reduce_or                      8

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            6
     $logic_not                      1
     $mux                            6
     $reduce_or                     21
     $sub                            6

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                          128
     $and                            4
     $logic_not                      2
     $not                           64
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                           38
     $and                            7
     $mux                           18
     $not                            2
     $or                             5
     $xor                            2

=== FPMult_16 ===

   Number of wires:                 27
   Number of wire bits:            348
   Number of public wires:          27
   Number of public wire bits:     348
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                          165

=== FPMult_ExecuteModule ===

   Number of wires:                 15
   Number of wire bits:            103
   Number of public wires:          12
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  7
     $add                           12
     $and                            1
     $mux                           10
     $or                             1
     $reduce_or                     10
     $xor                            1

=== FPMult_NormalizeModule ===

   Number of wires:                  8
   Number of wire bits:            114
   Number of public wires:           6
   Number of public wire bits:      50
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     $sub                           64

=== FPMult_PrepModule ===

   Number of wires:                 23
   Number of wire bits:             86
   Number of public wires:          14
   Number of public wire bits:      77
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      2
     $mul                           22
     $or                             3
     $reduce_and                    10
     $reduce_or                     20

=== FPMult_RoundModule ===

   Number of wires:                 12
   Number of wire bits:             90
   Number of public wires:          12
   Number of public wire bits:      90
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $mux                           28

=== td_fused_top_Block_entry_proc_proc506 ===

   Number of wires:                 16
   Number of wire bits:             61
   Number of public wires:          14
   Number of public wire bits:      59
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  9
     $mux                           19
     $not                            1
     $or                             1
     $reduce_or                      2
     $sdff                          17

=== td_fused_top_ap_hadd_6_full_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_ap_hmul_3_max_dsp_16 ===

   Number of wires:                 12
   Number of wire bits:            117
   Number of public wires:          12
   Number of public wire bits:     117
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          48

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628 ===

   Number of wires:                340
   Number of wire bits:           1908
   Number of public wires:         292
   Number of public wire bits:    1860
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 99
     $and                           40
     $not                           17
     $or                             6
     $reduce_or                      4
     $sdff                           6

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             76
   Number of public wires:          12
   Number of public wire bits:      76
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            247
   Number of public wires:          11
   Number of public wire bits:      75
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           80

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore ===

   Number of wires:                 11
   Number of wire bits:             64
   Number of public wires:          11
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram ===

   Number of wires:                 23
   Number of wire bits:            227
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 16
     $dffe                          16
     $mux                           88

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore ===

   Number of wires:                 10
   Number of wire bits:             63
   Number of public wires:          10
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram ===

   Number of wires:                 17
   Number of wire bits:            168
   Number of public wires:           9
   Number of public wire bits:      62
   Number of memories:               1
   Number of memory bits:          512
   Number of processes:              0
   Number of cells:                 11
     $dffe                          32
     $mux                           44

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore ===

   Number of wires:                 12
   Number of wire bits:             82
   Number of public wires:          12
   Number of public wire bits:      82
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1

=== td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram ===

   Number of wires:                 25
   Number of wire bits:            265
   Number of public wires:          11
   Number of public wire bits:      81
   Number of memories:               1
   Number of memory bits:         1024
   Number of processes:              0
   Number of cells:                 18
     $dffe                          32
     $mux                           92

=== td_fused_top_fifo_w12_d8_S ===

   Number of wires:                 46
   Number of wire bits:            169
   Number of public wires:          17
   Number of public wire bits:      66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w12_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:            133
   Number of public wires:          13
   Number of public wire bits:     125
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          96
     $eq                            21
     $logic_not                      3
     $pmux                          12

=== td_fused_top_fifo_w16_d2_S_x0 ===

   Number of wires:                 45
   Number of wire bits:            172
   Number of public wires:          17
   Number of public wire bits:      78
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w16_d2_S_x0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             68
   Number of public wires:           7
   Number of public wire bits:      67
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                          32
     $not                            1
     $pmux                          16

=== td_fused_top_fifo_w4_d2_S_x ===

   Number of wires:                 45
   Number of wire bits:            124
   Number of public wires:          17
   Number of public wire bits:      30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_fifo_w4_d2_S_x_shiftReg ===

   Number of wires:                  8
   Number of wire bits:             20
   Number of public wires:           7
   Number of public wire bits:      19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           8
     $not                            1
     $pmux                           4

=== td_fused_top_fifo_w4_d8_S ===

   Number of wires:                 46
   Number of wire bits:            137
   Number of public wires:          17
   Number of public wire bits:      34
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w4_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             53
   Number of public wires:          13
   Number of public wire bits:      45
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          32
     $eq                            21
     $logic_not                      3
     $pmux                           4

=== td_fused_top_fifo_w6_d8_S ===

   Number of wires:                 46
   Number of wire bits:            145
   Number of public wires:          17
   Number of public wire bits:      42
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 35
     $add                            4
     $and                           68
     $eq                            68
     $logic_and                      2
     $logic_not                     68
     $mux                           14
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          6
     $sub                            4

=== td_fused_top_fifo_w6_d8_S_shiftReg ===

   Number of wires:                 21
   Number of wire bits:             73
   Number of public wires:          13
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $dffe                          48
     $eq                            21
     $logic_not                      3
     $pmux                           6

=== td_fused_top_start_for_tdf3_readFilters30_U0 ===

   Number of wires:                 45
   Number of wire bits:            112
   Number of public wires:          17
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 34
     $add                            2
     $and                           68
     $eq                            64
     $logic_and                      2
     $logic_not                     66
     $mux                            8
     $ne                             2
     $not                            2
     $or                             2
     $reduce_and                     4
     $reduce_bool                    2
     $reduce_or                      2
     $sdffe                          4
     $sub                            2

=== td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg ===

   Number of wires:                  8
   Number of wire bits:              8
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     $dffe                           2
     $not                            1
     $pmux                           1

=== td_fused_top_tdf3_112 ===

   Number of wires:                125
   Number of wire bits:           1540
   Number of public wires:         100
   Number of public wire bits:    1425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           32
     $and                           10
     $eq                            32
     $logic_not                     16
     $mux                           68
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         32

=== td_fused_top_tdf3_accum_1 ===

   Number of wires:                243
   Number of wire bits:           1878
   Number of public wires:         139
   Number of public wire bits:    1392
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                166
     $add                           10
     $and                           33
     $dffe                         275
     $eq                           136
     $logic_not                      3
     $mux                          572
     $not                           11
     $or                            43
     $pmux                          11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                          12
     $sdffe                          6

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                129
   Number of wire bits:            500
   Number of public wires:          90
   Number of public wire bits:     453
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 95
     $add                            3
     $and                           11
     $dff                           24
     $dffe                         121
     $eq                            16
     $logic_not                      2
     $mux                           23
     $not                            9
     $or                             4
     $pmux                           3
     $reduce_and                    13
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                          14
     $sdffe                          1

=== td_fused_top_tdf3_accum_3 ===

   Number of wires:                 52
   Number of wire bits:            245
   Number of public wires:          31
   Number of public wire bits:     206
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $add                            3
     $and                            4
     $dffe                          19
     $eq                           103
     $mux                           40
     $not                            3
     $or                             1
     $pmux                          10
     $reduce_or                      2
     $sdff                          27
     $sdffe                         19

=== td_fused_top_tdf3_adjust ===

   Number of wires:                 75
   Number of wire bits:            497
   Number of public wires:          44
   Number of public wire bits:     444
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 49
     $and                            2
     $dffe                          96
     $eq                           529
     $mux                           43
     $not                            3
     $or                             2
     $pmux                          23
     $reduce_or                      2
     $sdff                          24

=== td_fused_top_tdf3_dot_product ===

   Number of wires:                102
   Number of wire bits:            397
   Number of public wires:          68
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 74
     $add                            6
     $and                           13
     $dff                           30
     $dffe                          60
     $eq                            15
     $mux                           18
     $not                           10
     $or                             2
     $pmux                           3
     $reduce_or                      4
     $sdff                          11
     $sdffe                          7

=== td_fused_top_tdf3_get_next_ijk ===

   Number of wires:                 74
   Number of wire bits:            263
   Number of public wires:          42
   Number of public wire bits:     201
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     $add                           48
     $and                            8
     $dffe                          32
     $eq                            48
     $mux                           76
     $not                            9
     $or                             6
     $reduce_bool                    2
     $reduce_or                      2
     $sdff                           1
     $sdffce                        16
     $sdffe                          1

=== td_fused_top_tdf3_readFilters30 ===

   Number of wires:                 70
   Number of wire bits:            311
   Number of public wires:          44
   Number of public wire bits:     271
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                           15
     $and                            8
     $dffe                          17
     $eq                            15
     $mux                           34
     $not                            5
     $or                             2
     $pmux                           3
     $reduce_bool                    2
     $reduce_or                      4
     $sdff                           5
     $sdffe                          1

=== td_fused_top_tdf3_readInputs ===

   Number of wires:                150
   Number of wire bits:           1075
   Number of public wires:         100
   Number of public wire bits:     969
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                           20
     $and                           12
     $dffe                          55
     $eq                            31
     $gt                            32
     $mux                          169
     $not                            8
     $or                            24
     $pmux                           5
     $reduce_bool                    4
     $reduce_or                      6
     $sdff                           6
     $sdffce                        32
     $sdffe                          2
     $sub                           13

=== td_fused_top_tdf3_writeOutputs_unaligned ===

   Number of wires:                 84
   Number of wire bits:            621
   Number of public wires:          58
   Number of public wire bits:     593
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 53
     $add                           60
     $and                            8
     $dffe                          95
     $eq                            47
     $logic_not                      2
     $mux                           10
     $not                            5
     $or                             3
     $pmux                           3
     $reduce_or                      2
     $sdff                           4
     $sdffce                        32
     $sdffe                         16
     $sub                           13

=== design hierarchy ===

   td_fused_top_tdf3_112             1
     td_fused_top_dataflow_in_loop_TOP_LOOP48628      0
       $paramod$444f4f35aae1753c454375fdcc6a89a96e0bb6d9\td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48628_accum1_out_0_memcore_ram      0
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48628_ifmap_vec_0_0_memcore_ram      0
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48628_products_0_memcore_ram      0
       $paramod$d21e5f6e694f4e12d1f46ee6f235df73967f95ea\td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0      0
         td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore      0
           td_fused_top_dataflow_in_loop_TOP_LOOP48628_weight_vecs_0_0_0_memcore_ram      0
       td_fused_top_Block_entry_proc_proc506      0
       td_fused_top_fifo_w12_d8_S      0
         td_fused_top_fifo_w12_d8_S_shiftReg      0
       td_fused_top_fifo_w16_d2_S_x0      0
         td_fused_top_fifo_w16_d2_S_x0_shiftReg      0
       td_fused_top_fifo_w4_d2_S_x      0
         td_fused_top_fifo_w4_d2_S_x_shiftReg      0
       td_fused_top_fifo_w4_d8_S      0
         td_fused_top_fifo_w4_d8_S_shiftReg      0
       td_fused_top_fifo_w6_d8_S      0
         td_fused_top_fifo_w6_d8_S_shiftReg      0
       td_fused_top_start_for_tdf3_readFilters30_U0      0
         td_fused_top_start_for_tdf3_readFilters30_U0_shiftReg      0
       td_fused_top_tdf3_accum_1      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf3_accum_2      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf3_accum_3      0
         $paramod$91996938bf55391da83956fb5d59b8cc0957c6c9\td_fused_top_mux_42_16_1_1      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf3_adjust      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
         $paramod$912b74f0497673b69e86cc7c82dae9d480ead345\td_fused_top_hsub_16ns_16ns_16_7_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
         $paramod$bd98ea72159fe26174e7b3ed5baca9c91958ef6f\td_fused_top_hadd_16ns_16ns_16_8_full_dsp_1      0
           td_fused_top_ap_hadd_6_full_dsp_16      0
             FPAddSub                0
               FPAddSub_AlignModule      0
               FPAddSub_AlignShift1      0
               FPAddSub_AlignShift2      0
               FPAddSub_ExceptionModule      0
               FPAddSub_ExecutionModule      0
               FPAddSub_NormalizeModule      0
               FPAddSub_NormalizeShift1      0
               FPAddSub_NormalizeShift2      0
               FPAddSub_PrealignModule      0
               FPAddSub_RoundModule      0
       td_fused_top_tdf3_dot_product      0
         $paramod$3c0377098b222d6572752d08e873f7489758dceb\td_fused_top_hmul_16ns_16ns_16_5_max_dsp_1      0
           td_fused_top_ap_hmul_3_max_dsp_16      0
             FPMult_16               0
               FPMult_ExecuteModule      0
               FPMult_NormalizeModule      0
               FPMult_PrepModule      0
               FPMult_RoundModule      0
       td_fused_top_tdf3_get_next_ijk      0
       td_fused_top_tdf3_readFilters30      0
       td_fused_top_tdf3_readInputs      0
       td_fused_top_tdf3_writeOutputs_unaligned      0

   Number of wires:                125
   Number of wire bits:           1540
   Number of public wires:         100
   Number of public wire bits:    1425
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     $add                           32
     $and                           10
     $eq                            32
     $logic_not                     16
     $mux                           68
     $not                            3
     $or                             1
     $reduce_bool                    4
     $sdffe                         32

Warnings: 36 unique messages, 36 total
End of script. Logfile hash: 7046796eed, CPU: user 2.26s system 0.01s, MEM: 56.91 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 23% 6x opt_expr (0 sec), 18% 2x read_verilog (0 sec), ...
