--IP Functional Simulation Model
--VERSION_BEGIN 15.0 cbx_mgl 2015:04:22:18:06:50:SJ cbx_simgen 2015:04:22:18:04:08:SJ  VERSION_END


-- Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

 LIBRARY cyclonev;
 USE cyclonev.cyclonev_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = altddio_out 1 cyclonev_clk_phase_select 51 cyclonev_ddio_out 72 cyclonev_io_obuf 2 cyclonev_leveling_delay_chain 51 cyclonev_mem_phy 1 cyclonev_phy_clkbuf 26 cyclonev_pseudo_diff_out 1 ddr3_avlx64_p0_altdqdqs 2 lut 75 tri_bus 1 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  ddr3_avlx64_p0 IS 
	 PORT 
	 ( 
		 afi_addr	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 afi_ba	:	IN  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 afi_cal_fail	:	OUT  STD_LOGIC;
		 afi_cal_success	:	OUT  STD_LOGIC;
		 afi_cas_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_cke	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_clk	:	IN  STD_LOGIC;
		 afi_cs_n	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_dm	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 afi_dqs_burst	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_half_clk	:	IN  STD_LOGIC;
		 afi_mem_clk_disable	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_odt	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 afi_phy_clk	:	IN  STD_LOGIC;
		 afi_ras_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_rdata	:	OUT  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_rdata_en	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_en_full	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rdata_valid	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_reset_export_n	:	OUT  STD_LOGIC;
		 afi_reset_n	:	OUT  STD_LOGIC;
		 afi_rlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_rst_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wdata	:	IN  STD_LOGIC_VECTOR (79 DOWNTO 0);
		 afi_wdata_valid	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 afi_we_n	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 afi_wlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 avl_address	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 avl_clk	:	OUT  STD_LOGIC;
		 avl_read	:	IN  STD_LOGIC;
		 avl_readdata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 avl_reset_n	:	OUT  STD_LOGIC;
		 avl_waitrequest	:	OUT  STD_LOGIC;
		 avl_write	:	IN  STD_LOGIC;
		 avl_writedata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 capture_strobe_tracking	:	OUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 cfg_addlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_bankaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_caswrlat	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_coladdrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_csaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_devicewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_dramconfig	:	IN  STD_LOGIC_VECTOR (23 DOWNTO 0);
		 cfg_interfacewidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_rowaddrwidth	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tcl	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_tmrd	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_trefi	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 cfg_trfc	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 cfg_twr	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 csr_soft_reset_req	:	IN  STD_LOGIC;
		 ctl_clk	:	OUT  STD_LOGIC;
		 ctl_reset_n	:	OUT  STD_LOGIC;
		 dll_clk	:	OUT  STD_LOGIC;
		 dll_delayctrl	:	IN  STD_LOGIC_VECTOR (6 DOWNTO 0);
		 dll_pll_locked	:	OUT  STD_LOGIC;
		 global_reset_n	:	IN  STD_LOGIC;
		 io_intaddrdout	:	IN  STD_LOGIC_VECTOR (63 DOWNTO 0);
		 io_intaficalfail	:	OUT  STD_LOGIC;
		 io_intaficalsuccess	:	OUT  STD_LOGIC;
		 io_intafirlat	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intafiwlat	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intbadout	:	IN  STD_LOGIC_VECTOR (11 DOWNTO 0);
		 io_intcasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckdout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intckedout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intckndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intcsndout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intdmdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqdin	:	OUT  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqdout	:	IN  STD_LOGIC_VECTOR (179 DOWNTO 0);
		 io_intdqoe	:	IN  STD_LOGIC_VECTOR (89 DOWNTO 0);
		 io_intdqsbdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqsboe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqsdout	:	IN  STD_LOGIC_VECTOR (19 DOWNTO 0);
		 io_intdqslogicdqsena	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicfiforeset	:	IN  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicincrdataen	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicincwrptr	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicoct	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intdqslogicrdatavalid	:	OUT  STD_LOGIC_VECTOR (4 DOWNTO 0);
		 io_intdqslogicreadlatency	:	IN  STD_LOGIC_VECTOR (24 DOWNTO 0);
		 io_intdqsoe	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 io_intodtdout	:	IN  STD_LOGIC_VECTOR (7 DOWNTO 0);
		 io_intrasndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intresetndout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 io_intwendout	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 mem_a	:	OUT  STD_LOGIC_VECTOR (13 DOWNTO 0);
		 mem_ba	:	OUT  STD_LOGIC_VECTOR (2 DOWNTO 0);
		 mem_cas_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ck_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cke	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_cs_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_dm	:	OUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_dq	:	INOUT  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 mem_dqs	:	INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_dqs_n	:	INOUT  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 mem_odt	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_ras_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 mem_reset_n	:	OUT  STD_LOGIC;
		 mem_we_n	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 parallelterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 phy_clk	:	OUT  STD_LOGIC;
		 phy_reset_n	:	OUT  STD_LOGIC;
		 pll_addr_cmd_clk	:	IN  STD_LOGIC;
		 pll_avl_clk	:	IN  STD_LOGIC;
		 pll_avl_phy_clk	:	IN  STD_LOGIC;
		 pll_config_clk	:	IN  STD_LOGIC;
		 pll_locked	:	IN  STD_LOGIC;
		 pll_mem_clk	:	IN  STD_LOGIC;
		 pll_mem_phy_clk	:	IN  STD_LOGIC;
		 pll_write_clk	:	IN  STD_LOGIC;
		 pll_write_clk_pre_phy_clk	:	IN  STD_LOGIC;
		 scc_clk	:	OUT  STD_LOGIC;
		 scc_data	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 scc_dm_ena	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 scc_dq_ena	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 scc_dqs_ena	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 scc_dqs_io_ena	:	IN  STD_LOGIC_VECTOR (1 DOWNTO 0);
		 scc_reset_n	:	OUT  STD_LOGIC;
		 scc_upd	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 seriesterminationcontrol	:	IN  STD_LOGIC_VECTOR (15 DOWNTO 0);
		 soft_reset_n	:	IN  STD_LOGIC
	 ); 
 END ddr3_avlx64_p0;

 ARCHITECTURE RTL OF ddr3_avlx64_p0 IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_h	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_l	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_vcc	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8086_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8136_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8141_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8146_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8151_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8156_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8161_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8166_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8171_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8176_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8181_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8091_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8186_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8191_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8196_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8201_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8096_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8101_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8106_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8111_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8116_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8121_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8126_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8131_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6415_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6417_clkin	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8474_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8470_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8472_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_8534_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_8530_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_8532_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_8540_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_8536_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_8538_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_8546_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_8542_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_8544_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_8552_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_8548_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_8550_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8480_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8476_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8478_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8486_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8482_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8484_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8492_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8488_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8490_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8498_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8494_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8496_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8504_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8500_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8502_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8510_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8506_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8508_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8516_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8512_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8514_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8522_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8518_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8520_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8528_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8524_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8526_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_8617_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8613_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8615_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_8623_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8619_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8621_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_8629_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8625_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8627_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_8751_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8747_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8749_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_8757_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8753_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8755_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_8763_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8759_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8761_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_8769_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8765_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8767_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_8775_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8771_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8773_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_8781_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8777_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8779_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_8808_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8804_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8806_dataout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_oe	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8084_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8134_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8139_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8144_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8149_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8154_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8159_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8164_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8169_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8174_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8179_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8089_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8184_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8189_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8194_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8199_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8094_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8099_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8104_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8109_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8114_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8119_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8124_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8129_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_delayctrlin	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6413_clkout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiaddr	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiba	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalfail	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficke	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficsn	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidm	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidqsburst	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiodt	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataen	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataenfull	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdatavalid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdata	:	STD_LOGIC_VECTOR (79 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avladdress	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlreaddata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwaitrequest	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwritedata	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgaddlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgbankaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcaswrlat	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcoladdrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcsaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdevicewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdramconfig	:	STD_LOGIC_VECTOR (23 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfginterfacewidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgrowaddrwidth	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtcl	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtmrd	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrefi	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrfc	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtwr	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ctlresetn	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalfail	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalsuccess	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafirlat	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafiwlat	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointbadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdin	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsbdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsboe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicrdatavalid	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointrasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointwendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout	:	STD_LOGIC_VECTOR (63 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout	:	STD_LOGIC_VECTOR (11 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockdout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodmdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqdout	:	STD_LOGIC_VECTOR (179 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqoe	:	STD_LOGIC_VECTOR (89 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsdout	:	STD_LOGIC_VECTOR (19 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrfifoctrl	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrpstamble	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicfiforeset	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincrdataen	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincwrptr	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicoct	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicreadlatency	:	STD_LOGIC_VECTOR (24 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsoe	:	STD_LOGIC_VECTOR (9 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyresetn	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_plladdrcmdclk	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_w_lg_w_clkout_range995w1009w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_inclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_outclk	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oebout4778w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oeout4779w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_o	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_obar	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oebout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oeout	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_extra_io_ena	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_io_ena	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_dll_delayctrl_in	:	STD_LOGIC_VECTOR (6 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_in	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_out	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rd_latency	:	STD_LOGIC_VECTOR (4 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en_full	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_valid	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_oct_ena_in	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_output_strobe_ena	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_parallelterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_read_data_out	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_read_write_data_io	:	STD_LOGIC_VECTOR (7 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_seriesterminationcontrol_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_strobe_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_strobe_n_io	:	STD_LOGIC;
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_inc_wr_ptr	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_qvld	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_data_in	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_oe_in	:	STD_LOGIC_VECTOR (15 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_strobe	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2692q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w999w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_0_6156q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_10_6176q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_11_6178q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_12_6180q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_13_6182q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_14_6185q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_15_6188q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_1_6158q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_2_6160q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_3_6162q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_4_6164q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_5_6166q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_6_6168q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_7_6170q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_8_6172q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_9_6174q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6203q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6223q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6225q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6228q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6231q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6233q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6205q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6207q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6209q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6211q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6213q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6215q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6217q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6219q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6221q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_0_6291q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_10_6301q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_11_6303q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_12_6304q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_13_6305q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_14_6302q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_1_6292q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_2_6293q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_3_6294q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_4_6295q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_5_6296q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_6_6297q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_7_6298q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_8_6299q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_9_6300q	:	STD_LOGIC := '0';
	 SIGNAL	wire_niO_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_clk_reg_2689q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2686q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2696q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2697q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2698q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2699q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2700q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2701q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2702q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nl_w998w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_0_6307q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_10_6317q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_11_6319q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_12_6320q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_13_6321q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_14_6318q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_1_6308q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_2_6309q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_3_6310q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_4_6311q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_5_6312q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_6_6313q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_7_6314q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_8_6315q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_9_6316q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nli_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_0_6327q	:	STD_LOGIC := '0';
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_1_6323q	:	STD_LOGIC := '0';
	 SIGNAL	wire_nll_CLRN	:	STD_LOGIC;
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_avl_clk_reg_2695q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nlO_w1000w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_config_clk_reg_2671q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w997w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_datain	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_dataout	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_csr_soft_reset_req1w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_ddr3_avlx64_p0_comb_3_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
	 COMPONENT  ddr3_avlx64_p0_altdqdqs
	 GENERIC 
	 (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL	:	NATURAL
	 );
	 PORT
	 ( 
		capture_strobe_out	:	OUT STD_LOGIC;
		config_clock_in	:	IN STD_LOGIC;
		config_data_in	:	IN STD_LOGIC;
		config_dqs_ena	:	IN STD_LOGIC;
		config_dqs_io_ena	:	IN STD_LOGIC;
		config_extra_io_ena	:	IN STD_LOGIC_VECTOR(0 DOWNTO 0);
		config_io_ena	:	IN STD_LOGIC_VECTOR(7 DOWNTO 0);
		config_update	:	IN STD_LOGIC;
		core_clock_in	:	IN STD_LOGIC;
		dll_delayctrl_in	:	IN STD_LOGIC_VECTOR(6 DOWNTO 0);
		extra_write_data_in	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		extra_write_data_out	:	OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
		fr_clock_in	:	IN STD_LOGIC;
		hr_clock_in	:	IN STD_LOGIC;
		lfifo_rd_latency	:	IN STD_LOGIC_VECTOR(4 DOWNTO 0);
		lfifo_rdata_en	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_en_full	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		lfifo_rdata_valid	:	OUT STD_LOGIC;
		lfifo_reset_n	:	IN STD_LOGIC;
		oct_ena_in	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		output_strobe_ena	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		parallelterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		read_data_out	:	OUT STD_LOGIC_VECTOR(31 DOWNTO 0);
		read_write_data_io	:	INOUT STD_LOGIC_VECTOR(7 DOWNTO 0);
		reset_n_core_clock_in	:	IN STD_LOGIC;
		rfifo_reset_n	:	IN STD_LOGIC;
		seriesterminationcontrol_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		strobe_ena_hr_clock_in	:	IN STD_LOGIC;
		strobe_io	:	INOUT STD_LOGIC;
		strobe_n_io	:	INOUT STD_LOGIC;
		vfifo_inc_wr_ptr	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_qvld	:	IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		vfifo_reset_n	:	IN STD_LOGIC;
		write_data_in	:	IN STD_LOGIC_VECTOR(31 DOWNTO 0);
		write_oe_in	:	IN STD_LOGIC_VECTOR(15 DOWNTO 0);
		write_strobe	:	IN STD_LOGIC_VECTOR(3 DOWNTO 0);
		write_strobe_clock_in	:	IN STD_LOGIC
	 ); 
	 END COMPONENT;
 BEGIN

	wire_gnd <= '0';
	wire_vcc <= '1';
	wire_w_lg_csr_soft_reset_req1w(0) <= NOT csr_soft_reset_req;
	afi_cal_fail <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalfail;
	afi_cal_success <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalsuccess;
	afi_rdata <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdata(79 DOWNTO 0));
	afi_rdata_valid(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdatavalid);
	afi_reset_export_n <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6233q;
	afi_reset_n <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_14_6185q;
	afi_rlat <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirlat(4 DOWNTO 0));
	afi_wlat <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwlat(3 DOWNTO 0));
	avl_clk <= pll_avl_clk;
	avl_readdata <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlreaddata(31 DOWNTO 0));
	avl_reset_n <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_1_6323q;
	avl_waitrequest <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwaitrequest;
	capture_strobe_tracking <= ( "0" & "0");
	ctl_clk <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout(0);
	ctl_reset_n <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ctlresetn;
	dll_clk <= pll_write_clk_pre_phy_clk;
	dll_pll_locked <= pll_locked;
	io_intaficalfail <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalfail;
	io_intaficalsuccess <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalsuccess;
	io_intafirlat <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafirlat(4 DOWNTO 0));
	io_intafiwlat <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafiwlat(3 DOWNTO 0));
	io_intdqdin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdin(179 DOWNTO 0));
	io_intdqslogicrdatavalid <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicrdatavalid(4 DOWNTO 0));
	mem_a <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_8552_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_8546_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_8540_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_8534_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8528_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8522_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8516_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8510_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8504_dataout
 & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8498_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8492_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8486_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8480_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8474_dataout);
	mem_ba <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_8629_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_8623_dataout & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_8617_dataout);
	mem_cas_n(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_8775_dataout);
	mem_ck(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_o);
	mem_ck_n(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_o);
	mem_cke(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_8757_dataout);
	mem_cs_n(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_8751_dataout);
	mem_dm <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_out(0) & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_out(0));
	mem_odt(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_8763_dataout);
	mem_ras_n(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_8769_dataout);
	mem_reset_n <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_8808_dataout;
	mem_we_n(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_8781_dataout);
	phy_clk <= afi_clk;
	phy_reset_n <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_dataout(0);
	s_wire_ddr3_avlx64_p0_comb_3_dataout <= (soft_reset_n AND wire_w_lg_csr_soft_reset_req1w(0));
	s_wire_vcc <= '1';
	scc_clk <= pll_config_clk;
	scc_reset_n <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_14_6318q;
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_h(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockdout(0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_l(0) <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockdout(1));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084 :  altddio_out
	  GENERIC MAP (
		INTENDED_DEVICE_FAMILY => "Cyclone V",
		POWER_UP_HIGH => "OFF",
		WIDTH => 1
	  )
	  PORT MAP ( 
		aclr => wire_gnd,
		aset => wire_gnd,
		datain_h => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_h,
		datain_l => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_datain_l,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_dataout,
		oe => wire_vcc,
		outclock => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkout,
		outclocken => wire_vcc
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "DQS",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_clk_phase_select_clock_gen_0_clk_phase_select_dqs_8080_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8086_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8084_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8086 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8086_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8136_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8134_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8136 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8136_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8141_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8139_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8141 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8141_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8146_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8144_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8146 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8146_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8151_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8149_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8151 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8151_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8156_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8154_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8156 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8156_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8161_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8159_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8161 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8161_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8166_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8164_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8166 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8166_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8171_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8169_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8171 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8171_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8176_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8174_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8176 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8176_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8181_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8179_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8181 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8181_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8091_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8089_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8091 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8091_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8186_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8184_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8186 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8186_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8191_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8189_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8191 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8191_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8196_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8194_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8196 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8196_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8201_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8199_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8201 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8201_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8096_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8094_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8096 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8096_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8101_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8099_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8101 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8101_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8106_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8104_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8106 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8106_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8111_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8109_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8111 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8111_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8116_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8114_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8116 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8116_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8121_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8119_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8121 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8121_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8126_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8124_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8126 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8126_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkin,
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8131_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8129_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8131 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_8131_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6415_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6415 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		invert_phase => "true",
		phase_setting => 0,
		physical_clock_source => "ADD_CMD",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_6415_clkin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6417_clkin <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6413_clkout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6417 :  cyclonev_clk_phase_select
	  GENERIC MAP (
		phase_setting => 0,
		physical_clock_source => "HR",
		use_phasectrlin => "false"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_clk_phase_select_clk_phase_select_hr_6417_clkin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8474 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8470_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8472_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_ddio_out_8474_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8085_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8470 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8470_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8472 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8472_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_8534 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_8530_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_8532_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_ddio_out_8534_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8135_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_8530 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(40),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(42),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_hi_8530_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_8532 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(41),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(43),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_10_hr_to_fr_lo_8532_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_8540 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_8536_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_8538_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_ddio_out_8540_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8140_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_8536 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(44),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(46),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_hi_8536_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_8538 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(45),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(47),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_11_hr_to_fr_lo_8538_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_8546 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_8542_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_8544_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_ddio_out_8546_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8145_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_8542 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(48),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(50),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_hi_8542_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_8544 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(49),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(51),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_12_hr_to_fr_lo_8544_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_8552 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_8548_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_8550_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_ddio_out_8552_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8150_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_8548 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(52),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(54),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_hi_8548_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_8550 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(53),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(55),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_13_hr_to_fr_lo_8550_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8480 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8476_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8478_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_ddio_out_8480_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8090_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8476 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(4),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(6),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8476_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8478 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(5),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(7),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8478_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8486 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8482_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8484_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_ddio_out_8486_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8095_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8482 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(8),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(10),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8482_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8484 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(9),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(11),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8484_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8492 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8488_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8490_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_ddio_out_8492_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8100_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8488 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(12),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(14),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8488_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8490 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(13),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(15),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8490_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8498 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8494_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8496_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_ddio_out_8498_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8105_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8494 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(16),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(18),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8494_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8496 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(17),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(19),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8496_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8504 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8500_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8502_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_ddio_out_8504_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8110_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8500 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(20),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(22),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8500_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8502 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(21),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(23),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8502_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8510 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8506_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8508_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_ddio_out_8510_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8115_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8506 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(24),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(26),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_hi_8506_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8508 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(25),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(27),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_6_hr_to_fr_lo_8508_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8516 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8512_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8514_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_ddio_out_8516_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8120_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8512 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(28),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(30),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_hi_8512_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8514 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(29),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(31),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_7_hr_to_fr_lo_8514_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8522 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8518_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8520_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_ddio_out_8522_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8125_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8518 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(32),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(34),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_hi_8518_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8520 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(33),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(35),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_8_hr_to_fr_lo_8520_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8528 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8524_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8526_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_ddio_out_8528_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8130_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8524 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(36),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(38),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_hi_8524_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8526 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(37),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout(39),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_uaddress_pad_cyclonev_ddio_out_acblock_9_hr_to_fr_lo_8526_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_8617 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8613_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8615_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_ddio_out_8617_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8155_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8613 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8613_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8615 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8615_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_8623 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8619_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8621_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_ddio_out_8623_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8160_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8619 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(4),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(6),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8619_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8621 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(5),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(7),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8621_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_8629 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8625_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8627_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_ddio_out_8629_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8165_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8625 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(8),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(10),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8625_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8627 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(9),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout(11),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ubank_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8627_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_8751 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8747_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8749_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_ddio_out_8751_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8170_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8747 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8747_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8749 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8749_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_8757 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8753_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8755_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_ddio_out_8757_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8175_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8753 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_hi_8753_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8755 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_1_hr_to_fr_lo_8755_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_8763 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8759_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8761_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_ddio_out_8763_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8180_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8759 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_hi_8759_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8761 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_2_hr_to_fr_lo_8761_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_8769 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8765_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8767_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_ddio_out_8769_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8185_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8765 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_hi_8765_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8767 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_3_hr_to_fr_lo_8767_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_8775 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8771_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8773_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_ddio_out_8775_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8190_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8771 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_hi_8771_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8773 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_4_hr_to_fr_lo_8773_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_8781 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8777_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8779_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_ddio_out_8781_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8195_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8777 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_hi_8777_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8779 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ucmd_pad_cyclonev_ddio_out_acblock_5_hr_to_fr_lo_8779_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_8808 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "false",
		sync_mode => "none",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkout,
		clklo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkout,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8804_dataout,
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8806_dataout,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_ddio_out_8808_dataout,
		muxsel => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_clk_phase_select_clk_phase_select_addr_cmd_8200_clkout
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8804 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout(0),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout(2),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_hi_8804_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8806 :  cyclonev_ddio_out
	  GENERIC MAP (
		async_mode => "none",
		half_rate_mode => "true",
		use_new_clocking_model => "true"
	  )
	  PORT MAP ( 
		clkhi => pll_avl_clk,
		clklo => pll_avl_clk,
		datainhi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout(1),
		datainlo => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout(3),
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_generic_ddio_ureset_n_pad_cyclonev_ddio_out_acblock_0_hr_to_fr_lo_8806_dataout,
		hrbypass => wire_vcc,
		muxsel => pll_avl_clk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_oe <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oebout4778w(0);
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_obar,
		o => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_o,
		oe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obuf_ba_0_8848_oe
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_oe <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oeout4779w(0);
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850 :  cyclonev_io_obuf
	  GENERIC MAP (
		bus_hold => "false",
		lpm_type => "cyclonev_io_obuf",
		open_drain_output => "false"
	  )
	  PORT MAP ( 
		i => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_o,
		o => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_o,
		oe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_io_obuf_obufa_0_8850_oe
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_leveling_delay_chain_clock_gen_0_leveling_delay_chain_dqs_8078_delayctrlin
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8083_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8084 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8084_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8133_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8134 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8134_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8138_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8139 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8139_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8143_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8144 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8144_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8148_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8149 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8149_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8153_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8154 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8154_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8158_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8159 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8159_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8163_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8164 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8164_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8168_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8169 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8169_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8173_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8174 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8174_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8178_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8179 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8179_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8088_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8089 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8089_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8183_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8184 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8184_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8188_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8189 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8189_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8193_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8194 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8194_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8198_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8199 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8199_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8093_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8094 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8094_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8098_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8099 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8099_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8103_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8104 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8104_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8108_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8109 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8109_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8113_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8114 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8114_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8118_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8119 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8119_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8123_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8124 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8124_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_8128_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8129 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_8129_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_delayctrlin <= ( dll_delayctrl(6 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "DQS"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_outclk(1),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout,
		delayctrlin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_delayctrlin
	  );
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6413 :  cyclonev_leveling_delay_chain
	  GENERIC MAP (
		physical_clock_source => "HR"
	  )
	  PORT MAP ( 
		clkin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_outclk(3),
		clkout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6413_clkout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiaddr <= ( afi_addr(19 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiba <= ( afi_ba(2 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficke <= ( afi_cke(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficsn <= ( afi_cs_n(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidm <= ( afi_dm(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidqsburst <= ( afi_dqs_burst(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiodt <= ( afi_odt(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataen <= ( afi_rdata_en(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataenfull <= ( afi_rdata_en_full(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdata <= ( afi_wdata(79 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdatavalid <= ( afi_wdata_valid(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avladdress <= ( avl_address(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwritedata <= ( avl_writedata(31 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgaddlat <= ( cfg_addlat(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgbankaddrwidth <= ( cfg_bankaddrwidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcaswrlat <= ( cfg_caswrlat(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcoladdrwidth <= ( cfg_coladdrwidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcsaddrwidth <= ( cfg_csaddrwidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdevicewidth <= ( cfg_devicewidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdramconfig <= ( cfg_dramconfig(23 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfginterfacewidth <= ( cfg_interfacewidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgrowaddrwidth <= ( cfg_rowaddrwidth(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtcl <= ( cfg_tcl(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtmrd <= ( cfg_tmrd(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrefi <= ( cfg_trefi(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrfc <= ( cfg_trfc(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtwr <= ( cfg_twr(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqdin <= ( "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & "0" & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_read_data_out(31 DOWNTO 0) & "0" & "0" & "0" & "0" & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_read_data_out(31 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqslogicrdatavalid <= ( "1" & "1" & "1" & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_valid & wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_valid);
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaddrdout <= ( io_intaddrdout(63 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointbadout <= ( io_intbadout(11 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcasndout <= ( io_intcasndout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckdout <= ( io_intckdout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckedout <= ( io_intckedout(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckndout <= ( io_intckndout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcsndout <= ( io_intcsndout(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdmdout <= ( io_intdmdout(19 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdout <= ( io_intdqdout(179 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqoe <= ( io_intdqoe(89 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsbdout <= ( io_intdqsbdout(19 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsboe <= ( io_intdqsboe(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsdout <= ( io_intdqsdout(19 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicdqsena <= ( io_intdqslogicdqsena(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicfiforeset <= ( io_intdqslogicfiforeset(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincrdataen <= ( io_intdqslogicincrdataen(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincwrptr <= ( io_intdqslogicincwrptr(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicoct <= ( io_intdqslogicoct(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicreadlatency <= ( io_intdqslogicreadlatency(24 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsoe <= ( io_intdqsoe(9 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointodtdout <= ( io_intodtdout(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointrasndout <= ( io_intrasndout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointresetndout <= ( io_intresetndout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointwendout <= ( io_intwendout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_plladdrcmdclk <= wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_w_lg_w_clkout_range995w1009w(0);
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_w_lg_w_clkout_range995w1009w(0) <= NOT wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout(0);
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090 :  cyclonev_mem_phy
	  GENERIC MAP (
		hphy_ac_ddr_disable => "true",
		hphy_atpg_en => "false",
		hphy_csr_pipelineglobalenable => "true",
		hphy_datapath_ac_delay => "one_and_half_cycles",
		hphy_datapath_delay => "one_cycle",
		hphy_hhp_hps => "false",
		hphy_reset_delay_en => "false",
		hphy_use_hphy => "true",
		hphy_wrap_back_en => "false",
		m_hphy_ac_rom_init_file => "ddr3_avlx64_s0_AC_ROM.hex",
		m_hphy_inst_rom_init_file => "ddr3_avlx64_s0_inst_ROM.hex"
	  )
	  PORT MAP ( 
		afiaddr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiaddr,
		afiba => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiba,
		aficalfail => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalfail,
		aficalsuccess => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficalsuccess,
		aficasn => afi_cas_n(0),
		aficke => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficke,
		aficsn => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_aficsn,
		afidm => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidm,
		afidqsburst => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afidqsburst,
		afimemclkdisable => afi_mem_clk_disable(0),
		afiodt => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiodt,
		afirasn => afi_ras_n(0),
		afirdata => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdata,
		afirdataen => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataen,
		afirdataenfull => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdataenfull,
		afirdatavalid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirdatavalid,
		afirlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afirlat,
		afirstn => afi_rst_n(0),
		afiwdata => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdata,
		afiwdatavalid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwdatavalid,
		afiwen => afi_we_n(0),
		afiwlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_afiwlat,
		avladdress => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avladdress,
		avlread => avl_read,
		avlreaddata => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlreaddata,
		avlresetn => ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_1_6323q,
		avlwaitrequest => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwaitrequest,
		avlwrite => avl_write,
		avlwritedata => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_avlwritedata,
		cfgaddlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgaddlat,
		cfgbankaddrwidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgbankaddrwidth,
		cfgcaswrlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcaswrlat,
		cfgcoladdrwidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcoladdrwidth,
		cfgcsaddrwidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgcsaddrwidth,
		cfgdevicewidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdevicewidth,
		cfgdramconfig => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgdramconfig,
		cfginterfacewidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfginterfacewidth,
		cfgrowaddrwidth => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgrowaddrwidth,
		cfgtcl => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtcl,
		cfgtmrd => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtmrd,
		cfgtrefi => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrefi,
		cfgtrfc => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtrfc,
		cfgtwr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_cfgtwr,
		ctlresetn => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ctlresetn,
		ddiophydqdin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqdin,
		ddiophydqslogicrdatavalid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_ddiophydqslogicrdatavalid,
		globalresetn => global_reset_n,
		iointaddrdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaddrdout,
		iointaficalfail => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalfail,
		iointaficalsuccess => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointaficalsuccess,
		iointafirlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafirlat,
		iointafiwlat => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointafiwlat,
		iointbadout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointbadout,
		iointcasndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcasndout,
		iointckdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckdout,
		iointckedout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckedout,
		iointckndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointckndout,
		iointcsndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointcsndout,
		iointdmdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdmdout,
		iointdqdin => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdin,
		iointdqdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqdout,
		iointdqoe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqoe,
		iointdqsbdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsbdout,
		iointdqsboe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsboe,
		iointdqsdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsdout,
		iointdqslogicdqsena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicdqsena,
		iointdqslogicfiforeset => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicfiforeset,
		iointdqslogicincrdataen => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincrdataen,
		iointdqslogicincwrptr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicincwrptr,
		iointdqslogicoct => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicoct,
		iointdqslogicrdatavalid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicrdatavalid,
		iointdqslogicreadlatency => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqslogicreadlatency,
		iointdqsoe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointdqsoe,
		iointodtdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointodtdout,
		iointrasndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointrasndout,
		iointresetndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointresetndout,
		iointwendout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_iointwendout,
		phyddioaddrdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioaddrdout,
		phyddiobadout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiobadout,
		phyddiocasndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocasndout,
		phyddiockdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockdout,
		phyddiockedout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiockedout,
		phyddiocsndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiocsndout,
		phyddiodmdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodmdout,
		phyddiodqdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqdout,
		phyddiodqoe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqoe,
		phyddiodqsdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsdout,
		phyddiodqslogicaclrfifoctrl => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrfifoctrl,
		phyddiodqslogicaclrpstamble => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrpstamble,
		phyddiodqslogicdqsena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena,
		phyddiodqslogicfiforeset => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicfiforeset,
		phyddiodqslogicincrdataen => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincrdataen,
		phyddiodqslogicincwrptr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincwrptr,
		phyddiodqslogicoct => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicoct,
		phyddiodqslogicreadlatency => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicreadlatency,
		phyddiodqsoe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsoe,
		phyddioodtdout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioodtdout,
		phyddiorasndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiorasndout,
		phyddioresetndout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddioresetndout,
		phyddiowendout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiowendout,
		phyresetn => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyresetn,
		plladdrcmdclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_plladdrcmdclk,
		pllaficlk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_dqs_6411_clkout(0),
		pllavlclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_leveling_delay_chain_leveling_delay_chain_hr_6413_clkout(0),
		plllocked => pll_locked,
		softresetn => s_wire_ddr3_avlx64_p0_comb_3_dataout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_cyclonev_phy_clkbuf_clock_gen_0_phy_clkbuf_8076_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_0_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8082_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_10_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8132_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_11_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8137_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_12_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8142_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_13_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8147_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_14_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8152_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_15_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8157_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_16_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8162_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_17_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8167_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_18_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8172_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_19_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8177_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_1_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8087_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_20_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8182_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_21_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8187_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_22_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8192_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_23_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8197_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_2_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8092_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_3_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8097_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_4_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8102_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_5_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8107_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_6_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8112_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_7_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8117_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_8_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8122_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_acv_ldc_address_gen_9_acv_ac_ldc_cyclonev_phy_clkbuf_phy_clkbuf_8127_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_inclk <= ( pll_avl_phy_clk & pll_write_clk & pll_mem_phy_clk & "0");
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409 :  cyclonev_phy_clkbuf
	  PORT MAP ( 
		inclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_inclk,
		outclk => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_ldc_memphy_ldc_cyclonev_phy_clkbuf_phy_clkbuf_6409_outclk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oebout4778w(0) <= NOT wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oebout;
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_w_lg_oeout4779w(0) <= NOT wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oeout;
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852 :  cyclonev_pseudo_diff_out
	  PORT MAP ( 
		i => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_altddio_out_clock_gen_0_umem_ck_pad_9084_dataout(0),
		o => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_o,
		obar => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_obar,
		oebout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oebout,
		oein => wire_gnd,
		oeout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_acv_hard_addr_cmd_pads_uaddr_cmd_pads_ddr3_avlx64_p0_clock_pair_generator_clock_gen_0_uclk_generator_cyclonev_pseudo_diff_out_pseudo_diffa_0_8852_oeout
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_extra_io_ena(0) <= ( scc_dm_ena(0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_io_ena <= ( scc_dq_ena(7 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodmdout(3 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rd_latency <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicreadlatency(4 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincrdataen(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en_full <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_oct_ena_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicoct(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_output_strobe_ena <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsoe(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_inc_wr_ptr <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincwrptr(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_qvld <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena(1 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_data_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqdout(31 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_oe_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqoe(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_strobe <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsdout(3 DOWNTO 0));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080 :  ddr3_avlx64_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(0),
		config_dqs_io_ena => scc_dqs_io_ena(0),
		config_extra_io_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_extra_io_ena,
		config_io_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_in,
		extra_write_data_out => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrfifoctrl(0),
		oct_ena_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_oct_ena_in,
		output_strobe_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_read_data_out,
		read_write_data_io => mem_dq(7 DOWNTO 0),
		reset_n_core_clock_in => ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_15_6188q,
		rfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicfiforeset(0),
		seriesterminationcontrol_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(0),
		strobe_n_io => mem_dqs_n(0),
		vfifo_inc_wr_ptr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrpstamble(0),
		write_data_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_data_in,
		write_oe_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_oe_in,
		write_strobe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_0_ubidir_dq_dqs_9080_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_extra_io_ena(0) <= ( scc_dm_ena(1));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_io_ena <= ( scc_dq_ena(15 DOWNTO 8));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_dll_delayctrl_in <= ( dll_delayctrl(6 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodmdout(7 DOWNTO 4));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rd_latency <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicreadlatency(9 DOWNTO 5));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincrdataen(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en_full <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_oct_ena_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicoct(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_output_strobe_ena <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsoe(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_parallelterminationcontrol_in <= ( parallelterminationcontrol(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_seriesterminationcontrol_in <= ( seriesterminationcontrol(15 DOWNTO 0));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_inc_wr_ptr <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicincwrptr(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_qvld <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicdqsena(3 DOWNTO 2));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_data_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqdout(67 DOWNTO 36));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_oe_in <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqoe(33 DOWNTO 18));
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_strobe <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqsdout(7 DOWNTO 4));
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079 :  ddr3_avlx64_p0_altdqdqs
	  GENERIC MAP (
		ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL => 1
	  )
	  PORT MAP ( 
		config_clock_in => pll_config_clk,
		config_data_in => scc_data(0),
		config_dqs_ena => scc_dqs_ena(1),
		config_dqs_io_ena => scc_dqs_io_ena(1),
		config_extra_io_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_extra_io_ena,
		config_io_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_config_io_ena,
		config_update => scc_upd(0),
		core_clock_in => afi_clk,
		dll_delayctrl_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_dll_delayctrl_in,
		extra_write_data_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_in,
		extra_write_data_out => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_extra_write_data_out,
		fr_clock_in => pll_write_clk,
		hr_clock_in => pll_avl_phy_clk,
		lfifo_rd_latency => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rd_latency,
		lfifo_rdata_en => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en,
		lfifo_rdata_en_full => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_en_full,
		lfifo_rdata_valid => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_lfifo_rdata_valid,
		lfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrfifoctrl(1),
		oct_ena_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_oct_ena_in,
		output_strobe_ena => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_output_strobe_ena,
		parallelterminationcontrol_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_parallelterminationcontrol_in,
		read_data_out => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_read_data_out,
		read_write_data_io => mem_dq(15 DOWNTO 8),
		reset_n_core_clock_in => ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_15_6188q,
		rfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicfiforeset(1),
		seriesterminationcontrol_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_seriesterminationcontrol_in,
		strobe_ena_hr_clock_in => pll_avl_clk,
		strobe_io => mem_dqs(1),
		strobe_n_io => mem_dqs_n(1),
		vfifo_inc_wr_ptr => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_inc_wr_ptr,
		vfifo_qvld => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_vfifo_qvld,
		vfifo_reset_n => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyddiodqslogicaclrpstamble(1),
		write_data_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_data_in,
		write_oe_in => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_oe_in,
		write_strobe => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_acv_hard_io_pads_uio_pads_ddr3_avlx64_p0_altdqdqs_dq_ddio_1_ubidir_dq_dqs_9079_write_strobe,
		write_strobe_clock_in => pll_mem_phy_clk
	  );
	PROCESS (afi_half_clk)
	BEGIN
		IF (afi_half_clk = '1' AND afi_half_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2692q <= wire_ni_w999w(0);
		END IF;
	END PROCESS;
	wire_ni_w999w(0) <= NOT ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_half_clk_reg_2692q;
	PROCESS (afi_clk, wire_niO_CLRN)
	BEGIN
		IF (wire_niO_CLRN = '0') THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_0_6156q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_10_6176q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_11_6178q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_12_6180q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_13_6182q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_14_6185q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_15_6188q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_1_6158q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_2_6160q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_3_6162q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_4_6164q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_5_6166q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_6_6168q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_7_6170q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_8_6172q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_9_6174q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6203q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6223q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6225q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6228q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6231q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6233q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6205q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6207q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6209q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6211q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6213q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6215q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6217q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6219q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6221q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_0_6291q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_10_6301q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_11_6303q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_12_6304q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_13_6305q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_14_6302q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_1_6292q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_2_6293q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_3_6294q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_4_6295q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_5_6296q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_6_6297q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_7_6298q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_8_6299q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_9_6300q <= '0';
		ELSIF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_0_6156q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_10_6176q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_9_6174q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_11_6178q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_10_6176q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_12_6180q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_11_6178q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_13_6182q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_12_6180q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_14_6185q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_13_6182q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_15_6188q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_13_6182q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_1_6158q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_0_6156q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_2_6160q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_1_6158q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_3_6162q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_2_6160q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_4_6164q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_3_6162q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_5_6166q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_4_6164q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_6_6168q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_5_6166q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_7_6170q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_6_6168q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_8_6172q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_7_6170q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_9_6174q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_afi_clk_reset_reg_8_6172q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6203q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6223q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6221q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6225q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_10_6223q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6228q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_11_6225q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6231q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_12_6228q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_14_6233q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_13_6231q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6205q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_0_6203q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6207q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_1_6205q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6209q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_2_6207q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6211q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_3_6209q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6213q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_4_6211q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6215q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_5_6213q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6217q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_6_6215q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6219q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_7_6217q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_9_6221q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_ctl_reset_clk_reset_reg_8_6219q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_0_6291q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_10_6301q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_9_6300q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_11_6303q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_10_6301q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_12_6304q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_11_6303q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_13_6305q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_12_6304q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_14_6302q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_13_6305q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_1_6292q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_0_6291q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_2_6293q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_1_6292q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_3_6294q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_2_6293q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_4_6295q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_3_6294q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_5_6296q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_4_6295q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_6_6297q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_5_6296q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_7_6298q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_6_6297q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_8_6299q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_7_6298q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_9_6300q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_8_6299q;
		END IF;
	END PROCESS;
	wire_niO_CLRN <= (s_wire_ddr3_avlx64_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (afi_clk)
	BEGIN
		IF (afi_clk = '1' AND afi_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_clk_reg_2689q <= wire_nl_w998w(0);
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_0_2686q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_1_2696q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_2_2697q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_3_2698q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_4_2699q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_5_2700q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_6_2701q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_seq_calib_init_reg_7_2702q <= s_wire_vcc;
		END IF;
	END PROCESS;
	wire_nl_w998w(0) <= NOT ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_afi_clk_reg_2689q;
	PROCESS (pll_config_clk, wire_nli_CLRN)
	BEGIN
		IF (wire_nli_CLRN = '0') THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_0_6307q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_10_6317q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_11_6319q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_12_6320q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_13_6321q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_14_6318q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_1_6308q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_2_6309q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_3_6310q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_4_6311q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_5_6312q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_6_6313q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_7_6314q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_8_6315q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_9_6316q <= '0';
		ELSIF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_0_6307q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_10_6317q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_9_6316q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_11_6319q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_10_6317q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_12_6320q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_11_6319q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_13_6321q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_12_6320q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_14_6318q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_13_6321q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_1_6308q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_0_6307q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_2_6309q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_1_6308q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_3_6310q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_2_6309q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_4_6311q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_3_6310q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_5_6312q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_4_6311q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_6_6313q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_5_6312q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_7_6314q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_6_6313q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_8_6315q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_7_6314q;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_9_6316q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_scc_clk_reset_reg_8_6315q;
		END IF;
	END PROCESS;
	wire_nli_CLRN <= (s_wire_ddr3_avlx64_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_avl_clk, wire_nll_CLRN)
	BEGIN
		IF (wire_nll_CLRN = '0') THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_0_6327q <= '0';
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_1_6323q <= '0';
		ELSIF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_0_6327q <= s_wire_vcc;
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_1_6323q <= ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_avl_clk_reset_reg_0_6327q;
		END IF;
	END PROCESS;
	wire_nll_CLRN <= (s_wire_ddr3_avlx64_p0_comb_3_dataout AND (global_reset_n AND pll_locked));
	PROCESS (pll_avl_clk)
	BEGIN
		IF (pll_avl_clk = '1' AND pll_avl_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_avl_clk_reg_2695q <= wire_nlO_w1000w(0);
		END IF;
	END PROCESS;
	wire_nlO_w1000w(0) <= NOT ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_avl_clk_reg_2695q;
	PROCESS (pll_config_clk)
	BEGIN
		IF (pll_config_clk = '1' AND pll_config_clk'event) THEN
				ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_config_clk_reg_2671q <= wire_nO_w997w(0);
		END IF;
	END PROCESS;
	wire_nO_w997w(0) <= NOT ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_config_clk_reg_2671q;
	wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_datain <= ( wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_cyclonev_mem_phy_hphy_inst_6090_phyresetn & ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_ddr3_avlx64_p0_reset_ureset_ddr3_avlx64_p0_reset_sync_ureset_seq_clk_reset_reg_14_6302q);
	ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb :  tri_bus
	  GENERIC MAP (
		width_datain => 2,
		width_dataout => 1
	  )
	  PORT MAP ( 
		datain => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_datain,
		dataout => wire_ddr3_avlx64_p0_ddr3_avlx64_p0_acv_hard_memphy_umemphy_phy_reset_n_5345tb_dataout
	  );

 END RTL; --ddr3_avlx64_p0
--synopsys translate_on
--VALID FILE
