$date
	Wed Jul  3 15:48:52 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tx_tb $end
$var wire 5 ! main_fifo_low [4:0] $end
$var wire 5 " main_fifo_high [4:0] $end
$var wire 1 # init $end
$var wire 1 $ clk $end
$var wire 5 % Vco_low [4:0] $end
$var wire 5 & Vco_high [4:0] $end
$var wire 5 ' Vc1_low [4:0] $end
$var wire 5 ( Vc1_high [4:0] $end
$var wire 1 ) RESET_L $end
$var wire 1 * PUSH_MAIN $end
$var wire 1 + POP_D1 $end
$var wire 1 , POP_D0 $end
$var wire 1 - MAIN_PAUSE $end
$var wire 5 . Do_low [4:0] $end
$var wire 5 / Do_high [4:0] $end
$var wire 6 0 DATA_OUT_D1 [5:0] $end
$var wire 6 1 DATA_OUT_D0 [5:0] $end
$var wire 6 2 DATA_IN_TX [5:0] $end
$var wire 5 3 D1_low [4:0] $end
$var wire 5 4 D1_high [4:0] $end
$scope module probador $end
$var wire 1 - MAIN_PAUSE $end
$var reg 5 5 D1_high [4:0] $end
$var reg 5 6 D1_low [4:0] $end
$var reg 6 7 DATA_IN_TX [5:0] $end
$var reg 5 8 Do_high [4:0] $end
$var reg 5 9 Do_low [4:0] $end
$var reg 1 , POP_D0 $end
$var reg 1 + POP_D1 $end
$var reg 1 * PUSH_MAIN $end
$var reg 1 ) RESET_L $end
$var reg 5 : Vc1_high [4:0] $end
$var reg 5 ; Vc1_low [4:0] $end
$var reg 5 < Vco_high [4:0] $end
$var reg 5 = Vco_low [4:0] $end
$var reg 1 $ clk $end
$var reg 1 # init $end
$var reg 5 > main_fifo_high [4:0] $end
$var reg 5 ? main_fifo_low [4:0] $end
$upscope $end
$scope module proyecto $end
$var wire 5 @ D1_high [4:0] $end
$var wire 5 A D1_low [4:0] $end
$var wire 6 B DATA_IN_TX [5:0] $end
$var wire 5 C Do_high [4:0] $end
$var wire 5 D Do_low [4:0] $end
$var wire 1 , POP_D0 $end
$var wire 1 + POP_D1 $end
$var wire 1 * PUSH_MAIN $end
$var wire 1 ) RESET_L $end
$var wire 5 E Vc1_high [4:0] $end
$var wire 5 F Vc1_low [4:0] $end
$var wire 5 G Vco_high [4:0] $end
$var wire 5 H Vco_low [4:0] $end
$var wire 1 $ clk $end
$var wire 1 # init $end
$var wire 5 I main_fifo_high [4:0] $end
$var wire 5 J main_fifo_low [4:0] $end
$var wire 1 K VC1_VALID $end
$var wire 1 L VC1_PAUSE $end
$var wire 5 M VC1_LOW [4:0] $end
$var wire 5 N VC1_HIGH [4:0] $end
$var wire 1 O VC1_FULL $end
$var wire 1 P VC1_ERR $end
$var wire 1 Q VC1_EMPTY $end
$var wire 1 R VC0_VALID $end
$var wire 1 S VC0_PAUSE $end
$var wire 5 T VC0_LOW [4:0] $end
$var wire 5 U VC0_HIGH [4:0] $end
$var wire 1 V VC0_FULL $end
$var wire 1 W VC0_ERR $end
$var wire 1 X VC0_EMPTY $end
$var wire 1 Y MAIN_VALID $end
$var wire 1 - MAIN_PAUSE $end
$var wire 5 Z MAIN_LOW [4:0] $end
$var wire 5 [ MAIN_HIGH [4:0] $end
$var wire 1 \ MAIN_FULL $end
$var wire 1 ] MAIN_ERROR $end
$var wire 1 ^ MAIN_EMPTY $end
$var wire 1 _ FSM_IDLE_OUT $end
$var wire 1 ` FSM_ERROR_OUT $end
$var wire 1 a FSM_ACTIVE_OUT $end
$var wire 6 b DATA_OUT_VC1 [5:0] $end
$var wire 6 c DATA_OUT_VC0 [5:0] $end
$var wire 6 d DATA_OUT_MAIN [5:0] $end
$var wire 6 e DATA_OUT_D1 [5:0] $end
$var wire 6 f DATA_OUT_D0 [5:0] $end
$var wire 1 g D1_VALID $end
$var wire 1 h D1_PAUSE $end
$var wire 5 i D1_LOW [4:0] $end
$var wire 5 j D1_HIGH [4:0] $end
$var wire 1 k D1_FULL $end
$var wire 1 l D1_ERR $end
$var wire 1 m D1_EMPTY $end
$var wire 1 n D0_VALID $end
$var wire 1 o D0_PAUSE $end
$var wire 5 p D0_LOW [4:0] $end
$var wire 5 q D0_HIGH [4:0] $end
$var wire 1 r D0_FULL $end
$var wire 1 s D0_ERR $end
$var wire 1 t D0_EMPTY $end
$var reg 1 u POP_MAIN $end
$var reg 1 v POP_VC0 $end
$var reg 1 w POP_VC1 $end
$var reg 1 x PUSH_D0 $end
$var reg 1 y PUSH_D1 $end
$var reg 1 z PUSH_VC0 $end
$var reg 1 { PUSH_VC1 $end
$var reg 6 | data_from_VC0 [5:0] $end
$var reg 6 } data_from_VC1 [5:0] $end
$var reg 6 ~ data_to_D0 [5:0] $end
$var reg 6 !" data_to_D1 [5:0] $end
$var reg 6 "" data_to_VC0 [5:0] $end
$var reg 6 #" data_to_VC1 [5:0] $end
$var reg 5 $" fifo_empties [4:0] $end
$var reg 5 %" fifo_errors [4:0] $end
$scope module CONTROL_MACHINE $end
$var wire 5 &" D1_high [4:0] $end
$var wire 5 '" D1_low [4:0] $end
$var wire 5 (" Do_high [4:0] $end
$var wire 5 )" Do_low [4:0] $end
$var wire 5 *" Vc1_high [4:0] $end
$var wire 5 +" Vc1_low [4:0] $end
$var wire 5 ," Vco_high [4:0] $end
$var wire 5 -" Vco_low [4:0] $end
$var wire 1 $ clk $end
$var wire 5 ." empties [4:0] $end
$var wire 5 /" errors [4:0] $end
$var wire 1 # init $end
$var wire 5 0" main_fifo_high [4:0] $end
$var wire 5 1" main_fifo_low [4:0] $end
$var wire 1 ) reset $end
$var reg 1 a active_out $end
$var reg 5 2" d1_h [4:0] $end
$var reg 5 3" d1_l [4:0] $end
$var reg 5 4" do_h [4:0] $end
$var reg 5 5" do_l [4:0] $end
$var reg 1 ` error_out $end
$var reg 1 _ idle_out $end
$var reg 1 6" lol $end
$var reg 5 7" mf_h [4:0] $end
$var reg 5 8" mf_l [4:0] $end
$var reg 5 9" next_state [4:0] $end
$var reg 5 :" state [4:0] $end
$var reg 5 ;" vc1_h [4:0] $end
$var reg 5 <" vc1_l [4:0] $end
$var reg 5 =" vco_h [4:0] $end
$var reg 5 >" vco_l [4:0] $end
$upscope $end
$scope module D0 $end
$var wire 1 ) RESET_L $end
$var wire 5 ?" al_empty_in [4:0] $end
$var wire 5 @" al_full_in [4:0] $end
$var wire 1 $ clk $end
$var wire 6 A" data_in [5:0] $end
$var wire 1 , fifo_rd $end
$var wire 1 x fifo_wr $end
$var wire 1 n valid_out $end
$var wire 1 B" err_mem $end
$var wire 6 C" data_out [5:0] $end
$var reg 1 D" al_empty $end
$var reg 1 E" al_full $end
$var reg 4 F" counter [3:0] $end
$var reg 1 s err_fifo $end
$var reg 1 t fifo_empty $end
$var reg 1 r fifo_full $end
$var reg 1 o pause $end
$var reg 1 G" pause_reg $end
$var reg 1 H" rd $end
$var reg 2 I" rd_ptr [1:0] $end
$var reg 1 J" wr $end
$var reg 2 K" wr_ptr [1:0] $end
$scope module SPACE $end
$var wire 1 ) RESET_L $end
$var wire 2 L" address_read [1:0] $end
$var wire 2 M" address_write [1:0] $end
$var wire 1 $ clk $end
$var wire 6 N" data [5:0] $end
$var wire 1 , read $end
$var wire 1 x write $end
$var reg 6 O" data_out [5:0] $end
$var reg 1 B" err $end
$var reg 1 n valid_out $end
$var integer 32 P" i [31:0] $end
$upscope $end
$upscope $end
$scope module D1 $end
$var wire 1 ) RESET_L $end
$var wire 5 Q" al_empty_in [4:0] $end
$var wire 5 R" al_full_in [4:0] $end
$var wire 1 $ clk $end
$var wire 6 S" data_in [5:0] $end
$var wire 1 + fifo_rd $end
$var wire 1 y fifo_wr $end
$var wire 1 g valid_out $end
$var wire 1 T" err_mem $end
$var wire 6 U" data_out [5:0] $end
$var reg 1 V" al_empty $end
$var reg 1 W" al_full $end
$var reg 4 X" counter [3:0] $end
$var reg 1 l err_fifo $end
$var reg 1 m fifo_empty $end
$var reg 1 k fifo_full $end
$var reg 1 h pause $end
$var reg 1 Y" pause_reg $end
$var reg 1 Z" rd $end
$var reg 2 [" rd_ptr [1:0] $end
$var reg 1 \" wr $end
$var reg 2 ]" wr_ptr [1:0] $end
$scope module SPACE $end
$var wire 1 ) RESET_L $end
$var wire 2 ^" address_read [1:0] $end
$var wire 2 _" address_write [1:0] $end
$var wire 1 $ clk $end
$var wire 6 `" data [5:0] $end
$var wire 1 + read $end
$var wire 1 y write $end
$var reg 6 a" data_out [5:0] $end
$var reg 1 T" err $end
$var reg 1 g valid_out $end
$var integer 32 b" i [31:0] $end
$upscope $end
$upscope $end
$scope module MAIN $end
$var wire 1 ) RESET_L $end
$var wire 5 c" al_empty_in [4:0] $end
$var wire 5 d" al_full_in [4:0] $end
$var wire 1 $ clk $end
$var wire 6 e" data_in [5:0] $end
$var wire 1 u fifo_rd $end
$var wire 1 * fifo_wr $end
$var wire 1 Y valid_out $end
$var wire 1 f" err_mem $end
$var wire 6 g" data_out [5:0] $end
$var reg 1 h" al_empty $end
$var reg 1 i" al_full $end
$var reg 4 j" counter [3:0] $end
$var reg 1 ] err_fifo $end
$var reg 1 ^ fifo_empty $end
$var reg 1 \ fifo_full $end
$var reg 1 - pause $end
$var reg 1 k" pause_reg $end
$var reg 1 l" rd $end
$var reg 2 m" rd_ptr [1:0] $end
$var reg 1 n" wr $end
$var reg 2 o" wr_ptr [1:0] $end
$scope module SPACE $end
$var wire 1 ) RESET_L $end
$var wire 2 p" address_read [1:0] $end
$var wire 2 q" address_write [1:0] $end
$var wire 1 $ clk $end
$var wire 6 r" data [5:0] $end
$var wire 1 u read $end
$var wire 1 * write $end
$var reg 6 s" data_out [5:0] $end
$var reg 1 f" err $end
$var reg 1 Y valid_out $end
$var integer 32 t" i [31:0] $end
$upscope $end
$upscope $end
$scope module VC0 $end
$var wire 1 ) RESET_L $end
$var wire 5 u" al_empty_in [4:0] $end
$var wire 5 v" al_full_in [4:0] $end
$var wire 1 $ clk $end
$var wire 6 w" data_in [5:0] $end
$var wire 1 v fifo_rd $end
$var wire 1 z fifo_wr $end
$var wire 1 R valid_out $end
$var wire 1 x" err_mem $end
$var wire 6 y" data_out [5:0] $end
$var reg 1 z" al_empty $end
$var reg 1 {" al_full $end
$var reg 16 |" counter [15:0] $end
$var reg 1 W err_fifo $end
$var reg 1 X fifo_empty $end
$var reg 1 V fifo_full $end
$var reg 1 S pause $end
$var reg 1 }" pause_reg $end
$var reg 1 ~" rd $end
$var reg 4 !# rd_ptr [3:0] $end
$var reg 1 "# wr $end
$var reg 4 ## wr_ptr [3:0] $end
$scope module SPACE $end
$var wire 1 ) RESET_L $end
$var wire 4 $# address_read [3:0] $end
$var wire 4 %# address_write [3:0] $end
$var wire 1 $ clk $end
$var wire 6 &# data [5:0] $end
$var wire 1 v read $end
$var wire 1 z write $end
$var reg 6 '# data_out [5:0] $end
$var reg 1 x" err $end
$var reg 1 R valid_out $end
$var integer 32 (# i [31:0] $end
$upscope $end
$upscope $end
$scope module VC1 $end
$var wire 1 ) RESET_L $end
$var wire 5 )# al_empty_in [4:0] $end
$var wire 5 *# al_full_in [4:0] $end
$var wire 1 $ clk $end
$var wire 6 +# data_in [5:0] $end
$var wire 1 w fifo_rd $end
$var wire 1 { fifo_wr $end
$var wire 1 K valid_out $end
$var wire 1 ,# err_mem $end
$var wire 6 -# data_out [5:0] $end
$var reg 1 .# al_empty $end
$var reg 1 /# al_full $end
$var reg 16 0# counter [15:0] $end
$var reg 1 P err_fifo $end
$var reg 1 Q fifo_empty $end
$var reg 1 O fifo_full $end
$var reg 1 L pause $end
$var reg 1 1# pause_reg $end
$var reg 1 2# rd $end
$var reg 4 3# rd_ptr [3:0] $end
$var reg 1 4# wr $end
$var reg 4 5# wr_ptr [3:0] $end
$scope module SPACE $end
$var wire 1 ) RESET_L $end
$var wire 4 6# address_read [3:0] $end
$var wire 4 7# address_write [3:0] $end
$var wire 1 $ clk $end
$var wire 6 8# data [5:0] $end
$var wire 1 w read $end
$var wire 1 { write $end
$var reg 6 9# data_out [5:0] $end
$var reg 1 ,# err $end
$var reg 1 K valid_out $end
$var integer 32 :# i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b10000 :#
b0 9#
b0 8#
bx 7#
bx 6#
bx 5#
x4#
bx 3#
x2#
x1#
bx 0#
x/#
x.#
b0 -#
0,#
b0 +#
bx *#
bx )#
b10000 (#
b0 '#
b0 &#
bx %#
bx $#
bx ##
x"#
bx !#
x~"
x}"
bx |"
x{"
xz"
b0 y"
0x"
b0 w"
bx v"
bx u"
b100 t"
b0 s"
b0 r"
bx q"
bx p"
bx o"
xn"
bx m"
xl"
xk"
bx j"
xi"
xh"
b0 g"
0f"
b0 e"
bx d"
bx c"
b100 b"
b0 a"
b0 `"
bx _"
bx ^"
bx ]"
0\"
bx ["
0Z"
xY"
bx X"
0W"
0V"
b0 U"
0T"
b0 S"
bx R"
bx Q"
b100 P"
b0 O"
b0 N"
bx M"
bx L"
bx K"
0J"
bx I"
0H"
xG"
bx F"
0E"
0D"
b0 C"
0B"
b0 A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
b1 9"
bx 8"
bx 7"
x6"
bx 5"
bx 4"
bx 3"
bx 2"
b0 1"
b0 0"
bx /"
b11xxx ."
b0 -"
b0 ,"
b0 +"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
bx %"
b11xxx $"
b0 #"
b0 ""
b0 !"
b0 ~
b0 }
b0 |
0{
0z
0y
0x
xw
xv
xu
1t
xs
0r
bx q
bx p
xo
0n
1m
xl
0k
bx j
bx i
xh
0g
b0 f
b0 e
b0 d
b0 c
b0 b
0a
0`
0_
x^
x]
x\
bx [
bx Z
0Y
xX
xW
xV
bx U
bx T
xS
0R
xQ
xP
xO
bx N
bx M
xL
0K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
b0 >
b0 =
b0 <
b0 ;
b0 :
b0 9
b0 8
b0 7
b0 6
b0 5
b0 4
b0 3
b0 2
b0 1
b0 0
b0 /
b0 .
x-
0,
0+
0*
0)
b0 (
b0 '
b0 &
b0 %
0$
0#
b0 "
b0 !
$end
#2
0o
b0 %"
b0 /"
b11111 $"
b11111 ."
0h
02#
04#
0/#
0.#
0O
1Q
0L
0~"
0"#
0{"
0z"
0V
1X
0S
0l"
0n"
0i"
0h"
0\
1^
0-
b10 9"
06"
b1 :"
0]
0k"
b0 m"
b0 p"
b0 j"
b0 o"
b0 q"
0W
0}"
b0 !#
b0 $#
b0 |"
b0 ##
b0 %#
0P
01#
b0 3#
b0 6#
b0 0#
b0 5#
b0 7#
0s
0G"
b0 I"
b0 L"
b0 F"
b0 K"
b0 M"
0l
0Y"
b0 ["
b0 ^"
b0 X"
b0 ]"
b0 _"
0w
0v
0u
1)
b100 b"
b100 P"
b10000 :#
b10000 (#
b100 t"
1$
#4
0$
#6
b100 9"
b11 4
b11 5
b11 @
b11 &"
b1 3
b1 6
b1 A
b1 '"
b11 /
b11 8
b11 C
b11 ("
b1 .
b1 9
b1 D
b1 )"
b1100 (
b1100 :
b1100 E
b1100 *"
b11 '
b11 ;
b11 F
b11 +"
b1100 &
b1100 <
b1100 G
b1100 ,"
b11 %
b11 =
b11 H
b11 -"
b11 "
b11 >
b11 I
b11 0"
b1 !
b1 ?
b1 J
b1 1"
b0 Z
b0 8"
b0 c"
b0 [
b0 7"
b0 d"
b0 T
b0 >"
b0 u"
b0 U
b0 ="
b0 v"
b0 M
b0 <"
b0 )#
b0 N
b0 ;"
b0 *#
b0 p
b0 5"
b0 ?"
b0 q
b0 4"
b0 @"
b0 i
b0 3"
b0 Q"
b0 j
b0 2"
b0 R"
b10 :"
1$
#8
0$
#10
1_
b11 j
b11 2"
b11 R"
b1 i
b1 3"
b1 Q"
b11 q
b11 4"
b11 @"
b1 p
b1 5"
b1 ?"
b1100 N
b1100 ;"
b1100 *#
b11 M
b11 <"
b11 )#
b1100 U
b1100 ="
b1100 v"
b11 T
b11 >"
b11 u"
b11 [
b11 7"
b11 d"
b1 Z
b1 8"
b1 c"
b100 :"
1*
b1010 2
b1010 7
b1010 B
b1010 e"
b1010 r"
1$
#12
0$
#14
b1000 9"
0_
b11110 $"
b11110 ."
0^
0*
b1 j"
b1 o"
b1 q"
1$
#16
0$
#18
b11111 $"
b11111 ."
1a
1^
b1000 :"
1u
1$
#20
0$
#22
1z
b1010 ""
b1010 w"
b1010 &#
0u
b0 j"
b1 m"
b1 p"
1Y
b1010 d
b1010 g"
b1010 s"
1$
#24
0$
#26
1a
b11101 $"
b11101 ."
0X
0z
b0 ""
b0 w"
b0 &#
b1 |"
b1 ##
b1 %#
1*
b111110 2
b111110 7
b111110 B
b111110 e"
b111110 r"
b0 d
b0 g"
b0 s"
0Y
1$
#28
0$
#30
1a
b11110 $"
b11110 ."
1X
0^
0*
0w
1v
b1 j"
b10 o"
b10 q"
1$
#32
0$
#34
1a
b11111 $"
b11111 ."
1^
1x
b1010 ~
b1010 A"
b1010 N"
b1010 |
b0 |"
b1 !#
b1 $#
0v
1u
1,
1R
b1010 c
b1010 y"
b1010 '#
1$
#36
0$
#38
1{
b111110 #"
b111110 +#
b111110 8#
b0 ~
b0 A"
b0 N"
0x
b0 |
0,
0u
b1 I"
b1 L"
b1 K"
b1 M"
b0 j"
b10 m"
b10 p"
1Y
b111110 d
b111110 g"
b111110 s"
b0 c
b0 y"
b0 '#
0R
b1010 1
b1010 f
b1010 C"
b1010 O"
1n
1$
#40
0$
#42
1a
b11011 $"
b11011 ."
0Q
0{
b0 #"
b0 +#
b0 8#
b1 0#
b1 5#
b1 7#
b0 1
b0 f
b0 C"
b0 O"
0n
b0 d
b0 g"
b0 s"
0Y
1$
#44
0$
#46
1a
b11111 $"
b11111 ."
1Q
1w
0v
1$
#48
0$
#50
1y
b111110 !"
b111110 S"
b111110 `"
b111110 }
b0 0#
b1 3#
b1 6#
0w
1K
b111110 b
b111110 -#
b111110 9#
1$
#52
0$
#54
1a
b1111 $"
b1111 ."
0m
b0 !"
b0 S"
b0 `"
0y
b0 }
b1 X"
b1 ]"
b1 _"
b0 b
b0 -#
b0 9#
0K
1$
#56
0$
#58
1a
b11111 $"
b11111 ."
1m
1+
1$
#60
0$
#62
0+
b0 X"
b1 ["
b1 ^"
1g
b111110 0
b111110 e
b111110 U"
b111110 a"
1$
#64
0$
#66
b0 0
b0 e
b0 U"
b0 a"
0g
1$
#68
0$
#70
1$
#72
0$
#74
1$
#76
0$
#78
1$
#80
0$
#82
1$
#84
0$
#86
1$
#88
0$
#90
1*
b1111 2
b1111 7
b1111 B
b1111 e"
b1111 r"
1$
#92
0$
#94
1a
b11110 $"
b11110 ."
0^
0*
b1 j"
b11 o"
b11 q"
1$
#96
0$
#98
1a
b11111 $"
b11111 ."
1^
1u
1,
1$
#100
0$
#102
b10000 9"
0a
1z
b1111 ""
b1111 w"
b1111 &#
b1000 %"
b1000 /"
0,
0u
1s
b0 j"
b11 m"
b11 p"
1Y
b1111 d
b1111 g"
b1111 s"
1n
1$
#104
0$
#106
b11101 $"
b11101 ."
1`
0X
0z
b0 ""
b0 w"
b0 &#
b10000 :"
b1 |"
b10 ##
b10 %#
1*
b11110 2
b11110 7
b11110 B
b11110 e"
b11110 r"
0n
b0 d
b0 g"
b0 s"
0Y
1$
#108
0$
#110
1`
b11110 $"
b11110 ."
1X
0^
0*
0w
1v
b1 j"
b0 o"
b0 q"
1$
#112
0$
#114
1`
b11111 $"
b11111 ."
1^
1x
b1111 ~
b1111 A"
b1111 N"
b1111 |
b0 |"
b10 !#
b10 $#
0v
1u
1R
b1111 c
b1111 y"
b1111 '#
1$
#116
0$
#118
b10111 $"
b10111 ."
1`
0t
1z
b11110 ""
b11110 w"
b11110 &#
b0 %"
b0 /"
b0 ~
b0 A"
b0 N"
0x
b0 |
0u
0s
b1 F"
b10 K"
b10 M"
b0 j"
b0 m"
b0 p"
1Y
b11110 d
b11110 g"
b11110 s"
b0 c
b0 y"
b0 '#
0R
1$
#120
0$
#122
1`
b10101 $"
b10101 ."
0X
0z
b0 ""
b0 w"
b0 &#
b1 |"
b11 ##
b11 %#
b0 d
b0 g"
b0 s"
0Y
1$
#124
0$
#126
1`
b10111 $"
b10111 ."
1X
0w
1v
1$
#128
0$
#130
1y
b11110 !"
b11110 S"
b11110 `"
b11110 |
b0 |"
b11 !#
b11 $#
0v
1R
b11110 c
b11110 y"
b11110 '#
1$
#132
0$
#134
1`
b111 $"
b111 ."
0m
b0 !"
b0 S"
b0 `"
0y
b0 |
b1 X"
b10 ]"
b10 _"
b0 c
b0 y"
b0 '#
0R
1$
#136
0$
#138
1$
#140
0$
#142
1`
b10111 $"
b10111 ."
1m
1+
1$
#144
0$
#146
b0 X"
b10 ["
b10 ^"
0+
1g
b11110 0
b11110 e
b11110 U"
b11110 a"
1$
#148
0$
#150
b0 0
b0 e
b0 U"
b0 a"
0g
1$
#152
0$
#154
1$
#156
0$
#158
b11000 2
b11000 7
b11000 B
b11000 e"
b11000 r"
1$
#160
0$
#162
1*
1$
#164
0$
#166
1`
b10110 $"
b10110 ."
0^
0*
b1 j"
b1 o"
b1 q"
1$
#168
0$
#170
1`
b10111 $"
b10111 ."
1^
1u
1$
#172
0$
#174
1z
b11000 ""
b11000 w"
b11000 &#
1*
0u
b0 j"
b1 m"
b1 p"
1Y
b11000 d
b11000 g"
b11000 s"
1$
#176
0$
#178
1`
b10100 $"
b10100 ."
0^
0X
0z
b0 ""
b0 w"
b0 &#
b1 j"
b10 o"
b10 q"
b1 |"
b100 ##
b100 %#
0*
b0 d
b0 g"
b0 s"
0Y
1$
#180
0$
#182
1`
b11111 $"
b11111 ."
1t
1X
1^
1,
0w
1v
1u
1$
#184
0$
#186
1y
b11000 !"
b11000 S"
b11000 `"
b11000 |
1z
b11000 ""
b11000 w"
b11000 &#
b0 j"
b10 m"
b10 p"
b0 |"
b100 !#
b100 $#
b0 F"
b10 I"
b10 L"
0v
0u
0,
1n
b1111 1
b1111 f
b1111 C"
b1111 O"
1R
b11000 c
b11000 y"
b11000 '#
1Y
b11000 d
b11000 g"
b11000 s"
1$
#188
0$
#190
1`
b1101 $"
b1101 ."
0m
0X
0z
b0 ""
b0 w"
b0 &#
b0 !"
b0 S"
b0 `"
0y
b0 |
b1 X"
b11 ]"
b11 _"
b1 |"
b101 ##
b101 %#
b0 d
b0 g"
b0 s"
0Y
b0 c
b0 y"
b0 '#
0R
b0 1
b0 f
b0 C"
b0 O"
0n
1$
#192
0$
#194
1`
b1111 $"
b1111 ."
1X
0w
1v
1*
b11111 2
b11111 7
b11111 B
b11111 e"
b11111 r"
1$
#196
0$
#198
1`
b1110 $"
b1110 ."
0^
1y
b11000 !"
b11000 S"
b11000 `"
b11000 |
0*
0v
b0 |"
b101 !#
b101 $#
b1 j"
b11 o"
b11 q"
1R
b11000 c
b11000 y"
b11000 '#
1$
#200
0$
#202
1`
b1111 $"
b1111 ."
0m
1^
b0 !"
b0 S"
b0 `"
0y
b0 |
b10 X"
b0 ]"
b0 _"
1u
b0 c
b0 y"
b0 '#
0R
1$
#204
0$
#206
1z
b11111 ""
b11111 w"
b11111 &#
1*
b10111 2
b10111 7
b10111 B
b10111 e"
b10111 r"
0u
b0 j"
b11 m"
b11 p"
1Y
b11111 d
b11111 g"
b11111 s"
1$
#208
0$
#210
1`
b1100 $"
b1100 ."
0^
0X
0z
b0 ""
b0 w"
b0 &#
b1 j"
b0 o"
b0 q"
b1 |"
b110 ##
b110 %#
b0 d
b0 g"
b0 s"
0Y
1$
#212
0$
#214
1`
b1110 $"
b1110 ."
1X
0^
0w
1v
1u
b10 j"
b1 o"
b1 q"
1$
#216
0$
#218
1y
b11111 !"
b11111 S"
b11111 `"
b11111 |
1z
b10111 ""
b10111 w"
b10111 &#
b10 o"
b10 q"
b0 m"
b0 p"
b0 |"
b110 !#
b110 $#
0v
1R
b11111 c
b11111 y"
b11111 '#
1Y
b10111 d
b10111 g"
b10111 s"
1$
#220
0$
#222
1`
b1100 $"
b1100 ."
1h
0m
0X
1z
b10111 ""
b10111 w"
b10111 &#
b0 !"
b0 S"
b0 `"
0y
b0 |
b10001 2
b10001 7
b10001 B
b10001 e"
b10001 r"
b11 X"
b1 ]"
b1 _"
b1 |"
b111 ##
b111 %#
b1 m"
b1 p"
b11 o"
b11 q"
b10111 d
b10111 g"
b10111 s"
1Y
b0 c
b0 y"
b0 '#
0R
1$
#224
0$
#226
0X
0m
1z
b10111 ""
b10111 w"
b10111 &#
b10 m"
b10 p"
b0 o"
b0 q"
b10 |"
b1000 ##
b1000 %#
1Y"
b10110 2
b10110 7
b10110 B
b10110 e"
b10110 r"
b10111 d
b10111 g"
b10111 s"
1Y
1$
#228
0$
#230
0X
1z
b10111 ""
b10111 w"
b10111 &#
b110111 2
b110111 7
b110111 B
b110111 e"
b110111 r"
b11 |"
b1001 ##
b1001 %#
b11 m"
b11 p"
b1 o"
b1 q"
b10111 d
b10111 g"
b10111 s"
1Y
1$
#232
0$
#234
0X
0m
1z
b10001 ""
b10001 w"
b10001 &#
b10 o"
b10 q"
b0 m"
b0 p"
b100 |"
b1010 ##
b1010 %#
1+
b10001 d
b10001 g"
b10001 s"
1Y
1$
#236
0$
#238
0m
0X
1z
b10110 ""
b10110 w"
b10110 &#
0+
b10 X"
b11 ["
b11 ^"
b101 |"
b1011 ##
b1011 %#
b1 m"
b1 p"
b11 o"
b11 q"
b10110 d
b10110 g"
b10110 s"
1Y
1g
b11000 0
b11000 e
b11000 U"
b11000 a"
1$
#240
0$
#242
0X
1{
b110111 #"
b110111 +#
b110111 8#
0z
b0 ""
b0 w"
b0 &#
b10 m"
b10 p"
b0 o"
b0 q"
b110 |"
b1100 ##
b1100 %#
b0 0
b0 e
b0 U"
b0 a"
0g
b110111 d
b110111 g"
b110111 s"
1Y
1$
#244
0$
#246
1`
b1000 $"
b1000 ."
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b1 0#
b10 5#
b10 7#
b11 m"
b11 p"
b1 o"
b1 q"
b110111 d
b110111 g"
b110111 s"
1Y
1$
#248
0$
#250
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b10 o"
b10 q"
b0 m"
b0 p"
b10 0#
b11 5#
b11 7#
b110111 d
b110111 g"
b110111 s"
1Y
1$
#252
0$
#254
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b11 0#
b100 5#
b100 7#
b1 m"
b1 p"
b11 o"
b11 q"
b110111 d
b110111 g"
b110111 s"
1Y
1$
#256
0$
#258
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b10 m"
b10 p"
b0 o"
b0 q"
b100 0#
b101 5#
b101 7#
b110111 d
b110111 g"
b110111 s"
1Y
1$
#260
0$
#262
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b101 0#
b110 5#
b110 7#
b11 m"
b11 p"
b1 o"
b1 q"
b110111 d
b110111 g"
b110111 s"
1Y
1$
#264
0$
#266
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b10 o"
b10 q"
b0 m"
b0 p"
b110 0#
b111 5#
b111 7#
b110111 d
b110111 g"
b110111 s"
1Y
1$
#268
0$
#270
0Q
1{
b110111 #"
b110111 +#
b110111 8#
1,
b111 0#
b1000 5#
b1000 7#
b1 m"
b1 p"
b11 o"
b11 q"
b110111 d
b110111 g"
b110111 s"
1Y
1$
#272
0$
#274
1`
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b1000 %"
b1000 /"
b10 m"
b10 p"
b0 o"
b0 q"
b1000 0#
b1001 5#
b1001 7#
1s
0,
1n
b110111 d
b110111 g"
b110111 s"
1Y
1$
#276
0$
#278
0Q
1{
b110111 #"
b110111 +#
b110111 8#
b1001 0#
b1010 5#
b1010 7#
b11 m"
b11 p"
b1 o"
b1 q"
b110111 d
b110111 g"
b110111 s"
1Y
0n
1$
#280
0$
#282
0Q
0m
1{
b110111 #"
b110111 +#
b110111 8#
b10 o"
b10 q"
b0 m"
b0 p"
b1010 0#
b1011 5#
b1011 7#
1+
b110111 d
b110111 g"
b110111 s"
1Y
1$
#284
0$
#286
0h
0m
0Q
1{
b110111 #"
b110111 +#
b110111 8#
0+
b1 X"
b0 ["
b0 ^"
b1011 0#
b1100 5#
b1100 7#
b1 m"
b1 p"
b11 o"
b11 q"
b110111 d
b110111 g"
b110111 s"
1Y
1g
b11000 0
b11000 e
b11000 U"
b11000 a"
1$
#288
0$
#290
0m
1L
0Q
0X
1{
b110111 #"
b110111 +#
b110111 8#
b10 m"
b10 p"
b0 o"
b0 q"
b1100 0#
b1101 5#
b1101 7#
0Y"
1w
1v
b0 0
b0 e
b0 U"
b0 a"
0g
b110111 d
b110111 g"
b110111 s"
1Y
1$
#292
0$
#294
0^
0Q
0X
1{
b110111 #"
b110111 +#
b110111 8#
1y
b110111 !"
b110111 S"
b110111 `"
b110111 }
b10111 |
0u
b10 3#
b10 6#
b1110 5#
b1110 7#
11#
b101 |"
b111 !#
b111 $#
b11 m"
b11 p"
b1 o"
b1 q"
b110111 d
b110111 g"
b110111 s"
1Y
1R
b10111 c
b10111 y"
b10111 '#
1K
b110111 b
b110111 -#
b110111 9#
1$
#296
0$
#298
1-
0^
0X
0m
b110111 !"
b110111 S"
b110111 `"
1y
0{
b0 #"
b0 +#
b0 8#
b11 j"
b10 o"
b10 q"
b100 |"
b1000 !#
b1000 $#
b11 3#
b11 6#
b1111 5#
b1111 7#
b10 X"
b10 ]"
b10 _"
b110111 b
b110111 -#
b110111 9#
1K
b0 d
b0 g"
b0 s"
0Y
1$
#300
0$
#302
1h
0m
0Q
0X
1\
0^
b11 X"
b11 ]"
b11 _"
b1011 0#
b100 3#
b100 6#
b11 |"
b1001 !#
b1001 $#
b100 j"
b11 o"
b11 q"
1k"
1$
#304
0$
#306
1`
b1001 %"
b1001 /"
0X
0Q
1k
0m
1]
b10 |"
b1010 !#
b1010 $#
b1010 0#
b101 3#
b101 6#
b100 X"
b0 ]"
b0 _"
1Y"
1$
#308
0$
#310
1`
b11001 %"
b11001 /"
b1010 $"
b1010 ."
0Q
1X
b110111 !"
b110111 S"
b110111 `"
1y
b10001 |
1l
b1001 0#
b110 3#
b110 6#
b1 |"
b1011 !#
b1011 $#
b10001 c
b10001 y"
b10001 '#
1$
#312
0$
#314
0Q
b110111 !"
b110111 S"
b110111 `"
1y
b10110 |
b0 |"
b1100 !#
b1100 $#
b1000 0#
b111 3#
b111 6#
b11 2
b11 7
b11 B
b11 e"
b11 r"
b10110 c
b10110 y"
b10110 '#
1$
#316
0$
#318
1`
0Q
b11011 %"
b11011 /"
1x
b110111 !"
b110111 S"
b110111 `"
1y
b0 |
0*
b111 0#
b1000 3#
b1000 6#
1W
b0 c
b0 y"
b0 '#
1$
#320
0$
#322
1`
0Q
b10011 %"
b10011 /"
b10 $"
b10 ."
0t
b110 0#
b1001 3#
b1001 6#
0s
b1 F"
b11 K"
b11 M"
1$
#324
0$
#326
0t
0Q
1,
b10 F"
b0 K"
b0 M"
b101 0#
b1010 3#
b1010 6#
1$
#328
0$
#330
0Q
0t
b100 0#
b1011 3#
b1011 6#
b11 I"
b11 L"
b1 K"
b1 M"
0,
1n
1$
#332
0$
#334
1o
0t
0L
0Q
b11 F"
b10 K"
b10 M"
b11 0#
b1100 3#
b1100 6#
0n
1$
#336
0$
#338
0Q
1r
0t
1\
0^
b10 0#
b1101 3#
b1101 6#
01#
b100 F"
b11 K"
b11 M"
1G"
1u
1$
