

================================================================
== Vivado HLS Report for 'myproject_axi'
================================================================
* Date:           Tue Apr 23 17:31:12 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     5.444|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+----------+
    |   Latency   |   Interval  | Pipeline |
    |  min |  max |  min |  max |   Type   |
    +------+------+------+------+----------+
    |  6273|  6273|  6274|  6274| dataflow |
    +------+------+------+------+----------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-------------------------------------+------+------+------+------+----------+
        |                                        |                                     |   Latency   |   Interval  | Pipeline |
        |                Instance                |                Module               |  min |  max |  min |  max |   Type   |
        +----------------------------------------+-------------------------------------+------+------+------+------+----------+
        |myproject_U0                            |myproject                            |  3970|  3971|  3923|  3923| dataflow |
        |Loop_2_proc_U0                          |Loop_2_proc                          |   101|   101|   101|   101|   none   |
        |Loop_1_proc373_U0                       |Loop_1_proc373                       |  6273|  6273|  6273|  6273|   none   |
        |Block_myproject_axi_exit136_proc374_U0  |Block_myproject_axi_exit136_proc374  |     9|     9|     9|     9|   none   |
        +----------------------------------------+-------------------------------------+------+------+------+------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      2|    -|
|FIFO             |        1|      -|     110|    406|    -|
|Instance         |       72|    100|   42427|  40521|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       73|    100|   42537|  40929|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       26|     45|      39|     76|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+
    |                Instance                |                Module               | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+
    |Block_myproject_axi_exit136_proc374_U0  |Block_myproject_axi_exit136_proc374  |        0|      0|    155|    212|    0|
    |Loop_1_proc373_U0                       |Loop_1_proc373                       |        0|      0|    763|    940|    0|
    |Loop_2_proc_U0                          |Loop_2_proc                          |        0|      0|    850|   1039|    0|
    |myproject_U0                            |myproject                            |       72|    100|  40659|  38330|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+
    |Total                                   |                                     |       72|    100|  42427|  40521|    0|
    +----------------------------------------+-------------------------------------+---------+-------+-------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |in_local_V_data_0_V_U   |        1|  49|   0|    -|   784|   16|    12544|
    |is_last_0_i_loc_c_U     |        0|   5|   0|    -|     4|    1|        4|
    |out_local_V_data_0_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_1_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_2_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_3_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_4_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_5_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_6_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_7_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_8_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |out_local_V_data_9_V_U  |        0|   5|   0|    -|     1|   16|       16|
    |tmp_data_V_U            |        0|   6|   0|    -|    10|   16|      160|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        1| 110|   0|    0|   808|  193|    12868|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Loop_1_proc373_U0_start_full_n  |    and   |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|   2|           1|           1|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+---------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+--------------+-----+-----+--------------+---------------+--------------+
|in_r_TDATA    |  in |   32|     axis     |    in_data    |    pointer   |
|in_r_TVALID   |  in |    1|     axis     |    in_data    |    pointer   |
|in_r_TREADY   | out |    1|     axis     |    in_data    |    pointer   |
|in_r_TLAST    |  in |    1|     axis     |   in_last_V   |    pointer   |
|out_r_TDATA   | out |   32|     axis     |    out_data   |    pointer   |
|out_r_TLAST   | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TVALID  | out |    1|     axis     |   out_last_V  |    pointer   |
|out_r_TREADY  |  in |    1|     axis     |   out_last_V  |    pointer   |
|ap_clk        |  in |    1| ap_ctrl_none | myproject_axi | return value |
|ap_rst_n      |  in |    1| ap_ctrl_none | myproject_axi | return value |
+--------------+-----+-----+--------------+---------------+--------------+

